
---------- Begin Simulation Statistics ----------
final_tick                               1054476258500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103979                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                   104282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13857.88                       # Real time elapsed on the host
host_tick_rate                               76092171                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440924780                       # Number of instructions simulated
sim_ops                                    1445129796                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.054476                       # Number of seconds simulated
sim_ticks                                1054476258500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.987361                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168191492                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191154149                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14914129                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259363004                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21755084                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22398276                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          643192                       # Number of indirect misses.
system.cpu0.branchPred.lookups              329123466                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148279                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050468                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9111414                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654996                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33923684                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160626                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46461356                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250518141                       # Number of instructions committed
system.cpu0.commit.committedOps            1251571890                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1942538539                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.644297                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.402151                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1339979423     68.98%     68.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    358311112     18.45%     87.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84054903      4.33%     91.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82577828      4.25%     96.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26125131      1.34%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8276989      0.43%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4883736      0.25%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4405733      0.23%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33923684      1.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1942538539                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112873                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209818172                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697300                       # Number of loads committed
system.cpu0.commit.membars                    2104070                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104076      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530593     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747760     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256444     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251571890                       # Class of committed instruction
system.cpu0.commit.refs                     536004232                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250518141                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251571890                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.678767                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.678767                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            290028617                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5824992                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166733036                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1316973516                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               742037433                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                910424650                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9119684                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13701635                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4107133                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  329123466                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232660928                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1215304220                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5676637                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340474458                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29844812                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.156776                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         725490761                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189946576                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.638525                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1955717517                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.685952                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.911982                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1008823928     51.58%     51.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               703709741     35.98%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124261427      6.35%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97618838      4.99%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16567838      0.85%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2456292      0.13%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  174271      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     440      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104742      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1955717517                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      143611429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9185771                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319332918                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.616171                       # Inst execution rate
system.cpu0.iew.exec_refs                   563183082                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151656069                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              218978792                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408676081                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056762                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5257605                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152221386                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1297999429                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            411527013                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4931955                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1293546064                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                993086                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6471933                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9119684                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8701460                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       372194                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21923153                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        74637                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7159                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4941794                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19978781                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4914454                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7159                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       401205                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8784566                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                595152091                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1284226779                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838334                       # average fanout of values written-back
system.cpu0.iew.wb_producers                498936527                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.611732                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1284305335                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1587283715                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823461258                       # number of integer regfile writes
system.cpu0.ipc                              0.595675                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.595675                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106109      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717287164     55.24%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842220      0.91%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100414      0.16%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           414375496     31.91%     88.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150766565     11.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1298478019                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1844997                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001421                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 352566     19.11%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    21      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1196184     64.83%     83.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               296222     16.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1298216852                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4554650737                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1284226728                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1344433834                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1294838459                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1298478019                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160970                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46427536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           132291                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           344                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13546536                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1955717517                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.663939                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.870543                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1054821834     53.94%     53.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          605749437     30.97%     84.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208418471     10.66%     95.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75370471      3.85%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8975936      0.46%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1059514      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             859985      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             275949      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             185920      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1955717517                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.618521                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11376331                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2672070                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408676081                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152221386                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2059                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2099328946                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9623896                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              236128388                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543499                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7573474                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               753386013                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16492430                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13036                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1610221201                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1312197687                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846699718                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                902415247                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29842029                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9119684                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             54497559                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46156215                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1610221157                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        170626                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6226                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18775772                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6207                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3206621880                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2609261352                       # The number of ROB writes
system.cpu0.timesIdled                       22326466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2026                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.738614                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12347848                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14401735                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1800644                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18041387                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            670383                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         683840                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13457                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21076624                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42168                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050196                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1330920                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16227996                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2064627                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151338                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11132756                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67675589                       # Number of instructions committed
system.cpu1.commit.committedOps              68726007                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    304044269                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.226039                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.944591                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    275434886     90.59%     90.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14385158      4.73%     95.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5171546      1.70%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4014988      1.32%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1116363      0.37%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       490956      0.16%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1044670      0.34%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       321075      0.11%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2064627      0.68%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    304044269                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074716                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65710679                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751446                       # Number of loads committed
system.cpu1.commit.membars                    2100507                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100507      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43599297     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801642     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224417      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68726007                       # Class of committed instruction
system.cpu1.commit.refs                      23026071                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67675589                       # Number of Instructions Simulated
system.cpu1.committedOps                     68726007                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.538265                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.538265                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            245810323                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               498649                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11673838                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84404699                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16491210                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40173991                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1332362                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1233423                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2531629                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21076624                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14699532                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    287698417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               327807                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      88419555                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3604172                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068624                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16838992                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13018231                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.287890                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         306339515                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.292065                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.711188                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               248731095     81.19%     81.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36779682     12.01%     93.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11921120      3.89%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7387684      2.41%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1084832      0.35%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  264937      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  169647      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     505      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           306339515                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         790252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1396439                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17824200                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.248907                       # Inst execution rate
system.cpu1.iew.exec_refs                    25982291                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6633305                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              203838112                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19727777                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051033                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1381517                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6985799                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79834476                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19348986                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1316527                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76446898                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                752413                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3698193                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1332362                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5778493                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        96506                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          722657                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32833                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2013                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10776                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2976331                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       711174                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2013                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       406219                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        990220                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43929085                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75267558                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820026                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36022999                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.245068                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75319959                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97089792                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50434210                       # number of integer regfile writes
system.cpu1.ipc                              0.220349                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.220349                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100705      2.70%      2.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49269266     63.36%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20739323     26.67%     92.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5653976      7.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77763425                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1581030                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020331                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 330962     20.93%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                981770     62.10%     83.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               268294     16.97%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77243734                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         463587801                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75267546                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         90944356                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76682853                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77763425                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151623                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11108468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           140434                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           285                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5018174                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    306339515                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.253847                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.729008                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          258441522     84.36%     84.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30716074     10.03%     94.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10266574      3.35%     97.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3573334      1.17%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2070301      0.68%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             497257      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             507636      0.17%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             153640      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             113177      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      306339515                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.253194                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7379360                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          903398                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19727777                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6985799                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    198                       # number of misc regfile reads
system.cpu1.numCycles                       307129767                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1801805508                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              217274554                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45685683                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7218411                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18631072                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2895712                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                25559                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105818768                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82846453                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55434305                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39816446                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18797174                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1332362                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29255950                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9748622                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105818756                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29131                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               848                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14942665                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           846                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   381837391                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162019055                       # The number of ROB writes
system.cpu1.timesIdled                          65538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.918172                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11436904                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13008578                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1654887                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16744308                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            617868                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         632232                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           14364                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19490951                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31384                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050228                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1212885                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15101676                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1935420                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151413                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10280835                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64190169                       # Number of instructions committed
system.cpu2.commit.committedOps              65240603                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    290150606                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.224851                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.942367                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    263056814     90.66%     90.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13538145      4.67%     95.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4936777      1.70%     97.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3883337      1.34%     98.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       978642      0.34%     98.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       463982      0.16%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1041368      0.36%     99.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       316121      0.11%     99.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1935420      0.67%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    290150606                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013732                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62341469                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15861967                       # Number of loads committed
system.cpu2.commit.membars                    2100513                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100513      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41196606     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912195     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031145      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65240603                       # Class of committed instruction
system.cpu2.commit.refs                      21943352                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64190169                       # Number of Instructions Simulated
system.cpu2.committedOps                     65240603                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.563771                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.563771                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            235718744                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               466064                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10817212                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              79627839                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15577813                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37061818                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1214166                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1158225                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2683047                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19490951                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13918958                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    274608904                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               301378                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      83225207                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3312336                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.066534                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          15990476                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12054772                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.284094                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         292255588                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.288369                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.713067                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               238209486     81.51%     81.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34489760     11.80%     93.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11286075      3.86%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6612375      2.26%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1166620      0.40%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  236305      0.08%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  254724      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     231      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           292255588                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         693626                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1272168                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16573454                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.247078                       # Inst execution rate
system.cpu2.iew.exec_refs                    24658003                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6410273                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              193130769                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18560762                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051170                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1258542                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6751219                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           75499591                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18247730                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1232986                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72381433                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1003684                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3684091                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1214166                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5971198                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        95291                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          631066                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27694                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1837                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12647                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2698795                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       669834                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1837                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       359554                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        912614                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41966991                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71318579                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.822122                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34501970                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.243450                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71367042                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92096507                       # number of integer regfile reads
system.cpu2.int_regfile_writes               47926551                       # number of integer regfile writes
system.cpu2.ipc                              0.219117                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.219117                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100746      2.85%      2.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46472022     63.13%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19605771     26.63%     92.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5435731      7.38%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73614419                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1538354                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020897                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 326925     21.25%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                951513     61.85%     83.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               259912     16.90%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73052011                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         441150582                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71318567                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         85759802                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  72347792                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73614419                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151799                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10258987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           127830                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           386                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4587989                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    292255588                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.251884                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.728346                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          247098212     84.55%     84.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           28827764      9.86%     94.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9743255      3.33%     97.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3352799      1.15%     98.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2020409      0.69%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             472154      0.16%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             489833      0.17%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             148952      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             102210      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      292255588                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.251287                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7210718                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          907550                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18560762                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6751219                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    233                       # number of misc regfile reads
system.cpu2.numCycles                       292949214                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1815986956                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              206463119                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43494098                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6854120                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17529836                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2685387                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                26130                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            100109224                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78227972                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52467961                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37195846                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              20073015                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1214166                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29824762                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8973863                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       100109212                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27859                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               919                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14494677                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           919                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   363735402                       # The number of ROB reads
system.cpu2.rob.rob_writes                  153152903                       # The number of ROB writes
system.cpu2.timesIdled                          64688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.312282                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10071315                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11668461                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1321029                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14842121                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            516556                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         525750                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            9194                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17083138                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18894                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050202                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           938413                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568486                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1897830                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151354                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8191066                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58540881                       # Number of instructions committed
system.cpu3.commit.committedOps              59591296                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    260024711                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.229176                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.965358                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    235793994     90.68%     90.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12094463      4.65%     95.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4307319      1.66%     96.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3369941      1.30%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       820606      0.32%     98.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       421116      0.16%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1034366      0.40%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       285076      0.11%     99.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1897830      0.73%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    260024711                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865367                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56840048                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731337                       # Number of loads committed
system.cpu3.commit.membars                    2100497                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100497      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37246237     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781539     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462879      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59591296                       # Class of committed instruction
system.cpu3.commit.refs                      20244430                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58540881                       # Number of Instructions Simulated
system.cpu3.committedOps                     59591296                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.484836                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.484836                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            213572499                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               402471                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9540124                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70914483                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12895185                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31878725                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                939361                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1017727                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2404013                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17083138                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12369991                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    246489387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               233857                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      73789339                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2643954                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065067                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13878397                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10587871                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.281053                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         261689783                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.285993                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.704693                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               213480298     81.58%     81.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30748789     11.75%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10085278      3.85%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6086434      2.33%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  933916      0.36%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  203744      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151126      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     189      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           261689783                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         856466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              985592                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14751035                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.248977                       # Inst execution rate
system.cpu3.iew.exec_refs                    22479592                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5727465                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              171436297                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16895310                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051118                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           976948                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5960367                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67762607                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16752127                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           960662                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65367906                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                922885                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3990194                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                939361                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6123167                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        92652                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          525461                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        23041                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1138                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11003                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2163973                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       447274                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1138                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254418                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        731174                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38775978                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64481704                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824352                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31965054                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.245601                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64523056                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82917870                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43496024                       # number of integer regfile writes
system.cpu3.ipc                              0.222974                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.222974                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100711      3.17%      3.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41460843     62.51%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18037333     27.19%     92.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4729531      7.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66328568                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1532244                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023101                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 330941     21.60%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                943071     61.55%     83.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               258228     16.85%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65760085                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         395997518                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64481692                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         75934732                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64610901                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66328568                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151706                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8171310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           118383                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           352                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3570537                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    261689783                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.253463                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.736429                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          221052090     84.47%     84.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26391504     10.09%     94.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8180625      3.13%     97.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2914568      1.11%     98.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1965241      0.75%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             469739      0.18%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             480491      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             144695      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              90830      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      261689783                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.252636                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6906048                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          782502                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16895310                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5960367                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu3.numCycles                       262546249                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1846390607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              185260764                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39878169                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7029596                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14676057                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2346550                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                19705                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89017549                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69841413                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47037474                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31976877                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              19089651                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                939361                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             28804915                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7159305                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89017537                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31809                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               910                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14110061                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           907                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   325908047                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137233365                       # The number of ROB writes
system.cpu3.timesIdled                          47009                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5938032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11841514                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1043804                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        59105                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52567006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5722804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105899080                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5781909                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2323765                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3749083                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2154298                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              994                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            686                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3612602                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3612571                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2323765                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            75                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17777840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17777840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    619866880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               619866880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1416                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5938122                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5938122    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5938122                       # Request fanout histogram
system.membus.respLayer1.occupancy        32001954750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28661189507                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                277                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6529888496.402878                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   42838775642.143333                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          135     97.12%     97.12% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.84% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.56% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 443890852500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   146821757500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 907654501000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13831440                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13831440                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13831440                       # number of overall hits
system.cpu2.icache.overall_hits::total       13831440                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        87518                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         87518                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        87518                       # number of overall misses
system.cpu2.icache.overall_misses::total        87518                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1431490999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1431490999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1431490999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1431490999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13918958                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13918958                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13918958                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13918958                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006288                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006288                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006288                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006288                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 16356.532359                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16356.532359                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 16356.532359                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16356.532359                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          379                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    34.454545                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        78314                       # number of writebacks
system.cpu2.icache.writebacks::total            78314                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9172                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9172                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9172                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9172                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        78346                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        78346                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        78346                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        78346                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1264092999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1264092999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1264092999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1264092999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005629                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005629                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005629                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005629                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 16134.748411                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16134.748411                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 16134.748411                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16134.748411                       # average overall mshr miss latency
system.cpu2.icache.replacements                 78314                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13831440                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13831440                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        87518                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        87518                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1431490999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1431490999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13918958                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13918958                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006288                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006288                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 16356.532359                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16356.532359                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9172                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9172                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        78346                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        78346                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1264092999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1264092999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005629                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005629                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 16134.748411                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16134.748411                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989342                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13390277                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            78314                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           170.981906                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        347294500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989342                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999667                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999667                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27916262                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27916262                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17249512                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17249512                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17249512                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17249512                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5024462                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5024462                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5024462                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5024462                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 638825362357                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 638825362357                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 638825362357                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 638825362357                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22273974                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22273974                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22273974                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22273974                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.225575                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.225575                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.225575                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.225575                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 127143.037873                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127143.037873                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 127143.037873                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127143.037873                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9471664                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       330801                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            98601                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3898                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    96.060527                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    84.864289                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1375684                       # number of writebacks
system.cpu2.dcache.writebacks::total          1375684                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4062371                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4062371                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4062371                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4062371                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       962091                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       962091                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       962091                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       962091                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 116975652267                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 116975652267                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 116975652267                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 116975652267                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043194                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043194                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043194                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043194                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 121584.810862                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 121584.810862                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 121584.810862                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 121584.810862                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1375684                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14374992                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14374992                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2868264                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2868264                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 291500744000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 291500744000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17243256                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17243256                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.166341                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.166341                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 101629.677045                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101629.677045                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2331140                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2331140                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       537124                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       537124                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  58843305000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  58843305000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031150                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031150                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109552.552111                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109552.552111                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2874520                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2874520                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2156198                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2156198                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 347324618357                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 347324618357                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030718                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030718                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.428606                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.428606                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 161081.968519                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 161081.968519                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1731231                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1731231                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424967                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424967                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58132347267                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58132347267                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084474                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084474                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 136792.615114                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 136792.615114                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          341                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          341                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          234                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          234                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4914500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4914500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.406957                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.406957                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21002.136752                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21002.136752                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          108                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          126                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3399500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3399500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.219130                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.219130                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 26980.158730                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26980.158730                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          168                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1184000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1184000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.442105                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.442105                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7047.619048                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7047.619048                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1038000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1038000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.431579                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.431579                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6329.268293                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6329.268293                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       355500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       355500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       337500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       337500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634824                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634824                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415404                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415404                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46962862000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46962862000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050228                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050228                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395537                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395537                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 113053.466023                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 113053.466023                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415404                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415404                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46547458000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46547458000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395537                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395537                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 112053.466023                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 112053.466023                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.207711                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19261623                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1377347                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.984583                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        347306000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.207711                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.975241                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.975241                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48027688                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48027688                       # Number of data accesses
system.cpu3.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7564339926.229508                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   45674442555.032997                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          118     96.72%     96.72% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     97.54% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 443890897000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   131626787500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 922849471000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12312969                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12312969                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12312969                       # number of overall hits
system.cpu3.icache.overall_hits::total       12312969                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        57022                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         57022                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        57022                       # number of overall misses
system.cpu3.icache.overall_misses::total        57022                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1193467999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1193467999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1193467999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1193467999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12369991                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12369991                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12369991                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12369991                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004610                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004610                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004610                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004610                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 20929.956841                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20929.956841                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 20929.956841                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20929.956841                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1243                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    69.055556                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52688                       # number of writebacks
system.cpu3.icache.writebacks::total            52688                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4302                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4302                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4302                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4302                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52720                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52720                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52720                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52720                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1074631499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1074631499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1074631499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1074631499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004262                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004262                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004262                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004262                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 20383.753775                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20383.753775                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 20383.753775                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20383.753775                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52688                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12312969                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12312969                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        57022                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        57022                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1193467999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1193467999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12369991                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12369991                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004610                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004610                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 20929.956841                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20929.956841                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4302                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4302                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52720                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52720                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1074631499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1074631499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004262                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004262                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 20383.753775                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20383.753775                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989223                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11914268                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52688                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           226.128682                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        353738000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989223                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24792702                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24792702                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15406939                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15406939                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15406939                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15406939                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4922265                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4922265                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4922265                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4922265                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 617372031734                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 617372031734                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 617372031734                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 617372031734                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20329204                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20329204                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20329204                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20329204                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.242128                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.242128                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.242128                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.242128                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 125424.379170                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 125424.379170                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 125424.379170                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 125424.379170                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9438105                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       334206                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            95964                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3844                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    98.350475                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.942248                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1255469                       # number of writebacks
system.cpu3.dcache.writebacks::total          1255469                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4024254                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4024254                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4024254                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4024254                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       898011                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       898011                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       898011                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       898011                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 110066748792                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 110066748792                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 110066748792                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 110066748792                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044173                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044173                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044173                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044173                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 122567.261194                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 122567.261194                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 122567.261194                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 122567.261194                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1255469                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13021305                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13021305                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2845449                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2845449                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 288543571000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 288543571000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15866754                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15866754                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.179334                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.179334                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 101405.286477                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101405.286477                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2333577                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2333577                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       511872                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       511872                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  57126777500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  57126777500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032261                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032261                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111603.638214                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111603.638214                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2385634                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2385634                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2076816                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2076816                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 328828460734                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 328828460734                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462450                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462450                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.465398                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.465398                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 158332.977372                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 158332.977372                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1690677                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1690677                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386139                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386139                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  52939971292                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  52939971292                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086531                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086531                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 137100.814194                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 137100.814194                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          338                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          338                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          233                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          233                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5591000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5591000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.408056                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.408056                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23995.708155                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23995.708155                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          118                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          115                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3465500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3465500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.201401                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.201401                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 30134.782609                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30134.782609                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          187                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          187                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1462000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1462000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.472222                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.472222                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7818.181818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7818.181818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1309000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1309000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.459596                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.459596                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7192.307692                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7192.307692                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       768000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       768000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       739000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       739000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691166                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691166                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359036                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359036                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39529002500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39529002500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050202                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050202                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341873                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341873                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110097.601633                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110097.601633                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359036                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359036                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39169966500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39169966500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341873                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341873                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109097.601633                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109097.601633                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.107018                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17354487                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1256883                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.807560                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        353749500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.107018                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.847094                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.847094                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44017660                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44017660                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    437450318.181818                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   575630375.761576                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1575592500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1049664305000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4811953500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203135625                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203135625                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203135625                       # number of overall hits
system.cpu0.icache.overall_hits::total      203135625                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29525303                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29525303                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29525303                       # number of overall misses
system.cpu0.icache.overall_misses::total     29525303                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 375982689499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 375982689499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 375982689499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 375982689499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232660928                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232660928                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232660928                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232660928                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.126903                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.126903                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.126903                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.126903                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12734.253379                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12734.253379                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12734.253379                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12734.253379                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2634                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.863636                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26394953                       # number of writebacks
system.cpu0.icache.writebacks::total         26394953                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3130317                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3130317                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3130317                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3130317                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26394986                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26394986                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26394986                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26394986                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 323381001499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 323381001499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 323381001499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 323381001499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113448                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113448                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113448                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113448                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12251.607237                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12251.607237                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12251.607237                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12251.607237                       # average overall mshr miss latency
system.cpu0.icache.replacements              26394953                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203135625                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203135625                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29525303                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29525303                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 375982689499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 375982689499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232660928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232660928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.126903                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.126903                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12734.253379                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12734.253379                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3130317                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3130317                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26394986                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26394986                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 323381001499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 323381001499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113448                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113448                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12251.607237                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12251.607237                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229529122                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26394953                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.695947                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        491716841                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       491716841                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    495005025                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       495005025                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    495005025                       # number of overall hits
system.cpu0.dcache.overall_hits::total      495005025                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     34467215                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      34467215                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     34467215                       # number of overall misses
system.cpu0.dcache.overall_misses::total     34467215                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1382222675241                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1382222675241                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1382222675241                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1382222675241                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529472240                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529472240                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529472240                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529472240                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.065097                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.065097                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.065097                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.065097                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40102.534401                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40102.534401                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40102.534401                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40102.534401                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23908477                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       366706                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           395059                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3871                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.518750                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    94.731594                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22254439                       # number of writebacks
system.cpu0.dcache.writebacks::total         22254439                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12677153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12677153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12677153                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12677153                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21790062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21790062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21790062                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21790062                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 480009386941                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 480009386941                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 480009386941                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 480009386941                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041154                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041154                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041154                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041154                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22028.821531                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22028.821531                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22028.821531                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22028.821531                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22254439                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    356826441                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      356826441                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26393392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26393392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 840553805000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 840553805000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    383219833                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    383219833                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.068873                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.068873                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31847.130714                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31847.130714                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7179985                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7179985                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19213407                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19213407                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 362047130000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 362047130000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18843.463317                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18843.463317                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138178584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138178584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8073823                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8073823                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 541668870241                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 541668870241                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252407                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252407                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055205                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055205                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67089.515121                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67089.515121                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5497168                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5497168                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2576655                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2576655                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 117962256941                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 117962256941                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017618                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017618                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45781.160823                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45781.160823                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2362                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2362                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1801                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1801                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11469500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11469500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.432621                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.432621                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6368.406441                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6368.406441                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           67                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1307000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1307000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016094                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016094                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19507.462687                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19507.462687                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3766                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3766                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          290                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          290                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3103500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3103500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4056                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4056                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.071499                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.071499                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10701.724138                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10701.724138                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          282                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          282                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2823500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2823500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.069527                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.069527                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10012.411348                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10012.411348                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584708                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584708                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465760                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465760                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52795141500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52795141500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050468                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050468                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443383                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443383                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113352.674124                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113352.674124                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465760                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465760                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52329381500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52329381500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443383                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443383                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112352.674124                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112352.674124                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993014                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          517852069                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22255611                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.268382                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993014                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999782                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999782                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083317497                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083317497                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26331518                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20060465                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               76329                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              146327                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               75447                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              138487                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48389                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              130986                       # number of demand (read+write) hits
system.l2.demand_hits::total                 47007948                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26331518                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20060465                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              76329                       # number of overall hits
system.l2.overall_hits::.cpu1.data             146327                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              75447                       # number of overall hits
system.l2.overall_hits::.cpu2.data             138487                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48389                       # number of overall hits
system.l2.overall_hits::.cpu3.data             130986                       # number of overall hits
system.l2.overall_hits::total                47007948                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             63466                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2193567                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3118                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1308403                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2899                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1237308                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1124655                       # number of demand (read+write) misses
system.l2.demand_misses::total                5937747                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            63466                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2193567                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3118                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1308403                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2899                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1237308                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4331                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1124655                       # number of overall misses
system.l2.overall_misses::total               5937747                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5436566500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 245501894500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    306200000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 165343170000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    285010500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 159262403000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    439310000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 145270258000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     721844812500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5436566500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 245501894500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    306200000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 165343170000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    285010500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 159262403000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    439310000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 145270258000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    721844812500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26394984                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22254032                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           79447                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1454730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           78346                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1375795                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52720                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1255641                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52945695                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26394984                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22254032                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          79447                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1454730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          78346                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1375795                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52720                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1255641                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52945695                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002404                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.098569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.039246                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.899413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.037003                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.899340                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.082151                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.895682                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112148                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002404                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.098569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.039246                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.899413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.037003                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.899340                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.082151                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.895682                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112148                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85661.086251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111919.031650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98203.976908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 126370.216210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98313.383925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 128716.861929                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101433.848996                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 129168.729966                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 121568.805896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85661.086251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111919.031650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98203.976908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 126370.216210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98313.383925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 128716.861929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101433.848996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 129168.729966                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 121568.805896                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3749084                       # number of writebacks
system.l2.writebacks::total                   3749084                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             94                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            279                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            304                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            115                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            353                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1406                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            94                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           279                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           304                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           115                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           353                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1406                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2193510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1308295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1237193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1124559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5936341                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2193510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1308295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1237193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1124559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5936341                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4796325002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 223563418001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    258600501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 152252365001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    238152000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 146881589500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    375378000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 134016950500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 662382778505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4796325002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 223563418001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    258600501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 152252365001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    238152000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 146881589500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    375378000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 134016950500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 662382778505                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.098567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.035735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.899339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.033122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.899257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.075455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.895606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112121                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.098567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.035735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.899339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.033122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.899257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.075455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.895606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112121                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75685.239570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101920.400637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91088.587883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116374.644099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91773.410405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118721.646097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94363.499246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 119172.893997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111580.985409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75685.239570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101920.400637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91088.587883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116374.644099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91773.410405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118721.646097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94363.499246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 119172.893997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111580.985409                       # average overall mshr miss latency
system.l2.replacements                       11678862                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5824363                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5824363                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5824363                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5824363                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46672887                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46672887                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     46672888                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46672888                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   79                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                158                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       193500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       405000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.969697                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.670588                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.629032                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.526316                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5656.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3394.736842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   782.051282                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2563.291139                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           55                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           156                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       643500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1188000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       787000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       612000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3230500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.969697                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.647059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.629032                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.526316                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.658228                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20109.375000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21600                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20179.487179                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20708.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           66                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.868421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.720000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.792899                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           66                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          134                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1309000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       488000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       367000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       522000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2686000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.868421                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.720000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.722222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.792899                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20388.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20076.923077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20044.776119                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1781610                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            38435                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            40757                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            43307                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1904109                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1259699                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         853478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         798415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         700982                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3612574                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 145361718000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 107521902000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102629303000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90188509000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  445701432000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3041309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       891913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       839172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       744289                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5516683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.414196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.956907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.951432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.941814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.654845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115394.009204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 125980.871212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128541.301203                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 128660.235213                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123375.031764                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1259699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       853478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       798415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       700982                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3612574                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 132764728000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  98987122000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94645153000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  83178689000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 409575692000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.414196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.956907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.951432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.941814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.654845                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105394.009204                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 115980.871212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 118541.301203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 118660.235213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113375.031764                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26331518                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         76329                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         75447                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48389                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26531683                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        63466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            73814                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5436566500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    306200000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    285010500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    439310000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6467087000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26394984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        79447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        78346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52720                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26605497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002404                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.039246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.037003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.082151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85661.086251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98203.976908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98313.383925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101433.848996                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87613.284743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           94                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          279                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          304                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          353                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1030                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63372                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2839                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2595                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3978                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        72784                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4796325002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    258600501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    238152000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    375378000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5668455503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.035735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.033122                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.075455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75685.239570                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91088.587883                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91773.410405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94363.499246                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77880.516363                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18278855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       107892                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        97730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        87679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18572156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       933868                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       454925                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       438893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       423673                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2251359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 100140176500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  57821268000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  56633100000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  55081749000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 269676293500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19212723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       562817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       536623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20823515                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.048607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.808300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.817880                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.828535                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.108116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107231.617852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 127100.660548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 129036.234344                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 130010.052564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119783.781041                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           57                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          108                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          115                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           96                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          376                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       933811                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       454817                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       438778                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       423577                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2250983                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  90798690001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  53265243001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  52236436500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  50838261500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 247138631002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.048604                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.808108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.817665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.828347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.108098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97234.547463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117113.570955                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 119049.807648                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 120021.298371                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109791.424903                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           58                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              75                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           60                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            77                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.966667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.974026                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           58                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           75                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1123000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       213000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        79999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1453999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.966667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.974026                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19362.068966                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19363.636364                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19999.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19386.653333                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999909                       # Cycle average of tags in use
system.l2.tags.total_refs                   105368025                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11678864                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.022113                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.284676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.513658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.654935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.063237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.275142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.040677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.104030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.037939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.025616                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.598198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.054901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.291483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.016025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 855226368                       # Number of tag accesses
system.l2.tags.data_accesses                855226368                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4055744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     140384384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        181696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83730880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        166080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      79180352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        254592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      71971776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          379925504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4055744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       181696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       166080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       254592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4658112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    239941312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       239941312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2193506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1308295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1237193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1124559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5936336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3749083                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3749083                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3846217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        133131858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           172309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79405183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           157500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         75089744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           241439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68253577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             360297826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3846217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       172309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       157500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       241439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4417465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      227545485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            227545485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      227545485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3846217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       133131858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          172309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79405183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          157500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        75089744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          241439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68253577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            587843312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3732903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2174640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1303350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1230559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1116472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004348204250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231121                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231121                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12341870                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3514913                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5936336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3749084                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5936336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3749084                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  38532                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16181                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            347673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            352857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            387750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            538175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            354295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            366098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            360669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            355757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            353103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            347098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           373742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           346627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           353317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           351329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           350042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           359272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           235669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           235108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233381                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 305180762750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29489020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            415764587750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51744.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70494.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2030387                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1604559                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5936336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3749084                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1689194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1505137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1031836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  519792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  189475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  145081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  161638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  176927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  163727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  123170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  73394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  43922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  23410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 149477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 208308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 245642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 237358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 235447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 238694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 238250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 241899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 238271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 224299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 219346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 219726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  20015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  22367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  22643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  22182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  22027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  23165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  24419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  24881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  23240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  21610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  20142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  20007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     16                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5995724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    102.800121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.155333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.261928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4696700     78.33%     78.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1038963     17.33%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        65930      1.10%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31874      0.53%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24539      0.41%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19142      0.32%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14793      0.25%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12322      0.21%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        91461      1.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5995724                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.518218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.888305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    292.815162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       231116    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231121                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.586763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           215252     93.13%     93.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1120      0.48%     93.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11607      5.02%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2248      0.97%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              679      0.29%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              162      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               37      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231121                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              377459456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2466048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238904128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               379925504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            239941376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       357.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       226.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    360.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    227.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1054476240500                       # Total gap between requests
system.mem_ctrls.avgGap                     108872.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4055744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    139176960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       181696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83414400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       166080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     78755776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       254592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     71454208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238904128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3846216.514887992293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 131986812.294835552573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 172309.237439317832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79105052.700434982777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 157499.989839742804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 74687102.118383064866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 241439.290783235774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 67762747.073740780354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 226561884.228520065546                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2193506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1308295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2595                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1237193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1124559                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3749084                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2176304250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 132652030500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    139140500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  97788430750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    128885750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  95400727500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    208258750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  87270809750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25516229071750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34342.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60474.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49010.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74744.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49666.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     77110.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52352.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     77604.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6805990.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    37.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20964146700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11142696840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20238544200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9750119580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83238851280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     213648040680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     225004743840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       583987143120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.817251                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 582476829000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35211020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 436788409500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21845401200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11611075740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21871776360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9735498360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83238851280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     409926760350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59717400960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       617946764250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.022454                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 151118498250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35211020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 868146740250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7504758941.666667                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46050145054.595238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          116     96.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 443890919000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   153905185500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 900571073000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14612228                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14612228                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14612228                       # number of overall hits
system.cpu1.icache.overall_hits::total       14612228                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        87304                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         87304                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        87304                       # number of overall misses
system.cpu1.icache.overall_misses::total        87304                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1458762499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1458762499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1458762499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1458762499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14699532                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14699532                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14699532                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14699532                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005939                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005939                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005939                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005939                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16708.999576                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16708.999576                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16708.999576                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16708.999576                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          209                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    41.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        79415                       # number of writebacks
system.cpu1.icache.writebacks::total            79415                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7857                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7857                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7857                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7857                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        79447                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        79447                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        79447                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        79447                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1298003500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1298003500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1298003500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1298003500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005405                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005405                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005405                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005405                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16337.980037                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16337.980037                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16337.980037                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16337.980037                       # average overall mshr miss latency
system.cpu1.icache.replacements                 79415                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14612228                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14612228                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        87304                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        87304                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1458762499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1458762499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14699532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14699532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005939                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005939                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16708.999576                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16708.999576                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7857                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7857                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        79447                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        79447                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1298003500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1298003500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005405                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005405                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16337.980037                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16337.980037                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989525                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14169129                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            79415                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           178.418800                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        340435500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989525                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999673                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999673                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29478511                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29478511                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18252081                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18252081                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18252081                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18252081                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5214138                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5214138                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5214138                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5214138                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 634377661691                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 634377661691                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 634377661691                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 634377661691                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23466219                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23466219                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23466219                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23466219                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222198                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222198                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222198                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222198                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 121664.915982                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 121664.915982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 121664.915982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 121664.915982                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9644039                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       314759                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           100672                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3925                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    95.796637                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.193376                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1454597                       # number of writebacks
system.cpu1.dcache.writebacks::total          1454597                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4204139                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4204139                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4204139                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4204139                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1009999                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1009999                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1009999                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1009999                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 119622100446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 119622100446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 119622100446                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 119622100446                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043041                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043041                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043041                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043041                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 118437.840479                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 118437.840479                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 118437.840479                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 118437.840479                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1454597                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15262669                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15262669                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2979558                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2979558                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 297715593000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 297715593000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18242227                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18242227                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.163333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.163333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99919.381667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99919.381667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2416307                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2416307                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       563251                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       563251                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  60202396500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  60202396500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030876                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030876                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106883.780943                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106883.780943                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2989412                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2989412                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2234580                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2234580                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 336662068691                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 336662068691                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5223992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5223992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.427753                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.427753                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 150660.110039                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 150660.110039                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1787832                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1787832                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446748                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446748                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  59419703946                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  59419703946                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 133004.969124                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 133004.969124                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          230                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          230                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6436500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6436500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.410714                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.410714                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27984.782609                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27984.782609                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          118                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3913000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3913000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.210714                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.210714                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33161.016949                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33161.016949                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          212                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1355500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1355500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.443570                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.443570                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8020.710059                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8020.710059                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1213500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1213500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.433071                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.433071                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7354.545455                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7354.545455                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       463500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       463500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       440500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       440500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603800                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603800                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446396                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446396                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50643401000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50643401000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425060                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425060                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113449.495515                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113449.495515                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446396                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446396                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50197005000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50197005000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425060                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425060                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112449.495515                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112449.495515                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.579366                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20311635                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1456270                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.947712                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        340447000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.579366                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.893105                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893105                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50491010                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50491010                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1054476258500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47431561                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9573447                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47121195                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7929778                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1070                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           721                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1791                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           72                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           72                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5520017                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5520016                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26605499                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20826064                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           77                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           77                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79184922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66764811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       238309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4366153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       235006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4129363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       158128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3768562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158845254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3378555904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2848542080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10167168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186196928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10026240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176094592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6746112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160711040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6777040064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11686204                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240322624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         64632382                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.112044                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.368511                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               58185372     90.03%     90.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6003156      9.29%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 121026      0.19%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 294860      0.46%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  27968      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           64632382                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105895112471                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2067743513                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         117743489                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1886936771                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79312979                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33386534244                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39637236298                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2186099054                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         119378523                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1100312574000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 915503                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746168                       # Number of bytes of host memory used
host_op_rate                                   918077                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1685.89                       # Real time elapsed on the host
host_tick_rate                               27188177                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543437825                       # Number of instructions simulated
sim_ops                                    1547778950                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045836                       # Number of seconds simulated
sim_ticks                                 45836315500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.017790                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15184288                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15334909                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1598708                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18940270                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             22136                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36234                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14098                       # Number of indirect misses.
system.cpu0.branchPred.lookups               19048500                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6862                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2200                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1582791                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7223475                       # Number of branches committed
system.cpu0.commit.bw_lim_events               347724                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          68600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25945863                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26560396                       # Number of instructions committed
system.cpu0.commit.committedOps              26591579                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78444835                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.338984                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.934319                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     63207770     80.58%     80.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9897179     12.62%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3001876      3.83%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       787749      1.00%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       636995      0.81%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       417810      0.53%     99.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       125545      0.16%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22187      0.03%     99.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       347724      0.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78444835                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44236                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26526713                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5569153                       # Number of loads committed
system.cpu0.commit.membars                      46881                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        47304      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18178259     68.36%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4747      0.02%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5570953     20.95%     89.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2786885     10.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26591579                       # Class of committed instruction
system.cpu0.commit.refs                       8358460                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26560396                       # Number of Instructions Simulated
system.cpu0.committedOps                     26591579                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.394180                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.394180                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             31118868                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                16464                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13320430                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57782496                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7272489                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41848137                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1584731                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                31854                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               614341                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   19048500                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4696470                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74334061                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                40347                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          269                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65926470                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3201298                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.211296                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6503517                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15206424                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.731291                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82438566                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.802139                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.777449                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30836729     37.41%     37.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39801655     48.28%     85.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9571254     11.61%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2050021      2.49%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   53508      0.06%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13886      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   66673      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9260      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   35580      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82438566                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1864                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1346                       # number of floating regfile writes
system.cpu0.idleCycles                        7712196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1829939                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11944060                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.498769                       # Inst execution rate
system.cpu0.iew.exec_refs                    15398213                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4502011                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               22989791                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10802760                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             39642                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           999245                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5691406                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52525168                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10896202                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1135728                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44964441                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 35281                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1995375                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1584731                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2151625                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        71678                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5273                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          230                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5233607                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2902099                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           230                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       837557                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        992382                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22201231                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41598002                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739792                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16424283                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.461427                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42520679                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65243989                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26072946                       # number of integer regfile writes
system.cpu0.ipc                              0.294622                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.294622                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            49041      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30310677     65.75%     65.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5541      0.01%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1362      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                853      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10996486     23.85%     89.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4734873     10.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            422      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           252      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46100169                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2230                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4435                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2167                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2301                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     375239                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008140                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 301531     80.36%     80.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    33      0.01%     80.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     74      0.02%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     80.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 48137     12.83%     93.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25423      6.78%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               24      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46424137                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         175249180                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41595835                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78456667                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52411932                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46100169                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             113236                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25933591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           239472                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         44636                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15722893                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82438566                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.559206                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.889605                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49923163     60.56%     60.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24017902     29.13%     89.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5750674      6.98%     96.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1313955      1.59%     98.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             960955      1.17%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             127154      0.15%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             267805      0.32%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              63030      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13928      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82438566                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.511367                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            54266                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            5936                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10802760                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5691406                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3968                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        90150762                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1521874                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25574322                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16574180                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                196139                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8873658                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                613076                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 2859                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             83357738                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55602950                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33625529                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40445114                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                808490                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1584731                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2121358                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17051353                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1912                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        83355826                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3839383                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             37714                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1448939                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         37838                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   130613987                       # The number of ROB reads
system.cpu0.rob.rob_writes                  109068796                       # The number of ROB writes
system.cpu0.timesIdled                          76687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1733                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.404140                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15218251                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15309474                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1528324                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18608914                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9494                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12603                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3109                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18663222                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1061                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1942                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1513586                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7045976                       # Number of branches committed
system.cpu1.commit.bw_lim_events               337796                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          71754                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25352237                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25470786                       # Number of instructions committed
system.cpu1.commit.committedOps              25504891                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74485249                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.342415                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.937622                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59841736     80.34%     80.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9533307     12.80%     93.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2842853      3.82%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       833670      1.12%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       557779      0.75%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       398600      0.54%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       118172      0.16%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        21336      0.03%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       337796      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74485249                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11496                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25443354                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5419616                       # Number of loads committed
system.cpu1.commit.membars                      51190                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        51190      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17650809     69.21%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5421558     21.26%     90.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2380914      9.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25504891                       # Class of committed instruction
system.cpu1.commit.refs                       7802472                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25470786                       # Number of Instructions Simulated
system.cpu1.committedOps                     25504891                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.135963                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.135963                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29507317                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                15074                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13303548                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55913389                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5864777                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40908238                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1514554                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                29434                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               585075                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18663222                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4561131                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71863929                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                27772                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63995170                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3058584                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.233654                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4986679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15227745                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.801187                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          78379961                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.820417                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.777233                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                28076973     35.82%     35.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39004757     49.76%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9131416     11.65%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1988616      2.54%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   28344      0.04%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    6693      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  106842      0.14%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    7647      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28673      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            78379961                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1495489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1756034                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11694623                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.543936                       # Inst execution rate
system.cpu1.iew.exec_refs                    14580765                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3939617                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22636904                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10559383                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             42893                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           934494                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5069591                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50844401                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10641148                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1064738                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43447093                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 29734                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1374812                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1514554                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1530422                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        46457                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              69                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5139767                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2686735                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       772038                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        983996                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21708782                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40190764                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740202                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16068883                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.503168                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41086890                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62969459                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25430199                       # number of integer regfile writes
system.cpu1.ipc                              0.318881                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.318881                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            52154      0.12%      0.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29606014     66.51%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 420      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10735885     24.12%     90.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4117078      9.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44511831                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     348374                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007827                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 304146     87.30%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 42295     12.14%     99.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1933      0.55%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44808051                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167984070                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40190764                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         76183915                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50719812                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44511831                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             124589                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25339510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           232073                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         52835                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15285024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     78379961                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.567898                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.893125                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46987116     59.95%     59.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23150672     29.54%     89.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5600293      7.15%     96.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1283440      1.64%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             915718      1.17%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              98620      0.13%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             267697      0.34%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              63141      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13264      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       78379961                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.557265                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            50152                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            3096                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10559383                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5069591                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    964                       # number of misc regfile reads
system.cpu1.numCycles                        79875450                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11706249                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24593247                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16050586                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                197244                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7388562                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                613979                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1148                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80548742                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53778738                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32817402                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39559410                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 55961                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1514554                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1362261                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16766816                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80548742                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3961927                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             42047                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1219017                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         42124                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   124999017                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105609179                       # The number of ROB writes
system.cpu1.timesIdled                          16311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.728785                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15478774                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15520869                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1357142                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17750815                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8410                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          12782                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4372                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17807675                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1051                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1898                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1327351                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7047471                       # Number of branches committed
system.cpu2.commit.bw_lim_events               415144                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          71929                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24117046                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25321374                       # Number of instructions committed
system.cpu2.commit.committedOps              25355511                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     73649944                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.344271                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.974079                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59534195     80.83%     80.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9207794     12.50%     93.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2488063      3.38%     96.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       973695      1.32%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       391257      0.53%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       496507      0.67%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       121232      0.16%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22057      0.03%     99.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       415144      0.56%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     73649944                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11612                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25294427                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5421584                       # Number of loads committed
system.cpu2.commit.membars                      51235                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        51235      0.20%      0.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17664955     69.67%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5423482     21.39%     91.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2215419      8.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25355511                       # Class of committed instruction
system.cpu2.commit.refs                       7638901                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25321374                       # Number of Instructions Simulated
system.cpu2.committedOps                     25355511                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.111767                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.111767                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             29731855                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                30035                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13556444                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              53984460                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6343947                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39334241                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1328376                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                72498                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               592846                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17807675                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5394429                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70113857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32491                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61709880                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2716334                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.226002                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5859215                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15487184                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.783178                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77331265                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.800918                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.762774                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28649789     37.05%     37.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37571766     48.59%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9374448     12.12%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1597647      2.07%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   25982      0.03%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13737      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   63524      0.08%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6357      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28015      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77331265                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1462947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1547124                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11472806                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.540641                       # Inst execution rate
system.cpu2.iew.exec_refs                    14191468                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3652077                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22802136                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10360342                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             42812                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           750878                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4515696                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49459378                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10539391                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           942699                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42599409                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 35884                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1380824                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1328376                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1548722                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        61702                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              81                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4938758                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2298379                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       588852                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        958272                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21377848                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39450618                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735344                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15720066                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.500679                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40272386                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61628819                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25125147                       # number of integer regfile writes
system.cpu2.ipc                              0.321361                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.321361                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            52258      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29109377     66.85%     66.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 816      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10630957     24.42%     91.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3748420      8.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43542108                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     398696                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009157                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 340455     85.39%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 57273     14.37%     99.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  968      0.24%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43888546                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165049771                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39450618                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73563248                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49333169                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43542108                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             126209                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24103867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           235594                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         54280                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14250791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77331265                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.563060                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.906418                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           46948069     60.71%     60.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22325893     28.87%     89.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5415088      7.00%     96.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1135371      1.47%     98.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1031875      1.33%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              88774      0.11%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             308127      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              64750      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13318      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77331265                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.552605                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            49623                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2414                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10360342                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4515696                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1023                       # number of misc regfile reads
system.cpu2.numCycles                        78794212                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12787078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24759361                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16065365                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                195370                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7691633                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                612802                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  911                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77676539                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52027778                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32262754                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38187815                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 26666                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1328376                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1323530                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16197389                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77676539                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4040550                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             41234                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1160948                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         41262                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   122700766                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102626615                       # The number of ROB writes
system.cpu2.timesIdled                          16177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.748420                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14569352                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14606098                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1002150                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15928050                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9641                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12008                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2367                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15984375                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1004                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1942                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           971929                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7055441                       # Number of branches committed
system.cpu3.commit.bw_lim_events               713174                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          76951                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20841804                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25160489                       # Number of instructions committed
system.cpu3.commit.committedOps              25197173                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     70282263                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.358514                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.099616                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57686389     82.08%     82.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8097133     11.52%     93.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1858840      2.64%     96.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       936183      1.33%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       260704      0.37%     97.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       581821      0.83%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       119635      0.17%     98.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        28384      0.04%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       713174      1.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     70282263                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11478                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25131984                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5429794                       # Number of loads committed
system.cpu3.commit.membars                      55046                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        55046      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17678911     70.16%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5431736     21.56%     91.94% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031060      8.06%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25197173                       # Class of committed instruction
system.cpu3.commit.refs                       7462796                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25160489                       # Number of Instructions Simulated
system.cpu3.committedOps                     25197173                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.976046                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.976046                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30205266                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                30508                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12934150                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49560780                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6471387                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35156806                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                972929                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                72931                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               589267                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15984375                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  6004319                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     65948526                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                34749                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      56137298                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2006300                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.213470                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6443909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14578993                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.749709                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          73395655                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.768746                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.768165                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29332630     39.97%     39.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33373508     45.47%     85.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9509687     12.96%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1017719      1.39%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   25891      0.04%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7326      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   93701      0.13%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    7398      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27795      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            73395655                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1483123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1139683                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10857538                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.540004                       # Inst execution rate
system.cpu3.iew.exec_refs                    13486616                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3348651                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               23077334                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9760227                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             46321                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           452479                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3888372                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           46025233                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10137965                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           746262                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40434817                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 60338                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1451177                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                972929                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1629653                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        79383                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              90                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4330433                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1855370                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       364150                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        775533                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20776414                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37546182                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.723717                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15036247                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.501426                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38196523                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58514739                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23966438                       # number of integer regfile writes
system.cpu3.ipc                              0.336016                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.336016                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            56043      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27502233     66.78%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 341      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10222325     24.82%     91.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3399857      8.26%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41181079                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     522086                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012678                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 425811     81.56%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     81.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 95191     18.23%     99.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1084      0.21%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41647122                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156498467                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37546182                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66853296                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45889764                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 41181079                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             135469                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20828060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           218568                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         58518                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     12013581                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     73395655                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.561083                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.950155                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45539112     62.05%     62.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20264910     27.61%     89.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4849482      6.61%     96.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1008228      1.37%     97.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1113466      1.52%     99.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             115192      0.16%     99.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             394725      0.54%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              89973      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20567      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       73395655                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.549970                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            51030                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            1132                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9760227                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3888372                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    997                       # number of misc regfile reads
system.cpu3.numCycles                        74878778                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16701222                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               25103014                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16080709                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                169826                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7479774                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                630244                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1666                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             71390422                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47930346                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30189555                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34371410                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 36202                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                972929                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1308660                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14108846                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        71390422                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4159868                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             45144                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1234714                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         45170                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115602112                       # The number of ROB reads
system.cpu3.rob.rob_writes                   95191542                       # The number of ROB writes
system.cpu3.timesIdled                          15958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2095837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4156029                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120347                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36365                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2123030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1995698                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4334992                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2032063                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1611599                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       931576                       # Transaction distribution
system.membus.trans_dist::WritebackClean            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1128887                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4650                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3390                       # Transaction distribution
system.membus.trans_dist::ReadExReq            475834                       # Transaction distribution
system.membus.trans_dist::ReadExResp           475620                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1611599                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            85                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6243248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6243248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    193203392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               193203392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6760                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2095558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2095558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2095558                       # Request fanout histogram
system.membus.respLayer1.occupancy        11101698000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8368830525                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1032                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          517                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12455449.709865                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20424510.304525                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          517    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    104400500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            517                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39396848000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6439467500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5377637                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5377637                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5377637                       # number of overall hits
system.cpu2.icache.overall_hits::total        5377637                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16791                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16791                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16791                       # number of overall misses
system.cpu2.icache.overall_misses::total        16791                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1149247000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1149247000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1149247000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1149247000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5394428                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5394428                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5394428                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5394428                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003113                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003113                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003113                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003113                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 68444.226073                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 68444.226073                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 68444.226073                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 68444.226073                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1201                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    48.040000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15841                       # number of writebacks
system.cpu2.icache.writebacks::total            15841                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          950                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          950                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          950                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          950                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15841                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15841                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15841                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15841                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1067883500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1067883500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1067883500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1067883500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002937                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002937                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002937                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002937                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 67412.631778                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67412.631778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 67412.631778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67412.631778                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15841                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5377637                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5377637                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16791                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16791                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1149247000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1149247000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5394428                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5394428                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003113                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003113                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 68444.226073                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 68444.226073                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          950                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          950                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15841                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15841                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1067883500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1067883500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002937                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002937                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 67412.631778                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67412.631778                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5912987                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15873                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           372.518554                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10804697                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10804697                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6894807                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6894807                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6894807                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6894807                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5446959                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5446959                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5446959                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5446959                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 465187221930                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 465187221930                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 465187221930                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 465187221930                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12341766                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12341766                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12341766                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12341766                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.441344                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.441344                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.441344                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.441344                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85403.106932                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85403.106932                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85403.106932                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85403.106932                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1544570                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4134539                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18870                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          45923                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    81.853206                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    90.031988                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       495065                       # number of writebacks
system.cpu2.dcache.writebacks::total           495065                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4948342                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4948342                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4948342                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4948342                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       498617                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       498617                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       498617                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       498617                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55109728497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55109728497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55109728497                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55109728497                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040401                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040401                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040401                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040401                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110525.169613                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110525.169613                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110525.169613                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110525.169613                       # average overall mshr miss latency
system.cpu2.dcache.replacements                495065                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5463661                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5463661                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4680459                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4680459                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 405789854000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 405789854000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10144120                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10144120                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.461396                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.461396                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86698.730616                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86698.730616                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4293206                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4293206                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       387253                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       387253                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43133489000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43133489000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038175                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111383.227502                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111383.227502                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1431146                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1431146                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       766500                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       766500                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  59397367930                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  59397367930                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2197646                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2197646                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.348782                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.348782                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77491.673751                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77491.673751                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       655136                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       655136                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111364                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111364                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  11976239497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  11976239497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050674                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050674                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107541.391266                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107541.391266                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        17740                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17740                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          659                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          659                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     17778000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     17778000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035817                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035817                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26977.238240                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26977.238240                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          149                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          510                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          510                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13352500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13352500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.027719                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027719                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 26181.372549                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26181.372549                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        16891                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16891                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          825                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          825                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6968000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6968000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        17716                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17716                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.046568                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.046568                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8446.060606                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8446.060606                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          814                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          814                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6223000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6223000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.045947                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.045947                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7644.963145                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7644.963145                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1184000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1184000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1115000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1115000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          643                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            643                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1255                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1255                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12186500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12186500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1898                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1898                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.661222                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.661222                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  9710.358566                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  9710.358566                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1255                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1255                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     10931500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     10931500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.661222                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.661222                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  8710.358566                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  8710.358566                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.516961                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7433146                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           499321                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.886508                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.516961                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.984905                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984905                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25258852                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25258852                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1078                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          540                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15550362.962963                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30571736.037107                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          540    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    198780500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            540                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37439119500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8397196000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5987774                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5987774                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5987774                       # number of overall hits
system.cpu3.icache.overall_hits::total        5987774                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16545                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16545                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16545                       # number of overall misses
system.cpu3.icache.overall_misses::total        16545                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1149342999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1149342999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1149342999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1149342999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      6004319                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      6004319                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      6004319                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      6004319                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002756                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002756                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002756                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002756                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 69467.694107                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 69467.694107                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 69467.694107                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 69467.694107                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2466                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    64.894737                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15514                       # number of writebacks
system.cpu3.icache.writebacks::total            15514                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1031                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1031                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1031                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1031                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15514                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15514                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15514                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15514                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1061530500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1061530500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1061530500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1061530500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002584                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002584                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002584                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002584                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 68424.036354                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 68424.036354                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 68424.036354                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 68424.036354                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15514                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5987774                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5987774                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16545                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16545                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1149342999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1149342999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      6004319                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      6004319                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002756                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002756                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 69467.694107                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 69467.694107                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1031                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1031                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15514                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15514                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1061530500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1061530500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002584                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002584                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 68424.036354                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 68424.036354                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6454709                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15546                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           415.200630                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         12024152                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        12024152                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5931938                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5931938                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5931938                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5931938                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5622548                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5622548                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5622548                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5622548                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 485772627176                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 485772627176                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 485772627176                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 485772627176                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11554486                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11554486                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11554486                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11554486                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.486612                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.486612                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.486612                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.486612                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86397.239681                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86397.239681                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86397.239681                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86397.239681                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1604612                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5831070                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            20121                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          62963                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    79.748124                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    92.611057                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497690                       # number of writebacks
system.cpu3.dcache.writebacks::total           497690                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5121301                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5121301                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5121301                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5121301                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       501247                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       501247                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       501247                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       501247                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55965683975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55965683975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55965683975                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55965683975                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043381                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043381                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043381                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043381                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 111652.905603                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111652.905603                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 111652.905603                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111652.905603                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497690                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4716893                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4716893                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4825499                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4825499                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 421947237500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 421947237500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9542392                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9542392                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.505691                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.505691                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87441.161525                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87441.161525                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4435832                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4435832                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       389667                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       389667                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43473153500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43473153500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040835                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040835                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111564.883606                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111564.883606                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1215045                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1215045                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       797049                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       797049                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  63825389676                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  63825389676                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012094                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012094                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.396129                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.396129                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80077.121577                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80077.121577                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       685469                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       685469                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111580                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111580                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12492530475                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12492530475                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055455                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055455                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 111960.301801                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 111960.301801                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18901                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18901                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          754                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          754                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     23636000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     23636000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.038362                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.038362                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31347.480106                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31347.480106                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          164                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          164                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          590                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          590                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16438000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16438000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030018                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030018                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 27861.016949                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27861.016949                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18117                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18117                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          754                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          754                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      6559000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6559000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18871                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18871                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.039955                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039955                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8698.938992                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8698.938992                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          748                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          748                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5883000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5883000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.039638                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.039638                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7864.973262                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7864.973262                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1338500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1338500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1266500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1266500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          639                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            639                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1303                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1303                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     13710000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     13710000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1942                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1942                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.670958                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.670958                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 10521.872602                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 10521.872602                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1303                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1303                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     12407000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     12407000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.670958                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.670958                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  9521.872602                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  9521.872602                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.268274                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6475754                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           501961                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.900911                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.268274                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.977134                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.977134                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23691838                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23691838                       # Number of data accesses
system.cpu0.numPwrStateTransitions                300                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          150                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5073413.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14183906.975859                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          150    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        44500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    110955500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            150                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    45075303500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    761012000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4619239                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4619239                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4619239                       # number of overall hits
system.cpu0.icache.overall_hits::total        4619239                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77231                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77231                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77231                       # number of overall misses
system.cpu0.icache.overall_misses::total        77231                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5766567996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5766567996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5766567996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5766567996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4696470                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4696470                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4696470                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4696470                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016444                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016444                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016444                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016444                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74666.493973                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74666.493973                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74666.493973                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74666.493973                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15992                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              202                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    79.168317                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72223                       # number of writebacks
system.cpu0.icache.writebacks::total            72223                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5007                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5007                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5007                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5007                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72224                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72224                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72224                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72224                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5378002496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5378002496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5378002496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5378002496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015378                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015378                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015378                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015378                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74462.817014                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74462.817014                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74462.817014                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74462.817014                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72223                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4619239                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4619239                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77231                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77231                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5766567996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5766567996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4696470                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4696470                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016444                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016444                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74666.493973                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74666.493973                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5007                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5007                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72224                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72224                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5378002496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5378002496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015378                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015378                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74462.817014                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74462.817014                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4692951                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72256                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.948945                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9465164                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9465164                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7735603                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7735603                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7735603                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7735603                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5602476                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5602476                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5602476                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5602476                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 482031883612                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 482031883612                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 482031883612                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 482031883612                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13338079                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13338079                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13338079                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13338079                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.420036                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.420036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.420036                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.420036                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86039.080509                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86039.080509                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86039.080509                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86039.080509                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3044757                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2762687                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            49409                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29959                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.623530                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.215595                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       549022                       # number of writebacks
system.cpu0.dcache.writebacks::total           549022                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5050702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5050702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5050702                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5050702                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       551774                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       551774                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       551774                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       551774                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  60545820658                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60545820658                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  60545820658                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60545820658                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041368                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109729.383150                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109729.383150                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109729.383150                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109729.383150                       # average overall mshr miss latency
system.cpu0.dcache.replacements                549022                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5993958                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5993958                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4574376                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4574376                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 398441156500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 398441156500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10568334                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10568334                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.432838                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.432838                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87102.843426                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87102.843426                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4171085                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4171085                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       403291                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       403291                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  44521065500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44521065500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038160                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038160                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110394.393874                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110394.393874                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1741645                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1741645                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1028100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1028100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  83590727112                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  83590727112                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2769745                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2769745                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.371189                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.371189                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 81306.027733                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81306.027733                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       879617                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       879617                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148483                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148483                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16024755158                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16024755158                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053609                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053609                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 107923.163985                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 107923.163985                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16794                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16794                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1213                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1213                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     28172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     28172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        18007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.067363                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.067363                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23225.061830                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23225.061830                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          941                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          941                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          272                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          272                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3864500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3864500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015105                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015105                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14207.720588                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14207.720588                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15809                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15809                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1528                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1528                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19383000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19383000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17337                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17337                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.088135                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.088135                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12685.209424                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12685.209424                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1514                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1514                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17874000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17874000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.087328                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.087328                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11805.812417                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11805.812417                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        58000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        58000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        53000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        53000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1339                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1339                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          861                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          861                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     11147000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     11147000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2200                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2200                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.391364                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.391364                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12946.573751                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12946.573751                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          858                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          858                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10283500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10283500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.390000                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.390000                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11985.431235                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11985.431235                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.914724                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8324546                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           551782                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.086657                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.914724                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997335                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997335                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27302996                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27302996                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10905                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                9368                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4915                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                7053                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4885                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                6908                       # number of demand (read+write) hits
system.l2.demand_hits::total                    55963                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10905                       # number of overall hits
system.l2.overall_hits::.cpu0.data               9368                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4915                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6843                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5086                       # number of overall hits
system.l2.overall_hits::.cpu2.data               7053                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4885                       # number of overall hits
system.l2.overall_hits::.cpu3.data               6908                       # number of overall hits
system.l2.overall_hits::total                   55963                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61316                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            538858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10797                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            488254                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10755                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488490                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10629                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            491203                       # number of demand (read+write) misses
system.l2.demand_misses::total                2100302                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61316                       # number of overall misses
system.l2.overall_misses::.cpu0.data           538858                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10797                       # number of overall misses
system.l2.overall_misses::.cpu1.data           488254                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10755                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488490                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10629                       # number of overall misses
system.l2.overall_misses::.cpu3.data           491203                       # number of overall misses
system.l2.overall_misses::total               2100302                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5139926500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  59541658000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    985819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54196251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    978532000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54225913000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    975015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  55074797500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     231117912500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5139926500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  59541658000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    985819500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54196251000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    978532000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54225913000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    975015000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  55074797500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    231117912500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          548226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15712                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          495097                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15841                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          495543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          498111                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2156265                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         548226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15712                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         495097                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15841                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         495543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         498111                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2156265                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.849005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.982912                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.687182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.986178                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.678934                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.985767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.685123                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.986132                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.974046                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.849005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.982912                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.687182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.986178                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.678934                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.985767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.685123                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.986132                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.974046                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83826.839650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110496.008225                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91304.945818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111000.116743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90983.914458                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111007.212021                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91731.583404                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112122.274294                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110040.323963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83826.839650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110496.008225                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91304.945818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111000.116743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90983.914458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111007.212021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91731.583404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112122.274294                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110040.323963                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              931573                       # number of writebacks
system.l2.writebacks::total                    931573                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            445                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            109                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3538                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            656                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3540                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            709                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3445                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            608                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               13050                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           445                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           109                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3538                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           656                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3540                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           709                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3445                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           608                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              13050                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        60871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       538749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       487598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       487781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       490595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2087252                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        60871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       538749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       487598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       487781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       490595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2087252                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4496405002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  54145745002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    614206500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49263394502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    605679504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49286732502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    612876002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50115996505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 209141035519                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4496405002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  54145745002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    614206500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49263394502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    605679504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49286732502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    612876002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50115996505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 209141035519                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.842843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.982713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.462004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.984853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.455464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.984336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.463066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.984911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.967994                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.842843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.982713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.462004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.984853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.455464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.984336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.463066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.984911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.967994                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73867.769578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100502.729475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84613.100978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101032.806742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83947.263202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101042.747672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85311.247494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102153.500352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100199.226312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73867.769578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100502.729475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84613.100978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101032.806742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83947.263202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101042.747672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85311.247494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102153.500352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100199.226312                       # average overall mshr miss latency
system.l2.replacements                        4089662                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938566                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       938568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1156681                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156681                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            8                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              8                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1156689                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156689                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             100                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              92                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             101                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  341                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           116                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           219                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           176                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           184                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                695                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       507500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       480000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       238000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       219000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1444500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          164                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          319                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          268                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          285                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1036                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.707317                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.686520                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.656716                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.645614                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.670849                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         4375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2191.780822                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1352.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1190.217391                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2078.417266                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          116                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          214                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          174                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          183                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           687                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2344000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4510498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3567000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3757000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14178498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.707317                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.670846                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.649254                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.642105                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.663127                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20206.896552                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21077.093458                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20530.054645                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20638.279476                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           130                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                234                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          416                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          106                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          122                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          122                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              766                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       505500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       314000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       142000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1020500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          546                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          144                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          160                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1000                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.761905                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.736111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.762500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.813333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.766000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1215.144231                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2962.264151                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1163.934426                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data   483.606557                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1332.245431                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          415                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          104                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          121                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          122                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          762                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8297499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2299500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2511999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2476500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15585498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.760073                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.722222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.756250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.813333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.762000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19993.973494                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22110.576923                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20760.322314                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20299.180328                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20453.409449                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              660                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              741                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3652                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145986                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         109772                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         109898                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         109998                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              475654                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15764127000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11843727500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11791380500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12306838000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51706073000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110595                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            479306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.989467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.994023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.993698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.993309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107983.827216                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107893.884597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107293.858851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 111882.379680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108705.220602                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       145986                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       109771                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       109898                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       109998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         475653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14304267000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10745963501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10692400500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11206858000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46949489001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.989467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.994014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.993698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.993309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97983.827216                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97894.375573                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97293.858851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 101882.379680                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98705.335614                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              25791                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61316                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10797                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10755                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10629                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            93497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5139926500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    985819500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    978532000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    975015000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8079293000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15712                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.849005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.687182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.678934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.685123                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.783792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83826.839650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91304.945818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90983.914458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91731.583404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86412.323390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          445                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3538                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3540                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3445                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         10968                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        60871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7259                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7184                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        82529                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4496405002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    614206500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    605679504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    612876002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6329167008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.842843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.462004                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.455464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.463066                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.691847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73867.769578                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84613.100978                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83947.263202                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85311.247494                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76690.218081                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         7814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6183                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         6356                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         6167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       392872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       378482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       378592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       381205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1531151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43777531000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42352523500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42434532500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42767959500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171332546500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       400686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       384665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       384948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       387372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1557671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.980498                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.983926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.983489                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.984080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.982975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111429.501212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111901.024355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112085.127261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112191.496701                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111897.877153                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          109                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          655                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          709                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          608                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2081                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       392763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       377827                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       377883                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       380597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1529070                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39841478002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38517431001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38594332002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38909138505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 155862379510                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.980226                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.982223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.981647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.982510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.981639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101438.979746                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101944.622806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102133.020014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102231.858120                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101932.795431                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                23                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              85                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           52                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           108                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.634615                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.925926                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.787037                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       646000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       156000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       370000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       483500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1655500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.634615                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.925926                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.787037                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19575.757576                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19473.684211                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19340                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19476.470588                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999950                       # Cycle average of tags in use
system.l2.tags.total_refs                     4312753                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4089749                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.054528                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.961880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.157341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.004563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.620087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.025477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.596579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.097269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.613154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.923600                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.436904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.018083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.140696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.009322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.126520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.009581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.123806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38119013                       # Number of tag accesses
system.l2.tags.data_accesses                 38119013                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3895808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34477824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        464576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31206208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        461760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31217984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        459776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31398080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133582016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3895808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       464576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       461760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       459776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5281920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59620864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59620864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          60872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         538716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         487597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         487781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         490595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2087219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       931576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             931576                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         84993917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        752194491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10135544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        680818422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         10074108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        681075336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         10030824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        685004448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2914327091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     84993917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10135544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     10074108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     10030824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        115234393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1300734218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1300734218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1300734218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        84993917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       752194491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10135544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       680818422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        10074108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       681075336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        10030824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       685004448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4215061309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    929148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     60872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    535017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    486048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    486211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    489174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000087077250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56834                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56834                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3912119                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876910                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2087219                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     931584                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2087219                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   931584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8239                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2436                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            138004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            132315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            127181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            148279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            128807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            137887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            126250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           138218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           122977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56658                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83679888000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10394900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122660763000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40250.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59000.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1200848                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  831400                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2087219                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               931584                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  303537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  390192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  400035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  358766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  263052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  166494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   96514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   53008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  47873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  64306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  64600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  68140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  60386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       975889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.277256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.520842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.346400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       509323     52.19%     52.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       323214     33.12%     85.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17180      1.76%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11688      1.20%     88.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9732      1.00%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8041      0.82%     90.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6613      0.68%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5869      0.60%     91.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        84229      8.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       975889                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.579776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.442413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.074972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           3144      5.53%      5.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         27144     47.76%     53.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         12083     21.26%     74.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          7236     12.73%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3620      6.37%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          1942      3.42%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          993      1.75%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          310      0.55%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          106      0.19%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           71      0.12%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           38      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           32      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           27      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           28      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           18      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           15      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           10      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           12      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56834                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.348629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.311558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.198347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51041     89.81%     89.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              888      1.56%     91.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1227      2.16%     93.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1162      2.04%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1054      1.85%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              702      1.24%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              394      0.69%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              206      0.36%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               86      0.15%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               28      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               14      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56834                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133054720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  527296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59466112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133582016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59621376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2902.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1297.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2914.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1300.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45836253000                       # Total gap between requests
system.mem_ctrls.avgGap                      15183.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3895808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34241088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       464576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31107072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       461760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31117504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       459776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31307136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59466112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 84993917.104877248406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 747029677.810817837715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10135544.162575632334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 678655595.692459106445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 10074108.159937068820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 678883188.156779289246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 10030823.703532626852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 683020344.425371646881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1297358030.446404457092                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        60872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       538716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       487597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       487781                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       490595                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       931584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1978882000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31826856000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    310466000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29068117750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    303603750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  29081129750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    312347500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29779360250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1184656869750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32508.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59079.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42769.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59615.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42079.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59619.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43478.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60700.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1271658.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3457202280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1837535205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7257317340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2410032240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3618385680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20665831080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        198340320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39444644145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        860.554425                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    271511500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1530620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44034184000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3510652320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1865963550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7586599860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2440172520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3618385680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20712087150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        159387840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39893248920                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        870.341529                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    176847000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1530620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44128848500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1072                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          537                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10984838.919926                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   16930711.588620                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          537    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     77773000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            537                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39937457000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5898858500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4544683                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4544683                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4544683                       # number of overall hits
system.cpu1.icache.overall_hits::total        4544683                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16448                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16448                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16448                       # number of overall misses
system.cpu1.icache.overall_misses::total        16448                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1139964498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1139964498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1139964498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1139964498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4561131                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4561131                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4561131                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4561131                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003606                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003606                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003606                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003606                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69307.180083                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69307.180083                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69307.180083                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69307.180083                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2045                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.690476                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15712                       # number of writebacks
system.cpu1.icache.writebacks::total            15712                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          736                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          736                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          736                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          736                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15712                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15712                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15712                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15712                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1073038499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1073038499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1073038499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1073038499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003445                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003445                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003445                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003445                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68294.201820                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68294.201820                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68294.201820                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68294.201820                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15712                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4544683                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4544683                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16448                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16448                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1139964498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1139964498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4561131                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4561131                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003606                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003606                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69307.180083                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69307.180083                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          736                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          736                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15712                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15712                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1073038499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1073038499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003445                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003445                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68294.201820                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68294.201820                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5082941                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15744                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           322.849403                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9137974                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9137974                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7383196                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7383196                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7383196                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7383196                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5318762                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5318762                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5318762                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5318762                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 454257775714                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 454257775714                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 454257775714                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 454257775714                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12701958                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12701958                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12701958                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12701958                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.418736                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.418736                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.418736                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.418736                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85406.674657                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85406.674657                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85406.674657                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85406.674657                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1541853                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2754939                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18895                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          29942                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.601111                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.009184                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       494439                       # number of writebacks
system.cpu1.dcache.writebacks::total           494439                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4820872                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4820872                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4820872                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4820872                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       497890                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       497890                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       497890                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       497890                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55068738983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55068738983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55068738983                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55068738983                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039198                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039198                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039198                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039198                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110604.227807                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110604.227807                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110604.227807                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110604.227807                       # average overall mshr miss latency
system.cpu1.dcache.replacements                494439                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5787899                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5787899                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4550803                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4550803                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 393778883500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 393778883500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10338702                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10338702                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.440172                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.440172                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86529.538523                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86529.538523                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4164066                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4164066                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       386737                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       386737                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  43041488000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43041488000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037407                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037407                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111293.949118                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111293.949118                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1595297                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1595297                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       767959                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       767959                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  60478892214                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  60478892214                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2363256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2363256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.324958                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.324958                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78752.761819                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78752.761819                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       656806                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       656806                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111153                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111153                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12027250983                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12027250983                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047034                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047034                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108204.465763                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108204.465763                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        17616                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17616                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          723                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          723                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     20414500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     20414500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        18339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.039424                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.039424                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28235.822960                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28235.822960                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          167                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          556                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          556                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15036500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15036500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030318                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030318                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27044.064748                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27044.064748                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16781                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16781                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          784                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          784                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6423000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6423000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        17565                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17565                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.044634                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.044634                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8192.602041                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8192.602041                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          776                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          776                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5728000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5728000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.044179                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.044179                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7381.443299                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7381.443299                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1869500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1869500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1788500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1788500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          640                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            640                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1302                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1302                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13253000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13253000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1942                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1942                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.670443                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.670443                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10178.955453                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10178.955453                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1300                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1300                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     11951000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     11951000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.669413                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.669413                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9193.076923                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9193.076923                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.410273                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7921015                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           498670                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.884282                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.410273                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981571                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981571                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25978250                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25978250                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45836315500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1688161                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            6                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1870141                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1216937                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3158091                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4957                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3625                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8582                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          227                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          227                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           482404                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          482405                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119290                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1568876                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          108                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          108                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       216668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1652438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1490585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1492307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1500204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6493403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9244480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70223936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2011136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63330304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2027648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63398848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1985792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63731264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              275953408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4110742                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60550720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6269151                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.361898                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.550694                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4149868     66.20%     66.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2033728     32.44%     98.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34884      0.56%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  37389      0.60%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  13282      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6269151                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4323041419                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         750357860                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25552590                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         754264015                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25015753                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         829065172                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108598348                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         749348945                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25364158                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
