# Architecture Efficiency

Chip performance improves through two mechanisms: increased transistor density and improved chip architecture. This parameter captures architecture improvementsâ€”performance gains from design optimization rather than transistor scaling.

According to [Epoch's data](https://epoch.ai/blog/trends-in-machine-learning-hardware), total chip performance (TPP per die area) has improved at approximately 1.55x per year:

![TPP per die area over time](/parameter_docs/tpp_per_die_area.png)

Transistor density has increased at approximately 1.26x per year:

![Transistor density over time](/parameter_docs/transistor_density_over_time.png)

The ratio (1.55 / 1.26 = **1.23x per year**) represents architecture improvements alone.
