///Register `ASCR2` reader
pub type R = crate::R<ASCR2rs>;
///Register `ASCR2` writer
pub type W = crate::W<ASCR2rs>;
///Field `GR10_1` reader - GR10_1 analog switch control
pub type GR10_1_R = crate::BitReader;
///Field `GR10_1` writer - GR10_1 analog switch control
pub type GR10_1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR10_2` reader - GR10_2 analog switch control
pub type GR10_2_R = crate::BitReader;
///Field `GR10_2` writer - GR10_2 analog switch control
pub type GR10_2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR10_3` reader - GR10_3 analog switch control
pub type GR10_3_R = crate::BitReader;
///Field `GR10_3` writer - GR10_3 analog switch control
pub type GR10_3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR10_4` reader - GR10_4 analog switch control
pub type GR10_4_R = crate::BitReader;
///Field `GR10_4` writer - GR10_4 analog switch control
pub type GR10_4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR6_1` reader - GR6_1 analog switch control
pub type GR6_1_R = crate::BitReader;
///Field `GR6_1` writer - GR6_1 analog switch control
pub type GR6_1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR6_2` reader - GR6_2 analog switch control
pub type GR6_2_R = crate::BitReader;
///Field `GR6_2` writer - GR6_2 analog switch control
pub type GR6_2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR5_1` reader - GR5_1 analog switch control
pub type GR5_1_R = crate::BitReader;
///Field `GR5_1` writer - GR5_1 analog switch control
pub type GR5_1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR5_2` reader - GR5_2 analog switch control
pub type GR5_2_R = crate::BitReader;
///Field `GR5_2` writer - GR5_2 analog switch control
pub type GR5_2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR5_3` reader - GR5_3 analog switch control
pub type GR5_3_R = crate::BitReader;
///Field `GR5_3` writer - GR5_3 analog switch control
pub type GR5_3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR4_1` reader - GR4_1 analog switch control
pub type GR4_1_R = crate::BitReader;
///Field `GR4_1` writer - GR4_1 analog switch control
pub type GR4_1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR4_2` reader - GR4_2 analog switch control
pub type GR4_2_R = crate::BitReader;
///Field `GR4_2` writer - GR4_2 analog switch control
pub type GR4_2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR4_3` reader - GR4_3 analog switch control
pub type GR4_3_R = crate::BitReader;
///Field `GR4_3` writer - GR4_3 analog switch control
pub type GR4_3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR3_3` reader - GR3_3 analog switch control
pub type GR3_3_R = crate::BitReader;
///Field `GR3_3` writer - GR3_3 analog switch control
pub type GR3_3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR3_4` reader - GR3_4 analog switch control
pub type GR3_4_R = crate::BitReader;
///Field `GR3_4` writer - GR3_4 analog switch control
pub type GR3_4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR3_5` reader - GR3_5 analog switch control
pub type GR3_5_R = crate::BitReader;
///Field `GR3_5` writer - GR3_5 analog switch control
pub type GR3_5_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR9_3` reader - GR9_3 analog switch control
pub type GR9_3_R = crate::BitReader;
///Field `GR9_3` writer - GR9_3 analog switch control
pub type GR9_3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR9_4` reader - GR9_4 analog switch control
pub type GR9_4_R = crate::BitReader;
///Field `GR9_4` writer - GR9_4 analog switch control
pub type GR9_4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR2_3` reader - GR2_3 analog switch control
pub type GR2_3_R = crate::BitReader;
///Field `GR2_3` writer - GR2_3 analog switch control
pub type GR2_3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR2_4` reader - GR2_4 analog switch control
pub type GR2_4_R = crate::BitReader;
///Field `GR2_4` writer - GR2_4 analog switch control
pub type GR2_4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR2_5` reader - GR2_5 analog switch control
pub type GR2_5_R = crate::BitReader;
///Field `GR2_5` writer - GR2_5 analog switch control
pub type GR2_5_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR7_5` reader - GR7_5 analog switch control
pub type GR7_5_R = crate::BitReader;
///Field `GR7_5` writer - GR7_5 analog switch control
pub type GR7_5_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR7_6` reader - GR7_6 analog switch control
pub type GR7_6_R = crate::BitReader;
///Field `GR7_6` writer - GR7_6 analog switch control
pub type GR7_6_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR7_7` reader - GR7_7 analog switch control
pub type GR7_7_R = crate::BitReader;
///Field `GR7_7` writer - GR7_7 analog switch control
pub type GR7_7_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR6_3` reader - GR6_3 analog switch control
pub type GR6_3_R = crate::BitReader;
///Field `GR6_3` writer - GR6_3 analog switch control
pub type GR6_3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR6_4` reader - GR6_4 analog switch control
pub type GR6_4_R = crate::BitReader;
///Field `GR6_4` writer - GR6_4 analog switch control
pub type GR6_4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GR5_4` reader - GR5_4 analog switch control
pub type GR5_4_R = crate::BitReader;
///Field `GR5_4` writer - GR5_4 analog switch control
pub type GR5_4_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - GR10_1 analog switch control
    #[inline(always)]
    pub fn gr10_1(&self) -> GR10_1_R {
        GR10_1_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - GR10_2 analog switch control
    #[inline(always)]
    pub fn gr10_2(&self) -> GR10_2_R {
        GR10_2_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - GR10_3 analog switch control
    #[inline(always)]
    pub fn gr10_3(&self) -> GR10_3_R {
        GR10_3_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - GR10_4 analog switch control
    #[inline(always)]
    pub fn gr10_4(&self) -> GR10_4_R {
        GR10_4_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - GR6_1 analog switch control
    #[inline(always)]
    pub fn gr6_1(&self) -> GR6_1_R {
        GR6_1_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - GR6_2 analog switch control
    #[inline(always)]
    pub fn gr6_2(&self) -> GR6_2_R {
        GR6_2_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - GR5_1 analog switch control
    #[inline(always)]
    pub fn gr5_1(&self) -> GR5_1_R {
        GR5_1_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - GR5_2 analog switch control
    #[inline(always)]
    pub fn gr5_2(&self) -> GR5_2_R {
        GR5_2_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - GR5_3 analog switch control
    #[inline(always)]
    pub fn gr5_3(&self) -> GR5_3_R {
        GR5_3_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - GR4_1 analog switch control
    #[inline(always)]
    pub fn gr4_1(&self) -> GR4_1_R {
        GR4_1_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - GR4_2 analog switch control
    #[inline(always)]
    pub fn gr4_2(&self) -> GR4_2_R {
        GR4_2_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - GR4_3 analog switch control
    #[inline(always)]
    pub fn gr4_3(&self) -> GR4_3_R {
        GR4_3_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 16 - GR3_3 analog switch control
    #[inline(always)]
    pub fn gr3_3(&self) -> GR3_3_R {
        GR3_3_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - GR3_4 analog switch control
    #[inline(always)]
    pub fn gr3_4(&self) -> GR3_4_R {
        GR3_4_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - GR3_5 analog switch control
    #[inline(always)]
    pub fn gr3_5(&self) -> GR3_5_R {
        GR3_5_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - GR9_3 analog switch control
    #[inline(always)]
    pub fn gr9_3(&self) -> GR9_3_R {
        GR9_3_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - GR9_4 analog switch control
    #[inline(always)]
    pub fn gr9_4(&self) -> GR9_4_R {
        GR9_4_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - GR2_3 analog switch control
    #[inline(always)]
    pub fn gr2_3(&self) -> GR2_3_R {
        GR2_3_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - GR2_4 analog switch control
    #[inline(always)]
    pub fn gr2_4(&self) -> GR2_4_R {
        GR2_4_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - GR2_5 analog switch control
    #[inline(always)]
    pub fn gr2_5(&self) -> GR2_5_R {
        GR2_5_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - GR7_5 analog switch control
    #[inline(always)]
    pub fn gr7_5(&self) -> GR7_5_R {
        GR7_5_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - GR7_6 analog switch control
    #[inline(always)]
    pub fn gr7_6(&self) -> GR7_6_R {
        GR7_6_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - GR7_7 analog switch control
    #[inline(always)]
    pub fn gr7_7(&self) -> GR7_7_R {
        GR7_7_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - GR6_3 analog switch control
    #[inline(always)]
    pub fn gr6_3(&self) -> GR6_3_R {
        GR6_3_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - GR6_4 analog switch control
    #[inline(always)]
    pub fn gr6_4(&self) -> GR6_4_R {
        GR6_4_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - GR5_4 analog switch control
    #[inline(always)]
    pub fn gr5_4(&self) -> GR5_4_R {
        GR5_4_R::new(((self.bits >> 29) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ASCR2")
            .field("gr5_4", &self.gr5_4())
            .field("gr6_4", &self.gr6_4())
            .field("gr6_3", &self.gr6_3())
            .field("gr7_7", &self.gr7_7())
            .field("gr7_6", &self.gr7_6())
            .field("gr7_5", &self.gr7_5())
            .field("gr2_5", &self.gr2_5())
            .field("gr2_4", &self.gr2_4())
            .field("gr2_3", &self.gr2_3())
            .field("gr9_4", &self.gr9_4())
            .field("gr9_3", &self.gr9_3())
            .field("gr3_5", &self.gr3_5())
            .field("gr3_4", &self.gr3_4())
            .field("gr3_3", &self.gr3_3())
            .field("gr4_3", &self.gr4_3())
            .field("gr4_2", &self.gr4_2())
            .field("gr4_1", &self.gr4_1())
            .field("gr5_3", &self.gr5_3())
            .field("gr5_2", &self.gr5_2())
            .field("gr5_1", &self.gr5_1())
            .field("gr6_2", &self.gr6_2())
            .field("gr6_1", &self.gr6_1())
            .field("gr10_4", &self.gr10_4())
            .field("gr10_3", &self.gr10_3())
            .field("gr10_2", &self.gr10_2())
            .field("gr10_1", &self.gr10_1())
            .finish()
    }
}
impl W {
    ///Bit 0 - GR10_1 analog switch control
    #[inline(always)]
    pub fn gr10_1(&mut self) -> GR10_1_W<ASCR2rs> {
        GR10_1_W::new(self, 0)
    }
    ///Bit 1 - GR10_2 analog switch control
    #[inline(always)]
    pub fn gr10_2(&mut self) -> GR10_2_W<ASCR2rs> {
        GR10_2_W::new(self, 1)
    }
    ///Bit 2 - GR10_3 analog switch control
    #[inline(always)]
    pub fn gr10_3(&mut self) -> GR10_3_W<ASCR2rs> {
        GR10_3_W::new(self, 2)
    }
    ///Bit 3 - GR10_4 analog switch control
    #[inline(always)]
    pub fn gr10_4(&mut self) -> GR10_4_W<ASCR2rs> {
        GR10_4_W::new(self, 3)
    }
    ///Bit 4 - GR6_1 analog switch control
    #[inline(always)]
    pub fn gr6_1(&mut self) -> GR6_1_W<ASCR2rs> {
        GR6_1_W::new(self, 4)
    }
    ///Bit 5 - GR6_2 analog switch control
    #[inline(always)]
    pub fn gr6_2(&mut self) -> GR6_2_W<ASCR2rs> {
        GR6_2_W::new(self, 5)
    }
    ///Bit 6 - GR5_1 analog switch control
    #[inline(always)]
    pub fn gr5_1(&mut self) -> GR5_1_W<ASCR2rs> {
        GR5_1_W::new(self, 6)
    }
    ///Bit 7 - GR5_2 analog switch control
    #[inline(always)]
    pub fn gr5_2(&mut self) -> GR5_2_W<ASCR2rs> {
        GR5_2_W::new(self, 7)
    }
    ///Bit 8 - GR5_3 analog switch control
    #[inline(always)]
    pub fn gr5_3(&mut self) -> GR5_3_W<ASCR2rs> {
        GR5_3_W::new(self, 8)
    }
    ///Bit 9 - GR4_1 analog switch control
    #[inline(always)]
    pub fn gr4_1(&mut self) -> GR4_1_W<ASCR2rs> {
        GR4_1_W::new(self, 9)
    }
    ///Bit 10 - GR4_2 analog switch control
    #[inline(always)]
    pub fn gr4_2(&mut self) -> GR4_2_W<ASCR2rs> {
        GR4_2_W::new(self, 10)
    }
    ///Bit 11 - GR4_3 analog switch control
    #[inline(always)]
    pub fn gr4_3(&mut self) -> GR4_3_W<ASCR2rs> {
        GR4_3_W::new(self, 11)
    }
    ///Bit 16 - GR3_3 analog switch control
    #[inline(always)]
    pub fn gr3_3(&mut self) -> GR3_3_W<ASCR2rs> {
        GR3_3_W::new(self, 16)
    }
    ///Bit 17 - GR3_4 analog switch control
    #[inline(always)]
    pub fn gr3_4(&mut self) -> GR3_4_W<ASCR2rs> {
        GR3_4_W::new(self, 17)
    }
    ///Bit 18 - GR3_5 analog switch control
    #[inline(always)]
    pub fn gr3_5(&mut self) -> GR3_5_W<ASCR2rs> {
        GR3_5_W::new(self, 18)
    }
    ///Bit 19 - GR9_3 analog switch control
    #[inline(always)]
    pub fn gr9_3(&mut self) -> GR9_3_W<ASCR2rs> {
        GR9_3_W::new(self, 19)
    }
    ///Bit 20 - GR9_4 analog switch control
    #[inline(always)]
    pub fn gr9_4(&mut self) -> GR9_4_W<ASCR2rs> {
        GR9_4_W::new(self, 20)
    }
    ///Bit 21 - GR2_3 analog switch control
    #[inline(always)]
    pub fn gr2_3(&mut self) -> GR2_3_W<ASCR2rs> {
        GR2_3_W::new(self, 21)
    }
    ///Bit 22 - GR2_4 analog switch control
    #[inline(always)]
    pub fn gr2_4(&mut self) -> GR2_4_W<ASCR2rs> {
        GR2_4_W::new(self, 22)
    }
    ///Bit 23 - GR2_5 analog switch control
    #[inline(always)]
    pub fn gr2_5(&mut self) -> GR2_5_W<ASCR2rs> {
        GR2_5_W::new(self, 23)
    }
    ///Bit 24 - GR7_5 analog switch control
    #[inline(always)]
    pub fn gr7_5(&mut self) -> GR7_5_W<ASCR2rs> {
        GR7_5_W::new(self, 24)
    }
    ///Bit 25 - GR7_6 analog switch control
    #[inline(always)]
    pub fn gr7_6(&mut self) -> GR7_6_W<ASCR2rs> {
        GR7_6_W::new(self, 25)
    }
    ///Bit 26 - GR7_7 analog switch control
    #[inline(always)]
    pub fn gr7_7(&mut self) -> GR7_7_W<ASCR2rs> {
        GR7_7_W::new(self, 26)
    }
    ///Bit 27 - GR6_3 analog switch control
    #[inline(always)]
    pub fn gr6_3(&mut self) -> GR6_3_W<ASCR2rs> {
        GR6_3_W::new(self, 27)
    }
    ///Bit 28 - GR6_4 analog switch control
    #[inline(always)]
    pub fn gr6_4(&mut self) -> GR6_4_W<ASCR2rs> {
        GR6_4_W::new(self, 28)
    }
    ///Bit 29 - GR5_4 analog switch control
    #[inline(always)]
    pub fn gr5_4(&mut self) -> GR5_4_W<ASCR2rs> {
        GR5_4_W::new(self, 29)
    }
}
/**RI analog switches control register 2

You can [`read`](crate::Reg::read) this register and get [`ascr2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ascr2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L162.html#RI:ASCR2)*/
pub struct ASCR2rs;
impl crate::RegisterSpec for ASCR2rs {
    type Ux = u32;
}
///`read()` method returns [`ascr2::R`](R) reader structure
impl crate::Readable for ASCR2rs {}
///`write(|w| ..)` method takes [`ascr2::W`](W) writer structure
impl crate::Writable for ASCR2rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets ASCR2 to value 0
impl crate::Resettable for ASCR2rs {}
