{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1662683718876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1662683718878 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RVC EPM240T100C5 " "Selected device EPM240T100C5 for design \"RVC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1662683718885 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662683718929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662683718929 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1662683719017 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1662683719030 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662683719807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662683719807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662683719807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662683719807 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662683719807 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1662683719807 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1662683719839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RVC.sdc " "Synopsys Design Constraints File file not found: 'RVC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1662683719855 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1662683719855 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst30\|inst10~1\|combout " "Node \"inst30\|inst10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683719893 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst6~1\|dataa " "Node \"inst30\|inst6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683719893 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst6~1\|combout " "Node \"inst30\|inst6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683719893 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst6~1\|datad " "Node \"inst30\|inst6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683719893 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst10~1\|datab " "Node \"inst30\|inst10~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683719893 ""} { "Warning" "WSTA_SCC_NODE" "inst30\|inst10~1\|dataa " "Node \"inst30\|inst10~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683719893 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 280 832 896 328 "inst10" "" } } } } { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 296 624 688 344 "inst6" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662683719893 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst22\|inst6~1\|combout " "Node \"inst22\|inst6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683719893 ""} { "Warning" "WSTA_SCC_NODE" "inst22\|inst6~1\|datad " "Node \"inst22\|inst6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1662683719893 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 296 624 688 344 "inst6" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1662683719893 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1662683719895 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1662683719895 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662683719895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662683719895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        inst2 " "   1.000        inst2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662683719895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      Sensor1 " "   1.000      Sensor1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662683719895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      Sensor2 " "   1.000      Sensor2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1662683719895 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1662683719895 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662683719906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662683719906 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1662683719908 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Master_slave_t_ff:inst22\|inst9~2 Global clock " "Automatically promoted some destinations of signal \"Master_slave_t_ff:inst22\|inst9~2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|76 " "Destination \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|76\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 96 592 656 136 "76" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Master_slave_t_ff:inst23\|inst9~2 " "Destination \"Master_slave_t_ff:inst23\|inst9~2\" may be non-global or may not use global clock" {  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Master_slave_t_ff:inst24\|inst9~3 " "Destination \"Master_slave_t_ff:inst24\|inst9~3\" may be non-global or may not use global clock" {  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RVCdisplay:inst8\|A0~10 " "Destination \"RVCdisplay:inst8\|A0~10\" may be non-global or may not use global clock" {  } { { "RVCdisplay.tdf" "" { Text "E:/room visitor counter proj/room visitor counter/RVCdisplay.tdf" 8 57 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RVCdisplay:inst8\|A0~11 " "Destination \"RVCdisplay:inst8\|A0~11\" may be non-global or may not use global clock" {  } { { "RVCdisplay.tdf" "" { Text "E:/room visitor counter proj/room visitor counter/RVCdisplay.tdf" 8 57 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RVCdisplay:inst8\|B0~14 " "Destination \"RVCdisplay:inst8\|B0~14\" may be non-global or may not use global clock" {  } { { "RVCdisplay.tdf" "" { Text "E:/room visitor counter proj/room visitor counter/RVCdisplay.tdf" 8 60 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RVCdisplay:inst8\|B0~15 " "Destination \"RVCdisplay:inst8\|B0~15\" may be non-global or may not use global clock" {  } { { "RVCdisplay.tdf" "" { Text "E:/room visitor counter proj/room visitor counter/RVCdisplay.tdf" 8 60 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|93~0 " "Destination \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|93~0\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 232 304 368 272 "93" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719915 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1662683719915 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Master_slave_t_ff:inst23\|inst9~2 Global clock " "Automatically promoted some destinations of signal \"Master_slave_t_ff:inst23\|inst9~2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|79 " "Destination \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|79\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 312 472 536 352 "79" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719930 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|95 " "Destination \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|95\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 384 312 376 424 "95" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719930 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1662683719930 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Master_slave_t_ff:inst24\|inst9~3 Global clock " "Automatically promoted some destinations of signal \"Master_slave_t_ff:inst24\|inst9~3\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Master_slave_t_ff:inst25\|inst9~2 " "Destination \"Master_slave_t_ff:inst25\|inst9~2\" may be non-global or may not use global clock" {  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719930 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Master_slave_t_ff:inst27\|inst9~3 " "Destination \"Master_slave_t_ff:inst27\|inst9~3\" may be non-global or may not use global clock" {  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719930 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|81 " "Destination \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|81\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 544 472 536 584 "81" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719930 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|98 " "Destination \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|98\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 616 312 376 656 "98" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719930 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1662683719930 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Master_slave_t_ff:inst25\|inst9~2 Global clock " "Automatically promoted some destinations of signal \"Master_slave_t_ff:inst25\|inst9~2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|83 " "Destination \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|83\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 800 472 536 840 "83" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719938 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|101 " "Destination \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|101\" may be non-global or may not use global clock" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 872 312 376 912 "101" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1662683719938 ""}  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { { 208 832 896 256 "inst9" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1662683719938 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1662683719938 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1662683719939 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1662683719952 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1662683719973 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1662683719973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1662683719973 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1662683719973 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET " "Node \"RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1662683719984 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1662683719984 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662683719993 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1662683720065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1662683720154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662683720210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1662683720213 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1662683720470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662683720470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1662683720485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "E:/room visitor counter proj/room visitor counter/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1662683720643 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1662683720643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1662683720884 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1662683720884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662683720886 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1662683720903 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662683720910 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1662683720924 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1662683720924 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/room visitor counter proj/room visitor counter/output_files/RVC.fit.smsg " "Generated suppressed messages file E:/room visitor counter proj/room visitor counter/output_files/RVC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1662683721088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5372 " "Peak virtual memory: 5372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662683721616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  8 17:35:21 2022 " "Processing ended: Thu Sep  8 17:35:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662683721616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662683721616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662683721616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1662683721616 ""}
