Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu May 29 13:22:12 2025
| Host         : st151 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_timing_summary_routed.rpt -pb riscv_timing_summary_routed.pb -rpx riscv_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  4096        
TIMING-18  Warning   Missing input or output delay                              33          
TIMING-20  Warning   Non-clocked latch                                          32          
LATCH-1    Advisory  Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1024)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1024)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PC_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.996        0.000                      0               164468        0.525        0.000                      0               164468        8.750        0.000                       0                 16505  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.996        0.000                      0               164468        0.525        0.000                      0               164468        8.750        0.000                       0                 16505  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/mem_reg_31488_31743_25_25/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.102ns  (logic 3.600ns (19.888%)  route 14.502ns (80.112%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=61, routed)          1.211     6.898    rf/Q[4]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  rf/p_0_in_i_26/O
                         net (fo=2, routed)           0.000     7.022    rf/PC_reg[4]
    SLICE_X35Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     7.267 r  rf/p_0_in_i_9/O
                         net (fo=25, routed)          1.265     8.532    rf/IDATA[20]
    SLICE_X41Y80         LUT5 (Prop_lut5_I3_O)        0.326     8.858 f  rf/WB_RD_VAL_OBUF[30]_inst_i_15/O
                         net (fo=31, routed)          0.633     9.491    rf/PC_reg[7]_8
    SLICE_X41Y82         LUT4 (Prop_lut4_I1_O)        0.355     9.846 r  rf/WB_RD_VAL_OBUF[31]_inst_i_34/O
                         net (fo=33, routed)          0.884    10.730    rf/WB_RD_VAL_OBUF[31]_inst_i_34_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.327    11.057 r  rf/WB_RD_VAL_OBUF[28]_inst_i_9/O
                         net (fo=10, routed)          1.212    12.269    rf/RS1_VAL[28]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.393 r  rf/WB_RD_VAL_OBUF[31]_inst_i_86/O
                         net (fo=3, routed)           0.872    13.265    rf/WB_RD_VAL_OBUF[31]_inst_i_86_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.389 r  rf/WB_RD_VAL_OBUF[31]_inst_i_51/O
                         net (fo=3, routed)           0.736    14.126    rf/WB_RD_VAL_OBUF[31]_inst_i_51_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.250 r  rf/WB_RD_VAL_OBUF[31]_inst_i_24/O
                         net (fo=3, routed)           0.677    14.926    rf/WB_RD_VAL_OBUF[31]_inst_i_24_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.124    15.050 r  rf/WB_RD_VAL_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.713    15.763    rf/e_sft/tmp[15]
    SLICE_X39Y90         LUT4 (Prop_lut4_I3_O)        0.124    15.887 r  rf/WB_RD_VAL_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.620    16.507    rf/SFT_RD_VAL[15]
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.120    16.627 r  rf/mem_reg_8192_8447_0_0_i_4/O
                         net (fo=125, routed)         0.981    17.609    rf/mem_reg_8192_8447_0_0_i_4_n_0
    SLICE_X48Y85         LUT2 (Prop_lut2_I1_O)        0.353    17.962 f  rf/mem_reg_25088_25343_0_0_i_2/O
                         net (fo=25, routed)          1.196    19.157    rf/mem_reg_25088_25343_0_0_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.320    19.477 r  rf/mem_reg_31488_31743_0_0_i_2/O
                         net (fo=4, routed)           1.844    21.322    rf/mem_reg_31488_31743_0_0_i_2_n_0
    SLICE_X63Y113        LUT3 (Prop_lut3_I0_O)        0.354    21.676 r  rf/mem_reg_31488_31743_24_24_i_1/O
                         net (fo=32, routed)          1.656    23.332    dmem/mem_reg_31488_31743_25_25/WE
    SLICE_X30Y133        RAMS64E                                      r  dmem/mem_reg_31488_31743_25_25/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.497    24.919    dmem/mem_reg_31488_31743_25_25/WCLK
    SLICE_X30Y133        RAMS64E                                      r  dmem/mem_reg_31488_31743_25_25/RAMS64E_A/CLK
                         clock pessimism              0.180    25.099    
                         clock uncertainty           -0.035    25.064    
    SLICE_X30Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    24.329    dmem/mem_reg_31488_31743_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.329    
                         arrival time                         -23.332    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/mem_reg_31488_31743_25_25/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.102ns  (logic 3.600ns (19.888%)  route 14.502ns (80.112%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=61, routed)          1.211     6.898    rf/Q[4]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  rf/p_0_in_i_26/O
                         net (fo=2, routed)           0.000     7.022    rf/PC_reg[4]
    SLICE_X35Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     7.267 r  rf/p_0_in_i_9/O
                         net (fo=25, routed)          1.265     8.532    rf/IDATA[20]
    SLICE_X41Y80         LUT5 (Prop_lut5_I3_O)        0.326     8.858 f  rf/WB_RD_VAL_OBUF[30]_inst_i_15/O
                         net (fo=31, routed)          0.633     9.491    rf/PC_reg[7]_8
    SLICE_X41Y82         LUT4 (Prop_lut4_I1_O)        0.355     9.846 r  rf/WB_RD_VAL_OBUF[31]_inst_i_34/O
                         net (fo=33, routed)          0.884    10.730    rf/WB_RD_VAL_OBUF[31]_inst_i_34_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.327    11.057 r  rf/WB_RD_VAL_OBUF[28]_inst_i_9/O
                         net (fo=10, routed)          1.212    12.269    rf/RS1_VAL[28]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.393 r  rf/WB_RD_VAL_OBUF[31]_inst_i_86/O
                         net (fo=3, routed)           0.872    13.265    rf/WB_RD_VAL_OBUF[31]_inst_i_86_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.389 r  rf/WB_RD_VAL_OBUF[31]_inst_i_51/O
                         net (fo=3, routed)           0.736    14.126    rf/WB_RD_VAL_OBUF[31]_inst_i_51_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.250 r  rf/WB_RD_VAL_OBUF[31]_inst_i_24/O
                         net (fo=3, routed)           0.677    14.926    rf/WB_RD_VAL_OBUF[31]_inst_i_24_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.124    15.050 r  rf/WB_RD_VAL_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.713    15.763    rf/e_sft/tmp[15]
    SLICE_X39Y90         LUT4 (Prop_lut4_I3_O)        0.124    15.887 r  rf/WB_RD_VAL_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.620    16.507    rf/SFT_RD_VAL[15]
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.120    16.627 r  rf/mem_reg_8192_8447_0_0_i_4/O
                         net (fo=125, routed)         0.981    17.609    rf/mem_reg_8192_8447_0_0_i_4_n_0
    SLICE_X48Y85         LUT2 (Prop_lut2_I1_O)        0.353    17.962 f  rf/mem_reg_25088_25343_0_0_i_2/O
                         net (fo=25, routed)          1.196    19.157    rf/mem_reg_25088_25343_0_0_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.320    19.477 r  rf/mem_reg_31488_31743_0_0_i_2/O
                         net (fo=4, routed)           1.844    21.322    rf/mem_reg_31488_31743_0_0_i_2_n_0
    SLICE_X63Y113        LUT3 (Prop_lut3_I0_O)        0.354    21.676 r  rf/mem_reg_31488_31743_24_24_i_1/O
                         net (fo=32, routed)          1.656    23.332    dmem/mem_reg_31488_31743_25_25/WE
    SLICE_X30Y133        RAMS64E                                      r  dmem/mem_reg_31488_31743_25_25/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.497    24.919    dmem/mem_reg_31488_31743_25_25/WCLK
    SLICE_X30Y133        RAMS64E                                      r  dmem/mem_reg_31488_31743_25_25/RAMS64E_B/CLK
                         clock pessimism              0.180    25.099    
                         clock uncertainty           -0.035    25.064    
    SLICE_X30Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    24.329    dmem/mem_reg_31488_31743_25_25/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         24.329    
                         arrival time                         -23.332    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/mem_reg_31488_31743_25_25/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.102ns  (logic 3.600ns (19.888%)  route 14.502ns (80.112%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=61, routed)          1.211     6.898    rf/Q[4]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  rf/p_0_in_i_26/O
                         net (fo=2, routed)           0.000     7.022    rf/PC_reg[4]
    SLICE_X35Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     7.267 r  rf/p_0_in_i_9/O
                         net (fo=25, routed)          1.265     8.532    rf/IDATA[20]
    SLICE_X41Y80         LUT5 (Prop_lut5_I3_O)        0.326     8.858 f  rf/WB_RD_VAL_OBUF[30]_inst_i_15/O
                         net (fo=31, routed)          0.633     9.491    rf/PC_reg[7]_8
    SLICE_X41Y82         LUT4 (Prop_lut4_I1_O)        0.355     9.846 r  rf/WB_RD_VAL_OBUF[31]_inst_i_34/O
                         net (fo=33, routed)          0.884    10.730    rf/WB_RD_VAL_OBUF[31]_inst_i_34_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.327    11.057 r  rf/WB_RD_VAL_OBUF[28]_inst_i_9/O
                         net (fo=10, routed)          1.212    12.269    rf/RS1_VAL[28]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.393 r  rf/WB_RD_VAL_OBUF[31]_inst_i_86/O
                         net (fo=3, routed)           0.872    13.265    rf/WB_RD_VAL_OBUF[31]_inst_i_86_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.389 r  rf/WB_RD_VAL_OBUF[31]_inst_i_51/O
                         net (fo=3, routed)           0.736    14.126    rf/WB_RD_VAL_OBUF[31]_inst_i_51_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.250 r  rf/WB_RD_VAL_OBUF[31]_inst_i_24/O
                         net (fo=3, routed)           0.677    14.926    rf/WB_RD_VAL_OBUF[31]_inst_i_24_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.124    15.050 r  rf/WB_RD_VAL_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.713    15.763    rf/e_sft/tmp[15]
    SLICE_X39Y90         LUT4 (Prop_lut4_I3_O)        0.124    15.887 r  rf/WB_RD_VAL_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.620    16.507    rf/SFT_RD_VAL[15]
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.120    16.627 r  rf/mem_reg_8192_8447_0_0_i_4/O
                         net (fo=125, routed)         0.981    17.609    rf/mem_reg_8192_8447_0_0_i_4_n_0
    SLICE_X48Y85         LUT2 (Prop_lut2_I1_O)        0.353    17.962 f  rf/mem_reg_25088_25343_0_0_i_2/O
                         net (fo=25, routed)          1.196    19.157    rf/mem_reg_25088_25343_0_0_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.320    19.477 r  rf/mem_reg_31488_31743_0_0_i_2/O
                         net (fo=4, routed)           1.844    21.322    rf/mem_reg_31488_31743_0_0_i_2_n_0
    SLICE_X63Y113        LUT3 (Prop_lut3_I0_O)        0.354    21.676 r  rf/mem_reg_31488_31743_24_24_i_1/O
                         net (fo=32, routed)          1.656    23.332    dmem/mem_reg_31488_31743_25_25/WE
    SLICE_X30Y133        RAMS64E                                      r  dmem/mem_reg_31488_31743_25_25/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.497    24.919    dmem/mem_reg_31488_31743_25_25/WCLK
    SLICE_X30Y133        RAMS64E                                      r  dmem/mem_reg_31488_31743_25_25/RAMS64E_C/CLK
                         clock pessimism              0.180    25.099    
                         clock uncertainty           -0.035    25.064    
    SLICE_X30Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    24.329    dmem/mem_reg_31488_31743_25_25/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         24.329    
                         arrival time                         -23.332    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/mem_reg_31488_31743_25_25/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.102ns  (logic 3.600ns (19.888%)  route 14.502ns (80.112%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=61, routed)          1.211     6.898    rf/Q[4]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  rf/p_0_in_i_26/O
                         net (fo=2, routed)           0.000     7.022    rf/PC_reg[4]
    SLICE_X35Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     7.267 r  rf/p_0_in_i_9/O
                         net (fo=25, routed)          1.265     8.532    rf/IDATA[20]
    SLICE_X41Y80         LUT5 (Prop_lut5_I3_O)        0.326     8.858 f  rf/WB_RD_VAL_OBUF[30]_inst_i_15/O
                         net (fo=31, routed)          0.633     9.491    rf/PC_reg[7]_8
    SLICE_X41Y82         LUT4 (Prop_lut4_I1_O)        0.355     9.846 r  rf/WB_RD_VAL_OBUF[31]_inst_i_34/O
                         net (fo=33, routed)          0.884    10.730    rf/WB_RD_VAL_OBUF[31]_inst_i_34_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.327    11.057 r  rf/WB_RD_VAL_OBUF[28]_inst_i_9/O
                         net (fo=10, routed)          1.212    12.269    rf/RS1_VAL[28]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.393 r  rf/WB_RD_VAL_OBUF[31]_inst_i_86/O
                         net (fo=3, routed)           0.872    13.265    rf/WB_RD_VAL_OBUF[31]_inst_i_86_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.389 r  rf/WB_RD_VAL_OBUF[31]_inst_i_51/O
                         net (fo=3, routed)           0.736    14.126    rf/WB_RD_VAL_OBUF[31]_inst_i_51_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.250 r  rf/WB_RD_VAL_OBUF[31]_inst_i_24/O
                         net (fo=3, routed)           0.677    14.926    rf/WB_RD_VAL_OBUF[31]_inst_i_24_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.124    15.050 r  rf/WB_RD_VAL_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.713    15.763    rf/e_sft/tmp[15]
    SLICE_X39Y90         LUT4 (Prop_lut4_I3_O)        0.124    15.887 r  rf/WB_RD_VAL_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.620    16.507    rf/SFT_RD_VAL[15]
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.120    16.627 r  rf/mem_reg_8192_8447_0_0_i_4/O
                         net (fo=125, routed)         0.981    17.609    rf/mem_reg_8192_8447_0_0_i_4_n_0
    SLICE_X48Y85         LUT2 (Prop_lut2_I1_O)        0.353    17.962 f  rf/mem_reg_25088_25343_0_0_i_2/O
                         net (fo=25, routed)          1.196    19.157    rf/mem_reg_25088_25343_0_0_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.320    19.477 r  rf/mem_reg_31488_31743_0_0_i_2/O
                         net (fo=4, routed)           1.844    21.322    rf/mem_reg_31488_31743_0_0_i_2_n_0
    SLICE_X63Y113        LUT3 (Prop_lut3_I0_O)        0.354    21.676 r  rf/mem_reg_31488_31743_24_24_i_1/O
                         net (fo=32, routed)          1.656    23.332    dmem/mem_reg_31488_31743_25_25/WE
    SLICE_X30Y133        RAMS64E                                      r  dmem/mem_reg_31488_31743_25_25/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.497    24.919    dmem/mem_reg_31488_31743_25_25/WCLK
    SLICE_X30Y133        RAMS64E                                      r  dmem/mem_reg_31488_31743_25_25/RAMS64E_D/CLK
                         clock pessimism              0.180    25.099    
                         clock uncertainty           -0.035    25.064    
    SLICE_X30Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    24.329    dmem/mem_reg_31488_31743_25_25/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         24.329    
                         arrival time                         -23.332    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/mem_reg_16640_16895_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.068ns  (logic 5.000ns (27.673%)  route 13.068ns (72.327%))
  Logic Levels:           21  (CARRY4=7 LUT3=1 LUT4=3 LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 25.097 - 20.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=61, routed)          1.211     6.898    rf/Q[4]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  rf/p_0_in_i_26/O
                         net (fo=2, routed)           0.000     7.022    rf/PC_reg[4]
    SLICE_X35Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     7.267 r  rf/p_0_in_i_9/O
                         net (fo=25, routed)          1.265     8.532    rf/IDATA[20]
    SLICE_X41Y80         LUT5 (Prop_lut5_I3_O)        0.326     8.858 f  rf/WB_RD_VAL_OBUF[30]_inst_i_15/O
                         net (fo=31, routed)          0.633     9.491    rf/PC_reg[7]_8
    SLICE_X41Y82         LUT4 (Prop_lut4_I1_O)        0.355     9.846 r  rf/WB_RD_VAL_OBUF[31]_inst_i_34/O
                         net (fo=33, routed)          0.895    10.741    rf/WB_RD_VAL_OBUF[31]_inst_i_34_n_0
    SLICE_X33Y82         LUT5 (Prop_lut5_I1_O)        0.327    11.068 r  rf/WB_RD_VAL_OBUF[1]_inst_i_7/O
                         net (fo=11, routed)          0.645    11.712    rf/RS1_VAL[1]
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    11.836 r  rf/WB_RD_VAL_OBUF[0]_inst_i_27/O
                         net (fo=1, routed)           0.000    11.836    rf/WB_RD_VAL_OBUF[0]_inst_i_27_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.386 r  rf/WB_RD_VAL_OBUF[0]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.386    rf/WB_RD_VAL_OBUF[0]_inst_i_10_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  rf/WB_RD_VAL_OBUF[7]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.500    rf/WB_RD_VAL_OBUF[7]_inst_i_8_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.614 r  rf/WB_RD_VAL_OBUF[11]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.614    rf/WB_RD_VAL_OBUF[11]_inst_i_8_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.728 r  rf/WB_RD_VAL_OBUF[15]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.728    rf/WB_RD_VAL_OBUF[15]_inst_i_8_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.842 r  rf/WB_RD_VAL_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.842    rf/WB_RD_VAL_OBUF[19]_inst_i_10_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.956 r  rf/WB_RD_VAL_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.956    rf/WB_RD_VAL_OBUF[23]_inst_i_10_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.290 f  rf/WB_RD_VAL_OBUF[27]_inst_i_14/O[1]
                         net (fo=2, routed)           0.586    13.876    rf/PC_reg[30][11]
    SLICE_X36Y88         LUT4 (Prop_lut4_I3_O)        0.303    14.179 f  rf/WB_RD_VAL_OBUF[0]_inst_i_58/O
                         net (fo=1, routed)           0.421    14.600    rf/WB_RD_VAL_OBUF[0]_inst_i_58_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.724 f  rf/WB_RD_VAL_OBUF[0]_inst_i_39/O
                         net (fo=1, routed)           0.447    15.171    rf/WB_RD_VAL_OBUF[0]_inst_i_39_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.295 f  rf/WB_RD_VAL_OBUF[0]_inst_i_23/O
                         net (fo=1, routed)           0.434    15.730    rf/WB_RD_VAL_OBUF[0]_inst_i_23_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.124    15.854 r  rf/WB_RD_VAL_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.151    16.005    rf/WB_RD_VAL_OBUF[0]_inst_i_9_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.129 r  rf/WB_RD_VAL_OBUF[0]_inst_i_4/O
                         net (fo=5, routed)           0.806    16.935    rf/ALU_RD_VAL[0]
    SLICE_X39Y90         LUT3 (Prop_lut3_I0_O)        0.118    17.053 r  rf/mem_reg_0_255_24_24_i_3/O
                         net (fo=48, routed)          1.122    18.175    rf/WB_RD_VAL_OBUF[12]_inst_i_2_0[0]
    SLICE_X49Y83         LUT4 (Prop_lut4_I1_O)        0.320    18.495 r  rf/mem_reg_0_255_16_16_i_3/O
                         net (fo=32, routed)          1.381    19.876    rf/mem_reg_0_255_16_16_i_3_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I1_O)        0.352    20.228 r  rf/mem_reg_16384_16639_22_22_i_1/O
                         net (fo=128, routed)         3.071    23.299    dmem/mem_reg_16640_16895_22_22/D
    SLICE_X58Y0          RAMS64E                                      r  dmem/mem_reg_16640_16895_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.675    25.097    dmem/mem_reg_16640_16895_22_22/WCLK
    SLICE_X58Y0          RAMS64E                                      r  dmem/mem_reg_16640_16895_22_22/RAMS64E_A/CLK
                         clock pessimism              0.187    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X58Y0          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.927    24.322    dmem/mem_reg_16640_16895_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.322    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/mem_reg_31488_31743_26_26/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.995ns  (logic 3.600ns (20.006%)  route 14.395ns (79.994%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=61, routed)          1.211     6.898    rf/Q[4]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  rf/p_0_in_i_26/O
                         net (fo=2, routed)           0.000     7.022    rf/PC_reg[4]
    SLICE_X35Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     7.267 r  rf/p_0_in_i_9/O
                         net (fo=25, routed)          1.265     8.532    rf/IDATA[20]
    SLICE_X41Y80         LUT5 (Prop_lut5_I3_O)        0.326     8.858 f  rf/WB_RD_VAL_OBUF[30]_inst_i_15/O
                         net (fo=31, routed)          0.633     9.491    rf/PC_reg[7]_8
    SLICE_X41Y82         LUT4 (Prop_lut4_I1_O)        0.355     9.846 r  rf/WB_RD_VAL_OBUF[31]_inst_i_34/O
                         net (fo=33, routed)          0.884    10.730    rf/WB_RD_VAL_OBUF[31]_inst_i_34_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.327    11.057 r  rf/WB_RD_VAL_OBUF[28]_inst_i_9/O
                         net (fo=10, routed)          1.212    12.269    rf/RS1_VAL[28]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.393 r  rf/WB_RD_VAL_OBUF[31]_inst_i_86/O
                         net (fo=3, routed)           0.872    13.265    rf/WB_RD_VAL_OBUF[31]_inst_i_86_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.389 r  rf/WB_RD_VAL_OBUF[31]_inst_i_51/O
                         net (fo=3, routed)           0.736    14.126    rf/WB_RD_VAL_OBUF[31]_inst_i_51_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.250 r  rf/WB_RD_VAL_OBUF[31]_inst_i_24/O
                         net (fo=3, routed)           0.677    14.926    rf/WB_RD_VAL_OBUF[31]_inst_i_24_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.124    15.050 r  rf/WB_RD_VAL_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.713    15.763    rf/e_sft/tmp[15]
    SLICE_X39Y90         LUT4 (Prop_lut4_I3_O)        0.124    15.887 r  rf/WB_RD_VAL_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.620    16.507    rf/SFT_RD_VAL[15]
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.120    16.627 r  rf/mem_reg_8192_8447_0_0_i_4/O
                         net (fo=125, routed)         0.981    17.609    rf/mem_reg_8192_8447_0_0_i_4_n_0
    SLICE_X48Y85         LUT2 (Prop_lut2_I1_O)        0.353    17.962 f  rf/mem_reg_25088_25343_0_0_i_2/O
                         net (fo=25, routed)          1.196    19.157    rf/mem_reg_25088_25343_0_0_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.320    19.477 r  rf/mem_reg_31488_31743_0_0_i_2/O
                         net (fo=4, routed)           1.844    21.322    rf/mem_reg_31488_31743_0_0_i_2_n_0
    SLICE_X63Y113        LUT3 (Prop_lut3_I0_O)        0.354    21.676 r  rf/mem_reg_31488_31743_24_24_i_1/O
                         net (fo=32, routed)          1.550    23.226    dmem/mem_reg_31488_31743_26_26/WE
    SLICE_X34Y129        RAMS64E                                      r  dmem/mem_reg_31488_31743_26_26/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.492    24.914    dmem/mem_reg_31488_31743_26_26/WCLK
    SLICE_X34Y129        RAMS64E                                      r  dmem/mem_reg_31488_31743_26_26/RAMS64E_A/CLK
                         clock pessimism              0.180    25.094    
                         clock uncertainty           -0.035    25.059    
    SLICE_X34Y129        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    24.324    dmem/mem_reg_31488_31743_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.324    
                         arrival time                         -23.226    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/mem_reg_31488_31743_26_26/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.995ns  (logic 3.600ns (20.006%)  route 14.395ns (79.994%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=61, routed)          1.211     6.898    rf/Q[4]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  rf/p_0_in_i_26/O
                         net (fo=2, routed)           0.000     7.022    rf/PC_reg[4]
    SLICE_X35Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     7.267 r  rf/p_0_in_i_9/O
                         net (fo=25, routed)          1.265     8.532    rf/IDATA[20]
    SLICE_X41Y80         LUT5 (Prop_lut5_I3_O)        0.326     8.858 f  rf/WB_RD_VAL_OBUF[30]_inst_i_15/O
                         net (fo=31, routed)          0.633     9.491    rf/PC_reg[7]_8
    SLICE_X41Y82         LUT4 (Prop_lut4_I1_O)        0.355     9.846 r  rf/WB_RD_VAL_OBUF[31]_inst_i_34/O
                         net (fo=33, routed)          0.884    10.730    rf/WB_RD_VAL_OBUF[31]_inst_i_34_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.327    11.057 r  rf/WB_RD_VAL_OBUF[28]_inst_i_9/O
                         net (fo=10, routed)          1.212    12.269    rf/RS1_VAL[28]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.393 r  rf/WB_RD_VAL_OBUF[31]_inst_i_86/O
                         net (fo=3, routed)           0.872    13.265    rf/WB_RD_VAL_OBUF[31]_inst_i_86_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.389 r  rf/WB_RD_VAL_OBUF[31]_inst_i_51/O
                         net (fo=3, routed)           0.736    14.126    rf/WB_RD_VAL_OBUF[31]_inst_i_51_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.250 r  rf/WB_RD_VAL_OBUF[31]_inst_i_24/O
                         net (fo=3, routed)           0.677    14.926    rf/WB_RD_VAL_OBUF[31]_inst_i_24_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.124    15.050 r  rf/WB_RD_VAL_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.713    15.763    rf/e_sft/tmp[15]
    SLICE_X39Y90         LUT4 (Prop_lut4_I3_O)        0.124    15.887 r  rf/WB_RD_VAL_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.620    16.507    rf/SFT_RD_VAL[15]
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.120    16.627 r  rf/mem_reg_8192_8447_0_0_i_4/O
                         net (fo=125, routed)         0.981    17.609    rf/mem_reg_8192_8447_0_0_i_4_n_0
    SLICE_X48Y85         LUT2 (Prop_lut2_I1_O)        0.353    17.962 f  rf/mem_reg_25088_25343_0_0_i_2/O
                         net (fo=25, routed)          1.196    19.157    rf/mem_reg_25088_25343_0_0_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.320    19.477 r  rf/mem_reg_31488_31743_0_0_i_2/O
                         net (fo=4, routed)           1.844    21.322    rf/mem_reg_31488_31743_0_0_i_2_n_0
    SLICE_X63Y113        LUT3 (Prop_lut3_I0_O)        0.354    21.676 r  rf/mem_reg_31488_31743_24_24_i_1/O
                         net (fo=32, routed)          1.550    23.226    dmem/mem_reg_31488_31743_26_26/WE
    SLICE_X34Y129        RAMS64E                                      r  dmem/mem_reg_31488_31743_26_26/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.492    24.914    dmem/mem_reg_31488_31743_26_26/WCLK
    SLICE_X34Y129        RAMS64E                                      r  dmem/mem_reg_31488_31743_26_26/RAMS64E_B/CLK
                         clock pessimism              0.180    25.094    
                         clock uncertainty           -0.035    25.059    
    SLICE_X34Y129        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    24.324    dmem/mem_reg_31488_31743_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         24.324    
                         arrival time                         -23.226    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/mem_reg_31488_31743_26_26/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.995ns  (logic 3.600ns (20.006%)  route 14.395ns (79.994%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=61, routed)          1.211     6.898    rf/Q[4]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  rf/p_0_in_i_26/O
                         net (fo=2, routed)           0.000     7.022    rf/PC_reg[4]
    SLICE_X35Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     7.267 r  rf/p_0_in_i_9/O
                         net (fo=25, routed)          1.265     8.532    rf/IDATA[20]
    SLICE_X41Y80         LUT5 (Prop_lut5_I3_O)        0.326     8.858 f  rf/WB_RD_VAL_OBUF[30]_inst_i_15/O
                         net (fo=31, routed)          0.633     9.491    rf/PC_reg[7]_8
    SLICE_X41Y82         LUT4 (Prop_lut4_I1_O)        0.355     9.846 r  rf/WB_RD_VAL_OBUF[31]_inst_i_34/O
                         net (fo=33, routed)          0.884    10.730    rf/WB_RD_VAL_OBUF[31]_inst_i_34_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.327    11.057 r  rf/WB_RD_VAL_OBUF[28]_inst_i_9/O
                         net (fo=10, routed)          1.212    12.269    rf/RS1_VAL[28]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.393 r  rf/WB_RD_VAL_OBUF[31]_inst_i_86/O
                         net (fo=3, routed)           0.872    13.265    rf/WB_RD_VAL_OBUF[31]_inst_i_86_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.389 r  rf/WB_RD_VAL_OBUF[31]_inst_i_51/O
                         net (fo=3, routed)           0.736    14.126    rf/WB_RD_VAL_OBUF[31]_inst_i_51_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.250 r  rf/WB_RD_VAL_OBUF[31]_inst_i_24/O
                         net (fo=3, routed)           0.677    14.926    rf/WB_RD_VAL_OBUF[31]_inst_i_24_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.124    15.050 r  rf/WB_RD_VAL_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.713    15.763    rf/e_sft/tmp[15]
    SLICE_X39Y90         LUT4 (Prop_lut4_I3_O)        0.124    15.887 r  rf/WB_RD_VAL_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.620    16.507    rf/SFT_RD_VAL[15]
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.120    16.627 r  rf/mem_reg_8192_8447_0_0_i_4/O
                         net (fo=125, routed)         0.981    17.609    rf/mem_reg_8192_8447_0_0_i_4_n_0
    SLICE_X48Y85         LUT2 (Prop_lut2_I1_O)        0.353    17.962 f  rf/mem_reg_25088_25343_0_0_i_2/O
                         net (fo=25, routed)          1.196    19.157    rf/mem_reg_25088_25343_0_0_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.320    19.477 r  rf/mem_reg_31488_31743_0_0_i_2/O
                         net (fo=4, routed)           1.844    21.322    rf/mem_reg_31488_31743_0_0_i_2_n_0
    SLICE_X63Y113        LUT3 (Prop_lut3_I0_O)        0.354    21.676 r  rf/mem_reg_31488_31743_24_24_i_1/O
                         net (fo=32, routed)          1.550    23.226    dmem/mem_reg_31488_31743_26_26/WE
    SLICE_X34Y129        RAMS64E                                      r  dmem/mem_reg_31488_31743_26_26/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.492    24.914    dmem/mem_reg_31488_31743_26_26/WCLK
    SLICE_X34Y129        RAMS64E                                      r  dmem/mem_reg_31488_31743_26_26/RAMS64E_C/CLK
                         clock pessimism              0.180    25.094    
                         clock uncertainty           -0.035    25.059    
    SLICE_X34Y129        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    24.324    dmem/mem_reg_31488_31743_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         24.324    
                         arrival time                         -23.226    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/mem_reg_31488_31743_26_26/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.995ns  (logic 3.600ns (20.006%)  route 14.395ns (79.994%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 24.914 - 20.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=61, routed)          1.211     6.898    rf/Q[4]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.022 r  rf/p_0_in_i_26/O
                         net (fo=2, routed)           0.000     7.022    rf/PC_reg[4]
    SLICE_X35Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     7.267 r  rf/p_0_in_i_9/O
                         net (fo=25, routed)          1.265     8.532    rf/IDATA[20]
    SLICE_X41Y80         LUT5 (Prop_lut5_I3_O)        0.326     8.858 f  rf/WB_RD_VAL_OBUF[30]_inst_i_15/O
                         net (fo=31, routed)          0.633     9.491    rf/PC_reg[7]_8
    SLICE_X41Y82         LUT4 (Prop_lut4_I1_O)        0.355     9.846 r  rf/WB_RD_VAL_OBUF[31]_inst_i_34/O
                         net (fo=33, routed)          0.884    10.730    rf/WB_RD_VAL_OBUF[31]_inst_i_34_n_0
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.327    11.057 r  rf/WB_RD_VAL_OBUF[28]_inst_i_9/O
                         net (fo=10, routed)          1.212    12.269    rf/RS1_VAL[28]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.393 r  rf/WB_RD_VAL_OBUF[31]_inst_i_86/O
                         net (fo=3, routed)           0.872    13.265    rf/WB_RD_VAL_OBUF[31]_inst_i_86_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.389 r  rf/WB_RD_VAL_OBUF[31]_inst_i_51/O
                         net (fo=3, routed)           0.736    14.126    rf/WB_RD_VAL_OBUF[31]_inst_i_51_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.250 r  rf/WB_RD_VAL_OBUF[31]_inst_i_24/O
                         net (fo=3, routed)           0.677    14.926    rf/WB_RD_VAL_OBUF[31]_inst_i_24_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.124    15.050 r  rf/WB_RD_VAL_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.713    15.763    rf/e_sft/tmp[15]
    SLICE_X39Y90         LUT4 (Prop_lut4_I3_O)        0.124    15.887 r  rf/WB_RD_VAL_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.620    16.507    rf/SFT_RD_VAL[15]
    SLICE_X44Y86         LUT3 (Prop_lut3_I2_O)        0.120    16.627 r  rf/mem_reg_8192_8447_0_0_i_4/O
                         net (fo=125, routed)         0.981    17.609    rf/mem_reg_8192_8447_0_0_i_4_n_0
    SLICE_X48Y85         LUT2 (Prop_lut2_I1_O)        0.353    17.962 f  rf/mem_reg_25088_25343_0_0_i_2/O
                         net (fo=25, routed)          1.196    19.157    rf/mem_reg_25088_25343_0_0_i_2_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.320    19.477 r  rf/mem_reg_31488_31743_0_0_i_2/O
                         net (fo=4, routed)           1.844    21.322    rf/mem_reg_31488_31743_0_0_i_2_n_0
    SLICE_X63Y113        LUT3 (Prop_lut3_I0_O)        0.354    21.676 r  rf/mem_reg_31488_31743_24_24_i_1/O
                         net (fo=32, routed)          1.550    23.226    dmem/mem_reg_31488_31743_26_26/WE
    SLICE_X34Y129        RAMS64E                                      r  dmem/mem_reg_31488_31743_26_26/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.492    24.914    dmem/mem_reg_31488_31743_26_26/WCLK
    SLICE_X34Y129        RAMS64E                                      r  dmem/mem_reg_31488_31743_26_26/RAMS64E_D/CLK
                         clock pessimism              0.180    25.094    
                         clock uncertainty           -0.035    25.059    
    SLICE_X34Y129        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.735    24.324    dmem/mem_reg_31488_31743_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         24.324    
                         arrival time                         -23.226    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/mem_reg_8704_8959_25_25/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.335ns  (logic 3.262ns (17.791%)  route 15.073ns (82.209%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 25.084 - 20.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=61, routed)          1.211     6.898    rf/Q[4]
    SLICE_X35Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.022 f  rf/p_0_in_i_26/O
                         net (fo=2, routed)           0.000     7.022    rf/PC_reg[4]
    SLICE_X35Y78         MUXF7 (Prop_muxf7_I1_O)      0.245     7.267 f  rf/p_0_in_i_9/O
                         net (fo=25, routed)          1.265     8.532    rf/IDATA[20]
    SLICE_X41Y80         LUT5 (Prop_lut5_I3_O)        0.326     8.858 r  rf/WB_RD_VAL_OBUF[30]_inst_i_15/O
                         net (fo=31, routed)          0.633     9.491    rf/PC_reg[7]_8
    SLICE_X41Y82         LUT4 (Prop_lut4_I1_O)        0.355     9.846 f  rf/WB_RD_VAL_OBUF[31]_inst_i_34/O
                         net (fo=33, routed)          1.042    10.888    rf/WB_RD_VAL_OBUF[31]_inst_i_34_n_0
    SLICE_X33Y85         LUT5 (Prop_lut5_I1_O)        0.327    11.215 f  rf/WB_RD_VAL_OBUF[18]_inst_i_9/O
                         net (fo=10, routed)          1.119    12.334    rf/RS1_VAL[18]
    SLICE_X31Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.458 f  rf/WB_RD_VAL_OBUF[30]_inst_i_25/O
                         net (fo=3, routed)           0.809    13.267    rf/WB_RD_VAL_OBUF[30]_inst_i_25_n_0
    SLICE_X29Y89         LUT6 (Prop_lut6_I0_O)        0.124    13.391 f  rf/WB_RD_VAL_OBUF[30]_inst_i_17/O
                         net (fo=3, routed)           0.710    14.101    rf/WB_RD_VAL_OBUF[30]_inst_i_17_n_0
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.225 f  rf/WB_RD_VAL_OBUF[30]_inst_i_11/O
                         net (fo=3, routed)           0.569    14.794    rf/WB_RD_VAL_OBUF[30]_inst_i_11_n_0
    SLICE_X33Y92         LUT4 (Prop_lut4_I0_O)        0.124    14.918 f  rf/WB_RD_VAL_OBUF[30]_inst_i_6/O
                         net (fo=2, routed)           0.775    15.693    rf/e_sft/tmp[30]
    SLICE_X44Y91         LUT4 (Prop_lut4_I2_O)        0.124    15.817 f  rf/WB_RD_VAL_OBUF[14]_inst_i_2/O
                         net (fo=4, routed)           0.944    16.761    rf/SFT_RD_VAL[14]
    SLICE_X48Y84         LUT3 (Prop_lut3_I2_O)        0.119    16.880 f  rf/mem_reg_0_255_0_0_i_21/O
                         net (fo=116, routed)         1.268    18.148    rf/mem_reg_0_255_0_0_i_21_n_0
    SLICE_X61Y84         LUT2 (Prop_lut2_I0_O)        0.358    18.506 r  rf/mem_reg_512_767_0_0_i_3/O
                         net (fo=24, routed)          2.189    20.696    rf/mem_reg_512_767_0_0_i_3_n_0
    SLICE_X49Y123        LUT6 (Prop_lut6_I3_O)        0.332    21.028 r  rf/mem_reg_8704_8959_24_24_i_1/O
                         net (fo=32, routed)          2.538    23.566    dmem/mem_reg_8704_8959_25_25/WE
    SLICE_X50Y183        RAMS64E                                      r  dmem/mem_reg_8704_8959_25_25/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.662    25.084    dmem/mem_reg_8704_8959_25_25/WCLK
    SLICE_X50Y183        RAMS64E                                      r  dmem/mem_reg_8704_8959_25_25/RAMS64E_A/CLK
                         clock pessimism              0.180    25.264    
                         clock uncertainty           -0.035    25.229    
    SLICE_X50Y183        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    24.696    dmem/mem_reg_8704_8959_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.696    
                         arrival time                         -23.566    
  -------------------------------------------------------------------
                         slack                                  1.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 PC_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.358ns (58.019%)  route 0.259ns (41.981%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.565     1.484    CLK_IBUF_BUFG
    SLICE_X44Y87         FDCE                                         r  PC_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  PC_reg[26]/Q
                         net (fo=4, routed)           0.079     1.704    rf/Q[26]
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.814 r  rf/PC_reg[28]_i_2/O[1]
                         net (fo=2, routed)           0.180     1.994    rf/PC4[25]
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.107     2.101 r  rf/PC[26]_i_1/O
                         net (fo=1, routed)           0.000     2.101    p_0_in__0[26]
    SLICE_X44Y87         FDCE                                         r  PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.834     1.999    CLK_IBUF_BUFG
    SLICE_X44Y87         FDCE                                         r  PC_reg[26]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X44Y87         FDCE (Hold_fdce_C_D)         0.092     1.576    PC_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 PC_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.378ns (56.762%)  route 0.288ns (43.238%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.562     1.481    CLK_IBUF_BUFG
    SLICE_X47Y85         FDCE                                         r  PC_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  PC_reg[18]/Q
                         net (fo=4, routed)           0.142     1.764    PC_reg_n_0_[18]
    SLICE_X43Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.891 r  PC_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.146     2.037    rf/BR_ADDR0[19]
    SLICE_X44Y85         LUT6 (Prop_lut6_I4_O)        0.110     2.147 r  rf/PC[19]_i_1/O
                         net (fo=1, routed)           0.000     2.147    p_0_in__0[19]
    SLICE_X44Y85         FDCE                                         r  PC_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.833     1.998    CLK_IBUF_BUFG
    SLICE_X44Y85         FDCE                                         r  PC_reg[19]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X44Y85         FDCE (Hold_fdce_C_D)         0.092     1.610    PC_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 PC_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.360ns (55.288%)  route 0.291ns (44.712%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.563     1.482    CLK_IBUF_BUFG
    SLICE_X44Y83         FDCE                                         r  PC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  PC_reg[11]/Q
                         net (fo=4, routed)           0.075     1.699    rf/Q[11]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.810 r  rf/PC_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.216     2.025    rf/PC4[10]
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.108     2.133 r  rf/PC[11]_i_1/O
                         net (fo=1, routed)           0.000     2.133    p_0_in__0[11]
    SLICE_X44Y83         FDCE                                         r  PC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.831     1.996    CLK_IBUF_BUFG
    SLICE_X44Y83         FDCE                                         r  PC_reg[11]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X44Y83         FDCE (Hold_fdce_C_D)         0.092     1.574    PC_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 PC_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.372ns (53.228%)  route 0.327ns (46.772%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.566     1.485    CLK_IBUF_BUFG
    SLICE_X43Y89         FDCE                                         r  PC_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  PC_reg[28]/Q
                         net (fo=4, routed)           0.141     1.767    PC_reg_n_0_[28]
    SLICE_X43Y88         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.891 r  PC_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.186     2.077    rf/BR_ADDR0[29]
    SLICE_X44Y88         LUT6 (Prop_lut6_I4_O)        0.107     2.184 r  rf/PC[29]_i_1/O
                         net (fo=1, routed)           0.000     2.184    p_0_in__0[29]
    SLICE_X44Y88         FDCE                                         r  PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.836     2.001    CLK_IBUF_BUFG
    SLICE_X44Y88         FDCE                                         r  PC_reg[29]/C
                         clock pessimism             -0.499     1.501    
    SLICE_X44Y88         FDCE (Hold_fdce_C_D)         0.092     1.593    PC_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.363ns (52.775%)  route 0.325ns (47.225%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.563     1.482    CLK_IBUF_BUFG
    SLICE_X44Y83         FDCE                                         r  PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  PC_reg[9]/Q
                         net (fo=4, routed)           0.078     1.702    rf/Q[9]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  rf/PC_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.247     2.063    rf/PC4[8]
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.107     2.170 r  rf/PC[9]_i_1/O
                         net (fo=1, routed)           0.000     2.170    p_0_in__0[9]
    SLICE_X44Y83         FDCE                                         r  PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.831     1.996    CLK_IBUF_BUFG
    SLICE_X44Y83         FDCE                                         r  PC_reg[9]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X44Y83         FDCE (Hold_fdce_C_D)         0.092     1.574    PC_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 PC_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.431ns (58.845%)  route 0.301ns (41.155%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.562     1.481    CLK_IBUF_BUFG
    SLICE_X47Y85         FDCE                                         r  PC_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  PC_reg[18]/Q
                         net (fo=4, routed)           0.142     1.764    PC_reg_n_0_[18]
    SLICE_X43Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.881 r  PC_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.881    PC_reg[19]_i_2_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  PC_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.160     2.106    rf/BR_ADDR0[22]
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.108     2.214 r  rf/PC[22]_i_1/O
                         net (fo=1, routed)           0.000     2.214    p_0_in__0[22]
    SLICE_X44Y86         FDCE                                         r  PC_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.833     1.998    CLK_IBUF_BUFG
    SLICE_X44Y86         FDCE                                         r  PC_reg[22]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X44Y86         FDCE (Hold_fdce_C_D)         0.092     1.610    PC_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 PC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.358ns (51.360%)  route 0.339ns (48.640%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.564     1.483    CLK_IBUF_BUFG
    SLICE_X44Y84         FDCE                                         r  PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  PC_reg[13]/Q
                         net (fo=4, routed)           0.153     1.778    PC_reg_n_0_[13]
    SLICE_X43Y84         LUT5 (Prop_lut5_I2_O)        0.045     1.823 r  PC[15]_i_5/O
                         net (fo=1, routed)           0.000     1.823    PC[15]_i_5_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.888 r  PC_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.186     2.073    rf/BR_ADDR0[13]
    SLICE_X44Y84         LUT6 (Prop_lut6_I4_O)        0.107     2.180 r  rf/PC[13]_i_1/O
                         net (fo=1, routed)           0.000     2.180    p_0_in__0[13]
    SLICE_X44Y84         FDCE                                         r  PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.832     1.997    CLK_IBUF_BUFG
    SLICE_X44Y84         FDCE                                         r  PC_reg[13]/C
                         clock pessimism             -0.513     1.483    
    SLICE_X44Y84         FDCE (Hold_fdce_C_D)         0.092     1.575    PC_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 PC_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.363ns (50.305%)  route 0.359ns (49.696%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.564     1.483    CLK_IBUF_BUFG
    SLICE_X44Y85         FDCE                                         r  PC_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  PC_reg[17]/Q
                         net (fo=4, routed)           0.133     1.757    rf/Q[17]
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  rf/PC_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.226     2.098    rf/PC4[16]
    SLICE_X44Y85         LUT6 (Prop_lut6_I3_O)        0.107     2.205 r  rf/PC[17]_i_1/O
                         net (fo=1, routed)           0.000     2.205    p_0_in__0[17]
    SLICE_X44Y85         FDCE                                         r  PC_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.833     1.998    CLK_IBUF_BUFG
    SLICE_X44Y85         FDCE                                         r  PC_reg[17]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X44Y85         FDCE (Hold_fdce_C_D)         0.091     1.574    PC_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 PC_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.360ns (49.666%)  route 0.365ns (50.334%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.565     1.484    CLK_IBUF_BUFG
    SLICE_X44Y87         FDCE                                         r  PC_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  PC_reg[27]/Q
                         net (fo=4, routed)           0.134     1.759    rf/Q[27]
    SLICE_X45Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.870 r  rf/PC_reg[28]_i_2/O[2]
                         net (fo=2, routed)           0.231     2.101    rf/PC4[26]
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.108     2.209 r  rf/PC[27]_i_1/O
                         net (fo=1, routed)           0.000     2.209    p_0_in__0[27]
    SLICE_X44Y87         FDCE                                         r  PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.834     1.999    CLK_IBUF_BUFG
    SLICE_X44Y87         FDCE                                         r  PC_reg[27]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X44Y87         FDCE (Hold_fdce_C_D)         0.092     1.576    PC_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.794%)  route 0.564ns (75.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.561     1.480    CLK_IBUF_BUFG
    SLICE_X44Y81         FDCE                                         r  PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  PC_reg[0]/Q
                         net (fo=5, routed)           0.564     2.186    rf/Q[0]
    SLICE_X44Y81         LUT6 (Prop_lut6_I5_O)        0.045     2.231 r  rf/PC[0]_i_1/O
                         net (fo=1, routed)           0.000     2.231    p_0_in__0[0]
    SLICE_X44Y81         FDCE                                         r  PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.829     1.994    CLK_IBUF_BUFG
    SLICE_X44Y81         FDCE                                         r  PC_reg[0]/C
                         clock pessimism             -0.513     1.480    
    SLICE_X44Y81         FDCE (Hold_fdce_C_D)         0.091     1.571    PC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.659    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y81    PC_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y83    PC_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y83    PC_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y84    PC_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y84    PC_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X47Y84    PC_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X47Y84    PC_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X47Y85    PC_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y85    PC_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X74Y81    dmem/mem_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X74Y81    dmem/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y51    dmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X74Y81    dmem/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X74Y81    dmem/mem_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daligner/iDATAO_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.213ns  (logic 4.721ns (38.655%)  route 7.492ns (61.345%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[29]/G
    SLICE_X53Y87         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  daligner/iDATAO_reg[29]/Q
                         net (fo=1, routed)           1.111     1.670    daligner/DATAI[29]
    SLICE_X47Y88         LUT4 (Prop_lut4_I0_O)        0.124     1.794 r  daligner/WB_RD_VAL_OBUF[29]_inst_i_4/O
                         net (fo=1, routed)           1.439     3.233    rf/WB_RD_VAL_OBUF[29]_inst_i_1_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I2_O)        0.124     3.357 r  rf/WB_RD_VAL_OBUF[29]_inst_i_2/O
                         net (fo=1, routed)           0.856     4.213    rf/WB_RD_VAL_OBUF[29]_inst_i_2_n_0
    SLICE_X36Y88         LUT3 (Prop_lut3_I0_O)        0.152     4.365 r  rf/WB_RD_VAL_OBUF[29]_inst_i_1/O
                         net (fo=3, routed)           4.086     8.451    WB_RD_VAL_OBUF[29]
    V14                  OBUF (Prop_obuf_I_O)         3.762    12.213 r  WB_RD_VAL_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.213    WB_RD_VAL[29]
    V14                                                               r  WB_RD_VAL[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.558ns  (logic 4.484ns (38.793%)  route 7.074ns (61.207%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[18]/G
    SLICE_X49Y87         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  daligner/iDATAO_reg[18]/Q
                         net (fo=1, routed)           0.632     1.191    daligner/DATAI[18]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.315 r  daligner/WB_RD_VAL_OBUF[18]_inst_i_4/O
                         net (fo=1, routed)           1.670     2.986    rf/WB_RD_VAL_OBUF[18]_inst_i_1_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.124     3.110 r  rf/WB_RD_VAL_OBUF[18]_inst_i_2/O
                         net (fo=1, routed)           1.182     4.292    rf/WB_RD_VAL_OBUF[18]_inst_i_2_n_0
    SLICE_X36Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.416 r  rf/WB_RD_VAL_OBUF[18]_inst_i_1/O
                         net (fo=3, routed)           3.590     8.005    WB_RD_VAL_OBUF[18]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.558 r  WB_RD_VAL_OBUF[18]_inst/O
                         net (fo=0)                   0.000    11.558    WB_RD_VAL[18]
    J13                                                               r  WB_RD_VAL[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.430ns  (logic 4.709ns (41.194%)  route 6.722ns (58.806%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[24]/G
    SLICE_X52Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  daligner/iDATAO_reg[24]/Q
                         net (fo=1, routed)           1.003     1.562    daligner/DATAI[24]
    SLICE_X45Y89         LUT4 (Prop_lut4_I0_O)        0.124     1.686 r  daligner/WB_RD_VAL_OBUF[24]_inst_i_4/O
                         net (fo=1, routed)           0.840     2.526    rf/WB_RD_VAL_OBUF[24]_inst_i_1_0
    SLICE_X43Y89         LUT6 (Prop_lut6_I2_O)        0.124     2.650 r  rf/WB_RD_VAL_OBUF[24]_inst_i_2/O
                         net (fo=1, routed)           1.100     3.750    rf/WB_RD_VAL_OBUF[24]_inst_i_2_n_0
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.152     3.902 r  rf/WB_RD_VAL_OBUF[24]_inst_i_1/O
                         net (fo=3, routed)           3.778     7.681    WB_RD_VAL_OBUF[24]
    V16                  OBUF (Prop_obuf_I_O)         3.750    11.430 r  WB_RD_VAL_OBUF[24]_inst/O
                         net (fo=0)                   0.000    11.430    WB_RD_VAL[24]
    V16                                                               r  WB_RD_VAL[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.387ns  (logic 4.483ns (39.373%)  route 6.904ns (60.627%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[26]/G
    SLICE_X53Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  daligner/iDATAO_reg[26]/Q
                         net (fo=1, routed)           0.796     1.355    daligner/DATAI[26]
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.479 r  daligner/WB_RD_VAL_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           1.232     2.711    rf/WB_RD_VAL_OBUF[26]_inst_i_1_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I2_O)        0.124     2.835 r  rf/WB_RD_VAL_OBUF[26]_inst_i_2/O
                         net (fo=1, routed)           1.190     4.025    rf/WB_RD_VAL_OBUF[26]_inst_i_2_n_0
    SLICE_X36Y88         LUT3 (Prop_lut3_I0_O)        0.124     4.149 r  rf/WB_RD_VAL_OBUF[26]_inst_i_1/O
                         net (fo=3, routed)           3.685     7.835    WB_RD_VAL_OBUF[26]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.387 r  WB_RD_VAL_OBUF[26]_inst/O
                         net (fo=0)                   0.000    11.387    WB_RD_VAL[26]
    U14                                                               r  WB_RD_VAL[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.120ns  (logic 4.730ns (42.537%)  route 6.390ns (57.463%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[31]/G
    SLICE_X48Y90         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  daligner/iDATAO_reg[31]/Q
                         net (fo=1, routed)           0.811     1.370    daligner/DATAI[31]
    SLICE_X45Y90         LUT4 (Prop_lut4_I0_O)        0.124     1.494 r  daligner/WB_RD_VAL_OBUF[31]_inst_i_7/O
                         net (fo=1, routed)           0.941     2.435    rf/WB_RD_VAL_OBUF[31]_inst_i_1_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124     2.559 r  rf/WB_RD_VAL_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.815     3.374    rf/WB_RD_VAL_OBUF[31]_inst_i_2_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.152     3.526 r  rf/WB_RD_VAL_OBUF[31]_inst_i_1/O
                         net (fo=5, routed)           3.823     7.349    WB_RD_VAL_OBUF[31]
    V11                  OBUF (Prop_obuf_I_O)         3.771    11.120 r  WB_RD_VAL_OBUF[31]_inst/O
                         net (fo=0)                   0.000    11.120    WB_RD_VAL[31]
    V11                                                               r  WB_RD_VAL[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.980ns  (logic 4.715ns (42.943%)  route 6.265ns (57.057%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[25]/G
    SLICE_X53Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  daligner/iDATAO_reg[25]/Q
                         net (fo=1, routed)           1.247     1.806    daligner/DATAI[25]
    SLICE_X47Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.930 r  daligner/WB_RD_VAL_OBUF[25]_inst_i_4/O
                         net (fo=1, routed)           1.120     3.050    rf/WB_RD_VAL_OBUF[25]_inst_i_1_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.174 r  rf/WB_RD_VAL_OBUF[25]_inst_i_2/O
                         net (fo=1, routed)           0.656     3.830    rf/WB_RD_VAL_OBUF[25]_inst_i_2_n_0
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.152     3.982 r  rf/WB_RD_VAL_OBUF[25]_inst_i_1/O
                         net (fo=3, routed)           3.242     7.224    WB_RD_VAL_OBUF[25]
    T15                  OBUF (Prop_obuf_I_O)         3.756    10.980 r  WB_RD_VAL_OBUF[25]_inst/O
                         net (fo=0)                   0.000    10.980    WB_RD_VAL[25]
    T15                                                               r  WB_RD_VAL[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.425ns  (logic 4.692ns (45.010%)  route 5.733ns (54.990%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[27]/G
    SLICE_X49Y87         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  daligner/iDATAO_reg[27]/Q
                         net (fo=1, routed)           0.433     0.992    daligner/DATAI[27]
    SLICE_X48Y87         LUT4 (Prop_lut4_I0_O)        0.124     1.116 r  daligner/WB_RD_VAL_OBUF[27]_inst_i_4/O
                         net (fo=1, routed)           1.123     2.239    rf/WB_RD_VAL_OBUF[27]_inst_i_1_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I2_O)        0.124     2.363 r  rf/WB_RD_VAL_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.953     3.316    rf/WB_RD_VAL_OBUF[27]_inst_i_2_n_0
    SLICE_X36Y88         LUT3 (Prop_lut3_I0_O)        0.152     3.468 r  rf/WB_RD_VAL_OBUF[27]_inst_i_1/O
                         net (fo=3, routed)           3.224     6.692    WB_RD_VAL_OBUF[27]
    T16                  OBUF (Prop_obuf_I_O)         3.733    10.425 r  WB_RD_VAL_OBUF[27]_inst/O
                         net (fo=0)                   0.000    10.425    WB_RD_VAL[27]
    T16                                                               r  WB_RD_VAL[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.258ns  (logic 4.927ns (48.034%)  route 5.331ns (51.966%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[30]/G
    SLICE_X49Y87         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  daligner/iDATAO_reg[30]/Q
                         net (fo=1, routed)           0.556     1.115    daligner/DATAI[30]
    SLICE_X48Y89         LUT4 (Prop_lut4_I0_O)        0.118     1.233 r  daligner/WB_RD_VAL_OBUF[30]_inst_i_4/O
                         net (fo=1, routed)           0.722     1.955    rf/WB_RD_VAL_OBUF[30]_inst_i_1_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I2_O)        0.326     2.281 r  rf/WB_RD_VAL_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           0.952     3.233    rf/WB_RD_VAL_OBUF[30]_inst_i_2_n_0
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.152     3.385 r  rf/WB_RD_VAL_OBUF[30]_inst_i_1/O
                         net (fo=5, routed)           3.101     6.486    WB_RD_VAL_OBUF[30]
    V12                  OBUF (Prop_obuf_I_O)         3.772    10.258 r  WB_RD_VAL_OBUF[30]_inst/O
                         net (fo=0)                   0.000    10.258    WB_RD_VAL[30]
    V12                                                               r  WB_RD_VAL[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.237ns  (logic 4.685ns (45.769%)  route 5.551ns (54.231%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[23]/G
    SLICE_X49Y89         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  daligner/iDATAO_reg[23]/Q
                         net (fo=1, routed)           0.808     1.367    daligner/DATAI[23]
    SLICE_X49Y88         LUT4 (Prop_lut4_I0_O)        0.124     1.491 r  daligner/WB_RD_VAL_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.682     2.173    rf/WB_RD_VAL_OBUF[23]_inst_i_1_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I2_O)        0.124     2.297 r  rf/WB_RD_VAL_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.576     2.873    rf/WB_RD_VAL_OBUF[23]_inst_i_2_n_0
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.120     2.993 r  rf/WB_RD_VAL_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           3.485     6.478    WB_RD_VAL_OBUF[23]
    U16                  OBUF (Prop_obuf_I_O)         3.758    10.237 r  WB_RD_VAL_OBUF[23]_inst/O
                         net (fo=0)                   0.000    10.237    WB_RD_VAL[23]
    U16                                                               r  WB_RD_VAL[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.198ns  (logic 4.385ns (43.003%)  route 5.812ns (56.997%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[13]/G
    SLICE_X52Y82         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  daligner/iDATAO_reg[13]/Q
                         net (fo=1, routed)           0.475     1.034    daligner/DATAI[13]
    SLICE_X47Y83         LUT4 (Prop_lut4_I0_O)        0.124     1.158 r  daligner/WB_RD_VAL_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           1.400     2.559    rf/WB_RD_VAL[13]
    SLICE_X47Y84         LUT5 (Prop_lut5_I2_O)        0.124     2.683 r  rf/WB_RD_VAL_OBUF[13]_inst_i_1/O
                         net (fo=3, routed)           3.937     6.619    WB_RD_VAL_OBUF[13]
    U12                  OBUF (Prop_obuf_I_O)         3.578    10.198 r  WB_RD_VAL_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.198    WB_RD_VAL[13]
    U12                                                               r  WB_RD_VAL[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daligner/iDATAO_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.016ns  (logic 1.483ns (49.173%)  route 1.533ns (50.827%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[1]/G
    SLICE_X49Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[1]/Q
                         net (fo=1, routed)           0.258     0.416    daligner/DATAI[1]
    SLICE_X49Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.461 r  daligner/WB_RD_VAL_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.220     0.681    daligner/WB_RD_VAL_OBUF[1]_inst_i_3_n_0
    SLICE_X49Y84         LUT5 (Prop_lut5_I2_O)        0.045     0.726 r  daligner/WB_RD_VAL_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.056     1.781    WB_RD_VAL_OBUF[1]
    L16                  OBUF (Prop_obuf_I_O)         1.235     3.016 r  WB_RD_VAL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.016    WB_RD_VAL[1]
    L16                                                               r  WB_RD_VAL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.065ns  (logic 1.545ns (50.427%)  route 1.519ns (49.573%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[20]/G
    SLICE_X48Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[20]/Q
                         net (fo=1, routed)           0.148     0.306    daligner/DATAI[20]
    SLICE_X45Y90         LUT4 (Prop_lut4_I0_O)        0.045     0.351 r  daligner/WB_RD_VAL_OBUF[20]_inst_i_4/O
                         net (fo=1, routed)           0.240     0.591    rf/WB_RD_VAL_OBUF[20]_inst_i_1_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.636 r  rf/WB_RD_VAL_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.142     0.777    rf/WB_RD_VAL_OBUF[20]_inst_i_2_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.045     0.822 r  rf/WB_RD_VAL_OBUF[20]_inst_i_1/O
                         net (fo=3, routed)           0.990     1.812    WB_RD_VAL_OBUF[20]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.065 r  WB_RD_VAL_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.065    WB_RD_VAL[20]
    R18                                                               r  WB_RD_VAL[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.124ns  (logic 1.564ns (50.048%)  route 1.561ns (49.952%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[6]/G
    SLICE_X52Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[6]/Q
                         net (fo=1, routed)           0.223     0.381    daligner/DATAI[6]
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.045     0.426 r  daligner/WB_RD_VAL_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.260     0.686    rf/WB_RD_VAL[6]
    SLICE_X41Y82         LUT5 (Prop_lut5_I2_O)        0.044     0.730 r  rf/WB_RD_VAL_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.078     1.808    WB_RD_VAL_OBUF[6]
    U18                  OBUF (Prop_obuf_I_O)         1.317     3.124 r  WB_RD_VAL_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.124    WB_RD_VAL[6]
    U18                                                               r  WB_RD_VAL[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.131ns  (logic 1.551ns (49.531%)  route 1.580ns (50.469%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[2]/G
    SLICE_X49Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[2]/Q
                         net (fo=1, routed)           0.262     0.420    daligner/DATAI[2]
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.465 r  daligner/WB_RD_VAL_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.384     0.849    rf/WB_RD_VAL[2]
    SLICE_X32Y84         LUT5 (Prop_lut5_I2_O)        0.042     0.891 r  rf/WB_RD_VAL_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.934     1.825    WB_RD_VAL_OBUF[2]
    M13                  OBUF (Prop_obuf_I_O)         1.306     3.131 r  WB_RD_VAL_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.131    WB_RD_VAL[2]
    M13                                                               r  WB_RD_VAL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.181ns  (logic 1.481ns (46.564%)  route 1.700ns (53.436%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[0]/G
    SLICE_X52Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[0]/Q
                         net (fo=1, routed)           0.349     0.507    daligner/DATAI[0]
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.045     0.552 r  daligner/WB_RD_VAL_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.197     0.749    rf/WB_RD_VAL[0]
    SLICE_X39Y90         LUT5 (Prop_lut5_I2_O)        0.045     0.794 r  rf/WB_RD_VAL_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.154     1.948    WB_RD_VAL_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.181 r  WB_RD_VAL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.181    WB_RD_VAL[0]
    J15                                                               r  WB_RD_VAL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.206ns  (logic 1.570ns (48.986%)  route 1.635ns (51.014%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[7]/G
    SLICE_X53Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[7]/Q
                         net (fo=1, routed)           0.255     0.413    daligner/DATAI[7]
    SLICE_X49Y85         LUT4 (Prop_lut4_I0_O)        0.045     0.458 r  daligner/WB_RD_VAL_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.213     0.671    rf/WB_RD_VAL[7]
    SLICE_X49Y85         LUT5 (Prop_lut5_I2_O)        0.042     0.713 r  rf/WB_RD_VAL_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.167     1.880    WB_RD_VAL_OBUF[7]
    R13                  OBUF (Prop_obuf_I_O)         1.325     3.206 r  WB_RD_VAL_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.206    WB_RD_VAL[7]
    R13                                                               r  WB_RD_VAL[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.233ns  (logic 1.548ns (47.876%)  route 1.685ns (52.124%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[3]/G
    SLICE_X52Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[3]/Q
                         net (fo=1, routed)           0.281     0.439    daligner/DATAI[3]
    SLICE_X44Y81         LUT4 (Prop_lut4_I0_O)        0.045     0.484 r  daligner/WB_RD_VAL_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.480     0.964    rf/WB_RD_VAL[3]
    SLICE_X36Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.009 r  rf/WB_RD_VAL_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.924     1.933    WB_RD_VAL_OBUF[3]
    R15                  OBUF (Prop_obuf_I_O)         1.300     3.233 r  WB_RD_VAL_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.233    WB_RD_VAL[3]
    R15                                                               r  WB_RD_VAL[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.281ns  (logic 1.486ns (45.276%)  route 1.796ns (54.724%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[10]/G
    SLICE_X52Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[10]/Q
                         net (fo=1, routed)           0.249     0.407    daligner/DATAI[10]
    SLICE_X47Y83         LUT4 (Prop_lut4_I0_O)        0.045     0.452 r  daligner/WB_RD_VAL_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.280     0.731    rf/WB_RD_VAL[10]
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.045     0.776 r  rf/WB_RD_VAL_OBUF[10]_inst_i_1/O
                         net (fo=3, routed)           1.267     2.044    WB_RD_VAL_OBUF[10]
    R16                  OBUF (Prop_obuf_I_O)         1.238     3.281 r  WB_RD_VAL_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.281    WB_RD_VAL[10]
    R16                                                               r  WB_RD_VAL[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.309ns  (logic 1.527ns (46.154%)  route 1.782ns (53.846%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[15]/G
    SLICE_X49Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[15]/Q
                         net (fo=1, routed)           0.097     0.255    daligner/DATAI[15]
    SLICE_X47Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.300 r  daligner/WB_RD_VAL_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.219     0.519    rf/WB_RD_VAL[15]
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  rf/WB_RD_VAL_OBUF[15]_inst_i_1/O
                         net (fo=3, routed)           1.465     2.030    WB_RD_VAL_OBUF[15]
    V10                  OBUF (Prop_obuf_I_O)         1.279     3.309 r  WB_RD_VAL_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.309    WB_RD_VAL[15]
    V10                                                               r  WB_RD_VAL[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daligner/iDATAO_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            WB_RD_VAL[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.375ns  (logic 1.529ns (45.312%)  route 1.846ns (54.688%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[17]/G
    SLICE_X49Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[17]/Q
                         net (fo=1, routed)           0.236     0.394    daligner/DATAI[17]
    SLICE_X47Y88         LUT4 (Prop_lut4_I0_O)        0.045     0.439 r  daligner/WB_RD_VAL_OBUF[17]_inst_i_4/O
                         net (fo=1, routed)           0.135     0.574    rf/WB_RD_VAL_OBUF[17]_inst_i_1_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.045     0.619 r  rf/WB_RD_VAL_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           0.296     0.915    rf/WB_RD_VAL_OBUF[17]_inst_i_2_n_0
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.045     0.960 r  rf/WB_RD_VAL_OBUF[17]_inst_i_1/O
                         net (fo=3, routed)           1.178     2.139    WB_RD_VAL_OBUF[17]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.375 r  WB_RD_VAL_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.375    WB_RD_VAL[17]
    K15                                                               r  WB_RD_VAL[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.673ns  (logic 3.578ns (8.797%)  route 37.095ns (91.203%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X36Y80         FDCE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[3]/Q
                         net (fo=61, routed)          1.345     7.032    dmem/Q[1]
    SLICE_X33Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.156 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_26/O
                         net (fo=1, routed)           0.457     7.612    dmem/WB_RD_VAL_OBUF[16]_inst_i_26_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.736 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_12/O
                         net (fo=18, routed)          0.861     8.598    dmem/PC_reg[6][5]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.118     8.716 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_31/O
                         net (fo=1, routed)           0.952     9.668    dmem/WB_RD_VAL_OBUF[31]_inst_i_31_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.326     9.994 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_10/O
                         net (fo=37, routed)          0.609    10.603    rf/IALU[0]
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.124    10.727 f  rf/WB_RD_VAL_OBUF[31]_inst_i_21/O
                         net (fo=101, routed)         1.141    11.868    rf/WB_RD_VAL_OBUF[31]_inst_i_21_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I0_O)        0.152    12.020 f  rf/WB_RD_VAL_OBUF[31]_inst_i_6/O
                         net (fo=61, routed)          1.192    13.212    rf/WB_RD_VAL_OBUF[31]_inst_i_6_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.326    13.538 r  rf/WB_RD_VAL_OBUF[30]_inst_i_23/O
                         net (fo=2, routed)           0.584    14.122    rf/WB_RD_VAL_OBUF[30]_inst_i_23_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.246 r  rf/WB_RD_VAL_OBUF[26]_inst_i_13/O
                         net (fo=2, routed)           0.597    14.843    rf/WB_RD_VAL_OBUF[26]_inst_i_13_n_0
    SLICE_X29Y86         LUT4 (Prop_lut4_I3_O)        0.124    14.967 r  rf/WB_RD_VAL_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.938    15.904    rf/e_sft/tmp[26]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    16.028 r  rf/mem_reg_1792_2047_0_0_i_2/O
                         net (fo=1238, routed)       21.490    37.518    dmem/E_RD_VAL[10]
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.642 r  dmem/iDATAO_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    37.642    dmem/iDATAO_reg[15]_i_57_n_0
    SLICE_X83Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    37.887 r  dmem/iDATAO_reg[15]_i_28/O
                         net (fo=1, routed)           0.000    37.887    dmem/iDATAO_reg[15]_i_28_n_0
    SLICE_X83Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    37.991 r  dmem/iDATAO_reg[15]_i_14/O
                         net (fo=1, routed)           1.566    39.557    dmem/iDATAO_reg[15]_i_14_n_0
    SLICE_X67Y41         LUT6 (Prop_lut6_I3_O)        0.316    39.873 r  dmem/iDATAO_reg[15]_i_7/O
                         net (fo=1, routed)           0.000    39.873    dmem/iDATAO_reg[15]_i_7_n_0
    SLICE_X67Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    40.118 r  dmem/iDATAO_reg[15]_i_4/O
                         net (fo=3, routed)           3.091    43.208    dmem/MDATAI[23]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.298    43.506 r  dmem/iDATAO_reg[31]_i_7/O
                         net (fo=25, routed)          1.683    45.189    dmem/iDATAO_reg[31]_i_7_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    45.313 r  dmem/iDATAO_reg[9]_i_1/O
                         net (fo=1, routed)           0.591    45.904    daligner/D[9]
    SLICE_X53Y82         LDCE                                         r  daligner/iDATAO_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.600ns  (logic 3.578ns (8.813%)  route 37.022ns (91.187%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X36Y80         FDCE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[3]/Q
                         net (fo=61, routed)          1.345     7.032    dmem/Q[1]
    SLICE_X33Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.156 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_26/O
                         net (fo=1, routed)           0.457     7.612    dmem/WB_RD_VAL_OBUF[16]_inst_i_26_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.736 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_12/O
                         net (fo=18, routed)          0.861     8.598    dmem/PC_reg[6][5]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.118     8.716 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_31/O
                         net (fo=1, routed)           0.952     9.668    dmem/WB_RD_VAL_OBUF[31]_inst_i_31_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.326     9.994 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_10/O
                         net (fo=37, routed)          0.609    10.603    rf/IALU[0]
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.124    10.727 f  rf/WB_RD_VAL_OBUF[31]_inst_i_21/O
                         net (fo=101, routed)         1.141    11.868    rf/WB_RD_VAL_OBUF[31]_inst_i_21_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I0_O)        0.152    12.020 f  rf/WB_RD_VAL_OBUF[31]_inst_i_6/O
                         net (fo=61, routed)          1.192    13.212    rf/WB_RD_VAL_OBUF[31]_inst_i_6_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.326    13.538 r  rf/WB_RD_VAL_OBUF[30]_inst_i_23/O
                         net (fo=2, routed)           0.584    14.122    rf/WB_RD_VAL_OBUF[30]_inst_i_23_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.246 r  rf/WB_RD_VAL_OBUF[26]_inst_i_13/O
                         net (fo=2, routed)           0.597    14.843    rf/WB_RD_VAL_OBUF[26]_inst_i_13_n_0
    SLICE_X29Y86         LUT4 (Prop_lut4_I3_O)        0.124    14.967 r  rf/WB_RD_VAL_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.938    15.904    rf/e_sft/tmp[26]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    16.028 r  rf/mem_reg_1792_2047_0_0_i_2/O
                         net (fo=1238, routed)       21.490    37.518    dmem/E_RD_VAL[10]
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.642 r  dmem/iDATAO_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    37.642    dmem/iDATAO_reg[15]_i_57_n_0
    SLICE_X83Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    37.887 r  dmem/iDATAO_reg[15]_i_28/O
                         net (fo=1, routed)           0.000    37.887    dmem/iDATAO_reg[15]_i_28_n_0
    SLICE_X83Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    37.991 r  dmem/iDATAO_reg[15]_i_14/O
                         net (fo=1, routed)           1.566    39.557    dmem/iDATAO_reg[15]_i_14_n_0
    SLICE_X67Y41         LUT6 (Prop_lut6_I3_O)        0.316    39.873 r  dmem/iDATAO_reg[15]_i_7/O
                         net (fo=1, routed)           0.000    39.873    dmem/iDATAO_reg[15]_i_7_n_0
    SLICE_X67Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    40.118 r  dmem/iDATAO_reg[15]_i_4/O
                         net (fo=3, routed)           3.091    43.208    dmem/MDATAI[23]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.298    43.506 r  dmem/iDATAO_reg[31]_i_7/O
                         net (fo=25, routed)          1.681    45.187    dmem/iDATAO_reg[31]_i_7_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    45.311 r  dmem/iDATAO_reg[8]_i_1/O
                         net (fo=1, routed)           0.519    45.831    daligner/D[8]
    SLICE_X53Y82         LDCE                                         r  daligner/iDATAO_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.508ns  (logic 3.578ns (8.833%)  route 36.930ns (91.167%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X36Y80         FDCE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[3]/Q
                         net (fo=61, routed)          1.345     7.032    dmem/Q[1]
    SLICE_X33Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.156 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_26/O
                         net (fo=1, routed)           0.457     7.612    dmem/WB_RD_VAL_OBUF[16]_inst_i_26_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.736 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_12/O
                         net (fo=18, routed)          0.861     8.598    dmem/PC_reg[6][5]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.118     8.716 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_31/O
                         net (fo=1, routed)           0.952     9.668    dmem/WB_RD_VAL_OBUF[31]_inst_i_31_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.326     9.994 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_10/O
                         net (fo=37, routed)          0.609    10.603    rf/IALU[0]
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.124    10.727 f  rf/WB_RD_VAL_OBUF[31]_inst_i_21/O
                         net (fo=101, routed)         1.141    11.868    rf/WB_RD_VAL_OBUF[31]_inst_i_21_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I0_O)        0.152    12.020 f  rf/WB_RD_VAL_OBUF[31]_inst_i_6/O
                         net (fo=61, routed)          1.192    13.212    rf/WB_RD_VAL_OBUF[31]_inst_i_6_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.326    13.538 r  rf/WB_RD_VAL_OBUF[30]_inst_i_23/O
                         net (fo=2, routed)           0.584    14.122    rf/WB_RD_VAL_OBUF[30]_inst_i_23_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.246 r  rf/WB_RD_VAL_OBUF[26]_inst_i_13/O
                         net (fo=2, routed)           0.597    14.843    rf/WB_RD_VAL_OBUF[26]_inst_i_13_n_0
    SLICE_X29Y86         LUT4 (Prop_lut4_I3_O)        0.124    14.967 r  rf/WB_RD_VAL_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.938    15.904    rf/e_sft/tmp[26]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    16.028 r  rf/mem_reg_1792_2047_0_0_i_2/O
                         net (fo=1238, routed)       21.490    37.518    dmem/E_RD_VAL[10]
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.642 r  dmem/iDATAO_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    37.642    dmem/iDATAO_reg[15]_i_57_n_0
    SLICE_X83Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    37.887 r  dmem/iDATAO_reg[15]_i_28/O
                         net (fo=1, routed)           0.000    37.887    dmem/iDATAO_reg[15]_i_28_n_0
    SLICE_X83Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    37.991 r  dmem/iDATAO_reg[15]_i_14/O
                         net (fo=1, routed)           1.566    39.557    dmem/iDATAO_reg[15]_i_14_n_0
    SLICE_X67Y41         LUT6 (Prop_lut6_I3_O)        0.316    39.873 r  dmem/iDATAO_reg[15]_i_7/O
                         net (fo=1, routed)           0.000    39.873    dmem/iDATAO_reg[15]_i_7_n_0
    SLICE_X67Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    40.118 r  dmem/iDATAO_reg[15]_i_4/O
                         net (fo=3, routed)           3.091    43.208    dmem/MDATAI[23]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.298    43.506 r  dmem/iDATAO_reg[31]_i_7/O
                         net (fo=25, routed)          1.518    45.025    dmem/iDATAO_reg[31]_i_7_n_0
    SLICE_X49Y89         LUT6 (Prop_lut6_I4_O)        0.124    45.149 r  dmem/iDATAO_reg[23]_i_1/O
                         net (fo=1, routed)           0.591    45.739    daligner/D[23]
    SLICE_X49Y89         LDCE                                         r  daligner/iDATAO_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.439ns  (logic 3.578ns (8.848%)  route 36.861ns (91.152%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X36Y80         FDCE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[3]/Q
                         net (fo=61, routed)          1.345     7.032    dmem/Q[1]
    SLICE_X33Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.156 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_26/O
                         net (fo=1, routed)           0.457     7.612    dmem/WB_RD_VAL_OBUF[16]_inst_i_26_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.736 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_12/O
                         net (fo=18, routed)          0.861     8.598    dmem/PC_reg[6][5]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.118     8.716 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_31/O
                         net (fo=1, routed)           0.952     9.668    dmem/WB_RD_VAL_OBUF[31]_inst_i_31_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.326     9.994 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_10/O
                         net (fo=37, routed)          0.609    10.603    rf/IALU[0]
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.124    10.727 f  rf/WB_RD_VAL_OBUF[31]_inst_i_21/O
                         net (fo=101, routed)         1.141    11.868    rf/WB_RD_VAL_OBUF[31]_inst_i_21_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I0_O)        0.152    12.020 f  rf/WB_RD_VAL_OBUF[31]_inst_i_6/O
                         net (fo=61, routed)          1.192    13.212    rf/WB_RD_VAL_OBUF[31]_inst_i_6_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.326    13.538 r  rf/WB_RD_VAL_OBUF[30]_inst_i_23/O
                         net (fo=2, routed)           0.584    14.122    rf/WB_RD_VAL_OBUF[30]_inst_i_23_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.246 r  rf/WB_RD_VAL_OBUF[26]_inst_i_13/O
                         net (fo=2, routed)           0.597    14.843    rf/WB_RD_VAL_OBUF[26]_inst_i_13_n_0
    SLICE_X29Y86         LUT4 (Prop_lut4_I3_O)        0.124    14.967 r  rf/WB_RD_VAL_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.938    15.904    rf/e_sft/tmp[26]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    16.028 r  rf/mem_reg_1792_2047_0_0_i_2/O
                         net (fo=1238, routed)       21.490    37.518    dmem/E_RD_VAL[10]
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.642 r  dmem/iDATAO_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    37.642    dmem/iDATAO_reg[15]_i_57_n_0
    SLICE_X83Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    37.887 r  dmem/iDATAO_reg[15]_i_28/O
                         net (fo=1, routed)           0.000    37.887    dmem/iDATAO_reg[15]_i_28_n_0
    SLICE_X83Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    37.991 r  dmem/iDATAO_reg[15]_i_14/O
                         net (fo=1, routed)           1.566    39.557    dmem/iDATAO_reg[15]_i_14_n_0
    SLICE_X67Y41         LUT6 (Prop_lut6_I3_O)        0.316    39.873 r  dmem/iDATAO_reg[15]_i_7/O
                         net (fo=1, routed)           0.000    39.873    dmem/iDATAO_reg[15]_i_7_n_0
    SLICE_X67Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    40.118 r  dmem/iDATAO_reg[15]_i_4/O
                         net (fo=3, routed)           3.091    43.208    dmem/MDATAI[23]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.298    43.506 r  dmem/iDATAO_reg[31]_i_7/O
                         net (fo=25, routed)          1.708    45.214    dmem/iDATAO_reg[31]_i_7_n_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I4_O)        0.124    45.338 r  dmem/iDATAO_reg[31]_i_1/O
                         net (fo=1, routed)           0.332    45.670    daligner/D[31]
    SLICE_X48Y90         LDCE                                         r  daligner/iDATAO_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.435ns  (logic 3.578ns (8.849%)  route 36.857ns (91.151%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X36Y80         FDCE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[3]/Q
                         net (fo=61, routed)          1.345     7.032    dmem/Q[1]
    SLICE_X33Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.156 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_26/O
                         net (fo=1, routed)           0.457     7.612    dmem/WB_RD_VAL_OBUF[16]_inst_i_26_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.736 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_12/O
                         net (fo=18, routed)          0.861     8.598    dmem/PC_reg[6][5]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.118     8.716 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_31/O
                         net (fo=1, routed)           0.952     9.668    dmem/WB_RD_VAL_OBUF[31]_inst_i_31_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.326     9.994 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_10/O
                         net (fo=37, routed)          0.609    10.603    rf/IALU[0]
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.124    10.727 f  rf/WB_RD_VAL_OBUF[31]_inst_i_21/O
                         net (fo=101, routed)         1.141    11.868    rf/WB_RD_VAL_OBUF[31]_inst_i_21_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I0_O)        0.152    12.020 f  rf/WB_RD_VAL_OBUF[31]_inst_i_6/O
                         net (fo=61, routed)          1.192    13.212    rf/WB_RD_VAL_OBUF[31]_inst_i_6_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.326    13.538 r  rf/WB_RD_VAL_OBUF[30]_inst_i_23/O
                         net (fo=2, routed)           0.584    14.122    rf/WB_RD_VAL_OBUF[30]_inst_i_23_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.246 r  rf/WB_RD_VAL_OBUF[26]_inst_i_13/O
                         net (fo=2, routed)           0.597    14.843    rf/WB_RD_VAL_OBUF[26]_inst_i_13_n_0
    SLICE_X29Y86         LUT4 (Prop_lut4_I3_O)        0.124    14.967 r  rf/WB_RD_VAL_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.938    15.904    rf/e_sft/tmp[26]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    16.028 r  rf/mem_reg_1792_2047_0_0_i_2/O
                         net (fo=1238, routed)       21.490    37.518    dmem/E_RD_VAL[10]
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.642 r  dmem/iDATAO_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    37.642    dmem/iDATAO_reg[15]_i_57_n_0
    SLICE_X83Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    37.887 r  dmem/iDATAO_reg[15]_i_28/O
                         net (fo=1, routed)           0.000    37.887    dmem/iDATAO_reg[15]_i_28_n_0
    SLICE_X83Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    37.991 r  dmem/iDATAO_reg[15]_i_14/O
                         net (fo=1, routed)           1.566    39.557    dmem/iDATAO_reg[15]_i_14_n_0
    SLICE_X67Y41         LUT6 (Prop_lut6_I3_O)        0.316    39.873 r  dmem/iDATAO_reg[15]_i_7/O
                         net (fo=1, routed)           0.000    39.873    dmem/iDATAO_reg[15]_i_7_n_0
    SLICE_X67Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    40.118 r  dmem/iDATAO_reg[15]_i_4/O
                         net (fo=3, routed)           3.091    43.208    dmem/MDATAI[23]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.298    43.506 r  dmem/iDATAO_reg[31]_i_7/O
                         net (fo=25, routed)          1.516    45.023    dmem/iDATAO_reg[31]_i_7_n_0
    SLICE_X49Y89         LUT6 (Prop_lut6_I4_O)        0.124    45.147 r  dmem/iDATAO_reg[17]_i_1/O
                         net (fo=1, routed)           0.519    45.666    daligner/D[17]
    SLICE_X49Y89         LDCE                                         r  daligner/iDATAO_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.252ns  (logic 3.578ns (8.889%)  route 36.674ns (91.111%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X36Y80         FDCE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[3]/Q
                         net (fo=61, routed)          1.345     7.032    dmem/Q[1]
    SLICE_X33Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.156 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_26/O
                         net (fo=1, routed)           0.457     7.612    dmem/WB_RD_VAL_OBUF[16]_inst_i_26_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.736 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_12/O
                         net (fo=18, routed)          0.861     8.598    dmem/PC_reg[6][5]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.118     8.716 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_31/O
                         net (fo=1, routed)           0.952     9.668    dmem/WB_RD_VAL_OBUF[31]_inst_i_31_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.326     9.994 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_10/O
                         net (fo=37, routed)          0.609    10.603    rf/IALU[0]
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.124    10.727 f  rf/WB_RD_VAL_OBUF[31]_inst_i_21/O
                         net (fo=101, routed)         1.141    11.868    rf/WB_RD_VAL_OBUF[31]_inst_i_21_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I0_O)        0.152    12.020 f  rf/WB_RD_VAL_OBUF[31]_inst_i_6/O
                         net (fo=61, routed)          1.192    13.212    rf/WB_RD_VAL_OBUF[31]_inst_i_6_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.326    13.538 r  rf/WB_RD_VAL_OBUF[30]_inst_i_23/O
                         net (fo=2, routed)           0.584    14.122    rf/WB_RD_VAL_OBUF[30]_inst_i_23_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.246 r  rf/WB_RD_VAL_OBUF[26]_inst_i_13/O
                         net (fo=2, routed)           0.597    14.843    rf/WB_RD_VAL_OBUF[26]_inst_i_13_n_0
    SLICE_X29Y86         LUT4 (Prop_lut4_I3_O)        0.124    14.967 r  rf/WB_RD_VAL_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.938    15.904    rf/e_sft/tmp[26]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    16.028 r  rf/mem_reg_1792_2047_0_0_i_2/O
                         net (fo=1238, routed)       21.490    37.518    dmem/E_RD_VAL[10]
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.642 r  dmem/iDATAO_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    37.642    dmem/iDATAO_reg[15]_i_57_n_0
    SLICE_X83Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    37.887 r  dmem/iDATAO_reg[15]_i_28/O
                         net (fo=1, routed)           0.000    37.887    dmem/iDATAO_reg[15]_i_28_n_0
    SLICE_X83Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    37.991 r  dmem/iDATAO_reg[15]_i_14/O
                         net (fo=1, routed)           1.566    39.557    dmem/iDATAO_reg[15]_i_14_n_0
    SLICE_X67Y41         LUT6 (Prop_lut6_I3_O)        0.316    39.873 r  dmem/iDATAO_reg[15]_i_7/O
                         net (fo=1, routed)           0.000    39.873    dmem/iDATAO_reg[15]_i_7_n_0
    SLICE_X67Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    40.118 r  dmem/iDATAO_reg[15]_i_4/O
                         net (fo=3, routed)           3.091    43.208    dmem/MDATAI[23]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.298    43.506 r  dmem/iDATAO_reg[31]_i_7/O
                         net (fo=25, routed)          1.373    44.880    dmem/iDATAO_reg[31]_i_7_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.124    45.004 r  dmem/iDATAO_reg[12]_i_1/O
                         net (fo=1, routed)           0.479    45.483    daligner/D[12]
    SLICE_X52Y85         LDCE                                         r  daligner/iDATAO_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.150ns  (logic 3.578ns (8.911%)  route 36.572ns (91.089%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X36Y80         FDCE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[3]/Q
                         net (fo=61, routed)          1.345     7.032    dmem/Q[1]
    SLICE_X33Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.156 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_26/O
                         net (fo=1, routed)           0.457     7.612    dmem/WB_RD_VAL_OBUF[16]_inst_i_26_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.736 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_12/O
                         net (fo=18, routed)          0.861     8.598    dmem/PC_reg[6][5]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.118     8.716 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_31/O
                         net (fo=1, routed)           0.952     9.668    dmem/WB_RD_VAL_OBUF[31]_inst_i_31_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.326     9.994 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_10/O
                         net (fo=37, routed)          0.609    10.603    rf/IALU[0]
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.124    10.727 f  rf/WB_RD_VAL_OBUF[31]_inst_i_21/O
                         net (fo=101, routed)         1.141    11.868    rf/WB_RD_VAL_OBUF[31]_inst_i_21_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I0_O)        0.152    12.020 f  rf/WB_RD_VAL_OBUF[31]_inst_i_6/O
                         net (fo=61, routed)          1.192    13.212    rf/WB_RD_VAL_OBUF[31]_inst_i_6_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.326    13.538 r  rf/WB_RD_VAL_OBUF[30]_inst_i_23/O
                         net (fo=2, routed)           0.584    14.122    rf/WB_RD_VAL_OBUF[30]_inst_i_23_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.246 r  rf/WB_RD_VAL_OBUF[26]_inst_i_13/O
                         net (fo=2, routed)           0.597    14.843    rf/WB_RD_VAL_OBUF[26]_inst_i_13_n_0
    SLICE_X29Y86         LUT4 (Prop_lut4_I3_O)        0.124    14.967 r  rf/WB_RD_VAL_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.938    15.904    rf/e_sft/tmp[26]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    16.028 r  rf/mem_reg_1792_2047_0_0_i_2/O
                         net (fo=1238, routed)       21.490    37.518    dmem/E_RD_VAL[10]
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.642 r  dmem/iDATAO_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    37.642    dmem/iDATAO_reg[15]_i_57_n_0
    SLICE_X83Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    37.887 r  dmem/iDATAO_reg[15]_i_28/O
                         net (fo=1, routed)           0.000    37.887    dmem/iDATAO_reg[15]_i_28_n_0
    SLICE_X83Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    37.991 r  dmem/iDATAO_reg[15]_i_14/O
                         net (fo=1, routed)           1.566    39.557    dmem/iDATAO_reg[15]_i_14_n_0
    SLICE_X67Y41         LUT6 (Prop_lut6_I3_O)        0.316    39.873 r  dmem/iDATAO_reg[15]_i_7/O
                         net (fo=1, routed)           0.000    39.873    dmem/iDATAO_reg[15]_i_7_n_0
    SLICE_X67Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    40.118 r  dmem/iDATAO_reg[15]_i_4/O
                         net (fo=3, routed)           3.091    43.208    dmem/MDATAI[23]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.298    43.506 r  dmem/iDATAO_reg[31]_i_7/O
                         net (fo=25, routed)          1.366    44.872    dmem/iDATAO_reg[31]_i_7_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.124    44.996 r  dmem/iDATAO_reg[14]_i_1/O
                         net (fo=1, routed)           0.385    45.381    daligner/D[14]
    SLICE_X52Y84         LDCE                                         r  daligner/iDATAO_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.112ns  (logic 3.578ns (8.920%)  route 36.534ns (91.080%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X36Y80         FDCE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[3]/Q
                         net (fo=61, routed)          1.345     7.032    dmem/Q[1]
    SLICE_X33Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.156 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_26/O
                         net (fo=1, routed)           0.457     7.612    dmem/WB_RD_VAL_OBUF[16]_inst_i_26_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.736 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_12/O
                         net (fo=18, routed)          0.861     8.598    dmem/PC_reg[6][5]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.118     8.716 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_31/O
                         net (fo=1, routed)           0.952     9.668    dmem/WB_RD_VAL_OBUF[31]_inst_i_31_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.326     9.994 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_10/O
                         net (fo=37, routed)          0.609    10.603    rf/IALU[0]
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.124    10.727 f  rf/WB_RD_VAL_OBUF[31]_inst_i_21/O
                         net (fo=101, routed)         1.141    11.868    rf/WB_RD_VAL_OBUF[31]_inst_i_21_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I0_O)        0.152    12.020 f  rf/WB_RD_VAL_OBUF[31]_inst_i_6/O
                         net (fo=61, routed)          1.192    13.212    rf/WB_RD_VAL_OBUF[31]_inst_i_6_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.326    13.538 r  rf/WB_RD_VAL_OBUF[30]_inst_i_23/O
                         net (fo=2, routed)           0.584    14.122    rf/WB_RD_VAL_OBUF[30]_inst_i_23_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.246 r  rf/WB_RD_VAL_OBUF[26]_inst_i_13/O
                         net (fo=2, routed)           0.597    14.843    rf/WB_RD_VAL_OBUF[26]_inst_i_13_n_0
    SLICE_X29Y86         LUT4 (Prop_lut4_I3_O)        0.124    14.967 r  rf/WB_RD_VAL_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.938    15.904    rf/e_sft/tmp[26]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    16.028 r  rf/mem_reg_1792_2047_0_0_i_2/O
                         net (fo=1238, routed)       21.490    37.518    dmem/E_RD_VAL[10]
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.642 r  dmem/iDATAO_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    37.642    dmem/iDATAO_reg[15]_i_57_n_0
    SLICE_X83Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    37.887 r  dmem/iDATAO_reg[15]_i_28/O
                         net (fo=1, routed)           0.000    37.887    dmem/iDATAO_reg[15]_i_28_n_0
    SLICE_X83Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    37.991 r  dmem/iDATAO_reg[15]_i_14/O
                         net (fo=1, routed)           1.566    39.557    dmem/iDATAO_reg[15]_i_14_n_0
    SLICE_X67Y41         LUT6 (Prop_lut6_I3_O)        0.316    39.873 r  dmem/iDATAO_reg[15]_i_7/O
                         net (fo=1, routed)           0.000    39.873    dmem/iDATAO_reg[15]_i_7_n_0
    SLICE_X67Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    40.118 r  dmem/iDATAO_reg[15]_i_4/O
                         net (fo=3, routed)           3.091    43.208    dmem/MDATAI[23]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.298    43.506 r  dmem/iDATAO_reg[31]_i_7/O
                         net (fo=25, routed)          1.099    44.606    dmem/iDATAO_reg[31]_i_7_n_0
    SLICE_X53Y85         LUT6 (Prop_lut6_I4_O)        0.124    44.730 r  dmem/iDATAO_reg[26]_i_1/O
                         net (fo=1, routed)           0.613    45.342    daligner/D[26]
    SLICE_X53Y85         LDCE                                         r  daligner/iDATAO_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.093ns  (logic 3.578ns (8.924%)  route 36.515ns (91.076%))
  Logic Levels:           17  (LUT2=1 LUT3=3 LUT4=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X36Y80         FDCE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[3]/Q
                         net (fo=61, routed)          1.345     7.032    dmem/Q[1]
    SLICE_X33Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.156 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_26/O
                         net (fo=1, routed)           0.457     7.612    dmem/WB_RD_VAL_OBUF[16]_inst_i_26_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.736 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_12/O
                         net (fo=18, routed)          0.861     8.598    dmem/PC_reg[6][5]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.118     8.716 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_31/O
                         net (fo=1, routed)           0.952     9.668    dmem/WB_RD_VAL_OBUF[31]_inst_i_31_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.326     9.994 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_10/O
                         net (fo=37, routed)          0.609    10.603    rf/IALU[0]
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.124    10.727 f  rf/WB_RD_VAL_OBUF[31]_inst_i_21/O
                         net (fo=101, routed)         1.141    11.868    rf/WB_RD_VAL_OBUF[31]_inst_i_21_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I0_O)        0.152    12.020 f  rf/WB_RD_VAL_OBUF[31]_inst_i_6/O
                         net (fo=61, routed)          1.192    13.212    rf/WB_RD_VAL_OBUF[31]_inst_i_6_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.326    13.538 r  rf/WB_RD_VAL_OBUF[30]_inst_i_23/O
                         net (fo=2, routed)           0.584    14.122    rf/WB_RD_VAL_OBUF[30]_inst_i_23_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.246 r  rf/WB_RD_VAL_OBUF[26]_inst_i_13/O
                         net (fo=2, routed)           0.597    14.843    rf/WB_RD_VAL_OBUF[26]_inst_i_13_n_0
    SLICE_X29Y86         LUT4 (Prop_lut4_I3_O)        0.124    14.967 r  rf/WB_RD_VAL_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.938    15.904    rf/e_sft/tmp[26]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    16.028 r  rf/mem_reg_1792_2047_0_0_i_2/O
                         net (fo=1238, routed)       21.490    37.518    dmem/E_RD_VAL[10]
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.642 r  dmem/iDATAO_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    37.642    dmem/iDATAO_reg[15]_i_57_n_0
    SLICE_X83Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    37.887 r  dmem/iDATAO_reg[15]_i_28/O
                         net (fo=1, routed)           0.000    37.887    dmem/iDATAO_reg[15]_i_28_n_0
    SLICE_X83Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    37.991 r  dmem/iDATAO_reg[15]_i_14/O
                         net (fo=1, routed)           1.566    39.557    dmem/iDATAO_reg[15]_i_14_n_0
    SLICE_X67Y41         LUT6 (Prop_lut6_I3_O)        0.316    39.873 r  dmem/iDATAO_reg[15]_i_7/O
                         net (fo=1, routed)           0.000    39.873    dmem/iDATAO_reg[15]_i_7_n_0
    SLICE_X67Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    40.118 r  dmem/iDATAO_reg[15]_i_4/O
                         net (fo=3, routed)           2.795    42.912    dmem/MDATAI[23]
    SLICE_X53Y86         LUT3 (Prop_lut3_I2_O)        0.298    43.210 r  dmem/iDATAO_reg[31]_i_8/O
                         net (fo=16, routed)          1.517    44.727    dmem/iDATAO_reg[31]_i_8_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I5_O)        0.124    44.851 r  dmem/iDATAO_reg[28]_i_1/O
                         net (fo=1, routed)           0.473    45.324    daligner/D[28]
    SLICE_X52Y87         LDCE                                         r  daligner/iDATAO_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.090ns  (logic 3.578ns (8.925%)  route 36.512ns (91.075%))
  Logic Levels:           17  (LUT2=1 LUT3=2 LUT4=2 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.628     5.231    CLK_IBUF_BUFG
    SLICE_X36Y80         FDCE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[3]/Q
                         net (fo=61, routed)          1.345     7.032    dmem/Q[1]
    SLICE_X33Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.156 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_26/O
                         net (fo=1, routed)           0.457     7.612    dmem/WB_RD_VAL_OBUF[16]_inst_i_26_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.736 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_12/O
                         net (fo=18, routed)          0.861     8.598    dmem/PC_reg[6][5]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.118     8.716 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_31/O
                         net (fo=1, routed)           0.952     9.668    dmem/WB_RD_VAL_OBUF[31]_inst_i_31_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I4_O)        0.326     9.994 r  dmem/WB_RD_VAL_OBUF[31]_inst_i_10/O
                         net (fo=37, routed)          0.609    10.603    rf/IALU[0]
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.124    10.727 f  rf/WB_RD_VAL_OBUF[31]_inst_i_21/O
                         net (fo=101, routed)         1.141    11.868    rf/WB_RD_VAL_OBUF[31]_inst_i_21_n_0
    SLICE_X29Y83         LUT2 (Prop_lut2_I0_O)        0.152    12.020 f  rf/WB_RD_VAL_OBUF[31]_inst_i_6/O
                         net (fo=61, routed)          1.192    13.212    rf/WB_RD_VAL_OBUF[31]_inst_i_6_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.326    13.538 r  rf/WB_RD_VAL_OBUF[30]_inst_i_23/O
                         net (fo=2, routed)           0.584    14.122    rf/WB_RD_VAL_OBUF[30]_inst_i_23_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.246 r  rf/WB_RD_VAL_OBUF[26]_inst_i_13/O
                         net (fo=2, routed)           0.597    14.843    rf/WB_RD_VAL_OBUF[26]_inst_i_13_n_0
    SLICE_X29Y86         LUT4 (Prop_lut4_I3_O)        0.124    14.967 r  rf/WB_RD_VAL_OBUF[26]_inst_i_6/O
                         net (fo=3, routed)           0.938    15.904    rf/e_sft/tmp[26]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    16.028 r  rf/mem_reg_1792_2047_0_0_i_2/O
                         net (fo=1238, routed)       21.490    37.518    dmem/E_RD_VAL[10]
    SLICE_X83Y54         LUT6 (Prop_lut6_I4_O)        0.124    37.642 r  dmem/iDATAO_reg[15]_i_57/O
                         net (fo=1, routed)           0.000    37.642    dmem/iDATAO_reg[15]_i_57_n_0
    SLICE_X83Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    37.887 r  dmem/iDATAO_reg[15]_i_28/O
                         net (fo=1, routed)           0.000    37.887    dmem/iDATAO_reg[15]_i_28_n_0
    SLICE_X83Y54         MUXF8 (Prop_muxf8_I0_O)      0.104    37.991 r  dmem/iDATAO_reg[15]_i_14/O
                         net (fo=1, routed)           1.566    39.557    dmem/iDATAO_reg[15]_i_14_n_0
    SLICE_X67Y41         LUT6 (Prop_lut6_I3_O)        0.316    39.873 r  dmem/iDATAO_reg[15]_i_7/O
                         net (fo=1, routed)           0.000    39.873    dmem/iDATAO_reg[15]_i_7_n_0
    SLICE_X67Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    40.118 r  dmem/iDATAO_reg[15]_i_4/O
                         net (fo=3, routed)           3.091    43.208    dmem/MDATAI[23]
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.298    43.506 r  dmem/iDATAO_reg[31]_i_7/O
                         net (fo=25, routed)          1.690    45.197    dmem/iDATAO_reg[31]_i_7_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I1_O)        0.124    45.321 r  dmem/iDATAO_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    45.321    daligner/D[10]
    SLICE_X52Y82         LDCE                                         r  daligner/iDATAO_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.283ns  (logic 0.401ns (31.257%)  route 0.882ns (68.743%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.562     1.481    CLK_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  PC_reg[6]/Q
                         net (fo=62, routed)          0.166     1.788    dmem/Q[4]
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.833 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.833    dmem/WB_RD_VAL_OBUF[16]_inst_i_21_n_0
    SLICE_X36Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.895 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_9/O
                         net (fo=16, routed)          0.417     2.312    daligner/IDATA[1]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.108     2.420 r  daligner/iDATAO_reg[15]_i_2/O
                         net (fo=8, routed)           0.299     2.719    dmem/iDATAO_reg[15]_1
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.045     2.764 r  dmem/iDATAO_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.764    daligner/D[11]
    SLICE_X52Y82         LDCE                                         r  daligner/iDATAO_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.284ns  (logic 0.401ns (31.236%)  route 0.883ns (68.764%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.562     1.481    CLK_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  PC_reg[6]/Q
                         net (fo=62, routed)          0.166     1.788    dmem/Q[4]
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.833 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.833    dmem/WB_RD_VAL_OBUF[16]_inst_i_21_n_0
    SLICE_X36Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.895 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_9/O
                         net (fo=16, routed)          0.417     2.312    daligner/IDATA[1]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.108     2.420 r  daligner/iDATAO_reg[15]_i_2/O
                         net (fo=8, routed)           0.300     2.720    dmem/iDATAO_reg[15]_1
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.045     2.765 r  dmem/iDATAO_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.765    daligner/D[13]
    SLICE_X52Y82         LDCE                                         r  daligner/iDATAO_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.309ns  (logic 0.401ns (30.641%)  route 0.908ns (69.359%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.562     1.481    CLK_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  PC_reg[6]/Q
                         net (fo=62, routed)          0.166     1.788    dmem/Q[4]
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.833 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.833    dmem/WB_RD_VAL_OBUF[16]_inst_i_21_n_0
    SLICE_X36Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.895 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_9/O
                         net (fo=16, routed)          0.417     2.312    daligner/IDATA[1]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.108     2.420 r  daligner/iDATAO_reg[15]_i_2/O
                         net (fo=8, routed)           0.203     2.623    dmem/iDATAO_reg[15]_1
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.045     2.668 r  dmem/iDATAO_reg[14]_i_1/O
                         net (fo=1, routed)           0.122     2.790    daligner/D[14]
    SLICE_X52Y84         LDCE                                         r  daligner/iDATAO_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.329ns  (logic 0.466ns (35.053%)  route 0.863ns (64.947%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.562     1.481    CLK_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  PC_reg[6]/Q
                         net (fo=62, routed)          0.166     1.788    dmem/Q[4]
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.833 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.833    dmem/WB_RD_VAL_OBUF[16]_inst_i_21_n_0
    SLICE_X36Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.895 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_9/O
                         net (fo=16, routed)          0.417     2.312    daligner/IDATA[1]
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.111     2.423 r  daligner/iDATAO_reg[31]_i_4/O
                         net (fo=16, routed)          0.281     2.704    dmem/DMSE
    SLICE_X49Y87         LUT6 (Prop_lut6_I1_O)        0.107     2.811 r  dmem/iDATAO_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.811    daligner/D[18]
    SLICE_X49Y87         LDCE                                         r  daligner/iDATAO_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.329ns  (logic 0.466ns (35.053%)  route 0.863ns (64.947%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.562     1.481    CLK_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  PC_reg[6]/Q
                         net (fo=62, routed)          0.166     1.788    dmem/Q[4]
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.833 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.833    dmem/WB_RD_VAL_OBUF[16]_inst_i_21_n_0
    SLICE_X36Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.895 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_9/O
                         net (fo=16, routed)          0.417     2.312    daligner/IDATA[1]
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.111     2.423 r  daligner/iDATAO_reg[31]_i_4/O
                         net (fo=16, routed)          0.281     2.704    dmem/DMSE
    SLICE_X49Y87         LUT6 (Prop_lut6_I1_O)        0.107     2.811 r  dmem/iDATAO_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     2.811    daligner/D[27]
    SLICE_X49Y87         LDCE                                         r  daligner/iDATAO_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.372ns  (logic 0.401ns (29.235%)  route 0.971ns (70.765%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.562     1.481    CLK_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  PC_reg[6]/Q
                         net (fo=62, routed)          0.166     1.788    dmem/Q[4]
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.833 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.833    dmem/WB_RD_VAL_OBUF[16]_inst_i_21_n_0
    SLICE_X36Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.895 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_9/O
                         net (fo=16, routed)          0.417     2.312    daligner/IDATA[1]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.108     2.420 r  daligner/iDATAO_reg[15]_i_2/O
                         net (fo=8, routed)           0.388     2.808    dmem/iDATAO_reg[15]_1
    SLICE_X52Y82         LUT6 (Prop_lut6_I0_O)        0.045     2.853 r  dmem/iDATAO_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.853    daligner/D[10]
    SLICE_X52Y82         LDCE                                         r  daligner/iDATAO_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.438ns  (logic 0.276ns (19.193%)  route 1.162ns (80.807%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.562     1.481    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  PC_reg[7]/Q
                         net (fo=66, routed)          0.355     1.977    dmem/Q[5]
    SLICE_X32Y79         LUT6 (Prop_lut6_I3_O)        0.045     2.022 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_10/O
                         net (fo=22, routed)          0.555     2.577    daligner/IDATA[0]
    SLICE_X48Y89         LUT2 (Prop_lut2_I1_O)        0.045     2.622 r  daligner/iDATAO_reg[31]_i_5/O
                         net (fo=16, routed)          0.140     2.763    dmem/DMRE[0]
    SLICE_X48Y89         LUT6 (Prop_lut6_I2_O)        0.045     2.808 r  dmem/iDATAO_reg[31]_i_1/O
                         net (fo=1, routed)           0.112     2.919    daligner/D[31]
    SLICE_X48Y90         LDCE                                         r  daligner/iDATAO_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.453ns  (logic 0.401ns (27.604%)  route 1.052ns (72.396%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.562     1.481    CLK_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  PC_reg[6]/Q
                         net (fo=62, routed)          0.166     1.788    dmem/Q[4]
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.833 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.833    dmem/WB_RD_VAL_OBUF[16]_inst_i_21_n_0
    SLICE_X36Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.895 f  dmem/WB_RD_VAL_OBUF[16]_inst_i_9/O
                         net (fo=16, routed)          0.417     2.312    daligner/IDATA[1]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.108     2.420 r  daligner/iDATAO_reg[15]_i_2/O
                         net (fo=8, routed)           0.292     2.712    dmem/iDATAO_reg[15]_1
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.045     2.757 r  dmem/iDATAO_reg[12]_i_1/O
                         net (fo=1, routed)           0.177     2.934    daligner/D[12]
    SLICE_X52Y85         LDCE                                         r  daligner/iDATAO_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.463ns  (logic 0.466ns (31.853%)  route 0.997ns (68.147%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.562     1.481    CLK_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  PC_reg[6]/Q
                         net (fo=62, routed)          0.166     1.788    dmem/Q[4]
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  dmem/WB_RD_VAL_OBUF[16]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.833    dmem/WB_RD_VAL_OBUF[16]_inst_i_21_n_0
    SLICE_X36Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.895 r  dmem/WB_RD_VAL_OBUF[16]_inst_i_9/O
                         net (fo=16, routed)          0.551     2.446    daligner/IDATA[1]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.111     2.557 r  daligner/iDATAO_reg[31]_i_6/O
                         net (fo=20, routed)          0.167     2.724    dmem/DMRE[1]
    SLICE_X53Y85         LUT6 (Prop_lut6_I3_O)        0.107     2.831 r  dmem/iDATAO_reg[25]_i_1/O
                         net (fo=1, routed)           0.113     2.944    daligner/D[25]
    SLICE_X53Y85         LDCE                                         r  daligner/iDATAO_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            daligner/iDATAO_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.512ns  (logic 0.466ns (30.817%)  route 1.046ns (69.183%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.562     1.481    CLK_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  PC_reg[6]/Q
                         net (fo=62, routed)          0.166     1.788    dmem/Q[4]
    SLICE_X36Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  dmem/WB_RD_VAL_OBUF[16]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.833    dmem/WB_RD_VAL_OBUF[16]_inst_i_21_n_0
    SLICE_X36Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.895 r  dmem/WB_RD_VAL_OBUF[16]_inst_i_9/O
                         net (fo=16, routed)          0.551     2.446    daligner/IDATA[1]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.111     2.557 r  daligner/iDATAO_reg[31]_i_6/O
                         net (fo=20, routed)          0.330     2.886    dmem/DMRE[1]
    SLICE_X52Y90         LUT6 (Prop_lut6_I3_O)        0.107     2.993 r  dmem/iDATAO_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.993    daligner/D[22]
    SLICE_X52Y90         LDCE                                         r  daligner/iDATAO_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            PC_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.898ns  (logic 1.631ns (23.645%)  route 5.267ns (76.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.185     4.692    RSTN_IBUF
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.816 f  PC[31]_i_2/O
                         net (fo=32, routed)          2.082     6.898    RST
    SLICE_X36Y80         FDCE                                         f  PC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.508     4.931    CLK_IBUF_BUFG
    SLICE_X36Y80         FDCE                                         r  PC_reg[3]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            PC_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.894ns  (logic 1.631ns (23.660%)  route 5.262ns (76.340%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.185     4.692    RSTN_IBUF
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.816 f  PC[31]_i_2/O
                         net (fo=32, routed)          2.078     6.894    RST
    SLICE_X37Y80         FDCE                                         f  PC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.508     4.931    CLK_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  PC_reg[6]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            PC_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.846ns  (logic 1.631ns (23.825%)  route 5.215ns (76.175%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.185     4.692    RSTN_IBUF
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.816 f  PC[31]_i_2/O
                         net (fo=32, routed)          2.030     6.846    RST
    SLICE_X33Y80         FDCE                                         f  PC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.509     4.932    CLK_IBUF_BUFG
    SLICE_X33Y80         FDCE                                         r  PC_reg[8]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            PC_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.733ns  (logic 1.631ns (24.223%)  route 5.102ns (75.777%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.185     4.692    RSTN_IBUF
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.816 f  PC[31]_i_2/O
                         net (fo=32, routed)          1.917     6.733    RST
    SLICE_X47Y85         FDCE                                         f  PC_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.508     4.931    CLK_IBUF_BUFG
    SLICE_X47Y85         FDCE                                         r  PC_reg[16]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            PC_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.733ns  (logic 1.631ns (24.223%)  route 5.102ns (75.777%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.185     4.692    RSTN_IBUF
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.816 f  PC[31]_i_2/O
                         net (fo=32, routed)          1.917     6.733    RST
    SLICE_X47Y85         FDCE                                         f  PC_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.508     4.931    CLK_IBUF_BUFG
    SLICE_X47Y85         FDCE                                         r  PC_reg[18]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            PC_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.698ns  (logic 1.631ns (24.350%)  route 5.067ns (75.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.185     4.692    RSTN_IBUF
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.816 f  PC[31]_i_2/O
                         net (fo=32, routed)          1.882     6.698    RST
    SLICE_X33Y81         FDCE                                         f  PC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.510     4.933    CLK_IBUF_BUFG
    SLICE_X33Y81         FDCE                                         r  PC_reg[2]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            PC_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.671ns  (logic 1.631ns (24.449%)  route 5.040ns (75.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.185     4.692    RSTN_IBUF
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.816 f  PC[31]_i_2/O
                         net (fo=32, routed)          1.855     6.671    RST
    SLICE_X35Y80         FDCE                                         f  PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.508     4.931    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[4]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            PC_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.671ns  (logic 1.631ns (24.449%)  route 5.040ns (75.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.185     4.692    RSTN_IBUF
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.816 f  PC[31]_i_2/O
                         net (fo=32, routed)          1.855     6.671    RST
    SLICE_X35Y80         FDCE                                         f  PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.508     4.931    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[5]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            PC_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.671ns  (logic 1.631ns (24.449%)  route 5.040ns (75.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.185     4.692    RSTN_IBUF
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.816 f  PC[31]_i_2/O
                         net (fo=32, routed)          1.855     6.671    RST
    SLICE_X35Y80         FDCE                                         f  PC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.508     4.931    CLK_IBUF_BUFG
    SLICE_X35Y80         FDCE                                         r  PC_reg[7]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            PC_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.542ns  (logic 1.631ns (24.932%)  route 4.911ns (75.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.185     4.692    RSTN_IBUF
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     4.816 f  PC[31]_i_2/O
                         net (fo=32, routed)          1.726     6.542    RST
    SLICE_X44Y84         FDCE                                         f  PC_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       1.509     4.932    CLK_IBUF_BUFG
    SLICE_X44Y84         FDCE                                         r  PC_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daligner/iDATAO_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            rf/REGISTER_FILE_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.248ns (33.696%)  route 0.488ns (66.304%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[15]/G
    SLICE_X49Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[15]/Q
                         net (fo=1, routed)           0.097     0.255    daligner/DATAI[15]
    SLICE_X47Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.300 r  daligner/WB_RD_VAL_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.219     0.519    rf/WB_RD_VAL[15]
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  rf/WB_RD_VAL_OBUF[15]_inst_i_1/O
                         net (fo=3, routed)           0.172     0.736    rf/REGISTER_FILE_reg_r2_0_31_12_17/DIB1
    SLICE_X42Y86         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.833     1.998    rf/REGISTER_FILE_reg_r2_0_31_12_17/WCLK
    SLICE_X42Y86         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_12_17/RAMB_D1/CLK

Slack:                    inf
  Source:                 daligner/iDATAO_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            rf/REGISTER_FILE_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.248ns (28.675%)  route 0.617ns (71.325%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[15]/G
    SLICE_X49Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[15]/Q
                         net (fo=1, routed)           0.097     0.255    daligner/DATAI[15]
    SLICE_X47Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.300 r  daligner/WB_RD_VAL_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.219     0.519    rf/WB_RD_VAL[15]
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.045     0.564 r  rf/WB_RD_VAL_OBUF[15]_inst_i_1/O
                         net (fo=3, routed)           0.300     0.865    rf/REGISTER_FILE_reg_r1_0_31_12_17/DIB1
    SLICE_X38Y86         RAMD32                                       r  rf/REGISTER_FILE_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.835     2.000    rf/REGISTER_FILE_reg_r1_0_31_12_17/WCLK
    SLICE_X38Y86         RAMD32                                       r  rf/REGISTER_FILE_reg_r1_0_31_12_17/RAMB_D1/CLK

Slack:                    inf
  Source:                 daligner/iDATAO_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rf/REGISTER_FILE_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.248ns (27.350%)  route 0.659ns (72.650%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[1]/G
    SLICE_X49Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[1]/Q
                         net (fo=1, routed)           0.258     0.416    daligner/DATAI[1]
    SLICE_X49Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.461 r  daligner/WB_RD_VAL_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.220     0.681    daligner/WB_RD_VAL_OBUF[1]_inst_i_3_n_0
    SLICE_X49Y84         LUT5 (Prop_lut5_I2_O)        0.045     0.726 r  daligner/WB_RD_VAL_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.181     0.907    rf/REGISTER_FILE_reg_r2_0_31_0_5/DIA1
    SLICE_X38Y83         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.833     1.998    rf/REGISTER_FILE_reg_r2_0_31_0_5/WCLK
    SLICE_X38Y83         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 daligner/iDATAO_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            rf/REGISTER_FILE_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.247ns (26.763%)  route 0.676ns (73.237%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[6]/G
    SLICE_X52Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[6]/Q
                         net (fo=1, routed)           0.223     0.381    daligner/DATAI[6]
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.045     0.426 r  daligner/WB_RD_VAL_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.260     0.686    rf/WB_RD_VAL[6]
    SLICE_X41Y82         LUT5 (Prop_lut5_I2_O)        0.044     0.730 r  rf/WB_RD_VAL_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.193     0.923    rf/REGISTER_FILE_reg_r2_0_31_6_11/DIA0
    SLICE_X38Y81         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.831     1.996    rf/REGISTER_FILE_reg_r2_0_31_6_11/WCLK
    SLICE_X38Y81         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_6_11/RAMA/CLK

Slack:                    inf
  Source:                 daligner/iDATAO_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            rf/REGISTER_FILE_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.248ns (26.265%)  route 0.696ns (73.735%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[10]/G
    SLICE_X52Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[10]/Q
                         net (fo=1, routed)           0.249     0.407    daligner/DATAI[10]
    SLICE_X47Y83         LUT4 (Prop_lut4_I0_O)        0.045     0.452 r  daligner/WB_RD_VAL_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.280     0.731    rf/WB_RD_VAL[10]
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.045     0.776 r  rf/WB_RD_VAL_OBUF[10]_inst_i_1/O
                         net (fo=3, routed)           0.168     0.944    rf/REGISTER_FILE_reg_r2_0_31_6_11/DIC0
    SLICE_X38Y81         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.831     1.996    rf/REGISTER_FILE_reg_r2_0_31_6_11/WCLK
    SLICE_X38Y81         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_6_11/RAMC/CLK

Slack:                    inf
  Source:                 daligner/iDATAO_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            rf/REGISTER_FILE_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.248ns (25.337%)  route 0.731ns (74.663%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[14]/G
    SLICE_X52Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[14]/Q
                         net (fo=1, routed)           0.267     0.425    daligner/DATAI[14]
    SLICE_X48Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.470 r  daligner/WB_RD_VAL_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.220     0.690    rf/WB_RD_VAL[14]
    SLICE_X48Y84         LUT5 (Prop_lut5_I2_O)        0.045     0.735 r  rf/WB_RD_VAL_OBUF[14]_inst_i_1/O
                         net (fo=3, routed)           0.243     0.979    rf/REGISTER_FILE_reg_r2_0_31_12_17/DIB0
    SLICE_X42Y86         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.833     1.998    rf/REGISTER_FILE_reg_r2_0_31_12_17/WCLK
    SLICE_X42Y86         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_12_17/RAMB/CLK

Slack:                    inf
  Source:                 daligner/iDATAO_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rf/REGISTER_FILE_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.248ns (24.757%)  route 0.754ns (75.243%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[0]/G
    SLICE_X52Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[0]/Q
                         net (fo=1, routed)           0.349     0.507    daligner/DATAI[0]
    SLICE_X43Y90         LUT4 (Prop_lut4_I0_O)        0.045     0.552 r  daligner/WB_RD_VAL_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.197     0.749    rf/WB_RD_VAL[0]
    SLICE_X39Y90         LUT5 (Prop_lut5_I2_O)        0.045     0.794 r  rf/WB_RD_VAL_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.208     1.002    rf/REGISTER_FILE_reg_r2_0_31_0_5/DIA0
    SLICE_X38Y83         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.833     1.998    rf/REGISTER_FILE_reg_r2_0_31_0_5/WCLK
    SLICE_X38Y83         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 daligner/iDATAO_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            rf/REGISTER_FILE_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.293ns (29.103%)  route 0.714ns (70.897%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[20]/G
    SLICE_X48Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[20]/Q
                         net (fo=1, routed)           0.148     0.306    daligner/DATAI[20]
    SLICE_X45Y90         LUT4 (Prop_lut4_I0_O)        0.045     0.351 r  daligner/WB_RD_VAL_OBUF[20]_inst_i_4/O
                         net (fo=1, routed)           0.240     0.591    rf/WB_RD_VAL_OBUF[20]_inst_i_1_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.636 r  rf/WB_RD_VAL_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.142     0.777    rf/WB_RD_VAL_OBUF[20]_inst_i_2_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I0_O)        0.045     0.822 r  rf/WB_RD_VAL_OBUF[20]_inst_i_1/O
                         net (fo=3, routed)           0.185     1.007    rf/REGISTER_FILE_reg_r2_0_31_18_23/DIB0
    SLICE_X34Y88         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.839     2.004    rf/REGISTER_FILE_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y88         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_18_23/RAMB/CLK

Slack:                    inf
  Source:                 daligner/iDATAO_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            rf/REGISTER_FILE_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.248ns (24.562%)  route 0.762ns (75.438%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[11]/G
    SLICE_X52Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[11]/Q
                         net (fo=1, routed)           0.349     0.507    daligner/DATAI[11]
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.045     0.552 r  daligner/WB_RD_VAL_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.197     0.750    rf/WB_RD_VAL[11]
    SLICE_X44Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.795 r  rf/WB_RD_VAL_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.215     1.010    rf/REGISTER_FILE_reg_r2_0_31_6_11/DIC1
    SLICE_X38Y81         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.831     1.996    rf/REGISTER_FILE_reg_r2_0_31_6_11/WCLK
    SLICE_X38Y81         RAMD32                                       r  rf/REGISTER_FILE_reg_r2_0_31_6_11/RAMC_D1/CLK

Slack:                    inf
  Source:                 daligner/iDATAO_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rf/REGISTER_FILE_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.245ns (23.845%)  route 0.782ns (76.155%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         LDCE                         0.000     0.000 r  daligner/iDATAO_reg[2]/G
    SLICE_X49Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  daligner/iDATAO_reg[2]/Q
                         net (fo=1, routed)           0.262     0.420    daligner/DATAI[2]
    SLICE_X41Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.465 r  daligner/WB_RD_VAL_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.384     0.849    rf/WB_RD_VAL[2]
    SLICE_X32Y84         LUT5 (Prop_lut5_I2_O)        0.042     0.891 r  rf/WB_RD_VAL_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.137     1.027    rf/REGISTER_FILE_reg_r1_0_31_0_5/DIB0
    SLICE_X30Y83         RAMD32                                       r  rf/REGISTER_FILE_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16504, routed)       0.835     2.000    rf/REGISTER_FILE_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y83         RAMD32                                       r  rf/REGISTER_FILE_reg_r1_0_31_0_5/RAMB/CLK





