## Synthesis
- 
## Source [^1]
- A situation in which the time taken by the memory controller from receipt of an address, and a request for data to be read from or written to that address, is sufficiently short that the device making the request will not need to enter a wait state.
## References

[^1]: [[Home Page - A Dictionary of Computer Science 7th Edition by Oxford Reference]]