// Copyright 2025 the Fearless_SIMD Authors
// SPDX-License-Identifier: Apache-2.0 OR MIT

use proc_macro2::{Ident, Span, TokenStream};
use quote::{format_ident, quote};

use crate::{
    ops::{
        CoreOpTrait, OpKind, OpSig, TyFlavor, base_trait_ops, ops_for_type, overloaded_ops_for,
        vec_trait_ops_for,
    },
    types::{SIMD_TYPES, ScalarType, type_imports},
};

pub(crate) fn mk_simd_trait() -> TokenStream {
    let imports = type_imports();
    let mut methods = vec![];
    // Float methods
    for vec_ty in SIMD_TYPES {
        for op in ops_for_type(vec_ty) {
            let method_sig = op.simd_trait_method_sig(vec_ty);
            let doc = op.format_docstring(TyFlavor::SimdTrait);
            methods.extend(quote! {
                #[doc = #doc]
                #method_sig;
            });
        }
    }
    let mut code = quote! {
        use crate::{seal::Seal, Level, SimdElement, SimdFrom, SimdInto, SimdCvtTruncate, SimdCvtFloat, Select, Bytes};
        #imports
        /// The main SIMD trait, implemented by all SIMD token types.
        ///
        /// Each implementor of this trait (e.g. `Avx2`, `Sse4_2`, `Neon`, `Fallback`) is a zero-sized "token" type
        /// representing a specific SIMD instruction set. These tokens are obtained at runtime via [`Level`] and the
        /// [`dispatch!`](crate::dispatch) macro, which selects the best available backend for the current CPU.
        ///
        /// This trait defines all the low-level SIMD operations (e.g. [`add_f32x4`](Simd::add_f32x4),
        /// [`mul_u32x4`](Simd::mul_u32x4)) that are implemented by each token type using platform-specific intrinsics.
        /// However, you typically won't call these methods directly. Instead, you'll probably be using the methods
        /// defined on the vector types themselves.
        ///
        /// # Associated Types
        ///
        /// The trait defines associated types for the highest "native" vector width of each scalar type (e.g. `f32s`,
        /// `u32s`). These are always at least 128 bits, but may be larger. Currently, they are 128 bits everywhere but
        /// AVX2, where they are 256 bits.
        ///
        /// # Example
        ///
        /// ```
        /// # use fearless_simd::{prelude::*, f32x4, dispatch, Level};
        ///
        /// #[inline(always)]
        /// fn add_vectors<S: Simd>(simd: S, a: f32x4<S>, b: f32x4<S>) -> f32x4<S> {
        ///     a + b  // Uses operator overloading, which calls simd.add_f32x4 internally
        /// }
        ///
        /// let level = Level::new();
        /// dispatch!(level, simd => {
        ///     let a = [1.0, 2.0, 3.0, 4.0].simd_into(simd);
        ///     let b = [5.0, 6.0, 7.0, 8.0].simd_into(simd);
        ///     let result = add_vectors(simd, a, b);
        ///     # assert_eq!(*result, [6.0, 8.0, 10.0, 12.0]);
        /// });
        /// ```
        pub trait Simd: Sized + Clone + Copy + Send + Sync + Seal + arch_types::ArchTypes + 'static {
            /// A native-width SIMD vector of [`f32`]s.
            type f32s: SimdFloat<Self, Element = f32, Block = f32x4<Self>, Mask = Self::mask32s, Bytes = <Self::u32s as Bytes>::Bytes> + SimdCvtFloat<Self::u32s> + SimdCvtFloat<Self::i32s>;
            /// A native-width SIMD vector of [`f64`]s.
            type f64s: SimdFloat<Self, Element = f64, Block = f64x2<Self>, Mask = Self::mask64s>;
            /// A native-width SIMD vector of [`u8`]s.
            type u8s: SimdInt<Self, Element = u8, Block = u8x16<Self>, Mask = Self::mask8s>;
            /// A native-width SIMD vector of [`i8`]s.
            type i8s: SimdInt<Self, Element = i8, Block = i8x16<Self>, Mask = Self::mask8s, Bytes = <Self::u8s as Bytes>::Bytes> + core::ops::Neg<Output = Self::i8s>;
            /// A native-width SIMD vector of [`u16`]s.
            type u16s: SimdInt<Self, Element = u16, Block = u16x8<Self>, Mask = Self::mask16s>;
            /// A native-width SIMD vector of [`i16`]s.
            type i16s: SimdInt<Self, Element = i16, Block = i16x8<Self>, Mask = Self::mask16s, Bytes = <Self::u16s as Bytes>::Bytes> + core::ops::Neg<Output = Self::i16s>;
            /// A native-width SIMD vector of [`u32`]s.
            type u32s: SimdInt<Self, Element = u32, Block = u32x4<Self>, Mask = Self::mask32s> + SimdCvtTruncate<Self::f32s>;
            /// A native-width SIMD vector of [`i32`]s.
            type i32s: SimdInt<Self, Element = i32, Block = i32x4<Self>, Mask = Self::mask32s, Bytes = <Self::u32s as Bytes>::Bytes> + SimdCvtTruncate<Self::f32s>
                + core::ops::Neg<Output = Self::i32s>;
            /// A native-width SIMD mask with 8-bit lanes.
            type mask8s: SimdMask<Self, Element = i8> + Select<Self::u8s> + Select<Self::i8s> + Select<Self::mask8s>;
            /// A native-width SIMD mask with 16-bit lanes.
            type mask16s: SimdMask<Self, Element = i16> + Select<Self::u16s> + Select<Self::i16s> + Select<Self::mask16s>;
            /// A native-width SIMD mask with 32-bit lanes.
            type mask32s: SimdMask<Self, Element = i32> + Select<Self::f32s> + Select<Self::u32s> + Select<Self::i32s> + Select<Self::mask32s>;
            /// A native-width SIMD mask with 64-bit lanes.
            type mask64s: SimdMask<Self, Element = i64> + Select<Self::f64s> + Select<Self::mask64s>;

            /// This SIMD token's feature level.
            fn level(self) -> Level;

            /// Call function with CPU features enabled.
            ///
            /// For performance, the provided function should be `#[inline(always)]`.
            fn vectorize<F: FnOnce() -> R, R>(self, f: F) -> R;
            #( #methods )*
        }
    };
    code.extend(mk_arch_types());
    code.extend(mk_simd_base());
    code.extend(mk_simd_float());
    code.extend(mk_simd_int());
    code.extend(mk_simd_mask());
    code
}

pub(crate) fn mk_arch_types() -> TokenStream {
    let mut types = vec![];
    for vec_ty in SIMD_TYPES {
        let ty_name = vec_ty.rust();
        types.push(quote! {
            type #ty_name: Copy + Send + Sync;
        });
    }

    quote! {
        pub(crate) mod arch_types {
            #[expect(
                unnameable_types,
                reason = "The native vector types that back a `Simd` implementation are an internal implementation detail, and intentionally kept private"
            )]
            pub trait ArchTypes {
                #( #types )*
            }
        }
    }
}

fn mk_simd_base() -> TokenStream {
    let mut methods = vec![];
    for op in base_trait_ops() {
        let doc = op.format_docstring(TyFlavor::VecImpl);
        if let Some(method_sig) = op.vec_trait_method_sig() {
            methods.push(quote! {
                #[doc = #doc]
                #method_sig;
            });
        }
    }

    quote! {
        /// Base functionality implemented by all SIMD vectors.
        pub trait SimdBase<S: Simd>:
            Copy + Sync + Send + 'static
            + Seal
            + Bytes + SimdFrom<Self::Element, S>
            + core::ops::Index<usize, Output = Self::Element> + core::ops::IndexMut<usize, Output = Self::Element>
            + core::ops::Deref<Target = Self::Array>+ core::ops::DerefMut<Target = Self::Array>
        {
            /// The type of this vector's elements.
            type Element: SimdElement;
            /// This vector type's lane count. This is useful when you're
            /// working with a native-width vector (e.g. [`Simd::f32s`]) and
            /// want to process data in native-width chunks.
            const N: usize;
            /// A SIMD vector mask with the same number of logical lanes.
            ///
            /// Masks intentionally do not implement [`SimdBase`]. SSE, NEON, WASM, and the
            /// fallback backend currently store masks as all-zero/all-one integer vectors, but
            /// AVX-512/RVV/SVE-style targets use compact predicate registers instead.
            type Mask: SimdMask<S, Element = <Self::Element as SimdElement>::Mask>;
            /// A 128-bit SIMD vector of the same scalar type.
            type Block: SimdBase<S, Element = Self::Element>;
            /// The array type that this vector type corresponds to, which will
            /// always be `[Self::Element; Self::N]`. It has the same layout as
            /// this vector type, but likely has a lower alignment.
            type Array;
            /// Get the [`Simd`] implementation associated with this type.
            fn witness(&self) -> S;
            fn as_slice(&self) -> &[Self::Element];
            fn as_mut_slice(&mut self) -> &mut [Self::Element];
            /// Create a SIMD vector from a slice.
            ///
            /// The slice must be exactly the size of the SIMD vector.
            fn from_slice(simd: S, slice: &[Self::Element]) -> Self;
            /// Store a SIMD vector into a slice.
            ///
            /// The slice must be exactly the size of the SIMD vector.
            fn store_slice(&self, slice: &mut [Self::Element]);
            /// Create a SIMD vector from a 128-bit vector of the same scalar
            /// type, repeated.
            fn block_splat(block: Self::Block) -> Self;
            /// Create a SIMD vector where each element is produced by
            /// calling `f` with that element's lane index (from 0 to
            /// [`SimdBase::N`] - 1).
            fn from_fn(simd: S, f: impl FnMut(usize) -> Self::Element) -> Self;

            #( #methods )*
        }
    }
}

fn mk_simd_float() -> TokenStream {
    let methods = methods_for_vec_trait(ScalarType::Float);
    let overloaded_ops = overloaded_ops_for(ScalarType::Float);
    let op_traits = overloaded_ops
        .iter()
        .filter_map(|op| match &op.kind {
            OpKind::Overloaded(core_op) => Some(core_op),
            _ => None,
        })
        .flat_map(|core_op| core_op.trait_bounds());
    quote! {
        /// Functionality implemented by floating-point SIMD vectors.
        pub trait SimdFloat<S: Simd>: SimdBase<S> + Seal
            #(+ #op_traits)*
        {
            /// Convert this floating-point type to an integer. This is a convenience method that
            /// delegates to [`SimdCvtTruncate::truncate_from`], and can only be called if there
            /// actually exists a target type of the same bit width (currently, only `u32` and
            /// `i32`).
            ///
            /// For more information about the semantics of this specific conversion, see the
            /// concrete `SimdCvtTruncate` implementations for integer types.
            #[inline(always)]
            fn to_int<T: SimdCvtTruncate<Self>>(self) -> T { T::truncate_from(self) }

            /// Convert this floating-point type to an integer, saturating on overflow and returning
            /// 0 for NaN. This is a convenience method that delegates to
            /// [`SimdCvtTruncate::truncate_from_precise`], and can only be called if there actually
            /// exists a target type of the same bit width (currently, only `u32` and `i32`).
            ///
            /// For more information about the semantics of this specific conversion, see the
            /// concrete `SimdCvtTruncate` implementations for integer types.
            #[inline(always)]
            fn to_int_precise<T: SimdCvtTruncate<Self>>(self) -> T { T::truncate_from_precise(self) }

            #( #methods )*
        }
    }
}

fn mk_simd_int() -> TokenStream {
    let methods = methods_for_vec_trait(ScalarType::Unsigned);
    let overloaded_ops = overloaded_ops_for(ScalarType::Unsigned);
    let op_traits = overloaded_ops
        .iter()
        .filter_map(|op| match &op.kind {
            OpKind::Overloaded(core_op) => Some(core_op),
            _ => None,
        })
        .flat_map(|core_op| core_op.trait_bounds());
    quote! {
        /// Functionality implemented by (signed and unsigned) integer SIMD vectors.
        pub trait SimdInt<S: Simd>: SimdBase<S> + Seal
            #(+ #op_traits)*
        {
            /// Convert this integer type to a floating-point type. This is a convenience method
            /// that delegates to [`SimdCvtFloat::float_from`], and can only be called if there
            /// actually exists a target type of the same bit width (currently, only `f32`).
            #[inline(always)]
            fn to_float<T: SimdCvtFloat<Self>>(self) -> T { T::float_from(self) }

            #( #methods )*
        }
    }
}

fn mk_simd_mask() -> TokenStream {
    let methods = methods_for_vec_trait(ScalarType::Mask);
    let overloaded_ops = overloaded_ops_for(ScalarType::Mask);
    let op_traits = overloaded_ops
        .iter()
        .filter_map(|op| match &op.kind {
            OpKind::Overloaded(core_op) => Some(core_op),
            _ => None,
        })
        .flat_map(|core_op| {
            let trait_name = Ident::new(core_op.trait_name(), Span::call_site());
            let trait_name_assign = format_ident!("{trait_name}Assign");
            match core_op {
                CoreOpTrait::Not => vec![quote! { core::ops::#trait_name<Output = Self> }],
                _ => vec![
                    quote! { core::ops::#trait_name<Output = Self> },
                    quote! { core::ops::#trait_name_assign },
                ],
            }
        });
    quote! {
        /// Functionality implemented by SIMD masks.
        ///
        /// A mask has one logical boolean lane per SIMD lane. Its storage is intentionally opaque:
        /// current backends may use all-zero/all-one integer vectors internally, while future
        /// predicate-register backends may use a compact representation.
        pub trait SimdMask<S: Simd>:
            Copy + Sync + Send + 'static
            + Seal
            + Select<Self>
            #(+ #op_traits)*
        {
            /// The signed integer type used when converting this mask to and from lane values.
            ///
            /// False lanes are encoded as all zeroes (integer value 0), and true lanes are encoded as all ones
            /// (integer value -1).
            type Element: SimdElement;

            /// This mask type's lane count.
            const N: usize;

            /// Get the [`Simd`] implementation associated with this type.
            fn witness(&self) -> S;

            /// Create a SIMD mask with all lanes set to the given boolean value.
            fn splat(simd: S, val: bool) -> Self;

            /// Create a SIMD mask from signed integer mask lanes.
            ///
            /// The slice must be exactly the size of the SIMD mask.
            fn from_slice(simd: S, slice: &[Self::Element]) -> Self;

            /// Store this SIMD mask as signed integer mask lanes.
            ///
            /// The slice must be exactly the size of the SIMD mask.
            fn store_slice(&self, slice: &mut [Self::Element]);

            #( #methods )*
        }
    }
}

fn methods_for_vec_trait(scalar: ScalarType) -> Vec<TokenStream> {
    let mut methods = vec![];
    for op in vec_trait_ops_for(scalar) {
        let doc = op.format_docstring(TyFlavor::VecImpl);
        let method_sig = if scalar == ScalarType::Mask && matches!(op.sig, OpSig::Compare) {
            Some(quote! { fn simd_eq(self, rhs: impl SimdInto<Self, S>) -> Self })
        } else {
            op.vec_trait_method_sig()
        };
        if let Some(method_sig) = method_sig {
            methods.push(quote! {
                #[doc = #doc]
                #method_sig;
            });
        }
    }
    methods
}
