INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ish/verilog/vivadoWS/240603_RISC-V/240603_RISC-V.srcs/sources_1/new/BUS_Interconnector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_interconntor
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ish/verilog/vivadoWS/240603_RISC-V/240603_RISC-V.srcs/sources_1/imports/new/CPU_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ish/verilog/vivadoWS/240603_RISC-V/240603_RISC-V.srcs/sources_1/imports/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ish/verilog/vivadoWS/240603_RISC-V/240603_RISC-V.srcs/sources_1/imports/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ish/verilog/vivadoWS/240603_RISC-V/240603_RISC-V.srcs/sources_1/imports/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2458] undeclared symbol w_JALMuxSel, assumed default net type wire [D:/ish/verilog/vivadoWS/240603_RISC-V/240603_RISC-V.srcs/sources_1/imports/new/DataPath.sv:40]
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-311] analyzing module mux_3x1
INFO: [VRFC 10-311] analyzing module mux_5x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ish/verilog/vivadoWS/240603_RISC-V/240603_RISC-V.srcs/sources_1/new/GPO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ish/verilog/vivadoWS/240603_RISC-V/240603_RISC-V.srcs/sources_1/imports/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ish/verilog/vivadoWS/240603_RISC-V/240603_RISC-V.srcs/sources_1/imports/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ish/verilog/vivadoWS/240603_RISC-V/240603_RISC-V.srcs/sim_1/imports/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
