// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

`timescale 1ns/1ps
module iiccomm4_OUTPUTS_s_axi
#(parameter
    C_S_AXI_ADDR_WIDTH = 8,
    C_S_AXI_DATA_WIDTH = 32
)(
    // axi4 lite slave signals
    input  wire                          ACLK,
    input  wire                          ARESET,
    input  wire                          ACLK_EN,
    input  wire [C_S_AXI_ADDR_WIDTH-1:0] AWADDR,
    input  wire                          AWVALID,
    output wire                          AWREADY,
    input  wire [C_S_AXI_DATA_WIDTH-1:0] WDATA,
    input  wire [C_S_AXI_DATA_WIDTH/8-1:0] WSTRB,
    input  wire                          WVALID,
    output wire                          WREADY,
    output wire [1:0]                    BRESP,
    output wire                          BVALID,
    input  wire                          BREADY,
    input  wire [C_S_AXI_ADDR_WIDTH-1:0] ARADDR,
    input  wire                          ARVALID,
    output wire                          ARREADY,
    output wire [C_S_AXI_DATA_WIDTH-1:0] RDATA,
    output wire [1:0]                    RRESP,
    output wire                          RVALID,
    input  wire                          RREADY,
    // user signals
    output wire [31:0]                   outValue1_i,
    input  wire [31:0]                   outValue1_o,
    input  wire                          outValue1_o_ap_vld,
    output wire [31:0]                   outValue2_i,
    input  wire [31:0]                   outValue2_o,
    input  wire                          outValue2_o_ap_vld,
    output wire [31:0]                   outValue3_i,
    input  wire [31:0]                   outValue3_o,
    input  wire                          outValue3_o_ap_vld,
    output wire [31:0]                   outValue4_i,
    input  wire [31:0]                   outValue4_o,
    input  wire                          outValue4_o_ap_vld,
    output wire [31:0]                   outValue5_i,
    input  wire [31:0]                   outValue5_o,
    input  wire                          outValue5_o_ap_vld,
    output wire [31:0]                   outValue6_i,
    input  wire [31:0]                   outValue6_o,
    input  wire                          outValue6_o_ap_vld,
    output wire [31:0]                   outValue7_i,
    input  wire [31:0]                   outValue7_o,
    input  wire                          outValue7_o_ap_vld,
    output wire [31:0]                   outValue8_i,
    input  wire [31:0]                   outValue8_o,
    input  wire                          outValue8_o_ap_vld,
    output wire [31:0]                   outValue9_i,
    input  wire [31:0]                   outValue9_o,
    input  wire                          outValue9_o_ap_vld,
    output wire [31:0]                   outValue10_i,
    input  wire [31:0]                   outValue10_o,
    input  wire                          outValue10_o_ap_vld
);
//------------------------Address Info-------------------
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of outValue1_i
//        bit 31~0 - outValue1_i[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of outValue1_o
//        bit 31~0 - outValue1_o[31:0] (Read)
// 0x1c : Control signal of outValue1_o
//        bit 0  - outValue1_o_ap_vld (Read/COR)
//        others - reserved
// 0x20 : Data signal of outValue2_i
//        bit 31~0 - outValue2_i[31:0] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of outValue2_o
//        bit 31~0 - outValue2_o[31:0] (Read)
// 0x2c : Control signal of outValue2_o
//        bit 0  - outValue2_o_ap_vld (Read/COR)
//        others - reserved
// 0x30 : Data signal of outValue3_i
//        bit 31~0 - outValue3_i[31:0] (Read/Write)
// 0x34 : reserved
// 0x38 : Data signal of outValue3_o
//        bit 31~0 - outValue3_o[31:0] (Read)
// 0x3c : Control signal of outValue3_o
//        bit 0  - outValue3_o_ap_vld (Read/COR)
//        others - reserved
// 0x40 : Data signal of outValue4_i
//        bit 31~0 - outValue4_i[31:0] (Read/Write)
// 0x44 : reserved
// 0x48 : Data signal of outValue4_o
//        bit 31~0 - outValue4_o[31:0] (Read)
// 0x4c : Control signal of outValue4_o
//        bit 0  - outValue4_o_ap_vld (Read/COR)
//        others - reserved
// 0x50 : Data signal of outValue5_i
//        bit 31~0 - outValue5_i[31:0] (Read/Write)
// 0x54 : reserved
// 0x58 : Data signal of outValue5_o
//        bit 31~0 - outValue5_o[31:0] (Read)
// 0x5c : Control signal of outValue5_o
//        bit 0  - outValue5_o_ap_vld (Read/COR)
//        others - reserved
// 0x60 : Data signal of outValue6_i
//        bit 31~0 - outValue6_i[31:0] (Read/Write)
// 0x64 : reserved
// 0x68 : Data signal of outValue6_o
//        bit 31~0 - outValue6_o[31:0] (Read)
// 0x6c : Control signal of outValue6_o
//        bit 0  - outValue6_o_ap_vld (Read/COR)
//        others - reserved
// 0x70 : Data signal of outValue7_i
//        bit 31~0 - outValue7_i[31:0] (Read/Write)
// 0x74 : reserved
// 0x78 : Data signal of outValue7_o
//        bit 31~0 - outValue7_o[31:0] (Read)
// 0x7c : Control signal of outValue7_o
//        bit 0  - outValue7_o_ap_vld (Read/COR)
//        others - reserved
// 0x80 : Data signal of outValue8_i
//        bit 31~0 - outValue8_i[31:0] (Read/Write)
// 0x84 : reserved
// 0x88 : Data signal of outValue8_o
//        bit 31~0 - outValue8_o[31:0] (Read)
// 0x8c : Control signal of outValue8_o
//        bit 0  - outValue8_o_ap_vld (Read/COR)
//        others - reserved
// 0x90 : Data signal of outValue9_i
//        bit 31~0 - outValue9_i[31:0] (Read/Write)
// 0x94 : reserved
// 0x98 : Data signal of outValue9_o
//        bit 31~0 - outValue9_o[31:0] (Read)
// 0x9c : Control signal of outValue9_o
//        bit 0  - outValue9_o_ap_vld (Read/COR)
//        others - reserved
// 0xa0 : Data signal of outValue10_i
//        bit 31~0 - outValue10_i[31:0] (Read/Write)
// 0xa4 : reserved
// 0xa8 : Data signal of outValue10_o
//        bit 31~0 - outValue10_o[31:0] (Read)
// 0xac : Control signal of outValue10_o
//        bit 0  - outValue10_o_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

//------------------------Parameter----------------------
localparam
    ADDR_OUTVALUE1_I_DATA_0  = 8'h10,
    ADDR_OUTVALUE1_I_CTRL    = 8'h14,
    ADDR_OUTVALUE1_O_DATA_0  = 8'h18,
    ADDR_OUTVALUE1_O_CTRL    = 8'h1c,
    ADDR_OUTVALUE2_I_DATA_0  = 8'h20,
    ADDR_OUTVALUE2_I_CTRL    = 8'h24,
    ADDR_OUTVALUE2_O_DATA_0  = 8'h28,
    ADDR_OUTVALUE2_O_CTRL    = 8'h2c,
    ADDR_OUTVALUE3_I_DATA_0  = 8'h30,
    ADDR_OUTVALUE3_I_CTRL    = 8'h34,
    ADDR_OUTVALUE3_O_DATA_0  = 8'h38,
    ADDR_OUTVALUE3_O_CTRL    = 8'h3c,
    ADDR_OUTVALUE4_I_DATA_0  = 8'h40,
    ADDR_OUTVALUE4_I_CTRL    = 8'h44,
    ADDR_OUTVALUE4_O_DATA_0  = 8'h48,
    ADDR_OUTVALUE4_O_CTRL    = 8'h4c,
    ADDR_OUTVALUE5_I_DATA_0  = 8'h50,
    ADDR_OUTVALUE5_I_CTRL    = 8'h54,
    ADDR_OUTVALUE5_O_DATA_0  = 8'h58,
    ADDR_OUTVALUE5_O_CTRL    = 8'h5c,
    ADDR_OUTVALUE6_I_DATA_0  = 8'h60,
    ADDR_OUTVALUE6_I_CTRL    = 8'h64,
    ADDR_OUTVALUE6_O_DATA_0  = 8'h68,
    ADDR_OUTVALUE6_O_CTRL    = 8'h6c,
    ADDR_OUTVALUE7_I_DATA_0  = 8'h70,
    ADDR_OUTVALUE7_I_CTRL    = 8'h74,
    ADDR_OUTVALUE7_O_DATA_0  = 8'h78,
    ADDR_OUTVALUE7_O_CTRL    = 8'h7c,
    ADDR_OUTVALUE8_I_DATA_0  = 8'h80,
    ADDR_OUTVALUE8_I_CTRL    = 8'h84,
    ADDR_OUTVALUE8_O_DATA_0  = 8'h88,
    ADDR_OUTVALUE8_O_CTRL    = 8'h8c,
    ADDR_OUTVALUE9_I_DATA_0  = 8'h90,
    ADDR_OUTVALUE9_I_CTRL    = 8'h94,
    ADDR_OUTVALUE9_O_DATA_0  = 8'h98,
    ADDR_OUTVALUE9_O_CTRL    = 8'h9c,
    ADDR_OUTVALUE10_I_DATA_0 = 8'ha0,
    ADDR_OUTVALUE10_I_CTRL   = 8'ha4,
    ADDR_OUTVALUE10_O_DATA_0 = 8'ha8,
    ADDR_OUTVALUE10_O_CTRL   = 8'hac,
    WRIDLE                   = 2'd0,
    WRDATA                   = 2'd1,
    WRRESP                   = 2'd2,
    WRRESET                  = 2'd3,
    RDIDLE                   = 2'd0,
    RDDATA                   = 2'd1,
    RDRESET                  = 2'd2,
    ADDR_BITS         = 8;

//------------------------Local signal-------------------
    reg  [1:0]                    wstate = WRRESET;
    reg  [1:0]                    wnext;
    reg  [ADDR_BITS-1:0]          waddr;
    wire [31:0]                   wmask;
    wire                          aw_hs;
    wire                          w_hs;
    reg  [1:0]                    rstate = RDRESET;
    reg  [1:0]                    rnext;
    reg  [31:0]                   rdata;
    wire                          ar_hs;
    wire [ADDR_BITS-1:0]          raddr;
    // internal registers
    reg  [31:0]                   int_outValue1_i = 'b0;
    reg  [31:0]                   int_outValue1_o = 'b0;
    reg                           int_outValue1_o_ap_vld;
    reg  [31:0]                   int_outValue2_i = 'b0;
    reg  [31:0]                   int_outValue2_o = 'b0;
    reg                           int_outValue2_o_ap_vld;
    reg  [31:0]                   int_outValue3_i = 'b0;
    reg  [31:0]                   int_outValue3_o = 'b0;
    reg                           int_outValue3_o_ap_vld;
    reg  [31:0]                   int_outValue4_i = 'b0;
    reg  [31:0]                   int_outValue4_o = 'b0;
    reg                           int_outValue4_o_ap_vld;
    reg  [31:0]                   int_outValue5_i = 'b0;
    reg  [31:0]                   int_outValue5_o = 'b0;
    reg                           int_outValue5_o_ap_vld;
    reg  [31:0]                   int_outValue6_i = 'b0;
    reg  [31:0]                   int_outValue6_o = 'b0;
    reg                           int_outValue6_o_ap_vld;
    reg  [31:0]                   int_outValue7_i = 'b0;
    reg  [31:0]                   int_outValue7_o = 'b0;
    reg                           int_outValue7_o_ap_vld;
    reg  [31:0]                   int_outValue8_i = 'b0;
    reg  [31:0]                   int_outValue8_o = 'b0;
    reg                           int_outValue8_o_ap_vld;
    reg  [31:0]                   int_outValue9_i = 'b0;
    reg  [31:0]                   int_outValue9_o = 'b0;
    reg                           int_outValue9_o_ap_vld;
    reg  [31:0]                   int_outValue10_i = 'b0;
    reg  [31:0]                   int_outValue10_o = 'b0;
    reg                           int_outValue10_o_ap_vld;

//------------------------Instantiation------------------

//------------------------AXI write fsm------------------
assign AWREADY = (wstate == WRIDLE);
assign WREADY  = (wstate == WRDATA);
assign BRESP   = 2'b00;  // OKAY
assign BVALID  = (wstate == WRRESP);
assign wmask   = { {8{WSTRB[3]}}, {8{WSTRB[2]}}, {8{WSTRB[1]}}, {8{WSTRB[0]}} };
assign aw_hs   = AWVALID & AWREADY;
assign w_hs    = WVALID & WREADY;

// wstate
always @(posedge ACLK) begin
    if (ARESET)
        wstate <= WRRESET;
    else if (ACLK_EN)
        wstate <= wnext;
end

// wnext
always @(*) begin
    case (wstate)
        WRIDLE:
            if (AWVALID)
                wnext = WRDATA;
            else
                wnext = WRIDLE;
        WRDATA:
            if (WVALID)
                wnext = WRRESP;
            else
                wnext = WRDATA;
        WRRESP:
            if (BREADY)
                wnext = WRIDLE;
            else
                wnext = WRRESP;
        default:
            wnext = WRIDLE;
    endcase
end

// waddr
always @(posedge ACLK) begin
    if (ACLK_EN) begin
        if (aw_hs)
            waddr <= AWADDR[ADDR_BITS-1:0];
    end
end

//------------------------AXI read fsm-------------------
assign ARREADY = (rstate == RDIDLE);
assign RDATA   = rdata;
assign RRESP   = 2'b00;  // OKAY
assign RVALID  = (rstate == RDDATA);
assign ar_hs   = ARVALID & ARREADY;
assign raddr   = ARADDR[ADDR_BITS-1:0];

// rstate
always @(posedge ACLK) begin
    if (ARESET)
        rstate <= RDRESET;
    else if (ACLK_EN)
        rstate <= rnext;
end

// rnext
always @(*) begin
    case (rstate)
        RDIDLE:
            if (ARVALID)
                rnext = RDDATA;
            else
                rnext = RDIDLE;
        RDDATA:
            if (RREADY & RVALID)
                rnext = RDIDLE;
            else
                rnext = RDDATA;
        default:
            rnext = RDIDLE;
    endcase
end

// rdata
always @(posedge ACLK) begin
    if (ACLK_EN) begin
        if (ar_hs) begin
            rdata <= 1'b0;
            case (raddr)
                ADDR_OUTVALUE1_I_DATA_0: begin
                    rdata <= int_outValue1_i[31:0];
                end
                ADDR_OUTVALUE1_O_DATA_0: begin
                    rdata <= int_outValue1_o[31:0];
                end
                ADDR_OUTVALUE1_O_CTRL: begin
                    rdata[0] <= int_outValue1_o_ap_vld;
                end
                ADDR_OUTVALUE2_I_DATA_0: begin
                    rdata <= int_outValue2_i[31:0];
                end
                ADDR_OUTVALUE2_O_DATA_0: begin
                    rdata <= int_outValue2_o[31:0];
                end
                ADDR_OUTVALUE2_O_CTRL: begin
                    rdata[0] <= int_outValue2_o_ap_vld;
                end
                ADDR_OUTVALUE3_I_DATA_0: begin
                    rdata <= int_outValue3_i[31:0];
                end
                ADDR_OUTVALUE3_O_DATA_0: begin
                    rdata <= int_outValue3_o[31:0];
                end
                ADDR_OUTVALUE3_O_CTRL: begin
                    rdata[0] <= int_outValue3_o_ap_vld;
                end
                ADDR_OUTVALUE4_I_DATA_0: begin
                    rdata <= int_outValue4_i[31:0];
                end
                ADDR_OUTVALUE4_O_DATA_0: begin
                    rdata <= int_outValue4_o[31:0];
                end
                ADDR_OUTVALUE4_O_CTRL: begin
                    rdata[0] <= int_outValue4_o_ap_vld;
                end
                ADDR_OUTVALUE5_I_DATA_0: begin
                    rdata <= int_outValue5_i[31:0];
                end
                ADDR_OUTVALUE5_O_DATA_0: begin
                    rdata <= int_outValue5_o[31:0];
                end
                ADDR_OUTVALUE5_O_CTRL: begin
                    rdata[0] <= int_outValue5_o_ap_vld;
                end
                ADDR_OUTVALUE6_I_DATA_0: begin
                    rdata <= int_outValue6_i[31:0];
                end
                ADDR_OUTVALUE6_O_DATA_0: begin
                    rdata <= int_outValue6_o[31:0];
                end
                ADDR_OUTVALUE6_O_CTRL: begin
                    rdata[0] <= int_outValue6_o_ap_vld;
                end
                ADDR_OUTVALUE7_I_DATA_0: begin
                    rdata <= int_outValue7_i[31:0];
                end
                ADDR_OUTVALUE7_O_DATA_0: begin
                    rdata <= int_outValue7_o[31:0];
                end
                ADDR_OUTVALUE7_O_CTRL: begin
                    rdata[0] <= int_outValue7_o_ap_vld;
                end
                ADDR_OUTVALUE8_I_DATA_0: begin
                    rdata <= int_outValue8_i[31:0];
                end
                ADDR_OUTVALUE8_O_DATA_0: begin
                    rdata <= int_outValue8_o[31:0];
                end
                ADDR_OUTVALUE8_O_CTRL: begin
                    rdata[0] <= int_outValue8_o_ap_vld;
                end
                ADDR_OUTVALUE9_I_DATA_0: begin
                    rdata <= int_outValue9_i[31:0];
                end
                ADDR_OUTVALUE9_O_DATA_0: begin
                    rdata <= int_outValue9_o[31:0];
                end
                ADDR_OUTVALUE9_O_CTRL: begin
                    rdata[0] <= int_outValue9_o_ap_vld;
                end
                ADDR_OUTVALUE10_I_DATA_0: begin
                    rdata <= int_outValue10_i[31:0];
                end
                ADDR_OUTVALUE10_O_DATA_0: begin
                    rdata <= int_outValue10_o[31:0];
                end
                ADDR_OUTVALUE10_O_CTRL: begin
                    rdata[0] <= int_outValue10_o_ap_vld;
                end
            endcase
        end
    end
end


//------------------------Register logic-----------------
assign outValue1_i  = int_outValue1_i;
assign outValue2_i  = int_outValue2_i;
assign outValue3_i  = int_outValue3_i;
assign outValue4_i  = int_outValue4_i;
assign outValue5_i  = int_outValue5_i;
assign outValue6_i  = int_outValue6_i;
assign outValue7_i  = int_outValue7_i;
assign outValue8_i  = int_outValue8_i;
assign outValue9_i  = int_outValue9_i;
assign outValue10_i = int_outValue10_i;
// int_outValue1_i[31:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue1_i[31:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_OUTVALUE1_I_DATA_0)
            int_outValue1_i[31:0] <= (WDATA[31:0] & wmask) | (int_outValue1_i[31:0] & ~wmask);
    end
end

// int_outValue1_o
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue1_o <= 0;
    else if (ACLK_EN) begin
        if (outValue1_o_ap_vld)
            int_outValue1_o <= outValue1_o;
    end
end

// int_outValue1_o_ap_vld
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue1_o_ap_vld <= 1'b0;
    else if (ACLK_EN) begin
        if (outValue1_o_ap_vld)
            int_outValue1_o_ap_vld <= 1'b1;
        else if (ar_hs && raddr == ADDR_OUTVALUE1_O_CTRL)
            int_outValue1_o_ap_vld <= 1'b0; // clear on read
    end
end

// int_outValue2_i[31:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue2_i[31:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_OUTVALUE2_I_DATA_0)
            int_outValue2_i[31:0] <= (WDATA[31:0] & wmask) | (int_outValue2_i[31:0] & ~wmask);
    end
end

// int_outValue2_o
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue2_o <= 0;
    else if (ACLK_EN) begin
        if (outValue2_o_ap_vld)
            int_outValue2_o <= outValue2_o;
    end
end

// int_outValue2_o_ap_vld
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue2_o_ap_vld <= 1'b0;
    else if (ACLK_EN) begin
        if (outValue2_o_ap_vld)
            int_outValue2_o_ap_vld <= 1'b1;
        else if (ar_hs && raddr == ADDR_OUTVALUE2_O_CTRL)
            int_outValue2_o_ap_vld <= 1'b0; // clear on read
    end
end

// int_outValue3_i[31:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue3_i[31:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_OUTVALUE3_I_DATA_0)
            int_outValue3_i[31:0] <= (WDATA[31:0] & wmask) | (int_outValue3_i[31:0] & ~wmask);
    end
end

// int_outValue3_o
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue3_o <= 0;
    else if (ACLK_EN) begin
        if (outValue3_o_ap_vld)
            int_outValue3_o <= outValue3_o;
    end
end

// int_outValue3_o_ap_vld
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue3_o_ap_vld <= 1'b0;
    else if (ACLK_EN) begin
        if (outValue3_o_ap_vld)
            int_outValue3_o_ap_vld <= 1'b1;
        else if (ar_hs && raddr == ADDR_OUTVALUE3_O_CTRL)
            int_outValue3_o_ap_vld <= 1'b0; // clear on read
    end
end

// int_outValue4_i[31:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue4_i[31:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_OUTVALUE4_I_DATA_0)
            int_outValue4_i[31:0] <= (WDATA[31:0] & wmask) | (int_outValue4_i[31:0] & ~wmask);
    end
end

// int_outValue4_o
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue4_o <= 0;
    else if (ACLK_EN) begin
        if (outValue4_o_ap_vld)
            int_outValue4_o <= outValue4_o;
    end
end

// int_outValue4_o_ap_vld
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue4_o_ap_vld <= 1'b0;
    else if (ACLK_EN) begin
        if (outValue4_o_ap_vld)
            int_outValue4_o_ap_vld <= 1'b1;
        else if (ar_hs && raddr == ADDR_OUTVALUE4_O_CTRL)
            int_outValue4_o_ap_vld <= 1'b0; // clear on read
    end
end

// int_outValue5_i[31:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue5_i[31:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_OUTVALUE5_I_DATA_0)
            int_outValue5_i[31:0] <= (WDATA[31:0] & wmask) | (int_outValue5_i[31:0] & ~wmask);
    end
end

// int_outValue5_o
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue5_o <= 0;
    else if (ACLK_EN) begin
        if (outValue5_o_ap_vld)
            int_outValue5_o <= outValue5_o;
    end
end

// int_outValue5_o_ap_vld
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue5_o_ap_vld <= 1'b0;
    else if (ACLK_EN) begin
        if (outValue5_o_ap_vld)
            int_outValue5_o_ap_vld <= 1'b1;
        else if (ar_hs && raddr == ADDR_OUTVALUE5_O_CTRL)
            int_outValue5_o_ap_vld <= 1'b0; // clear on read
    end
end

// int_outValue6_i[31:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue6_i[31:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_OUTVALUE6_I_DATA_0)
            int_outValue6_i[31:0] <= (WDATA[31:0] & wmask) | (int_outValue6_i[31:0] & ~wmask);
    end
end

// int_outValue6_o
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue6_o <= 0;
    else if (ACLK_EN) begin
        if (outValue6_o_ap_vld)
            int_outValue6_o <= outValue6_o;
    end
end

// int_outValue6_o_ap_vld
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue6_o_ap_vld <= 1'b0;
    else if (ACLK_EN) begin
        if (outValue6_o_ap_vld)
            int_outValue6_o_ap_vld <= 1'b1;
        else if (ar_hs && raddr == ADDR_OUTVALUE6_O_CTRL)
            int_outValue6_o_ap_vld <= 1'b0; // clear on read
    end
end

// int_outValue7_i[31:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue7_i[31:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_OUTVALUE7_I_DATA_0)
            int_outValue7_i[31:0] <= (WDATA[31:0] & wmask) | (int_outValue7_i[31:0] & ~wmask);
    end
end

// int_outValue7_o
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue7_o <= 0;
    else if (ACLK_EN) begin
        if (outValue7_o_ap_vld)
            int_outValue7_o <= outValue7_o;
    end
end

// int_outValue7_o_ap_vld
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue7_o_ap_vld <= 1'b0;
    else if (ACLK_EN) begin
        if (outValue7_o_ap_vld)
            int_outValue7_o_ap_vld <= 1'b1;
        else if (ar_hs && raddr == ADDR_OUTVALUE7_O_CTRL)
            int_outValue7_o_ap_vld <= 1'b0; // clear on read
    end
end

// int_outValue8_i[31:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue8_i[31:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_OUTVALUE8_I_DATA_0)
            int_outValue8_i[31:0] <= (WDATA[31:0] & wmask) | (int_outValue8_i[31:0] & ~wmask);
    end
end

// int_outValue8_o
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue8_o <= 0;
    else if (ACLK_EN) begin
        if (outValue8_o_ap_vld)
            int_outValue8_o <= outValue8_o;
    end
end

// int_outValue8_o_ap_vld
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue8_o_ap_vld <= 1'b0;
    else if (ACLK_EN) begin
        if (outValue8_o_ap_vld)
            int_outValue8_o_ap_vld <= 1'b1;
        else if (ar_hs && raddr == ADDR_OUTVALUE8_O_CTRL)
            int_outValue8_o_ap_vld <= 1'b0; // clear on read
    end
end

// int_outValue9_i[31:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue9_i[31:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_OUTVALUE9_I_DATA_0)
            int_outValue9_i[31:0] <= (WDATA[31:0] & wmask) | (int_outValue9_i[31:0] & ~wmask);
    end
end

// int_outValue9_o
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue9_o <= 0;
    else if (ACLK_EN) begin
        if (outValue9_o_ap_vld)
            int_outValue9_o <= outValue9_o;
    end
end

// int_outValue9_o_ap_vld
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue9_o_ap_vld <= 1'b0;
    else if (ACLK_EN) begin
        if (outValue9_o_ap_vld)
            int_outValue9_o_ap_vld <= 1'b1;
        else if (ar_hs && raddr == ADDR_OUTVALUE9_O_CTRL)
            int_outValue9_o_ap_vld <= 1'b0; // clear on read
    end
end

// int_outValue10_i[31:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue10_i[31:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_OUTVALUE10_I_DATA_0)
            int_outValue10_i[31:0] <= (WDATA[31:0] & wmask) | (int_outValue10_i[31:0] & ~wmask);
    end
end

// int_outValue10_o
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue10_o <= 0;
    else if (ACLK_EN) begin
        if (outValue10_o_ap_vld)
            int_outValue10_o <= outValue10_o;
    end
end

// int_outValue10_o_ap_vld
always @(posedge ACLK) begin
    if (ARESET)
        int_outValue10_o_ap_vld <= 1'b0;
    else if (ACLK_EN) begin
        if (outValue10_o_ap_vld)
            int_outValue10_o_ap_vld <= 1'b1;
        else if (ar_hs && raddr == ADDR_OUTVALUE10_O_CTRL)
            int_outValue10_o_ap_vld <= 1'b0; // clear on read
    end
end


//------------------------Memory logic-------------------

endmodule
