[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"HasComplexMemory.HasComplexMemory.memory_a",
    "fileName":"./mem",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"HasComplexMemory.HasComplexMemory.memory_b",
    "fileName":"./mem",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"HasComplexMemory.HasComplexMemory.memory_c",
    "fileName":"./mem",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/complex_memory_load"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~HasComplexMemory|HasComplexMemory>io_value_a",
    "sources":[
      "~HasComplexMemory|HasComplexMemory>io_address"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~HasComplexMemory|HasComplexMemory>io_value_c",
    "sources":[
      "~HasComplexMemory|HasComplexMemory>io_address"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~HasComplexMemory|HasComplexMemory>io_value_b",
    "sources":[
      "~HasComplexMemory|HasComplexMemory>io_address"
    ]
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"HasComplexMemory.HasComplexMemory",
    "name":"HasComplexMemory.HasComplexMemory.memory_a.v",
    "text":"module BindsTo_0_HasComplexMemory(\n  input        clock,\n  input        reset,\n  input  [2:0] io_address,\n  output [7:0] io_value_a,\n  output [7:0] io_value_b,\n  output       io_value_c\n);\n\ninitial begin\n  $readmemh(\"./mem_a\", HasComplexMemory.memory_a);\nend\n                      endmodule\n\nbind HasComplexMemory BindsTo_0_HasComplexMemory BindsTo_0_HasComplexMemory_Inst(.*);"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"HasComplexMemory.HasComplexMemory",
    "name":"HasComplexMemory.HasComplexMemory.memory_b.v",
    "text":"module BindsTo_1_HasComplexMemory(\n  input        clock,\n  input        reset,\n  input  [2:0] io_address,\n  output [7:0] io_value_a,\n  output [7:0] io_value_b,\n  output       io_value_c\n);\n\ninitial begin\n  $readmemh(\"./mem_b\", HasComplexMemory.memory_b);\nend\n                      endmodule\n\nbind HasComplexMemory BindsTo_1_HasComplexMemory BindsTo_1_HasComplexMemory_Inst(.*);"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"HasComplexMemory.HasComplexMemory",
    "name":"HasComplexMemory.HasComplexMemory.memory_c.v",
    "text":"module BindsTo_2_HasComplexMemory(\n  input        clock,\n  input        reset,\n  input  [2:0] io_address,\n  output [7:0] io_value_a,\n  output [7:0] io_value_b,\n  output       io_value_c\n);\n\ninitial begin\n  $readmemh(\"./mem_c\", HasComplexMemory.memory_c);\nend\n                      endmodule\n\nbind HasComplexMemory BindsTo_2_HasComplexMemory BindsTo_2_HasComplexMemory_Inst(.*);"
  }
]