{"Source Block": ["verilog-ethernet/rtl/ip_complete.v@238:248@HdlStmAssign", "assign arp_rx_eth_payload_tdata = input_eth_payload_tdata;\nassign arp_rx_eth_payload_tvalid = input_select_arp_reg & input_eth_payload_tvalid;\nassign arp_rx_eth_payload_tlast = input_eth_payload_tlast;\nassign arp_rx_eth_payload_tuser = input_eth_payload_tuser;\n\nassign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready;\n\nassign input_eth_payload_tready = (input_select_ip_reg & ip_rx_eth_payload_tready) |\n                                  (input_select_arp_reg & arp_rx_eth_payload_tready) |\n                                  input_select_none_reg;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_complete_64.v@244:254", "assign arp_rx_eth_dest_mac = input_eth_dest_mac;\nassign arp_rx_eth_src_mac = input_eth_src_mac;\nassign arp_rx_eth_type = 16'h0806;\nassign arp_rx_eth_payload_tdata = input_eth_payload_tdata;\nassign arp_rx_eth_payload_tkeep = input_eth_payload_tkeep;\nassign arp_rx_eth_payload_tvalid = input_select_arp_reg & input_eth_payload_tvalid;\nassign arp_rx_eth_payload_tlast = input_eth_payload_tlast;\nassign arp_rx_eth_payload_tuser = input_eth_payload_tuser;\n\nassign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready;\n\n"], ["verilog-ethernet/rtl/ip_complete.v@240:252", "assign arp_rx_eth_payload_tlast = input_eth_payload_tlast;\nassign arp_rx_eth_payload_tuser = input_eth_payload_tuser;\n\nassign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready;\n\nassign input_eth_payload_tready = (input_select_ip_reg & ip_rx_eth_payload_tready) |\n                                  (input_select_arp_reg & arp_rx_eth_payload_tready) |\n                                  input_select_none_reg;\n\n/*\n * Output arbiter\n */\neth_arb_mux_2\n"], ["verilog-ethernet/rtl/ip_complete.v@234:244", "assign arp_rx_eth_hdr_valid = input_select_arp & input_eth_hdr_valid;\nassign arp_rx_eth_dest_mac = input_eth_dest_mac;\nassign arp_rx_eth_src_mac = input_eth_src_mac;\nassign arp_rx_eth_type = 16'h0806;\nassign arp_rx_eth_payload_tdata = input_eth_payload_tdata;\nassign arp_rx_eth_payload_tvalid = input_select_arp_reg & input_eth_payload_tvalid;\nassign arp_rx_eth_payload_tlast = input_eth_payload_tlast;\nassign arp_rx_eth_payload_tuser = input_eth_payload_tuser;\n\nassign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready;\n\n"], ["verilog-ethernet/rtl/ip_complete_64.v@246:256", "assign arp_rx_eth_type = 16'h0806;\nassign arp_rx_eth_payload_tdata = input_eth_payload_tdata;\nassign arp_rx_eth_payload_tkeep = input_eth_payload_tkeep;\nassign arp_rx_eth_payload_tvalid = input_select_arp_reg & input_eth_payload_tvalid;\nassign arp_rx_eth_payload_tlast = input_eth_payload_tlast;\nassign arp_rx_eth_payload_tuser = input_eth_payload_tuser;\n\nassign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready;\n\nassign input_eth_payload_tready = (input_select_ip_reg & ip_rx_eth_payload_tready) |\n                                  (input_select_arp_reg & arp_rx_eth_payload_tready) |\n"], ["verilog-ethernet/rtl/ip_complete_64.v@248:258", "assign arp_rx_eth_payload_tkeep = input_eth_payload_tkeep;\nassign arp_rx_eth_payload_tvalid = input_select_arp_reg & input_eth_payload_tvalid;\nassign arp_rx_eth_payload_tlast = input_eth_payload_tlast;\nassign arp_rx_eth_payload_tuser = input_eth_payload_tuser;\n\nassign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready;\n\nassign input_eth_payload_tready = (input_select_ip_reg & ip_rx_eth_payload_tready) |\n                                  (input_select_arp_reg & arp_rx_eth_payload_tready) |\n                                  input_select_none_reg;\n\n"], ["verilog-ethernet/rtl/ip_complete_64.v@245:255", "assign arp_rx_eth_src_mac = input_eth_src_mac;\nassign arp_rx_eth_type = 16'h0806;\nassign arp_rx_eth_payload_tdata = input_eth_payload_tdata;\nassign arp_rx_eth_payload_tkeep = input_eth_payload_tkeep;\nassign arp_rx_eth_payload_tvalid = input_select_arp_reg & input_eth_payload_tvalid;\nassign arp_rx_eth_payload_tlast = input_eth_payload_tlast;\nassign arp_rx_eth_payload_tuser = input_eth_payload_tuser;\n\nassign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready;\n\nassign input_eth_payload_tready = (input_select_ip_reg & ip_rx_eth_payload_tready) |\n"], ["verilog-ethernet/rtl/ip_complete.v@233:243", "\nassign arp_rx_eth_hdr_valid = input_select_arp & input_eth_hdr_valid;\nassign arp_rx_eth_dest_mac = input_eth_dest_mac;\nassign arp_rx_eth_src_mac = input_eth_src_mac;\nassign arp_rx_eth_type = 16'h0806;\nassign arp_rx_eth_payload_tdata = input_eth_payload_tdata;\nassign arp_rx_eth_payload_tvalid = input_select_arp_reg & input_eth_payload_tvalid;\nassign arp_rx_eth_payload_tlast = input_eth_payload_tlast;\nassign arp_rx_eth_payload_tuser = input_eth_payload_tuser;\n\nassign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready;\n"], ["verilog-ethernet/rtl/ip_complete.v@235:245", "assign arp_rx_eth_dest_mac = input_eth_dest_mac;\nassign arp_rx_eth_src_mac = input_eth_src_mac;\nassign arp_rx_eth_type = 16'h0806;\nassign arp_rx_eth_payload_tdata = input_eth_payload_tdata;\nassign arp_rx_eth_payload_tvalid = input_select_arp_reg & input_eth_payload_tvalid;\nassign arp_rx_eth_payload_tlast = input_eth_payload_tlast;\nassign arp_rx_eth_payload_tuser = input_eth_payload_tuser;\n\nassign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready;\n\nassign input_eth_payload_tready = (input_select_ip_reg & ip_rx_eth_payload_tready) |\n"], ["verilog-ethernet/rtl/ip_complete.v@236:246", "assign arp_rx_eth_src_mac = input_eth_src_mac;\nassign arp_rx_eth_type = 16'h0806;\nassign arp_rx_eth_payload_tdata = input_eth_payload_tdata;\nassign arp_rx_eth_payload_tvalid = input_select_arp_reg & input_eth_payload_tvalid;\nassign arp_rx_eth_payload_tlast = input_eth_payload_tlast;\nassign arp_rx_eth_payload_tuser = input_eth_payload_tuser;\n\nassign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready;\n\nassign input_eth_payload_tready = (input_select_ip_reg & ip_rx_eth_payload_tready) |\n                                  (input_select_arp_reg & arp_rx_eth_payload_tready) |\n"], ["verilog-ethernet/rtl/ip_complete_64.v@250:262", "assign arp_rx_eth_payload_tlast = input_eth_payload_tlast;\nassign arp_rx_eth_payload_tuser = input_eth_payload_tuser;\n\nassign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready;\n\nassign input_eth_payload_tready = (input_select_ip_reg & ip_rx_eth_payload_tready) |\n                                  (input_select_arp_reg & arp_rx_eth_payload_tready) |\n                                  input_select_none_reg;\n\n/*\n * Output arbiter\n */\neth_arb_mux_64_2\n"]], "Diff Content": {"Delete": [[243, "assign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready;\n"]], "Add": [[243, "assign input_eth_hdr_ready = (input_select_ip & ip_rx_eth_hdr_ready) |\n"], [243, "                             (input_select_arp & arp_rx_eth_hdr_ready) |\n"], [243, "                             (input_select_none);\n"]]}}