Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Aug 22 10:24:11 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file iicComm2_wrapper_timing_summary_routed.rpt -rpx iicComm2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : iicComm2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.893        0.000                      0                33300        0.018        0.000                      0                33300        4.020        0.000                       0                 22553  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.893        0.000                      0                33300        0.018        0.000                      0                33300        4.020        0.000                       0                 22553  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 0.456ns (5.172%)  route 8.361ns (94.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.735     3.029    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X76Y46         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/Q
                         net (fo=66, routed)          8.361    11.846    iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_state283
    SLICE_X96Y127        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.768    12.947    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X96Y127        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[27]/C
                         clock pessimism              0.115    13.062    
                         clock uncertainty           -0.154    12.908    
    SLICE_X96Y127        FDRE (Setup_fdre_C_CE)      -0.169    12.739    iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[27]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 0.456ns (5.179%)  route 8.348ns (94.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 12.950 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.735     3.029    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X76Y46         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/Q
                         net (fo=66, routed)          8.348    11.833    iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_state283
    SLICE_X104Y128       FDRE                                         r  iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.771    12.950    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X104Y128       FDRE                                         r  iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[23]/C
                         clock pessimism              0.115    13.065    
                         clock uncertainty           -0.154    12.911    
    SLICE_X104Y128       FDRE (Setup_fdre_C_CE)      -0.169    12.742    iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[23]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 0.456ns (5.179%)  route 8.348ns (94.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 12.950 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.735     3.029    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X76Y46         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/Q
                         net (fo=66, routed)          8.348    11.833    iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_state283
    SLICE_X104Y128       FDRE                                         r  iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.771    12.950    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X104Y128       FDRE                                         r  iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[24]/C
                         clock pessimism              0.115    13.065    
                         clock uncertainty           -0.154    12.911    
    SLICE_X104Y128       FDRE (Setup_fdre_C_CE)      -0.169    12.742    iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[24]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 0.456ns (5.199%)  route 8.316ns (94.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 12.953 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.735     3.029    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X76Y46         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/Q
                         net (fo=66, routed)          8.316    11.801    iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_state283
    SLICE_X90Y114        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.774    12.953    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X90Y114        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[52]/C
                         clock pessimism              0.115    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X90Y114        FDRE (Setup_fdre_C_CE)      -0.169    12.745    iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[52]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 1.992ns (22.856%)  route 6.724ns (77.144%))
  Logic Levels:           10  (LUT2=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.746     3.040    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y41         FDRE                                         r  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518     3.558 f  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.227    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X30Y41         LUT4 (Prop_lut4_I0_O)        0.124     4.351 f  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.324     4.676    iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.124     4.800 r  iicComm2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.608     5.408    iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X28Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.532 f  iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.633     6.165    iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.150     6.315 r  iicComm2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.725     7.040    iicComm2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.332     7.372 r  iicComm2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.393     7.765    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X35Y49         LUT4 (Prop_lut4_I1_O)        0.124     7.889 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.347     9.237    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WVALID_Dummy_reg[0]
    SLICE_X75Y49         LUT5 (Prop_lut5_I3_O)        0.124     9.361 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.755    10.116    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X67Y52         LUT2 (Prop_lut2_I0_O)        0.124    10.240 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.824    11.064    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X80Y54         LUT2 (Prop_lut2_I1_O)        0.124    11.188 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_2__0/O
                         net (fo=1, routed)           0.444    11.632    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_2__0_n_0
    SLICE_X80Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.756 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__3/O
                         net (fo=1, routed)           0.000    11.756    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__3_n_0
    SLICE_X80Y54         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.545    12.724    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X80Y54         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X80Y54         FDRE (Setup_fdre_C_D)        0.029    12.714    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -11.756    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 0.456ns (5.232%)  route 8.260ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 12.951 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.735     3.029    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X79Y46         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/Q
                         net (fo=65, routed)          8.260    11.745    iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_state209
    SLICE_X104Y129       FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.772    12.951    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X104Y129       FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[22]/C
                         clock pessimism              0.115    13.066    
                         clock uncertainty           -0.154    12.912    
    SLICE_X104Y129       FDRE (Setup_fdre_C_CE)      -0.169    12.743    iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[22]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 0.456ns (5.232%)  route 8.260ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 12.951 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.735     3.029    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X79Y46         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/Q
                         net (fo=65, routed)          8.260    11.745    iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_state209
    SLICE_X104Y129       FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.772    12.951    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X104Y129       FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[23]/C
                         clock pessimism              0.115    13.066    
                         clock uncertainty           -0.154    12.912    
    SLICE_X104Y129       FDRE (Setup_fdre_C_CE)      -0.169    12.743    iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[23]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 0.456ns (5.270%)  route 8.197ns (94.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.735     3.029    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X76Y46         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y46         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[282]/Q
                         net (fo=66, routed)          8.197    11.682    iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_state283
    SLICE_X86Y118        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.710    12.889    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X86Y118        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[19]/C
                         clock pessimism              0.115    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X86Y118        FDRE (Setup_fdre_C_CE)      -0.169    12.681    iicComm2_i/iiccomm2_0/inst/pressure_1_reg_2498_reg[19]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 0.456ns (5.245%)  route 8.238ns (94.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 12.948 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.735     3.029    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X79Y46         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/Q
                         net (fo=65, routed)          8.238    11.723    iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_state209
    SLICE_X104Y127       FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.769    12.948    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X104Y127       FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[26]/C
                         clock pessimism              0.115    13.063    
                         clock uncertainty           -0.154    12.909    
    SLICE_X104Y127       FDRE (Setup_fdre_C_CE)      -0.169    12.740    iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[26]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 0.456ns (5.245%)  route 8.238ns (94.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 12.948 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.735     3.029    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X79Y46         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y46         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_reg[208]/Q
                         net (fo=65, routed)          8.238    11.723    iicComm2_i/iiccomm2_0/inst/ap_CS_fsm_state209
    SLICE_X104Y127       FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       1.769    12.948    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X104Y127       FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[28]/C
                         clock pessimism              0.115    13.063    
                         clock uncertainty           -0.154    12.909    
    SLICE_X104Y127       FDRE (Setup_fdre_C_CE)      -0.169    12.740    iicComm2_i/iiccomm2_0/inst/tmp_46_reg_2483_reg[28]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  1.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iic_addr_1_read_reg_2143_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.208%)  route 0.159ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.553     0.889    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X50Y33         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iic_addr_1_read_reg_2143_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  iicComm2_i/iiccomm2_0/inst/iic_addr_1_read_reg_2143_reg[28]/Q
                         net (fo=1, routed)           0.159     1.196    iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/iic_addr_1_read_reg_2143_reg[31][28]
    SLICE_X49Y33         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.822     1.188    iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/ap_clk
    SLICE_X49Y33         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[28]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y33         FDRE (Hold_fdre_C_D)         0.025     1.178    iicComm2_i/iiccomm2_0/inst/iiccomm2_AXILiteS_s_axi_U/int_empty_pirq_outValue_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iic_addr_67_read_reg_2212_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/sensorData_U/iiccomm2_sensorData_ram_U/ram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.580     0.916    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X54Y38         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iic_addr_67_read_reg_2212_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.148     1.064 r  iicComm2_i/iiccomm2_0/inst/iic_addr_67_read_reg_2212_reg[5]/Q
                         net (fo=1, routed)           0.171     1.235    iicComm2_i/iiccomm2_0/inst/sensorData_U/iiccomm2_sensorData_ram_U/Q[5]
    RAMB36_X3Y7          RAMB36E1                                     r  iicComm2_i/iiccomm2_0/inst/sensorData_U/iiccomm2_sensorData_ram_U/ram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.887     1.253    iicComm2_i/iiccomm2_0/inst/sensorData_U/iiccomm2_sensorData_ram_U/ap_clk
    RAMB36_X3Y7          RAMB36E1                                     r  iicComm2_i/iiccomm2_0/inst/sensorData_U/iiccomm2_sensorData_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.971    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     1.213    iicComm2_i/iiccomm2_0/inst/sensorData_U/iiccomm2_sensorData_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.100%)  route 0.201ns (51.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.627     0.963    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X53Y118        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17][10]/Q
                         net (fo=3, routed)           0.201     1.305    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17]__0__0[10]
    SLICE_X49Y117        LUT3 (Prop_lut3_I0_O)        0.045     1.350 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp[18][11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.350    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp[18][11]_i_1__0_n_0
    SLICE_X49Y117        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.902     1.268    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X49Y117        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][11]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.092     1.321    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][11]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.427%)  route 0.217ns (60.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.563     0.899    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X45Y48         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[35]/Q
                         net (fo=1, routed)           0.217     1.256    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/tmp_strb[3]
    SLICE_X51Y49         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.826     1.192    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/ap_clk
    SLICE_X51Y49         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[3]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.070     1.227    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.133%)  route 0.200ns (51.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.624     0.960    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X53Y122        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17][32]/Q
                         net (fo=3, routed)           0.200     1.301    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17]__0__0[32]
    SLICE_X49Y122        LUT3 (Prop_lut3_I0_O)        0.045     1.346 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp[18][33]_i_1__0/O
                         net (fo=1, routed)           0.000     1.346    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp[18][33]_i_1__0_n_0
    SLICE_X49Y122        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.897     1.263    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X49Y122        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][33]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X49Y122        FDRE (Hold_fdre_C_D)         0.092     1.316    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][33]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_uitodp_3cud_U2/iiccomm2_ap_uitodp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/tmp_57_reg_2550_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.305%)  route 0.206ns (55.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.545     0.881    iicComm2_i/iiccomm2_0/inst/iiccomm2_uitodp_3cud_U2/iiccomm2_ap_uitodp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X50Y81         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_uitodp_3cud_U2/iiccomm2_ap_uitodp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_uitodp_3cud_U2/iiccomm2_ap_uitodp_6_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/Q
                         net (fo=1, routed)           0.206     1.251    iicComm2_i/iiccomm2_0/inst/grp_fu_1111_p1[53]
    SLICE_X49Y84         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_57_reg_2550_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.818     1.184    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X49Y84         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_57_reg_2550_reg[53]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.070     1.219    iicComm2_i/iiccomm2_0/inst/tmp_57_reg_2550_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/tmp_14_reg_2332_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/tmp_30_reg_2337_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.288ns (69.484%)  route 0.126ns (30.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.607     0.943    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X90Y50         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_14_reg_2332_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y50         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  iicComm2_i/iiccomm2_0/inst/tmp_14_reg_2332_reg[36]/Q
                         net (fo=2, routed)           0.126     1.233    iicComm2_i/iiccomm2_0/inst/tmp_14_reg_2332[36]
    SLICE_X93Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.357 r  iicComm2_i/iiccomm2_0/inst/tmp_30_reg_2337_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.357    iicComm2_i/iiccomm2_0/inst/tmp_15_fu_1586_p2[37]
    SLICE_X93Y49         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_30_reg_2337_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.883     1.249    iicComm2_i/iiccomm2_0/inst/ap_clk
    SLICE_X93Y49         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/tmp_30_reg_2337_reg[26]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X93Y49         FDRE (Hold_fdre_C_D)         0.105     1.324    iicComm2_i/iiccomm2_0/inst/tmp_30_reg_2337_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.127%)  route 0.209ns (52.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.626     0.962    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X53Y119        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17][18]/Q
                         net (fo=3, routed)           0.209     1.312    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17]__0__0[18]
    SLICE_X49Y119        LUT3 (Prop_lut3_I0_O)        0.045     1.357 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp[18][19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.357    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp[18][19]_i_1__0_n_0
    SLICE_X49Y119        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.900     1.266    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X49Y119        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][19]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X49Y119        FDRE (Hold_fdre_C_D)         0.092     1.319    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][19]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.127%)  route 0.209ns (52.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.624     0.960    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X53Y121        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17][26]/Q
                         net (fo=3, routed)           0.209     1.310    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[16].remd_tmp_reg[17]__0__0[26]
    SLICE_X49Y121        LUT3 (Prop_lut3_I0_O)        0.045     1.355 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp[18][27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.355    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp[18][27]_i_1__0_n_0
    SLICE_X49Y121        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.898     1.264    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/ap_clk
    SLICE_X49Y121        FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][27]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X49Y121        FDRE (Hold_fdre_C_D)         0.092     1.317    iicComm2_i/iiccomm2_0/inst/iiccomm2_udiv_64nqcK_U16/iiccomm2_udiv_64nqcK_div_U/iiccomm2_udiv_64nqcK_div_u_0/loop[17].remd_tmp_reg[18][27]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.918%)  route 0.221ns (61.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.563     0.899    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X45Y48         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[34]/Q
                         net (fo=1, routed)           0.221     1.261    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/tmp_strb[2]
    SLICE_X51Y49         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22556, routed)       0.826     1.192    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/ap_clk
    SLICE_X51Y49         FDRE                                         r  iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[2]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.066     1.223    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iicComm2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y16    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y16    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y18    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y18    iicComm2_i/iiccomm2_0/inst/iiccomm2_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7     iicComm2_i/iiccomm2_0/inst/sensorData_U/iiccomm2_sensorData_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7     iicComm2_i/iiccomm2_0/inst/sensorData_U/iiccomm2_sensorData_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  iicComm2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y33     iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_14nstde_U19/iiccomm2_mul_14nstde_MulnS_8_U/buff3_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y33     iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nsmb6_U12/iiccomm2_mul_17nsmb6_MulnS_5_U/buff4_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y14     iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_29s_dEe_U3/iiccomm2_mul_29s_dEe_MulnS_0_U/buff2_reg__0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y78    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[13]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y78    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[14]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y78    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[15]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y78    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[16]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y81    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[25]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y81    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[26]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y81    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[27]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y81    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[28]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y81    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[29]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y81    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[30]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y84    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[33]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y84    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[34]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y84    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[35]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y84    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[36]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y80    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[37]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y80    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[38]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y80    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[39]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y80    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[40]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y80    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[41]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y80    iicComm2_i/iiccomm2_0/inst/iiccomm2_mul_17nssc4_U18/iiccomm2_mul_17nssc4_MulnS_7_U/buff9_reg[42]_srl5/CLK



