// Seed: 3218598353
module module_0;
  tri id_1;
  logic [1 : -1] id_2;
  assign id_1 = 1;
  if ("" + (1) - 1'b0) begin : LABEL_0
    wire id_3;
  end else begin : LABEL_1
    logic id_4[-1 : -1] = id_1;
  end
  genvar id_5;
endmodule
module module_1 #(
    parameter id_8 = 32'd45
) (
    input tri0 id_0,
    output supply1 id_1,
    output logic id_2,
    input wire id_3,
    output logic id_4,
    input wire id_5,
    output uwire id_6,
    input wire id_7,
    input tri _id_8,
    input supply1 id_9,
    input uwire id_10,
    input tri id_11,
    output uwire id_12,
    output wand id_13,
    output wand id_14
);
  logic [id_8 : -1] id_16;
  ;
  always
    if (-1)
      assume (1);
      else begin : LABEL_0
        id_2 = 1;
      end
  module_0 modCall_1 ();
  always begin : LABEL_1
    id_4 <= id_10;
  end
endmodule
