// Seed: 2402786937
module module_0 (
    input wand id_0,
    input wire id_1,
    input tri  id_2
);
  wire id_4;
  wire id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri id_2,
    input wor id_3
);
  assign id_5 = 1;
  assign id_5 = 1;
  assign id_5 = 1;
  assign id_5 = id_3;
  wire id_6;
  assign id_5 = id_5;
  module_0(
      id_2, id_0, id_2
  );
  assign id_5 = id_5;
  reg id_7 = 1'd0;
  assign #id_8 id_6 = id_6;
  always @(*) begin
    id_7 <= 1;
  end
endmodule
