/*
 *  Copyright (C) 2017-2022 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
/**
 * \ingroup TISCI
 * \defgroup tisci_devices tisci_devices
 *
 * DMSC controls the power management, security and resource management
 * of the device.
 *
 *
 * @{
 */
/**
 *
 *  \brief  This file contains:
 *
 *          WARNING!!: Autogenerated file from SYSFW. DO NOT MODIFY!!
 * Data version: 220615_194547
 *
 */
#ifndef SOC_TISCI_DEVICES_H
#define SOC_TISCI_DEVICES_H

#define TISCI_DEV_MCU_ADC12FC_16FFC0 0
#define TISCI_DEV_MCU_ADC12FC_16FFC1 1
#define TISCI_DEV_ATL0 2
#define TISCI_DEV_C71X_0_PBIST_VD 3
#define TISCI_DEV_C71X_1_PBIST_VD 5
#define TISCI_DEV_COMPUTE_CLUSTER0 6
#define TISCI_DEV_A72SS0 7
#define TISCI_DEV_A72SS1 8
#define TISCI_DEV_A72SS0_CORE0 9
#define TISCI_DEV_A72SS0_CORE1 10
#define TISCI_DEV_A72SS0_CORE2 11
#define TISCI_DEV_A72SS0_CORE3 12
#define TISCI_DEV_A72SS1_CORE0 13
#define TISCI_DEV_A72SS1_CORE1 14
#define TISCI_DEV_A72SS1_CORE2 15
#define TISCI_DEV_A72SS1_CORE3 16
#define TISCI_DEV_COMPUTE_CLUSTER0_AC71_4_DFT_EMBED_PBIST_0 17
#define TISCI_DEV_COMPUTE_CLUSTER0_AC71_5_DFT_EMBED_PBIST_0 18
#define TISCI_DEV_COMPUTE_CLUSTER0_AC71_6_DFT_EMBED_PBIST_0 19
#define TISCI_DEV_COMPUTE_CLUSTER0_AC71_7_DFT_EMBED_PBIST_0 20
#define TISCI_DEV_COMPUTE_CLUSTER0_ARM0_DFT_EMBED_PBIST_0 21
#define TISCI_DEV_WKUP_SMS0 22
#define TISCI_DEV_COMPUTE_CLUSTER0_ARM0_DFT_EMBED_PBIST_1 23
#define TISCI_DEV_COMPUTE_CLUSTER0_ARM1_DFT_EMBED_PBIST_0 24
#define TISCI_DEV_COMPUTE_CLUSTER0_ARM1_DFT_EMBED_PBIST_1 25
#define TISCI_DEV_COMPUTE_CLUSTER0_AW4_MSMC_DFT_EMBED_PBIST_0 26
#define TISCI_DEV_COMPUTE_CLUSTER0_AW5_MSMC_DFT_EMBED_PBIST_0 27
#define TISCI_DEV_COMPUTE_CLUSTER0_AW6_MSMC_DFT_EMBED_PBIST_0 28
#define TISCI_DEV_COMPUTE_CLUSTER0_AW7_MSMC_DFT_EMBED_PBIST_0 29
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS0 30
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS0_CORE0 31
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS0_MMA_0 32
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS1 33
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS1_CORE0 34
#define TISCI_DEV_MCU_TIMER0 35
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS1_MMA_0 36
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS2 37
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS2_CORE0 38
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS2_MMA_0 39
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS3 40
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS3_CORE0 41
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS3_MMA_0 42
#define TISCI_DEV_COMPUTE_CLUSTER0_CFG_WRAP_0 43
#define TISCI_DEV_COMPUTE_CLUSTER0_CLEC 44
#define TISCI_DEV_COMPUTE_CLUSTER0_CORE_CORE 45
#define TISCI_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF_0 46
#define TISCI_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF_1 47
#define TISCI_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF_2 48
#define TISCI_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF_3 49
#define TISCI_DEV_COMPUTE_CLUSTER0_DEBUG_WRAP_0 50
#define TISCI_DEV_COMPUTE_CLUSTER0_DIVH2_DIVH_0 51
#define TISCI_DEV_COMPUTE_CLUSTER0_DIVH2_DIVH_1 52
#define TISCI_DEV_COMPUTE_CLUSTER0_DIVP_TFT_0 53
#define TISCI_DEV_COMPUTE_CLUSTER0_DIVP_TFT_1 54
#define TISCI_DEV_COMPUTE_CLUSTER0_DMSC_WRAP_0 55
#define TISCI_DEV_COMPUTE_CLUSTER0_EN_MSMC_DOMAIN_0 57
#define TISCI_DEV_COMPUTE_CLUSTER0_GIC500SS 58
#define TISCI_DEV_COMPUTE_CLUSTER0_MSMC2_WRAP_0 59
#define TISCI_DEV_COMPUTE_CLUSTER0_MSMC_DFT_EMBED_PBIST_0 60
#define TISCI_DEV_GTC0 61
#define TISCI_DEV_CPSW1 62
#define TISCI_DEV_MCU_CPSW0 63
#define TISCI_DEV_CPSW_9XUSS_J7AM0 64
#define TISCI_DEV_CPT2_AGGR1 65
#define TISCI_DEV_CPT2_AGGR5 66
#define TISCI_DEV_CPT2_AGGR2 67
#define TISCI_DEV_CPT2_AGGR4 68
#define TISCI_DEV_CPT2_AGGR3 69
#define TISCI_DEV_CPT2_AGGR0 70
#define TISCI_DEV_MCU_CPT2_AGGR0 71
#define TISCI_DEV_CSI_RX_IF0 72
#define TISCI_DEV_CSI_RX_IF1 73
#define TISCI_DEV_CSI_RX_IF2 74
#define TISCI_DEV_CSI_TX_IF_V2_0 75
#define TISCI_DEV_CSI_TX_IF_V2_1 76
#define TISCI_DEV_STM0 77
#define TISCI_DEV_DCC0 78
#define TISCI_DEV_DCC1 79
#define TISCI_DEV_DCC2 80
#define TISCI_DEV_DCC3 81
#define TISCI_DEV_DCC4 82
#define TISCI_DEV_DCC5 83
#define TISCI_DEV_DCC6 84
#define TISCI_DEV_DCC7 85
#define TISCI_DEV_DCC8 86
#define TISCI_DEV_DCC9 87
#define TISCI_DEV_MCU_DCC0 88
#define TISCI_DEV_MCU_DCC1 89
#define TISCI_DEV_MCU_DCC2 90
#define TISCI_DEV_DEBUGSS_WRAP0 91
#define TISCI_DEV_DMPAC0 92
#define TISCI_DEV_DMPAC0_CTSET_0 93
#define TISCI_DEV_DMPAC0_INTD_0 94
#define TISCI_DEV_DMPAC0_UTC_0 95
#define TISCI_DEV_DMPAC0_SDE_0 96
#define TISCI_DEV_TIMER0 97
#define TISCI_DEV_TIMER1 98
#define TISCI_DEV_TIMER2 99
#define TISCI_DEV_TIMER3 100
#define TISCI_DEV_TIMER4 101
#define TISCI_DEV_TIMER5 102
#define TISCI_DEV_TIMER6 103
#define TISCI_DEV_TIMER7 104
#define TISCI_DEV_TIMER8 105
#define TISCI_DEV_TIMER9 106
#define TISCI_DEV_TIMER10 107
#define TISCI_DEV_TIMER11 108
#define TISCI_DEV_TIMER12 109
#define TISCI_DEV_TIMER13 110
#define TISCI_DEV_TIMER14 111
#define TISCI_DEV_TIMER15 112
#define TISCI_DEV_TIMER16 113
#define TISCI_DEV_TIMER17 114
#define TISCI_DEV_TIMER18 115
#define TISCI_DEV_TIMER19 116
#define TISCI_DEV_MCU_TIMER1 117
#define TISCI_DEV_MCU_TIMER2 118
#define TISCI_DEV_MCU_TIMER3 119
#define TISCI_DEV_MCU_TIMER4 120
#define TISCI_DEV_MCU_TIMER5 121
#define TISCI_DEV_MCU_TIMER6 122
#define TISCI_DEV_MCU_TIMER7 123
#define TISCI_DEV_MCU_TIMER8 124
#define TISCI_DEV_MCU_TIMER9 125
#define TISCI_DEV_ECAP0 126
#define TISCI_DEV_ECAP1 127
#define TISCI_DEV_ECAP2 128
#define TISCI_DEV_ELM0 130
#define TISCI_DEV_EMIF_DATA_0_VD 131
#define TISCI_DEV_EMIF_DATA_1_VD 132
#define TISCI_DEV_EMIF_DATA_2_VD 133
#define TISCI_DEV_EMIF_DATA_3_VD 139
#define TISCI_DEV_MMCSD0 140
#define TISCI_DEV_MMCSD1 141
#define TISCI_DEV_EQEP0 142
#define TISCI_DEV_EQEP1 143
#define TISCI_DEV_EQEP2 144
#define TISCI_DEV_ESM0 145
#define TISCI_DEV_UART0 146
#define TISCI_DEV_WKUP_ESM0 147
#define TISCI_DEV_MCU_ESM0 148
#define TISCI_DEV_MCU_UART0 149
#define TISCI_DEV_FFI_MAIN_AC_CBASS_VD 150
#define TISCI_DEV_FFI_MAIN_AC_QM_CBASS_VD 151
#define TISCI_DEV_FFI_MAIN_HC_CBASS_VD 152
#define TISCI_DEV_FFI_MAIN_INFRA_CBASS_VD 153
#define TISCI_DEV_FFI_MAIN_IP_CBASS_VD 154
#define TISCI_DEV_FFI_MAIN_RC_CBASS_VD 155
#define TISCI_DEV_MCU_FSS0 156
#define TISCI_DEV_BOARD0 157
#define TISCI_DEV_MCU_FSS0_FSAS_0 158
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0 160
#define TISCI_DEV_MCU_FSS0_OSPI_0 161
#define TISCI_DEV_MCU_FSS0_OSPI_1 162
#define TISCI_DEV_GPIO0 163
#define TISCI_DEV_GPIO2 164
#define TISCI_DEV_GPIO4 165
#define TISCI_DEV_GPIO6 166
#define TISCI_DEV_WKUP_GPIO0 167
#define TISCI_DEV_WKUP_GPIO1 168
#define TISCI_DEV_GPMC0 169
#define TISCI_DEV_MCU_I3C0 170
#define TISCI_DEV_MCU_I3C1 171
#define TISCI_DEV_LED0 172
#define TISCI_DEV_MAIN2MCU_LVL_INTRTR0 173
#define TISCI_DEV_MAIN2MCU_PLS_INTRTR0 174
#define TISCI_DEV_WKUP_PORZ_SYNC0 175
#define TISCI_DEV_TIMESYNC_INTRTR0 176
#define TISCI_DEV_WKUP_GPIOMUX_INTRTR0 177
#define TISCI_DEV_WKUP_PSC0 178
#define TISCI_DEV_J7AEP_GPU_BXS464_WRAP0 179
#define TISCI_DEV_J7AEP_GPU_BXS464_WRAP0_DFT_EMBED_PBIST_0 180
#define TISCI_DEV_J7AEP_GPU_BXS464_WRAP0_GPU_SS_0 181
#define TISCI_DEV_J7AEP_GPU_BXS464_WRAP0_GPUCORE_0 182
#define TISCI_DEV_J7AM_32_64_ATB_FUNNEL0 183
#define TISCI_DEV_J7AM_32_64_ATB_FUNNEL1 184
#define TISCI_DEV_J7AM_32_64_ATB_FUNNEL2 185
#define TISCI_DEV_AGGR_ATB0 186
#define TISCI_DEV_J7AM_BOLT_PGD0 187
#define TISCI_DEV_J7AM_BOLT_PSC_WRAP0 188
#define TISCI_DEV_CSI_PSILSS0 189
#define TISCI_DEV_DEBUGSUSPENDRTR0 190
#define TISCI_DEV_DDR0 191
#define TISCI_DEV_DDR1 192
#define TISCI_DEV_DDR2 193
#define TISCI_DEV_DDR3 194
#define TISCI_DEV_DMPAC_VPAC_PSILSS0 195
#define TISCI_DEV_J7AM_HWA_ATB_FUNNEL0 197
#define TISCI_DEV_J7AM_MAIN_16FF0 199
#define TISCI_DEV_PSC0 201
#define TISCI_DEV_J7AM_PULSAR_ATB_FUNNEL0 206
#define TISCI_DEV_SA2_CPSW_PSILSS0 207
#define TISCI_DEV_WKUP_J7AM_WAKEUP_16FF0 208
#define TISCI_DEV_GPIOMUX_INTRTR0 209
#define TISCI_DEV_CMPEVENT_INTRTR0 210
#define TISCI_DEV_WKUP_DDPA0 211
#define TISCI_DEV_DPHY_RX0 212
#define TISCI_DEV_DPHY_RX1 213
#define TISCI_DEV_DPHY_RX2 214
#define TISCI_DEV_DSS_DSI0 215
#define TISCI_DEV_DSS_DSI1 216
#define TISCI_DEV_DSS_EDP0 217
#define TISCI_DEV_DSS0 218
#define TISCI_DEV_EPWM0 219
#define TISCI_DEV_EPWM1 220
#define TISCI_DEV_EPWM2 221
#define TISCI_DEV_EPWM3 222
#define TISCI_DEV_EPWM4 223
#define TISCI_DEV_EPWM5 224
#define TISCI_DEV_PBIST7 225
#define TISCI_DEV_PBIST5 226
#define TISCI_DEV_PBIST11 227
#define TISCI_DEV_PBIST15 228
#define TISCI_DEV_PBIST8 229
#define TISCI_DEV_PBIST13 230
#define TISCI_DEV_PBIST3 231
#define TISCI_DEV_PBIST0 232
#define TISCI_DEV_PBIST1 233
#define TISCI_DEV_PBIST4 234
#define TISCI_DEV_PBIST2 235
#define TISCI_DEV_PBIST10 236
#define TISCI_DEV_PBIST14 237
#define TISCI_DEV_MCU_PBIST0 238
#define TISCI_DEV_MCU_PBIST1 239
#define TISCI_DEV_MCU_PBIST2 240
#define TISCI_DEV_CODEC0 241
#define TISCI_DEV_CODEC1 242
#define TISCI_DEV_WKUP_VTM0 243
#define TISCI_DEV_MAIN2WKUPMCU_VD 244
#define TISCI_DEV_MCAN0 245
#define TISCI_DEV_MCAN1 246
#define TISCI_DEV_MCAN2 247
#define TISCI_DEV_MCAN3 248
#define TISCI_DEV_MCAN4 249
#define TISCI_DEV_MCAN5 250
#define TISCI_DEV_MCAN6 251
#define TISCI_DEV_MCAN7 252
#define TISCI_DEV_MCAN8 253
#define TISCI_DEV_MCAN9 254
#define TISCI_DEV_MCAN10 255
#define TISCI_DEV_MCAN11 256
#define TISCI_DEV_MCAN12 257
#define TISCI_DEV_MCAN13 258
#define TISCI_DEV_MCAN14 259
#define TISCI_DEV_MCAN15 260
#define TISCI_DEV_MCAN16 261
#define TISCI_DEV_MCAN17 262
#define TISCI_DEV_MCU_MCAN0 263
#define TISCI_DEV_MCU_MCAN1 264
#define TISCI_DEV_MCASP0 265
#define TISCI_DEV_MCASP1 266
#define TISCI_DEV_MCASP2 267
#define TISCI_DEV_MCASP3 268
#define TISCI_DEV_MCASP4 269
#define TISCI_DEV_I2C0 270
#define TISCI_DEV_I2C1 271
#define TISCI_DEV_I2C2 272
#define TISCI_DEV_I2C3 273
#define TISCI_DEV_I2C4 274
#define TISCI_DEV_I2C5 275
#define TISCI_DEV_I2C6 276
#define TISCI_DEV_MCU_I2C0 277
#define TISCI_DEV_MCU_I2C1 278
#define TISCI_DEV_WKUP_I2C0 279
#define TISCI_DEV_NAVSS0 280
#define TISCI_DEV_NAVSS0_BCDMA_0 281
#define TISCI_DEV_NAVSS0_CPTS_0 282
#define TISCI_DEV_NAVSS0_INTR_0 283
#define TISCI_DEV_NAVSS0_MAILBOX1_0 284
#define TISCI_DEV_NAVSS0_MAILBOX1_1 285
#define TISCI_DEV_NAVSS0_MAILBOX1_2 286
#define TISCI_DEV_NAVSS0_MAILBOX1_3 287
#define TISCI_DEV_NAVSS0_MAILBOX1_4 288
#define TISCI_DEV_NAVSS0_MAILBOX1_5 289
#define TISCI_DEV_NAVSS0_MAILBOX1_6 290
#define TISCI_DEV_NAVSS0_MAILBOX1_7 291
#define TISCI_DEV_NAVSS0_MAILBOX1_8 292
#define TISCI_DEV_NAVSS0_MAILBOX1_9 293
#define TISCI_DEV_NAVSS0_MAILBOX1_10 294
#define TISCI_DEV_NAVSS0_MAILBOX1_11 295
#define TISCI_DEV_NAVSS0_MAILBOX_0 296
#define TISCI_DEV_NAVSS0_MAILBOX_1 297
#define TISCI_DEV_NAVSS0_MAILBOX_2 298
#define TISCI_DEV_NAVSS0_MAILBOX_3 299
#define TISCI_DEV_NAVSS0_MAILBOX_4 300
#define TISCI_DEV_NAVSS0_MAILBOX_5 301
#define TISCI_DEV_NAVSS0_MAILBOX_6 302
#define TISCI_DEV_NAVSS0_MAILBOX_7 303
#define TISCI_DEV_NAVSS0_MAILBOX_8 304
#define TISCI_DEV_NAVSS0_MAILBOX_9 305
#define TISCI_DEV_NAVSS0_MAILBOX_10 306
#define TISCI_DEV_NAVSS0_MAILBOX_11 307
#define TISCI_DEV_NAVSS0_MCRC_0 308
#define TISCI_DEV_NAVSS0_MODSS 309
#define TISCI_DEV_NAVSS0_MODSS_INTA_0 310
#define TISCI_DEV_NAVSS0_MODSS_INTA_1 311
#define TISCI_DEV_NAVSS0_PROXY_0 312
#define TISCI_DEV_NAVSS0_PVU_0 313
#define TISCI_DEV_NAVSS0_PVU_1 314
#define TISCI_DEV_NAVSS0_RINGACC_0 315
#define TISCI_DEV_NAVSS0_SPINLOCK_0 316
#define TISCI_DEV_NAVSS0_TIMERMGR_0 317
#define TISCI_DEV_NAVSS0_TIMERMGR_1 318
#define TISCI_DEV_NAVSS0_UDMAP_0 319
#define TISCI_DEV_NAVSS0_UDMASS 320
#define TISCI_DEV_NAVSS0_UDMASS_INTA_0 321
#define TISCI_DEV_NAVSS0_VIRTSS 322
#define TISCI_DEV_MCU_NAVSS0 323
#define TISCI_DEV_MCU_NAVSS0_INTR_ROUTER_0 324
#define TISCI_DEV_MCU_NAVSS0_MCRC_0 325
#define TISCI_DEV_MCU_NAVSS0_MODSS 326
#define TISCI_DEV_MCU_NAVSS0_PROXY0 327
#define TISCI_DEV_MCU_NAVSS0_RINGACC0 328
#define TISCI_DEV_MCU_NAVSS0_UDMAP_0 329
#define TISCI_DEV_MCU_NAVSS0_UDMASS 330
#define TISCI_DEV_MCU_NAVSS0_UDMASS_INTA_0 331
#define TISCI_DEV_PCIE0 332
#define TISCI_DEV_PCIE1 333
#define TISCI_DEV_PCIE2 334
#define TISCI_DEV_PCIE3 335
#define TISCI_DEV_R5FSS0 336
#define TISCI_DEV_R5FSS1 337
#define TISCI_DEV_R5FSS2 338
#define TISCI_DEV_R5FSS0_CORE0 339
#define TISCI_DEV_R5FSS0_CORE1 340
#define TISCI_DEV_R5FSS1_CORE0 341
#define TISCI_DEV_R5FSS1_CORE1 342
#define TISCI_DEV_R5FSS2_CORE0 343
#define TISCI_DEV_R5FSS2_CORE1 344
#define TISCI_DEV_MCU_R5FSS0 345
#define TISCI_DEV_MCU_R5FSS0_CORE0 346
#define TISCI_DEV_MCU_R5FSS0_CORE1 347
#define TISCI_DEV_RTI0 348
#define TISCI_DEV_RTI1 349
#define TISCI_DEV_RTI2 350
#define TISCI_DEV_RTI3 351
#define TISCI_DEV_RTI4 352
#define TISCI_DEV_RTI5 353
#define TISCI_DEV_RTI6 354
#define TISCI_DEV_RTI7 355
#define TISCI_DEV_RTI16 356
#define TISCI_DEV_RTI17 357
#define TISCI_DEV_RTI18 358
#define TISCI_DEV_RTI19 359
#define TISCI_DEV_RTI15 360
#define TISCI_DEV_RTI28 361
#define TISCI_DEV_RTI29 362
#define TISCI_DEV_RTI30 363
#define TISCI_DEV_RTI31 364
#define TISCI_DEV_RTI32 365
#define TISCI_DEV_RTI33 366
#define TISCI_DEV_MCU_RTI0 367
#define TISCI_DEV_MCU_RTI1 368
#define TISCI_DEV_SA2_UL0 369
#define TISCI_DEV_MCU_SA3_SS0 370
#define TISCI_DEV_MCU_SA3_SS0_DMSS_ECCAGGR_0 371
#define TISCI_DEV_MCU_SA3_SS0_INTAGGR_0 372
#define TISCI_DEV_MCU_SA3_SS0_PKTDMA_0 373
#define TISCI_DEV_MCU_SA3_SS0_RINGACC_0 374
#define TISCI_DEV_MCU_SA3_SS0_SA_UL_0 375
#define TISCI_DEV_MCSPI0 376
#define TISCI_DEV_MCSPI1 377
#define TISCI_DEV_MCSPI2 378
#define TISCI_DEV_MCSPI3 379
#define TISCI_DEV_MCSPI4 380
#define TISCI_DEV_MCSPI5 381
#define TISCI_DEV_MCSPI6 382
#define TISCI_DEV_MCSPI7 383
#define TISCI_DEV_MCU_MCSPI0 384
#define TISCI_DEV_MCU_MCSPI1 385
#define TISCI_DEV_MCU_MCSPI2 386
#define TISCI_DEV_UFS0 387
#define TISCI_DEV_UART1 388
#define TISCI_DEV_UART2 389
#define TISCI_DEV_UART3 390
#define TISCI_DEV_UART4 391
#define TISCI_DEV_UART5 392
#define TISCI_DEV_UART6 393
#define TISCI_DEV_UART7 394
#define TISCI_DEV_UART8 395
#define TISCI_DEV_UART9 396
#define TISCI_DEV_WKUP_UART0 397
#define TISCI_DEV_USB0 398
#define TISCI_DEV_VPAC0 399
#define TISCI_DEV_VPAC1 400
#define TISCI_DEV_VUSR_DUAL0 401
#define TISCI_DEV_DPHY_TX0 402
#define TISCI_DEV_DPHY_TX1 403
#define TISCI_DEV_SERDES_10G0 404
#define TISCI_DEV_SERDES_10G1 405
#define TISCI_DEV_SERDES_10G2 406
#define TISCI_DEV_SERDES_10G4 407
#define TISCI_DEV_WKUPMCU2MAIN_VD 408
#define TISCI_DEV_COMPUTE_CLUSTER0_DRU0 409
#define TISCI_DEV_COMPUTE_CLUSTER0_DRU4 410
#define TISCI_DEV_COMPUTE_CLUSTER0_DRU5 411
#define TISCI_DEV_COMPUTE_CLUSTER0_DRU6 412
#define TISCI_DEV_COMPUTE_CLUSTER0_DRU7 413
#define TISCI_DEV_COMPUTE_CLUSTER0_DIVH4_DIVH_0 414

#endif /* SOC_TISCI_DEVICES_H */

/* @} */
