<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="D:/Nora/tutorial/microblaze_tutorial/microblaze_tutorial.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="3f6342d3a2c34b66a0e6be83245d7206"/>
    <Option Name="Part" Val="xc7a15tcpg236-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="SimulatorLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="digilentinc.com:cmod_a7-15t:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/microblaze_tutorial.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/microblaze_tutorial.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="cmod_a7-15t"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="4"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/new/adc_io.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/new/adc_io.vhd"/>
          <Attr Name="ImportTime" Val="1480608093"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/d/d.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/d.bd"/>
          <Attr Name="ImportTime" Val="1481204895"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="d_adc_io_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="d_adc_io_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="d_adc_io_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="d_adc_io_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="synth/d_adc_io_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="sim/d_adc_io_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_axi_mem_intercon_0/d_axi_mem_intercon_0.xci"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_axi_uartlite_0_0/d_axi_uartlite_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_axi_emc_0_0/d_axi_emc_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_rst_clk_wiz_0_100M_0/d_rst_clk_wiz_0_100M_0.xci"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_mdm_1_0/d_mdm_1_0.xci">
          <Proxy FileSetName="d_mdm_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_lmb_bram_0/d_lmb_bram_0.xci">
          <Proxy FileSetName="d_lmb_bram_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_ilmb_bram_if_cntlr_0/d_ilmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_dlmb_bram_if_cntlr_0/d_dlmb_bram_if_cntlr_0.xci">
          <Proxy FileSetName="d_dlmb_bram_if_cntlr_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_ilmb_v10_0/d_ilmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_dlmb_v10_0/d_dlmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_clk_wiz_0_0/d_clk_wiz_0_0.xci">
          <Proxy FileSetName="d_clk_wiz_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_microblaze_0_0/d_microblaze_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_axi_gpio_1_0/d_axi_gpio_1_0.xci">
          <Proxy FileSetName="d_axi_gpio_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_axi_quad_spi_1_0/d_axi_quad_spi_1_0.xci">
          <Proxy FileSetName="d_axi_quad_spi_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_axi_quad_spi_0_0/d_axi_quad_spi_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_xbar_1/d_xbar_1.xci">
          <Proxy FileSetName="d_xbar_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_axi_gpio_0_0/d_axi_gpio_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="hdl/d.vhd"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_microblaze_0_axi_periph_0/d_microblaze_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_xbar_0/d_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="hdl/d.hwdef"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="hw_handoff/d_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="hw_handoff/d.hwh"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="d_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="d.bmm"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_axi_quad_spi_0_3/d_axi_quad_spi_0_3.xci"/>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="ip/d_adc_io_0_0/d_adc_io_0_0.xci">
          <Proxy FileSetName="d_adc_io_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d.bd" FileRelPathName="d_adc_io_0_0.xml"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/d/hdl/d_wrapper.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/hdl/d_wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1481204895"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../cmod_a7_projects/microblaze_new/microblaze_new.sdk/adc/Debug/adc.elf">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ScopedToRef" Val="d"/>
          <Attr Name="ScopedToCell" Val="microblaze_0"/>
          <Attr Name="IsVisible" Val="1"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="d_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/const.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../cmod_a7_projects/microblaze_new/microblaze_new.srcs/constrs_1/new/const.xdc"/>
          <Attr Name="ImportTime" Val="1480879639"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/const.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../cmod_a7_projects/microblaze_new/microblaze_new.sdk/adc/Debug/adc.elf">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="ScopedToRef" Val="d"/>
          <Attr Name="ScopedToCell" Val="microblaze_0"/>
          <Attr Name="IsVisible" Val="1"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/sim.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../cmod_a7_projects/microblaze_new/microblaze_new.srcs/sim_1/new/sim.vhd"/>
          <Attr Name="ImportTime" Val="1480611036"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="d_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_lmb_bram_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_lmb_bram_0">
      <Config>
        <Option Name="TopModule" Val="d_lmb_bram_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_mdm_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_mdm_1_0">
      <Config>
        <Option Name="TopModule" Val="d_mdm_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_xbar_1">
      <Config>
        <Option Name="TopModule" Val="d_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_dlmb_bram_if_cntlr_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_dlmb_bram_if_cntlr_0">
      <Config>
        <Option Name="TopModule" Val="d_dlmb_bram_if_cntlr_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_adc_io_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_adc_io_0_0">
      <Config>
        <Option Name="TopModule" Val="d_adc_io_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_axi_gpio_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_axi_gpio_1_0">
      <Config>
        <Option Name="TopModule" Val="d_axi_gpio_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_axi_quad_spi_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_axi_quad_spi_1_0">
      <Config>
        <Option Name="TopModule" Val="d_axi_quad_spi_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_clk_wiz_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_clk_wiz_0_0">
      <Config>
        <Option Name="TopModule" Val="d_clk_wiz_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a15tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_lmb_bram_0_synth_1" Type="Ft3:Synth" SrcSet="d_lmb_bram_0" Part="xc7a15tcpg236-1" ConstrsSet="d_lmb_bram_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/d_lmb_bram_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_mdm_1_0_synth_1" Type="Ft3:Synth" SrcSet="d_mdm_1_0" Part="xc7a15tcpg236-1" ConstrsSet="d_mdm_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/d_mdm_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="d_xbar_1" Part="xc7a15tcpg236-1" ConstrsSet="d_xbar_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/d_xbar_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_dlmb_bram_if_cntlr_0_synth_1" Type="Ft3:Synth" SrcSet="d_dlmb_bram_if_cntlr_0" Part="xc7a15tcpg236-1" ConstrsSet="d_dlmb_bram_if_cntlr_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/d_dlmb_bram_if_cntlr_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_adc_io_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_adc_io_0_0" Part="xc7a15tcpg236-1" ConstrsSet="d_adc_io_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/d_adc_io_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_axi_gpio_1_0_synth_1" Type="Ft3:Synth" SrcSet="d_axi_gpio_1_0" Part="xc7a15tcpg236-1" ConstrsSet="d_axi_gpio_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/d_axi_gpio_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_axi_quad_spi_1_0_synth_1" Type="Ft3:Synth" SrcSet="d_axi_quad_spi_1_0" Part="xc7a15tcpg236-1" ConstrsSet="d_axi_quad_spi_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/d_axi_quad_spi_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_clk_wiz_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_clk_wiz_0_0" Part="xc7a15tcpg236-1" ConstrsSet="d_clk_wiz_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/d_clk_wiz_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcpg236-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream">
          <Option Id="BinFile">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_lmb_bram_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcpg236-1" ConstrsSet="d_lmb_bram_0" Description="Default settings for Implementation." SynthRun="d_lmb_bram_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_mdm_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcpg236-1" ConstrsSet="d_mdm_1_0" Description="Default settings for Implementation." SynthRun="d_mdm_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcpg236-1" ConstrsSet="d_xbar_1" Description="Default settings for Implementation." SynthRun="d_xbar_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_dlmb_bram_if_cntlr_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcpg236-1" ConstrsSet="d_dlmb_bram_if_cntlr_0" Description="Default settings for Implementation." SynthRun="d_dlmb_bram_if_cntlr_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_adc_io_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcpg236-1" ConstrsSet="d_adc_io_0_0" Description="Default settings for Implementation." SynthRun="d_adc_io_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_axi_gpio_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcpg236-1" ConstrsSet="d_axi_gpio_1_0" Description="Default settings for Implementation." SynthRun="d_axi_gpio_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_axi_quad_spi_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcpg236-1" ConstrsSet="d_axi_quad_spi_1_0" Description="Default settings for Implementation." SynthRun="d_axi_quad_spi_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="d_clk_wiz_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a15tcpg236-1" ConstrsSet="d_clk_wiz_0_0" Description="Default settings for Implementation." SynthRun="d_clk_wiz_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
