
*** Running vivado
    with args -log Uart_ETH_processing_system7_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_ETH_processing_system7_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Uart_ETH_processing_system7_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 391.348 ; gain = 81.523
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_processing_system7_0_1' [e:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_processing_system7_0_1/synth/Uart_ETH_processing_system7_0_1.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [e:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_processing_system7_0_1' (5#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970206-UART16550_Rx_FIFO_1_Port/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_processing_system7_0_1/synth/Uart_ETH_processing_system7_0_1.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 431.676 ; gain = 121.852
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 431.676 ; gain = 121.852
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 675.039 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 675.039 ; gain = 365.215
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 675.039 ; gain = 365.215
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 675.039 ; gain = 365.215
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 675.039 ; gain = 365.215
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 675.039 ; gain = 365.215
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:12 . Memory (MB): peak = 883.430 ; gain = 573.605
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:12 . Memory (MB): peak = 899.523 ; gain = 589.699
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:14 . Memory (MB): peak = 903.594 ; gain = 593.770
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 903.594 ; gain = 593.770
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 903.594 ; gain = 593.770
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 903.594 ; gain = 593.770
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 903.594 ; gain = 593.770
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 903.594 ; gain = 593.770
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 903.594 ; gain = 593.770

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     2|
|3     |LUT1  |    64|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:16 . Memory (MB): peak = 903.594 ; gain = 593.770
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:19 . Memory (MB): peak = 918.125 ; gain = 611.996
