// Seed: 4156140980
`define pp_4 (  pp_5  ,  pp_6  )  0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_5(
      id_2[1] - id_4, id_3, 1
  );
  logic id_4 = 1;
endmodule
