Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Chen, Y., Nguyen, T., Chen, Y., Gurumani, S.T., Liang, Y., Rupnow, K., Cong, J., Hwu, W.-M., Chen, D.","FCUDA-HB: Hierarchical and Scalable Bus Architecture Generation on FPGAs With the FCUDA Flow",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","12", 7450674,"2032","2045",,1,10.1109/TCAD.2016.2552821,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84999188190&doi=10.1109%2fTCAD.2016.2552821&partnerID=40&md5=314e89b99df064fb86b2e5e4938be23a",Article,Scopus,2-s2.0-84999188190
"Zhang, C., Fang, Z., Zhou, P., Pan, P., Cong, J.","Caffeine: Towards uniformed representation and acceleration for deep convolutional neural networks",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967011,"","",,2,10.1145/2966986.2967011,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85001132445&doi=10.1145%2f2966986.2967011&partnerID=40&md5=a1818c200b2a68e88f632e567a74cdfa",Conference Paper,Scopus,2-s2.0-85001132445
"Huang, M., Wu, D., Yu, C.H., Fang, Z., Interlandi, M., Condie, T., Cong, J.","Programming and runtime support to Blaze FPGA accelerator deployment at datacenter scale",2016,"Proceedings of the 7th ACM Symposium on Cloud Computing, SoCC 2016",,,,"456","469",,1,10.1145/2987550.2987569,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995688234&doi=10.1145%2f2987550.2987569&partnerID=40&md5=97a27f5c7c4be2b5411b009d87172864",Conference Paper,Scopus,2-s2.0-84995688234
"Chen, Y.-T., Cong, J., Fang, Z., Lei, J., Wei, P.","When Spark Meets FPGAs: A Case Study for Next-Generation DNA Sequencing Acceleration",2016,"Proceedings - 24th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2016",,, 7544741,"29","",,,10.1109/FCCM.2016.18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987664851&doi=10.1109%2fFCCM.2016.18&partnerID=40&md5=0a453fd5d2bbef4b2175ca0b425e0666",Conference Paper,Scopus,2-s2.0-84987664851
"Zhou, P., Park, H., Fang, Z., Cong, J., DeHon, A.","Energy Efficiency of Full Pipelining: A Case Study for Matrix Multiplication",2016,"Proceedings - 24th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2016",,, 7544773,"172","175",,,10.1109/FCCM.2016.50,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987623971&doi=10.1109%2fFCCM.2016.50&partnerID=40&md5=fa750cc7bac952ee90a1751a1193d463",Conference Paper,Scopus,2-s2.0-84987623971
"Chang, M.-C.F., Chen, Y.-T., Cong, J., Huang, P.-T., Kuo, C.-L., Yu, C.H.","The SMEM Seeding Acceleration for DNA Sequence Alignment",2016,"Proceedings - 24th IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2016",,, 7544744,"32","39",,,10.1109/FCCM.2016.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987638674&doi=10.1109%2fFCCM.2016.21&partnerID=40&md5=8761ec2c528f0f0fdddb7cca5f3de0f1",Conference Paper,Scopus,2-s2.0-84987638674
"Cong, J., Huang, M., Wu, D., Yu, C.H.","Invited - Heterogeneous datacenters: Options and opportunities",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a16,"","",,2,10.1145/2897937.2905012,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977104376&doi=10.1145%2f2897937.2905012&partnerID=40&md5=12ccf7f6d4c640a28f31f48a14c7390f",Conference Paper,Scopus,2-s2.0-84977104376
"Choi, Y.-K., Cong, J., Fang, Z., Hao, Y., Reinman, G., Wei, P.","A quantitative analysis on microarchitectures of modern CPU-FPGA platforms",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a109,"","",,3,10.1145/2897937.2897972,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977107256&doi=10.1145%2f2897937.2897972&partnerID=40&md5=1fc3db0fa8f8ca42161cdc304e0464e2",Conference Paper,Scopus,2-s2.0-84977107256
"Luo, G., Zhang, W., Zhang, J., Cong, J.","Scaling up physical design: Challenges and opportunities",2016,"Proceedings of the International Symposium on Physical Design","03-06-April-2016",,,"131","137",,,10.1145/2872334.2872342,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964839632&doi=10.1145%2f2872334.2872342&partnerID=40&md5=dccc3ad7ccc807a338b40e74003c28cb",Conference Paper,Scopus,2-s2.0-84964839632
"Del Barrio, A.A., Cong, J., Hermida, R.","A Distributed Clustered Architecture to Tackle Delay Variations in Datapath Synthesis",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","3", 7229274,"419","432",,2,10.1109/TCAD.2015.2474362,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963819490&doi=10.1109%2fTCAD.2015.2474362&partnerID=40&md5=9d665b16c223c457e4026568ac8f717f",Article,Scopus,2-s2.0-84963819490
"Cong, J., Li, P., Xiao, B., Zhang, P.","An optimal microarchitecture for stencil computation acceleration based on nonuniform partitioning of data reuse buffers",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","3", 7294635,"407","418",,,10.1109/TCAD.2015.2488491,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963768462&doi=10.1109%2fTCAD.2015.2488491&partnerID=40&md5=f2d081db7cc85a8a9f6ac43bbc25614a",Article,Scopus,2-s2.0-84963768462
"Cong, J., Yu, C.H.","Impact of loop transformations on software reliability",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372581,"278","285",,2,10.1109/ICCAD.2015.7372581,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964474541&doi=10.1109%2fICCAD.2015.7372581&partnerID=40&md5=c62efa61161eedae60533be8c4c8fc30",Conference Paper,Scopus,2-s2.0-84964474541
"Cong, J., Fang, Z., Gill, M., Reinman, G.","PARADE: A cycle-accurate full-system simulation Platform for Accelerator-Rich Architectural Design and Exploration",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372595,"380","387",,5,10.1109/ICCAD.2015.7372595,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964561188&doi=10.1109%2fICCAD.2015.7372595&partnerID=40&md5=3222cb5dc1f386c7a645f89e3c900038",Conference Paper,Scopus,2-s2.0-84964561188
"Cong, J., Huang, M., Pan, P., Wang, Y., Zhang, P.","Source-to-source optimization for HLS",2016,"FPGAs for Software Programmers",,,,"137","163",,3,10.1007/978-3-319-26408-0_8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016181821&doi=10.1007%2f978-3-319-26408-0_8&partnerID=40&md5=9408da6a40336a382dedad6f1fbaa1b5",Book Chapter,Scopus,2-s2.0-85016181821
"Chen, Y.-T., Cong, J.","Interconnect synthesis of heterogeneous accelerators in a shared memory architecture",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-September",, 7273540,"359","364",,1,10.1109/ISLPED.2015.7273540,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958545659&doi=10.1109%2fISLPED.2015.7273540&partnerID=40&md5=dc6254bd4e71fa2e0e5d540fb493e504",Conference Paper,Scopus,2-s2.0-84958545659
"Lai, C., Jiang, S., Yang, L., Lin, S., Sun, G., Hou, Z., Cui, C., Cong, J.","Atlas: Baidu's key-value storage system for cloud data",2015,"IEEE Symposium on Mass Storage Systems and Technologies","2015-August",, 7208288,"","",,6,10.1109/MSST.2015.7208288,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951979026&doi=10.1109%2fMSST.2015.7208288&partnerID=40&md5=dd3aa4847231ca281cd840b411ccf65a",Conference Paper,Scopus,2-s2.0-84951979026
"Wang, P., Cao, L., Lai, C., Zou, L., Sun, G., Cong, J.","InterFS: An interplanted distributed file system to improve storage utilization",2015,"6th Asia-Pacific Systems Workshop, APSys 2015",,, 14,"","",,,10.1145/2797022.2797036,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962765901&doi=10.1145%2f2797022.2797036&partnerID=40&md5=83a9a7d6cbd3e076a7736662913fc8d0",Conference Paper,Scopus,2-s2.0-84962765901
"Li, P., Zhang, P., Pouchet, L.-N., Cong, J.","Resource-aware throughput optimization for high-level synthesis",2015,"FPGA 2015 - 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"200","209",,6,10.1145/2684746.2689065,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962911339&doi=10.1145%2f2684746.2689065&partnerID=40&md5=41cd89f4a8c1096f10d0414243f14363",Conference Paper,Scopus,2-s2.0-84962911339
"Zhang, C., Li, P., Sun, G., Guan, Y., Xiao, B., Cong, J.","Optimizing FPGA-based accelerator design for deep convolutional neural networks",2015,"FPGA 2015 - 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"161","170",,114,10.1145/2684746.2689060,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962921765&doi=10.1145%2f2684746.2689060&partnerID=40&md5=c16df69b12f36d3feab8bb50a59bad1b",Conference Paper,Scopus,2-s2.0-84962921765
"Chen, Y.-T., Cong, J., Lei, J., Wei, P.","A novel high-throughput acceleration engine for read alignment",2015,"Proceedings - 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2015",,, 7160071,"199","202",,5,10.1109/FCCM.2015.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943403593&doi=10.1109%2fFCCM.2015.27&partnerID=40&md5=887d8ad55f29718abbeb341752134f29",Conference Paper,Scopus,2-s2.0-84943403593
"Chen, Y.-T., Cong, J., Xiao, B.","ARACompiler: A prototyping flow and evaluation framework for accelerator-rich architectures",2015,"ISPASS 2015 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 7095795,"157","158",,3,10.1109/ISPASS.2015.7095795,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937432368&doi=10.1109%2fISPASS.2015.7095795&partnerID=40&md5=6900c5fc9f214e64ca3e739f5553f59c",Conference Paper,Scopus,2-s2.0-84937432368
"Cong, J., Gill, M., Hao, Y., Reinman, G., Yuan, B.","On-chIP interconnection network for accelerator-rich architectures",2015,"Proceedings - Design Automation Conference","2015-July",, 7167191,"","",,5,10.1145/2744769.2744879,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088584&doi=10.1145%2f2744769.2744879&partnerID=40&md5=4ea5b66972e232ac0380961f6cfe0303",Conference Paper,Scopus,2-s2.0-84944088584
"Zhang, P., Huang, M., Xiao, B., Huang, H., Cong, J.","CMOST: A system-level FPGA compilation framework",2015,"Proceedings - Design Automation Conference","2015-July",, 7167344,"","",,5,10.1145/2744769.2744807,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944080723&doi=10.1145%2f2744769.2744807&partnerID=40&md5=7397907227077cf348d8a896e212f45b",Conference Paper,Scopus,2-s2.0-84944080723
"Li, M., Zhang, P., Zhu, C., Jia, H., Xie, X., Cong, J., Gao, W.","High efficiency VLSI implementation of an edge-directed video up-scaler using high level synthesis",2015,"2015 IEEE International Conference on Consumer Electronics, ICCE 2015",,, 7066333,"92","95",,,10.1109/ICCE.2015.7066333,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936104946&doi=10.1109%2fICCE.2015.7066333&partnerID=40&md5=4a87ec9967125c113a5e68ca3ccd1126",Conference Paper,Scopus,2-s2.0-84936104946
"Huang, A., Xu, W., Li, Z., Xie, L., Sarrafzadeh, M., Li, X., Cong, J.","System Light-Loading Technology for mHealth: Manifold-Learning-Based Medical Data Cleansing and Clinical Trials in WE-CARE Project",2014,"IEEE Journal of Biomedical and Health Informatics","18","5", 6674050,"1581","1589",,7,10.1109/JBHI.2013.2292576,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84923857552&doi=10.1109%2fJBHI.2013.2292576&partnerID=40&md5=d426384daeb1634df357f57559515224",Article,Scopus,2-s2.0-84923857552
"Blair, H.T., Wu, A., Cong, J.","Oscillatory neurocomputing with ring attractors: A network architecture for mapping locations in space onto patterns of neural synchrony",2014,"Philosophical Transactions of the Royal Society B: Biological Sciences","369","1635",,"","",,4,10.1098/rstb.2012.0526,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906921643&doi=10.1098%2frstb.2012.0526&partnerID=40&md5=dd695450c7b80c343fc727503e128eb3",Article,Scopus,2-s2.0-84906921643
"Wang, Y., Li, P., Cong, J.","Theory and algorithm for generalized memory partitioning in high-level synthesis",2014,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"199","208",,18,10.1145/2554688.2554780,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898969911&doi=10.1145%2f2554688.2554780&partnerID=40&md5=5901845359bc9ad67086479038489cbc",Conference Paper,Scopus,2-s2.0-84898969911
"Choi, Y.-K., Cong, J., Wu, D.","FPGA implementation of em algorithm for 3D CT reconstruction",2014,"Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014",,, 6861610,"157","160",,5,10.1109/FCCM.2014.48,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912575255&doi=10.1109%2fFCCM.2014.48&partnerID=40&md5=3d3cfe393ccd2b8ab9cd965484fdea19",Conference Paper,Scopus,2-s2.0-84912575255
"Huang, M., Lim, K., Cong, J.","A scalable, high-performance customized priority queue",2014,"Conference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014",,, 6927413,"","",,1,10.1109/FPL.2014.6927413,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84911164045&doi=10.1109%2fFPL.2014.6927413&partnerID=40&md5=64ec0026650e1b37861f9061d5bd2c39",Conference Paper,Scopus,2-s2.0-84911164045
"Cong, J., Li, P., Xiao, B., Zhang, P.","An optimal microarchitecture for stencil computation acceleration based on non-uniform partitioning of data reuse buffers",2014,"Proceedings - Design Automation Conference",,, 2593090,"","",,6,10.1145/2593069.2593090,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903191843&doi=10.1145%2f2593069.2593090&partnerID=40&md5=bdd531d4e91cbcb72b5cb3ff512e19d4",Conference Paper,Scopus,2-s2.0-84903191843
"Cong, J., Huang, M., Zhang, P.","Combining computation and communication optimizations in system synthesis for streaming applications",2014,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"213","222",,11,10.1145/2554688.2554771,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899007376&doi=10.1145%2f2554688.2554771&partnerID=40&md5=d22564b43b681ce81e70da63f14260ed",Conference Paper,Scopus,2-s2.0-84899007376
"Cong, J., Huang, H., Ma, C., Xiao, B., Zhou, P.","A fully pipelined and dynamically composable architecture of CGRA",2014,"Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014",,, 6861574,"9","16",,7,10.1109/FCCM.2014.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912570474&doi=10.1109%2fFCCM.2014.12&partnerID=40&md5=6f991a118ca6375cd3c535ba6c9ff835",Conference Paper,Scopus,2-s2.0-84912570474
"Cong, J., Ghodrat, M.A., Gill, M., Grigorian, B., Reinman, G.","Architecture support for domain-specific accelerator-rich CMPs",2014,"Transactions on Embedded Computing Systems","13","4 SPEC. ISSUE", 131,"","",,6,10.1145/2584664,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905969694&doi=10.1145%2f2584664&partnerID=40&md5=7a8aa1b4c7794629ed96dfea28587690",Article,Scopus,2-s2.0-84905969694
"Cong, J., Grigorian, B., Ghodrat, M.A., Gururaj, K., Gill, M., Reinman, G.","Accelerator-rich architectures: Opportunities and progresses",2014,"Proceedings - Design Automation Conference",,, 2596667,"","",,11,10.1145/2593069.2596667,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903201645&doi=10.1145%2f2593069.2596667&partnerID=40&md5=523da436574a1b20fff90f716d7196a8",Conference Paper,Scopus,2-s2.0-84903201645
"Wang, P., Sun, G., Jiang, S., Ouyang, J., Lin, S., Zhang, C., Cong, J.","An efficient design and implementation of LSM-tree based key-value store on open-channel SSD",2014,"Proceedings of the 9th European Conference on Computer Systems, EuroSys 2014",,, 16,"","",,15,10.1145/2592798.2592804,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900453434&doi=10.1145%2f2592798.2592804&partnerID=40&md5=e6beb66025e1c3911b1a031eccaf0e37",Conference Paper,Scopus,2-s2.0-84900453434
"Cong, J., Ercegovac, M., Huang, M., Li, S., Xiao, B.","Energy-efficient computing using adaptive table lookup based on nonvolatile memories",2013,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 6629309,"280","285",,7,10.1109/ISLPED.2013.6629309,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889584364&doi=10.1109%2fISLPED.2013.6629309&partnerID=40&md5=09f012da023b0692a293cd79e15668ee",Conference Paper,Scopus,2-s2.0-84889584364
"Cong, J., Ghodrat, M.A., Gill, M., Grigorian, B., Huang, H., Reinman, G.","Composable accelerator-rich microprocessor enhanced for adaptivity and longevity",2013,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 6629314,"305","310",,20,10.1109/ISLPED.2013.6629314,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889592098&doi=10.1109%2fISLPED.2013.6629314&partnerID=40&md5=8d374eaecedb5d186e893f36518eb2e2",Conference Paper,Scopus,2-s2.0-84889592098
"Cong, J., Xiao, B.","Optimization of interconnects between accelerators and shared memories in dark silicon",2013,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6691182,"630","637",,13,10.1109/ICCAD.2013.6691182,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893430012&doi=10.1109%2fICCAD.2013.6691182&partnerID=40&md5=cb451f2dd44acddcc649fc74abe383d2",Conference Paper,Scopus,2-s2.0-84893430012
"Cong, J., Liu, B., Prabhakar, R., Zhang, P.","A study on the impact of compiler optimizations on high-level synthesis",2013,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","7760 LNCS",,,"143","157",,4,10.1007/978-3-642-37658-0_10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893128073&doi=10.1007%2f978-3-642-37658-0_10&partnerID=40&md5=8affa8a7998ccce27d097c99fd0f6c35",Conference Paper,Scopus,2-s2.0-84893128073
"Blair, H.T., Cong, J., Wu, D.","FPGA simulation engine for customized construction of neural microcircuits",2013,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6691179,"607","614",,2,10.1109/ICCAD.2013.6691179,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893424064&doi=10.1109%2fICCAD.2013.6691179&partnerID=40&md5=6065ab98e6ac80f4547d1b522d16342b",Conference Paper,Scopus,2-s2.0-84893424064
"Papakonstantinou, A., Gururaj, K., Stratton, J.A., Chen, D., Cong, J., Hwu, W.-M.W.","Efficient compilation of CUDA kernels for high-performance computing on FPGAs",2013,"Transactions on Embedded Computing Systems","13","2", 25,"","",,13,10.1145/2514641.2514652,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885596347&doi=10.1145%2f2514641.2514652&partnerID=40&md5=49880a09882a46a41b05c5d47a88edac",Article,Scopus,2-s2.0-84885596347
"Wang, P., Sun, G., Wang, T., Xie, Y., Cong, J.","Designing scratchpad memory architecture with emerging STT-RAM memory technologies",2013,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 6572078,"1244","1247",,8,10.1109/ISCAS.2013.6572078,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883427404&doi=10.1109%2fISCAS.2013.6572078&partnerID=40&md5=1a00f3b8f349d1a490b3ca17ad0a3785",Conference Paper,Scopus,2-s2.0-84883427404
"Cong, J., Blair, H.T., Wu, D.","FPGA simulation engine for customized construction of neural microcircuit",2013,"Proceedings - 21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2013",,, 6546026,"229","",,3,10.1109/FCCM.2013.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881138259&doi=10.1109%2fFCCM.2013.22&partnerID=40&md5=1629d2b64b2d2e3d4a0467a87472a7ae",Conference Paper,Scopus,2-s2.0-84881138259
"Yan, M., Bui, A.A.T., Cong, J., Vese, L.A.","General convergent expectation maximization (EM)-type algorithms for image reconstruction",2013,"Inverse Problems and Imaging","7","3",,"1007","1029",,4,10.3934/ipi.2013.7.1007,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883729661&doi=10.3934%2fipi.2013.7.1007&partnerID=40&md5=3d3bc16d31a225679b456ef6e45aaf0d",Article,Scopus,2-s2.0-84883729661
"Cong, J., Xiao, B.","Defect tolerance in nanodevice-based programmable interconnects: Utilization beyond avoidance",2013,"Proceedings - Design Automation Conference",,, 9,"","",,1,10.1145/2463209.2488745,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879865650&doi=10.1145%2f2463209.2488745&partnerID=40&md5=563c41e49d721fb84dc2107b222b03ce",Conference Paper,Scopus,2-s2.0-84879865650
"Papakonstantinou, A., Chen, D., Hwu, W.-M., Cong, J., Yun, L.","Throughput-oriented kernel porting onto FPGAs",2013,"Proceedings - Design Automation Conference",,, 11,"","",,9,10.1145/2463209.2488747,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879867459&doi=10.1145%2f2463209.2488747&partnerID=40&md5=587a1a0b9c02eb2900f84c67c1464275",Conference Paper,Scopus,2-s2.0-84879867459
"Wang, Y., Li, P., Zhang, P., Zhang, C., Cong, J.","Memory partitioning for multidimensional arrays in high-level synthesis",2013,"Proceedings - Design Automation Conference",,, 12,"","",,30,10.1145/2463209.2488748,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879847956&doi=10.1145%2f2463209.2488748&partnerID=40&md5=f2c6aa264e61a26e1b5e024847f876c3",Conference Paper,Scopus,2-s2.0-84879847956
"Cong, J., Luo, G., Tsota, K., Xiao, B.","Optimizing routability in large-scale mixed-size placement",2013,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6509636,"441","446",,12,10.1109/ASPDAC.2013.6509636,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84877767722&doi=10.1109%2fASPDAC.2013.6509636&partnerID=40&md5=908bd0ffbfa5d18ec7a0848d3db764a8",Conference Paper,Scopus,2-s2.0-84877767722
"Luo, G., Shi, Y., Cong, J.","An analytical placement framework for 3-D ICs and its extension on thermal awareness",2013,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","32","4", 6480862,"510","523",,18,10.1109/TCAD.2012.2232708,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875126712&doi=10.1109%2fTCAD.2012.2232708&partnerID=40&md5=e18fbca2503f1abc490048232681a17a",Article,Scopus,2-s2.0-84875126712
"Cong, J., Gururaj, K.","Architecture support for custom instructions with memory operations",2013,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"231","234",,,10.1145/2435264.2435303,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874550070&doi=10.1145%2f2435264.2435303&partnerID=40&md5=01d6248c6949fb8f88fc9ce12c688132",Conference Paper,Scopus,2-s2.0-84874550070
"Pouchet, L.-N., Zhang, P., Sadayappan, P., Cong, J.","Polyhedral-based data reuse optimization for configurable computing",2013,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"29","38",,52,10.1145/2435264.2435273,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874534162&doi=10.1145%2f2435264.2435273&partnerID=40&md5=94f3d2662f7402ce5411aa40a3d9c6b7",Conference Paper,Scopus,2-s2.0-84874534162
"Zuo, W., Liang, Y., Li, P., Rupnow, K., Chen, D., Cong, J.","Improving high level synthesis optimization opportunity through polyhedral transformations",2013,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"9","18",,34,10.1145/2435264.2435271,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874545557&doi=10.1145%2f2435264.2435271&partnerID=40&md5=4da6c5fdc9c714c9e21e9adb9d0744f6",Conference Paper,Scopus,2-s2.0-84874545557
"Chen, Y.-T., Cong, J., Ghodrat, M.A., Huang, M., Liu, C., Xiao, B., Zou, Y.","Accelerator-rich CMPs: From concept to real hardware",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657039,"169","176",,12,10.1109/ICCD.2013.6657039,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892548848&doi=10.1109%2fICCD.2013.6657039&partnerID=40&md5=8e0df5b1165ffa1b078fe0dd444a932f",Conference Paper,Scopus,2-s2.0-84892548848
"Zuo, W., Li, P., Chen, D., Pouchet, L.-N., Zhong, S., Cong, J.","Improving polyhedral code generation for high-level synthesis",2013,"2013 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2013",,, 6659002,"","",,16,10.1109/CODES-ISSS.2013.6659002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892638100&doi=10.1109%2fCODES-ISSS.2013.6659002&partnerID=40&md5=d6dc696fa0c286d19bcdcf47831cf94c",Conference Paper,Scopus,2-s2.0-84892638100
"Xiao, C., Chang, M.-C.F., Cong, J., Gill, M., Huang, Z., Liu, C., Reinman, G., Wu, H.","Stream arbitration: Towards efficient bandwidth utilization for emerging on-chip interconnects",2013,"Transactions on Architecture and Code Optimization","9","4", 60,"","",,6,10.1145/2400682.2400719,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872957776&doi=10.1145%2f2400682.2400719&partnerID=40&md5=11d9e1d2c8d0b47ea69a2f7e4836e625",Article,Scopus,2-s2.0-84872957776
"Li, P., Wang, Y., Zhang, P., Luo, G., Wang, T., Cong, J.","Memory partitioning and scheduling co-optimization in behavioral synthesis",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386711,"488","495",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872352531&partnerID=40&md5=b2f0153ccb31c624ad8a047a6cc3cb77",Conference Paper,Scopus,2-s2.0-84872352531
"Wu, H., Nan, L., Tam, S.-W., Hsieh, H.-H., Jou, C., Reinman, G., Cong, J., Chang, M.-C.F.","A 60GHz on-chip RF-Interconnect with λ/4 coupler for 5Gbps bi-directional communication and multi-drop arbitration",2012,"Proceedings of the Custom Integrated Circuits Conference",,, 6330666,"","",,12,10.1109/CICC.2012.6330666,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869419094&doi=10.1109%2fCICC.2012.6330666&partnerID=40&md5=b58b24733fa72a533751ef8be61cb6a1",Conference Paper,Scopus,2-s2.0-84869419094
"Cong, J., Yuan, B.","Energy-efficient scheduling on heterogeneous multi-core architectures",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"345","350",,30,10.1145/2333660.2333737,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865559097&doi=10.1145%2f2333660.2333737&partnerID=40&md5=3907f2775a7ee50443fe8cb75db7f51c",Conference Paper,Scopus,2-s2.0-84865559097
"Cong, J., Ghodrat, M.A., Gill, M., Grigorian, B., Reinman, G.","CHARM: A composable heterogeneous accelerator-rich microprocessor",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"379","384",,43,10.1145/2333660.2333747,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865554555&doi=10.1145%2f2333660.2333747&partnerID=40&md5=039fcd42f6deb7824452146e33fd35d4",Conference Paper,Scopus,2-s2.0-84865554555
"Cong, J., Ghodrat, M.A., Gill, M., Liu, C., Reinman, G.","BiN: A buffer-in-NUCA scheme for accelerator-rich CMPs",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"225","230",,15,10.1145/2333660.2333715,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865564683&doi=10.1145%2f2333660.2333715&partnerID=40&md5=5a55514eb011916349a7368d7d6e2656",Conference Paper,Scopus,2-s2.0-84865564683
"Chen, Y.-T., Cong, J., Huang, H., Liu, C., Prabhakar, R., Reinman, G.","Static and dynamic co-optimizations for blocks mapping in hybrid caches",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"237","242",,25,10.1145/2333660.2333717,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865571776&doi=10.1145%2f2333660.2333717&partnerID=40&md5=d65b53c4947c7ebd4ad05c93da4bbb8e",Conference Paper,Scopus,2-s2.0-84865571776
"Sbîrlea, A., Zou, Y., Budimlić, Z., Cong, J., Sarkar, V.","Mapping a data-flow programming model onto heterogeneous platforms",2012,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"61","70",,12,10.1145/2248418.2248428,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864149322&doi=10.1145%2f2248418.2248428&partnerID=40&md5=26892811bcf069b1f2d4ecbbc595b572",Conference Paper,Scopus,2-s2.0-84864149322
"Wang, K., Dong, S., Ma, Y., Satoshi, G., Cong, J.","Leakage-aware performance-driven TSV-planning based on network flow algorithm in 3D ICs",2012,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6187485,"129","136",,2,10.1109/ISQED.2012.6187485,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863674941&doi=10.1109%2fISQED.2012.6187485&partnerID=40&md5=65644f5304b0c5c73049b234b48e1eb4",Conference Paper,Scopus,2-s2.0-84863674941
"Cong, J., Liu, B.","A metric for layout-friendly microarchitecture optimization in high-level synthesis",2012,"Proceedings - Design Automation Conference",,,,"1239","1244",,4,10.1145/2228360.2228587,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863553659&doi=10.1145%2f2228360.2228587&partnerID=40&md5=cab95898ecd55d8d73a6fd3a8870fd21",Conference Paper,Scopus,2-s2.0-84863553659
"Cong, J., Zhang, P., Zou, Y.","Optimizing memory hierarchy allocation with loop transformations for high-level synthesis",2012,"Proceedings - Design Automation Conference",,,,"1233","1238",,27,10.1145/2228360.2228586,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863555595&doi=10.1145%2f2228360.2228586&partnerID=40&md5=a40abb68159bfd679588faba8502a052",Conference Paper,Scopus,2-s2.0-84863555595
"Cong, J., Ghodrat, M.A., Gill, M., Grigorian, B., Reinman, G.","Architecture support for accelerator-rich CMPs",2012,"Proceedings - Design Automation Conference",,,,"843","849",,51,10.1145/2228360.2228512,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863543742&doi=10.1145%2f2228360.2228512&partnerID=40&md5=d9f4211eaa97da808c50e0e640cffee4",Conference Paper,Scopus,2-s2.0-84863543742
"Cong, J., Gururaj, K., Zhang, P., Zou, Y.","Task-level data model for hardware synthesis based on concurrent collections",2012,"Journal of Electrical and Computer Engineering",,, 691864,"","",,,10.1155/2012/691864,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862290955&doi=10.1155%2f2012%2f691864&partnerID=40&md5=63931a53494dc628944a666569710039",Article,Scopus,2-s2.0-84862290955
"Therdsteerasukdi, K., Byun, G.-S., Ir, J., Reinman, G., Cong, J., Chang, M.-C.F.","Utilizing radio-frequency interconnect for a many-DIMM DRAM system",2012,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","2","2", 6205338,"210","227",,6,10.1109/JETCAS.2012.2193843,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862338941&doi=10.1109%2fJETCAS.2012.2193843&partnerID=40&md5=9be16e17ddb0f5508b2795edefe8b793",Article,Scopus,2-s2.0-84862338941
"Cong, J., Huang, M., Liu, B., Zhang, P., Zou, Y.","Combining module selection and replication for throughput-driven streaming programs",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176645,"1018","1023",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862082123&partnerID=40&md5=893e51c41983d0944c766812822ac801",Conference Paper,Scopus,2-s2.0-84862082123
"Chen, Y.-T., Cong, J., Huang, H., Liu, B., Liu, C., Potkonjak, M., Reinman, G.","Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176431,"45","50",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862110045&partnerID=40&md5=c6c8ed7d4a5c74aa47ac3cbeacfb4af0",Conference Paper,Scopus,2-s2.0-84862110045
"Kim, Y., Tam, S.-W., Byun, G.-S., Wu, H., Nan, L., Reinman, G., Cong, J., Chang, M.-C.F.","Analysis of noncoherent ASK modulation-based RF-interconnect for memory interface",2012,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","2","2", 6202362,"200","209",,7,10.1109/JETCAS.2012.2193511,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862308547&doi=10.1109%2fJETCAS.2012.2193511&partnerID=40&md5=c1e70a5817e5bc427a59e82a155961c5",Article,Scopus,2-s2.0-84862308547
"Kim, Y., Byun, G.-S., Tang, A., Jou, C.-P., Hsieh, H.-H., Reinman, G., Cong, J., Chang, M.-C.F.","An 8Gb/s/pin 4pJ/b/pin Single-T-Line dual (base+RF) band simultaneous bidirectional mobile memory I/O interface with inter-channel interference suppression",2012,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","55",, 6176874,"50","51",,8,10.1109/ISSCC.2012.6176874,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860659338&doi=10.1109%2fISSCC.2012.6176874&partnerID=40&md5=6f0dcb664adcafd678d60750414dac7e",Conference Paper,Scopus,2-s2.0-84860659338
"Cong, J.","Transformation from ad hoc EDA to algorithmic EDA",2012,"Proceedings of the International Symposium on Physical Design",,,,"57","62",,,10.1145/2160916.2160929,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860229626&doi=10.1145%2f2160916.2160929&partnerID=40&md5=bc2ffdea18aba74f110524200e29c367",Conference Paper,Scopus,2-s2.0-84860229626
"Cong, J., Liu, B., Luo, G., Prabhakar, R.","Towards layout-friendly high-level synthesis",2012,"Proceedings of the International Symposium on Physical Design",,,,"165","172",,10,10.1145/2160916.2160952,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860231365&doi=10.1145%2f2160916.2160952&partnerID=40&md5=2178af88d5ff401f06ae0b5de1d12022",Conference Paper,Scopus,2-s2.0-84860231365
"Wang, Y., Zhang, P., Cheng, X., Cong, J.","An integrated and automated memory optimization flow for FPGA behavioral synthesis",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6164955,"257","262",,18,10.1109/ASPDAC.2012.6164955,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859944293&doi=10.1109%2fASPDAC.2012.6164955&partnerID=40&md5=3c054636455b7ddf03c1e4ccea480638",Conference Paper,Scopus,2-s2.0-84859944293
"Cong, J., Ghodrat, M.A., Gill, M., Huang, H., Liu, B., Prabhakar, R., Reinman, G., Vitanza, M.","Compilation and architecture support for customized vector instruction extension",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6165037,"652","657",,7,10.1109/ASPDAC.2012.6165037,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859951750&doi=10.1109%2fASPDAC.2012.6165037&partnerID=40&md5=777e39a1153bc2727d3fd78ab71d99b8",Conference Paper,Scopus,2-s2.0-84859951750
"Chen, J., Cong, J., Yan, M., Zou, Y.","FPGA-accelerated 3D reconstruction using compressive sensing",2012,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"163","166",,10,10.1145/2145694.2145721,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863282912&doi=10.1145%2f2145694.2145721&partnerID=40&md5=5b137bd4a74399c24f4e69bc77a4d9ba",Conference Paper,Scopus,2-s2.0-84863282912
"Therdsteerasukdi, K., Byun, G., Cong, J., Chang, M.F., Reinman, G.","Utilizing RF-I and intelligent scheduling for better throughput/watt in a mobile GPU memory system",2012,"Transactions on Architecture and Code Optimization","8","4", 51,"","",,4,10.1145/2086696.2086730,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857824115&doi=10.1145%2f2086696.2086730&partnerID=40&md5=0f7037ee0e56f5b73bc4c2dda46714bd",Article,Scopus,2-s2.0-84857824115
"Bui, A., Cheng, T.K.-T., Cong, J., Vese, L., Wang, Y.-C., Yuan, B., Zou, Y.","Platform characterization for domain-specific computing",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6165071,"94","99",,19,10.1109/ASPDAC.2012.6165071,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859950069&doi=10.1109%2fASPDAC.2012.6165071&partnerID=40&md5=b519bef2866227af5840859e2fa2a8a4",Conference Paper,Scopus,2-s2.0-84859950069
"Therdsteerasukdi, K., Byun, G.-S., Ir, J., Reinman, G., Cong, J., Chang, M.F.","The DIMM tree architecture: A high bandwidth and scalable memory system",2011,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6081428,"388","395",,12,10.1109/ICCD.2011.6081428,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455209958&doi=10.1109%2fICCD.2011.6081428&partnerID=40&md5=7e97a6f3ca8ff5660b5feda7901b0e3a",Conference Paper,Scopus,2-s2.0-83455209958
"Cong, J., Gururaj, K.","Assuring application-level correctness against soft errors",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105319,"150","157",,28,10.1109/ICCAD.2011.6105319,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855810465&doi=10.1109%2fICCAD.2011.6105319&partnerID=40&md5=8284d456b0eccd0196bebb5fb0cc3e14",Conference Paper,Scopus,2-s2.0-84855810465
"Cong, J., Luo, G.","3D physical design",2011,"Three Dimensional System Integration: IC Stacking Process and Design",,,,"73","101",,,10.1007/978-1-4419-0962-6_5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889792106&doi=10.1007%2f978-1-4419-0962-6_5&partnerID=40&md5=4696fec72f4e1443541809ab8dae7b0c",Book Chapter,Scopus,2-s2.0-84889792106
"Cong, J., Zhang, P., Zou, Y.","Combined loop transformation and hierarchy allocation for data reuse optimization",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105324,"185","192",,14,10.1109/ICCAD.2011.6105324,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855778017&doi=10.1109%2fICCAD.2011.6105324&partnerID=40&md5=30dd7f13fc43a57027282f4b6b68362c",Conference Paper,Scopus,2-s2.0-84855778017
"Cong, J., Huang, Y., Yuan, B.","ATree-based topology synthesis for on-chip network",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105399,"651","658",,6,10.1109/ICCAD.2011.6105399,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862915062&doi=10.1109%2fICCAD.2011.6105399&partnerID=40&md5=267859f98671a377d3095e29be4c6f53",Conference Paper,Scopus,2-s2.0-84862915062
"Tam, S.-W., Socher, E., Chang, M.-C.F., Cong, J., Reinman, G.D.","RF-interconnect for future network-on-chip",2011,"Low Power Networks-On-Chip",,,,"255","280",,4,10.1007/978-1-4419-6911-8_10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892298415&doi=10.1007%2f978-1-4419-6911-8_10&partnerID=40&md5=8622fa7b42e28c0941c6526aff5118e9",Book Chapter,Scopus,2-s2.0-84892298415
"Wang, K., Dong, S., Ma, Y., Wang, Y., Hong, X., Cong, J.","Leakage-aware tsv-planning with power-temperature-delay dependence in 3D ICs",2011,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E94-A","12",,"2490","2498",,,10.1587/transfun.E94.A.2490,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-82655162928&doi=10.1587%2ftransfun.E94.A.2490&partnerID=40&md5=09c9af88b186a0e5acb5bd5b42601802",Article,Scopus,2-s2.0-82655162928
"Chen, Y.-T., Cong, J., Reinman, G.","HC-Sim: A fast and exact L1 cache simulator with scratchpad memory co-simulation support",2011,"Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 9th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS'11",,,,"295","304",,10,10.1145/2039370.2039416,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81355142713&doi=10.1145%2f2039370.2039416&partnerID=40&md5=faf861cf5bf0bbfb38820984c1978c52",Conference Paper,Scopus,2-s2.0-81355142713
"Cong, J., Huang, M., Zou, Y.","Accelerating fluid registration algorithm on multi-FPGA platforms",2011,"Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011",,, 6044784,"50","57",,11,10.1109/FPL.2011.20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80455127149&doi=10.1109%2fFPL.2011.20&partnerID=40&md5=d662076653b676f577501f1a0199eba1",Conference Paper,Scopus,2-s2.0-80455127149
"Cong, J., Grigorian, B., Reinman, G., Vitanza, M.","Accelerating vision and navigation applications on a customizable platform",2011,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6043233,"25","32",,2,10.1109/ASAP.2011.6043233,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80055081931&doi=10.1109%2fASAP.2011.6043233&partnerID=40&md5=839ac300384bec1750ad0ea9a357a921",Conference Paper,Scopus,2-s2.0-80055081931
"Cong, J., Guruaj, K., Huang, M., Li, S., Xiao, B., Zou, Y.","Domain-specific processor with 3D integration for medical image processing",2011,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 6043279,"247","250",,8,10.1109/ASAP.2011.6043279,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80055075157&doi=10.1109%2fASAP.2011.6043279&partnerID=40&md5=a9789bb99ba606ca47312c7f5bb24138",Conference Paper,Scopus,2-s2.0-80055075157
"Yan, M., Chen, J., Vese, L.A., Villasenor, J., Bui, A., Cong, J.","EM+TV based reconstruction for cone-beam CT with reduced radiation",2011,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6938 LNCS","PART 1",,"1","10",,7,10.1007/978-3-642-24028-7_1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053361879&doi=10.1007%2f978-3-642-24028-7_1&partnerID=40&md5=03f9199fa2e5d86045ebc2ffc6a6bda0",Conference Paper,Scopus,2-s2.0-80053361879
"Cong, J., Gururaj, K., Huang, H., Liu, C., Reinman, G., Zou, Y.","An energy-efficient adaptive hybrid cache",2011,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 5993609,"67","72",,27,10.1109/ISLPED.2011.5993609,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052721321&doi=10.1109%2fISLPED.2011.5993609&partnerID=40&md5=166da989f920751e5158308e2dbb9420",Conference Paper,Scopus,2-s2.0-80052721321
"Cong, J., Huang, H., Liu, C., Zou, Y.","A reuse-aware prefetching scheme for scratchpad memory",2011,"Proceedings - Design Automation Conference",,, 5982016,"960","965",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052674346&partnerID=40&md5=0dcfe0f9060797b136f16f759c4fdd48",Conference Paper,Scopus,2-s2.0-80052674346
"Cong, J., Luo, G., Shi, Y.","Thermal-aware cell and through-silicon-via co-placement for 3D ICs",2011,"Proceedings - Design Automation Conference",,, 5981863,"670","675",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052671580&partnerID=40&md5=cc1ce7444710bfd9277b3d0061bd4a5f",Conference Paper,Scopus,2-s2.0-80052671580
"Cong, J., Xiao, B.","mrFPGA: A novel FPGA architecture with memristor-based reconfiguration",2011,"Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011",,, 5941476,"1","8",,65,10.1109/NANOARCH.2011.5941476,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961201211&doi=10.1109%2fNANOARCH.2011.5941476&partnerID=40&md5=6b7964ffaa34d4e7ad91e16c2cd2fdd0",Conference Paper,Scopus,2-s2.0-79961201211
"Cong, J., Huang, M., Zou, Y.","3D recursive Gaussian IIR on GPU and FPGAs - A case for accelerating bandwidth-bounded applications",2011,"Proceedings of the 2011 IEEE 9th Symposium on Application Specific Processors, SASP 2011",,, 5941081,"70","73",,5,10.1109/SASP.2011.5941081,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961206027&doi=10.1109%2fSASP.2011.5941081&partnerID=40&md5=2b2943272da279ec6e9ddb4235f4ea2e",Conference Paper,Scopus,2-s2.0-79961206027
"Cong, J., Lee, J., Luo, G.","A unified optimization framework for simultaneous gate sizing and placement under density constraints",2011,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 5937786,"1207","1210",,,10.1109/ISCAS.2011.5937786,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960862813&doi=10.1109%2fISCAS.2011.5937786&partnerID=40&md5=088ebacecf3cec13d494149b804bb8da",Conference Paper,Scopus,2-s2.0-79960862813
"Kim, J., Choi, H., Yoon, S., Bang, T., Park, J., Jung, C., Cong, J.","An 8M polygons/s 3-D graphics SoC with full hardware geometric and rendering engine for mobile applications",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","8", 5492300,"1490","1495",,2,10.1109/TVLSI.2010.2051568,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960983759&doi=10.1109%2fTVLSI.2010.2051568&partnerID=40&md5=a6ff5a1b5fe4b7c7942d080bbf05a4a3",Article,Scopus,2-s2.0-79960983759
"Cong, J.","Overview of center for domain-specific computing",2011,"Journal of Computer Science and Technology","26","4",,"X632","635",,2,10.1007/s11390-011-1163-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80055009637&doi=10.1007%2fs11390-011-1163-2&partnerID=40&md5=78bd77e4e2f7209957a2c2eea565951e",Conference Paper,Scopus,2-s2.0-80055009637
"Papakonstantinou, A., Liang, Y., Stratton, J.A., Gururaj, K., Chen, D., Hwu, W.-M.W., Cong, J.","Multilevel granularity parallelism synthesis on FPGAs",2011,"Proceedings - IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2011",,, 5771270,"178","185",,23,10.1109/FCCM.2011.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79958742174&doi=10.1109%2fFCCM.2011.29&partnerID=40&md5=65e0328d3f3c57a18dc50b3aecd91b42",Conference Paper,Scopus,2-s2.0-79958742174
"Cong, J., Huang, H., Jiang, W.","Pattern-mining for behavioral synthesis",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","6", 5768132,"939","944",,3,10.1109/TCAD.2011.2106370,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957511111&doi=10.1109%2fTCAD.2011.2106370&partnerID=40&md5=451cab998afc2f878ea68859e7fb8531",Article,Scopus,2-s2.0-79957511111
"Byun, G.-S., Kim, Y., Kim, J., Tam, S.-W., Hsieh, H.-H., Wu, P.-Y., Jou, C., Cong, J., Reinman, G., Chang, M.-C.F.","An 8.4Gb/s 2.5pJ/b mobile memory I/O interface using simultaneous bidirectional Dual (base+RF) band signaling",2011,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,, 5746409,"488","489",,8,10.1109/ISSCC.2011.5746409,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955727295&doi=10.1109%2fISSCC.2011.5746409&partnerID=40&md5=fa5e1f5ce1192bbcb175bd1aca47fada",Conference Paper,Scopus,2-s2.0-79955727295
"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z.","High-level synthesis for FPGAs: From prototyping to deployment",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","4", 5737854,"473","491",,250,10.1109/TCAD.2011.2110592,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953076698&doi=10.1109%2fTCAD.2011.2110592&partnerID=40&md5=1de449983936b816465fb691d6131fa3",Conference Paper,Scopus,2-s2.0-79953076698
"Wang, K., Ma, Y., Dong, S., Wang, Y., Hong, X., Cong, J.","Rethinking thermal via planning with timing-power-temperature dependence for 3D ICs",2011,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5722195,"261","266",,5,10.1109/ASPDAC.2011.5722195,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952931514&doi=10.1109%2fASPDAC.2011.5722195&partnerID=40&md5=1cbe1cd2ad483399cec76ee51bb8eb65",Conference Paper,Scopus,2-s2.0-79952931514
"Cong, J., Jiang, W., Liu, B., Zou, Y.","Automatic memory partitioning and scheduling for throughput and power optimization",2011,"ACM Transactions on Design Automation of Electronic Systems","16","2", 15,"","",,29,10.1145/1929943.1929947,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953855900&doi=10.1145%2f1929943.1929947&partnerID=40&md5=415b12d7565afbca2f79d15521d61cf0",Article,Scopus,2-s2.0-79953855900
"Cong, J., Reinman, G., Bui, A., Sarkar, V.","Customizable domain-specific computing",2011,"IEEE Design and Test of Computers","28","2", 5661750,"6","14",,58,10.1109/MDT.2010.141,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953656477&doi=10.1109%2fMDT.2010.141&partnerID=40&md5=fde432ddd097cac882846ef6d82aab57",Article,Scopus,2-s2.0-79953656477
"Wang, J., Guan, X., Cheng, X., Cong, J.","Wireless network interface card energy management for interactive applications",2011,"Chinese Journal of Electronics","20","1",,"45","49",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79751520027&partnerID=40&md5=80c1cf88437446cd2f5692eb304b3fcb",Article,Scopus,2-s2.0-79751520027
"Cong, J., Luo, G.","Advances and challenges in 3D physical design",2010,"IPSJ Transactions on System LSI Design Methodology","3",,,"2","18",,3,10.2197/ipsjtsldm.3.2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952964706&doi=10.2197%2fipsjtsldm.3.2&partnerID=40&md5=f581742f7cb8b7a2ca6eec9b109200f3",Article,Scopus,2-s2.0-79952964706
"Thorolfsson, T., Luo, G., Cong, J., Franzon, P.D.","Logic-on-logic 3D integration and placement",2010,"IEEE 3D System Integration Conference 2010, 3DIC 2010",,, 5751451,"","",,10,10.1109/3DIC.2010.5751451,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955954927&doi=10.1109%2f3DIC.2010.5751451&partnerID=40&md5=ee7a058739c18e5980756b0d0fc4a980",Conference Paper,Scopus,2-s2.0-79955954927
"Cong, J., Liu, B., Majumdar, R., Zhang, Z.","Behavior-level observability analysis for operation gating in low-power behavioral synthesis",2010,"ACM Transactions on Design Automation of Electronic Systems","16","1", 4,"","",,7,10.1145/1870109.1870113,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650268767&doi=10.1145%2f1870109.1870113&partnerID=40&md5=a0cb3b90db8fa1e17dbcc95d5d7e9472",Article,Scopus,2-s2.0-78650268767
"Cong, J., Gupta, P., Lee, J.","Evaluating statistical power optimization",2010,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","29","11", 5605324,"1750","1762",,4,10.1109/TCAD.2010.2061390,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958493784&doi=10.1109%2fTCAD.2010.2061390&partnerID=40&md5=91b0d2e23f53e424938f6ef402a55723",Article,Scopus,2-s2.0-77958493784
"Chen, D., Cong, J., Dong, C., He, L., Li, F., Peng, C.-C.","Technology mapping and clustering for FPGA architectures with dual supply voltages",2010,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","29","11", 5605304,"1709","1722",,13,10.1109/TCAD.2010.2061770,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958449776&doi=10.1109%2fTCAD.2010.2061770&partnerID=40&md5=62a4b9bc285663a41e8fa61d356a94ac",Article,Scopus,2-s2.0-77958449776
"Cong, J., Minkovich, K.","LUT-based FPGA technology mapping for reliability",2010,"Proceedings - Design Automation Conference",,,,"517","522",,13,10.1145/1837274.1837401,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956200887&doi=10.1145%2f1837274.1837401&partnerID=40&md5=095e7ef50a9ec4d6519458c3d32b8987",Conference Paper,Scopus,2-s2.0-77956200887
"Cong, J., Liu, C., Reinman, G.","ACES: Application-specific cycle elimination and splitting for deadlock-free routing on irregular Network-on-Chip",2010,"Proceedings - Design Automation Conference",,,,"443","448",,16,10.1145/1837274.1837385,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956196661&doi=10.1145%2f1837274.1837385&partnerID=40&md5=565bc6c4ed317d13959bb574e58a0286",Conference Paper,Scopus,2-s2.0-77956196661
"Cong, J., Zou, Y.","A comparative study on the architecture templates for dynamic nested loops",2010,"Proceedings - IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2010",,, 5474041,"251","254",,1,10.1109/FCCM.2010.45,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954296061&doi=10.1109%2fFCCM.2010.45&partnerID=40&md5=a4f1907521f2d1a380ffc6a3ca3230d1",Conference Paper,Scopus,2-s2.0-77954296061
"Cong, J., Liu, B., Xu, J.","Coordinated resource optimization in behavioral synthesis",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457001,"1267","1272",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953117041&partnerID=40&md5=f9ec37948ae0e305d7fb9b2b7f64d412",Conference Paper,Scopus,2-s2.0-77953117041
"Cong, J., Huang, H., Jiang, W.","A generalized control-flow-aware pattern recognition algorithm for behavioral synthesis",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5456999,"1255","1260",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953108580&partnerID=40&md5=b35d61656d083e63566578e0ae9e3754",Conference Paper,Scopus,2-s2.0-77953108580
"Cong, J., Luo, G.","An analytical placer for mixed-size 3D placement",2010,"Proceedings of the International Symposium on Physical Design",,,,"61","66",,6,10.1145/1735023.1735044,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952275250&doi=10.1145%2f1735023.1735044&partnerID=40&md5=138dfb9ceba22ce3566b91d5a2879cb8",Conference Paper,Scopus,2-s2.0-77952275250
"Cong, J., Gururaj, K., Jiang, W., Liu, B., Minkovich, K., Yuan, B., Zou, Y.","Accelerating Monte Carlo based SSTA using FPGA",2010,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"111","114",,7,10.1145/1723112.1723132,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951591777&doi=10.1145%2f1723112.1723132&partnerID=40&md5=dc2bce9559bd0cc986e2adfefc8d7ff6",Conference Paper,Scopus,2-s2.0-77951591777
"Zhang, J., Zhang, Z., Zhou, S., Tan, M., Liu, X., Cheng, X., Cong, J.","Bit-level optimization for high-level synthesis and FPGA-based acceleration",2010,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"59","68",,15,10.1145/1723112.1723124,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951593778&doi=10.1145%2f1723112.1723124&partnerID=40&md5=3185bfad31f5c9ae6c783a6769588b51",Conference Paper,Scopus,2-s2.0-77951593778
"Brayton, R., Cong, J.","NSF workshop on EDA: Past, present, and future (Part 2)",2010,"IEEE Design and Test of Computers","27","3", 5465126,"62","74",,5,10.1109/MDT.2010.70,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952723424&doi=10.1109%2fMDT.2010.70&partnerID=40&md5=2d7f39ebb87334c196e386c831af3944",Review,Scopus,2-s2.0-77952723424
"Chen, D., Cong, J., Fan, Y., Wan, L.","LOPASS: A low-power architectural synthesis system for FPGAs with interconnect estimation and optimization",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","4", 5109476,"564","577",,20,10.1109/TVLSI.2009.2013353,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950301112&doi=10.1109%2fTVLSI.2009.2013353&partnerID=40&md5=f0e5812d70543ac40446b9a91cda162b",Article,Scopus,2-s2.0-77950301112
"Brayton, R., Cong, J.","NSF workshop on EDA: Past, present, and future (Part 1)",2010,"IEEE Design and Test of Computers","27","2", 5432324,"68","74",,3,10.1109/MDT.2010.51,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950185713&doi=10.1109%2fMDT.2010.51&partnerID=40&md5=c3a503dafb7e9032e6f9b52a215329e0",Article,Scopus,2-s2.0-77950185713
"Cong, J., Luo, G.","A 3D physical design flow based on open access",2009,"2009 International Conference on Communications, Circuits and Systems, ICCCAS 2009",,, 5250324,"1103","1107",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72749107315&partnerID=40&md5=3cf0862015dedbcdc83b66486de31b89",Conference Paper,Scopus,2-s2.0-72749107315
"Cong, J., Liu, A., Liu, B.","A variation-tolerant scheduler for better than worst-case behavioral synthesis",2009,"Embedded Systems Week 2009 - 7th IEEE/ACM International Conference on Hardware/Software-Co-Design and System Synthesis, CODES+ISSS 2009",,,,"221","227",,8,10.1145/1629435.1629467,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72149098550&doi=10.1145%2f1629435.1629467&partnerID=40&md5=d0ee662340cbe5e67d8a0f40d6ed7eee",Conference Paper,Scopus,2-s2.0-72149098550
"Cong, J., Minkovich, K.","Logic synthesis for better than worst-case designs",2009,"2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09",,, 5158121,"166","169",,18,10.1109/VDAT.2009.5158121,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950642136&doi=10.1109%2fVDAT.2009.5158121&partnerID=40&md5=85db1e3e14ed3e031795f7660aff4b1d",Conference Paper,Scopus,2-s2.0-77950642136
"Cong, J., Zou, Y.","Parallel multi-level analytical global placement on graphics processing units",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361221,"681","688",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349116049&partnerID=40&md5=d12a149c0592017d2acf2af66594e49f",Conference Paper,Scopus,2-s2.0-76349116049
"Chan, T.F., Cong, J., Radke, E.","A rigorous framework for convergent net weighting schemes in timing-driven placement",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361277,"288","294",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349088035&partnerID=40&md5=cb64d84fc2def73819055563d8756827",Conference Paper,Scopus,2-s2.0-76349088035
"Cong, J., Chang, M.-C.F., Reinman, G., Tam, S.-W.","Multiband RF-interconnect for reconfigurable network-on-chip communications",2009,"International Workshop on System Level Interconnect Prediction, SLIP",,,,"107","108",,4,10.1145/1572471.1572491,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950823153&doi=10.1145%2f1572471.1572491&partnerID=40&md5=1ed702f6747a8154764bab015b2b40fc",Conference Paper,Scopus,2-s2.0-77950823153
"Cong, J., Liu, B., Zhang, Z.","Scheduling with soft constraints",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361315,"47","54",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349089156&partnerID=40&md5=a687c4bf15926b4cf6b33afba314d679",Conference Paper,Scopus,2-s2.0-76349089156
"Cong, J., Jiang, W., Liu, B., Zou, Y.","Automatic memory partitioning and scheduling for throughput and power optimization",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361219,"697","704",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349122658&partnerID=40&md5=713bb9f9c59d916c9c278698f0db7675",Conference Paper,Scopus,2-s2.0-76349122658
"Cong, J., Gururaj, K., Liu, B., Liu, C., Zhang, Z., Zhou, S., Zou, Y.","Evaluation of static analysis techniques for fixed-point precision optimization",2009,"Proceedings - IEEE Symposium on Field Programmable Custom Computing Machines, FCCM 2009",,, 5290921,"231","234",,13,10.1109/FCCM.2009.35,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74349127428&doi=10.1109%2fFCCM.2009.35&partnerID=40&md5=2ec2d5abde2ae2c782a96327399f948d",Conference Paper,Scopus,2-s2.0-74349127428
"Lee, S.-B., Tam, S.-W., Pefkianakis, I., Lu, S., Chang, M.F., Guo, C., Reinman, G., Peng, C., Naik, M., Zhang, L., Cong, J.","A scalable micro wireless interconnect structure for CMPs",2009,"Proceedings of the Annual International Conference on Mobile Computing and Networking, MOBICOM",,,,"217","228",,103,10.1145/1614320.1614345,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450278756&doi=10.1145%2f1614320.1614345&partnerID=40&md5=f325d1a208d43279d40e9fe7b22da408",Conference Paper,Scopus,2-s2.0-70450278756
"Cong, J., Liu, B., Zhang, Z.","Behavior-level observability don't-cares and application to low-power behavioral synthesis",2009,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 1594266,"139","144",,9,10.1145/1594233.1594266,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449700261&doi=10.1145%2f1594233.1594266&partnerID=40&md5=d3d079064e9c1e6d201baa4430d6da5d",Conference Paper,Scopus,2-s2.0-70449700261
"Papakonstantinou, A., Gururaj, K., Stratton, J.A., Chen, D., Cong, J., Hwu, W.-M.W.","High-performance CUDA kernel execution on FPGAs",2009,"Proceedings of the International Conference on Supercomputing",,, 1542357,"515","516",,6,10.1145/1542275.1542357,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449717519&doi=10.1145%2f1542275.1542357&partnerID=40&md5=023afa7bbf80859cb9cfe7684f9c15ed",Conference Paper,Scopus,2-s2.0-70449717519
"Papakonstantinou, A., Gururaj, K., Stratton, J.A., Chen, D., Cong, J., Hwu, W.-M.W.","FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs",2009,"2009 IEEE 7th Symposium on Application Specific Processors, SASP 2009",,, 5226333,"35","42",,78,10.1109/SASP.2009.5226333,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350752429&doi=10.1109%2fSASP.2009.5226333&partnerID=40&md5=8d3b159ca6562cfea86e2df828d83a44",Conference Paper,Scopus,2-s2.0-70350752429
"Puri, R., Haritan, E., Krolikoski, S., Cong, J., Kogel, T., McCredie, B., Shen, J., Takach, A.","From milliwatts to megawatts: System level power challenge",2009,"Proceedings - Design Automation Conference",,, 5227086,"750","751",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350712428&partnerID=40&md5=6e20b0be4551cb552d66d41059b7453f",Conference Paper,Scopus,2-s2.0-70350712428
"Cong, J., Nagaraj, N.S., Puri, R., Joyner, W., Burns, J., Gavrielov, M., Radojcic, R., Rickert, P., Stork, H.","Moore's Law: Another casualty of the financial meltdown?",2009,"Proceedings - Design Automation Conference",,, 5227172,"202","203",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350708306&partnerID=40&md5=6c61078d0708f29b13beb17cd85e4785",Conference Paper,Scopus,2-s2.0-70350708306
"Cong, J., Gururaj, K.","Energy efficient multiprocessor task scheduling under input-dependent variation",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090698,"411","416",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350072681&partnerID=40&md5=72c114398f7204c86b05f98b886c0ec4",Conference Paper,Scopus,2-s2.0-70350072681
"Le Toumelin, L., Cong, J.","Panel session - Is the second wave of HLS the one industry will surf on?",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090691,"374","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350041895&partnerID=40&md5=0b4746fc587a454780d66acc7b45132f",Conference Paper,Scopus,2-s2.0-70350041895
"Cong, J., Rosenstiel, W.","The last byte: The HLS tipping point",2009,"IEEE Design and Test of Computers","26","4",,"104","",,1,10.1109/MDT.2009.88,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69949116729&doi=10.1109%2fMDT.2009.88&partnerID=40&md5=823d0e2e479796d8735de699f6b33479",Note,Scopus,2-s2.0-69949116729
"Cong, J., Zou, Y.","FPGA-based hardware acceleration of lithographic aerial image simulation",2009,"ACM Transactions on Reconfigurable Technology and Systems","2","3", 17,"","",,18,10.1145/1575774.1575776,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862931159&doi=10.1145%2f1575774.1575776&partnerID=40&md5=c68d416bcfe5ae04756799811bf6c990",Article,Scopus,2-s2.0-84862931159
"Cong, J., Gururaj, K., Han, G., Jiang, W.","Synthesis algorithm for application-specific homogeneous processor networks",2009,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","17","9", 4801523,"1318","1329",,7,10.1109/TVLSI.2008.2004874,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69649095125&doi=10.1109%2fTVLSI.2008.2004874&partnerID=40&md5=21e8a7da046c5398a635f1fd94fd078c",Article,Scopus,2-s2.0-69649095125
"Cong, J., Gururaj, K., Han, G.","Synthesis of reconfigurable high-performance multicore systems",2009,"Proceedings of the 7th ACM SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA'09",,,,"201","208",,11,10.1145/1508128.1508159,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650692183&doi=10.1145%2f1508128.1508159&partnerID=40&md5=97d786f4499660d500ac93311136529e",Conference Paper,Scopus,2-s2.0-67650692183
"Cong, J., Fan, Y., Xu, J.","Simultaneous resource binding and interconnection optimization based on a distributed register-file microarchitecture",2009,"ACM Transactions on Design Automation of Electronic Systems","14","3", 35,"","",,17,10.1145/1529255.1529257,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650340972&doi=10.1145%2f1529255.1529257&partnerID=40&md5=3da5647e45d207e88e1bb4dd8cbd1d6c",Article,Scopus,2-s2.0-67650340972
"Cong, J., Luo, G.","A multilevel analytical placement for 3D ICs",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796507,"361","366",,44,10.1109/ASPDAC.2009.4796507,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549106487&doi=10.1109%2fASPDAC.2009.4796507&partnerID=40&md5=7d302e2356b26df5ae48d619879fd80b",Conference Paper,Scopus,2-s2.0-64549106487
"Cong, J., Gupta, P., Lee, J.","On the futility of statistical power optimization",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796475,"167","172",,1,10.1109/ASPDAC.2009.4796475,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549123009&doi=10.1109%2fASPDAC.2009.4796475&partnerID=40&md5=6353a81b06a35efa568afe7fb2553a7d",Conference Paper,Scopus,2-s2.0-64549123009
"Agarwal, A., Cong, J., Tagiku, B.","Fault tolerant placement and defect reconfiguration for nano-FPGAs",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681655,"714","721",,7,10.1109/ICCAD.2008.4681655,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849107118&doi=10.1109%2fICCAD.2008.4681655&partnerID=40&md5=673a88470a5d04cf68ed5ba5b930e479",Conference Paper,Scopus,2-s2.0-57849107118
"Cong, J., Gururaj, K., Han, G., Kaplan, A., Naik, M., Reinman, G.","MC-sim: An efficient simulation tool for MPSoC designs",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681599,"364","371",,25,10.1109/ICCAD.2008.4681599,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849136478&doi=10.1109%2fICCAD.2008.4681599&partnerID=40&md5=837f3a184ac1fb5e630fc517286c0a24",Conference Paper,Scopus,2-s2.0-57849136478
"Chang, M., Cong, J., Kaplan, A., Naik, M., Reinman, G., Socher, E., Tam, S.-W.","CMP network-on-chip overlaid with multi-band RF-interconnect",2008,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4658639,"191","202",,151,10.1109/HPCA.2008.4658639,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549111756&doi=10.1109%2fHPCA.2008.4658639&partnerID=40&md5=972fd0464d7435cde495ca628cf88d54",Conference Paper,Scopus,2-s2.0-51549111756
"Cong, J., Zou, Y.","Lithographic aerial image simulation with FPGA-based hardware acceleration",2008,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"67","76",,15,10.1145/1344671.1344683,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349335240&doi=10.1145%2f1344671.1344683&partnerID=40&md5=df0960500b86f85d452031ec4ef282a7",Conference Paper,Scopus,2-s2.0-70349335240
"Cong, J., Minkovich, K.","Mapping for better than worst-case delays in LUT-based FPGA designs",2008,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"56","64",,8,10.1145/1344671.1344681,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349338476&doi=10.1145%2f1344671.1344681&partnerID=40&md5=9fa1d3e9c9879fbaf37c7f9f073403c4",Conference Paper,Scopus,2-s2.0-70349338476
"Cong, J., Jiang, W.","Pattern-based behavior synthesis for FPGA resource reduction",2008,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"107","116",,41,10.1145/1344671.1344688,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63349100795&doi=10.1145%2f1344671.1344688&partnerID=40&md5=7b8f48a873ffe4b18329db9d7a3814c8",Conference Paper,Scopus,2-s2.0-63349100795
"Cong, J., Luo, G., Radke, E.","Highly efficient gradient computation for density-constrained analytical placement",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","12", 4670063,"2133","2144",,18,10.1109/TCAD.2008.2006158,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749087820&doi=10.1109%2fTCAD.2008.2006158&partnerID=40&md5=ad9cb7421a840fb262ffdd45b7ac50d5",Conference Paper,Scopus,2-s2.0-56749087820
"Cong, J., Liu, C., Luo, G.","Quantitative studies of impact of 3D IC design on repeater usage",2008,"2008 Proceedings - 25th International VLSI Multilevel Interconnection Conference, VMIC 2008",,,,"344","348",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956587506&partnerID=40&md5=18a6972663ea464e8862105dfa69ae78",Conference Paper,Scopus,2-s2.0-77956587506
"Chang, M.-C.F., Cong, J., Kaplan, A., Liu, C., Naik, M., Premkumar, J., Reinman, G., Socher, E., Tam, S.-W.","Power reduction of CMP communication networks via rf-interconnects",2008,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,"2008 PROCEEDINGS", 4771806,"376","387",,47,10.1109/MICRO.2008.4771806,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749122976&doi=10.1109%2fMICRO.2008.4771806&partnerID=40&md5=c613099ac4b49ac94d65608f90830580",Conference Paper,Scopus,2-s2.0-66749122976
"Ma, Y., Liu, Y., Kursun, E., Reinman, G., Cong, J.","Investigating the effects of fine-grain three-dimensional integration on microarchitecture design",2008,"ACM Journal on Emerging Technologies in Computing Systems","4","4", 17,"","",,9,10.1145/1412587.1412590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56349119417&doi=10.1145%2f1412587.1412590&partnerID=40&md5=2a21b4792ae4b2e2c2b80af19b75899a",Article,Scopus,2-s2.0-56349119417
"Cong, J., Xu, J.","Simultaneous FU and register binding based on network flow method",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484821,"1057","1062",,32,10.1109/DATE.2008.4484821,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749093028&doi=10.1109%2fDATE.2008.4484821&partnerID=40&md5=53556c5380c3d24009cbd029d06125a5",Conference Paper,Scopus,2-s2.0-49749093028
"Jiang, W., Zhang, Z., Potkonjak, M., Cong, J.","Scheduling with integer time budgeting for low-power optimization",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4483947,"22","27",,14,10.1109/ASPDAC.2008.4483947,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549120818&doi=10.1109%2fASPDAC.2008.4483947&partnerID=40&md5=ec21f7a96dc1f7ee46605eb539a9383e",Conference Paper,Scopus,2-s2.0-49549120818
"Hsieh, C.-T., Cong, J., Zhang, Z., Chang, S.-C.","Behavioral synthesis with activating unused flip-flops for reducing glitch power in FPGA",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4483919,"10","15",,5,10.1109/ASPDAC.2008.4483919,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549106188&doi=10.1109%2fASPDAC.2008.4483919&partnerID=40&md5=81b4848727c1c4bbf56548e4aaeee3cf",Conference Paper,Scopus,2-s2.0-49549106188
"Li, X., Ma, Y., Hong, X., Dong, S., Cong, J.","LP based white space redistribution for thermal via planning and performance optimization in 3D ICs",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4483942,"209","212",,23,10.1109/ASPDAC.2008.4483942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549102825&doi=10.1109%2fASPDAC.2008.4483942&partnerID=40&md5=e31307b2d52b5b2601113815d06be3c0",Conference Paper,Scopus,2-s2.0-49549102825
"Cong, J., Xie, M.","A robust mixed-size legalization and detailed placement algorithm",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","8", 4527117,"1349","1362",,17,10.1109/TCAD.2008.925792,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47849111205&doi=10.1109%2fTCAD.2008.925792&partnerID=40&md5=40c69b18c97fc3ba8b18e3cfa90f47fc",Article,Scopus,2-s2.0-47849111205
"Cong, J., Luo, G.","Highly efficient gradient computation for density-constrained analytical placement methods",2008,"Proceedings of the International Symposium on Physical Design",,,,"39","46",,7,10.1145/1353629.1353639,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43349087906&doi=10.1145%2f1353629.1353639&partnerID=40&md5=11c59cb7f903fa81d928228b12a5e0b5",Conference Paper,Scopus,2-s2.0-43349087906
"Cong, J., Lee, J., Vandenberghe, L.","Robust gate sizing via mean excess delay minimization",2008,"Proceedings of the International Symposium on Physical Design",,,,"10","14",,6,10.1145/1353629.1353634,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43349083985&doi=10.1145%2f1353629.1353634&partnerID=40&md5=a5ca2cae9448882e13d80aae60a9e8fc",Conference Paper,Scopus,2-s2.0-43349083985
"Chang, M.-C.F., Socher, E., Tam, S.-W., Cong, J., Reinman, G.","RF interconnects for communications on-chip",2008,"Proceedings of the International Symposium on Physical Design",,,,"78","83",,41,10.1145/1353629.1353649,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43349103497&doi=10.1145%2f1353629.1353649&partnerID=40&md5=fdd3c3ceca1afe3872649903072d445b",Conference Paper,Scopus,2-s2.0-43349103497
"Cong, J., Luo, G., Wei, J., Zhang, Y.","Thermal-aware 3D IC placement via transformation",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196130,"780","785",,115,10.1109/ASPDAC.2007.358084,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46649110782&doi=10.1109%2fASPDAC.2007.358084&partnerID=40&md5=c571c1e14be9c68e8ddd09a4c3cfb024",Conference Paper,Scopus,2-s2.0-46649110782
"Chen, D., Cong, J., Fan, Y., Zhang, Z.","High-level power estimation and low-power design space exploration for FPGAs",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196086,"529","534",,29,10.1109/ASPDAC.2007.358040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-44949258060&doi=10.1109%2fASPDAC.2007.358040&partnerID=40&md5=1927c0ea054f1ea69c5a482ff6778b96",Conference Paper,Scopus,2-s2.0-44949258060
"Cong, J., Kursun, E., Liu, Y., Ma, Y., Reinman, G.","3D architecture modeling and exploration",2007,"2007 Proceedings - 24th International VLSI Multilevel Interconnection Conference, VMIC 2007",,,,"231","238",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-61649099723&partnerID=40&md5=5664fa2406b61d545d8acfe1a29222eb",Conference Paper,Scopus,2-s2.0-61649099723
"Liu, Y., Ma, Y., Kursun, E., Reinman, G., Cong, J.","Fine grain 3D integration for microarchitecture design through cube packing exploration",2007,"2007 IEEE International Conference on Computer Design, ICCD 2007",,, 4601911,"259","266",,15,10.1109/ICCD.2007.4601911,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949116040&doi=10.1109%2fICCD.2007.4601911&partnerID=40&md5=5036fafef3be5624948c7aca098dc606",Conference Paper,Scopus,2-s2.0-52949116040
"Cong, J., Fan, Y., Han, G., Jiang, W., Zhang, Z.","Platform-based behavior-level and system-level synthesis",2007,"2006 IEEE International Systems-on-Chip Conference, SOC",,, 4063049,"199","202",,37,10.1109/SOCC.2006.283880,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43749087793&doi=10.1109%2fSOCC.2006.283880&partnerID=40&md5=7ae427fec461b23405a97c42129fce03",Conference Paper,Scopus,2-s2.0-43749087793
"Ma, Y., Li, Z., Cong, J., Hong, X., Reinman, G., Dong, S., Zhou, Q.","Micro-architecture pipelining optimization with throughput-aware floorplanning",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196153,"920","925",,7,10.1109/ASPDAC.2007.358107,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46649114574&doi=10.1109%2fASPDAC.2007.358107&partnerID=40&md5=ec4d61591c88a13c603d3bdfaf9f8bd3",Conference Paper,Scopus,2-s2.0-46649114574
"Cong, J., Minkovich, K.","Improved SAT-based Boolean matching using implicants for LUT-based FPGAs",2007,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,, 1216944,"139","147",,24,10.1145/1216919.1216944,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748910665&doi=10.1145%2f1216919.1216944&partnerID=40&md5=7b3a3e8e22c1e541d5f0002d7dfee54c",Conference Paper,Scopus,2-s2.0-34748910665
"Cong, J., Han, G., Jiang, W.","Synthesis of an application-specific soft multiprocessor system",2007,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,, 1216934,"99","107",,23,10.1145/1216919.1216934,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748844582&doi=10.1145%2f1216919.1216934&partnerID=40&md5=bdeb3d7b2794b2bdb71afa9f9b6e6f7a",Conference Paper,Scopus,2-s2.0-34748844582
"Ma, Y., Li, Z., Hong, X., Cong, J., Dong, S.","Cubic packing with various candidates for 3D IC design",2007,"ICSICT-2006: 2006 8th International Conference on Solid-State and Integrated Circuit Technology, Proceedings",,, 4098631,"2079","2081",,2,10.1109/ICSICT.2006.306622,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547335257&doi=10.1109%2fICSICT.2006.306622&partnerID=40&md5=c0cfbde5c8658a324b351d7eb1adc8f6",Conference Paper,Scopus,2-s2.0-34547335257
"Cong, J., Han, G., Jagannathan, A., Reinman, G., Rutkowski, K.","Accelerating sequential applications on CMPs using core spilling",2007,"IEEE Transactions on Parallel and Distributed Systems","18","8",,"1094","1107",,9,10.1109/TPDS.2007.1085,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548211358&doi=10.1109%2fTPDS.2007.1085&partnerID=40&md5=ceb622a8436a630950f5c99bcd289d64",Article,Scopus,2-s2.0-34548211358
"Li, C., Xie, M., Koh, C.-K., Cong, J., Madden, P.H.","Routability-driven placement and white space allocation",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","5",,"858","871",,30,10.1109/TCAD.2006.884575,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248524608&doi=10.1109%2fTCAD.2006.884575&partnerID=40&md5=b2d39a5a0279a2f4c188d0a3a25aa70a",Article,Scopus,2-s2.0-34248524608
"Cong, J., Minkovich, K.","Optimality study of logic synthesis for LUT-based FPGAs",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","2",,"230","239",,29,10.1109/TCAD.2006.887922,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846620157&doi=10.1109%2fTCAD.2006.887922&partnerID=40&md5=388fa6851fa54555d4230ac554e4e272",Conference Paper,Scopus,2-s2.0-33846620157
"Cong, J., Zhang, Y.","Thermal-aware physical design flow for 3-D ICs",2006,"2006 Proceedings - 23rd International VLSI Multilevel Interconnection Conference, VMIC 2006",,,,"73","80",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79954527305&partnerID=40&md5=c0c7f2501b8da08f42cc66b5b81aabe8",Conference Paper,Scopus,2-s2.0-79954527305
"Cong, J., Zhang, Z.","An efficient and versatile scheduling algorithm based on SDC formulation",2006,"Proceedings - Design Automation Conference",,,,"433","438",,63,10.1145/1146909.1147025,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547187799&doi=10.1145%2f1146909.1147025&partnerID=40&md5=f3a5dab1b54d88a8dbfe01203ff9fd1d",Conference Paper,Scopus,2-s2.0-34547187799
"Cong, J., Fan, Y., Jiang, W.","Platform-based resource binding using a distributed register-file microarchitecture",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110256,"709","715",,25,10.1109/ICCAD.2006.320017,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547302203&doi=10.1109%2fICCAD.2006.320017&partnerID=40&md5=5450de3ccbefd89a726bacd48bfe7024",Conference Paper,Scopus,2-s2.0-34547302203
"Kirovski, D., Hwang, Y.-Y., Potkonjak, M., Cong, J.","Protecting combinational logic synthesis solutions",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","12",,"2687","2696",,23,10.1109/TCAD.2006.882490,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845622506&doi=10.1109%2fTCAD.2006.882490&partnerID=40&md5=aa3e89b8876012c13cf307b752070346",Article,Scopus,2-s2.0-33845622506
"Chen, D., Cong, J., Fan, Y., Xu, J.","Optimality study of resource binding with multi-Vdds",2006,"Proceedings - Design Automation Conference",,,,"580","585",,18,10.1145/1146909.1147059,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547174370&doi=10.1145%2f1146909.1147059&partnerID=40&md5=61ce2b57b21691686093a55c0b2564f2",Conference Paper,Scopus,2-s2.0-34547174370
"Lin, J.Y., Chen, D., Cong, J.","Optimal simultaneous mapping and clustering for FPGA delay optimization",2006,"Proceedings - Design Automation Conference",,,,"472","477",,25,10.1145/1146909.1147035,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547223151&doi=10.1145%2f1146909.1147035&partnerID=40&md5=c3825494bc7d99f5285d5abf43acb233",Conference Paper,Scopus,2-s2.0-34547223151
"Cong, J., Fan, Y., Han, G., Jiang, W., Zhang, Z.","Behavior and communication co-optimization for systems with sequential communication media",2006,"Proceedings - Design Automation Conference",,,,"675","678",,3,10.1145/1146909.1147080,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547211995&doi=10.1145%2f1146909.1147080&partnerID=40&md5=070d8323732960f6937ca968fa825a54",Conference Paper,Scopus,2-s2.0-34547211995
"Chen, D., Cong, J., Pan, P.","FPGA design automation: A survey",2006,"Foundations and Trends in Electronic Design Automation","1","3",,"195","330",,50,10.1561/1000000003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846207439&doi=10.1561%2f1000000003&partnerID=40&md5=44203b9673545444c8a9560e4e35e5c6",Review,Scopus,2-s2.0-33846207439
"Cong, J., Xie, M.","A robust detailed placement for mixed-size IC designs",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594680,"188","194",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745968360&partnerID=40&md5=ce7961a0fc623e7135b479022332475a",Conference Paper,Scopus,2-s2.0-33745968360
"Cong, J., Jagannathan, A., Ma, Y., Reinman, G., Wei, J., Zhang, Y.","An automated design flow for 3D microarchitecture evaluation",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594713,"384","389",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748631273&partnerID=40&md5=11622f5ed709cdc2aabb797432dcd647",Conference Paper,Scopus,2-s2.0-33748631273
"Chen, G., Cong, J.","Simultaneous placement with clustering and duplication",2006,"ACM Transactions on Design Automation of Electronic Systems","11","3",,"740","772",,1,10.1145/1142980.1142989,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748414638&doi=10.1145%2f1142980.1142989&partnerID=40&md5=5d061895ed46fe7667131917c80dd693",Article,Scopus,2-s2.0-33748414638
"Cong, J., Han, G., Zhang, Z.","Architecture and compiler optimizations for data bandwidth improvement in configurable processors",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","9", 1715331,"986","997",,9,10.1109/TVLSI.2006.884050,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750578656&doi=10.1109%2fTVLSI.2006.884050&partnerID=40&md5=fdb4c8d58255122a7cda105971c57b63",Article,Scopus,2-s2.0-33750578656
"Cong, J., Romesis, M., Shinnerl, J.R.","Fast floorplanning by look-ahead enabled recursive bipartitioning",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","9", 1673746,"1719","1732",,26,10.1109/TCAD.2005.859519,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748097477&doi=10.1109%2fTCAD.2005.859519&partnerID=40&md5=57a04fe2a776c5c2e5a6a5e815b2bdb0",Article,Scopus,2-s2.0-33748097477
"Chen, D., Cong, J., Xu, J.","Optimal simultaneous module and multivoltage assignment for low power",2006,"ACM Transactions on Design Automation of Electronic Systems","11","2",,"362","386",,16,10.1145/1142155.1142161,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746091678&doi=10.1145%2f1142155.1142161&partnerID=40&md5=16accb634d416d9cec3aab4351fe5179",Article,Scopus,2-s2.0-33746091678
"Chan, T.F., Cong, J., Shinnerl, J.R., Sze, K., Xie, M.","mPL6: Enhanced multilevel mixed-size placement",2006,"Proceedings of the International Symposium on Physical Design","2006",,,"212","214",,122,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746016682&partnerID=40&md5=4d0663d8cd7fc3313e39c9c5b46b9a09",Conference Paper,Scopus,2-s2.0-33746016682
"Cong, J., Minkovich, K.","Optimality study of logic synthesis for LUT-based FPGAs",2006,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"33","40",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745824652&partnerID=40&md5=6d65fbb0eca408747085d4579b81d659",Conference Paper,Scopus,2-s2.0-33745824652
"Chan, T., Cong, J., Sze, K.","Multilevel generalized force-directed method for circuit placement",2005,"Proceedings of the International Symposium on Physical Design",,,,"185","192",,110,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144468974&partnerID=40&md5=c4293723669b431b2a0afe3f8b2a11c7",Conference Paper,Scopus,2-s2.0-29144468974
"Chan, T.F., Cong, J., Romesis, M., Shinnerl, J.R., Sze, K., Xie, M.","mPL6: A robust multilevel mixed-size placement engine",2005,"Proceedings of the International Symposium on Physical Design",,,,"227","229",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144513767&partnerID=40&md5=4b1ad2a82ef4126b30334850ac590f00",Conference Paper,Scopus,2-s2.0-29144513767
"Cong, J., Jagannathan, A., Reinman, G., Tamir, Y.","Understanding the energy efficiency of SMT and CMP with multiclustering",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"48","53",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444439965&partnerID=40&md5=45fea4bb11cc3570176808fa9a968ceb",Conference Paper,Scopus,2-s2.0-28444439965
"Cong, J., Zhang, Y.","Thermal-driven multilevel routing for 3-D ICs",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",, 1466143,"121","126",,122,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861422150&partnerID=40&md5=a7ffaacd2e3eb03fba590c243c01b065",Conference Paper,Scopus,2-s2.0-84861422150
"Cong, J., Zhang, Y.","Thermal via planning for 3-D ICs",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560164,"744","751",,124,10.1109/ICCAD.2005.1560164,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751410351&doi=10.1109%2fICCAD.2005.1560164&partnerID=40&md5=b91ec29ac27fc1c0b4fc348052e59c98",Conference Paper,Scopus,2-s2.0-33751410351
"Cong, J., Han, G., Zhang, Z.","Architecture and compilation for data bandwidth improvement in configurable embedded processors",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560075,"263","270",,9,10.1109/ICCAD.2005.1560075,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750587614&doi=10.1109%2fICCAD.2005.1560075&partnerID=40&md5=d3b1ea3e0962cd2e92f27f71dd625a93",Conference Paper,Scopus,2-s2.0-33750587614
"Chen, D., Cong, J., Xu, J.","Optimal module and voltage assignment for low-power",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2",, 1466475,"850","855",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547174752&partnerID=40&md5=5c7cf89e787dd89b48c53bec53c99f4d",Conference Paper,Scopus,2-s2.0-34547174752
"Cong, J., Huang, H., Yuan, X.","Technology mapping and architecture evalution for k/m-macrocell-based FPGAs",2005,"ACM Transactions on Design Automation of Electronic Systems","10","1",,"3","23",,19,10.1145/1044111.1044113,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30544444390&doi=10.1145%2f1044111.1044113&partnerID=40&md5=2eec86614ca4e41dd3f1ab7619ed2608",Article,Scopus,2-s2.0-30544444390
"Cong, J., Romesis, M., Shinnerl, J.R.","Robust mixed size placement under tight white space constraints",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560058,"165","172",,17,10.1109/ICCAD.2005.1560058,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748626715&doi=10.1109%2fICCAD.2005.1560058&partnerID=40&md5=d007afc414aa7219f3086c6ee4c9c91d",Conference Paper,Scopus,2-s2.0-33748626715
"Cong, J., Romesis, M., Shinned, J.R.","Fast floorplanning by look-ahead enabled recursive bipartitioning",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2",, 1466537,"1119","1122",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861421567&partnerID=40&md5=bc4b73ae6e36128ea1720e94227a1e15",Conference Paper,Scopus,2-s2.0-84861421567
"Cong, J., Shinnerl, J.R., Xie, M., Kong, T., Yuan, X.","Large-scale circuit placement",2005,"ACM Transactions on Design Automation of Electronic Systems","10","2",,"389","430",,36,10.1145/1059876.1059886,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30544433363&doi=10.1145%2f1059876.1059886&partnerID=40&md5=e278e558ff3f193d540ed513906a3e2c",Review,Scopus,2-s2.0-30544433363
"Cong, J., Fan, Y., Han, G., Lin, Y., Xu, J., Zhang, Z., Cheng, X.","Bitwidth-aware scheduling and binding in high-level synthesis",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2",, 1466476,"856","861",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861428551&partnerID=40&md5=2fd01f62e35d87064353c2dbb20e3ddc",Conference Paper,Scopus,2-s2.0-84861428551
"Jagannathan, A., Yang, H.H., Konigsfeld, K., Milliron, D., Mohan, M., Romesis, M., Reinman, G., Cong, J.","Microarchitecture evaluation with floorplanning and interconnect pipelining",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",, 1466114,"I8","I15",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750838127&partnerID=40&md5=c2b950ca7b64548a917b794a5e1a9a6b",Conference Paper,Scopus,2-s2.0-33750838127
"Li, F., Lin, Y., He, L., Chen, D., Cong, J.","Power modeling and characteristics of field programmable gate arrays",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","11",,"1712","1723",,93,10.1109/TCAD.2005.852293,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27744497504&doi=10.1109%2fTCAD.2005.852293&partnerID=40&md5=8668f38e60a34b7dd92452272e439a3a",Article,Scopus,2-s2.0-27744497504
"Cong, J., Fan, Y., Han, G., Jagannathan, A., Reinman, G., Zhang, Z.","Instruction set extension with shadow registers for configurable processors",2005,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"99","106",,42,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344403542&partnerID=40&md5=d3229f12f64df6249f9b41a75a33ebd8",Conference Paper,Scopus,2-s2.0-20344403542
"Cong, J., Fang, J., Xie, M., Zhang, Y.","MARS - A multilevel full-chip gridless routing system",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","3",,"382","394",,35,10.1109/TCAD.2004.842803,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15244340464&doi=10.1109%2fTCAD.2004.842803&partnerID=40&md5=2d592a679a45f4a6a6df375b0dd49145",Article,Scopus,2-s2.0-15244340464
"Chen, D., Cong, J.","DAOmap: A depth-optimal area optimization mapping algorithm for FPGA designs",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 9D.2,"752","759",,99,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244418071&partnerID=40&md5=01a572c006b3b67f52ecf3d8e5fa027b",Conference Paper,Scopus,2-s2.0-16244418071
"Chen, D., Cong, J.","Delay optimal low-power circuit clustering for FPGAs with dual supply voltages",2004,"Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",,, 2.1p,"70","73",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244398051&partnerID=40&md5=d2e45d6d71db318b2bfe89d56fdd0e08",Conference Paper,Scopus,2-s2.0-16244398051
"Chen, G., Cong, J.","Simultaneous timing driven clustering and placement for FPGAs",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3203",,,"158","167",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048871519&partnerID=40&md5=83495a24e75b88719b99457b4909b545",Article,Scopus,2-s2.0-35048871519
"Cong, J., Lim, S.K.","Retiming-based timing analysis with an application to mincut-based global placement",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","12",,"1684","1692",,5,10.1109/TCAD.2004.837718,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10044268437&doi=10.1109%2fTCAD.2004.837718&partnerID=40&md5=86e9b71bd94f75511b23d4b79ff3308e",Article,Scopus,2-s2.0-10044268437
"Cong, J., Wei, J., Zhang, Y.","A thermal-driven floorplanning algorithm for 3D ICs",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4C.3,"306","313",,324,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244385917&partnerID=40&md5=985afc60da103078e970f3960d2f3acc",Conference Paper,Scopus,2-s2.0-16244385917
"Li, C., Xie, M., Koh, C.-K., Cong, J., Madden, P.H.","Routability-driven placement and white space allocation",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5C.3,"394","401",,48,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244404617&partnerID=40&md5=9ffc45f2a70d7cf38fc7ca6eee7abc3e",Conference Paper,Scopus,2-s2.0-16244404617
"Cong, J., Fan, Y., Zhang, Z.","Architecture-level synthesis for automatic interconnect pipelining",2004,"Proceedings - Design Automation Conference",,,,"602","607",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444250755&partnerID=40&md5=3d9dd84d4791fdabba746f6e3e8a1a26",Conference Paper,Scopus,2-s2.0-4444250755
"Cong, J., Nataneli, G., Romesis, M., Shinnerl, J.R.","An area-optimality study of floorplanning",2004,"Proceedings of the International Symposium on Physical Design",,,,"78","83",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942672238&partnerID=40&md5=095d22cd4e5370a5e431e2b5e86310ff",Conference Paper,Scopus,2-s2.0-2942672238
"Chen, D., Cong, J.","Register binding and port assignment for multiplexer optimization",2004,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"68","73",,55,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442597216&partnerID=40&md5=a47f97e20deb975b7e5f00e598db1ab3",Conference Paper,Scopus,2-s2.0-2442597216
"Cong, J., Fan, Y., Han, G., Zhang, Z.","Application-specific instruction generation for configurable processor architectures",2004,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA","12",,,"183","189",,173,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442428419&partnerID=40&md5=95848e5dd626a2d338e8b06d4b282159",Conference Paper,Scopus,2-s2.0-2442428419
"Chen, D., Cong, J., Li, F., He, L.","Low-power technology mapping for FPGA architectures with dual supply voltages",2004,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA","12",,,"109","117",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442480635&partnerID=40&md5=3fc8d56d2dcfadabec7865c9635d0587",Conference Paper,Scopus,2-s2.0-2442480635
"Li, F., Lin, Y., He, L., Cong, J.","Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics",2004,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA","12",,,"42","50",,107,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442422090&partnerID=40&md5=c56061d1342a55bccf7e51c610891159",Conference Paper,Scopus,2-s2.0-2442422090
"Chang, C.-C., Cong, J., Romesis, M., Xie, M.","Optimality and Scalability Study of Existing Placement Algorithms",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","4",,"537","549",,23,10.1109/TCAD.2004.825870,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342420713&doi=10.1109%2fTCAD.2004.825870&partnerID=40&md5=897e5e93ddaef7a7061ea15b31f8a2f3",Conference Paper,Scopus,2-s2.0-2342420713
"Cong, J., Fan, Y., Han, G., Yang, X., Zhang, Z.","Architecture and Synthesis for On-Chip Multicycle Communication",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","4",,"550","564",,56,10.1109/TCAD.2004.825872,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342420709&doi=10.1109%2fTCAD.2004.825872&partnerID=40&md5=bda022663aac5e06502bfa000209a33f",Conference Paper,Scopus,2-s2.0-2342420709
"Cong, J., Lim, S.K.","Edge Separability-Based Circuit Clustering with Application to Multilevel Circuit Partitioning",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","3",,"346","357",,53,10.1109/TCAD.2004.823353,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1642336365&doi=10.1109%2fTCAD.2004.823353&partnerID=40&md5=a531e14cdcaac173fcb82e785ae8de87",Article,Scopus,2-s2.0-1642336365
"Chen, D., Cong, J.","Delay Optimal Low-Power Circuit Clustering for FPGAs with Dual Supply Voltages",2004,"Proceedings of the International Symposium on Low Power Electronics and Design","2004-January","January", 1349311,"70","73",,6,10.1109/LPE.2004.240787,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932115488&doi=10.1109%2fLPE.2004.240787&partnerID=40&md5=079f57689b1f9d3aeeed04aa952cdaef",Conference Paper,Scopus,2-s2.0-84932115488
"Cong, J., Romesis, M., Xie, M.","Optimality and stability study of timing-driven placement algorithms",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"472","478",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0348040120&partnerID=40&md5=48460feb058bb258bba8ea4eeb80b9c7",Conference Paper,Scopus,2-s2.0-0348040120
"Zhang, Z., Fan, Y., Potkonjak, M., Cong, J.","Gradual Relaxation Techniques with Applications to Behavioral Synthesis",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"529","535",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346148448&partnerID=40&md5=ba28a2bff39a3947896a08e44233740e",Conference Paper,Scopus,2-s2.0-0346148448
"Cong, J., Kong, T., Shinnerl, J.R., Xie, M., Yuan, X.","Large-Scale Circuit Placement: Gap and Promise",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"883","890",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346148419&partnerID=40&md5=f964964e9ca46e5f6f636402f248d95d",Conference Paper,Scopus,2-s2.0-0346148419
"Cong, J., Fan, Y., Han, G., Yang, X., Zhang, Z.","Architectural Synthesis Integrated with Global Placement for Multi-Cycle Communication",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"536","543",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346777484&partnerID=40&md5=b600331fb619141b20dbd76022ed1d99",Conference Paper,Scopus,2-s2.0-0346777484
"Chan, T.F., Cong, J., Kong, T., Shinnerl, J.R., Sze, K.","An Enhanced Multilevel Algorithm for Circuit Placement",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"299","306",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0347409202&partnerID=40&md5=c4e7313a6e74146244a5ceb2eb26d72d",Conference Paper,Scopus,2-s2.0-0347409202
"Cong, J., Fan, Y., Man, G., Yang, X., Zhang, Z.","Architecture and Synthesis for Multi-Cycle On-Chip Communication",2003,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"77","78",,2,10.1145/944664.944667,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1142299895&doi=10.1145%2f944664.944667&partnerID=40&md5=29ba3a37fe4d83ef5aeb32f7e6992f1f",Conference Paper,Scopus,2-s2.0-1142299895
"Chen, D., Cong, J., Ercegovac, M., Huang, Z.","Performance-driven mapping for CPLD architectures",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","10",,"1424","1431",,20,10.1109/TCAD.2003.818120,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142118131&doi=10.1109%2fTCAD.2003.818120&partnerID=40&md5=cd24221c9e5af20c2db2a090cca03057",Article,Scopus,2-s2.0-0142118131
"Cong, J., Jagannathan, A., Reinman, G., Romesis, M.","Microarchitecture evaluation with physical planning",2003,"Proceedings - Design Automation Conference",,,,"32","35",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0043092230&partnerID=40&md5=5496efa63a4b22934a83bdabd0f15380",Conference Paper,Scopus,2-s2.0-0043092230
"Cong, J., Fan, Y., Yang, X., Zhang, Z.","Architecture and synthesis for multi-cycle communication",2003,"Proceedings of the International Symposium on Physical Design",,,,"190","196",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038040150&partnerID=40&md5=57191a16e66128d22caca0cce0ae7302",Conference Paper,Scopus,2-s2.0-0038040150
"Cong, J., Romesis, M., Xie, M.","Optimality, scalability and stability study of partitioning and placement algorithms",2003,"Proceedings of the International Symposium on Physical Design",,,,"88","94",,39,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038716771&partnerID=40&md5=bdae96bc9e9f09f45ce9821d09a59aca",Conference Paper,Scopus,2-s2.0-0038716771
"Li, F., Chen, D., He, L., Cong, J.","Architecture evaluation for power-efficient FPGAs",2003,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"175","184",,130,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038687619&partnerID=40&md5=863e269522895e868dd3fcfb387f3e69",Conference Paper,Scopus,2-s2.0-0038687619
"Chang, C.-C., Cong, J., Pan, Z., Yuan, X.","Multilevel global placement with congestion control",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","4",,"395","409",,40,10.1109/TCAD.2003.809661,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037387778&doi=10.1109%2fTCAD.2003.809661&partnerID=40&md5=d91c4f7430434339d16b00c3515a3ca3",Article,Scopus,2-s2.0-0037387778
"Chang, C.-C., Cong, J., Xie, M.","Optimality and scalability study of existing placement algorithms",2003,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2003-January",, 1195099,"621","627",,56,10.1109/ASPDAC.2003.1195099,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954460028&doi=10.1109%2fASPDAC.2003.1195099&partnerID=40&md5=96bfb6dd12233da19229594b4496e847",Conference Paper,Scopus,2-s2.0-84954460028
"Chang, C.-C., Cong, J., Yuan, X.","Multi-level placement for large-scale mixed-size IC designs",2003,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2003-January",, 1195036,"325","330",,58,10.1109/ASPDAC.2003.1195036,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954416950&doi=10.1109%2fASPDAC.2003.1195036&partnerID=40&md5=31e48aee51670b55d6dcad3a1a5e6da3",Conference Paper,Scopus,2-s2.0-84954416950
"Lin, J.Y., Jagannathan, A., Cong, J.","Placement-driven technology mapping for LUT-based FPGAs",2003,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"121","126",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038349129&partnerID=40&md5=926aa31e0fa4737c84e6a296794a8bd1",Conference Paper,Scopus,2-s2.0-0038349129
"Cong, J., Xie, M., Zhang, Y.","An enhanced multilevel routing system",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"51","53",,47,10.1145/774572.774580,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036907173&doi=10.1145%2f774572.774580&partnerID=40&md5=a3b0f99a3fde81368ae55e92f65c8f62",Conference Paper,Scopus,2-s2.0-0036907173
"Cong, J., Lin, J.Y., Long, W.","A new enhanced SPFD rewiring algorithm",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"672","678",,19,10.1145/774572.774671,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036907241&doi=10.1145%2f774572.774671&partnerID=40&md5=b3becabef88b16dae45d829cd87c76b7",Conference Paper,Scopus,2-s2.0-0036907241
"Uchino, T., Cong, J.","An interconnect energy model considering coupling effects",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","7",,"763","776",,18,10.1109/TCAD.2002.1013890,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036638793&doi=10.1109%2fTCAD.2002.1013890&partnerID=40&md5=04826575b381cb5ed159a3add621dcec",Article,Scopus,2-s2.0-0036638793
"Cong, J., Pan, Z.","Wire width planning for interconnect performance optimization",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","3",,"319","329",,21,10.1109/43.986425,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036494121&doi=10.1109%2f43.986425&partnerID=40&md5=b132142dcdeb559328a2ab90846b6788",Article,Scopus,2-s2.0-0036494121
"Cong, J.","Timing closure based on physical hierarchy",2002,"Proceedings of the International Symposium on Physical Design",,,,"170","174",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036377306&partnerID=40&md5=a31191a4507724dbb58bd7f7e80d140c",Conference Paper,Scopus,2-s2.0-0036377306
"Cong, J., Wu, C.","Global clustering-based performance-driven circuit partitioning",2002,"Proceedings of the International Symposium on Physical Design",,,,"149","154",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036376022&partnerID=40&md5=bf1250a8e47d0ef21c09610fcf94b87c",Conference Paper,Scopus,2-s2.0-0036376022
"Chang, C.-C., Cong, J., Pan, Z., Yuan, X.","Physical hierarchy generation with routing congestion control",2002,"Proceedings of the International Symposium on Physical Design",,,,"36","41",,36,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036375904&partnerID=40&md5=096dea90b4cab087d16b096d042e790e",Conference Paper,Scopus,2-s2.0-0036375904
"Cong, J., Lin, Y., Long, W.","SPFD-based global rewiring",2002,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"77","84",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036385607&partnerID=40&md5=a2d5266863bdf8c01d5daeeb22995aec",Conference Paper,Scopus,2-s2.0-0036385607
"Cong, J.","An interconnect-centric design flow for nanometer technologies",2001,"Proceedings of the IEEE","89","4",,"505","527",,128,10.1109/5.920581,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0000090413&doi=10.1109%2f5.920581&partnerID=40&md5=3c6ce4928bd5a1e41ddfb200bcfc6b50",Article,Scopus,2-s2.0-0000090413
"Cong, J., Kong, T., Pan, Z.","Buffer block planning for interconnect planning and prediction",2001,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","9","6",,"929","937",,24,10.1109/92.974906,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035706051&doi=10.1109%2f92.974906&partnerID=40&md5=6c2380f3a17b063887c52cdb258b3ca7",Article,Scopus,2-s2.0-0035706051
"Cong, J., Koh, C.-K., Madden, P.H.","Interconnect layout optimization under higher order RLC model for MCM designs",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","12",,"1455","1463",,10,10.1109/43.969438,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035677181&doi=10.1109%2f43.969438&partnerID=40&md5=066f8295afe64535ef094abc911561ab",Article,Scopus,2-s2.0-0035677181
"Cong, J., Hwang, Y.-Y.","Boolean matching for LUT-based logic blocks with applications to architecture evaluation and technology mapping",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","9",,"1077","1090",,29,10.1109/43.945303,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035440923&doi=10.1109%2f43.945303&partnerID=40&md5=2df29a0a471565e98a6e2f14e12d1340",Article,Scopus,2-s2.0-0035440923
"Cong, J., He, L., Koh, C.-K., Pan, Z.","Interconnect sizing and spacing with consideration of coupling capacitance",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","9",,"1164","1169",,37,10.1109/43.945311,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035439983&doi=10.1109%2f43.945311&partnerID=40&md5=34da352df23ef8823a85c69719c95cee",Article,Scopus,2-s2.0-0035439983
"Cong, J., Pan, Z.","Interconnect performance estimation models for design planning",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","6",,"739","752",,52,10.1109/43.924827,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035368267&doi=10.1109%2f43.924827&partnerID=40&md5=417ef274fe1d47364626ffd47c8f84aa",Article,Scopus,2-s2.0-0035368267
"Chang, C.-C., Cong, J.","Pseudopin assignment with crosstalk noise control",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","5",,"598","611",,20,10.1109/43.920686,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035335445&doi=10.1109%2f43.920686&partnerID=40&md5=815711e8f686935b128c1f8f929a6f95",Article,Scopus,2-s2.0-0035335445
"Cong, J., Fang, J., Khoo, K.-Y.","Dune - A multilayer gridless routing system",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","5",,"633","647",,33,10.1109/43.920694,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035334707&doi=10.1109%2f43.920694&partnerID=40&md5=b73bd37daf8b87566ca6b550cf1e88eb",Article,Scopus,2-s2.0-0035334707
"Cong, J., Romesis, M.","Performance-driven multi-level clustering with application to hierarchical FPGA mapping",2001,"Proceedings - Design Automation Conference",,,,"389","394",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034848151&partnerID=40&md5=1fdce88f656e7c1e38a7ce5f1a7f7d80",Conference Paper,Scopus,2-s2.0-0034848151
"Uchino, T., Cong, J.","An interconnect energy model considering coupling effects",2001,"Proceedings - Design Automation Conference",,,,"555","558",,13,10.1109/DAC.2001.156201,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034841277&doi=10.1109%2fDAC.2001.156201&partnerID=40&md5=05cc34503766b38b17aca5111340cb9d",Article,Scopus,2-s2.0-0034841277
"Chen, G., Cong, J.","Simultaneous logic decomposition with technology mapping in FPGA designs",2001,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"48","55",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034998499&partnerID=40&md5=9dbc4b76cd5f5ac32f9c20a31c57df64",Conference Paper,Scopus,2-s2.0-0034998499
"Chen, D., Cong, J., Ercegovac, M.D., Huang, Z.","Performance-driven mapping for CPLD architectures",2001,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"39","47",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035017983&partnerID=40&md5=d9785a34949985549d538d44a0806477",Conference Paper,Scopus,2-s2.0-0035017983
"Cong, J., Fang, J., Zhang, Y.","Multilevel approach to full-chip gridless routing",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"396","403",,48,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035212842&partnerID=40&md5=9c5b92d6437830e13b2760bb82ce83e9",Conference Paper,Scopus,2-s2.0-0035212842
"Cong, J., Lim, S.K.","Performance driven multiway partitioning",2000,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"441","446",,12,10.1145/368434.368736,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861434044&doi=10.1145%2f368434.368736&partnerID=40&md5=13cf6f0e98020b2c64937390fa377d1b",Conference Paper,Scopus,2-s2.0-84861434044
"Cong, J., Lim, S.K.","Edge separability based circuit clustering with application to circuit partitioning",2000,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"429","434",,41,10.1145/368434.368728,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0003132154&doi=10.1145%2f368434.368728&partnerID=40&md5=0232850df7cd877153d911bf292e06a1",Conference Paper,Scopus,2-s2.0-0003132154
"Cong, J., Hwang, Y.-Y.","Structural gate decomposition for depthoptimal technology mapping in LUTBased FPGA designs",2000,"ACM Transactions on Design Automation of Electronic Systems","5","2",,"193","225",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23044521062&partnerID=40&md5=5b0b76a65cce7ef5654ecf1aed54037d",Article,Scopus,2-s2.0-23044521062
"Cong, J.J., Xu, S.","Performancedriven technology mapping for heterogeneous FPGAs",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","11",,"12681281","",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33747491143&partnerID=40&md5=b86d76e8eaa2862cd90b28ced31df6f0",Article,Scopus,2-s2.0-33747491143
"Cong, J., Xu, S.","Synthesis challenges for next-generation high-performance and high-density PLDs",2000,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"157","162",,2,10.1145/368434.368596,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0003769177&doi=10.1145%2f368434.368596&partnerID=40&md5=e324d3e9ab8634c99abea280bb03a380",Conference Paper,Scopus,2-s2.0-0003769177
"Wang, M., Lim, S., Cong, J., Sarrafzadeh, M.","Multi-way partitioning using bi-partition heuristics",2000,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"667","672",,11,10.1145/368434.368865,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884681382&doi=10.1145%2f368434.368865&partnerID=40&md5=f94e5b75ad0759005e46e833474600be",Conference Paper,Scopus,2-s2.0-84884681382
"Chang, Tony F., Cong, Jason, Kong, Tianming, Shinnerl, Joseph R.","Multilevel optimization for large-scale circuit placement",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"171","176",,93,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034477815&partnerID=40&md5=d751319f072cb8bc2c4ba53c074c22f1",Conference Paper,Scopus,2-s2.0-0034477815
"Cong, J., Kong, T., Liang, F., Liu, J.S., Wong, W.H., Xu, D.","Dynamic weighting Monte Carlo for constrained floorplan designs in mixed signal application",2000,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"277","282",,3,10.1145/368434.368634,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548851234&doi=10.1145%2f368434.368634&partnerID=40&md5=ba2de0df44e309d3fcb3f2c420c6a693",Conference Paper,Scopus,2-s2.0-34548851234
"Cong, J.J., Xu, S.","Performance-driven technology mapping for heterogeneous FPGAs",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","11",,"1268","1281",,9,10.1109/43.892851,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034313449&doi=10.1109%2f43.892851&partnerID=40&md5=8d208c6d63699492d8fd56823e50cea7",Article,Scopus,2-s2.0-0034313449
"Cong, Jason, Yuan, Xin","Routing tree construction under fixed buffer locations",2000,"Proceedings - Design Automation Conference",,,,"379","384",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033699071&partnerID=40&md5=a819ad74d506d905a7123fb3566ca7ed",Conference Paper,Scopus,2-s2.0-0033699071
"Cong, Jason, Yan, Kenneth","Synthesis for FPGAs with embedded memory blocks",2000,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"75","82",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033701022&partnerID=40&md5=ea690ab876af78dd58ed9c7abb454cbf",Conference Paper,Scopus,2-s2.0-0033701022
"Cong, Jason, Huang, Hui","Depth optimal incremental mapping for field programmable gate arrays",2000,"Proceedings - Design Automation Conference",,,,"290","293",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033685285&partnerID=40&md5=cfbd41bca495baef83ed3d7b5b5ed9b2",Conference Paper,Scopus,2-s2.0-0033685285
"Chang, Chin-Chih, Cong, Jason","Pseudo pin assignment with crosstalk noise control",2000,"Proceedings of the International Symposium on Physical Design",,,,"41","47",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033715843&partnerID=40&md5=b4172091e2178b11c4757ef47c45ad25",Conference Paper,Scopus,2-s2.0-0033715843
"Cong, J., Lim, S.K.","Physical planning with retiming",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896441,"2","7",,42,10.1109/ICCAD.2000.896441,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034480561&doi=10.1109%2fICCAD.2000.896441&partnerID=40&md5=bf68759706327fef12bd45cd8747860a",Conference Paper,Scopus,2-s2.0-0034480561
"Cong, Jason, Sarrafzadeh, Majid","Incremental physical design",2000,"Proceedings of the International Symposium on Physical Design",,,,"84","92",,56,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033726537&partnerID=40&md5=ebc0c12e1afd9b361ff48d9be5a90b2f",Conference Paper,Scopus,2-s2.0-0033726537
"Cong, Jason, Lim, Sung Kyu, Wu, Chang","Performance driven multi-level and multiway partitioning with retiming",2000,"Proceedings - Design Automation Conference",,,,"274","279",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033699519&partnerID=40&md5=806641f9f61fe5df38953cd694f0be09",Conference Paper,Scopus,2-s2.0-0033699519
"Cong, Jason, Fang, Jie, Khoo, Kei-Yong","DUNE: A multi-layer gridless routing system with wire planning",2000,"Proceedings of the International Symposium on Physical Design",,,,"12","18",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033692066&partnerID=40&md5=d524e6ca3980340f1c0f067e02208e97",Conference Paper,Scopus,2-s2.0-0033692066
"Cong, J., Fang, J., Khoo, K.-Y.","Via design rule consideration in multilayer maze routing algorithms",2000,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","19","2",,"215","223",,10,10.1109/43.828550,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033904916&doi=10.1109%2f43.828550&partnerID=40&md5=3d98b1da71ff86d1c950546be04b93d1",Article,Scopus,2-s2.0-0033904916
"Cong, Jason, Huang, Hui, Yuan, Xin","Technology mapping for k/m-macrocell based FPGAs",2000,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"51","59",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033704306&partnerID=40&md5=ed42e119c15777d0680fb6bc5e6dbef6",Conference Paper,Scopus,2-s2.0-0033704306
"Coudert, O., Cong, J., Malik, S., Sarrafzadeh, M.","Incremental CAD",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896480,"236","243",,28,10.1109/ICCAD.2000.896480,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034474816&doi=10.1109%2fICCAD.2000.896480&partnerID=40&md5=6b368265b93f9f6901929612ec7a7fd4",Conference Paper,Scopus,2-s2.0-0034474816
"Cong, J., Wu, C.","Optimal FPGA mapping and retiming with efficient initial state computation",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","11",,"1595","1607",,8,10.1109/43.806805,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033356907&doi=10.1109%2f43.806805&partnerID=40&md5=6f9a583b4664b24f50a7c30e70ddc5f7",Article,Scopus,2-s2.0-0033356907
"Cong, J., He, L.","Theory and algorithm of local-refinement-based optimization with application to device and interconnect sizing",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","4",,"406","420",,8,10.1109/43.752925,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748147907&doi=10.1109%2f43.752925&partnerID=40&md5=51447d65aa263469168028b6d10f79c6",Article,Scopus,2-s2.0-33748147907
"Chang, C.-C., Cong, J.","An efficient approach to multilayer layer assignment with an application to via minimization",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","5",,"608","620",,28,10.1109/43.759077,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032638880&doi=10.1109%2f43.759077&partnerID=40&md5=7ac9656e5f8fbeb229d1cbc6f4e65331",Article,Scopus,2-s2.0-0032638880
"Cong, Jason, Fang, Jie, Khoo, Kei-Yong","Implicit connection graph maze routing algorithm for ECO routing",1999,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"163","167",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033343886&partnerID=40&md5=a1f6ef090d60598c678098f0c4f9f1a4",Conference Paper,Scopus,2-s2.0-0033343886
"Cong, Jason, Kong, Tianming, Pan, David Zhigang","Buffer block planning for interconnect-driven floorplanning",1999,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"358","363",,117,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033338004&partnerID=40&md5=72e8a78e02fca09c98fa9659f691e926",Conference Paper,Scopus,2-s2.0-0033338004
"Cong, Jason","Interconnect-centric design flow for nanometer technologies",1999,"International Symposium on VLSI Technology, Systems, and Applications, Proceedings",,,,"54","57",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032599260&partnerID=40&md5=473f8d1691744e4d9a7fe971d392c965",Article,Scopus,2-s2.0-0032599260
"Cong, Jason, He, Lei","Theory and algorithm of local-refinement-based optimization with application to device and interconnect sizing",1999,"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing","46","3",,"406","420",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032630745&partnerID=40&md5=38b444a21183fe300b809602f7958bdf",Article,Scopus,2-s2.0-0032630745
"Cong, Jason, Pan, David Zhigang","Interconnect estimation and planning for deep submicron designs",1999,"Proceedings - Design Automation Conference",,,,"507","510",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032658041&partnerID=40&md5=ed8117d2db3943916e5d5dd664e32484",Article,Scopus,2-s2.0-0032658041
"Cong, Jason, Hwang, Yean-Yow, Xu, Songjie","Technology mapping for FPGAs with nonuniform pin delays and fast interconnections",1999,"Proceedings - Design Automation Conference",,,,"373","378",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032630765&partnerID=40&md5=45d9a555a0db342aa6a9992a688fef93",Article,Scopus,2-s2.0-0032630765
"Cong, Jason, Wu, Chang, Ding, Yuzheng","Cut ranking and pruning: Enabling a general and efficient FPGA mapping solution",1999,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"29","35",,99,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032681920&partnerID=40&md5=b5f4680bc3a61e03cd8d980a69b5c877",Article,Scopus,2-s2.0-0032681920
"Cong, Jason, Li, Honching, Wu, Chang","Simultaneous circuit partitioning/clustering with retiming for performance optimization",1999,"Proceedings - Design Automation Conference",,,,"460","465",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032642353&partnerID=40&md5=c8000a880a7565b034a538ed7dc94ff8",Article,Scopus,2-s2.0-0032642353
"Cong, Jason","Coupling of synthesis and layout: Challenges and solutions",1998,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"135","136",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032218693&partnerID=40&md5=b6146b3311df9301e86d08744ae396a4",Article,Scopus,2-s2.0-0032218693
"Cong, Jason, Lim, Sung Kyu","Multiway partitioning with pairwise movement",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"512","516",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032307688&partnerID=40&md5=016cc10fb34872ed34deafad67607e30",Conference Paper,Scopus,2-s2.0-0032307688
"Cong, Jason, Xu, Songjie","Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"40","45",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032320165&partnerID=40&md5=d01504a6269a4db9068212a4cb465c1f",Conference Paper,Scopus,2-s2.0-0032320165
"Cong, J., Wu, C.","An efficient algorithm for performance-optimal FPGA technology mapping with retiming",1998,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","17","9",,"738","748",,4,10.1109/43.720312,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032163099&doi=10.1109%2f43.720312&partnerID=40&md5=d7ee0273a223c7743f2e881c63fcd70a",Article,Scopus,2-s2.0-0032163099
"Cong, J., Kahng, A.B., Koh, C.-K., Albert Tsao, C.-W.","Bounded-skew clock and steiner routing",1998,"ACM Transactions on Design Automation of Electronic Systems","3","3",,"341","388",,77,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22644449767&partnerID=40&md5=cbd786c6276a8ed15a24b3fa4236f515",Article,Scopus,2-s2.0-22644449767
"Cong, J., Kahng, A.B., Leung, K.-S.","Efficient algorithms for the minimum shortest path steiner arborescence problem with applications to VLSI physical design",1998,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","17","1",,"24","39",,42,10.1109/43.673630,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031705566&doi=10.1109%2f43.673630&partnerID=40&md5=a5caf41d91ff52824f39c79153594c13",Article,Scopus,2-s2.0-0031705566
"Kirovski, Darko, Hwang, Yean-Yow, Potkonjak, Miodrag, Cong, Jason","Intellectual property protection by watermarking combinational logic synthesis solutions",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"194","198",,55,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032320166&partnerID=40&md5=2c8470bf7bc15293fe133ba79eb773ce",Conference Paper,Scopus,2-s2.0-0032320166
"Cong, Jason, Xu, Songjie","Technology mapping for FPGAs with embedded memory blocks",1998,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"179","188",,39,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031628221&partnerID=40&md5=5e5783cff66d4780b511fc16373ed2dc",Conference Paper,Scopus,2-s2.0-0031628221
"Cong, Jason, Xu, Songjie","Delay-optimal technology mapping for FPGAs with heterogeneous LUTs",1998,"Proceedings - Design Automation Conference",,,,"704","707",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031622738&partnerID=40&md5=671d47d18661db4b4184cc8a5e20df3b",Conference Paper,Scopus,2-s2.0-0031622738
"Cong, Jason, He, Lei","Efficient technique for device and interconnect optimization in deep submicron designs",1998,"Proceedings of the International Symposium on Physical Design",,,,"45","51",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031685846&partnerID=40&md5=69b0dc808fa64f932195fa3eea4c9217",Conference Paper,Scopus,2-s2.0-0031685846
"Cong, Jason, Wu, Chang","Optimal FPGA mapping and retiming with efficient initial state computation",1998,"Proceedings - Design Automation Conference",,,,"330","335",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031623039&partnerID=40&md5=4d74928d6ede8398904716d9bf50d773",Conference Paper,Scopus,2-s2.0-0031623039
"Cong, Jason, Hwang, Yean-Yow","Boolean matching for complex PLBs in LUT-based FPGAs with application to architecture evaluation",1998,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"27","34",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031635933&partnerID=40&md5=3f3b0505de9e4d1f2e031da096f076a1",Conference Paper,Scopus,2-s2.0-0031635933
"Cong, Jason, Madden, Patrick H.","Performance driven multi-layer general area routing for PCB/MCM designs",1998,"Proceedings - Design Automation Conference",,,,"356","361",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031645537&partnerID=40&md5=69b16c127beb9eb6cecf11d457c5edfd",Conference Paper,Scopus,2-s2.0-0031645537
"Cong, J.","Performance-driven routing with multiple sources",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","4",,"410","419",,6,10.1109/43.602477,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031125615&doi=10.1109%2f43.602477&partnerID=40&md5=cfde83c601fb82210c36a7046eeab2eb",Article,Scopus,2-s2.0-0031125615
"Cong, Jason, Peck, John","On acceleration of the check tautology logic synthesis algorithm using an FPGA-based reconfigurable coprocessor",1997,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"246","247",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031339617&partnerID=40&md5=5fdf7727237941bec1e401e69b05d677",Conference Paper,Scopus,2-s2.0-0031339617
"Cong, Jason, Koh, Cheng-Kok","Interconnect layout optimization under higher-order RLC model",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"713","720",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031386317&partnerID=40&md5=7405e31d2da7d07c086e536b7651cfdf",Conference Paper,Scopus,2-s2.0-0031386317
"Cong, Jason, He, Lei, Koh, Cheng-Kok, Pan, Zhigang","Global interconnect sizing and spacing with consideration of coupling capacitance",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"628","633",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031374726&partnerID=40&md5=97aafa915035e3224d7acfaf0e721ed4",Conference Paper,Scopus,2-s2.0-0031374726
"Cong, Jason, Pan, Zhigang, He, Lei, Koh, Cheng-Kok, Khoo, Kei-Yong","Interconnect design for deep submicron ICs",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"478","485",,105,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031358448&partnerID=40&md5=f690cb36faf025b102e166e4c637f730",Conference Paper,Scopus,2-s2.0-0031358448
"Cong, Jason, Li, Honching Peter, Lim, Sung Kyu, Shibuya, Toshiyuki, Xu, Dongmin","Large scale circuit partitioning with loose/stable net removal and signal flow based clustering",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"441","446",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031364691&partnerID=40&md5=ca13a9eab6ad22460017d41a153a08e2",Conference Paper,Scopus,2-s2.0-0031364691
"Lee, Tsu-Chang, Cong, Jason","New line in IC design",1997,"IEEE Spectrum","34","3",,"52","58",,16,10.1109/6.576009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031100682&doi=10.1109%2f6.576009&partnerID=40&md5=337eae76a9c6cee0e91222ea2f2840f5",Article,Scopus,2-s2.0-0031100682
"Cong, Jason","Modeling and layout optimization of VLSI devices and interconnects in deep submicron design",1997,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"121","126",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030702982&partnerID=40&md5=0bbabb2e9db84fe721bc4f3c6f9f001f",Conference Paper,Scopus,2-s2.0-0030702982
"Leung, Kwok-Shing, Cong, Jason","Fast optimal algorithms for the minimum rectilinear Steiner arborescence problem",1997,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"1568","1571",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030689223&partnerID=40&md5=7d497537e5280f10ced77275d484f29f",Conference Paper,Scopus,2-s2.0-0030689223
"Cong, Jason, Hwang, Yean-Yow","Partially-dependent functional decomposition with applications in FPGA synthesis and mapping",1997,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"35","42",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030674145&partnerID=40&md5=2cff4db9464d9c325c33a9ad9e8df7a7",Conference Paper,Scopus,2-s2.0-0030674145
"Chang, Chin-Chih, Cong, Jason","Efficient approach to multi-layer layer assignment with application to via minimization",1997,"Proceedings - Design Automation Conference",,,,"600","603",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030677641&partnerID=40&md5=d9375ac3fd9f383f99928ba3e13846e7",Conference Paper,Scopus,2-s2.0-0030677641
"Cong, Jason, Madden, Patrick H.","Performance driven global routing for standard cell design",1997,"Proceedings of the International Symposium on Physical Design",,,,"73","80",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030645152&partnerID=40&md5=7a109361805d5554765dda6ca71ba755",Conference Paper,Scopus,2-s2.0-0030645152
"Cong, Jason, Wu, Chang","FPGA synthesis with retiming and pipelining for clock period minimization of sequential circuits",1997,"Proceedings - Design Automation Conference",,,,"644","649",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030651961&partnerID=40&md5=1f7425318f23f1d7d2f73348a417a125",Conference Paper,Scopus,2-s2.0-0030651961
"Cong, Jason, Kahng, Andrew B., Leung, Kwok-Shing","Efficient heuristics for the minimum shortest path Steiner Arborescence problem with applications to VLSI physical design",1997,"Proceedings of the International Symposium on Physical Design",,,,"88","95",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030645153&partnerID=40&md5=0c1f0e72a196464591eeb0e72bb5e0c1",Conference Paper,Scopus,2-s2.0-0030645153
"Cong, Jason, He, Lei, Kahng, Andrew B., Noice, David, Shirali, Nagesh, Yen, Steve H.-C.","Analysis and justification of a simple, practical 2 1/2 -D capacitance extraction methodology",1997,"Proceedings - Design Automation Conference",,,,"627","632",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030686706&partnerID=40&md5=79472080f15b19d4b2d3728ca129e7d0",Conference Paper,Scopus,2-s2.0-0030686706
"Okamoto, Takumi, Cong, Jason","Buffered Steiner tree construction with wire sizing for interconnect layout optimization",1996,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"44","49",,81,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030410359&partnerID=40&md5=e21e2c3d0a839ea98dbd8ed9033fa64a",Conference Paper,Scopus,2-s2.0-0030410359
"Cong, J., Lei, H.E.","Optimal wiresizing for interconnects with multiple sources",1996,"ACM Transactions on Design Automation of Electronic Systems","1","4",,"478","511",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0000357522&partnerID=40&md5=5e0f1220c56f7199963112434cfe05c5",Article,Scopus,2-s2.0-0000357522
"Cong, Jason, He, Lei","Efficient approach to simultaneous transistor and interconnect sizing",1996,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"181","186",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030381861&partnerID=40&md5=06f70be2dc4dacaba49e303c5aa8759b",Conference Paper,Scopus,2-s2.0-0030381861
"Cong, Jason, Wu, Chang","Improved algorithm for performance optimal technology mapping with retiming in LUT-based FPGA design",1996,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"572","578",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030413605&partnerID=40&md5=63e1197e3f63db39fdfe1cc3fa341cb2",Conference Paper,Scopus,2-s2.0-0030413605
"Cong, Jason, Koh, Cheng-Kok, Leung, Kwok-Shing","Simultaneous buffer and wire sizing for performance and power optimization",1996,"IEEE Symposium on Low Power Electronics",,,,"271","276",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030402188&partnerID=40&md5=9dd010636fb9bac324a071e719fbe448",Conference Paper,Scopus,2-s2.0-0030402188
"Cong, J., Labio, W.J., Shivakumar, N.","Multiway VLSI circuit partitioning based on dual net representation",1996,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","15","4",,"396","409",,9,10.1109/43.494703,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030124580&doi=10.1109%2f43.494703&partnerID=40&md5=d1c11112f53d36c1e58116cdc2809b98",Article,Scopus,2-s2.0-0030124580
"Cong, J., He, L., Koh, C.-K., Madden, P.H.","Performance optimization of VLSI interconnect layout",1996,"Integration, the VLSI Journal","21","1-2",,"1","94",,172,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030291640&partnerID=40&md5=2f203aaafdca12fa4de03a3ce3ae261d",Article,Scopus,2-s2.0-0030291640
"Kleinrock, L., Gerla, M., Bambos, N., Cong, J., Gafni, E., Bergman, L., Bannister, J., Monacos, S.P., Bujewski, T., Hu, P.-C., Kannan, B., Kwan, B., Leonardi, E., Peck, J., Palnati, P., Walton, S.","The supercomputer supernet testbed: A WDM-based supercomputer interconnect",1996,"Journal of Lightwave Technology","14","6",,"1388","1399",,12,10.1109/50.511669,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030164911&doi=10.1109%2f50.511669&partnerID=40&md5=6849e3451aaca67c7e9200ff0d93f0ec",Article,Scopus,2-s2.0-0030164911
"Cong, Jason, Hwang, Yean-Yow","Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA design",1996,"Proceedings - Design Automation Conference",,,,"726","729",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029707981&partnerID=40&md5=3baf857d3ee728a824566031520ae91c",Conference Paper,Scopus,2-s2.0-0029707981
"Cong, Jason, Koh, Cheng-Kok, Leung, Kwok-Shing","Simultaneous buffer and wire sizing for performance and power optimization",1996,"International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"271","276",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029701437&partnerID=40&md5=b2721e1057b9557f4bd107a46c1a30a8",Conference Paper,Scopus,2-s2.0-0029701437
"Cong, Jason, Peck, John, Ding, Yuzheng","RASP: a general logic synthesis system for SRAM-based FPGAs",1996,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"137","143",,59,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029712690&partnerID=40&md5=ec06c771087c3e5c1ed572a390b8c90b",Conference Paper,Scopus,2-s2.0-0029712690
"Bambos, Nicholas, Bannister, Joseph, Bergman, Larry A., Cong, Jason, Gafni, Eli, Gerla, Mario, Kleinrock, Leonard, Monacos, Steve, Hu, Po-Chi, Kannan, B., Kwan, Bruce, Palnati, Prasath, Peck, John, Walton, Simon","Supercomputer Supernet (SSN): a high-speed electro-optic campus and metropolitan network",1996,"Proceedings of SPIE - The International Society for Optical Engineering","2692",,,"22","33",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029747891&partnerID=40&md5=b869050f056a64ad706cdf4cffff7fe2",Conference Paper,Scopus,2-s2.0-0029747891
"Cong, Jason, He, Lei","Optimal wiresizing for interconnects with multiple sources",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"568","574",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029521451&partnerID=40&md5=efb8b27b12f7b0e82db20075fdc9d22d",Conference Paper,Scopus,2-s2.0-0029521451
"Cong, Jason, Xu, Dongmin","Exploiting signal flow and logic dependency in standard cell placement",1995,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"399","404",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029490736&partnerID=40&md5=f4905d4cdfdb179255bdcafc701535b9",Conference Paper,Scopus,2-s2.0-0029490736
"Cong, Jason, Kahng, Andrew B., Koh, Cheng-Kok, Tsao, Albert C.-W.","Bounded-skew clock and Steiner routing under Elmore delay",1995,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"66","71",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029534353&partnerID=40&md5=4ab573d9dbe0d8e6c45610b00e0101c8",Conference Paper,Scopus,2-s2.0-0029534353
"Cong, Jason, Hwang, Yean-Yow","Simultaneous depth and area minimization in LUT-based FPGA mapping",1995,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"68","74",,54,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029181664&partnerID=40&md5=dd16a1b17db9807b2f5631ff723c5ae2",Conference Paper,Scopus,2-s2.0-0029181664
"Cong, Jason, Madden, Patrick H.","Performance driven routing with multiple sources",1995,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"203","206",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029178535&partnerID=40&md5=0b2519a74446a2efe3635c901a1fc6d2",Conference Paper,Scopus,2-s2.0-0029178535
"Cong, Jason, Ding, Yuzheng","On nominal delay minimization in LUT-based FPGA technology mapping",1995,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"82","88",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029179689&partnerID=40&md5=dc55a4c421175376eb601def97970d5e",Conference Paper,Scopus,2-s2.0-0029179689
"Cong, Jason, Koh, Cheng-Kok","Minimum-cost bounded-skew clock routing",1995,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"215","218",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029204493&partnerID=40&md5=8d8370c1fd6263ad8439274e490289e4",Conference Paper,Scopus,2-s2.0-0029204493
"Kleinrock, L., Gerla, M., Bambos, N., Cong, J., Gafni, E., Bergman, L., Bannister, J.","The Supercomputer Supernet: A Scalable Distributed Terabit Network",1995,"Journal of High Speed Networks","4","4",,"407","424",,1,10.3233/JHS-1995-4406,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029521321&doi=10.3233%2fJHS-1995-4406&partnerID=40&md5=04ccc8f126f35339c80ee20ef0ecfc8f",Article,Scopus,2-s2.0-0029521321
"Cong, Jason, Koh, Cheng-Kok","Simultaneous driver and wire sizing for performance and power optimization",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"206","212",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028695912&partnerID=40&md5=3d21d374763560bf3cad58fa83339d6f",Article,Scopus,2-s2.0-0028695912
"Cong, Jason, Labio, Wilburt, Shivakumar, Narayanan","Multi-way VLSI circuit partitioning based on dual net representation",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"56","62",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028695105&partnerID=40&md5=2e4b3562e2946a585abda780bb820785",Article,Scopus,2-s2.0-0028695105
"Cong, Jason, Li, Zheng, Bagrodia, Rajive","Acyclic multi-way partitioning of Boolean networks",1994,"Proceedings - Design Automation Conference",,,,"670","675",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028594898&partnerID=40&md5=692a8dcc8739985f2322257889506bb8",Conference Paper,Scopus,2-s2.0-0028594898
"Bagrodia, Rajive, Li, Zheng, Jha, Vikas, Chen, Yuan, Cong, Jason","Parallel logic level simulation of VLSI circuits",1994,"Winter Simulation Conference Proceedings",,,,"1354","1361",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028743710&partnerID=40&md5=7cc8306134c78ad65554b35ae75d0ea5",Conference Paper,Scopus,2-s2.0-0028743710
"Cong, J., Ding, Y.","On nominal delay minimization in LUT-based FPGA technology mapping",1994,"Integration, the VLSI Journal","18","1",,"73","94",,4,10.1016/0167-9260(94)90012-4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028714328&doi=10.1016%2f0167-9260%2894%2990012-4&partnerID=40&md5=4a296229b92001db9d0f16c32c3f4dff",Article,Scopus,2-s2.0-0028714328
"Cong, J., Ding, Y.","On Area/Depth Trade-Off in LUT-Based FPGA Technology Mapping",1994,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","2","2",,"137","148",,65,10.1109/92.285741,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028455029&doi=10.1109%2f92.285741&partnerID=40&md5=ee806fdbe3b1d63468f5551aa71bf580",Article,Scopus,2-s2.0-0028455029
"Cong, J., Ding, Y.","FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","13","1",,"1","12",,305,10.1109/43.273754,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028259317&doi=10.1109%2f43.273754&partnerID=40&md5=d5bdbc19a5e959338c2bf02944ca80a4",Article,Scopus,2-s2.0-0028259317
"Cong, J., Koh, C.-K.","Simultaneous Driver and Wire Sizing for Performance and Power Optimization",1994,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","2","4",,"408","425",,38,10.1109/92.335010,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028728396&doi=10.1109%2f92.335010&partnerID=40&md5=1059d7d662efab4659ceb4efe1b0c520",Article,Scopus,2-s2.0-0028728396
"Cong, J., Ding, Y., Gao, T., Chen, K.-C.","LUT-based FPGA technology mapping under arbitrary net-delay models",1994,"Computers and Graphics","18","4",,"507","516",,7,10.1016/0097-8493(94)90063-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028461735&doi=10.1016%2f0097-8493%2894%2990063-9&partnerID=40&md5=542e07ad8f92c9e415ccbe174fe69060",Article,Scopus,2-s2.0-0028461735
"Alpert, C.J., Cong, J., Kahng, A.B., Robins, G., Sarrafzadeh, M.","On the Minimum Density Interconnection Tree Problem",1994,"VLSI Design","2","2",,"157","169",,,10.1155/1994/20983,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028564569&doi=10.1155%2f1994%2f20983&partnerID=40&md5=ef073a4d0a3debe521aed8fdf3cc6103",Article,Scopus,2-s2.0-0028564569
"Zhou, D., Su, S., Tsui, F., Gao, D.S., Cong, J.S.","A simplified synthesis of transmission lines with a tree structure",1994,"Analog Integrated Circuits and Signal Processing","5","1",,"19","30",,14,10.1007/BF01673903,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028317790&doi=10.1007%2fBF01673903&partnerID=40&md5=1c5200e27328bdb9fb0195fa9344a7c7",Article,Scopus,2-s2.0-0028317790
"Cong, Jason, Ding, Yuzheng","Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs",1993,,,,,"110","114",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027834031&partnerID=40&md5=1943ce413c57f207639376cd28ab3e5a",Conference Paper,Scopus,2-s2.0-0027834031
"Cong, Jason, Leung, Kwok-Shing","Optimal wiresizing under the distributed Elmore delay model",1993,,,,,"634","639",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027832525&partnerID=40&md5=5dc8a9aeb3b2a7906ea2af72beeeaa16",Conference Paper,Scopus,2-s2.0-0027832525
"Cong, Jason, Ding, Yuzheng","On area/depth trade-off in LUT-based FPGA technology mapping",1993,"Proceedings - Design Automation Conference",,,,"213","128",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027307171&partnerID=40&md5=86f0b84395939e11a3467ea961d061a3",Conference Paper,Scopus,2-s2.0-0027307171
"Khoo, Kei-Yong, Cong, Jason","Efficient multilayer MCM router based on four-via routing",1993,"Proceedings - Design Automation Conference",,,,"590","595",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027316514&partnerID=40&md5=99b6a21a132e706873e592d08e612866",Conference Paper,Scopus,2-s2.0-0027316514
"Cong, Jason, Smith, M'Lissa","Parallel bottom-up clustering algorithm with applications to circuit partitioning in VLSI design",1993,"Proceedings - Design Automation Conference",,,,"755","760",,60,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027150132&partnerID=40&md5=04d9126507d167cab1d6d07c17e0220c",Conference Paper,Scopus,2-s2.0-0027150132
"Khoo, Kei-Yong, Cong, Jason","Fast four-via multilayer MCM router",1993,"Proceedings 1993 IEEE Multi-Chip Module Conference",,,,"179","184",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027137076&partnerID=40&md5=d110ba9e15b5c53f5caba1896b60d47e",Conference Paper,Scopus,2-s2.0-0027137076
"Cong, Jason, Leung, Kwok-Shing, Zhou, Dian","Performance-driven interconnect design based on distributed RC delay model",1993,"Proceedings - Design Automation Conference",,,,"606","611",,69,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027206875&partnerID=40&md5=bce5fe43bc1c85bd259e28b117101a1c",Conference Paper,Scopus,2-s2.0-0027206875
"Cong, J., Kahng, A.B., Robins, G.","Matching-Based Methods for High-Performance Clock Routing",1993,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","12","8",,"1157","1169",,27,10.1109/43.238608,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027644340&doi=10.1109%2f43.238608&partnerID=40&md5=d22c93c24d8d6c4a6c47bc55ec7b1636",Article,Scopus,2-s2.0-0027644340
"Zhou, D., Tsui, F., Cong, J.S., Gao, D.S.","Distributed-RLC model for MCM layout",1993,"Proceedings 1993 IEEE Multi-Chip Module Conference",,,,"191","197",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027142291&partnerID=40&md5=ae9df5f60cf7ebd3f2c15142cf0b9980",Conference Paper,Scopus,2-s2.0-0027142291
"Cong, J., Preas, B., Liu, C.L.","Physical Models and Efficient Algorithms for Over-the-Cell Routing in Standard Cell Design",1993,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","12","5",,"723","734",,4,10.1109/43.277618,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027590424&doi=10.1109%2f43.277618&partnerID=40&md5=cd919147dbfa546efc3bdfc1d8b423f9",Article,Scopus,2-s2.0-0027590424
"Alpert, C.J., Cong, J., Kahng, A.B., Robins, G., Sarrafzadeh, M.","Minimum density interconnection trees",1993,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"1865","1868",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027266190&partnerID=40&md5=017f3fc27aadbe4446943c5d7107d1ef",Conference Paper,Scopus,2-s2.0-0027266190
"Zhou, D., Su, S., Tsui, F., Gao, D.S., Cong, J.S.","Two-pole circuit model for VLSI high-speed interconnection",1993,"Proceedings - IEEE International Symposium on Circuits and Systems","3",,,"2129","2132",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027150629&partnerID=40&md5=ffa7889ad409819fb6ede3c62149de39",Conference Paper,Scopus,2-s2.0-0027150629
"Chen, Kuang-Chien, Cong, Jason","Maximal Reduction of lookup-table based FPGAs",1992,"European Design Automation Conference",,,,"224","229",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026961005&partnerID=40&md5=f4330924a8685016d87b6d757ab4b7e5",Conference Paper,Scopus,2-s2.0-0026961005
"Khoo, Kei-Yong, Cong, Jason","Fast multilayer general area router for MCM designs",1992,"European Design Automation Conference",,,,"292","297",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026961004&partnerID=40&md5=1096a9788769a0bd43dfef926f596b5b",Conference Paper,Scopus,2-s2.0-0026961004
"Cong, Jason, Ding, Yuzheng","Optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs",1992,"IEEE/ACM International Conference on Computer-Aided Design",,,,"48","53",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027003876&partnerID=40&md5=ea49d7183658110cb43fc4fe08b2c5d9",Conference Paper,Scopus,2-s2.0-0027003876
"Cong, Jason, Hagen, Lars, Kahng, Andrew","Net partitions yield better module partitions",1992,"Proceedings - Design Automation Conference",,,,"47","52",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026960525&partnerID=40&md5=ab69e94aee2c1636bbded7e10b3d70ed",Conference Paper,Scopus,2-s2.0-0026960525
"Khoo, K.-Y., Cong, J.","A Fast Multilayer General Area Router for MCM Designs",1992,"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing","39","11",,"841","851",,6,10.1109/82.204131,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026943960&doi=10.1109%2f82.204131&partnerID=40&md5=1d3306033c8d87ec9d4b584dbd13fea2",Article,Scopus,2-s2.0-0026943960
"Cong, J., Preas, B.","A new algorithm for standard cell global routing",1992,"Integration, the VLSI Journal","14","1",,"49","65",,6,10.1016/0167-9260(92)90010-V,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0002702147&doi=10.1016%2f0167-9260%2892%2990010-V&partnerID=40&md5=55d88378e9a018ec9a8d682ccac85e9a",Article,Scopus,2-s2.0-0002702147
"Cong, Jason, Khoo, Kei Yong","Provable near-optimal algorithm for the channel pin assignment problem",1991,"IEEE International Conference on Computer Design - VLSI in Computers and Processors",,,,"319","322",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026294809&partnerID=40&md5=9d1c9aee6f74526ba15ecb1158d73eb3",Conference Paper,Scopus,2-s2.0-0026294809
"Cong, Jason, Hagen, Lars, Kahng, Andrew","Random walks for circuit clustering",1991,"Fourth Annual IEEE International ASIC Conference and Exhibit",,,,"P14","2.1-P14-2",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026284327&partnerID=40&md5=c0057b64c2e8c36fd692a06eb3efc815",Conference Paper,Scopus,2-s2.0-0026284327
"Cong, Jason, Kahng, Andrew, Robins, Gabriel","On clock routing for general cell layouts",1991,"Fourth Annual IEEE International ASIC Conference and Exhibit",,,,"P14","5.1-P14-5",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026283130&partnerID=40&md5=65233ca11f3b80a97cdafe36135c857b",Conference Paper,Scopus,2-s2.0-0026283130
"Cong, J., Kahng, A., Robins, G., Sarrafzadeh, M., Wong, C.K.","Performance-driven global routing for cell based IC's",1991,"IEEE International Conference on Computer Design - VLSI in Computers and Processors",,,,"173","",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026280726&partnerID=40&md5=4f26560b8bec63591b8259a1118eb01f",Conference Paper,Scopus,2-s2.0-0026280726
"Kahng, Andrew, Cong, Jason, Robins, Gabriel","High-performance clock routing based on recursive geometric matching",1991,"Proceedings - Design Automation Conference",,,,"322","327",,65,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026175375&partnerID=40&md5=4d49f5b31eb00ac2a6c8be95530c06b9",Conference Paper,Scopus,2-s2.0-0026175375
"Cong, Jason, Preas, Bryan, Liu, C.L.","General models and algorithms for over-the-cell routing in standard cell design",1990,"27th ACM/IEEE Design Automation Conference. Proceedings 1990",,,,"709","715",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025557057&partnerID=40&md5=7a525f555609d3ebead84d678036ead1",Conference Paper,Scopus,2-s2.0-0025557057
"Hasan, N., Cong, J., Liu, C.L.","New formulation of yield enhancement problems for reconfigurable chips",1988,,,,,"520","523",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024173083&partnerID=40&md5=e1adff80e7943ef576da8e522e7d673e",Conference Paper,Scopus,2-s2.0-0024173083
