--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml SIMULACION_MEM_MODULOINOUT.twx SIMULACION_MEM_MODULOINOUT.ncd
-o SIMULACION_MEM_MODULOINOUT.twr SIMULACION_MEM_MODULOINOUT.pcf

Design file:              SIMULACION_MEM_MODULOINOUT.ncd
Physical constraint file: SIMULACION_MEM_MODULOINOUT.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ADDR<0>
------------+------------+------------+--------------------+--------+
            |Max Setup to|Max Hold to |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
Entrada<0>  |   -1.469(R)|    3.619(R)|men/mem_0_not0001   |   0.000|
            |   -0.307(F)|    2.555(F)|men/mem_1_cmp_eq0000|   0.000|
            |   -0.508(F)|    2.806(F)|men/mem_2_cmp_eq0000|   0.000|
            |    0.628(F)|    1.513(F)|men/mem_3_cmp_eq0000|   0.000|
Entrada<1>  |   -1.339(R)|    3.514(R)|men/mem_0_not0001   |   0.000|
            |   -0.250(F)|    2.507(F)|men/mem_1_cmp_eq0000|   0.000|
            |   -0.451(F)|    2.758(F)|men/mem_2_cmp_eq0000|   0.000|
            |    0.400(F)|    1.694(F)|men/mem_3_cmp_eq0000|   0.000|
Entrada<2>  |   -1.258(R)|    3.470(R)|men/mem_0_not0001   |   0.000|
            |   -0.019(F)|    2.316(F)|men/mem_1_cmp_eq0000|   0.000|
            |   -0.152(F)|    2.488(F)|men/mem_2_cmp_eq0000|   0.000|
            |    0.464(F)|    1.719(F)|men/mem_3_cmp_eq0000|   0.000|
Entrada<3>  |   -1.387(R)|    3.573(R)|men/mem_0_not0001   |   0.000|
            |   -0.249(F)|    2.500(F)|men/mem_1_cmp_eq0000|   0.000|
            |   -0.393(F)|    2.680(F)|men/mem_2_cmp_eq0000|   0.000|
            |    0.219(F)|    1.915(F)|men/mem_3_cmp_eq0000|   0.000|
WR          |   -0.282(R)|    3.682(R)|men/mem_0_not0001   |   0.000|
            |    0.807(F)|    2.772(F)|men/mem_1_cmp_eq0000|   0.000|
            |    0.606(F)|    3.020(F)|men/mem_2_cmp_eq0000|   0.000|
            |    1.457(F)|    2.177(F)|men/mem_3_cmp_eq0000|   0.000|
------------+------------+------------+--------------------+--------+

Setup/Hold to clock ADDR<1>
------------+------------+------------+--------------------+--------+
            |Max Setup to|Max Hold to |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
Entrada<0>  |   -1.414(R)|    3.551(R)|men/mem_0_not0001   |   0.000|
            |   -0.238(F)|    2.469(F)|men/mem_1_cmp_eq0000|   0.000|
            |   -0.419(F)|    2.696(F)|men/mem_2_cmp_eq0000|   0.000|
            |    0.624(F)|    1.518(F)|men/mem_3_cmp_eq0000|   0.000|
Entrada<1>  |   -1.284(R)|    3.446(R)|men/mem_0_not0001   |   0.000|
            |   -0.181(F)|    2.421(F)|men/mem_1_cmp_eq0000|   0.000|
            |   -0.362(F)|    2.648(F)|men/mem_2_cmp_eq0000|   0.000|
            |    0.396(F)|    1.699(F)|men/mem_3_cmp_eq0000|   0.000|
Entrada<2>  |   -1.203(R)|    3.402(R)|men/mem_0_not0001   |   0.000|
            |    0.050(F)|    2.230(F)|men/mem_1_cmp_eq0000|   0.000|
            |   -0.063(F)|    2.378(F)|men/mem_2_cmp_eq0000|   0.000|
            |    0.460(F)|    1.724(F)|men/mem_3_cmp_eq0000|   0.000|
Entrada<3>  |   -1.332(R)|    3.505(R)|men/mem_0_not0001   |   0.000|
            |   -0.180(F)|    2.414(F)|men/mem_1_cmp_eq0000|   0.000|
            |   -0.304(F)|    2.570(F)|men/mem_2_cmp_eq0000|   0.000|
            |    0.215(F)|    1.920(F)|men/mem_3_cmp_eq0000|   0.000|
WR          |   -0.227(R)|    3.614(R)|men/mem_0_not0001   |   0.000|
            |    0.876(F)|    2.686(F)|men/mem_1_cmp_eq0000|   0.000|
            |    0.695(F)|    2.910(F)|men/mem_2_cmp_eq0000|   0.000|
            |    1.453(F)|    2.182(F)|men/mem_3_cmp_eq0000|   0.000|
------------+------------+------------+--------------------+--------+

Clock ADDR<0> to Pad
------------+------------+--------------------+--------+
            | clk (edge) |                    | Clock  |
Destination |   to PAD   |Internal Clock(s)   | Phase  |
------------+------------+--------------------+--------+
Salida<0>   |   12.642(F)|men/mem_1_cmp_eq0000|   0.000|
            |   13.299(F)|men/mem_2_cmp_eq0000|   0.000|
            |   11.717(F)|men/mem_3_cmp_eq0000|   0.000|
            |   13.224(R)|men/mem_0_not0001   |   0.000|
Salida<1>   |   12.652(F)|men/mem_1_cmp_eq0000|   0.000|
            |   12.698(F)|men/mem_2_cmp_eq0000|   0.000|
            |   11.799(F)|men/mem_3_cmp_eq0000|   0.000|
            |   13.202(R)|men/mem_0_not0001   |   0.000|
Salida<2>   |   13.286(R)|men/mem_0_not0001   |   0.000|
            |   12.649(F)|men/mem_1_cmp_eq0000|   0.000|
            |   12.615(F)|men/mem_2_cmp_eq0000|   0.000|
            |   11.843(F)|men/mem_3_cmp_eq0000|   0.000|
Salida<3>   |   13.265(R)|men/mem_0_not0001   |   0.000|
            |   13.379(F)|men/mem_1_cmp_eq0000|   0.000|
            |   13.524(F)|men/mem_2_cmp_eq0000|   0.000|
            |   12.202(F)|men/mem_3_cmp_eq0000|   0.000|
------------+------------+--------------------+--------+

Clock ADDR<1> to Pad
------------+------------+--------------------+--------+
            | clk (edge) |                    | Clock  |
Destination |   to PAD   |Internal Clock(s)   | Phase  |
------------+------------+--------------------+--------+
Salida<0>   |   13.156(R)|men/mem_0_not0001   |   0.000|
            |   12.556(F)|men/mem_1_cmp_eq0000|   0.000|
            |   13.189(F)|men/mem_2_cmp_eq0000|   0.000|
            |   11.722(F)|men/mem_3_cmp_eq0000|   0.000|
Salida<1>   |   13.134(R)|men/mem_0_not0001   |   0.000|
            |   12.566(F)|men/mem_1_cmp_eq0000|   0.000|
            |   12.588(F)|men/mem_2_cmp_eq0000|   0.000|
            |   11.804(F)|men/mem_3_cmp_eq0000|   0.000|
Salida<2>   |   12.563(F)|men/mem_1_cmp_eq0000|   0.000|
            |   12.505(F)|men/mem_2_cmp_eq0000|   0.000|
            |   11.848(F)|men/mem_3_cmp_eq0000|   0.000|
            |   13.218(R)|men/mem_0_not0001   |   0.000|
Salida<3>   |   13.293(F)|men/mem_1_cmp_eq0000|   0.000|
            |   13.414(F)|men/mem_2_cmp_eq0000|   0.000|
            |   12.207(F)|men/mem_3_cmp_eq0000|   0.000|
            |   13.197(R)|men/mem_0_not0001   |   0.000|
------------+------------+--------------------+--------+

Clock to Setup on destination clock ADDR<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADDR<0>        |    3.032|    3.802|    5.824|    5.899|
ADDR<1>        |    3.032|    3.802|    5.824|    5.899|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADDR<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ADDR<0>        |    3.032|    3.802|    5.824|    5.899|
ADDR<1>        |    3.032|    3.802|    5.824|    5.899|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ADDR<0>        |Salida<0>      |    8.716|
ADDR<0>        |Salida<1>      |    9.047|
ADDR<0>        |Salida<2>      |    8.939|
ADDR<0>        |Salida<3>      |    9.294|
ADDR<1>        |Salida<0>      |    9.277|
ADDR<1>        |Salida<1>      |    8.464|
ADDR<1>        |Salida<2>      |    8.502|
ADDR<1>        |Salida<3>      |    8.857|
Entrada<0>     |Salida<0>      |    7.640|
Entrada<1>     |Salida<1>      |    7.733|
Entrada<2>     |Salida<2>      |    7.875|
Entrada<3>     |Salida<3>      |    8.113|
WR             |Salida<0>      |    8.318|
WR             |Salida<1>      |    8.790|
WR             |Salida<2>      |    7.610|
WR             |Salida<3>      |    8.281|
---------------+---------------+---------+


Analysis completed Sun Sep 22 13:56:38 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 102 MB



