#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 10 14:06:30 2023
# Process ID: 37812
# Current directory: C:/FPGA/PulseWidthCalc_ArtyS7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2348 C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.xpr
# Log file: C:/FPGA/PulseWidthCalc_ArtyS7/vivado.log
# Journal file: C:/FPGA/PulseWidthCalc_ArtyS7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 843.875 ; gain = 218.852
update_compile_order -fileset sources_1
reset_run impl_3
launch_runs impl_3 -to_step write_bitstream -jobs 8
[Mon Apr 10 14:07:15 2023] Launched impl_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/runme.log
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:module_ref:GPIOs:1.0 - GPIOs_0
Adding cell -- dali.local:user:PulseIP:1.0 - PulseIP_0
Successfully read diagram <BlockDesignArtyS7> from BD file <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd>
make_wrapper -files [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -top
reset_run impl_3
launch_runs impl_3 -to_step write_bitstream -jobs 8
[Mon Apr 10 14:10:12 2023] Launched impl_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/runme.log
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
make_wrapper -files [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -top
reset_run synth_3
launch_runs synth_3 -jobs 8
[Mon Apr 10 14:19:22 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
reset_run synth_3
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.465 ; gain = 34.402
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1108.465 ; gain = 34.402
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Mon Apr 10 14:21:56 2023] Launched synth_1...
Run output will be captured here: c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/pulseip_v1_0_project/PulseIP_v1_0_project.runs/synth_1/runme.log
current_project PulseWidthCalc_ArtyS7
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
report_ip_status -name ip_status
current_project PulseIP_v1_0_project
current_project PulseWidthCalc_ArtyS7
current_project PulseIP_v1_0_project
add_files -norecurse -copy_to c:/FPGA/ip_repo/PulseIP_1.0/src C:/FPGA/PulseWidthCalc_ArtyS7/VHDL/PulseDetect.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 4 to revision 5
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'reset_n' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'BlockDesignArtyS7_PulseIP_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'reset_n'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'BlockDesignArtyS7_PulseIP_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'BlockDesignArtyS7_PulseIP_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/PulseIP_0/reset_n

Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1144.621 ; gain = 36.156
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/PulseIP_0/reset_n

report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
validate_bd_design -force
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/PulseIP_0/reset_n

connect_bd_net [get_bd_ports reset_n] [get_bd_pins PulseIP_0/reset_n]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports reset_n] [get_bd_pins PulseIP_0/reset_n]'
connect_bd_net [get_bd_ports reset_n] [get_bd_pins PulseIP_0/reset_n]
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
INFO: [BD 41-1662] The design 'BlockDesignArtyS7.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -top
launch_runs impl_3 -to_step write_bitstream -jobs 8
[Mon Apr 10 14:31:49 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Mon Apr 10 14:31:49 2023] Launched impl_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352B7DF59A
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

close_hw
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2201.711 ; gain = 2.625
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2202.102 ; gain = 3.016
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 5 to revision 6
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_3
launch_runs impl_3 -to_step write_bitstream -jobs 8
[Mon Apr 10 15:05:04 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Mon Apr 10 15:05:04 2023] Launched impl_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352B7DF59A
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2321.195 ; gain = 0.434
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2329.000 ; gain = 8.238
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Mon Apr 10 15:16:46 2023] Launched synth_1...
Run output will be captured here: c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/pulseip_v1_0_project/PulseIP_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 6 to revision 7
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'led_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ledd'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'BlockDesignArtyS7_PulseIP_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'led_0' is not found on the upgraded version of the cell '/PulseIP_0'. Its connection to the net 'PulseIP_0_led_0' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'BlockDesignArtyS7_PulseIP_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <PulseIP_0_led_0> has no source
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-597] NET <PulseIP_0_led_0> has no source
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
WARNING: [BD 41-166] The net:PulseIP_0_led_0 is not connected to a valid source.
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
WARNING: [BD 41-166] The net:PulseIP_0_led_0 is not connected to a valid source.
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets PulseIP_0_led_0] [get_bd_ports led_0]
startgroup
make_bd_pins_external  [get_bd_pins PulseIP_0/ledd]
endgroup
set_property name ledd [get_bd_ports ledd_0]
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
make_wrapper -files [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -top
INFO: [BD 41-1662] The design 'BlockDesignArtyS7.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
reset_run synth_3
launch_runs impl_3 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'BlockDesignArtyS7.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
[Mon Apr 10 15:19:59 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Mon Apr 10 15:19:59 2023] Launched impl_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2561.145 ; gain = 40.434
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352B7DF59A
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

close_hw
reset_run synth_3
launch_runs synth_3 -jobs 8
[Mon Apr 10 15:32:07 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
open_run synth_3 -name synth_3
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Netlist 29-17] Analyzing 293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_microblaze_0_0/BlockDesignArtyS7_microblaze_0_0.xdc] for cell 'BlockDesignArtyS7_i/microblaze_0/U0'
Finished Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_microblaze_0_0/BlockDesignArtyS7_microblaze_0_0.xdc] for cell 'BlockDesignArtyS7_i/microblaze_0/U0'
Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_dlmb_v10_0/BlockDesignArtyS7_dlmb_v10_0.xdc] for cell 'BlockDesignArtyS7_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_dlmb_v10_0/BlockDesignArtyS7_dlmb_v10_0.xdc] for cell 'BlockDesignArtyS7_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_ilmb_v10_0/BlockDesignArtyS7_ilmb_v10_0.xdc] for cell 'BlockDesignArtyS7_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_ilmb_v10_0/BlockDesignArtyS7_ilmb_v10_0.xdc] for cell 'BlockDesignArtyS7_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_microblaze_0_axi_intc_0/BlockDesignArtyS7_microblaze_0_axi_intc_0.xdc] for cell 'BlockDesignArtyS7_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_microblaze_0_axi_intc_0/BlockDesignArtyS7_microblaze_0_axi_intc_0.xdc] for cell 'BlockDesignArtyS7_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_mdm_1_0/BlockDesignArtyS7_mdm_1_0.xdc] for cell 'BlockDesignArtyS7_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_mdm_1_0/BlockDesignArtyS7_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3280.973 ; gain = 467.703
Finished Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_mdm_1_0/BlockDesignArtyS7_mdm_1_0.xdc] for cell 'BlockDesignArtyS7_i/mdm_1/U0'
Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_clk_wiz_1_0/BlockDesignArtyS7_clk_wiz_1_0_board.xdc] for cell 'BlockDesignArtyS7_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_clk_wiz_1_0/BlockDesignArtyS7_clk_wiz_1_0_board.xdc] for cell 'BlockDesignArtyS7_i/clk_wiz_1/inst'
Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_clk_wiz_1_0/BlockDesignArtyS7_clk_wiz_1_0.xdc] for cell 'BlockDesignArtyS7_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_clk_wiz_1_0/BlockDesignArtyS7_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_clk_wiz_1_0/BlockDesignArtyS7_clk_wiz_1_0.xdc] for cell 'BlockDesignArtyS7_i/clk_wiz_1/inst'
Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_rst_clk_wiz_1_100M_0/BlockDesignArtyS7_rst_clk_wiz_1_100M_0_board.xdc] for cell 'BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_rst_clk_wiz_1_100M_0/BlockDesignArtyS7_rst_clk_wiz_1_100M_0_board.xdc] for cell 'BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_rst_clk_wiz_1_100M_0/BlockDesignArtyS7_rst_clk_wiz_1_100M_0.xdc] for cell 'BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_rst_clk_wiz_1_100M_0/BlockDesignArtyS7_rst_clk_wiz_1_100M_0.xdc] for cell 'BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_axi_uartlite_0_0/BlockDesignArtyS7_axi_uartlite_0_0_board.xdc] for cell 'BlockDesignArtyS7_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_axi_uartlite_0_0/BlockDesignArtyS7_axi_uartlite_0_0_board.xdc] for cell 'BlockDesignArtyS7_i/axi_uartlite_0/U0'
Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_axi_uartlite_0_0/BlockDesignArtyS7_axi_uartlite_0_0.xdc] for cell 'BlockDesignArtyS7_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_axi_uartlite_0_0/BlockDesignArtyS7_axi_uartlite_0_0.xdc] for cell 'BlockDesignArtyS7_i/axi_uartlite_0/U0'
Parsing XDC File [C:/FPGA/PulseWidthCalc_ArtyS7/VHDL/UserFile.xdc]
Finished Parsing XDC File [C:/FPGA/PulseWidthCalc_ArtyS7/VHDL/UserFile.xdc]
Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_microblaze_0_axi_intc_0/BlockDesignArtyS7_microblaze_0_axi_intc_0_clocks.xdc] for cell 'BlockDesignArtyS7_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_microblaze_0_axi_intc_0/BlockDesignArtyS7_microblaze_0_axi_intc_0_clocks.xdc] for cell 'BlockDesignArtyS7_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'BlockDesignArtyS7_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3281.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 3303.742 ; gain = 734.562
startgroup
route_design -unroute -physical_nets
Command: route_design -unroute -physical_nets
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Route 35-333] 2 nets were fully unrouted.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
select_objects [get_nets BlockDesignArtyS7_i/PulseIP_0/<const0>]
INFO: [Coretcl 2-12] 'BlockDesignArtyS7_i/PulseIP_0/<const0>' selected.
endgroup
startgroup
route_design -physical_nets
Command: route_design -physical_nets
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Interactive Router Task

Phase 1 Build RT Design
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED1_Sig_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED1_Sig_reg' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED2_Sig_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED2_Sig_reg' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED3_Sig_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED3_Sig_i_2' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED3_Sig_i_3' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED3_Sig_i_4' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED3_Sig_i_5' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED3_Sig_i_6' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED3_Sig_i_7' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED3_Sig_i_8' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED3_Sig_i_9' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/LED3_Sig_reg' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count0_carry' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count0_carry__0' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count0_carry__1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count0_carry__2' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count0_carry__3' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count0_carry__4' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count0_carry__5' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[0]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[10]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[11]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[12]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[13]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[14]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[15]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[16]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[17]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[18]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[19]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[1]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[20]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[21]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[22]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[23]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[24]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[25]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[26]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[2]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[3]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[4]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[5]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[6]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[7]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[8]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count[9]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[0]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[10]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[11]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[12]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[13]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[14]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[15]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[16]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[17]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[18]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[19]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[1]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[20]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[21]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[22]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[23]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[24]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[25]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[26]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[2]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[3]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[4]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[5]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[6]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[7]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[8]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/GPIOs_0/U0/count_reg[9]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/aw_en_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/aw_en_reg' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_araddr[2]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_araddr[3]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_araddr_reg[2]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_araddr_reg[3]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_arready_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_arready_reg' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_awaddr[2]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_awaddr_reg[2]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_awaddr_reg[3]' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_awready_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_awready_i_2' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_awready_reg' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_bvalid_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_bvalid_reg' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[0]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[10]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[11]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[12]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[13]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[14]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[15]_i_1' found.
CRITICAL WARNING: [Route 35-11] Unplaced Non Vcc/Gnd instance 'BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[16]_i_1' found.
INFO: [Common 17-14] Message 'Route 35-11' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Route 35-66] The design is not fully placed. There are 4691 unplaced non Vcc/Gnd instances. The router will ignore these and continue.
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net BlockDesignArtyS7_i/GPIOs_0/U0/led[2]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net BlockDesignArtyS7_i/GPIOs_0/U0/led[1]
CRITICAL WARNING: [Route 35-13] Driverless net found. Design will not pass DRC check. Router will skip net BlockDesignArtyS7_i/GPIOs_0/U0/led[0]
Phase 1 Build RT Design | Checksum: ccbb46d4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3401.402 ; gain = 88.770
INFO: [Route 35-47] Routing for 2 nets will be attempted.
Post Restoration Checksum: NetGraph: 6808c981 NumContArr: 64b27d53 Constraints: 0 Timing: 0

Phase 2 Router Initialization
Phase 2 Router Initialization | Checksum: ccbb46d4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3407.449 ; gain = 94.816
 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-58] 2 nets were successfully routed.
Ending Interactive Router Task | Checksum: ccbb46d4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3407.844 ; gain = 95.211
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 105 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3407.844 ; gain = 95.211
select_objects [get_nets BlockDesignArtyS7_i/PulseIP_0/<const0>]
INFO: [Coretcl 2-12] 'BlockDesignArtyS7_i/PulseIP_0/<const0>' selected.
endgroup
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3757.547 ; gain = 0.984
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3757.547 ; gain = 0.984
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Mon Apr 10 16:06:26 2023] Launched synth_1...
Run output will be captured here: c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/pulseip_v1_0_project/PulseIP_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 7 to revision 8
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
INFO: [BD 41-1662] The design 'BlockDesignArtyS7.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_3
launch_runs impl_3 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_3' is stale and will not be used when launching 'impl_3'
[Mon Apr 10 16:09:13 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Mon Apr 10 16:09:13 2023] Launched impl_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352B7DF59A
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

close_hw
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4185.023 ; gain = 2.160
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4185.023 ; gain = 2.160
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
launch_runs synth_1 -jobs 8
[Mon Apr 10 16:36:55 2023] Launched synth_1...
Run output will be captured here: c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/pulseip_v1_0_project/PulseIP_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 10 16:38:27 2023] Launched synth_1...
Run output will be captured here: c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/pulseip_v1_0_project/PulseIP_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 8 to revision 9
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk600MHz'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'BlockDesignArtyS7_PulseIP_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'BlockDesignArtyS7_PulseIP_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins PulseIP_0/clk600MHz] [get_bd_pins clk_wiz_1/clk_out2]
WARNING: [BD 41-1731] Type mismatch between connected pins: /PulseIP_0/clk600MHz(undef) and /clk_wiz_1/clk_out2(clk)
report_ip_status -name ip_status 
create_run impl_4 -parent_run synth_3 -flow {Vivado Implementation 2018} -strategy {Vivado Implementation Defaults} -report_strategy {Vivado Implementation Default Reports}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7s50csga324-1
current_run [get_runs impl_4]
set_property part xc7s50csga324-2 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {BlockDesignArtyS7_microblaze_0_axi_intc_0 BlockDesignArtyS7_microblaze_0_axi_periph_0 BlockDesignArtyS7_PulseIP_0_0 BlockDesignArtyS7_ilmb_bram_if_cntlr_0 BlockDesignArtyS7_ilmb_v10_0 BlockDesignArtyS7_dlmb_v10_0 BlockDesignArtyS7_microblaze_0_0 BlockDesignArtyS7_dlmb_bram_if_cntlr_0 BlockDesignArtyS7_rst_clk_wiz_1_100M_0 BlockDesignArtyS7_clk_wiz_1_0 BlockDesignArtyS7_lmb_bram_0 BlockDesignArtyS7_microblaze_0_xlconcat_0 BlockDesignArtyS7_axi_uartlite_0_0 BlockDesignArtyS7_mdm_1_0}] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_PulseIP_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /PulseIP_0_upgraded_ipi/clk600MHz(undef)
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_axi_uartlite_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_clk_wiz_1_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /PulseIP_0/clk600MHz(undef) and /clk_wiz_1_upgraded_ipi/clk_out2(clk)
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_dlmb_bram_if_cntlr_0 to use current project options
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_dlmb_v10_0 to use current project options
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_ilmb_bram_if_cntlr_0 to use current project options
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_ilmb_v10_0 to use current project options
INFO: [Device 21-403] Loading part xc7s50csga324-2
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_lmb_bram_0 to use current project options
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_mdm_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_microblaze_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_microblaze_0_axi_intc_0 to use current project options
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_microblaze_0_axi_periph_0 to use current project options
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_microblaze_0_xlconcat_0 to use current project options
INFO: [IP_Flow 19-3420] Updated BlockDesignArtyS7_rst_clk_wiz_1_100M_0 to use current project options
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 4186.422 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {BlockDesignArtyS7_microblaze_0_axi_intc_0 BlockDesignArtyS7_microblaze_0_axi_periph_0 BlockDesignArtyS7_PulseIP_0_0 BlockDesignArtyS7_ilmb_bram_if_cntlr_0 BlockDesignArtyS7_ilmb_v10_0 BlockDesignArtyS7_dlmb_v10_0 BlockDesignArtyS7_microblaze_0_0 BlockDesignArtyS7_dlmb_bram_if_cntlr_0 BlockDesignArtyS7_rst_clk_wiz_1_100M_0 BlockDesignArtyS7_clk_wiz_1_0 BlockDesignArtyS7_lmb_bram_0 BlockDesignArtyS7_microblaze_0_xlconcat_0 BlockDesignArtyS7_axi_uartlite_0_0 BlockDesignArtyS7_mdm_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 4186.422 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
INFO: [BD 41-1662] The design 'BlockDesignArtyS7.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -top
reset_run synth_3
launch_runs impl_4 -to_step write_bitstream -jobs 8
[Mon Apr 10 16:46:30 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Mon Apr 10 16:46:30 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352B7DF59A
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

close_hw
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4511.230 ; gain = 2.445
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4511.230 ; gain = 2.445
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
launch_runs synth_1 -jobs 8
[Mon Apr 10 17:31:05 2023] Launched synth_1...
Run output will be captured here: c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/pulseip_v1_0_project/PulseIP_v1_0_project.runs/synth_1/runme.log
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 9 to revision 10
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /PulseIP_0_upgraded_ipi/clk600MHz(undef)
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_3
launch_runs impl_4 -to_step write_bitstream -jobs 8
[Mon Apr 10 17:38:43 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Mon Apr 10 17:38:43 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4526.902 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4526.902 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Mon Apr 10 17:53:49 2023] Launched synth_1...
Run output will be captured here: c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/pulseip_v1_0_project/PulseIP_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 10 to revision 11
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /PulseIP_0_upgraded_ipi/clk600MHz(undef)
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_3
launch_runs impl_4 -to_step write_bitstream -jobs 8
[Mon Apr 10 17:55:43 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Mon Apr 10 17:55:43 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
reset_run synth_3
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4526.902 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4526.902 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Mon Apr 10 18:01:41 2023] Launched synth_1...
Run output will be captured here: c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/pulseip_v1_0_project/PulseIP_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 11 to revision 12
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /PulseIP_0_upgraded_ipi/clk600MHz(undef)
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_4 -to_step write_bitstream -jobs 8
[Mon Apr 10 18:03:34 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Mon Apr 10 18:03:34 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4526.902 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4526.902 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Tue Apr 11 10:48:03 2023] Launched synth_1...
Run output will be captured here: c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/pulseip_v1_0_project/PulseIP_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 12 to revision 13
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /PulseIP_0_upgraded_ipi/clk600MHz(undef)
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -top
report_ip_status -name ip_status 
reset_run synth_3
launch_runs impl_4 -to_step write_bitstream -jobs 8
[Tue Apr 11 10:50:14 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Tue Apr 11 10:50:14 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

reset_run synth_3
launch_runs synth_3 -jobs 8
[Tue Apr 11 11:02:53 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pulse*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*DataReady*" ]
WARNING: [Vivado 12-507] No nets matched '*DataReady*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*state*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*DataRequestSig*" ]
WARNING: [Vivado 12-507] No nets matched '*DataRequestSig*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*pulseCnt*" ]
WARNING: [Vivado 12-507] No nets matched '*pulseCnt*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*reg_data_out*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*loc_addr*" ]
WARNING: [Vivado 12-507] No nets matched '*loc_addr*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*slv_reg0*" ]
WARNING: [Vivado 12-507] No nets matched '*slv_reg0*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*axi*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*axi_rdata*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[0]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[1]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[2]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[3]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[4]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[5]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[6]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[7]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[8]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[9]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[10]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[11]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[12]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[13]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[14]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[15]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[16]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[17]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[18]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[19]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[20]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[21]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[22]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[23]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[24]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[25]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[26]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[27]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[28]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[29]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[30]} {BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/current_state[0]} {BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/current_state[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list pulse ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list ledd_OBUF ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[0]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[1]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[2]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[3]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[4]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[5]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[6]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[7]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[8]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[9]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[10]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[11]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[12]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[13]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[14]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[15]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[16]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[17]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[18]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[19]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[20]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[21]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[22]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[23]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[24]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[25]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[26]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[27]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[28]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[29]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[30]} {BlockDesignArtyS7_i/PulseIP_0/s00_axi_rdata[31]} ]]
close_design
launch_runs impl_4 -to_step write_bitstream -jobs 8
[Tue Apr 11 11:24:09 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352B7DF59A
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4584.641 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.641 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Tue Apr 11 11:42:28 2023] Launched synth_1...
Run output will be captured here: c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/pulseip_v1_0_project/PulseIP_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 13 to revision 14
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /PulseIP_0_upgraded_ipi/clk600MHz(undef)
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_3
launch_runs impl_4 -to_step write_bitstream -jobs 8
[Tue Apr 11 11:45:19 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Tue Apr 11 11:45:19 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4584.641 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.641 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/pulseip_v1_0_project/PulseIP_v1_0_project.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
ERROR: [Ipptcl 7-561] A project named 'PulseIP_v1_0_project' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/pulseip_v1_0_project/PulseIP_v1_0_project.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
ERROR: [Ipptcl 7-561] A project named 'PulseIP_v1_0_project' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 14 to revision 15
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /PulseIP_0_upgraded_ipi/clk600MHz(undef)
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_3
launch_runs impl_4 -to_step write_bitstream -jobs 8
[Tue Apr 11 12:26:36 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Tue Apr 11 12:26:36 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352B7DF59A
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

close_hw
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4584.641 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.641 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 15 to revision 16
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /PulseIP_0_upgraded_ipi/clk600MHz(undef)
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -top
report_ip_status -name ip_status 
reset_run synth_3
launch_runs impl_4 -to_step write_bitstream -jobs 8
[Tue Apr 11 12:53:07 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Tue Apr 11 12:53:07 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352B7DF59A
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4584.641 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.641 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 16 to revision 17
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /PulseIP_0_upgraded_ipi/clk600MHz(undef)
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_3
launch_runs impl_4 -to_step write_bitstream -jobs 8
[Tue Apr 11 13:13:42 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Tue Apr 11 13:13:42 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352B7DF59A
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

close_hw
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4616.973 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4616.973 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 17 to revision 18
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /PulseIP_0_upgraded_ipi/clk600MHz(undef)
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_3
launch_runs impl_4 -to_step write_bitstream -jobs 8
[Tue Apr 11 13:56:00 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Tue Apr 11 13:56:00 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352B7DF59A
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

close_hw
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4654.121 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4654.121 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 18 to revision 19
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /PulseIP_0_upgraded_ipi/clk600MHz(undef)
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_3
launch_runs impl_4 -to_step write_bitstream -jobs 8
[Tue Apr 11 14:30:48 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Tue Apr 11 14:30:48 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352B7DF59A
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

close_hw
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4693.809 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4693.809 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {microblaze_0_axi_periph_M02_AXI}]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {pulse_1 }]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {microblaze_0_Clk }]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {microblaze_0_axi_periph_M01_AXI}]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {PulseIP_0_ledd }]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {uart_rxd_out }]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {axi_uartlite_0_tx }]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {clk_wiz_1_clk_out2 }]
true
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_nets microblaze_0_Clk] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets uart_rxd_out] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets axi_uartlite_0_tx] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pulse_1] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets PulseIP_0_ledd] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets clk_wiz_1_clk_out2] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode MIX, 2 slot interface pins and 4 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /clk_wiz_1/clk_out1 to the following sink clock pins :
/system_ila_0/clk
Debug Automation : Connecting source reset pin /rst_clk_wiz_1_100M/peripheral_aresetn to the following sink reset pins :
/system_ila_0/resetn
Debug Automation : Connecting interface connection /microblaze_0_axi_periph_M01_AXI, to System ILA slot interface pin /system_ila_0/SLOT_0_AXI for debug.
Debug Automation : Connecting interface connection /microblaze_0_axi_periph_M02_AXI, to System ILA slot interface pin /system_ila_0/SLOT_1_AXI for debug.
Debug Automation : Connecting net /uart_rxd_out, to System ILA probe pin /system_ila_0/probe0 for debug.
Debug Automation : Connecting net /axi_uartlite_0_tx, to System ILA probe pin /system_ila_0/probe1 for debug.
Debug Automation : Connecting net /pulse_1, to System ILA probe pin /system_ila_0/probe2 for debug.
Debug Automation : Connecting net /PulseIP_0_ledd, to System ILA probe pin /system_ila_0/probe3 for debug.
Debug Automation : Instantiating new System ILA block '/system_ila_1' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /microblaze_0_Clk, to System ILA probe pin /system_ila_1/probe0 for debug.
Debug Automation : Instantiating new System ILA block '/system_ila_2' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /clk_wiz_1_clk_out2, to System ILA probe pin /system_ila_2/probe0 for debug.
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4718.258 ; gain = 23.402
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins system_ila_1/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins system_ila_2/clk]
endgroup
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
ERROR: [BD 41-1805] Probe pin /system_ila_1/probe0 and clock pin /system_ila_1/clk of System ILA block /system_ila_1 are connected to same source pin /clk_wiz_1/clk_out1. System ILA block cannot debug a clock connection when it is driven at the same clock rate. Please disconnect this probe pin and connect it to a different System ILA block driven at a suitable clock rate
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins system_ila_2/clk]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins system_ila_1/clk]'
INFO: [Common 17-17] undo 'startgroup'
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins system_ila_1/clk]
connect_bd_net [get_bd_pins system_ila_2/clk] [get_bd_pins clk_wiz_1/clk_out2]
save_bd_design
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
ERROR: [BD 41-1805] Probe pin /system_ila_1/probe0 and clock pin /system_ila_1/clk of System ILA block /system_ila_1 are connected to same source pin /clk_wiz_1/clk_out1. System ILA block cannot debug a clock connection when it is driven at the same clock rate. Please disconnect this probe pin and connect it to a different System ILA block driven at a suitable clock rate
ERROR: [BD 41-1805] Probe pin /system_ila_2/probe0 and clock pin /system_ila_2/clk of System ILA block /system_ila_2 are connected to same source pin /clk_wiz_1/clk_out2. System ILA block cannot debug a clock connection when it is driven at the same clock rate. Please disconnect this probe pin and connect it to a different System ILA block driven at a suitable clock rate
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_cells system_ila_1]
delete_bd_objs [get_bd_cells system_ila_2]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets microblaze_0_Clk] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets clk_wiz_1_clk_out2] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_1' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /microblaze_0_Clk, to System ILA probe pin /system_ila_1/probe0 for debug.
Debug Automation : Instantiating new System ILA block '/system_ila_2' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /clk_wiz_1_clk_out2, to System ILA probe pin /system_ila_2/probe0 for debug.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins system_ila_1/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins system_ila_2/clk]
endgroup
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
ERROR: [BD 41-1805] Probe pin /system_ila_1/probe0 and clock pin /system_ila_1/clk of System ILA block /system_ila_1 are connected to same source pin /clk_wiz_1/clk_out1. System ILA block cannot debug a clock connection when it is driven at the same clock rate. Please disconnect this probe pin and connect it to a different System ILA block driven at a suitable clock rate
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_cells system_ila_1]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets microblaze_0_Clk] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_1' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /microblaze_0_Clk, to System ILA probe pin /system_ila_1/probe0 for debug.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins system_ila_1/clk]
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
ERROR: [BD 41-1805] Probe pin /system_ila_1/probe0 and clock pin /system_ila_1/clk of System ILA block /system_ila_1 are connected to same source pin /clk_wiz_1/clk_out1. System ILA block cannot debug a clock connection when it is driven at the same clock rate. Please disconnect this probe pin and connect it to a different System ILA block driven at a suitable clock rate
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
ERROR: [BD 41-1805] Probe pin /system_ila_1/probe0 and clock pin /system_ila_1/clk of System ILA block /system_ila_1 are connected to same source pin /clk_wiz_1/clk_out1. System ILA block cannot debug a clock connection when it is driven at the same clock rate. Please disconnect this probe pin and connect it to a different System ILA block driven at a suitable clock rate
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_cells system_ila_2]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets clk_wiz_1_clk_out2] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_2' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /clk_wiz_1_clk_out2, to System ILA probe pin /system_ila_2/probe0 for debug.
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/system_ila_2/clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/system_ila_2/clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins system_ila_2/clk] [get_bd_pins clk_wiz_1/clk_out1]
save_bd_design
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
ERROR: [BD 41-1805] Probe pin /system_ila_1/probe0 and clock pin /system_ila_1/clk of System ILA block /system_ila_1 are connected to same source pin /clk_wiz_1/clk_out1. System ILA block cannot debug a clock connection when it is driven at the same clock rate. Please disconnect this probe pin and connect it to a different System ILA block driven at a suitable clock rate
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_cells system_ila_1]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets microblaze_0_Clk] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_1' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /microblaze_0_Clk, to System ILA probe pin /system_ila_1/probe0 for debug.
connect_bd_net [get_bd_pins system_ila_1/clk] [get_bd_pins clk_wiz_1/clk_out2]
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 4866.457 ; gain = 131.984
save_bd_design
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
reset_run synth_3
launch_runs impl_4 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'BlockDesignArtyS7.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_0_0/bd_0/hw_handoff/BlockDesignArtyS7_system_ila_0_0.hwh
Generated Block Design Tcl file c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_0_0/bd_0/hw_handoff/BlockDesignArtyS7_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_0_0/bd_0/synth/BlockDesignArtyS7_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_2_2/bd_0/hw_handoff/BlockDesignArtyS7_system_ila_2_2.hwh
Generated Block Design Tcl file c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_2_2/bd_0/hw_handoff/BlockDesignArtyS7_system_ila_2_2_bd.tcl
Generated Hardware Definition File c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_2_2/bd_0/synth/BlockDesignArtyS7_system_ila_2_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_2 .
Exporting to file c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_1_3/bd_0/hw_handoff/BlockDesignArtyS7_system_ila_1_3.hwh
Generated Block Design Tcl file c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_1_3/bd_0/hw_handoff/BlockDesignArtyS7_system_ila_1_3_bd.tcl
Generated Hardware Definition File c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_1_3/bd_0/synth/BlockDesignArtyS7_system_ila_1_3.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
[Tue Apr 11 17:07:25 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Tue Apr 11 17:07:25 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 5035.922 ; gain = 145.004
reset_run synth_3
startgroup
set_property -dict [list CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_ADV_TRIGGER {true} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_bd_cells system_ila_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_ADV_TRIGGER {true} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_bd_cells system_ila_2]
endgroup
save_bd_design
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
launch_runs impl_4 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_0_0/bd_0/hw_handoff/BlockDesignArtyS7_system_ila_0_0.hwh
Generated Block Design Tcl file c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_0_0/bd_0/hw_handoff/BlockDesignArtyS7_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_0_0/bd_0/synth/BlockDesignArtyS7_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_2_2/bd_0/hw_handoff/BlockDesignArtyS7_system_ila_2_2.hwh
Generated Block Design Tcl file c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_2_2/bd_0/hw_handoff/BlockDesignArtyS7_system_ila_2_2_bd.tcl
Generated Hardware Definition File c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_2_2/bd_0/synth/BlockDesignArtyS7_system_ila_2_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_2 .
Exporting to file c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_1_3/bd_0/hw_handoff/BlockDesignArtyS7_system_ila_1_3.hwh
Generated Block Design Tcl file c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_1_3/bd_0/hw_handoff/BlockDesignArtyS7_system_ila_1_3_bd.tcl
Generated Hardware Definition File c:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ip/BlockDesignArtyS7_system_ila_1_3/bd_0/synth/BlockDesignArtyS7_system_ila_1_3.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
[Tue Apr 11 17:12:53 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Tue Apr 11 17:12:53 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 5895.133 ; gain = 150.188
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/vivado.pb' contains 22277 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 22278' and re-open the project.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352B7DF59A
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
set_property PROBES.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.ltx} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'BlockDesignArtyS7_i/system_ila_0/U0/ila_lib' at location 'uuid_6E964051A9CC50BDA5682493ADE06C48' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'BlockDesignArtyS7_i/system_ila_2/U0/ila_lib' at location 'uuid_DFA5D1EB4A05557B86D4C80406E0542F' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'BlockDesignArtyS7_i/system_ila_1/U0/ila_lib' at location 'uuid_EAED8CC59EA9534C8F11E61C3A34898C' from probes file, since it cannot be found on the programmed device.
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5895.133 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
Processing Interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processing Interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_1/U0/ila_lib"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_2/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:44:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:44:10
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes BlockDesignArtyS7_i/system_ila_0/U0/probe2_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:44:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:44:52
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:45:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:45:02
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:45:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:45:14
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_2/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2023-Apr-11 17:46:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_2/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_2/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2023-Apr-11 17:46:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_2/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2023-Apr-11 17:46:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_2/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_2/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2023-Apr-11 17:46:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CONTROL.TRIGGER_POSITION 1000 [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:47:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:47:45
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:47:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:47:49
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:47:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:47:56
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:47:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:47:59
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:48:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:48:03
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:48:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:48:06
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:48:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:48:13
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:48:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:48:17
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:48:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:48:20
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:48:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:48:27
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:48:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:48:33
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Apr-11 17:48:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"BlockDesignArtyS7_i/system_ila_0/U0/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Apr-11 17:48:38
Processed interface microblaze_0_axi_periph_M01_AXI_ila1_slot0
Processed interface microblaze_0_axi_periph_M02_AXI_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
report_ip_status -name ip_status 
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
set_property location {2 461 497} [get_bd_cells system_ila_1]
delete_bd_objs [get_bd_cells system_ila_1]
delete_bd_objs [get_bd_cells system_ila_2]
delete_bd_objs [get_bd_cells system_ila_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_nets microblaze_0_Clk] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets uart_rxd_out] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets axi_uartlite_0_tx] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pulse_1] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets PulseIP_0_ledd] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets clk_wiz_1_clk_out2] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode MIX, 2 slot interface pins and 4 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /clk_wiz_1/clk_out1 to the following sink clock pins :
/system_ila_0/clk
Debug Automation : Connecting source reset pin /rst_clk_wiz_1_100M/peripheral_aresetn to the following sink reset pins :
/system_ila_0/resetn
Debug Automation : Connecting interface connection /microblaze_0_axi_periph_M01_AXI, to System ILA slot interface pin /system_ila_0/SLOT_0_AXI for debug.
Debug Automation : Connecting interface connection /microblaze_0_axi_periph_M02_AXI, to System ILA slot interface pin /system_ila_0/SLOT_1_AXI for debug.
Debug Automation : Connecting net /uart_rxd_out, to System ILA probe pin /system_ila_0/probe0 for debug.
Debug Automation : Connecting net /axi_uartlite_0_tx, to System ILA probe pin /system_ila_0/probe1 for debug.
Debug Automation : Connecting net /pulse_1, to System ILA probe pin /system_ila_0/probe2 for debug.
Debug Automation : Connecting net /PulseIP_0_ledd, to System ILA probe pin /system_ila_0/probe3 for debug.
Debug Automation : Instantiating new System ILA block '/system_ila_1' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /microblaze_0_Clk, to System ILA probe pin /system_ila_1/probe0 for debug.
Debug Automation : Instantiating new System ILA block '/system_ila_2' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /clk_wiz_1_clk_out2, to System ILA probe pin /system_ila_2/probe0 for debug.
endgroup
delete_bd_objs [get_bd_cells system_ila_0]
delete_bd_objs [get_bd_cells system_ila_1]
delete_bd_objs [get_bd_cells system_ila_2]
delete_bd_objs [get_bd_intf_nets microblaze_0_debug] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_cells mdm_1]
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_nets microblaze_0_Clk] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets uart_rxd_out] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets axi_uartlite_0_tx] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pulse_1] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets PulseIP_0_ledd] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets clk_wiz_1_clk_out2] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode MIX, 2 slot interface pins and 4 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /clk_wiz_1/clk_out1 to the following sink clock pins :
/system_ila_0/clk
Debug Automation : Connecting source reset pin /rst_clk_wiz_1_100M/peripheral_aresetn to the following sink reset pins :
/system_ila_0/resetn
Debug Automation : Connecting interface connection /microblaze_0_axi_periph_M01_AXI, to System ILA slot interface pin /system_ila_0/SLOT_0_AXI for debug.
Debug Automation : Connecting interface connection /microblaze_0_axi_periph_M02_AXI, to System ILA slot interface pin /system_ila_0/SLOT_1_AXI for debug.
Debug Automation : Connecting net /uart_rxd_out, to System ILA probe pin /system_ila_0/probe0 for debug.
Debug Automation : Connecting net /axi_uartlite_0_tx, to System ILA probe pin /system_ila_0/probe1 for debug.
Debug Automation : Connecting net /pulse_1, to System ILA probe pin /system_ila_0/probe2 for debug.
Debug Automation : Connecting net /PulseIP_0_ledd, to System ILA probe pin /system_ila_0/probe3 for debug.
Debug Automation : Instantiating new System ILA block '/system_ila_1' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /microblaze_0_Clk, to System ILA probe pin /system_ila_1/probe0 for debug.
Debug Automation : Instantiating new System ILA block '/system_ila_2' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /clk_wiz_1_clk_out2, to System ILA probe pin /system_ila_2/probe0 for debug.
endgroup
delete_bd_objs [get_bd_cells system_ila_0]
delete_bd_objs [get_bd_cells system_ila_1]
delete_bd_objs [get_bd_cells system_ila_2]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells system_ila_2]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells system_ila_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells system_ila_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_nets microblaze_0_Clk] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets uart_rxd_out] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets axi_uartlite_0_tx] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pulse_1] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets PulseIP_0_ledd] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets clk_wiz_1_clk_out2] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets microblaze_0_debug] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_cells mdm_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells system_ila_2]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells system_ila_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells system_ila_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_nets microblaze_0_Clk] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets uart_rxd_out] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets axi_uartlite_0_tx] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets pulse_1] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets PulseIP_0_ledd] {PROBE_TYPE "Data and Trigger" CLK_SRC "/clk_wiz_1/clk_out1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets clk_wiz_1_clk_out2] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells system_ila_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells system_ila_2]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells system_ila_1]'
undo
INFO: [Common 17-17] undo 'set_property location {2 461 497} [get_bd_cells system_ila_1]'
delete_bd_objs [get_bd_cells system_ila_0]
delete_bd_objs [get_bd_cells system_ila_2]
delete_bd_objs [get_bd_cells system_ila_1]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
reset_run synth_3
launch_runs impl_4 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'BlockDesignArtyS7.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
[Tue Apr 11 17:55:34 2023] Launched synth_3...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/synth_3/runme.log
[Tue Apr 11 17:55:34 2023] Launched impl_4...
Run output will be captured here: C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_4/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 6011.438 ; gain = 35.730
reset_run synth_3
ipx::edit_ip_in_project -upgrade true -name PulseIP_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/PulseIP_v1_0_project c:/FPGA/ip_repo/PulseIP_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6011.496 ; gain = 0.059
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/ip_repo/FastPulseWidthCalc_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6011.496 ; gain = 0.059
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/FPGA/ip_repo/PulseIP_1.0/component.xml' ignored by IP packager.
set_property core_revision 20 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/PulseIP_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/FPGA/ip_repo/PulseIP_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:PulseIP:1.0 [get_ips  BlockDesignArtyS7_PulseIP_0_0] -log ip_upgrade.log
Upgrading 'C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd'
INFO: [IP_Flow 19-3422] Upgraded BlockDesignArtyS7_PulseIP_0_0 (PulseIP_v1.0 1.0) from revision 19 to revision 20
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out2(clk) and /PulseIP_0_upgraded_ipi/clk600MHz(undef)
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
Wrote  : <C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/ui/bd_38b59005.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/FPGA/PulseWidthCalc_ArtyS7/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_PulseIP_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /GPIOs_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
Wrote  : <C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.srcs\sources_1\bd\BlockDesignArtyS7\BlockDesignArtyS7.bd> 
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/sim/BlockDesignArtyS7.vhd
VHDL Output written to : C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hdl/BlockDesignArtyS7_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PulseIP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7.hwh
Generated Block Design Tcl file C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/hw_handoff/BlockDesignArtyS7_bd.tcl
Generated Hardware Definition File C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/synth/BlockDesignArtyS7.hwdef
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -top
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 18:08:06 2023...
