Release 14.4 Map P.49d (lin64)
Xilinx Map Application Log File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx50t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc5vlx50t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Tue Dec 10 20:28:20 2013

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@133.11.27.150'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@133.11.27.150'.
INFO:Security:54 - 'xc5vlx50t' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram1
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram1
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram1
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram1
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram10
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram10
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram10
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram10
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram11
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram11
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram11
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram11
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram12
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram12
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram12
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram12
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram13
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram13
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram13
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram13
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram14
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram14
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram14
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram14
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram15
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram15
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram15
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram15
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram16
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram16
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram16
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram16
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram17
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram17
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram17
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram17
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram18
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram18
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram18
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram18
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram19
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram19
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram19
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram19
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram2
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram2
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram2
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram2
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram20
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram20
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram20
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram20
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram21
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram21
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram21
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram21
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram22
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram22
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram22
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram22
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram23
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram23
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram23
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram23
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram24
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram24
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram24
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram24
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram25
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram25
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram25
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram25
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram26
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram26
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram26
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram26
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram27
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram27
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram27
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram27
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram28
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram28
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram28
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram28
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram29
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram29
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram29
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram29
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram3
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram3
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram3
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram3
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram30
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram30
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram30
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram30
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram31
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram31
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram31
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram31
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram32
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram32_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram32
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram32_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram32
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram32_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram32
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram32_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram4
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram4
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram4
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram4
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram5
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram5
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram5
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram5
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram6
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram6
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram6
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram6
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram7
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram7
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram7
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram7
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram8
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram8
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram8
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram8
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram9
   of frag REGCLKAU connected to power/ground net
   ram_map/blockram_map/Mram_ram9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram9
   of frag REGCLKAL connected to power/ground net
   ram_map/blockram_map/Mram_ram9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram9
   of frag REGCLKBU connected to power/ground net
   ram_map/blockram_map/Mram_ram9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ram_map/blockram_map/Mram_ram9
   of frag REGCLKBL connected to power/ground net
   ram_map/blockram_map/Mram_ram9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:69f476e8) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:69f476e8) REAL time: 27 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:69f476e8) REAL time: 27 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:69f476e8) REAL time: 27 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:69f476e8) REAL time: 45 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:69f476e8) REAL time: 46 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:8ee9ad99) REAL time: 47 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:8ee9ad99) REAL time: 47 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:8ee9ad99) REAL time: 47 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:8ee9ad99) REAL time: 47 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8ee9ad99) REAL time: 47 secs 

Phase 12.8  Global Placement
..............................................................
..................
...............................
................
.......................
..............................
Phase 12.8  Global Placement (Checksum:c762e436) REAL time: 1 mins 5 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:c762e436) REAL time: 1 mins 5 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:c762e436) REAL time: 1 mins 5 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:e1a8ebe4) REAL time: 2 mins 3 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:e1a8ebe4) REAL time: 2 mins 3 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:e1a8ebe4) REAL time: 2 mins 3 secs 

Total REAL time to Placer completion: 2 mins 4 secs 
Total CPU  time to Placer completion: 2 mins 3 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   datapath_map/fpu_map/fadd_map/frc_ans1<0> is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   datapath_map/fpu_map/fadd_map/exp_up2_or0000 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  130
Slice Logic Utilization:
  Number of Slice Registers:                 2,684 out of  28,800    9%
    Number used as Flip Flops:               2,655
    Number used as Latches:                     29
  Number of Slice LUTs:                      4,195 out of  28,800   14%
    Number used as logic:                    3,747 out of  28,800   13%
      Number using O6 output only:           3,432
      Number using O5 output only:              96
      Number using O5 and O6:                  219
    Number used as Memory:                     437 out of   7,680    5%
      Number used as Dual Port RAM:            360
        Number using O6 output only:           356
        Number using O5 and O6:                  4
      Number used as Shift Register:            77
        Number using O6 output only:            77
    Number used as exclusive route-thru:        11
  Number of route-thrus:                       148
    Number using O6 output only:               106
    Number using O5 output only:                41
    Number using O5 and O6:                      1

Slice Logic Distribution:
  Number of occupied Slices:                 1,722 out of   7,200   23%
  Number of LUT Flip Flop pairs used:        5,191
    Number with an unused Flip Flop:         2,507 out of   5,191   48%
    Number with an unused LUT:                 996 out of   5,191   19%
    Number of fully used LUT-FF pairs:       1,688 out of   5,191   32%
    Number of unique control sets:             116
    Number of slice register sites lost
      to control set restrictions:             279 out of  28,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        75 out of     480   15%
    Number of LOCed IOBs:                       75 out of      75  100%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      36 out of      60   60%
    Number using BlockRAM only:                 36
    Total primitives used:
      Number of 36k BlockRAM used:              32
      Number of 18k BlockRAM used:               4
    Total Memory used (KB):                  1,224 out of   2,160   56%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of DSP48Es:                             5 out of      48   10%

Average Fanout of Non-Clock Nets:                4.33

Peak Memory Usage:  951 MB
Total REAL time to MAP completion:  2 mins 8 secs 
Total CPU time to MAP completion:   2 mins 8 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
