Analysis & Synthesis report for DCE01_3
Wed Mar 27 15:02:56 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Source assignments for ALTSHIFT_TAPS:inst208|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2
 13. Source assignments for ALTSHIFT_TAPS:inst209|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2
 14. Parameter Settings for User Entity Instance: ALTSHIFT_TAPS:inst208
 15. Parameter Settings for User Entity Instance: altpll1:inst169|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: altpll2:inst176|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: ALTSHIFT_TAPS:inst209
 18. altshift_taps Parameter Settings by Entity Instance
 19. altpll Parameter Settings by Entity Instance
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 27 15:02:56 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DCE01_3                                         ;
; Top-level Entity Name              ; DCE01_3                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 234                                             ;
;     Total combinational functions  ; 226                                             ;
;     Dedicated logic registers      ; 149                                             ;
; Total registers                    ; 149                                             ;
; Total pins                         ; 45                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 764                                             ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22I7        ;                    ;
; Top-level entity name                                                      ; DCE01_3            ; DCE01_3            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+
; unifilter4.bdf                   ; yes             ; User Block Diagram/Schematic File        ; D:/altera/DCE01_PCB_3/unifilter4.bdf                                ;         ;
; stbus_ctrl2.bdf                  ; yes             ; User Block Diagram/Schematic File        ; D:/altera/DCE01_PCB_3/stbus_ctrl2.bdf                               ;         ;
; f0_former.bdf                    ; yes             ; User Block Diagram/Schematic File        ; D:/altera/DCE01_PCB_3/f0_former.bdf                                 ;         ;
; div5-1123.bdf                    ; yes             ; User Block Diagram/Schematic File        ; D:/altera/DCE01_PCB_3/div5-1123.bdf                                 ;         ;
; div5.bdf                         ; yes             ; User Block Diagram/Schematic File        ; D:/altera/DCE01_PCB_3/div5.bdf                                      ;         ;
; cpu_int_form2.bdf                ; yes             ; User Block Diagram/Schematic File        ; D:/altera/DCE01_PCB_3/cpu_int_form2.bdf                             ;         ;
; altpll2.vhd                      ; yes             ; User Wizard-Generated File               ; D:/altera/DCE01_PCB_3/altpll2.vhd                                   ;         ;
; altpll1.vhd                      ; yes             ; User Wizard-Generated File               ; D:/altera/DCE01_PCB_3/altpll1.vhd                                   ;         ;
; DCE01_3.bdf                      ; yes             ; User Block Diagram/Schematic File        ; D:/altera/DCE01_PCB_3/DCE01_3.bdf                                   ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc   ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc  ;         ;
; db/shift_taps_fln.tdf            ; yes             ; Auto-Generated Megafunction              ; D:/altera/DCE01_PCB_3/db/shift_taps_fln.tdf                         ;         ;
; db/altsyncram_m5b1.tdf           ; yes             ; Auto-Generated Megafunction              ; D:/altera/DCE01_PCB_3/db/altsyncram_m5b1.tdf                        ;         ;
; db/cntr_nsf.tdf                  ; yes             ; Auto-Generated Megafunction              ; D:/altera/DCE01_PCB_3/db/cntr_nsf.tdf                               ;         ;
; db/cmpr_vgc.tdf                  ; yes             ; Auto-Generated Megafunction              ; D:/altera/DCE01_PCB_3/db/cmpr_vgc.tdf                               ;         ;
; db/cntr_dch.tdf                  ; yes             ; Auto-Generated Megafunction              ; D:/altera/DCE01_PCB_3/db/cntr_dch.tdf                               ;         ;
; shrg_ctrl6.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/altera/DCE01_PCB_3/shrg_ctrl6.bdf                                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/altpll1_altpll.v              ; yes             ; Auto-Generated Megafunction              ; D:/altera/DCE01_PCB_3/db/altpll1_altpll.v                           ;         ;
; db/altpll2_altpll.v              ; yes             ; Auto-Generated Megafunction              ; D:/altera/DCE01_PCB_3/db/altpll2_altpll.v                           ;         ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 234          ;
;                                             ;              ;
; Total combinational functions               ; 226          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 77           ;
;     -- 3 input functions                    ; 41           ;
;     -- <=2 input functions                  ; 108          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 190          ;
;     -- arithmetic mode                      ; 36           ;
;                                             ;              ;
; Total registers                             ; 149          ;
;     -- Dedicated logic registers            ; 149          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 45           ;
; Total memory bits                           ; 764          ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Total PLLs                                  ; 2            ;
;     -- PLLs                                 ; 2            ;
;                                             ;              ;
; Maximum fan-out node                        ; PWR_ON~input ;
; Maximum fan-out                             ; 90           ;
; Total fan-out                               ; 1231         ;
; Average fan-out                             ; 2.61         ;
+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                              ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
; |DCE01_3                                 ; 226 (62)          ; 149 (43)     ; 764         ; 0            ; 0       ; 0         ; 45   ; 0            ; |DCE01_3                                                                                   ; work         ;
;    |altpll1:inst169|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altpll1:inst169                                                                   ; work         ;
;       |altpll:altpll_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altpll1:inst169|altpll:altpll_component                                           ; work         ;
;          |altpll1_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated             ; work         ;
;    |altpll2:inst176|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altpll2:inst176                                                                   ; work         ;
;       |altpll:altpll_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altpll2:inst176|altpll:altpll_component                                           ; work         ;
;          |altpll2_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated             ; work         ;
;    |altshift_taps:inst208|               ; 24 (0)            ; 19 (0)       ; 382         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altshift_taps:inst208                                                             ; work         ;
;       |shift_taps_fln:auto_generated|    ; 24 (0)            ; 19 (1)       ; 382         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altshift_taps:inst208|shift_taps_fln:auto_generated                               ; work         ;
;          |altsyncram_m5b1:altsyncram2|   ; 0 (0)             ; 0 (0)        ; 382         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altshift_taps:inst208|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2   ; work         ;
;          |cntr_dch:cntr3|                ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altshift_taps:inst208|shift_taps_fln:auto_generated|cntr_dch:cntr3                ; work         ;
;          |cntr_nsf:cntr1|                ; 13 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altshift_taps:inst208|shift_taps_fln:auto_generated|cntr_nsf:cntr1                ; work         ;
;             |cmpr_vgc:cmpr6|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altshift_taps:inst208|shift_taps_fln:auto_generated|cntr_nsf:cntr1|cmpr_vgc:cmpr6 ; work         ;
;    |altshift_taps:inst209|               ; 24 (0)            ; 19 (0)       ; 382         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altshift_taps:inst209                                                             ; work         ;
;       |shift_taps_fln:auto_generated|    ; 24 (0)            ; 19 (1)       ; 382         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altshift_taps:inst209|shift_taps_fln:auto_generated                               ; work         ;
;          |altsyncram_m5b1:altsyncram2|   ; 0 (0)             ; 0 (0)        ; 382         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altshift_taps:inst209|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2   ; work         ;
;          |cntr_dch:cntr3|                ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altshift_taps:inst209|shift_taps_fln:auto_generated|cntr_dch:cntr3                ; work         ;
;          |cntr_nsf:cntr1|                ; 13 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altshift_taps:inst209|shift_taps_fln:auto_generated|cntr_nsf:cntr1                ; work         ;
;             |cmpr_vgc:cmpr6|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|altshift_taps:inst209|shift_taps_fln:auto_generated|cntr_nsf:cntr1|cmpr_vgc:cmpr6 ; work         ;
;    |div5-1123:inst120|                   ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|div5-1123:inst120                                                                 ; work         ;
;    |div5-1123:inst197|                   ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|div5-1123:inst197                                                                 ; work         ;
;    |div5-1123:inst205|                   ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|div5-1123:inst205                                                                 ; work         ;
;    |f0_former:inst106|                   ; 14 (14)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|f0_former:inst106                                                                 ; work         ;
;    |shrg_ctrl6:inst|                     ; 28 (28)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|shrg_ctrl6:inst                                                                   ; work         ;
;    |stbus_ctrl2:inst1|                   ; 17 (9)            ; 9 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|stbus_ctrl2:inst1                                                                 ; work         ;
;       |cpu_int_form2:inst6|              ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|stbus_ctrl2:inst1|cpu_int_form2:inst6                                             ; work         ;
;    |unifilter4:inst128|                  ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|unifilter4:inst128                                                                ; work         ;
;    |unifilter4:inst129|                  ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|unifilter4:inst129                                                                ; work         ;
;    |unifilter4:inst184|                  ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCE01_3|unifilter4:inst184                                                                ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; altshift_taps:inst208|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 382          ; 1            ; 382          ; 1            ; 382  ; None ;
; altshift_taps:inst209|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 382          ; 1            ; 382          ; 1            ; 382  ; None ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File                   ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |DCE01_3|altpll1:inst169 ; D:/altera/DCE01_PCB_3/altpll1.vhd ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |DCE01_3|altpll2:inst176 ; D:/altera/DCE01_PCB_3/altpll2.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 149   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 128   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 41    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; stbus_ctrl2:inst1|cpu_int_form2:inst6|22                  ; 4       ;
; stbus_ctrl2:inst1|cpu_int_form2:inst6|11                  ; 4       ;
; altshift_taps:inst208|shift_taps_fln:auto_generated|dffe4 ; 1       ;
; altshift_taps:inst209|shift_taps_fln:auto_generated|dffe4 ; 1       ;
; inst111                                                   ; 4       ;
; unifilter4:inst184|79                                     ; 3       ;
; unifilter4:inst184|80                                     ; 3       ;
; inst112                                                   ; 1       ;
; unifilter4:inst184|59                                     ; 4       ;
; unifilter4:inst129|79                                     ; 3       ;
; unifilter4:inst129|80                                     ; 3       ;
; unifilter4:inst128|79                                     ; 3       ;
; unifilter4:inst128|80                                     ; 3       ;
; unifilter4:inst129|59                                     ; 4       ;
; unifilter4:inst128|59                                     ; 4       ;
; Total number of inverted registers = 15                   ;         ;
+-----------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ALTSHIFT_TAPS:inst208|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ALTSHIFT_TAPS:inst209|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTSHIFT_TAPS:inst208 ;
+----------------+----------------+----------------------------------+
; Parameter Name ; Value          ; Type                             ;
+----------------+----------------+----------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                          ;
; TAP_DISTANCE   ; 384            ; Untyped                          ;
; WIDTH          ; 1              ; Untyped                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                          ;
; CBXI_PARAMETER ; shift_taps_fln ; Untyped                          ;
+----------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll1:inst169|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------------+
; Parameter Name                ; Value                     ; Type                     ;
+-------------------------------+---------------------------+--------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS        ; Untyped                  ;
; PLL_TYPE                      ; AUTO                      ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll1 ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                  ;
; LOCK_HIGH                     ; 1                         ; Untyped                  ;
; LOCK_LOW                      ; 1                         ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                  ;
; SKIP_VCO                      ; OFF                       ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                  ;
; BANDWIDTH                     ; 0                         ; Untyped                  ;
; BANDWIDTH_TYPE                ; LOW                       ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                  ;
; DOWN_SPREAD                   ; 0                         ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 16                        ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 5                         ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                  ;
; DPA_DIVIDER                   ; 0                         ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; VCO_MIN                       ; 0                         ; Untyped                  ;
; VCO_MAX                       ; 0                         ; Untyped                  ;
; VCO_CENTER                    ; 0                         ; Untyped                  ;
; PFD_MIN                       ; 0                         ; Untyped                  ;
; PFD_MAX                       ; 0                         ; Untyped                  ;
; M_INITIAL                     ; 0                         ; Untyped                  ;
; M                             ; 0                         ; Untyped                  ;
; N                             ; 1                         ; Untyped                  ;
; M2                            ; 1                         ; Untyped                  ;
; N2                            ; 1                         ; Untyped                  ;
; SS                            ; 1                         ; Untyped                  ;
; C0_HIGH                       ; 0                         ; Untyped                  ;
; C1_HIGH                       ; 0                         ; Untyped                  ;
; C2_HIGH                       ; 0                         ; Untyped                  ;
; C3_HIGH                       ; 0                         ; Untyped                  ;
; C4_HIGH                       ; 0                         ; Untyped                  ;
; C5_HIGH                       ; 0                         ; Untyped                  ;
; C6_HIGH                       ; 0                         ; Untyped                  ;
; C7_HIGH                       ; 0                         ; Untyped                  ;
; C8_HIGH                       ; 0                         ; Untyped                  ;
; C9_HIGH                       ; 0                         ; Untyped                  ;
; C0_LOW                        ; 0                         ; Untyped                  ;
; C1_LOW                        ; 0                         ; Untyped                  ;
; C2_LOW                        ; 0                         ; Untyped                  ;
; C3_LOW                        ; 0                         ; Untyped                  ;
; C4_LOW                        ; 0                         ; Untyped                  ;
; C5_LOW                        ; 0                         ; Untyped                  ;
; C6_LOW                        ; 0                         ; Untyped                  ;
; C7_LOW                        ; 0                         ; Untyped                  ;
; C8_LOW                        ; 0                         ; Untyped                  ;
; C9_LOW                        ; 0                         ; Untyped                  ;
; C0_INITIAL                    ; 0                         ; Untyped                  ;
; C1_INITIAL                    ; 0                         ; Untyped                  ;
; C2_INITIAL                    ; 0                         ; Untyped                  ;
; C3_INITIAL                    ; 0                         ; Untyped                  ;
; C4_INITIAL                    ; 0                         ; Untyped                  ;
; C5_INITIAL                    ; 0                         ; Untyped                  ;
; C6_INITIAL                    ; 0                         ; Untyped                  ;
; C7_INITIAL                    ; 0                         ; Untyped                  ;
; C8_INITIAL                    ; 0                         ; Untyped                  ;
; C9_INITIAL                    ; 0                         ; Untyped                  ;
; C0_MODE                       ; BYPASS                    ; Untyped                  ;
; C1_MODE                       ; BYPASS                    ; Untyped                  ;
; C2_MODE                       ; BYPASS                    ; Untyped                  ;
; C3_MODE                       ; BYPASS                    ; Untyped                  ;
; C4_MODE                       ; BYPASS                    ; Untyped                  ;
; C5_MODE                       ; BYPASS                    ; Untyped                  ;
; C6_MODE                       ; BYPASS                    ; Untyped                  ;
; C7_MODE                       ; BYPASS                    ; Untyped                  ;
; C8_MODE                       ; BYPASS                    ; Untyped                  ;
; C9_MODE                       ; BYPASS                    ; Untyped                  ;
; C0_PH                         ; 0                         ; Untyped                  ;
; C1_PH                         ; 0                         ; Untyped                  ;
; C2_PH                         ; 0                         ; Untyped                  ;
; C3_PH                         ; 0                         ; Untyped                  ;
; C4_PH                         ; 0                         ; Untyped                  ;
; C5_PH                         ; 0                         ; Untyped                  ;
; C6_PH                         ; 0                         ; Untyped                  ;
; C7_PH                         ; 0                         ; Untyped                  ;
; C8_PH                         ; 0                         ; Untyped                  ;
; C9_PH                         ; 0                         ; Untyped                  ;
; L0_HIGH                       ; 1                         ; Untyped                  ;
; L1_HIGH                       ; 1                         ; Untyped                  ;
; G0_HIGH                       ; 1                         ; Untyped                  ;
; G1_HIGH                       ; 1                         ; Untyped                  ;
; G2_HIGH                       ; 1                         ; Untyped                  ;
; G3_HIGH                       ; 1                         ; Untyped                  ;
; E0_HIGH                       ; 1                         ; Untyped                  ;
; E1_HIGH                       ; 1                         ; Untyped                  ;
; E2_HIGH                       ; 1                         ; Untyped                  ;
; E3_HIGH                       ; 1                         ; Untyped                  ;
; L0_LOW                        ; 1                         ; Untyped                  ;
; L1_LOW                        ; 1                         ; Untyped                  ;
; G0_LOW                        ; 1                         ; Untyped                  ;
; G1_LOW                        ; 1                         ; Untyped                  ;
; G2_LOW                        ; 1                         ; Untyped                  ;
; G3_LOW                        ; 1                         ; Untyped                  ;
; E0_LOW                        ; 1                         ; Untyped                  ;
; E1_LOW                        ; 1                         ; Untyped                  ;
; E2_LOW                        ; 1                         ; Untyped                  ;
; E3_LOW                        ; 1                         ; Untyped                  ;
; L0_INITIAL                    ; 1                         ; Untyped                  ;
; L1_INITIAL                    ; 1                         ; Untyped                  ;
; G0_INITIAL                    ; 1                         ; Untyped                  ;
; G1_INITIAL                    ; 1                         ; Untyped                  ;
; G2_INITIAL                    ; 1                         ; Untyped                  ;
; G3_INITIAL                    ; 1                         ; Untyped                  ;
; E0_INITIAL                    ; 1                         ; Untyped                  ;
; E1_INITIAL                    ; 1                         ; Untyped                  ;
; E2_INITIAL                    ; 1                         ; Untyped                  ;
; E3_INITIAL                    ; 1                         ; Untyped                  ;
; L0_MODE                       ; BYPASS                    ; Untyped                  ;
; L1_MODE                       ; BYPASS                    ; Untyped                  ;
; G0_MODE                       ; BYPASS                    ; Untyped                  ;
; G1_MODE                       ; BYPASS                    ; Untyped                  ;
; G2_MODE                       ; BYPASS                    ; Untyped                  ;
; G3_MODE                       ; BYPASS                    ; Untyped                  ;
; E0_MODE                       ; BYPASS                    ; Untyped                  ;
; E1_MODE                       ; BYPASS                    ; Untyped                  ;
; E2_MODE                       ; BYPASS                    ; Untyped                  ;
; E3_MODE                       ; BYPASS                    ; Untyped                  ;
; L0_PH                         ; 0                         ; Untyped                  ;
; L1_PH                         ; 0                         ; Untyped                  ;
; G0_PH                         ; 0                         ; Untyped                  ;
; G1_PH                         ; 0                         ; Untyped                  ;
; G2_PH                         ; 0                         ; Untyped                  ;
; G3_PH                         ; 0                         ; Untyped                  ;
; E0_PH                         ; 0                         ; Untyped                  ;
; E1_PH                         ; 0                         ; Untyped                  ;
; E2_PH                         ; 0                         ; Untyped                  ;
; E3_PH                         ; 0                         ; Untyped                  ;
; M_PH                          ; 0                         ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; CLK0_COUNTER                  ; G0                        ; Untyped                  ;
; CLK1_COUNTER                  ; G0                        ; Untyped                  ;
; CLK2_COUNTER                  ; G0                        ; Untyped                  ;
; CLK3_COUNTER                  ; G0                        ; Untyped                  ;
; CLK4_COUNTER                  ; G0                        ; Untyped                  ;
; CLK5_COUNTER                  ; G0                        ; Untyped                  ;
; CLK6_COUNTER                  ; E0                        ; Untyped                  ;
; CLK7_COUNTER                  ; E1                        ; Untyped                  ;
; CLK8_COUNTER                  ; E2                        ; Untyped                  ;
; CLK9_COUNTER                  ; E3                        ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; M_TIME_DELAY                  ; 0                         ; Untyped                  ;
; N_TIME_DELAY                  ; 0                         ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                  ;
; VCO_POST_SCALE                ; 0                         ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                  ;
; CBXI_PARAMETER                ; altpll1_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE           ;
+-------------------------------+---------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll2:inst176|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------------+
; Parameter Name                ; Value                     ; Type                     ;
+-------------------------------+---------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                  ;
; PLL_TYPE                      ; AUTO                      ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll2 ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 6250                      ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                  ;
; LOCK_HIGH                     ; 1                         ; Untyped                  ;
; LOCK_LOW                      ; 1                         ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                  ;
; SKIP_VCO                      ; OFF                       ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                  ;
; BANDWIDTH                     ; 0                         ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                  ;
; DOWN_SPREAD                   ; 0                         ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 16                        ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                  ;
; DPA_DIVIDER                   ; 0                         ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; VCO_MIN                       ; 0                         ; Untyped                  ;
; VCO_MAX                       ; 0                         ; Untyped                  ;
; VCO_CENTER                    ; 0                         ; Untyped                  ;
; PFD_MIN                       ; 0                         ; Untyped                  ;
; PFD_MAX                       ; 0                         ; Untyped                  ;
; M_INITIAL                     ; 0                         ; Untyped                  ;
; M                             ; 0                         ; Untyped                  ;
; N                             ; 1                         ; Untyped                  ;
; M2                            ; 1                         ; Untyped                  ;
; N2                            ; 1                         ; Untyped                  ;
; SS                            ; 1                         ; Untyped                  ;
; C0_HIGH                       ; 0                         ; Untyped                  ;
; C1_HIGH                       ; 0                         ; Untyped                  ;
; C2_HIGH                       ; 0                         ; Untyped                  ;
; C3_HIGH                       ; 0                         ; Untyped                  ;
; C4_HIGH                       ; 0                         ; Untyped                  ;
; C5_HIGH                       ; 0                         ; Untyped                  ;
; C6_HIGH                       ; 0                         ; Untyped                  ;
; C7_HIGH                       ; 0                         ; Untyped                  ;
; C8_HIGH                       ; 0                         ; Untyped                  ;
; C9_HIGH                       ; 0                         ; Untyped                  ;
; C0_LOW                        ; 0                         ; Untyped                  ;
; C1_LOW                        ; 0                         ; Untyped                  ;
; C2_LOW                        ; 0                         ; Untyped                  ;
; C3_LOW                        ; 0                         ; Untyped                  ;
; C4_LOW                        ; 0                         ; Untyped                  ;
; C5_LOW                        ; 0                         ; Untyped                  ;
; C6_LOW                        ; 0                         ; Untyped                  ;
; C7_LOW                        ; 0                         ; Untyped                  ;
; C8_LOW                        ; 0                         ; Untyped                  ;
; C9_LOW                        ; 0                         ; Untyped                  ;
; C0_INITIAL                    ; 0                         ; Untyped                  ;
; C1_INITIAL                    ; 0                         ; Untyped                  ;
; C2_INITIAL                    ; 0                         ; Untyped                  ;
; C3_INITIAL                    ; 0                         ; Untyped                  ;
; C4_INITIAL                    ; 0                         ; Untyped                  ;
; C5_INITIAL                    ; 0                         ; Untyped                  ;
; C6_INITIAL                    ; 0                         ; Untyped                  ;
; C7_INITIAL                    ; 0                         ; Untyped                  ;
; C8_INITIAL                    ; 0                         ; Untyped                  ;
; C9_INITIAL                    ; 0                         ; Untyped                  ;
; C0_MODE                       ; BYPASS                    ; Untyped                  ;
; C1_MODE                       ; BYPASS                    ; Untyped                  ;
; C2_MODE                       ; BYPASS                    ; Untyped                  ;
; C3_MODE                       ; BYPASS                    ; Untyped                  ;
; C4_MODE                       ; BYPASS                    ; Untyped                  ;
; C5_MODE                       ; BYPASS                    ; Untyped                  ;
; C6_MODE                       ; BYPASS                    ; Untyped                  ;
; C7_MODE                       ; BYPASS                    ; Untyped                  ;
; C8_MODE                       ; BYPASS                    ; Untyped                  ;
; C9_MODE                       ; BYPASS                    ; Untyped                  ;
; C0_PH                         ; 0                         ; Untyped                  ;
; C1_PH                         ; 0                         ; Untyped                  ;
; C2_PH                         ; 0                         ; Untyped                  ;
; C3_PH                         ; 0                         ; Untyped                  ;
; C4_PH                         ; 0                         ; Untyped                  ;
; C5_PH                         ; 0                         ; Untyped                  ;
; C6_PH                         ; 0                         ; Untyped                  ;
; C7_PH                         ; 0                         ; Untyped                  ;
; C8_PH                         ; 0                         ; Untyped                  ;
; C9_PH                         ; 0                         ; Untyped                  ;
; L0_HIGH                       ; 1                         ; Untyped                  ;
; L1_HIGH                       ; 1                         ; Untyped                  ;
; G0_HIGH                       ; 1                         ; Untyped                  ;
; G1_HIGH                       ; 1                         ; Untyped                  ;
; G2_HIGH                       ; 1                         ; Untyped                  ;
; G3_HIGH                       ; 1                         ; Untyped                  ;
; E0_HIGH                       ; 1                         ; Untyped                  ;
; E1_HIGH                       ; 1                         ; Untyped                  ;
; E2_HIGH                       ; 1                         ; Untyped                  ;
; E3_HIGH                       ; 1                         ; Untyped                  ;
; L0_LOW                        ; 1                         ; Untyped                  ;
; L1_LOW                        ; 1                         ; Untyped                  ;
; G0_LOW                        ; 1                         ; Untyped                  ;
; G1_LOW                        ; 1                         ; Untyped                  ;
; G2_LOW                        ; 1                         ; Untyped                  ;
; G3_LOW                        ; 1                         ; Untyped                  ;
; E0_LOW                        ; 1                         ; Untyped                  ;
; E1_LOW                        ; 1                         ; Untyped                  ;
; E2_LOW                        ; 1                         ; Untyped                  ;
; E3_LOW                        ; 1                         ; Untyped                  ;
; L0_INITIAL                    ; 1                         ; Untyped                  ;
; L1_INITIAL                    ; 1                         ; Untyped                  ;
; G0_INITIAL                    ; 1                         ; Untyped                  ;
; G1_INITIAL                    ; 1                         ; Untyped                  ;
; G2_INITIAL                    ; 1                         ; Untyped                  ;
; G3_INITIAL                    ; 1                         ; Untyped                  ;
; E0_INITIAL                    ; 1                         ; Untyped                  ;
; E1_INITIAL                    ; 1                         ; Untyped                  ;
; E2_INITIAL                    ; 1                         ; Untyped                  ;
; E3_INITIAL                    ; 1                         ; Untyped                  ;
; L0_MODE                       ; BYPASS                    ; Untyped                  ;
; L1_MODE                       ; BYPASS                    ; Untyped                  ;
; G0_MODE                       ; BYPASS                    ; Untyped                  ;
; G1_MODE                       ; BYPASS                    ; Untyped                  ;
; G2_MODE                       ; BYPASS                    ; Untyped                  ;
; G3_MODE                       ; BYPASS                    ; Untyped                  ;
; E0_MODE                       ; BYPASS                    ; Untyped                  ;
; E1_MODE                       ; BYPASS                    ; Untyped                  ;
; E2_MODE                       ; BYPASS                    ; Untyped                  ;
; E3_MODE                       ; BYPASS                    ; Untyped                  ;
; L0_PH                         ; 0                         ; Untyped                  ;
; L1_PH                         ; 0                         ; Untyped                  ;
; G0_PH                         ; 0                         ; Untyped                  ;
; G1_PH                         ; 0                         ; Untyped                  ;
; G2_PH                         ; 0                         ; Untyped                  ;
; G3_PH                         ; 0                         ; Untyped                  ;
; E0_PH                         ; 0                         ; Untyped                  ;
; E1_PH                         ; 0                         ; Untyped                  ;
; E2_PH                         ; 0                         ; Untyped                  ;
; E3_PH                         ; 0                         ; Untyped                  ;
; M_PH                          ; 0                         ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; CLK0_COUNTER                  ; G0                        ; Untyped                  ;
; CLK1_COUNTER                  ; G0                        ; Untyped                  ;
; CLK2_COUNTER                  ; G0                        ; Untyped                  ;
; CLK3_COUNTER                  ; G0                        ; Untyped                  ;
; CLK4_COUNTER                  ; G0                        ; Untyped                  ;
; CLK5_COUNTER                  ; G0                        ; Untyped                  ;
; CLK6_COUNTER                  ; E0                        ; Untyped                  ;
; CLK7_COUNTER                  ; E1                        ; Untyped                  ;
; CLK8_COUNTER                  ; E2                        ; Untyped                  ;
; CLK9_COUNTER                  ; E3                        ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; M_TIME_DELAY                  ; 0                         ; Untyped                  ;
; N_TIME_DELAY                  ; 0                         ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                  ;
; VCO_POST_SCALE                ; 0                         ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                  ;
; CBXI_PARAMETER                ; altpll2_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE           ;
+-------------------------------+---------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTSHIFT_TAPS:inst209 ;
+----------------+----------------+----------------------------------+
; Parameter Name ; Value          ; Type                             ;
+----------------+----------------+----------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                          ;
; TAP_DISTANCE   ; 384            ; Untyped                          ;
; WIDTH          ; 1              ; Untyped                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                          ;
; CBXI_PARAMETER ; shift_taps_fln ; Untyped                          ;
+----------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance ;
+----------------------------+------------------------+
; Name                       ; Value                  ;
+----------------------------+------------------------+
; Number of entity instances ; 2                      ;
; Entity Instance            ; ALTSHIFT_TAPS:inst208  ;
;     -- NUMBER_OF_TAPS      ; 1                      ;
;     -- TAP_DISTANCE        ; 384                    ;
;     -- WIDTH               ; 1                      ;
; Entity Instance            ; ALTSHIFT_TAPS:inst209  ;
;     -- NUMBER_OF_TAPS      ; 1                      ;
;     -- TAP_DISTANCE        ; 384                    ;
;     -- WIDTH               ; 1                      ;
+----------------------------+------------------------+


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 2                                       ;
; Entity Instance               ; altpll1:inst169|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                      ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
; Entity Instance               ; altpll2:inst176|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 6250                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Mar 27 15:02:53 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DCE01_3 -c DCE01_3
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file unifilter4.bdf
    Info (12023): Found entity 1: unifilter4
Info (12021): Found 1 design units, including 1 entities, in source file stbus_ctrl2.bdf
    Info (12023): Found entity 1: stbus_ctrl2
Info (12021): Found 1 design units, including 1 entities, in source file stbus_ctrl.bdf
    Info (12023): Found entity 1: stbus_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file slctr.bdf
    Info (12023): Found entity 1: slctr
Info (12021): Found 1 design units, including 1 entities, in source file shrg_ctrl7.bdf
    Info (12023): Found entity 1: shrg_ctrl7
Info (12021): Found 1 design units, including 1 entities, in source file plsgen.bdf
    Info (12023): Found entity 1: plsgen
Info (12021): Found 1 design units, including 1 entities, in source file f0_former.bdf
    Info (12023): Found entity 1: f0_former
Info (12021): Found 1 design units, including 1 entities, in source file div125.bdf
    Info (12023): Found entity 1: div125
Info (12021): Found 1 design units, including 1 entities, in source file div61.bdf
    Info (12023): Found entity 1: div61
Info (12021): Found 1 design units, including 1 entities, in source file div59.bdf
    Info (12023): Found entity 1: div59
Info (12021): Found 1 design units, including 1 entities, in source file div15.bdf
    Info (12023): Found entity 1: div15
Info (12021): Found 1 design units, including 1 entities, in source file div5-1123.bdf
    Info (12023): Found entity 1: div5-1123
Info (12021): Found 1 design units, including 1 entities, in source file div5.bdf
    Info (12023): Found entity 1: div5
Info (12021): Found 2 design units, including 1 entities, in source file dcdr01.vhd
    Info (12022): Found design unit 1: dcdr01-ttable
    Info (12023): Found entity 1: dcdr01
Info (12021): Found 1 design units, including 1 entities, in source file dbltff.bdf
    Info (12023): Found entity 1: dbltff
Info (12021): Found 1 design units, including 1 entities, in source file cpu_int_form2.bdf
    Info (12023): Found entity 1: cpu_int_form2
Info (12021): Found 1 design units, including 1 entities, in source file cpu_int_form.bdf
    Info (12023): Found entity 1: cpu_int_form
Info (12021): Found 1 design units, including 1 entities, in source file cntr7.bdf
    Info (12023): Found entity 1: cntr7
Info (12021): Found 1 design units, including 1 entities, in source file ch_clk_ctrl2.bdf
    Info (12023): Found entity 1: ch_clk_ctrl2
Info (12021): Found 1 design units, including 1 entities, in source file ch_clk_ctrl.bdf
    Info (12023): Found entity 1: ch_clk_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file blinker.bdf
    Info (12023): Found entity 1: blinker
Info (12021): Found 2 design units, including 1 entities, in source file altpll2.vhd
    Info (12022): Found design unit 1: altpll2-SYN
    Info (12023): Found entity 1: altpll2
Info (12021): Found 2 design units, including 1 entities, in source file altpll1.vhd
    Info (12022): Found design unit 1: altpll1-SYN
    Info (12023): Found entity 1: altpll1
Info (12021): Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12021): Found 1 design units, including 1 entities, in source file abonent.v
    Info (12023): Found entity 1: converter
Info (12021): Found 1 design units, including 1 entities, in source file dce01_3.bdf
    Info (12023): Found entity 1: DCE01_3
Info (12127): Elaborating entity "DCE01_3" for the top level hierarchy
Warning (275008): Primitive "TFF" of instance "inst100" not used
Warning (275008): Primitive "TFF" of instance "inst101" not used
Warning (275008): Primitive "TFF" of instance "inst102" not used
Warning (275008): Primitive "AND2" of instance "inst103" not used
Warning (275008): Primitive "AND2" of instance "inst104" not used
Warning (275008): Primitive "TFF" of instance "inst123" not used
Warning (275008): Primitive "DFF" of instance "inst140" not used
Warning (275008): Primitive "VCC" of instance "inst141" not used
Warning (275008): Primitive "TFF" of instance "inst143" not used
Warning (275008): Primitive "TFF" of instance "inst147" not used
Warning (275008): Primitive "AND2" of instance "inst149" not used
Warning (275008): Primitive "AND2" of instance "inst154" not used
Warning (275008): Primitive "AND2" of instance "inst155" not used
Warning (275008): Primitive "TFF" of instance "inst48" not used
Warning (275008): Primitive "AND2" of instance "inst58" not used
Warning (275008): Primitive "DFF" of instance "inst60" not used
Warning (275008): Primitive "AND2" of instance "inst89" not used
Warning (275008): Primitive "TFF" of instance "inst90" not used
Warning (275008): Primitive "AND2" of instance "inst91" not used
Warning (275008): Primitive "TFF" of instance "inst92" not used
Warning (275008): Primitive "TFF" of instance "inst93" not used
Warning (275008): Primitive "TFF" of instance "inst94" not used
Warning (275008): Primitive "AND2" of instance "inst95" not used
Warning (275008): Primitive "AND2" of instance "inst96" not used
Warning (275008): Primitive "AND2" of instance "inst97" not used
Warning (275008): Primitive "TFF" of instance "inst98" not used
Warning (275008): Primitive "AND2" of instance "inst99" not used
Info (12128): Elaborating entity "ALTSHIFT_TAPS" for hierarchy "ALTSHIFT_TAPS:inst208"
Info (12130): Elaborated megafunction instantiation "ALTSHIFT_TAPS:inst208"
Info (12133): Instantiated megafunction "ALTSHIFT_TAPS:inst208" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "384"
    Info (12134): Parameter "WIDTH" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_fln.tdf
    Info (12023): Found entity 1: shift_taps_fln
Info (12128): Elaborating entity "shift_taps_fln" for hierarchy "ALTSHIFT_TAPS:inst208|shift_taps_fln:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5b1.tdf
    Info (12023): Found entity 1: altsyncram_m5b1
Info (12128): Elaborating entity "altsyncram_m5b1" for hierarchy "ALTSHIFT_TAPS:inst208|shift_taps_fln:auto_generated|altsyncram_m5b1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nsf.tdf
    Info (12023): Found entity 1: cntr_nsf
Info (12128): Elaborating entity "cntr_nsf" for hierarchy "ALTSHIFT_TAPS:inst208|shift_taps_fln:auto_generated|cntr_nsf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc
Info (12128): Elaborating entity "cmpr_vgc" for hierarchy "ALTSHIFT_TAPS:inst208|shift_taps_fln:auto_generated|cntr_nsf:cntr1|cmpr_vgc:cmpr6"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dch.tdf
    Info (12023): Found entity 1: cntr_dch
Info (12128): Elaborating entity "cntr_dch" for hierarchy "ALTSHIFT_TAPS:inst208|shift_taps_fln:auto_generated|cntr_dch:cntr3"
Warning (12125): Using design file shrg_ctrl6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shrg_ctrl6
Info (12128): Elaborating entity "shrg_ctrl6" for hierarchy "shrg_ctrl6:inst"
Warning (275043): Pin "E[6..0]" is missing source
Info (12128): Elaborating entity "unifilter4" for hierarchy "unifilter4:inst128"
Info (12128): Elaborating entity "altpll1" for hierarchy "altpll1:inst169"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll1:inst169|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll1:inst169|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll1:inst169|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "LOW"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "16"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v
    Info (12023): Found entity 1: altpll1_altpll
Info (12128): Elaborating entity "altpll1_altpll" for hierarchy "altpll1:inst169|altpll:altpll_component|altpll1_altpll:auto_generated"
Info (12128): Elaborating entity "div5-1123" for hierarchy "div5-1123:inst120"
Warning (275008): Primitive "AND3" of instance "69" not used
Warning (275008): Primitive "NOT" of instance "70" not used
Warning (275008): Primitive "NOT" of instance "71" not used
Info (12128): Elaborating entity "altpll2" for hierarchy "altpll2:inst176"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll2:inst176|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll2:inst176|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll2:inst176|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "16"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "6250"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll2_altpll.v
    Info (12023): Found entity 1: altpll2_altpll
Info (12128): Elaborating entity "altpll2_altpll" for hierarchy "altpll2:inst176|altpll:altpll_component|altpll2_altpll:auto_generated"
Info (12128): Elaborating entity "f0_former" for hierarchy "f0_former:inst106"
Info (12128): Elaborating entity "stbus_ctrl2" for hierarchy "stbus_ctrl2:inst1"
Info (12128): Elaborating entity "cpu_int_form2" for hierarchy "stbus_ctrl2:inst1|cpu_int_form2:inst6"
Info (12128): Elaborating entity "div5" for hierarchy "div5:inst150"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer stbus_ctrl2:inst1|4~synth
    Warning (19017): Found clock multiplexer inst132~synth
    Warning (19017): Found clock multiplexer stbus_ctrl2:inst1|3~synth
    Warning (19017): Found clock multiplexer inst183~synth
    Warning (19017): Found clock multiplexer unifilter4:inst184|65~synth
    Warning (19017): Found clock multiplexer unifilter4:inst129|65~synth
    Warning (19017): Found clock multiplexer unifilter4:inst128|65~synth
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "inst172" to the node "unifilter4:inst129|74" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst168" to the node "unifilter4:inst128|74" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "unifilter4:inst184|129" is converted into an equivalent circuit using register "unifilter4:inst184|129~_emulated" and latch "unifilter4:inst184|129~1"
    Warning (13310): Register "unifilter4:inst129|129" is converted into an equivalent circuit using register "unifilter4:inst129|129~_emulated" and latch "unifilter4:inst129|129~1"
    Warning (13310): Register "unifilter4:inst128|129" is converted into an equivalent circuit using register "unifilter4:inst128|129~_emulated" and latch "unifilter4:inst128|129~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PMODE0" is stuck at VCC
    Warning (13410): Pin "PMODE1" is stuck at VCC
    Warning (13410): Pin "PMODE2" is stuck at GND
    Warning (13410): Pin "LOUT_DIS_DTS" is stuck at GND
    Warning (13410): Pin "WP_SPI_EEPROM" is stuck at VCC
    Warning (13410): Pin "MS0" is stuck at GND
    Warning (13410): Pin "MS1" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 289 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 240 logic cells
    Info (21064): Implemented 2 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 510 megabytes
    Info: Processing ended: Wed Mar 27 15:02:56 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


