# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../counter_2.ip_user_files/bd/design_1/ipshared/8e88/src/JK_f_f.v"
verilog xil_defaultlib  "../../../counter_2.ip_user_files/bd/design_1/ip/design_1_JK_f_f_0_0/sim/design_1_JK_f_f_0_0.v"
verilog xil_defaultlib  "../../../counter_2.ip_user_files/bd/design_1/ip/design_1_JK_f_f_1_0/sim/design_1_JK_f_f_1_0.v"
verilog xil_defaultlib  "../../../counter_2.ip_user_files/bd/design_1/ip/design_1_JK_f_f_2_0/sim/design_1_JK_f_f_2_0.v"
verilog xil_defaultlib  "../../../counter_2.ip_user_files/bd/design_1/ip/design_1_JK_f_f_3_0/sim/design_1_JK_f_f_3_0.v"
verilog xil_defaultlib  "../../../counter_2.ip_user_files/bd/design_1/ipshared/7f50/src/AND.v"
verilog xil_defaultlib  "../../../counter_2.ip_user_files/bd/design_1/ip/design_1_AND_0_0/sim/design_1_AND_0_0.v"
verilog xil_defaultlib  "../../../counter_2.ip_user_files/bd/design_1/ip/design_1_AND_1_0/sim/design_1_AND_1_0.v"
verilog xil_defaultlib  "../../../counter_2.ip_user_files/bd/design_1/ip/design_1_AND_2_0/sim/design_1_AND_2_0.v"
verilog xil_defaultlib  "../../../counter_2.ip_user_files/bd/design_1/ip/design_1_AND_3_0/sim/design_1_AND_3_0.v"
verilog xil_defaultlib  "../../../counter_2.ip_user_files/bd/design_1/ip/design_1_AND_4_0/sim/design_1_AND_4_0.v"
verilog xil_defaultlib  "../../../counter_2.ip_user_files/bd/design_1/hdl/design_1.v"
verilog xil_defaultlib  "../../../counter_2.srcs/sim_1/new/counter_sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
