
14_DFU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08005000  08005000  00005000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000711c  080051e4  080051e4  000051e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800c300  0800c300  0000c300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c388  0800c388  000101a0  2**0
                  CONTENTS
  4 .ARM          00000000  0800c388  0800c388  000101a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c388  0800c388  000101a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c388  0800c388  0000c388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c38c  0800c38c  0000c38c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a0  20000000  0800c390  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e64  200001a0  0800c530  000101a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002004  0800c530  00012004  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000101a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022051  00000000  00000000  000101c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004fb5  00000000  00000000  0003221a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001120  00000000  00000000  000371d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ee8  00000000  00000000  000382f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001c6e0  00000000  00000000  000391d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00018fc5  00000000  00000000  000558b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007dc92  00000000  00000000  0006e87d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ec50f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041b4  00000000  00000000  000ec58c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080051e4 <__do_global_dtors_aux>:
 80051e4:	b510      	push	{r4, lr}
 80051e6:	4c05      	ldr	r4, [pc, #20]	; (80051fc <__do_global_dtors_aux+0x18>)
 80051e8:	7823      	ldrb	r3, [r4, #0]
 80051ea:	b933      	cbnz	r3, 80051fa <__do_global_dtors_aux+0x16>
 80051ec:	4b04      	ldr	r3, [pc, #16]	; (8005200 <__do_global_dtors_aux+0x1c>)
 80051ee:	b113      	cbz	r3, 80051f6 <__do_global_dtors_aux+0x12>
 80051f0:	4804      	ldr	r0, [pc, #16]	; (8005204 <__do_global_dtors_aux+0x20>)
 80051f2:	f3af 8000 	nop.w
 80051f6:	2301      	movs	r3, #1
 80051f8:	7023      	strb	r3, [r4, #0]
 80051fa:	bd10      	pop	{r4, pc}
 80051fc:	200001a0 	.word	0x200001a0
 8005200:	00000000 	.word	0x00000000
 8005204:	0800c2e8 	.word	0x0800c2e8

08005208 <frame_dummy>:
 8005208:	b508      	push	{r3, lr}
 800520a:	4b03      	ldr	r3, [pc, #12]	; (8005218 <frame_dummy+0x10>)
 800520c:	b11b      	cbz	r3, 8005216 <frame_dummy+0xe>
 800520e:	4903      	ldr	r1, [pc, #12]	; (800521c <frame_dummy+0x14>)
 8005210:	4803      	ldr	r0, [pc, #12]	; (8005220 <frame_dummy+0x18>)
 8005212:	f3af 8000 	nop.w
 8005216:	bd08      	pop	{r3, pc}
 8005218:	00000000 	.word	0x00000000
 800521c:	200001a4 	.word	0x200001a4
 8005220:	0800c2e8 	.word	0x0800c2e8

08005224 <apInit>:
#include "ap.h"



void apInit(void)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	af00      	add	r7, sp, #0
  uartOpen(_DEF_UART1, 57600);  // USB
 8005228:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 800522c:	2000      	movs	r0, #0
 800522e:	f000 fb75 	bl	800591c <uartOpen>
  uartOpen(_DEF_UART2, 57600);  // UART1
 8005232:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8005236:	2001      	movs	r0, #1
 8005238:	f000 fb70 	bl	800591c <uartOpen>
}
 800523c:	bf00      	nop
 800523e:	bd80      	pop	{r7, pc}

08005240 <apMain>:

void apMain(void)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  pre_time = millis();
 8005246:	f000 f862 	bl	800530e <millis>
 800524a:	6078      	str	r0, [r7, #4]

  while(1)
  {
    if(millis()-pre_time >= 500)
 800524c:	f000 f85f 	bl	800530e <millis>
 8005250:	4602      	mov	r2, r0
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800525a:	d3f7      	bcc.n	800524c <apMain+0xc>
    {
      pre_time = millis();
 800525c:	f000 f857 	bl	800530e <millis>
 8005260:	6078      	str	r0, [r7, #4]
      ledToggle(_DEF_LED3);
 8005262:	2002      	movs	r0, #2
 8005264:	f000 fa84 	bl	8005770 <ledToggle>
    if(millis()-pre_time >= 500)
 8005268:	e7f0      	b.n	800524c <apMain+0xc>
	...

0800526c <bspInit>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);


void bspInit(void)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b086      	sub	sp, #24
 8005270:	af00      	add	r7, sp, #0
  HAL_Init();
 8005272:	f000 fcd5 	bl	8005c20 <HAL_Init>
  SystemClock_Config();
 8005276:	f000 f851 	bl	800531c <SystemClock_Config>

  MX_GPIO_Init();
 800527a:	f000 f8b1 	bl	80053e0 <MX_GPIO_Init>


  __HAL_RCC_GPIOD_CLK_ENABLE();
 800527e:	4b1c      	ldr	r3, [pc, #112]	; (80052f0 <bspInit+0x84>)
 8005280:	699b      	ldr	r3, [r3, #24]
 8005282:	4a1b      	ldr	r2, [pc, #108]	; (80052f0 <bspInit+0x84>)
 8005284:	f043 0320 	orr.w	r3, r3, #32
 8005288:	6193      	str	r3, [r2, #24]
 800528a:	4b19      	ldr	r3, [pc, #100]	; (80052f0 <bspInit+0x84>)
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	f003 0320 	and.w	r3, r3, #32
 8005292:	607b      	str	r3, [r7, #4]
 8005294:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005296:	4b16      	ldr	r3, [pc, #88]	; (80052f0 <bspInit+0x84>)
 8005298:	699b      	ldr	r3, [r3, #24]
 800529a:	4a15      	ldr	r2, [pc, #84]	; (80052f0 <bspInit+0x84>)
 800529c:	f043 0304 	orr.w	r3, r3, #4
 80052a0:	6193      	str	r3, [r2, #24]
 80052a2:	4b13      	ldr	r3, [pc, #76]	; (80052f0 <bspInit+0x84>)
 80052a4:	699b      	ldr	r3, [r3, #24]
 80052a6:	f003 0304 	and.w	r3, r3, #4
 80052aa:	603b      	str	r3, [r7, #0]
 80052ac:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052ae:	f107 0308 	add.w	r3, r7, #8
 80052b2:	2200      	movs	r2, #0
 80052b4:	601a      	str	r2, [r3, #0]
 80052b6:	605a      	str	r2, [r3, #4]
 80052b8:	609a      	str	r2, [r3, #8]
 80052ba:	60da      	str	r2, [r3, #12]

  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80052bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80052c2:	2311      	movs	r3, #17
 80052c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052c6:	2300      	movs	r3, #0
 80052c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052ca:	2302      	movs	r3, #2
 80052cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052ce:	f107 0308 	add.w	r3, r7, #8
 80052d2:	4619      	mov	r1, r3
 80052d4:	4807      	ldr	r0, [pc, #28]	; (80052f4 <bspInit+0x88>)
 80052d6:	f001 fb19 	bl	800690c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80052da:	2200      	movs	r2, #0
 80052dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80052e0:	4804      	ldr	r0, [pc, #16]	; (80052f4 <bspInit+0x88>)
 80052e2:	f001 fd53 	bl	8006d8c <HAL_GPIO_WritePin>

}
 80052e6:	bf00      	nop
 80052e8:	3718      	adds	r7, #24
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	40021000 	.word	0x40021000
 80052f4:	40010800 	.word	0x40010800

080052f8 <delay>:

void delay(uint32_t ms)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f000 fcef 	bl	8005ce4 <HAL_Delay>
}
 8005306:	bf00      	nop
 8005308:	3708      	adds	r7, #8
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}

0800530e <millis>:

uint32_t millis(void)
{
 800530e:	b580      	push	{r7, lr}
 8005310:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8005312:	f000 fcdd 	bl	8005cd0 <HAL_GetTick>
 8005316:	4603      	mov	r3, r0
}
 8005318:	4618      	mov	r0, r3
 800531a:	bd80      	pop	{r7, pc}

0800531c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b096      	sub	sp, #88	; 0x58
 8005320:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005322:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005326:	2228      	movs	r2, #40	; 0x28
 8005328:	2100      	movs	r1, #0
 800532a:	4618      	mov	r0, r3
 800532c:	f006 ffd4 	bl	800c2d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005330:	f107 031c 	add.w	r3, r7, #28
 8005334:	2200      	movs	r2, #0
 8005336:	601a      	str	r2, [r3, #0]
 8005338:	605a      	str	r2, [r3, #4]
 800533a:	609a      	str	r2, [r3, #8]
 800533c:	60da      	str	r2, [r3, #12]
 800533e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005340:	1d3b      	adds	r3, r7, #4
 8005342:	2200      	movs	r2, #0
 8005344:	601a      	str	r2, [r3, #0]
 8005346:	605a      	str	r2, [r3, #4]
 8005348:	609a      	str	r2, [r3, #8]
 800534a:	60da      	str	r2, [r3, #12]
 800534c:	611a      	str	r2, [r3, #16]
 800534e:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8005350:	2305      	movs	r3, #5
 8005352:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005354:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005358:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800535a:	2300      	movs	r3, #0
 800535c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800535e:	2301      	movs	r3, #1
 8005360:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005362:	2301      	movs	r3, #1
 8005364:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005366:	2302      	movs	r3, #2
 8005368:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800536a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800536e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8005370:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8005374:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005376:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800537a:	4618      	mov	r0, r3
 800537c:	f002 fc8e 	bl	8007c9c <HAL_RCC_OscConfig>
 8005380:	4603      	mov	r3, r0
 8005382:	2b00      	cmp	r3, #0
 8005384:	d001      	beq.n	800538a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8005386:	f000 f86b 	bl	8005460 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800538a:	230f      	movs	r3, #15
 800538c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800538e:	2302      	movs	r3, #2
 8005390:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005392:	2300      	movs	r3, #0
 8005394:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005396:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800539a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800539c:	2300      	movs	r3, #0
 800539e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80053a0:	f107 031c 	add.w	r3, r7, #28
 80053a4:	2102      	movs	r1, #2
 80053a6:	4618      	mov	r0, r3
 80053a8:	f002 fedc 	bl	8008164 <HAL_RCC_ClockConfig>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d001      	beq.n	80053b6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80053b2:	f000 f855 	bl	8005460 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USB;
 80053b6:	2311      	movs	r3, #17
 80053b8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80053ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80053be:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80053c0:	2300      	movs	r3, #0
 80053c2:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80053c4:	1d3b      	adds	r3, r7, #4
 80053c6:	4618      	mov	r0, r3
 80053c8:	f003 f88a 	bl	80084e0 <HAL_RCCEx_PeriphCLKConfig>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d001      	beq.n	80053d6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80053d2:	f000 f845 	bl	8005460 <Error_Handler>
  }
}
 80053d6:	bf00      	nop
 80053d8:	3758      	adds	r7, #88	; 0x58
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
	...

080053e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b086      	sub	sp, #24
 80053e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053e6:	f107 0308 	add.w	r3, r7, #8
 80053ea:	2200      	movs	r2, #0
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	605a      	str	r2, [r3, #4]
 80053f0:	609a      	str	r2, [r3, #8]
 80053f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80053f4:	4b18      	ldr	r3, [pc, #96]	; (8005458 <MX_GPIO_Init+0x78>)
 80053f6:	699b      	ldr	r3, [r3, #24]
 80053f8:	4a17      	ldr	r2, [pc, #92]	; (8005458 <MX_GPIO_Init+0x78>)
 80053fa:	f043 0308 	orr.w	r3, r3, #8
 80053fe:	6193      	str	r3, [r2, #24]
 8005400:	4b15      	ldr	r3, [pc, #84]	; (8005458 <MX_GPIO_Init+0x78>)
 8005402:	699b      	ldr	r3, [r3, #24]
 8005404:	f003 0308 	and.w	r3, r3, #8
 8005408:	607b      	str	r3, [r7, #4]
 800540a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800540c:	4b12      	ldr	r3, [pc, #72]	; (8005458 <MX_GPIO_Init+0x78>)
 800540e:	699b      	ldr	r3, [r3, #24]
 8005410:	4a11      	ldr	r2, [pc, #68]	; (8005458 <MX_GPIO_Init+0x78>)
 8005412:	f043 0304 	orr.w	r3, r3, #4
 8005416:	6193      	str	r3, [r2, #24]
 8005418:	4b0f      	ldr	r3, [pc, #60]	; (8005458 <MX_GPIO_Init+0x78>)
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	f003 0304 	and.w	r3, r3, #4
 8005420:	603b      	str	r3, [r7, #0]
 8005422:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin, GPIO_PIN_RESET);
 8005424:	2200      	movs	r2, #0
 8005426:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800542a:	480c      	ldr	r0, [pc, #48]	; (800545c <MX_GPIO_Init+0x7c>)
 800542c:	f001 fcae 	bl	8006d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin;
 8005430:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8005434:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005436:	2301      	movs	r3, #1
 8005438:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800543a:	2300      	movs	r3, #0
 800543c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800543e:	2302      	movs	r3, #2
 8005440:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005442:	f107 0308 	add.w	r3, r7, #8
 8005446:	4619      	mov	r1, r3
 8005448:	4804      	ldr	r0, [pc, #16]	; (800545c <MX_GPIO_Init+0x7c>)
 800544a:	f001 fa5f 	bl	800690c <HAL_GPIO_Init>
}
 800544e:	bf00      	nop
 8005450:	3718      	adds	r7, #24
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	40021000 	.word	0x40021000
 800545c:	40010c00 	.word	0x40010c00

08005460 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005460:	b480      	push	{r7}
 8005462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005464:	bf00      	nop
 8005466:	46bd      	mov	sp, r7
 8005468:	bc80      	pop	{r7}
 800546a:	4770      	bx	lr

0800546c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800546c:	b480      	push	{r7}
 800546e:	b085      	sub	sp, #20
 8005470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005472:	4b15      	ldr	r3, [pc, #84]	; (80054c8 <HAL_MspInit+0x5c>)
 8005474:	699b      	ldr	r3, [r3, #24]
 8005476:	4a14      	ldr	r2, [pc, #80]	; (80054c8 <HAL_MspInit+0x5c>)
 8005478:	f043 0301 	orr.w	r3, r3, #1
 800547c:	6193      	str	r3, [r2, #24]
 800547e:	4b12      	ldr	r3, [pc, #72]	; (80054c8 <HAL_MspInit+0x5c>)
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	f003 0301 	and.w	r3, r3, #1
 8005486:	60bb      	str	r3, [r7, #8]
 8005488:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800548a:	4b0f      	ldr	r3, [pc, #60]	; (80054c8 <HAL_MspInit+0x5c>)
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	4a0e      	ldr	r2, [pc, #56]	; (80054c8 <HAL_MspInit+0x5c>)
 8005490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005494:	61d3      	str	r3, [r2, #28]
 8005496:	4b0c      	ldr	r3, [pc, #48]	; (80054c8 <HAL_MspInit+0x5c>)
 8005498:	69db      	ldr	r3, [r3, #28]
 800549a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800549e:	607b      	str	r3, [r7, #4]
 80054a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80054a2:	4b0a      	ldr	r3, [pc, #40]	; (80054cc <HAL_MspInit+0x60>)
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	60fb      	str	r3, [r7, #12]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80054ae:	60fb      	str	r3, [r7, #12]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80054b6:	60fb      	str	r3, [r7, #12]
 80054b8:	4a04      	ldr	r2, [pc, #16]	; (80054cc <HAL_MspInit+0x60>)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80054be:	bf00      	nop
 80054c0:	3714      	adds	r7, #20
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bc80      	pop	{r7}
 80054c6:	4770      	bx	lr
 80054c8:	40021000 	.word	0x40021000
 80054cc:	40010000 	.word	0x40010000

080054d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80054d0:	b480      	push	{r7}
 80054d2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80054d4:	bf00      	nop
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bc80      	pop	{r7}
 80054da:	4770      	bx	lr

080054dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80054dc:	b480      	push	{r7}
 80054de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80054e0:	e7fe      	b.n	80054e0 <HardFault_Handler+0x4>

080054e2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80054e2:	b480      	push	{r7}
 80054e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80054e6:	e7fe      	b.n	80054e6 <MemManage_Handler+0x4>

080054e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80054e8:	b480      	push	{r7}
 80054ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80054ec:	e7fe      	b.n	80054ec <BusFault_Handler+0x4>

080054ee <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80054ee:	b480      	push	{r7}
 80054f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80054f2:	e7fe      	b.n	80054f2 <UsageFault_Handler+0x4>

080054f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80054f4:	b480      	push	{r7}
 80054f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80054f8:	bf00      	nop
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bc80      	pop	{r7}
 80054fe:	4770      	bx	lr

08005500 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005500:	b480      	push	{r7}
 8005502:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005504:	bf00      	nop
 8005506:	46bd      	mov	sp, r7
 8005508:	bc80      	pop	{r7}
 800550a:	4770      	bx	lr

0800550c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800550c:	b480      	push	{r7}
 800550e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005510:	bf00      	nop
 8005512:	46bd      	mov	sp, r7
 8005514:	bc80      	pop	{r7}
 8005516:	4770      	bx	lr

08005518 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800551c:	f000 fbc6 	bl	8005cac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005520:	bf00      	nop
 8005522:	bd80      	pop	{r7, pc}

08005524 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005528:	4802      	ldr	r0, [pc, #8]	; (8005534 <DMA1_Channel5_IRQHandler+0x10>)
 800552a:	f000 ff85 	bl	8006438 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800552e:	bf00      	nop
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	20000d28 	.word	0x20000d28

08005538 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800553c:	4802      	ldr	r0, [pc, #8]	; (8005548 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800553e:	f001 fd4e 	bl	8006fde <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8005542:	bf00      	nop
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	20001ba4 	.word	0x20001ba4

0800554c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005550:	4802      	ldr	r0, [pc, #8]	; (800555c <USART1_IRQHandler+0x10>)
 8005552:	f003 fba1 	bl	8008c98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005556:	bf00      	nop
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	20000d6c 	.word	0x20000d6c

08005560 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005560:	b480      	push	{r7}
 8005562:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8005564:	4b15      	ldr	r3, [pc, #84]	; (80055bc <SystemInit+0x5c>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a14      	ldr	r2, [pc, #80]	; (80055bc <SystemInit+0x5c>)
 800556a:	f043 0301 	orr.w	r3, r3, #1
 800556e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8005570:	4b12      	ldr	r3, [pc, #72]	; (80055bc <SystemInit+0x5c>)
 8005572:	685a      	ldr	r2, [r3, #4]
 8005574:	4911      	ldr	r1, [pc, #68]	; (80055bc <SystemInit+0x5c>)
 8005576:	4b12      	ldr	r3, [pc, #72]	; (80055c0 <SystemInit+0x60>)
 8005578:	4013      	ands	r3, r2
 800557a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800557c:	4b0f      	ldr	r3, [pc, #60]	; (80055bc <SystemInit+0x5c>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a0e      	ldr	r2, [pc, #56]	; (80055bc <SystemInit+0x5c>)
 8005582:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005586:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800558a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800558c:	4b0b      	ldr	r3, [pc, #44]	; (80055bc <SystemInit+0x5c>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a0a      	ldr	r2, [pc, #40]	; (80055bc <SystemInit+0x5c>)
 8005592:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005596:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8005598:	4b08      	ldr	r3, [pc, #32]	; (80055bc <SystemInit+0x5c>)
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	4a07      	ldr	r2, [pc, #28]	; (80055bc <SystemInit+0x5c>)
 800559e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80055a2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80055a4:	4b05      	ldr	r3, [pc, #20]	; (80055bc <SystemInit+0x5c>)
 80055a6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80055aa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80055ac:	4b05      	ldr	r3, [pc, #20]	; (80055c4 <SystemInit+0x64>)
 80055ae:	4a06      	ldr	r2, [pc, #24]	; (80055c8 <SystemInit+0x68>)
 80055b0:	609a      	str	r2, [r3, #8]
#endif 
}
 80055b2:	bf00      	nop
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bc80      	pop	{r7}
 80055b8:	4770      	bx	lr
 80055ba:	bf00      	nop
 80055bc:	40021000 	.word	0x40021000
 80055c0:	f8ff0000 	.word	0xf8ff0000
 80055c4:	e000ed00 	.word	0xe000ed00
 80055c8:	08005000 	.word	0x08005000

080055cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80055cc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80055ce:	e003      	b.n	80055d8 <LoopCopyDataInit>

080055d0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80055d0:	4b0b      	ldr	r3, [pc, #44]	; (8005600 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80055d2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80055d4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80055d6:	3104      	adds	r1, #4

080055d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80055d8:	480a      	ldr	r0, [pc, #40]	; (8005604 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80055da:	4b0b      	ldr	r3, [pc, #44]	; (8005608 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80055dc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80055de:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80055e0:	d3f6      	bcc.n	80055d0 <CopyDataInit>
  ldr r2, =_sbss
 80055e2:	4a0a      	ldr	r2, [pc, #40]	; (800560c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80055e4:	e002      	b.n	80055ec <LoopFillZerobss>

080055e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80055e6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80055e8:	f842 3b04 	str.w	r3, [r2], #4

080055ec <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80055ec:	4b08      	ldr	r3, [pc, #32]	; (8005610 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80055ee:	429a      	cmp	r2, r3
  bcc FillZerobss
 80055f0:	d3f9      	bcc.n	80055e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80055f2:	f7ff ffb5 	bl	8005560 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80055f6:	f006 fe4b 	bl	800c290 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80055fa:	f006 fe3d 	bl	800c278 <main>
  bx lr
 80055fe:	4770      	bx	lr
  ldr r3, =_sidata
 8005600:	0800c390 	.word	0x0800c390
  ldr r0, =_sdata
 8005604:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005608:	200001a0 	.word	0x200001a0
  ldr r2, =_sbss
 800560c:	200001a0 	.word	0x200001a0
  ldr r3, = _ebss
 8005610:	20002004 	.word	0x20002004

08005614 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005614:	e7fe      	b.n	8005614 <ADC1_2_IRQHandler>

08005616 <qbufferCreate>:
#include "qbuffer.h"



bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8005616:	b480      	push	{r7}
 8005618:	b087      	sub	sp, #28
 800561a:	af00      	add	r7, sp, #0
 800561c:	60f8      	str	r0, [r7, #12]
 800561e:	60b9      	str	r1, [r7, #8]
 8005620:	607a      	str	r2, [r7, #4]
  bool ret    = true;
 8005622:	2301      	movs	r3, #1
 8005624:	75fb      	strb	r3, [r7, #23]

  p_node->in  = 0;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	601a      	str	r2, [r3, #0]
  p_node->out = 0;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	605a      	str	r2, [r3, #4]
  p_node->len = length;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	60da      	str	r2, [r3, #12]
    p_node->len = 0;
    p_node->p_buf = NULL;
    ret = false;
  }
#endif
  return ret;
 800563e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005640:	4618      	mov	r0, r3
 8005642:	371c      	adds	r7, #28
 8005644:	46bd      	mov	sp, r7
 8005646:	bc80      	pop	{r7}
 8005648:	4770      	bx	lr
	...

0800564c <flashInit>:
static flash_tbl_t flash_tbl[FLASH_SECTOR_MAX];

static bool flashInSector(uint16_t sector_num, uint32_t addr, uint32_t length);
#if 1
bool flashInit(void)
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
  for(int i=0; i<FLASH_SECTOR_MAX; i++)
 8005652:	2300      	movs	r3, #0
 8005654:	607b      	str	r3, [r7, #4]
 8005656:	e012      	b.n	800567e <flashInit+0x32>
  {
    flash_tbl[i].addr = 0x08000000 + i*FLASH_SECTOR_SIZE;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800565e:	02db      	lsls	r3, r3, #11
 8005660:	4619      	mov	r1, r3
 8005662:	4a0b      	ldr	r2, [pc, #44]	; (8005690 <flashInit+0x44>)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    flash_tbl[i].length = FLASH_SECTOR_SIZE;
 800566a:	4a09      	ldr	r2, [pc, #36]	; (8005690 <flashInit+0x44>)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	00db      	lsls	r3, r3, #3
 8005670:	4413      	add	r3, r2
 8005672:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005676:	809a      	strh	r2, [r3, #4]
  for(int i=0; i<FLASH_SECTOR_MAX; i++)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	3301      	adds	r3, #1
 800567c:	607b      	str	r3, [r7, #4]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2bff      	cmp	r3, #255	; 0xff
 8005682:	dde9      	ble.n	8005658 <flashInit+0xc>
  }

  return true;
 8005684:	2301      	movs	r3, #1
}
 8005686:	4618      	mov	r0, r3
 8005688:	370c      	adds	r7, #12
 800568a:	46bd      	mov	sp, r7
 800568c:	bc80      	pop	{r7}
 800568e:	4770      	bx	lr
 8005690:	200001bc 	.word	0x200001bc

08005694 <ledInit>:
		{GPIOB, GPIO_PIN_14, GPIO_PIN_SET, GPIO_PIN_RESET},
		{GPIOB, GPIO_PIN_15, GPIO_PIN_SET, GPIO_PIN_RESET},
};

void ledInit(void)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b088      	sub	sp, #32
 8005698:	af00      	add	r7, sp, #0
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
#endif
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800569a:	f107 030c 	add.w	r3, r7, #12
 800569e:	2200      	movs	r2, #0
 80056a0:	601a      	str	r2, [r3, #0]
 80056a2:	605a      	str	r2, [r3, #4]
 80056a4:	609a      	str	r2, [r3, #8]
 80056a6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80056a8:	4b1f      	ldr	r3, [pc, #124]	; (8005728 <ledInit+0x94>)
 80056aa:	699b      	ldr	r3, [r3, #24]
 80056ac:	4a1e      	ldr	r2, [pc, #120]	; (8005728 <ledInit+0x94>)
 80056ae:	f043 0308 	orr.w	r3, r3, #8
 80056b2:	6193      	str	r3, [r2, #24]
 80056b4:	4b1c      	ldr	r3, [pc, #112]	; (8005728 <ledInit+0x94>)
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	f003 0308 	and.w	r3, r3, #8
 80056bc:	60bb      	str	r3, [r7, #8]
 80056be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80056c0:	4b19      	ldr	r3, [pc, #100]	; (8005728 <ledInit+0x94>)
 80056c2:	699b      	ldr	r3, [r3, #24]
 80056c4:	4a18      	ldr	r2, [pc, #96]	; (8005728 <ledInit+0x94>)
 80056c6:	f043 0304 	orr.w	r3, r3, #4
 80056ca:	6193      	str	r3, [r2, #24]
 80056cc:	4b16      	ldr	r3, [pc, #88]	; (8005728 <ledInit+0x94>)
 80056ce:	699b      	ldr	r3, [r3, #24]
 80056d0:	f003 0304 	and.w	r3, r3, #4
 80056d4:	607b      	str	r3, [r7, #4]
 80056d6:	687b      	ldr	r3, [r7, #4]
  /*Configure GPIO pin Output Level */
  //HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED1_Pin */
  //GPIO_InitStruct.Pin = LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056d8:	2301      	movs	r3, #1
 80056da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056dc:	2300      	movs	r3, #0
 80056de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056e0:	2302      	movs	r3, #2
 80056e2:	61bb      	str	r3, [r7, #24]
  //HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
  for( int i=0; i<LED_MAX_CH; i++)
 80056e4:	2300      	movs	r3, #0
 80056e6:	61fb      	str	r3, [r7, #28]
 80056e8:	e017      	b.n	800571a <ledInit+0x86>
  {
  	GPIO_InitStruct.Pin = led_tbl[i].pin;
 80056ea:	4a10      	ldr	r2, [pc, #64]	; (800572c <ledInit+0x98>)
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	00db      	lsls	r3, r3, #3
 80056f0:	4413      	add	r3, r2
 80056f2:	889b      	ldrh	r3, [r3, #4]
 80056f4:	60fb      	str	r3, [r7, #12]
  	HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 80056f6:	4a0d      	ldr	r2, [pc, #52]	; (800572c <ledInit+0x98>)
 80056f8:	69fb      	ldr	r3, [r7, #28]
 80056fa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80056fe:	f107 020c 	add.w	r2, r7, #12
 8005702:	4611      	mov	r1, r2
 8005704:	4618      	mov	r0, r3
 8005706:	f001 f901 	bl	800690c <HAL_GPIO_Init>

  	ledOff(i);
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	b2db      	uxtb	r3, r3
 800570e:	4618      	mov	r0, r3
 8005710:	f000 f80e 	bl	8005730 <ledOff>
  for( int i=0; i<LED_MAX_CH; i++)
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	3301      	adds	r3, #1
 8005718:	61fb      	str	r3, [r7, #28]
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	2b03      	cmp	r3, #3
 800571e:	dde4      	ble.n	80056ea <ledInit+0x56>
  }
}
 8005720:	bf00      	nop
 8005722:	3720      	adds	r7, #32
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	40021000 	.word	0x40021000
 800572c:	20000004 	.word	0x20000004

08005730 <ledOff>:
  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b082      	sub	sp, #8
 8005734:	af00      	add	r7, sp, #0
 8005736:	4603      	mov	r3, r0
 8005738:	71fb      	strb	r3, [r7, #7]
	if(ch >= LED_MAX_CH) return;
 800573a:	79fb      	ldrb	r3, [r7, #7]
 800573c:	2b03      	cmp	r3, #3
 800573e:	d811      	bhi.n	8005764 <ledOff+0x34>
  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8005740:	79fb      	ldrb	r3, [r7, #7]
 8005742:	4a0a      	ldr	r2, [pc, #40]	; (800576c <ledOff+0x3c>)
 8005744:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8005748:	79fb      	ldrb	r3, [r7, #7]
 800574a:	4a08      	ldr	r2, [pc, #32]	; (800576c <ledOff+0x3c>)
 800574c:	00db      	lsls	r3, r3, #3
 800574e:	4413      	add	r3, r2
 8005750:	8899      	ldrh	r1, [r3, #4]
 8005752:	79fb      	ldrb	r3, [r7, #7]
 8005754:	4a05      	ldr	r2, [pc, #20]	; (800576c <ledOff+0x3c>)
 8005756:	00db      	lsls	r3, r3, #3
 8005758:	4413      	add	r3, r2
 800575a:	79db      	ldrb	r3, [r3, #7]
 800575c:	461a      	mov	r2, r3
 800575e:	f001 fb15 	bl	8006d8c <HAL_GPIO_WritePin>
 8005762:	e000      	b.n	8005766 <ledOff+0x36>
	if(ch >= LED_MAX_CH) return;
 8005764:	bf00      	nop
}
 8005766:	3708      	adds	r7, #8
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}
 800576c:	20000004 	.word	0x20000004

08005770 <ledToggle>:

void ledToggle(uint8_t ch)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
 8005776:	4603      	mov	r3, r0
 8005778:	71fb      	strb	r3, [r7, #7]
	if(ch >= LED_MAX_CH) return;
 800577a:	79fb      	ldrb	r3, [r7, #7]
 800577c:	2b03      	cmp	r3, #3
 800577e:	d80c      	bhi.n	800579a <ledToggle+0x2a>
  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
  //HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8005780:	79fb      	ldrb	r3, [r7, #7]
 8005782:	4a08      	ldr	r2, [pc, #32]	; (80057a4 <ledToggle+0x34>)
 8005784:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8005788:	79fb      	ldrb	r3, [r7, #7]
 800578a:	4a06      	ldr	r2, [pc, #24]	; (80057a4 <ledToggle+0x34>)
 800578c:	00db      	lsls	r3, r3, #3
 800578e:	4413      	add	r3, r2
 8005790:	889b      	ldrh	r3, [r3, #4]
 8005792:	4619      	mov	r1, r3
 8005794:	f001 fb12 	bl	8006dbc <HAL_GPIO_TogglePin>
 8005798:	e000      	b.n	800579c <ledToggle+0x2c>
	if(ch >= LED_MAX_CH) return;
 800579a:	bf00      	nop
}
 800579c:	3708      	adds	r7, #8
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	20000004 	.word	0x20000004

080057a8 <resetInit>:
static uint32_t reset_count = 0;



bool resetInit(void)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b082      	sub	sp, #8
 80057ac:	af00      	add	r7, sp, #0
  bool ret = true;
 80057ae:	2301      	movs	r3, #1
 80057b0:	71fb      	strb	r3, [r7, #7]

  /* if reset pin on */
  if(RCC->CSR & (1<<26))
 80057b2:	4b11      	ldr	r3, [pc, #68]	; (80057f8 <resetInit+0x50>)
 80057b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d012      	beq.n	80057e4 <resetInit+0x3c>
  {
    rtcBackupRegWrite(1, rtcBackupRegRead(1) + 1);
 80057be:	2001      	movs	r0, #1
 80057c0:	f000 f84e 	bl	8005860 <rtcBackupRegRead>
 80057c4:	4603      	mov	r3, r0
 80057c6:	3301      	adds	r3, #1
 80057c8:	4619      	mov	r1, r3
 80057ca:	2001      	movs	r0, #1
 80057cc:	f000 f858 	bl	8005880 <rtcBackupRegWrite>
    delay(500);
 80057d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80057d4:	f7ff fd90 	bl	80052f8 <delay>
    reset_count = rtcBackupRegRead(1);
 80057d8:	2001      	movs	r0, #1
 80057da:	f000 f841 	bl	8005860 <rtcBackupRegRead>
 80057de:	4602      	mov	r2, r0
 80057e0:	4b06      	ldr	r3, [pc, #24]	; (80057fc <resetInit+0x54>)
 80057e2:	601a      	str	r2, [r3, #0]
  }

  rtcBackupRegWrite(1, 0);
 80057e4:	2100      	movs	r1, #0
 80057e6:	2001      	movs	r0, #1
 80057e8:	f000 f84a 	bl	8005880 <rtcBackupRegWrite>

  return ret;
 80057ec:	79fb      	ldrb	r3, [r7, #7]
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3708      	adds	r7, #8
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	40021000 	.word	0x40021000
 80057fc:	200009bc 	.word	0x200009bc

08005800 <rtcInit>:


RTC_HandleTypeDef hrtc;

bool rtcInit(void)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b082      	sub	sp, #8
 8005804:	af00      	add	r7, sp, #0
  bool ret = true;
 8005806:	2301      	movs	r3, #1
 8005808:	71fb      	strb	r3, [r7, #7]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 800580a:	4b12      	ldr	r3, [pc, #72]	; (8005854 <rtcInit+0x54>)
 800580c:	699b      	ldr	r3, [r3, #24]
 800580e:	4a11      	ldr	r2, [pc, #68]	; (8005854 <rtcInit+0x54>)
 8005810:	f043 0310 	orr.w	r3, r3, #16
 8005814:	6193      	str	r3, [r2, #24]
 8005816:	4b0f      	ldr	r3, [pc, #60]	; (8005854 <rtcInit+0x54>)
 8005818:	699b      	ldr	r3, [r3, #24]
 800581a:	f003 0310 	and.w	r3, r3, #16
 800581e:	603b      	str	r3, [r7, #0]
 8005820:	683b      	ldr	r3, [r7, #0]

  /** Initialize RTC Only */
  hrtc.Instance           = RTC;
 8005822:	4b0d      	ldr	r3, [pc, #52]	; (8005858 <rtcInit+0x58>)
 8005824:	4a0d      	ldr	r2, [pc, #52]	; (800585c <rtcInit+0x5c>)
 8005826:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv  = RTC_AUTO_1_SECOND;
 8005828:	4b0b      	ldr	r3, [pc, #44]	; (8005858 <rtcInit+0x58>)
 800582a:	f04f 32ff 	mov.w	r2, #4294967295
 800582e:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut        = RTC_OUTPUTSOURCE_ALARM;
 8005830:	4b09      	ldr	r3, [pc, #36]	; (8005858 <rtcInit+0x58>)
 8005832:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005836:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005838:	4807      	ldr	r0, [pc, #28]	; (8005858 <rtcInit+0x58>)
 800583a:	f002 fff1 	bl	8008820 <HAL_RTC_Init>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d001      	beq.n	8005848 <rtcInit+0x48>
  {
    Error_Handler();
 8005844:	f7ff fe0c 	bl	8005460 <Error_Handler>
  }

  return ret;
 8005848:	79fb      	ldrb	r3, [r7, #7]
}
 800584a:	4618      	mov	r0, r3
 800584c:	3708      	adds	r7, #8
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	40021000 	.word	0x40021000
 8005858:	20000d14 	.word	0x20000d14
 800585c:	40002800 	.word	0x40002800

08005860 <rtcBackupRegRead>:

uint32_t rtcBackupRegRead(uint32_t index)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  return HAL_RTCEx_BKUPRead(&hrtc, index);
 8005868:	6879      	ldr	r1, [r7, #4]
 800586a:	4804      	ldr	r0, [pc, #16]	; (800587c <rtcBackupRegRead+0x1c>)
 800586c:	f003 f906 	bl	8008a7c <HAL_RTCEx_BKUPRead>
 8005870:	4603      	mov	r3, r0

}
 8005872:	4618      	mov	r0, r3
 8005874:	3708      	adds	r7, #8
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	20000d14 	.word	0x20000d14

08005880 <rtcBackupRegWrite>:

void rtcBackupRegWrite(uint32_t index, uint32_t data)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b082      	sub	sp, #8
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
 8005888:	6039      	str	r1, [r7, #0]
  HAL_RTCEx_BKUPWrite(&hrtc, index, data);
 800588a:	683a      	ldr	r2, [r7, #0]
 800588c:	6879      	ldr	r1, [r7, #4]
 800588e:	4803      	ldr	r0, [pc, #12]	; (800589c <rtcBackupRegWrite+0x1c>)
 8005890:	f003 f8da 	bl	8008a48 <HAL_RTCEx_BKUPWrite>
}
 8005894:	bf00      	nop
 8005896:	3708      	adds	r7, #8
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	20000d14 	.word	0x20000d14

080058a0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a0b      	ldr	r2, [pc, #44]	; (80058dc <HAL_RTC_MspInit+0x3c>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d110      	bne.n	80058d4 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80058b2:	f002 f9e7 	bl	8007c84 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80058b6:	4b0a      	ldr	r3, [pc, #40]	; (80058e0 <HAL_RTC_MspInit+0x40>)
 80058b8:	69db      	ldr	r3, [r3, #28]
 80058ba:	4a09      	ldr	r2, [pc, #36]	; (80058e0 <HAL_RTC_MspInit+0x40>)
 80058bc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80058c0:	61d3      	str	r3, [r2, #28]
 80058c2:	4b07      	ldr	r3, [pc, #28]	; (80058e0 <HAL_RTC_MspInit+0x40>)
 80058c4:	69db      	ldr	r3, [r3, #28]
 80058c6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80058ca:	60fb      	str	r3, [r7, #12]
 80058cc:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80058ce:	4b05      	ldr	r3, [pc, #20]	; (80058e4 <HAL_RTC_MspInit+0x44>)
 80058d0:	2201      	movs	r2, #1
 80058d2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80058d4:	bf00      	nop
 80058d6:	3710      	adds	r7, #16
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}
 80058dc:	40002800 	.word	0x40002800
 80058e0:	40021000 	.word	0x40021000
 80058e4:	4242043c 	.word	0x4242043c

080058e8 <uartInit>:
DMA_HandleTypeDef  hdma_usart1_rx;



bool uartInit(void)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b083      	sub	sp, #12
 80058ec:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 80058ee:	2300      	movs	r3, #0
 80058f0:	607b      	str	r3, [r7, #4]
 80058f2:	e007      	b.n	8005904 <uartInit+0x1c>
  {
    is_open[i] = false;
 80058f4:	4a08      	ldr	r2, [pc, #32]	; (8005918 <uartInit+0x30>)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	4413      	add	r3, r2
 80058fa:	2200      	movs	r2, #0
 80058fc:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	3301      	adds	r3, #1
 8005902:	607b      	str	r3, [r7, #4]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2b01      	cmp	r3, #1
 8005908:	ddf4      	ble.n	80058f4 <uartInit+0xc>
  }


  return true;
 800590a:	2301      	movs	r3, #1
}
 800590c:	4618      	mov	r0, r3
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	bc80      	pop	{r7}
 8005914:	4770      	bx	lr
 8005916:	bf00      	nop
 8005918:	200009c0 	.word	0x200009c0

0800591c <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	4603      	mov	r3, r0
 8005924:	6039      	str	r1, [r7, #0]
 8005926:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8005928:	2300      	movs	r3, #0
 800592a:	73fb      	strb	r3, [r7, #15]


  switch(ch)
 800592c:	79fb      	ldrb	r3, [r7, #7]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d002      	beq.n	8005938 <uartOpen+0x1c>
 8005932:	2b01      	cmp	r3, #1
 8005934:	d007      	beq.n	8005946 <uartOpen+0x2a>
 8005936:	e074      	b.n	8005a22 <uartOpen+0x106>
  {
    case _DEF_UART1:
      is_open[ch] = true;
 8005938:	79fb      	ldrb	r3, [r7, #7]
 800593a:	4a3c      	ldr	r2, [pc, #240]	; (8005a2c <uartOpen+0x110>)
 800593c:	2101      	movs	r1, #1
 800593e:	54d1      	strb	r1, [r2, r3]
      ret = true;
 8005940:	2301      	movs	r3, #1
 8005942:	73fb      	strb	r3, [r7, #15]
      break;
 8005944:	e06d      	b.n	8005a22 <uartOpen+0x106>

    case _DEF_UART2:
      huart1.Instance = USART1;
 8005946:	4b3a      	ldr	r3, [pc, #232]	; (8005a30 <uartOpen+0x114>)
 8005948:	4a3a      	ldr	r2, [pc, #232]	; (8005a34 <uartOpen+0x118>)
 800594a:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate = baud;
 800594c:	4a38      	ldr	r2, [pc, #224]	; (8005a30 <uartOpen+0x114>)
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005952:	4b37      	ldr	r3, [pc, #220]	; (8005a30 <uartOpen+0x114>)
 8005954:	2200      	movs	r2, #0
 8005956:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits = UART_STOPBITS_1;
 8005958:	4b35      	ldr	r3, [pc, #212]	; (8005a30 <uartOpen+0x114>)
 800595a:	2200      	movs	r2, #0
 800595c:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity = UART_PARITY_NONE;
 800595e:	4b34      	ldr	r3, [pc, #208]	; (8005a30 <uartOpen+0x114>)
 8005960:	2200      	movs	r2, #0
 8005962:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode = UART_MODE_TX_RX;
 8005964:	4b32      	ldr	r3, [pc, #200]	; (8005a30 <uartOpen+0x114>)
 8005966:	220c      	movs	r2, #12
 8005968:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800596a:	4b31      	ldr	r3, [pc, #196]	; (8005a30 <uartOpen+0x114>)
 800596c:	2200      	movs	r2, #0
 800596e:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005970:	4b2f      	ldr	r3, [pc, #188]	; (8005a30 <uartOpen+0x114>)
 8005972:	2200      	movs	r2, #0
 8005974:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 8005976:	482e      	ldr	r0, [pc, #184]	; (8005a30 <uartOpen+0x114>)
 8005978:	f003 f8e9 	bl	8008b4e <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 800597c:	79fb      	ldrb	r3, [r7, #7]
 800597e:	011b      	lsls	r3, r3, #4
 8005980:	4a2d      	ldr	r2, [pc, #180]	; (8005a38 <uartOpen+0x11c>)
 8005982:	4413      	add	r3, r2
 8005984:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005988:	492c      	ldr	r1, [pc, #176]	; (8005a3c <uartOpen+0x120>)
 800598a:	4618      	mov	r0, r3
 800598c:	f7ff fe43 	bl	8005616 <qbufferCreate>

      /* DMA controller clock enable */
      __HAL_RCC_DMA1_CLK_ENABLE();
 8005990:	4b2b      	ldr	r3, [pc, #172]	; (8005a40 <uartOpen+0x124>)
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	4a2a      	ldr	r2, [pc, #168]	; (8005a40 <uartOpen+0x124>)
 8005996:	f043 0301 	orr.w	r3, r3, #1
 800599a:	6153      	str	r3, [r2, #20]
 800599c:	4b28      	ldr	r3, [pc, #160]	; (8005a40 <uartOpen+0x124>)
 800599e:	695b      	ldr	r3, [r3, #20]
 80059a0:	f003 0301 	and.w	r3, r3, #1
 80059a4:	60bb      	str	r3, [r7, #8]
 80059a6:	68bb      	ldr	r3, [r7, #8]

      /* DMA interrupt init */
      /* DMA1_Channel5_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80059a8:	2200      	movs	r2, #0
 80059aa:	2100      	movs	r1, #0
 80059ac:	200f      	movs	r0, #15
 80059ae:	f000 faa8 	bl	8005f02 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80059b2:	200f      	movs	r0, #15
 80059b4:	f000 fac1 	bl	8005f3a <HAL_NVIC_EnableIRQ>

      if (HAL_UART_Init(&huart1) != HAL_OK)
 80059b8:	481d      	ldr	r0, [pc, #116]	; (8005a30 <uartOpen+0x114>)
 80059ba:	f003 f87b 	bl	8008ab4 <HAL_UART_Init>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d002      	beq.n	80059ca <uartOpen+0xae>
      {
        ret = false;
 80059c4:	2300      	movs	r3, #0
 80059c6:	73fb      	strb	r3, [r7, #15]
        }

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR;
        qbuffer[ch].out = qbuffer[ch].in;    // for flush
      }
      break;
 80059c8:	e02a      	b.n	8005a20 <uartOpen+0x104>
        ret = true;
 80059ca:	2301      	movs	r3, #1
 80059cc:	73fb      	strb	r3, [r7, #15]
        is_open[ch] = true;
 80059ce:	79fb      	ldrb	r3, [r7, #7]
 80059d0:	4a16      	ldr	r2, [pc, #88]	; (8005a2c <uartOpen+0x110>)
 80059d2:	2101      	movs	r1, #1
 80059d4:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 80059d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80059da:	4918      	ldr	r1, [pc, #96]	; (8005a3c <uartOpen+0x120>)
 80059dc:	4814      	ldr	r0, [pc, #80]	; (8005a30 <uartOpen+0x114>)
 80059de:	f003 f8db 	bl	8008b98 <HAL_UART_Receive_DMA>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d001      	beq.n	80059ec <uartOpen+0xd0>
          ret = false;
 80059e8:	2300      	movs	r3, #0
 80059ea:	73fb      	strb	r3, [r7, #15]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR;
 80059ec:	79fb      	ldrb	r3, [r7, #7]
 80059ee:	4a12      	ldr	r2, [pc, #72]	; (8005a38 <uartOpen+0x11c>)
 80059f0:	011b      	lsls	r3, r3, #4
 80059f2:	4413      	add	r3, r2
 80059f4:	3308      	adds	r3, #8
 80059f6:	6819      	ldr	r1, [r3, #0]
 80059f8:	4b12      	ldr	r3, [pc, #72]	; (8005a44 <uartOpen+0x128>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685a      	ldr	r2, [r3, #4]
 80059fe:	79fb      	ldrb	r3, [r7, #7]
 8005a00:	1a8a      	subs	r2, r1, r2
 8005a02:	490d      	ldr	r1, [pc, #52]	; (8005a38 <uartOpen+0x11c>)
 8005a04:	011b      	lsls	r3, r3, #4
 8005a06:	440b      	add	r3, r1
 8005a08:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;    // for flush
 8005a0a:	79fa      	ldrb	r2, [r7, #7]
 8005a0c:	79fb      	ldrb	r3, [r7, #7]
 8005a0e:	490a      	ldr	r1, [pc, #40]	; (8005a38 <uartOpen+0x11c>)
 8005a10:	0112      	lsls	r2, r2, #4
 8005a12:	440a      	add	r2, r1
 8005a14:	6812      	ldr	r2, [r2, #0]
 8005a16:	4908      	ldr	r1, [pc, #32]	; (8005a38 <uartOpen+0x11c>)
 8005a18:	011b      	lsls	r3, r3, #4
 8005a1a:	440b      	add	r3, r1
 8005a1c:	3304      	adds	r3, #4
 8005a1e:	601a      	str	r2, [r3, #0]
      break;
 8005a20:	bf00      	nop
  }

  return ret;
 8005a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3710      	adds	r7, #16
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}
 8005a2c:	200009c0 	.word	0x200009c0
 8005a30:	20000d6c 	.word	0x20000d6c
 8005a34:	40013800 	.word	0x40013800
 8005a38:	200009c4 	.word	0x200009c4
 8005a3c:	200009e4 	.word	0x200009e4
 8005a40:	40021000 	.word	0x40021000
 8005a44:	20000d28 	.word	0x20000d28

08005a48 <HAL_UART_ErrorCallback>:




void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
  }
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bc80      	pop	{r7}
 8005a58:	4770      	bx	lr

08005a5a <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a5a:	b480      	push	{r7}
 8005a5c:	b083      	sub	sp, #12
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
  {
    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
#endif
}
 8005a62:	bf00      	nop
 8005a64:	370c      	adds	r7, #12
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bc80      	pop	{r7}
 8005a6a:	4770      	bx	lr

08005a6c <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b088      	sub	sp, #32
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a74:	f107 0310 	add.w	r3, r7, #16
 8005a78:	2200      	movs	r2, #0
 8005a7a:	601a      	str	r2, [r3, #0]
 8005a7c:	605a      	str	r2, [r3, #4]
 8005a7e:	609a      	str	r2, [r3, #8]
 8005a80:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a33      	ldr	r2, [pc, #204]	; (8005b54 <HAL_UART_MspInit+0xe8>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d15f      	bne.n	8005b4c <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005a8c:	4b32      	ldr	r3, [pc, #200]	; (8005b58 <HAL_UART_MspInit+0xec>)
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	4a31      	ldr	r2, [pc, #196]	; (8005b58 <HAL_UART_MspInit+0xec>)
 8005a92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a96:	6193      	str	r3, [r2, #24]
 8005a98:	4b2f      	ldr	r3, [pc, #188]	; (8005b58 <HAL_UART_MspInit+0xec>)
 8005a9a:	699b      	ldr	r3, [r3, #24]
 8005a9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005aa0:	60fb      	str	r3, [r7, #12]
 8005aa2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005aa4:	4b2c      	ldr	r3, [pc, #176]	; (8005b58 <HAL_UART_MspInit+0xec>)
 8005aa6:	699b      	ldr	r3, [r3, #24]
 8005aa8:	4a2b      	ldr	r2, [pc, #172]	; (8005b58 <HAL_UART_MspInit+0xec>)
 8005aaa:	f043 0304 	orr.w	r3, r3, #4
 8005aae:	6193      	str	r3, [r2, #24]
 8005ab0:	4b29      	ldr	r3, [pc, #164]	; (8005b58 <HAL_UART_MspInit+0xec>)
 8005ab2:	699b      	ldr	r3, [r3, #24]
 8005ab4:	f003 0304 	and.w	r3, r3, #4
 8005ab8:	60bb      	str	r3, [r7, #8]
 8005aba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005abc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ac0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ac2:	2302      	movs	r3, #2
 8005ac4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005aca:	f107 0310 	add.w	r3, r7, #16
 8005ace:	4619      	mov	r1, r3
 8005ad0:	4822      	ldr	r0, [pc, #136]	; (8005b5c <HAL_UART_MspInit+0xf0>)
 8005ad2:	f000 ff1b 	bl	800690c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005ad6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ada:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005adc:	2300      	movs	r3, #0
 8005ade:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ae4:	f107 0310 	add.w	r3, r7, #16
 8005ae8:	4619      	mov	r1, r3
 8005aea:	481c      	ldr	r0, [pc, #112]	; (8005b5c <HAL_UART_MspInit+0xf0>)
 8005aec:	f000 ff0e 	bl	800690c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8005af0:	4b1b      	ldr	r3, [pc, #108]	; (8005b60 <HAL_UART_MspInit+0xf4>)
 8005af2:	4a1c      	ldr	r2, [pc, #112]	; (8005b64 <HAL_UART_MspInit+0xf8>)
 8005af4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005af6:	4b1a      	ldr	r3, [pc, #104]	; (8005b60 <HAL_UART_MspInit+0xf4>)
 8005af8:	2200      	movs	r2, #0
 8005afa:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005afc:	4b18      	ldr	r3, [pc, #96]	; (8005b60 <HAL_UART_MspInit+0xf4>)
 8005afe:	2200      	movs	r2, #0
 8005b00:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b02:	4b17      	ldr	r3, [pc, #92]	; (8005b60 <HAL_UART_MspInit+0xf4>)
 8005b04:	2280      	movs	r2, #128	; 0x80
 8005b06:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b08:	4b15      	ldr	r3, [pc, #84]	; (8005b60 <HAL_UART_MspInit+0xf4>)
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b0e:	4b14      	ldr	r3, [pc, #80]	; (8005b60 <HAL_UART_MspInit+0xf4>)
 8005b10:	2200      	movs	r2, #0
 8005b12:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8005b14:	4b12      	ldr	r3, [pc, #72]	; (8005b60 <HAL_UART_MspInit+0xf4>)
 8005b16:	2220      	movs	r2, #32
 8005b18:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005b1a:	4b11      	ldr	r3, [pc, #68]	; (8005b60 <HAL_UART_MspInit+0xf4>)
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005b20:	480f      	ldr	r0, [pc, #60]	; (8005b60 <HAL_UART_MspInit+0xf4>)
 8005b22:	f000 fa33 	bl	8005f8c <HAL_DMA_Init>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d001      	beq.n	8005b30 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8005b2c:	f7ff fc98 	bl	8005460 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a0b      	ldr	r2, [pc, #44]	; (8005b60 <HAL_UART_MspInit+0xf4>)
 8005b34:	635a      	str	r2, [r3, #52]	; 0x34
 8005b36:	4a0a      	ldr	r2, [pc, #40]	; (8005b60 <HAL_UART_MspInit+0xf4>)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	2100      	movs	r1, #0
 8005b40:	2025      	movs	r0, #37	; 0x25
 8005b42:	f000 f9de 	bl	8005f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005b46:	2025      	movs	r0, #37	; 0x25
 8005b48:	f000 f9f7 	bl	8005f3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8005b4c:	bf00      	nop
 8005b4e:	3720      	adds	r7, #32
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	40013800 	.word	0x40013800
 8005b58:	40021000 	.word	0x40021000
 8005b5c:	40010800 	.word	0x40010800
 8005b60:	20000d28 	.word	0x20000d28
 8005b64:	40020058 	.word	0x40020058

08005b68 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a0c      	ldr	r2, [pc, #48]	; (8005ba8 <HAL_UART_MspDeInit+0x40>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d112      	bne.n	8005ba0 <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8005b7a:	4b0c      	ldr	r3, [pc, #48]	; (8005bac <HAL_UART_MspDeInit+0x44>)
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	4a0b      	ldr	r2, [pc, #44]	; (8005bac <HAL_UART_MspDeInit+0x44>)
 8005b80:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b84:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8005b86:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005b8a:	4809      	ldr	r0, [pc, #36]	; (8005bb0 <HAL_UART_MspDeInit+0x48>)
 8005b8c:	f001 f82c 	bl	8006be8 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b94:	4618      	mov	r0, r3
 8005b96:	f000 fa6f 	bl	8006078 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8005b9a:	2025      	movs	r0, #37	; 0x25
 8005b9c:	f000 f9db 	bl	8005f56 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8005ba0:	bf00      	nop
 8005ba2:	3708      	adds	r7, #8
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}
 8005ba8:	40013800 	.word	0x40013800
 8005bac:	40021000 	.word	0x40021000
 8005bb0:	40010800 	.word	0x40010800

08005bb4 <usbInit>:




bool usbInit(void)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b086      	sub	sp, #24
 8005bb8:	af00      	add	r7, sp, #0
  bool ret = true;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	75fb      	strb	r3, [r7, #23]


  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bbe:	1d3b      	adds	r3, r7, #4
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	601a      	str	r2, [r3, #0]
 8005bc4:	605a      	str	r2, [r3, #4]
 8005bc6:	609a      	str	r2, [r3, #8]
 8005bc8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
#endif
  delay(200);
 8005bca:	20c8      	movs	r0, #200	; 0xc8
 8005bcc:	f7ff fb94 	bl	80052f8 <delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005bd6:	4808      	ldr	r0, [pc, #32]	; (8005bf8 <usbInit+0x44>)
 8005bd8:	f001 f8d8 	bl	8006d8c <HAL_GPIO_WritePin>

  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005be0:	1d3b      	adds	r3, r7, #4
 8005be2:	4619      	mov	r1, r3
 8005be4:	4804      	ldr	r0, [pc, #16]	; (8005bf8 <usbInit+0x44>)
 8005be6:	f000 fe91 	bl	800690c <HAL_GPIO_Init>


  MX_USB_DEVICE_Init();
 8005bea:	f005 fe4f 	bl	800b88c <MX_USB_DEVICE_Init>

  return ret;
 8005bee:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3718      	adds	r7, #24
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	40010800 	.word	0x40010800

08005bfc <hwInit>:


#include "hw.h"

void hwInit(void)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	af00      	add	r7, sp, #0
  bspInit();
 8005c00:	f7ff fb34 	bl	800526c <bspInit>
  rtcInit();
 8005c04:	f7ff fdfc 	bl	8005800 <rtcInit>

  resetInit();
 8005c08:	f7ff fdce 	bl	80057a8 <resetInit>
  ledInit();
 8005c0c:	f7ff fd42 	bl	8005694 <ledInit>
  usbInit();
 8005c10:	f7ff ffd0 	bl	8005bb4 <usbInit>
  uartInit();
 8005c14:	f7ff fe68 	bl	80058e8 <uartInit>
  flashInit();
 8005c18:	f7ff fd18 	bl	800564c <flashInit>
}
 8005c1c:	bf00      	nop
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005c24:	4b08      	ldr	r3, [pc, #32]	; (8005c48 <HAL_Init+0x28>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a07      	ldr	r2, [pc, #28]	; (8005c48 <HAL_Init+0x28>)
 8005c2a:	f043 0310 	orr.w	r3, r3, #16
 8005c2e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c30:	2003      	movs	r0, #3
 8005c32:	f000 f95b 	bl	8005eec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005c36:	2000      	movs	r0, #0
 8005c38:	f000 f808 	bl	8005c4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005c3c:	f7ff fc16 	bl	800546c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	40022000 	.word	0x40022000

08005c4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b082      	sub	sp, #8
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005c54:	4b12      	ldr	r3, [pc, #72]	; (8005ca0 <HAL_InitTick+0x54>)
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	4b12      	ldr	r3, [pc, #72]	; (8005ca4 <HAL_InitTick+0x58>)
 8005c5a:	781b      	ldrb	r3, [r3, #0]
 8005c5c:	4619      	mov	r1, r3
 8005c5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005c62:	fbb3 f3f1 	udiv	r3, r3, r1
 8005c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f000 f981 	bl	8005f72 <HAL_SYSTICK_Config>
 8005c70:	4603      	mov	r3, r0
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d001      	beq.n	8005c7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e00e      	b.n	8005c98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2b0f      	cmp	r3, #15
 8005c7e:	d80a      	bhi.n	8005c96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005c80:	2200      	movs	r2, #0
 8005c82:	6879      	ldr	r1, [r7, #4]
 8005c84:	f04f 30ff 	mov.w	r0, #4294967295
 8005c88:	f000 f93b 	bl	8005f02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005c8c:	4a06      	ldr	r2, [pc, #24]	; (8005ca8 <HAL_InitTick+0x5c>)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005c92:	2300      	movs	r3, #0
 8005c94:	e000      	b.n	8005c98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3708      	adds	r7, #8
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}
 8005ca0:	20000000 	.word	0x20000000
 8005ca4:	20000028 	.word	0x20000028
 8005ca8:	20000024 	.word	0x20000024

08005cac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005cac:	b480      	push	{r7}
 8005cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005cb0:	4b05      	ldr	r3, [pc, #20]	; (8005cc8 <HAL_IncTick+0x1c>)
 8005cb2:	781b      	ldrb	r3, [r3, #0]
 8005cb4:	461a      	mov	r2, r3
 8005cb6:	4b05      	ldr	r3, [pc, #20]	; (8005ccc <HAL_IncTick+0x20>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4413      	add	r3, r2
 8005cbc:	4a03      	ldr	r2, [pc, #12]	; (8005ccc <HAL_IncTick+0x20>)
 8005cbe:	6013      	str	r3, [r2, #0]
}
 8005cc0:	bf00      	nop
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bc80      	pop	{r7}
 8005cc6:	4770      	bx	lr
 8005cc8:	20000028 	.word	0x20000028
 8005ccc:	20000dac 	.word	0x20000dac

08005cd0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	af00      	add	r7, sp, #0
  return uwTick;
 8005cd4:	4b02      	ldr	r3, [pc, #8]	; (8005ce0 <HAL_GetTick+0x10>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bc80      	pop	{r7}
 8005cde:	4770      	bx	lr
 8005ce0:	20000dac 	.word	0x20000dac

08005ce4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005cec:	f7ff fff0 	bl	8005cd0 <HAL_GetTick>
 8005cf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfc:	d005      	beq.n	8005d0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005cfe:	4b09      	ldr	r3, [pc, #36]	; (8005d24 <HAL_Delay+0x40>)
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	461a      	mov	r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	4413      	add	r3, r2
 8005d08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005d0a:	bf00      	nop
 8005d0c:	f7ff ffe0 	bl	8005cd0 <HAL_GetTick>
 8005d10:	4602      	mov	r2, r0
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	1ad3      	subs	r3, r2, r3
 8005d16:	68fa      	ldr	r2, [r7, #12]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d8f7      	bhi.n	8005d0c <HAL_Delay+0x28>
  {
  }
}
 8005d1c:	bf00      	nop
 8005d1e:	3710      	adds	r7, #16
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	20000028 	.word	0x20000028

08005d28 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f003 0307 	and.w	r3, r3, #7
 8005d36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d38:	4b0c      	ldr	r3, [pc, #48]	; (8005d6c <NVIC_SetPriorityGrouping+0x44>)
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d3e:	68ba      	ldr	r2, [r7, #8]
 8005d40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005d44:	4013      	ands	r3, r2
 8005d46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005d50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005d54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005d5a:	4a04      	ldr	r2, [pc, #16]	; (8005d6c <NVIC_SetPriorityGrouping+0x44>)
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	60d3      	str	r3, [r2, #12]
}
 8005d60:	bf00      	nop
 8005d62:	3714      	adds	r7, #20
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bc80      	pop	{r7}
 8005d68:	4770      	bx	lr
 8005d6a:	bf00      	nop
 8005d6c:	e000ed00 	.word	0xe000ed00

08005d70 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8005d70:	b480      	push	{r7}
 8005d72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d74:	4b04      	ldr	r3, [pc, #16]	; (8005d88 <NVIC_GetPriorityGrouping+0x18>)
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	0a1b      	lsrs	r3, r3, #8
 8005d7a:	f003 0307 	and.w	r3, r3, #7
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bc80      	pop	{r7}
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	e000ed00 	.word	0xe000ed00

08005d8c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	4603      	mov	r3, r0
 8005d94:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8005d96:	79fb      	ldrb	r3, [r7, #7]
 8005d98:	f003 021f 	and.w	r2, r3, #31
 8005d9c:	4906      	ldr	r1, [pc, #24]	; (8005db8 <NVIC_EnableIRQ+0x2c>)
 8005d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005da2:	095b      	lsrs	r3, r3, #5
 8005da4:	2001      	movs	r0, #1
 8005da6:	fa00 f202 	lsl.w	r2, r0, r2
 8005daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005dae:	bf00      	nop
 8005db0:	370c      	adds	r7, #12
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bc80      	pop	{r7}
 8005db6:	4770      	bx	lr
 8005db8:	e000e100 	.word	0xe000e100

08005dbc <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8005dc6:	79fb      	ldrb	r3, [r7, #7]
 8005dc8:	f003 021f 	and.w	r2, r3, #31
 8005dcc:	4907      	ldr	r1, [pc, #28]	; (8005dec <NVIC_DisableIRQ+0x30>)
 8005dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dd2:	095b      	lsrs	r3, r3, #5
 8005dd4:	2001      	movs	r0, #1
 8005dd6:	fa00 f202 	lsl.w	r2, r0, r2
 8005dda:	3320      	adds	r3, #32
 8005ddc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005de0:	bf00      	nop
 8005de2:	370c      	adds	r7, #12
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bc80      	pop	{r7}
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	e000e100 	.word	0xe000e100

08005df0 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	4603      	mov	r3, r0
 8005df8:	6039      	str	r1, [r7, #0]
 8005dfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8005dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	da0b      	bge.n	8005e1c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	b2da      	uxtb	r2, r3
 8005e08:	490c      	ldr	r1, [pc, #48]	; (8005e3c <NVIC_SetPriority+0x4c>)
 8005e0a:	79fb      	ldrb	r3, [r7, #7]
 8005e0c:	f003 030f 	and.w	r3, r3, #15
 8005e10:	3b04      	subs	r3, #4
 8005e12:	0112      	lsls	r2, r2, #4
 8005e14:	b2d2      	uxtb	r2, r2
 8005e16:	440b      	add	r3, r1
 8005e18:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005e1a:	e009      	b.n	8005e30 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	b2da      	uxtb	r2, r3
 8005e20:	4907      	ldr	r1, [pc, #28]	; (8005e40 <NVIC_SetPriority+0x50>)
 8005e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e26:	0112      	lsls	r2, r2, #4
 8005e28:	b2d2      	uxtb	r2, r2
 8005e2a:	440b      	add	r3, r1
 8005e2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bc80      	pop	{r7}
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	e000ed00 	.word	0xe000ed00
 8005e40:	e000e100 	.word	0xe000e100

08005e44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b089      	sub	sp, #36	; 0x24
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f003 0307 	and.w	r3, r3, #7
 8005e56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	f1c3 0307 	rsb	r3, r3, #7
 8005e5e:	2b04      	cmp	r3, #4
 8005e60:	bf28      	it	cs
 8005e62:	2304      	movcs	r3, #4
 8005e64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e66:	69fb      	ldr	r3, [r7, #28]
 8005e68:	3304      	adds	r3, #4
 8005e6a:	2b06      	cmp	r3, #6
 8005e6c:	d902      	bls.n	8005e74 <NVIC_EncodePriority+0x30>
 8005e6e:	69fb      	ldr	r3, [r7, #28]
 8005e70:	3b03      	subs	r3, #3
 8005e72:	e000      	b.n	8005e76 <NVIC_EncodePriority+0x32>
 8005e74:	2300      	movs	r3, #0
 8005e76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e78:	f04f 32ff 	mov.w	r2, #4294967295
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e82:	43da      	mvns	r2, r3
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	401a      	ands	r2, r3
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	fa01 f303 	lsl.w	r3, r1, r3
 8005e96:	43d9      	mvns	r1, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e9c:	4313      	orrs	r3, r2
         );
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3724      	adds	r7, #36	; 0x24
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bc80      	pop	{r7}
 8005ea6:	4770      	bx	lr

08005ea8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b082      	sub	sp, #8
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	3b01      	subs	r3, #1
 8005eb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005eb8:	d301      	bcc.n	8005ebe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e00f      	b.n	8005ede <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ebe:	4a0a      	ldr	r2, [pc, #40]	; (8005ee8 <SysTick_Config+0x40>)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	3b01      	subs	r3, #1
 8005ec4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ec6:	210f      	movs	r1, #15
 8005ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8005ecc:	f7ff ff90 	bl	8005df0 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ed0:	4b05      	ldr	r3, [pc, #20]	; (8005ee8 <SysTick_Config+0x40>)
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005ed6:	4b04      	ldr	r3, [pc, #16]	; (8005ee8 <SysTick_Config+0x40>)
 8005ed8:	2207      	movs	r2, #7
 8005eda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3708      	adds	r7, #8
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	e000e010 	.word	0xe000e010

08005eec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b082      	sub	sp, #8
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f7ff ff17 	bl	8005d28 <NVIC_SetPriorityGrouping>
}
 8005efa:	bf00      	nop
 8005efc:	3708      	adds	r7, #8
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}

08005f02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b086      	sub	sp, #24
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	4603      	mov	r3, r0
 8005f0a:	60b9      	str	r1, [r7, #8]
 8005f0c:	607a      	str	r2, [r7, #4]
 8005f0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005f10:	2300      	movs	r3, #0
 8005f12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005f14:	f7ff ff2c 	bl	8005d70 <NVIC_GetPriorityGrouping>
 8005f18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	68b9      	ldr	r1, [r7, #8]
 8005f1e:	6978      	ldr	r0, [r7, #20]
 8005f20:	f7ff ff90 	bl	8005e44 <NVIC_EncodePriority>
 8005f24:	4602      	mov	r2, r0
 8005f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f2a:	4611      	mov	r1, r2
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f7ff ff5f 	bl	8005df0 <NVIC_SetPriority>
}
 8005f32:	bf00      	nop
 8005f34:	3718      	adds	r7, #24
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b082      	sub	sp, #8
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	4603      	mov	r3, r0
 8005f42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f7ff ff1f 	bl	8005d8c <NVIC_EnableIRQ>
}
 8005f4e:	bf00      	nop
 8005f50:	3708      	adds	r7, #8
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005f56:	b580      	push	{r7, lr}
 8005f58:	b082      	sub	sp, #8
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f64:	4618      	mov	r0, r3
 8005f66:	f7ff ff29 	bl	8005dbc <NVIC_DisableIRQ>
}
 8005f6a:	bf00      	nop
 8005f6c:	3708      	adds	r7, #8
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}

08005f72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005f72:	b580      	push	{r7, lr}
 8005f74:	b082      	sub	sp, #8
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f7ff ff94 	bl	8005ea8 <SysTick_Config>
 8005f80:	4603      	mov	r3, r0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3708      	adds	r7, #8
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
	...

08005f8c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005f94:	2300      	movs	r3, #0
 8005f96:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d101      	bne.n	8005fa2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e059      	b.n	8006056 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	4b2d      	ldr	r3, [pc, #180]	; (8006060 <HAL_DMA_Init+0xd4>)
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d80f      	bhi.n	8005fce <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	4b2b      	ldr	r3, [pc, #172]	; (8006064 <HAL_DMA_Init+0xd8>)
 8005fb6:	4413      	add	r3, r2
 8005fb8:	4a2b      	ldr	r2, [pc, #172]	; (8006068 <HAL_DMA_Init+0xdc>)
 8005fba:	fba2 2303 	umull	r2, r3, r2, r3
 8005fbe:	091b      	lsrs	r3, r3, #4
 8005fc0:	009a      	lsls	r2, r3, #2
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a28      	ldr	r2, [pc, #160]	; (800606c <HAL_DMA_Init+0xe0>)
 8005fca:	63da      	str	r2, [r3, #60]	; 0x3c
 8005fcc:	e00e      	b.n	8005fec <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	4b26      	ldr	r3, [pc, #152]	; (8006070 <HAL_DMA_Init+0xe4>)
 8005fd6:	4413      	add	r3, r2
 8005fd8:	4a23      	ldr	r2, [pc, #140]	; (8006068 <HAL_DMA_Init+0xdc>)
 8005fda:	fba2 2303 	umull	r2, r3, r2, r3
 8005fde:	091b      	lsrs	r3, r3, #4
 8005fe0:	009a      	lsls	r2, r3, #2
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	4a22      	ldr	r2, [pc, #136]	; (8006074 <HAL_DMA_Init+0xe8>)
 8005fea:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2202      	movs	r2, #2
 8005ff0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006002:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8006006:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8006010:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	68db      	ldr	r3, [r3, #12]
 8006016:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800601c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	695b      	ldr	r3, [r3, #20]
 8006022:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006028:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	69db      	ldr	r3, [r3, #28]
 800602e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006030:	68fa      	ldr	r2, [r7, #12]
 8006032:	4313      	orrs	r3, r2
 8006034:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68fa      	ldr	r2, [r7, #12]
 800603c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8006054:	2300      	movs	r3, #0
}
 8006056:	4618      	mov	r0, r3
 8006058:	3714      	adds	r7, #20
 800605a:	46bd      	mov	sp, r7
 800605c:	bc80      	pop	{r7}
 800605e:	4770      	bx	lr
 8006060:	40020407 	.word	0x40020407
 8006064:	bffdfff8 	.word	0xbffdfff8
 8006068:	cccccccd 	.word	0xcccccccd
 800606c:	40020000 	.word	0x40020000
 8006070:	bffdfbf8 	.word	0xbffdfbf8
 8006074:	40020400 	.word	0x40020400

08006078 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d101      	bne.n	800608a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e05c      	b.n	8006144 <HAL_DMA_DeInit+0xcc>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f022 0201 	bic.w	r2, r2, #1
 8006098:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2200      	movs	r2, #0
 80060a0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2200      	movs	r2, #0
 80060a8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	2200      	movs	r2, #0
 80060b0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2200      	movs	r2, #0
 80060b8:	60da      	str	r2, [r3, #12]

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	461a      	mov	r2, r3
 80060c0:	4b23      	ldr	r3, [pc, #140]	; (8006150 <HAL_DMA_DeInit+0xd8>)
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d80f      	bhi.n	80060e6 <HAL_DMA_DeInit+0x6e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	461a      	mov	r2, r3
 80060cc:	4b21      	ldr	r3, [pc, #132]	; (8006154 <HAL_DMA_DeInit+0xdc>)
 80060ce:	4413      	add	r3, r2
 80060d0:	4a21      	ldr	r2, [pc, #132]	; (8006158 <HAL_DMA_DeInit+0xe0>)
 80060d2:	fba2 2303 	umull	r2, r3, r2, r3
 80060d6:	091b      	lsrs	r3, r3, #4
 80060d8:	009a      	lsls	r2, r3, #2
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a1e      	ldr	r2, [pc, #120]	; (800615c <HAL_DMA_DeInit+0xe4>)
 80060e2:	63da      	str	r2, [r3, #60]	; 0x3c
 80060e4:	e00e      	b.n	8006104 <HAL_DMA_DeInit+0x8c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	461a      	mov	r2, r3
 80060ec:	4b1c      	ldr	r3, [pc, #112]	; (8006160 <HAL_DMA_DeInit+0xe8>)
 80060ee:	4413      	add	r3, r2
 80060f0:	4a19      	ldr	r2, [pc, #100]	; (8006158 <HAL_DMA_DeInit+0xe0>)
 80060f2:	fba2 2303 	umull	r2, r3, r2, r3
 80060f6:	091b      	lsrs	r3, r3, #4
 80060f8:	009a      	lsls	r2, r3, #2
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a18      	ldr	r2, [pc, #96]	; (8006164 <HAL_DMA_DeInit+0xec>)
 8006102:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800610c:	2101      	movs	r1, #1
 800610e:	fa01 f202 	lsl.w	r2, r1, r2
 8006112:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8006142:	2300      	movs	r3, #0
}
 8006144:	4618      	mov	r0, r3
 8006146:	370c      	adds	r7, #12
 8006148:	46bd      	mov	sp, r7
 800614a:	bc80      	pop	{r7}
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	40020407 	.word	0x40020407
 8006154:	bffdfff8 	.word	0xbffdfff8
 8006158:	cccccccd 	.word	0xcccccccd
 800615c:	40020000 	.word	0x40020000
 8006160:	bffdfbf8 	.word	0xbffdfbf8
 8006164:	40020400 	.word	0x40020400

08006168 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af00      	add	r7, sp, #0
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	607a      	str	r2, [r7, #4]
 8006174:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006176:	2300      	movs	r3, #0
 8006178:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d101      	bne.n	8006188 <HAL_DMA_Start_IT+0x20>
 8006184:	2302      	movs	r3, #2
 8006186:	e04a      	b.n	800621e <HAL_DMA_Start_IT+0xb6>
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006196:	2b01      	cmp	r3, #1
 8006198:	d13a      	bne.n	8006210 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2202      	movs	r2, #2
 800619e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2200      	movs	r2, #0
 80061a6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 0201 	bic.w	r2, r2, #1
 80061b6:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	68b9      	ldr	r1, [r7, #8]
 80061be:	68f8      	ldr	r0, [r7, #12]
 80061c0:	f000 fb76 	bl	80068b0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d008      	beq.n	80061de <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f042 020e 	orr.w	r2, r2, #14
 80061da:	601a      	str	r2, [r3, #0]
 80061dc:	e00f      	b.n	80061fe <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f022 0204 	bic.w	r2, r2, #4
 80061ec:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f042 020a 	orr.w	r2, r2, #10
 80061fc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f042 0201 	orr.w	r2, r2, #1
 800620c:	601a      	str	r2, [r3, #0]
 800620e:	e005      	b.n	800621c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2200      	movs	r2, #0
 8006214:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8006218:	2302      	movs	r3, #2
 800621a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800621c:	7dfb      	ldrb	r3, [r7, #23]
}
 800621e:	4618      	mov	r0, r3
 8006220:	3718      	adds	r7, #24
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
	...

08006228 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006228:	b580      	push	{r7, lr}
 800622a:	b084      	sub	sp, #16
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006230:	2300      	movs	r3, #0
 8006232:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800623a:	2b02      	cmp	r3, #2
 800623c:	d005      	beq.n	800624a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2204      	movs	r2, #4
 8006242:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	73fb      	strb	r3, [r7, #15]
 8006248:	e0d6      	b.n	80063f8 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f022 020e 	bic.w	r2, r2, #14
 8006258:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f022 0201 	bic.w	r2, r2, #1
 8006268:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	461a      	mov	r2, r3
 8006270:	4b64      	ldr	r3, [pc, #400]	; (8006404 <HAL_DMA_Abort_IT+0x1dc>)
 8006272:	429a      	cmp	r2, r3
 8006274:	d958      	bls.n	8006328 <HAL_DMA_Abort_IT+0x100>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a63      	ldr	r2, [pc, #396]	; (8006408 <HAL_DMA_Abort_IT+0x1e0>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d04f      	beq.n	8006320 <HAL_DMA_Abort_IT+0xf8>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a61      	ldr	r2, [pc, #388]	; (800640c <HAL_DMA_Abort_IT+0x1e4>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d048      	beq.n	800631c <HAL_DMA_Abort_IT+0xf4>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a60      	ldr	r2, [pc, #384]	; (8006410 <HAL_DMA_Abort_IT+0x1e8>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d040      	beq.n	8006316 <HAL_DMA_Abort_IT+0xee>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a5e      	ldr	r2, [pc, #376]	; (8006414 <HAL_DMA_Abort_IT+0x1ec>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d038      	beq.n	8006310 <HAL_DMA_Abort_IT+0xe8>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a5d      	ldr	r2, [pc, #372]	; (8006418 <HAL_DMA_Abort_IT+0x1f0>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d030      	beq.n	800630a <HAL_DMA_Abort_IT+0xe2>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a5b      	ldr	r2, [pc, #364]	; (800641c <HAL_DMA_Abort_IT+0x1f4>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d028      	beq.n	8006304 <HAL_DMA_Abort_IT+0xdc>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a53      	ldr	r2, [pc, #332]	; (8006404 <HAL_DMA_Abort_IT+0x1dc>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d020      	beq.n	80062fe <HAL_DMA_Abort_IT+0xd6>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a57      	ldr	r2, [pc, #348]	; (8006420 <HAL_DMA_Abort_IT+0x1f8>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d019      	beq.n	80062fa <HAL_DMA_Abort_IT+0xd2>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a56      	ldr	r2, [pc, #344]	; (8006424 <HAL_DMA_Abort_IT+0x1fc>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d012      	beq.n	80062f6 <HAL_DMA_Abort_IT+0xce>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a54      	ldr	r2, [pc, #336]	; (8006428 <HAL_DMA_Abort_IT+0x200>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d00a      	beq.n	80062f0 <HAL_DMA_Abort_IT+0xc8>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a53      	ldr	r2, [pc, #332]	; (800642c <HAL_DMA_Abort_IT+0x204>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d102      	bne.n	80062ea <HAL_DMA_Abort_IT+0xc2>
 80062e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80062e8:	e01b      	b.n	8006322 <HAL_DMA_Abort_IT+0xfa>
 80062ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80062ee:	e018      	b.n	8006322 <HAL_DMA_Abort_IT+0xfa>
 80062f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80062f4:	e015      	b.n	8006322 <HAL_DMA_Abort_IT+0xfa>
 80062f6:	2310      	movs	r3, #16
 80062f8:	e013      	b.n	8006322 <HAL_DMA_Abort_IT+0xfa>
 80062fa:	2301      	movs	r3, #1
 80062fc:	e011      	b.n	8006322 <HAL_DMA_Abort_IT+0xfa>
 80062fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006302:	e00e      	b.n	8006322 <HAL_DMA_Abort_IT+0xfa>
 8006304:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006308:	e00b      	b.n	8006322 <HAL_DMA_Abort_IT+0xfa>
 800630a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800630e:	e008      	b.n	8006322 <HAL_DMA_Abort_IT+0xfa>
 8006310:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006314:	e005      	b.n	8006322 <HAL_DMA_Abort_IT+0xfa>
 8006316:	f44f 7380 	mov.w	r3, #256	; 0x100
 800631a:	e002      	b.n	8006322 <HAL_DMA_Abort_IT+0xfa>
 800631c:	2310      	movs	r3, #16
 800631e:	e000      	b.n	8006322 <HAL_DMA_Abort_IT+0xfa>
 8006320:	2301      	movs	r3, #1
 8006322:	4a43      	ldr	r2, [pc, #268]	; (8006430 <HAL_DMA_Abort_IT+0x208>)
 8006324:	6053      	str	r3, [r2, #4]
 8006326:	e057      	b.n	80063d8 <HAL_DMA_Abort_IT+0x1b0>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a36      	ldr	r2, [pc, #216]	; (8006408 <HAL_DMA_Abort_IT+0x1e0>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d04f      	beq.n	80063d2 <HAL_DMA_Abort_IT+0x1aa>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a35      	ldr	r2, [pc, #212]	; (800640c <HAL_DMA_Abort_IT+0x1e4>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d048      	beq.n	80063ce <HAL_DMA_Abort_IT+0x1a6>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a33      	ldr	r2, [pc, #204]	; (8006410 <HAL_DMA_Abort_IT+0x1e8>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d040      	beq.n	80063c8 <HAL_DMA_Abort_IT+0x1a0>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a32      	ldr	r2, [pc, #200]	; (8006414 <HAL_DMA_Abort_IT+0x1ec>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d038      	beq.n	80063c2 <HAL_DMA_Abort_IT+0x19a>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a30      	ldr	r2, [pc, #192]	; (8006418 <HAL_DMA_Abort_IT+0x1f0>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d030      	beq.n	80063bc <HAL_DMA_Abort_IT+0x194>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a2f      	ldr	r2, [pc, #188]	; (800641c <HAL_DMA_Abort_IT+0x1f4>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d028      	beq.n	80063b6 <HAL_DMA_Abort_IT+0x18e>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a26      	ldr	r2, [pc, #152]	; (8006404 <HAL_DMA_Abort_IT+0x1dc>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d020      	beq.n	80063b0 <HAL_DMA_Abort_IT+0x188>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a2b      	ldr	r2, [pc, #172]	; (8006420 <HAL_DMA_Abort_IT+0x1f8>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d019      	beq.n	80063ac <HAL_DMA_Abort_IT+0x184>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a29      	ldr	r2, [pc, #164]	; (8006424 <HAL_DMA_Abort_IT+0x1fc>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d012      	beq.n	80063a8 <HAL_DMA_Abort_IT+0x180>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a28      	ldr	r2, [pc, #160]	; (8006428 <HAL_DMA_Abort_IT+0x200>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d00a      	beq.n	80063a2 <HAL_DMA_Abort_IT+0x17a>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a26      	ldr	r2, [pc, #152]	; (800642c <HAL_DMA_Abort_IT+0x204>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d102      	bne.n	800639c <HAL_DMA_Abort_IT+0x174>
 8006396:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800639a:	e01b      	b.n	80063d4 <HAL_DMA_Abort_IT+0x1ac>
 800639c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80063a0:	e018      	b.n	80063d4 <HAL_DMA_Abort_IT+0x1ac>
 80063a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80063a6:	e015      	b.n	80063d4 <HAL_DMA_Abort_IT+0x1ac>
 80063a8:	2310      	movs	r3, #16
 80063aa:	e013      	b.n	80063d4 <HAL_DMA_Abort_IT+0x1ac>
 80063ac:	2301      	movs	r3, #1
 80063ae:	e011      	b.n	80063d4 <HAL_DMA_Abort_IT+0x1ac>
 80063b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80063b4:	e00e      	b.n	80063d4 <HAL_DMA_Abort_IT+0x1ac>
 80063b6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80063ba:	e00b      	b.n	80063d4 <HAL_DMA_Abort_IT+0x1ac>
 80063bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80063c0:	e008      	b.n	80063d4 <HAL_DMA_Abort_IT+0x1ac>
 80063c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80063c6:	e005      	b.n	80063d4 <HAL_DMA_Abort_IT+0x1ac>
 80063c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80063cc:	e002      	b.n	80063d4 <HAL_DMA_Abort_IT+0x1ac>
 80063ce:	2310      	movs	r3, #16
 80063d0:	e000      	b.n	80063d4 <HAL_DMA_Abort_IT+0x1ac>
 80063d2:	2301      	movs	r3, #1
 80063d4:	4a17      	ldr	r2, [pc, #92]	; (8006434 <HAL_DMA_Abort_IT+0x20c>)
 80063d6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2201      	movs	r2, #1
 80063dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d003      	beq.n	80063f8 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	4798      	blx	r3
    } 
  }
  return status;
 80063f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3710      	adds	r7, #16
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	40020080 	.word	0x40020080
 8006408:	40020008 	.word	0x40020008
 800640c:	4002001c 	.word	0x4002001c
 8006410:	40020030 	.word	0x40020030
 8006414:	40020044 	.word	0x40020044
 8006418:	40020058 	.word	0x40020058
 800641c:	4002006c 	.word	0x4002006c
 8006420:	40020408 	.word	0x40020408
 8006424:	4002041c 	.word	0x4002041c
 8006428:	40020430 	.word	0x40020430
 800642c:	40020444 	.word	0x40020444
 8006430:	40020400 	.word	0x40020400
 8006434:	40020000 	.word	0x40020000

08006438 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006454:	2204      	movs	r2, #4
 8006456:	409a      	lsls	r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	4013      	ands	r3, r2
 800645c:	2b00      	cmp	r3, #0
 800645e:	f000 80d6 	beq.w	800660e <HAL_DMA_IRQHandler+0x1d6>
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	f003 0304 	and.w	r3, r3, #4
 8006468:	2b00      	cmp	r3, #0
 800646a:	f000 80d0 	beq.w	800660e <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f003 0320 	and.w	r3, r3, #32
 8006478:	2b00      	cmp	r3, #0
 800647a:	d107      	bne.n	800648c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f022 0204 	bic.w	r2, r2, #4
 800648a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	461a      	mov	r2, r3
 8006492:	4b9b      	ldr	r3, [pc, #620]	; (8006700 <HAL_DMA_IRQHandler+0x2c8>)
 8006494:	429a      	cmp	r2, r3
 8006496:	d958      	bls.n	800654a <HAL_DMA_IRQHandler+0x112>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a99      	ldr	r2, [pc, #612]	; (8006704 <HAL_DMA_IRQHandler+0x2cc>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d04f      	beq.n	8006542 <HAL_DMA_IRQHandler+0x10a>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a98      	ldr	r2, [pc, #608]	; (8006708 <HAL_DMA_IRQHandler+0x2d0>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d048      	beq.n	800653e <HAL_DMA_IRQHandler+0x106>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a96      	ldr	r2, [pc, #600]	; (800670c <HAL_DMA_IRQHandler+0x2d4>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d040      	beq.n	8006538 <HAL_DMA_IRQHandler+0x100>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a95      	ldr	r2, [pc, #596]	; (8006710 <HAL_DMA_IRQHandler+0x2d8>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d038      	beq.n	8006532 <HAL_DMA_IRQHandler+0xfa>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a93      	ldr	r2, [pc, #588]	; (8006714 <HAL_DMA_IRQHandler+0x2dc>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d030      	beq.n	800652c <HAL_DMA_IRQHandler+0xf4>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a92      	ldr	r2, [pc, #584]	; (8006718 <HAL_DMA_IRQHandler+0x2e0>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d028      	beq.n	8006526 <HAL_DMA_IRQHandler+0xee>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a89      	ldr	r2, [pc, #548]	; (8006700 <HAL_DMA_IRQHandler+0x2c8>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d020      	beq.n	8006520 <HAL_DMA_IRQHandler+0xe8>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a8e      	ldr	r2, [pc, #568]	; (800671c <HAL_DMA_IRQHandler+0x2e4>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d019      	beq.n	800651c <HAL_DMA_IRQHandler+0xe4>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a8c      	ldr	r2, [pc, #560]	; (8006720 <HAL_DMA_IRQHandler+0x2e8>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d012      	beq.n	8006518 <HAL_DMA_IRQHandler+0xe0>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a8b      	ldr	r2, [pc, #556]	; (8006724 <HAL_DMA_IRQHandler+0x2ec>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d00a      	beq.n	8006512 <HAL_DMA_IRQHandler+0xda>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a89      	ldr	r2, [pc, #548]	; (8006728 <HAL_DMA_IRQHandler+0x2f0>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d102      	bne.n	800650c <HAL_DMA_IRQHandler+0xd4>
 8006506:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800650a:	e01b      	b.n	8006544 <HAL_DMA_IRQHandler+0x10c>
 800650c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006510:	e018      	b.n	8006544 <HAL_DMA_IRQHandler+0x10c>
 8006512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006516:	e015      	b.n	8006544 <HAL_DMA_IRQHandler+0x10c>
 8006518:	2340      	movs	r3, #64	; 0x40
 800651a:	e013      	b.n	8006544 <HAL_DMA_IRQHandler+0x10c>
 800651c:	2304      	movs	r3, #4
 800651e:	e011      	b.n	8006544 <HAL_DMA_IRQHandler+0x10c>
 8006520:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006524:	e00e      	b.n	8006544 <HAL_DMA_IRQHandler+0x10c>
 8006526:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800652a:	e00b      	b.n	8006544 <HAL_DMA_IRQHandler+0x10c>
 800652c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006530:	e008      	b.n	8006544 <HAL_DMA_IRQHandler+0x10c>
 8006532:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006536:	e005      	b.n	8006544 <HAL_DMA_IRQHandler+0x10c>
 8006538:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800653c:	e002      	b.n	8006544 <HAL_DMA_IRQHandler+0x10c>
 800653e:	2340      	movs	r3, #64	; 0x40
 8006540:	e000      	b.n	8006544 <HAL_DMA_IRQHandler+0x10c>
 8006542:	2304      	movs	r3, #4
 8006544:	4a79      	ldr	r2, [pc, #484]	; (800672c <HAL_DMA_IRQHandler+0x2f4>)
 8006546:	6053      	str	r3, [r2, #4]
 8006548:	e057      	b.n	80065fa <HAL_DMA_IRQHandler+0x1c2>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a6d      	ldr	r2, [pc, #436]	; (8006704 <HAL_DMA_IRQHandler+0x2cc>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d04f      	beq.n	80065f4 <HAL_DMA_IRQHandler+0x1bc>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a6b      	ldr	r2, [pc, #428]	; (8006708 <HAL_DMA_IRQHandler+0x2d0>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d048      	beq.n	80065f0 <HAL_DMA_IRQHandler+0x1b8>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a6a      	ldr	r2, [pc, #424]	; (800670c <HAL_DMA_IRQHandler+0x2d4>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d040      	beq.n	80065ea <HAL_DMA_IRQHandler+0x1b2>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a68      	ldr	r2, [pc, #416]	; (8006710 <HAL_DMA_IRQHandler+0x2d8>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d038      	beq.n	80065e4 <HAL_DMA_IRQHandler+0x1ac>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a67      	ldr	r2, [pc, #412]	; (8006714 <HAL_DMA_IRQHandler+0x2dc>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d030      	beq.n	80065de <HAL_DMA_IRQHandler+0x1a6>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a65      	ldr	r2, [pc, #404]	; (8006718 <HAL_DMA_IRQHandler+0x2e0>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d028      	beq.n	80065d8 <HAL_DMA_IRQHandler+0x1a0>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a5d      	ldr	r2, [pc, #372]	; (8006700 <HAL_DMA_IRQHandler+0x2c8>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d020      	beq.n	80065d2 <HAL_DMA_IRQHandler+0x19a>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a61      	ldr	r2, [pc, #388]	; (800671c <HAL_DMA_IRQHandler+0x2e4>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d019      	beq.n	80065ce <HAL_DMA_IRQHandler+0x196>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a60      	ldr	r2, [pc, #384]	; (8006720 <HAL_DMA_IRQHandler+0x2e8>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d012      	beq.n	80065ca <HAL_DMA_IRQHandler+0x192>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a5e      	ldr	r2, [pc, #376]	; (8006724 <HAL_DMA_IRQHandler+0x2ec>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d00a      	beq.n	80065c4 <HAL_DMA_IRQHandler+0x18c>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a5d      	ldr	r2, [pc, #372]	; (8006728 <HAL_DMA_IRQHandler+0x2f0>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d102      	bne.n	80065be <HAL_DMA_IRQHandler+0x186>
 80065b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80065bc:	e01b      	b.n	80065f6 <HAL_DMA_IRQHandler+0x1be>
 80065be:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80065c2:	e018      	b.n	80065f6 <HAL_DMA_IRQHandler+0x1be>
 80065c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065c8:	e015      	b.n	80065f6 <HAL_DMA_IRQHandler+0x1be>
 80065ca:	2340      	movs	r3, #64	; 0x40
 80065cc:	e013      	b.n	80065f6 <HAL_DMA_IRQHandler+0x1be>
 80065ce:	2304      	movs	r3, #4
 80065d0:	e011      	b.n	80065f6 <HAL_DMA_IRQHandler+0x1be>
 80065d2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80065d6:	e00e      	b.n	80065f6 <HAL_DMA_IRQHandler+0x1be>
 80065d8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80065dc:	e00b      	b.n	80065f6 <HAL_DMA_IRQHandler+0x1be>
 80065de:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80065e2:	e008      	b.n	80065f6 <HAL_DMA_IRQHandler+0x1be>
 80065e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80065e8:	e005      	b.n	80065f6 <HAL_DMA_IRQHandler+0x1be>
 80065ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065ee:	e002      	b.n	80065f6 <HAL_DMA_IRQHandler+0x1be>
 80065f0:	2340      	movs	r3, #64	; 0x40
 80065f2:	e000      	b.n	80065f6 <HAL_DMA_IRQHandler+0x1be>
 80065f4:	2304      	movs	r3, #4
 80065f6:	4a4e      	ldr	r2, [pc, #312]	; (8006730 <HAL_DMA_IRQHandler+0x2f8>)
 80065f8:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065fe:	2b00      	cmp	r3, #0
 8006600:	f000 8136 	beq.w	8006870 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800660c:	e130      	b.n	8006870 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006612:	2202      	movs	r2, #2
 8006614:	409a      	lsls	r2, r3
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	4013      	ands	r3, r2
 800661a:	2b00      	cmp	r3, #0
 800661c:	f000 80f8 	beq.w	8006810 <HAL_DMA_IRQHandler+0x3d8>
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	f003 0302 	and.w	r3, r3, #2
 8006626:	2b00      	cmp	r3, #0
 8006628:	f000 80f2 	beq.w	8006810 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f003 0320 	and.w	r3, r3, #32
 8006636:	2b00      	cmp	r3, #0
 8006638:	d10b      	bne.n	8006652 <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f022 020a 	bic.w	r2, r2, #10
 8006648:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2201      	movs	r2, #1
 800664e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	461a      	mov	r2, r3
 8006658:	4b29      	ldr	r3, [pc, #164]	; (8006700 <HAL_DMA_IRQHandler+0x2c8>)
 800665a:	429a      	cmp	r2, r3
 800665c:	d973      	bls.n	8006746 <HAL_DMA_IRQHandler+0x30e>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a28      	ldr	r2, [pc, #160]	; (8006704 <HAL_DMA_IRQHandler+0x2cc>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d06a      	beq.n	800673e <HAL_DMA_IRQHandler+0x306>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a26      	ldr	r2, [pc, #152]	; (8006708 <HAL_DMA_IRQHandler+0x2d0>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d063      	beq.n	800673a <HAL_DMA_IRQHandler+0x302>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a25      	ldr	r2, [pc, #148]	; (800670c <HAL_DMA_IRQHandler+0x2d4>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d05b      	beq.n	8006734 <HAL_DMA_IRQHandler+0x2fc>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a23      	ldr	r2, [pc, #140]	; (8006710 <HAL_DMA_IRQHandler+0x2d8>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d038      	beq.n	80066f8 <HAL_DMA_IRQHandler+0x2c0>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a22      	ldr	r2, [pc, #136]	; (8006714 <HAL_DMA_IRQHandler+0x2dc>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d030      	beq.n	80066f2 <HAL_DMA_IRQHandler+0x2ba>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a20      	ldr	r2, [pc, #128]	; (8006718 <HAL_DMA_IRQHandler+0x2e0>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d028      	beq.n	80066ec <HAL_DMA_IRQHandler+0x2b4>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a18      	ldr	r2, [pc, #96]	; (8006700 <HAL_DMA_IRQHandler+0x2c8>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d020      	beq.n	80066e6 <HAL_DMA_IRQHandler+0x2ae>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a1c      	ldr	r2, [pc, #112]	; (800671c <HAL_DMA_IRQHandler+0x2e4>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d019      	beq.n	80066e2 <HAL_DMA_IRQHandler+0x2aa>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a1b      	ldr	r2, [pc, #108]	; (8006720 <HAL_DMA_IRQHandler+0x2e8>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d012      	beq.n	80066de <HAL_DMA_IRQHandler+0x2a6>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a19      	ldr	r2, [pc, #100]	; (8006724 <HAL_DMA_IRQHandler+0x2ec>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d00a      	beq.n	80066d8 <HAL_DMA_IRQHandler+0x2a0>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a18      	ldr	r2, [pc, #96]	; (8006728 <HAL_DMA_IRQHandler+0x2f0>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d102      	bne.n	80066d2 <HAL_DMA_IRQHandler+0x29a>
 80066cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80066d0:	e036      	b.n	8006740 <HAL_DMA_IRQHandler+0x308>
 80066d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80066d6:	e033      	b.n	8006740 <HAL_DMA_IRQHandler+0x308>
 80066d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066dc:	e030      	b.n	8006740 <HAL_DMA_IRQHandler+0x308>
 80066de:	2320      	movs	r3, #32
 80066e0:	e02e      	b.n	8006740 <HAL_DMA_IRQHandler+0x308>
 80066e2:	2302      	movs	r3, #2
 80066e4:	e02c      	b.n	8006740 <HAL_DMA_IRQHandler+0x308>
 80066e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80066ea:	e029      	b.n	8006740 <HAL_DMA_IRQHandler+0x308>
 80066ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80066f0:	e026      	b.n	8006740 <HAL_DMA_IRQHandler+0x308>
 80066f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80066f6:	e023      	b.n	8006740 <HAL_DMA_IRQHandler+0x308>
 80066f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80066fc:	e020      	b.n	8006740 <HAL_DMA_IRQHandler+0x308>
 80066fe:	bf00      	nop
 8006700:	40020080 	.word	0x40020080
 8006704:	40020008 	.word	0x40020008
 8006708:	4002001c 	.word	0x4002001c
 800670c:	40020030 	.word	0x40020030
 8006710:	40020044 	.word	0x40020044
 8006714:	40020058 	.word	0x40020058
 8006718:	4002006c 	.word	0x4002006c
 800671c:	40020408 	.word	0x40020408
 8006720:	4002041c 	.word	0x4002041c
 8006724:	40020430 	.word	0x40020430
 8006728:	40020444 	.word	0x40020444
 800672c:	40020400 	.word	0x40020400
 8006730:	40020000 	.word	0x40020000
 8006734:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006738:	e002      	b.n	8006740 <HAL_DMA_IRQHandler+0x308>
 800673a:	2320      	movs	r3, #32
 800673c:	e000      	b.n	8006740 <HAL_DMA_IRQHandler+0x308>
 800673e:	2302      	movs	r3, #2
 8006740:	4a4e      	ldr	r2, [pc, #312]	; (800687c <HAL_DMA_IRQHandler+0x444>)
 8006742:	6053      	str	r3, [r2, #4]
 8006744:	e057      	b.n	80067f6 <HAL_DMA_IRQHandler+0x3be>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a4d      	ldr	r2, [pc, #308]	; (8006880 <HAL_DMA_IRQHandler+0x448>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d04f      	beq.n	80067f0 <HAL_DMA_IRQHandler+0x3b8>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a4b      	ldr	r2, [pc, #300]	; (8006884 <HAL_DMA_IRQHandler+0x44c>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d048      	beq.n	80067ec <HAL_DMA_IRQHandler+0x3b4>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a4a      	ldr	r2, [pc, #296]	; (8006888 <HAL_DMA_IRQHandler+0x450>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d040      	beq.n	80067e6 <HAL_DMA_IRQHandler+0x3ae>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a48      	ldr	r2, [pc, #288]	; (800688c <HAL_DMA_IRQHandler+0x454>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d038      	beq.n	80067e0 <HAL_DMA_IRQHandler+0x3a8>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a47      	ldr	r2, [pc, #284]	; (8006890 <HAL_DMA_IRQHandler+0x458>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d030      	beq.n	80067da <HAL_DMA_IRQHandler+0x3a2>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a45      	ldr	r2, [pc, #276]	; (8006894 <HAL_DMA_IRQHandler+0x45c>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d028      	beq.n	80067d4 <HAL_DMA_IRQHandler+0x39c>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a44      	ldr	r2, [pc, #272]	; (8006898 <HAL_DMA_IRQHandler+0x460>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d020      	beq.n	80067ce <HAL_DMA_IRQHandler+0x396>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a42      	ldr	r2, [pc, #264]	; (800689c <HAL_DMA_IRQHandler+0x464>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d019      	beq.n	80067ca <HAL_DMA_IRQHandler+0x392>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a41      	ldr	r2, [pc, #260]	; (80068a0 <HAL_DMA_IRQHandler+0x468>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d012      	beq.n	80067c6 <HAL_DMA_IRQHandler+0x38e>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a3f      	ldr	r2, [pc, #252]	; (80068a4 <HAL_DMA_IRQHandler+0x46c>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d00a      	beq.n	80067c0 <HAL_DMA_IRQHandler+0x388>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a3e      	ldr	r2, [pc, #248]	; (80068a8 <HAL_DMA_IRQHandler+0x470>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d102      	bne.n	80067ba <HAL_DMA_IRQHandler+0x382>
 80067b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80067b8:	e01b      	b.n	80067f2 <HAL_DMA_IRQHandler+0x3ba>
 80067ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80067be:	e018      	b.n	80067f2 <HAL_DMA_IRQHandler+0x3ba>
 80067c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067c4:	e015      	b.n	80067f2 <HAL_DMA_IRQHandler+0x3ba>
 80067c6:	2320      	movs	r3, #32
 80067c8:	e013      	b.n	80067f2 <HAL_DMA_IRQHandler+0x3ba>
 80067ca:	2302      	movs	r3, #2
 80067cc:	e011      	b.n	80067f2 <HAL_DMA_IRQHandler+0x3ba>
 80067ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80067d2:	e00e      	b.n	80067f2 <HAL_DMA_IRQHandler+0x3ba>
 80067d4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80067d8:	e00b      	b.n	80067f2 <HAL_DMA_IRQHandler+0x3ba>
 80067da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80067de:	e008      	b.n	80067f2 <HAL_DMA_IRQHandler+0x3ba>
 80067e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80067e4:	e005      	b.n	80067f2 <HAL_DMA_IRQHandler+0x3ba>
 80067e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067ea:	e002      	b.n	80067f2 <HAL_DMA_IRQHandler+0x3ba>
 80067ec:	2320      	movs	r3, #32
 80067ee:	e000      	b.n	80067f2 <HAL_DMA_IRQHandler+0x3ba>
 80067f0:	2302      	movs	r3, #2
 80067f2:	4a2e      	ldr	r2, [pc, #184]	; (80068ac <HAL_DMA_IRQHandler+0x474>)
 80067f4:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006802:	2b00      	cmp	r3, #0
 8006804:	d034      	beq.n	8006870 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800680e:	e02f      	b.n	8006870 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006814:	2208      	movs	r2, #8
 8006816:	409a      	lsls	r2, r3
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	4013      	ands	r3, r2
 800681c:	2b00      	cmp	r3, #0
 800681e:	d028      	beq.n	8006872 <HAL_DMA_IRQHandler+0x43a>
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	f003 0308 	and.w	r3, r3, #8
 8006826:	2b00      	cmp	r3, #0
 8006828:	d023      	beq.n	8006872 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f022 020e 	bic.w	r2, r2, #14
 8006838:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006842:	2101      	movs	r1, #1
 8006844:	fa01 f202 	lsl.w	r2, r1, r2
 8006848:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2201      	movs	r2, #1
 800684e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006864:	2b00      	cmp	r3, #0
 8006866:	d004      	beq.n	8006872 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	4798      	blx	r3
    }
  }
  return;
 8006870:	bf00      	nop
 8006872:	bf00      	nop
}
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	40020400 	.word	0x40020400
 8006880:	40020008 	.word	0x40020008
 8006884:	4002001c 	.word	0x4002001c
 8006888:	40020030 	.word	0x40020030
 800688c:	40020044 	.word	0x40020044
 8006890:	40020058 	.word	0x40020058
 8006894:	4002006c 	.word	0x4002006c
 8006898:	40020080 	.word	0x40020080
 800689c:	40020408 	.word	0x40020408
 80068a0:	4002041c 	.word	0x4002041c
 80068a4:	40020430 	.word	0x40020430
 80068a8:	40020444 	.word	0x40020444
 80068ac:	40020000 	.word	0x40020000

080068b0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b085      	sub	sp, #20
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	60b9      	str	r1, [r7, #8]
 80068ba:	607a      	str	r2, [r7, #4]
 80068bc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068c6:	2101      	movs	r1, #1
 80068c8:	fa01 f202 	lsl.w	r2, r1, r2
 80068cc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	683a      	ldr	r2, [r7, #0]
 80068d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	2b10      	cmp	r3, #16
 80068dc:	d108      	bne.n	80068f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	68ba      	ldr	r2, [r7, #8]
 80068ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80068ee:	e007      	b.n	8006900 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	68ba      	ldr	r2, [r7, #8]
 80068f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	60da      	str	r2, [r3, #12]
}
 8006900:	bf00      	nop
 8006902:	3714      	adds	r7, #20
 8006904:	46bd      	mov	sp, r7
 8006906:	bc80      	pop	{r7}
 8006908:	4770      	bx	lr
	...

0800690c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800690c:	b480      	push	{r7}
 800690e:	b08b      	sub	sp, #44	; 0x2c
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006916:	2300      	movs	r3, #0
 8006918:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 800691a:	2300      	movs	r3, #0
 800691c:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 800691e:	2300      	movs	r3, #0
 8006920:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8006922:	2300      	movs	r3, #0
 8006924:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8006926:	2300      	movs	r3, #0
 8006928:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800692a:	2300      	movs	r3, #0
 800692c:	627b      	str	r3, [r7, #36]	; 0x24
 800692e:	e133      	b.n	8006b98 <HAL_GPIO_Init+0x28c>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8006930:	2201      	movs	r2, #1
 8006932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006934:	fa02 f303 	lsl.w	r3, r2, r3
 8006938:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	69fa      	ldr	r2, [r7, #28]
 8006940:	4013      	ands	r3, r2
 8006942:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006944:	69ba      	ldr	r2, [r7, #24]
 8006946:	69fb      	ldr	r3, [r7, #28]
 8006948:	429a      	cmp	r2, r3
 800694a:	f040 8122 	bne.w	8006b92 <HAL_GPIO_Init+0x286>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	2b12      	cmp	r3, #18
 8006954:	d034      	beq.n	80069c0 <HAL_GPIO_Init+0xb4>
 8006956:	2b12      	cmp	r3, #18
 8006958:	d80d      	bhi.n	8006976 <HAL_GPIO_Init+0x6a>
 800695a:	2b02      	cmp	r3, #2
 800695c:	d02b      	beq.n	80069b6 <HAL_GPIO_Init+0xaa>
 800695e:	2b02      	cmp	r3, #2
 8006960:	d804      	bhi.n	800696c <HAL_GPIO_Init+0x60>
 8006962:	2b00      	cmp	r3, #0
 8006964:	d031      	beq.n	80069ca <HAL_GPIO_Init+0xbe>
 8006966:	2b01      	cmp	r3, #1
 8006968:	d01c      	beq.n	80069a4 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800696a:	e048      	b.n	80069fe <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800696c:	2b03      	cmp	r3, #3
 800696e:	d043      	beq.n	80069f8 <HAL_GPIO_Init+0xec>
 8006970:	2b11      	cmp	r3, #17
 8006972:	d01b      	beq.n	80069ac <HAL_GPIO_Init+0xa0>
          break;
 8006974:	e043      	b.n	80069fe <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8006976:	4a8d      	ldr	r2, [pc, #564]	; (8006bac <HAL_GPIO_Init+0x2a0>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d026      	beq.n	80069ca <HAL_GPIO_Init+0xbe>
 800697c:	4a8b      	ldr	r2, [pc, #556]	; (8006bac <HAL_GPIO_Init+0x2a0>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d806      	bhi.n	8006990 <HAL_GPIO_Init+0x84>
 8006982:	4a8b      	ldr	r2, [pc, #556]	; (8006bb0 <HAL_GPIO_Init+0x2a4>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d020      	beq.n	80069ca <HAL_GPIO_Init+0xbe>
 8006988:	4a8a      	ldr	r2, [pc, #552]	; (8006bb4 <HAL_GPIO_Init+0x2a8>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d01d      	beq.n	80069ca <HAL_GPIO_Init+0xbe>
          break;
 800698e:	e036      	b.n	80069fe <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8006990:	4a89      	ldr	r2, [pc, #548]	; (8006bb8 <HAL_GPIO_Init+0x2ac>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d019      	beq.n	80069ca <HAL_GPIO_Init+0xbe>
 8006996:	4a89      	ldr	r2, [pc, #548]	; (8006bbc <HAL_GPIO_Init+0x2b0>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d016      	beq.n	80069ca <HAL_GPIO_Init+0xbe>
 800699c:	4a88      	ldr	r2, [pc, #544]	; (8006bc0 <HAL_GPIO_Init+0x2b4>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d013      	beq.n	80069ca <HAL_GPIO_Init+0xbe>
          break;
 80069a2:	e02c      	b.n	80069fe <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	623b      	str	r3, [r7, #32]
          break;
 80069aa:	e028      	b.n	80069fe <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	3304      	adds	r3, #4
 80069b2:	623b      	str	r3, [r7, #32]
          break;
 80069b4:	e023      	b.n	80069fe <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	3308      	adds	r3, #8
 80069bc:	623b      	str	r3, [r7, #32]
          break;
 80069be:	e01e      	b.n	80069fe <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	68db      	ldr	r3, [r3, #12]
 80069c4:	330c      	adds	r3, #12
 80069c6:	623b      	str	r3, [r7, #32]
          break;
 80069c8:	e019      	b.n	80069fe <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	689b      	ldr	r3, [r3, #8]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d102      	bne.n	80069d8 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80069d2:	2304      	movs	r3, #4
 80069d4:	623b      	str	r3, [r7, #32]
          break;
 80069d6:	e012      	b.n	80069fe <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d105      	bne.n	80069ec <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80069e0:	2308      	movs	r3, #8
 80069e2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	69fa      	ldr	r2, [r7, #28]
 80069e8:	611a      	str	r2, [r3, #16]
          break;
 80069ea:	e008      	b.n	80069fe <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80069ec:	2308      	movs	r3, #8
 80069ee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	69fa      	ldr	r2, [r7, #28]
 80069f4:	615a      	str	r2, [r3, #20]
          break;
 80069f6:	e002      	b.n	80069fe <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80069f8:	2300      	movs	r3, #0
 80069fa:	623b      	str	r3, [r7, #32]
          break;
 80069fc:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80069fe:	69bb      	ldr	r3, [r7, #24]
 8006a00:	2bff      	cmp	r3, #255	; 0xff
 8006a02:	d801      	bhi.n	8006a08 <HAL_GPIO_Init+0xfc>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	e001      	b.n	8006a0c <HAL_GPIO_Init+0x100>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	3304      	adds	r3, #4
 8006a0c:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	2bff      	cmp	r3, #255	; 0xff
 8006a12:	d802      	bhi.n	8006a1a <HAL_GPIO_Init+0x10e>
 8006a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	e002      	b.n	8006a20 <HAL_GPIO_Init+0x114>
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1c:	3b08      	subs	r3, #8
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	210f      	movs	r1, #15
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8006a2e:	43db      	mvns	r3, r3
 8006a30:	401a      	ands	r2, r3
 8006a32:	6a39      	ldr	r1, [r7, #32]
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	fa01 f303 	lsl.w	r3, r1, r3
 8006a3a:	431a      	orrs	r2, r3
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	f000 80a2 	beq.w	8006b92 <HAL_GPIO_Init+0x286>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006a4e:	4b5d      	ldr	r3, [pc, #372]	; (8006bc4 <HAL_GPIO_Init+0x2b8>)
 8006a50:	699b      	ldr	r3, [r3, #24]
 8006a52:	4a5c      	ldr	r2, [pc, #368]	; (8006bc4 <HAL_GPIO_Init+0x2b8>)
 8006a54:	f043 0301 	orr.w	r3, r3, #1
 8006a58:	6193      	str	r3, [r2, #24]
 8006a5a:	4b5a      	ldr	r3, [pc, #360]	; (8006bc4 <HAL_GPIO_Init+0x2b8>)
 8006a5c:	699b      	ldr	r3, [r3, #24]
 8006a5e:	f003 0301 	and.w	r3, r3, #1
 8006a62:	60bb      	str	r3, [r7, #8]
 8006a64:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8006a66:	4a58      	ldr	r2, [pc, #352]	; (8006bc8 <HAL_GPIO_Init+0x2bc>)
 8006a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6a:	089b      	lsrs	r3, r3, #2
 8006a6c:	3302      	adds	r3, #2
 8006a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a72:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8006a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a76:	f003 0303 	and.w	r3, r3, #3
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	220f      	movs	r2, #15
 8006a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a82:	43db      	mvns	r3, r3
 8006a84:	697a      	ldr	r2, [r7, #20]
 8006a86:	4013      	ands	r3, r2
 8006a88:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a4f      	ldr	r2, [pc, #316]	; (8006bcc <HAL_GPIO_Init+0x2c0>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d01f      	beq.n	8006ad2 <HAL_GPIO_Init+0x1c6>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a4e      	ldr	r2, [pc, #312]	; (8006bd0 <HAL_GPIO_Init+0x2c4>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d019      	beq.n	8006ace <HAL_GPIO_Init+0x1c2>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a4d      	ldr	r2, [pc, #308]	; (8006bd4 <HAL_GPIO_Init+0x2c8>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d013      	beq.n	8006aca <HAL_GPIO_Init+0x1be>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a4c      	ldr	r2, [pc, #304]	; (8006bd8 <HAL_GPIO_Init+0x2cc>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d00d      	beq.n	8006ac6 <HAL_GPIO_Init+0x1ba>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a4b      	ldr	r2, [pc, #300]	; (8006bdc <HAL_GPIO_Init+0x2d0>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d007      	beq.n	8006ac2 <HAL_GPIO_Init+0x1b6>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a4a      	ldr	r2, [pc, #296]	; (8006be0 <HAL_GPIO_Init+0x2d4>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d101      	bne.n	8006abe <HAL_GPIO_Init+0x1b2>
 8006aba:	2305      	movs	r3, #5
 8006abc:	e00a      	b.n	8006ad4 <HAL_GPIO_Init+0x1c8>
 8006abe:	2306      	movs	r3, #6
 8006ac0:	e008      	b.n	8006ad4 <HAL_GPIO_Init+0x1c8>
 8006ac2:	2304      	movs	r3, #4
 8006ac4:	e006      	b.n	8006ad4 <HAL_GPIO_Init+0x1c8>
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	e004      	b.n	8006ad4 <HAL_GPIO_Init+0x1c8>
 8006aca:	2302      	movs	r3, #2
 8006acc:	e002      	b.n	8006ad4 <HAL_GPIO_Init+0x1c8>
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e000      	b.n	8006ad4 <HAL_GPIO_Init+0x1c8>
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ad6:	f002 0203 	and.w	r2, r2, #3
 8006ada:	0092      	lsls	r2, r2, #2
 8006adc:	4093      	lsls	r3, r2
 8006ade:	697a      	ldr	r2, [r7, #20]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8006ae4:	4938      	ldr	r1, [pc, #224]	; (8006bc8 <HAL_GPIO_Init+0x2bc>)
 8006ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae8:	089b      	lsrs	r3, r3, #2
 8006aea:	3302      	adds	r3, #2
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d006      	beq.n	8006b0c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006afe:	4b39      	ldr	r3, [pc, #228]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	4938      	ldr	r1, [pc, #224]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b04:	69bb      	ldr	r3, [r7, #24]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	600b      	str	r3, [r1, #0]
 8006b0a:	e006      	b.n	8006b1a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006b0c:	4b35      	ldr	r3, [pc, #212]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	69bb      	ldr	r3, [r7, #24]
 8006b12:	43db      	mvns	r3, r3
 8006b14:	4933      	ldr	r1, [pc, #204]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b16:	4013      	ands	r3, r2
 8006b18:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d006      	beq.n	8006b34 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006b26:	4b2f      	ldr	r3, [pc, #188]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b28:	685a      	ldr	r2, [r3, #4]
 8006b2a:	492e      	ldr	r1, [pc, #184]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b2c:	69bb      	ldr	r3, [r7, #24]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	604b      	str	r3, [r1, #4]
 8006b32:	e006      	b.n	8006b42 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006b34:	4b2b      	ldr	r3, [pc, #172]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b36:	685a      	ldr	r2, [r3, #4]
 8006b38:	69bb      	ldr	r3, [r7, #24]
 8006b3a:	43db      	mvns	r3, r3
 8006b3c:	4929      	ldr	r1, [pc, #164]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b3e:	4013      	ands	r3, r2
 8006b40:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d006      	beq.n	8006b5c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006b4e:	4b25      	ldr	r3, [pc, #148]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b50:	689a      	ldr	r2, [r3, #8]
 8006b52:	4924      	ldr	r1, [pc, #144]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b54:	69bb      	ldr	r3, [r7, #24]
 8006b56:	4313      	orrs	r3, r2
 8006b58:	608b      	str	r3, [r1, #8]
 8006b5a:	e006      	b.n	8006b6a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006b5c:	4b21      	ldr	r3, [pc, #132]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b5e:	689a      	ldr	r2, [r3, #8]
 8006b60:	69bb      	ldr	r3, [r7, #24]
 8006b62:	43db      	mvns	r3, r3
 8006b64:	491f      	ldr	r1, [pc, #124]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b66:	4013      	ands	r3, r2
 8006b68:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d006      	beq.n	8006b84 <HAL_GPIO_Init+0x278>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006b76:	4b1b      	ldr	r3, [pc, #108]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b78:	68da      	ldr	r2, [r3, #12]
 8006b7a:	491a      	ldr	r1, [pc, #104]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b7c:	69bb      	ldr	r3, [r7, #24]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	60cb      	str	r3, [r1, #12]
 8006b82:	e006      	b.n	8006b92 <HAL_GPIO_Init+0x286>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006b84:	4b17      	ldr	r3, [pc, #92]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b86:	68da      	ldr	r2, [r3, #12]
 8006b88:	69bb      	ldr	r3, [r7, #24]
 8006b8a:	43db      	mvns	r3, r3
 8006b8c:	4915      	ldr	r1, [pc, #84]	; (8006be4 <HAL_GPIO_Init+0x2d8>)
 8006b8e:	4013      	ands	r3, r2
 8006b90:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8006b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b94:	3301      	adds	r3, #1
 8006b96:	627b      	str	r3, [r7, #36]	; 0x24
 8006b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b9a:	2b0f      	cmp	r3, #15
 8006b9c:	f67f aec8 	bls.w	8006930 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8006ba0:	bf00      	nop
 8006ba2:	372c      	adds	r7, #44	; 0x2c
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bc80      	pop	{r7}
 8006ba8:	4770      	bx	lr
 8006baa:	bf00      	nop
 8006bac:	10210000 	.word	0x10210000
 8006bb0:	10110000 	.word	0x10110000
 8006bb4:	10120000 	.word	0x10120000
 8006bb8:	10310000 	.word	0x10310000
 8006bbc:	10320000 	.word	0x10320000
 8006bc0:	10220000 	.word	0x10220000
 8006bc4:	40021000 	.word	0x40021000
 8006bc8:	40010000 	.word	0x40010000
 8006bcc:	40010800 	.word	0x40010800
 8006bd0:	40010c00 	.word	0x40010c00
 8006bd4:	40011000 	.word	0x40011000
 8006bd8:	40011400 	.word	0x40011400
 8006bdc:	40011800 	.word	0x40011800
 8006be0:	40011c00 	.word	0x40011c00
 8006be4:	40010400 	.word	0x40010400

08006be8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b089      	sub	sp, #36	; 0x24
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	61bb      	str	r3, [r7, #24]
  uint32_t tmp = 0x00U;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	617b      	str	r3, [r7, #20]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8006c02:	e0a6      	b.n	8006d52 <HAL_GPIO_DeInit+0x16a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8006c04:	2201      	movs	r2, #1
 8006c06:	69fb      	ldr	r3, [r7, #28]
 8006c08:	fa02 f303 	lsl.w	r3, r2, r3
 8006c0c:	683a      	ldr	r2, [r7, #0]
 8006c0e:	4013      	ands	r3, r2
 8006c10:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8006c12:	69bb      	ldr	r3, [r7, #24]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	f000 8099 	beq.w	8006d4c <HAL_GPIO_DeInit+0x164>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	2bff      	cmp	r3, #255	; 0xff
 8006c1e:	d801      	bhi.n	8006c24 <HAL_GPIO_DeInit+0x3c>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	e001      	b.n	8006c28 <HAL_GPIO_DeInit+0x40>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	3304      	adds	r3, #4
 8006c28:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	2bff      	cmp	r3, #255	; 0xff
 8006c2e:	d802      	bhi.n	8006c36 <HAL_GPIO_DeInit+0x4e>
 8006c30:	69fb      	ldr	r3, [r7, #28]
 8006c32:	009b      	lsls	r3, r3, #2
 8006c34:	e002      	b.n	8006c3c <HAL_GPIO_DeInit+0x54>
 8006c36:	69fb      	ldr	r3, [r7, #28]
 8006c38:	3b08      	subs	r3, #8
 8006c3a:	009b      	lsls	r3, r3, #2
 8006c3c:	613b      	str	r3, [r7, #16]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	210f      	movs	r1, #15
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	fa01 f303 	lsl.w	r3, r1, r3
 8006c4a:	43db      	mvns	r3, r3
 8006c4c:	401a      	ands	r2, r3
 8006c4e:	2104      	movs	r1, #4
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	fa01 f303 	lsl.w	r3, r1, r3
 8006c56:	431a      	orrs	r2, r3
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	68da      	ldr	r2, [r3, #12]
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	43db      	mvns	r3, r3
 8006c64:	401a      	ands	r2, r3
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	60da      	str	r2, [r3, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2U];
 8006c6a:	4a40      	ldr	r2, [pc, #256]	; (8006d6c <HAL_GPIO_DeInit+0x184>)
 8006c6c:	69fb      	ldr	r3, [r7, #28]
 8006c6e:	089b      	lsrs	r3, r3, #2
 8006c70:	3302      	adds	r3, #2
 8006c72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c76:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FU << (4U * (position & 0x03U));
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	f003 0303 	and.w	r3, r3, #3
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	220f      	movs	r2, #15
 8006c82:	fa02 f303 	lsl.w	r3, r2, r3
 8006c86:	697a      	ldr	r2, [r7, #20]
 8006c88:	4013      	ands	r3, r2
 8006c8a:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a38      	ldr	r2, [pc, #224]	; (8006d70 <HAL_GPIO_DeInit+0x188>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d01f      	beq.n	8006cd4 <HAL_GPIO_DeInit+0xec>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a37      	ldr	r2, [pc, #220]	; (8006d74 <HAL_GPIO_DeInit+0x18c>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d019      	beq.n	8006cd0 <HAL_GPIO_DeInit+0xe8>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a36      	ldr	r2, [pc, #216]	; (8006d78 <HAL_GPIO_DeInit+0x190>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d013      	beq.n	8006ccc <HAL_GPIO_DeInit+0xe4>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	4a35      	ldr	r2, [pc, #212]	; (8006d7c <HAL_GPIO_DeInit+0x194>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d00d      	beq.n	8006cc8 <HAL_GPIO_DeInit+0xe0>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	4a34      	ldr	r2, [pc, #208]	; (8006d80 <HAL_GPIO_DeInit+0x198>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d007      	beq.n	8006cc4 <HAL_GPIO_DeInit+0xdc>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	4a33      	ldr	r2, [pc, #204]	; (8006d84 <HAL_GPIO_DeInit+0x19c>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d101      	bne.n	8006cc0 <HAL_GPIO_DeInit+0xd8>
 8006cbc:	2305      	movs	r3, #5
 8006cbe:	e00a      	b.n	8006cd6 <HAL_GPIO_DeInit+0xee>
 8006cc0:	2306      	movs	r3, #6
 8006cc2:	e008      	b.n	8006cd6 <HAL_GPIO_DeInit+0xee>
 8006cc4:	2304      	movs	r3, #4
 8006cc6:	e006      	b.n	8006cd6 <HAL_GPIO_DeInit+0xee>
 8006cc8:	2303      	movs	r3, #3
 8006cca:	e004      	b.n	8006cd6 <HAL_GPIO_DeInit+0xee>
 8006ccc:	2302      	movs	r3, #2
 8006cce:	e002      	b.n	8006cd6 <HAL_GPIO_DeInit+0xee>
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	e000      	b.n	8006cd6 <HAL_GPIO_DeInit+0xee>
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	69fa      	ldr	r2, [r7, #28]
 8006cd8:	f002 0203 	and.w	r2, r2, #3
 8006cdc:	0092      	lsls	r2, r2, #2
 8006cde:	4093      	lsls	r3, r2
 8006ce0:	697a      	ldr	r2, [r7, #20]
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d132      	bne.n	8006d4c <HAL_GPIO_DeInit+0x164>
      {
        tmp = 0x0FU << (4U * (position & 0x03U));
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	f003 0303 	and.w	r3, r3, #3
 8006cec:	009b      	lsls	r3, r3, #2
 8006cee:	220f      	movs	r2, #15
 8006cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cf4:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2U], tmp);
 8006cf6:	4a1d      	ldr	r2, [pc, #116]	; (8006d6c <HAL_GPIO_DeInit+0x184>)
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	089b      	lsrs	r3, r3, #2
 8006cfc:	3302      	adds	r3, #2
 8006cfe:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	43da      	mvns	r2, r3
 8006d06:	4819      	ldr	r0, [pc, #100]	; (8006d6c <HAL_GPIO_DeInit+0x184>)
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	089b      	lsrs	r3, r3, #2
 8006d0c:	400a      	ands	r2, r1
 8006d0e:	3302      	adds	r3, #2
 8006d10:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8006d14:	4b1c      	ldr	r3, [pc, #112]	; (8006d88 <HAL_GPIO_DeInit+0x1a0>)
 8006d16:	681a      	ldr	r2, [r3, #0]
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	43db      	mvns	r3, r3
 8006d1c:	491a      	ldr	r1, [pc, #104]	; (8006d88 <HAL_GPIO_DeInit+0x1a0>)
 8006d1e:	4013      	ands	r3, r2
 8006d20:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8006d22:	4b19      	ldr	r3, [pc, #100]	; (8006d88 <HAL_GPIO_DeInit+0x1a0>)
 8006d24:	685a      	ldr	r2, [r3, #4]
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	43db      	mvns	r3, r3
 8006d2a:	4917      	ldr	r1, [pc, #92]	; (8006d88 <HAL_GPIO_DeInit+0x1a0>)
 8006d2c:	4013      	ands	r3, r2
 8006d2e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8006d30:	4b15      	ldr	r3, [pc, #84]	; (8006d88 <HAL_GPIO_DeInit+0x1a0>)
 8006d32:	689a      	ldr	r2, [r3, #8]
 8006d34:	69bb      	ldr	r3, [r7, #24]
 8006d36:	43db      	mvns	r3, r3
 8006d38:	4913      	ldr	r1, [pc, #76]	; (8006d88 <HAL_GPIO_DeInit+0x1a0>)
 8006d3a:	4013      	ands	r3, r2
 8006d3c:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8006d3e:	4b12      	ldr	r3, [pc, #72]	; (8006d88 <HAL_GPIO_DeInit+0x1a0>)
 8006d40:	68da      	ldr	r2, [r3, #12]
 8006d42:	69bb      	ldr	r3, [r7, #24]
 8006d44:	43db      	mvns	r3, r3
 8006d46:	4910      	ldr	r1, [pc, #64]	; (8006d88 <HAL_GPIO_DeInit+0x1a0>)
 8006d48:	4013      	ands	r3, r2
 8006d4a:	60cb      	str	r3, [r1, #12]
      }
    }

    position++;
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	3301      	adds	r3, #1
 8006d50:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0U)
 8006d52:	683a      	ldr	r2, [r7, #0]
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	fa22 f303 	lsr.w	r3, r2, r3
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	f47f af52 	bne.w	8006c04 <HAL_GPIO_DeInit+0x1c>
  }
}
 8006d60:	bf00      	nop
 8006d62:	3724      	adds	r7, #36	; 0x24
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bc80      	pop	{r7}
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop
 8006d6c:	40010000 	.word	0x40010000
 8006d70:	40010800 	.word	0x40010800
 8006d74:	40010c00 	.word	0x40010c00
 8006d78:	40011000 	.word	0x40011000
 8006d7c:	40011400 	.word	0x40011400
 8006d80:	40011800 	.word	0x40011800
 8006d84:	40011c00 	.word	0x40011c00
 8006d88:	40010400 	.word	0x40010400

08006d8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	460b      	mov	r3, r1
 8006d96:	807b      	strh	r3, [r7, #2]
 8006d98:	4613      	mov	r3, r2
 8006d9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006d9c:	787b      	ldrb	r3, [r7, #1]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d003      	beq.n	8006daa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006da2:	887a      	ldrh	r2, [r7, #2]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006da8:	e003      	b.n	8006db2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006daa:	887b      	ldrh	r3, [r7, #2]
 8006dac:	041a      	lsls	r2, r3, #16
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	611a      	str	r2, [r3, #16]
}
 8006db2:	bf00      	nop
 8006db4:	370c      	adds	r7, #12
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bc80      	pop	{r7}
 8006dba:	4770      	bx	lr

08006dbc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	68da      	ldr	r2, [r3, #12]
 8006dcc:	887b      	ldrh	r3, [r7, #2]
 8006dce:	405a      	eors	r2, r3
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	60da      	str	r2, [r3, #12]
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bc80      	pop	{r7}
 8006ddc:	4770      	bx	lr

08006dde <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006dde:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006de0:	b08b      	sub	sp, #44	; 0x2c
 8006de2:	af06      	add	r7, sp, #24
 8006de4:	6078      	str	r0, [r7, #4]
  uint32_t index = 0U;
 8006de6:	2300      	movs	r3, #0
 8006de8:	60fb      	str	r3, [r7, #12]
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d101      	bne.n	8006df4 <HAL_PCD_Init+0x16>
  {
    return HAL_ERROR;
 8006df0:	2301      	movs	r3, #1
 8006df2:	e0ca      	b.n	8006f8a <HAL_PCD_Init+0x1ac>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f893 3429 	ldrb.w	r3, [r3, #1065]	; 0x429
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d106      	bne.n	8006e0e <HAL_PCD_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2200      	movs	r2, #0
 8006e04:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f004 ff97 	bl	800bd3c <HAL_PCD_MspInit>
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2203      	movs	r2, #3
 8006e12:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f002 fb4c 	bl	80094b8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	603b      	str	r3, [r7, #0]
 8006e26:	687e      	ldr	r6, [r7, #4]
 8006e28:	466d      	mov	r5, sp
 8006e2a:	f106 0410 	add.w	r4, r6, #16
 8006e2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006e30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006e32:	6823      	ldr	r3, [r4, #0]
 8006e34:	602b      	str	r3, [r5, #0]
 8006e36:	1d33      	adds	r3, r6, #4
 8006e38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006e3a:	6838      	ldr	r0, [r7, #0]
 8006e3c:	f002 fb12 	bl	8009464 <USB_CoreInit>
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2100      	movs	r1, #0
 8006e46:	4618      	mov	r0, r3
 8006e48:	f002 fb52 	bl	80094f0 <USB_SetCurrentMode>
 
  /* Init endpoints structures */
  for (index = 0U; index < 15U ; index++)
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	60fb      	str	r3, [r7, #12]
 8006e50:	e037      	b.n	8006ec2 <HAL_PCD_Init+0xe4>
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1U;
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	015b      	lsls	r3, r3, #5
 8006e58:	4413      	add	r3, r2
 8006e5a:	3329      	adds	r3, #41	; 0x29
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].num = index;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	b2d9      	uxtb	r1, r3
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	015b      	lsls	r3, r3, #5
 8006e6a:	4413      	add	r3, r2
 8006e6c:	3328      	adds	r3, #40	; 0x28
 8006e6e:	460a      	mov	r2, r1
 8006e70:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	b299      	uxth	r1, r3
 8006e76:	687a      	ldr	r2, [r7, #4]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	015b      	lsls	r3, r3, #5
 8006e7c:	4413      	add	r3, r2
 8006e7e:	3334      	adds	r3, #52	; 0x34
 8006e80:	460a      	mov	r2, r1
 8006e82:	801a      	strh	r2, [r3, #0]
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8006e84:	687a      	ldr	r2, [r7, #4]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	015b      	lsls	r3, r3, #5
 8006e8a:	4413      	add	r3, r2
 8006e8c:	332b      	adds	r3, #43	; 0x2b
 8006e8e:	2200      	movs	r2, #0
 8006e90:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].maxpacket =  0U;
 8006e92:	687a      	ldr	r2, [r7, #4]
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	015b      	lsls	r3, r3, #5
 8006e98:	4413      	add	r3, r2
 8006e9a:	3338      	adds	r3, #56	; 0x38
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_buff = 0U;
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	015b      	lsls	r3, r3, #5
 8006ea6:	4413      	add	r3, r2
 8006ea8:	333c      	adds	r3, #60	; 0x3c
 8006eaa:	2200      	movs	r2, #0
 8006eac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_len = 0U;
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	3302      	adds	r3, #2
 8006eb4:	015b      	lsls	r3, r3, #5
 8006eb6:	4413      	add	r3, r2
 8006eb8:	2200      	movs	r2, #0
 8006eba:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < 15U ; index++)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	60fb      	str	r3, [r7, #12]
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2b0e      	cmp	r3, #14
 8006ec6:	d9c4      	bls.n	8006e52 <HAL_PCD_Init+0x74>
  }
 
  for (index = 0U; index < 15U ; index++)
 8006ec8:	2300      	movs	r3, #0
 8006eca:	60fb      	str	r3, [r7, #12]
 8006ecc:	e03c      	b.n	8006f48 <HAL_PCD_Init+0x16a>
  {
    hpcd->OUT_ep[index].is_in = 0U;
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	015b      	lsls	r3, r3, #5
 8006ed4:	4413      	add	r3, r2
 8006ed6:	f203 2329 	addw	r3, r3, #553	; 0x229
 8006eda:	2200      	movs	r2, #0
 8006edc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].num = index;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	b2d9      	uxtb	r1, r3
 8006ee2:	687a      	ldr	r2, [r7, #4]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	015b      	lsls	r3, r3, #5
 8006ee8:	4413      	add	r3, r2
 8006eea:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8006eee:	460a      	mov	r2, r1
 8006ef0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	b299      	uxth	r1, r3
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	015b      	lsls	r3, r3, #5
 8006efc:	4413      	add	r3, r2
 8006efe:	3334      	adds	r3, #52	; 0x34
 8006f00:	460a      	mov	r2, r1
 8006f02:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	015b      	lsls	r3, r3, #5
 8006f0a:	4413      	add	r3, r2
 8006f0c:	f203 232b 	addw	r3, r3, #555	; 0x22b
 8006f10:	2200      	movs	r2, #0
 8006f12:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].maxpacket = 0U;
 8006f14:	687a      	ldr	r2, [r7, #4]
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	015b      	lsls	r3, r3, #5
 8006f1a:	4413      	add	r3, r2
 8006f1c:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8006f20:	2200      	movs	r2, #0
 8006f22:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_buff = 0U;
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	015b      	lsls	r3, r3, #5
 8006f2a:	4413      	add	r3, r2
 8006f2c:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8006f30:	2200      	movs	r2, #0
 8006f32:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_len = 0U;
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	3312      	adds	r3, #18
 8006f3a:	015b      	lsls	r3, r3, #5
 8006f3c:	4413      	add	r3, r2
 8006f3e:	2200      	movs	r2, #0
 8006f40:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < 15U ; index++)
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	3301      	adds	r3, #1
 8006f46:	60fb      	str	r3, [r7, #12]
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2b0e      	cmp	r3, #14
 8006f4c:	d9bf      	bls.n	8006ece <HAL_PCD_Init+0xf0>
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	603b      	str	r3, [r7, #0]
 8006f54:	687e      	ldr	r6, [r7, #4]
 8006f56:	466d      	mov	r5, sp
 8006f58:	f106 0410 	add.w	r4, r6, #16
 8006f5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006f5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006f60:	6823      	ldr	r3, [r4, #0]
 8006f62:	602b      	str	r3, [r5, #0]
 8006f64:	1d33      	adds	r3, r6, #4
 8006f66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f68:	6838      	ldr	r0, [r7, #0]
 8006f6a:	f002 facd 	bl	8009508 <USB_DevInit>
  
  hpcd->USB_Address = 0U;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State= HAL_PCD_STATE_READY;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2201      	movs	r2, #1
 8006f7a:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
  
  USB_DevDisconnect (hpcd->Instance);  
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4618      	mov	r0, r3
 8006f84:	f003 fab7 	bl	800a4f6 <USB_DevDisconnect>
  return HAL_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3714      	adds	r7, #20
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006f92 <HAL_PCD_Start>:
  * @brief  Start The USB Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b082      	sub	sp, #8
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d101      	bne.n	8006fa8 <HAL_PCD_Start+0x16>
 8006fa4:	2302      	movs	r3, #2
 8006fa6:	e016      	b.n	8006fd6 <HAL_PCD_Start+0x44>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8006fb0:	2101      	movs	r1, #1
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f005 f929 	bl	800c20a <HAL_PCDEx_SetConnectionState>
  USB_DevConnect (hpcd->Instance);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f003 fa90 	bl	800a4e2 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f002 fa5c 	bl	8009484 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  return HAL_OK;
 8006fd4:	2300      	movs	r3, #0
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3708      	adds	r7, #8
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}

08006fde <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{ 
 8006fde:	b580      	push	{r7, lr}
 8006fe0:	b082      	sub	sp, #8
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4618      	mov	r0, r3
 8006fec:	f003 fa8d 	bl	800a50a <USB_ReadInterrupts>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ff6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ffa:	d102      	bne.n	8007002 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f000 fad9 	bl	80075b4 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4618      	mov	r0, r3
 8007008:	f003 fa7f 	bl	800a50a <USB_ReadInterrupts>
 800700c:	4603      	mov	r3, r0
 800700e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007012:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007016:	d112      	bne.n	800703e <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007020:	b29a      	uxth	r2, r3
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800702a:	b292      	uxth	r2, r2
 800702c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f004 fef8 	bl	800be26 <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0U);
 8007036:	2100      	movs	r1, #0
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 f8d2 	bl	80071e2 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4618      	mov	r0, r3
 8007044:	f003 fa61 	bl	800a50a <USB_ReadInterrupts>
 8007048:	4603      	mov	r3, r0
 800704a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800704e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007052:	d10b      	bne.n	800706c <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800705c:	b29a      	uxth	r2, r3
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007066:	b292      	uxth	r2, r2
 8007068:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4618      	mov	r0, r3
 8007072:	f003 fa4a 	bl	800a50a <USB_ReadInterrupts>
 8007076:	4603      	mov	r3, r0
 8007078:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800707c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007080:	d10b      	bne.n	800709a <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800708a:	b29a      	uxth	r2, r3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007094:	b292      	uxth	r2, r2
 8007096:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4618      	mov	r0, r3
 80070a0:	f003 fa33 	bl	800a50a <USB_ReadInterrupts>
 80070a4:	4603      	mov	r3, r0
 80070a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80070aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070ae:	d126      	bne.n	80070fe <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80070b8:	b29a      	uxth	r2, r3
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f022 0204 	bic.w	r2, r2, #4
 80070c2:	b292      	uxth	r2, r2
 80070c4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_FSUSP);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80070d0:	b29a      	uxth	r2, r3
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f022 0208 	bic.w	r2, r2, #8
 80070da:	b292      	uxth	r2, r2
 80070dc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	f004 fed9 	bl	800be98 <HAL_PCD_ResumeCallback>

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80070ee:	b29a      	uxth	r2, r3
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80070f8:	b292      	uxth	r2, r2
 80070fa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4618      	mov	r0, r3
 8007104:	f003 fa01 	bl	800a50a <USB_ReadInterrupts>
 8007108:	4603      	mov	r3, r0
 800710a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800710e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007112:	d131      	bne.n	8007178 <HAL_PCD_IRQHandler+0x19a>
  { 
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800711c:	b29a      	uxth	r2, r3
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f042 0208 	orr.w	r2, r2, #8
 8007126:	b292      	uxth	r2, r2
 8007128:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007134:	b29a      	uxth	r2, r3
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800713e:	b292      	uxth	r2, r2
 8007140:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800714c:	b29a      	uxth	r2, r3
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f042 0204 	orr.w	r2, r2, #4
 8007156:	b292      	uxth	r2, r2
 8007158:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0U)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4618      	mov	r0, r3
 8007162:	f003 f9d2 	bl	800a50a <USB_ReadInterrupts>
 8007166:	4603      	mov	r3, r0
 8007168:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800716c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007170:	d002      	beq.n	8007178 <HAL_PCD_IRQHandler+0x19a>
    {
      HAL_PCD_SuspendCallback(hpcd);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f004 fe76 	bl	800be64 <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4618      	mov	r0, r3
 800717e:	f003 f9c4 	bl	800a50a <USB_ReadInterrupts>
 8007182:	4603      	mov	r3, r0
 8007184:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007188:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800718c:	d10e      	bne.n	80071ac <HAL_PCD_IRQHandler+0x1ce>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007196:	b29a      	uxth	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80071a0:	b292      	uxth	r2, r2
 80071a2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f004 fe2f 	bl	800be0a <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4618      	mov	r0, r3
 80071b2:	f003 f9aa 	bl	800a50a <USB_ReadInterrupts>
 80071b6:	4603      	mov	r3, r0
 80071b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071c0:	d10b      	bne.n	80071da <HAL_PCD_IRQHandler+0x1fc>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80071ca:	b29a      	uxth	r2, r3
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80071d4:	b292      	uxth	r2, r2
 80071d6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80071da:	bf00      	nop
 80071dc:	3708      	adds	r7, #8
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}

080071e2 <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80071e2:	b580      	push	{r7, lr}
 80071e4:	b082      	sub	sp, #8
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6078      	str	r0, [r7, #4]
 80071ea:	460b      	mov	r3, r1
 80071ec:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d101      	bne.n	80071fc <HAL_PCD_SetAddress+0x1a>
 80071f8:	2302      	movs	r3, #2
 80071fa:	e013      	b.n	8007224 <HAL_PCD_SetAddress+0x42>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  hpcd->USB_Address = address;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	78fa      	ldrb	r2, [r7, #3]
 8007208:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  USB_SetDevAddress(hpcd->Instance, address);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	78fa      	ldrb	r2, [r7, #3]
 8007212:	4611      	mov	r1, r2
 8007214:	4618      	mov	r0, r3
 8007216:	f003 f951 	bl	800a4bc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3708      	adds	r7, #8
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	4608      	mov	r0, r1
 8007236:	4611      	mov	r1, r2
 8007238:	461a      	mov	r2, r3
 800723a:	4603      	mov	r3, r0
 800723c:	70fb      	strb	r3, [r7, #3]
 800723e:	460b      	mov	r3, r1
 8007240:	803b      	strh	r3, [r7, #0]
 8007242:	4613      	mov	r3, r2
 8007244:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007246:	2300      	movs	r3, #0
 8007248:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 800724a:	2300      	movs	r3, #0
 800724c:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80U) == 0x80U)
 800724e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007252:	2b00      	cmp	r3, #0
 8007254:	da08      	bge.n	8007268 <HAL_PCD_EP_Open+0x3c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8007256:	78fb      	ldrb	r3, [r7, #3]
 8007258:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800725c:	015b      	lsls	r3, r3, #5
 800725e:	3328      	adds	r3, #40	; 0x28
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	4413      	add	r3, r2
 8007264:	60fb      	str	r3, [r7, #12]
 8007266:	e008      	b.n	800727a <HAL_PCD_EP_Open+0x4e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8007268:	78fb      	ldrb	r3, [r7, #3]
 800726a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800726e:	015b      	lsls	r3, r3, #5
 8007270:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8007274:	687a      	ldr	r2, [r7, #4]
 8007276:	4413      	add	r3, r2
 8007278:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7FU;
 800727a:	78fb      	ldrb	r3, [r7, #3]
 800727c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007280:	b2da      	uxtb	r2, r3
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8007286:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800728a:	b2db      	uxtb	r3, r3
 800728c:	09db      	lsrs	r3, r3, #7
 800728e:	b2db      	uxtb	r3, r3
 8007290:	461a      	mov	r2, r3
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8007296:	883a      	ldrh	r2, [r7, #0]
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	78ba      	ldrb	r2, [r7, #2]
 80072a0:	70da      	strb	r2, [r3, #3]
    
  __HAL_LOCK(hpcd);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	d101      	bne.n	80072b0 <HAL_PCD_EP_Open+0x84>
 80072ac:	2302      	movs	r3, #2
 80072ae:	e00e      	b.n	80072ce <HAL_PCD_EP_Open+0xa2>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  USB_ActivateEndpoint(hpcd->Instance , ep);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	68f9      	ldr	r1, [r7, #12]
 80072be:	4618      	mov	r0, r3
 80072c0:	f002 f946 	bl	8009550 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2200      	movs	r2, #0
 80072c8:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  return ret;
 80072cc:	7afb      	ldrb	r3, [r7, #11]
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3710      	adds	r7, #16
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}

080072d6 <HAL_PCD_EP_Close>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 80072d6:	b580      	push	{r7, lr}
 80072d8:	b084      	sub	sp, #16
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
 80072de:	460b      	mov	r3, r1
 80072e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 80072e2:	2300      	movs	r3, #0
 80072e4:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80U) == 0x80U)
 80072e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	da08      	bge.n	8007300 <HAL_PCD_EP_Close+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80072ee:	78fb      	ldrb	r3, [r7, #3]
 80072f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072f4:	015b      	lsls	r3, r3, #5
 80072f6:	3328      	adds	r3, #40	; 0x28
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	4413      	add	r3, r2
 80072fc:	60fb      	str	r3, [r7, #12]
 80072fe:	e008      	b.n	8007312 <HAL_PCD_EP_Close+0x3c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8007300:	78fb      	ldrb	r3, [r7, #3]
 8007302:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007306:	015b      	lsls	r3, r3, #5
 8007308:	f503 730a 	add.w	r3, r3, #552	; 0x228
 800730c:	687a      	ldr	r2, [r7, #4]
 800730e:	4413      	add	r3, r2
 8007310:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7FU;
 8007312:	78fb      	ldrb	r3, [r7, #3]
 8007314:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007318:	b2da      	uxtb	r2, r3
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 800731e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007322:	b2db      	uxtb	r3, r3
 8007324:	09db      	lsrs	r3, r3, #7
 8007326:	b2db      	uxtb	r3, r3
 8007328:	461a      	mov	r2, r3
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8007334:	2b01      	cmp	r3, #1
 8007336:	d101      	bne.n	800733c <HAL_PCD_EP_Close+0x66>
 8007338:	2302      	movs	r3, #2
 800733a:	e00e      	b.n	800735a <HAL_PCD_EP_Close+0x84>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	68f9      	ldr	r1, [r7, #12]
 800734a:	4618      	mov	r0, r3
 800734c:	f002 fbc2 	bl	8009ad4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  return HAL_OK;
 8007358:	2300      	movs	r3, #0
}
 800735a:	4618      	mov	r0, r3
 800735c:	3710      	adds	r7, #16
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}

08007362 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007362:	b580      	push	{r7, lr}
 8007364:	b086      	sub	sp, #24
 8007366:	af00      	add	r7, sp, #0
 8007368:	60f8      	str	r0, [r7, #12]
 800736a:	607a      	str	r2, [r7, #4]
 800736c:	603b      	str	r3, [r7, #0]
 800736e:	460b      	mov	r3, r1
 8007370:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8007372:	2300      	movs	r3, #0
 8007374:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8007376:	7afb      	ldrb	r3, [r7, #11]
 8007378:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800737c:	015b      	lsls	r3, r3, #5
 800737e:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8007382:	68fa      	ldr	r2, [r7, #12]
 8007384:	4413      	add	r3, r2
 8007386:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	683a      	ldr	r2, [r7, #0]
 8007392:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007394:	697b      	ldr	r3, [r7, #20]
 8007396:	2200      	movs	r2, #0
 8007398:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	2200      	movs	r2, #0
 800739e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 80073a0:	7afb      	ldrb	r3, [r7, #11]
 80073a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80073a6:	b2da      	uxtb	r2, r3
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & 0x7FU) == 0U)
 80073ac:	7afb      	ldrb	r3, [r7, #11]
 80073ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d106      	bne.n	80073c4 <HAL_PCD_EP_Receive+0x62>
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	6979      	ldr	r1, [r7, #20]
 80073bc:	4618      	mov	r0, r3
 80073be:	f002 fd11 	bl	8009de4 <USB_EPStartXfer>
 80073c2:	e005      	b.n	80073d0 <HAL_PCD_EP_Receive+0x6e>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	6979      	ldr	r1, [r7, #20]
 80073ca:	4618      	mov	r0, r3
 80073cc:	f002 fd0a 	bl	8009de4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80073d0:	2300      	movs	r3, #0
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3718      	adds	r7, #24
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}

080073da <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80073da:	b480      	push	{r7}
 80073dc:	b083      	sub	sp, #12
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
 80073e2:	460b      	mov	r3, r1
 80073e4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & 0xF].xfer_count;
 80073e6:	78fb      	ldrb	r3, [r7, #3]
 80073e8:	f003 030f 	and.w	r3, r3, #15
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	3312      	adds	r3, #18
 80073f0:	015b      	lsls	r3, r3, #5
 80073f2:	4413      	add	r3, r2
 80073f4:	3304      	adds	r3, #4
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	b29b      	uxth	r3, r3
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	370c      	adds	r7, #12
 80073fe:	46bd      	mov	sp, r7
 8007400:	bc80      	pop	{r7}
 8007402:	4770      	bx	lr

08007404 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b086      	sub	sp, #24
 8007408:	af00      	add	r7, sp, #0
 800740a:	60f8      	str	r0, [r7, #12]
 800740c:	607a      	str	r2, [r7, #4]
 800740e:	603b      	str	r3, [r7, #0]
 8007410:	460b      	mov	r3, r1
 8007412:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 8007414:	2300      	movs	r3, #0
 8007416:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8007418:	7afb      	ldrb	r3, [r7, #11]
 800741a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800741e:	015b      	lsls	r3, r3, #5
 8007420:	3328      	adds	r3, #40	; 0x28
 8007422:	68fa      	ldr	r2, [r7, #12]
 8007424:	4413      	add	r3, r2
 8007426:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	683a      	ldr	r2, [r7, #0]
 8007432:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	2200      	movs	r2, #0
 8007438:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	2201      	movs	r2, #1
 800743e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 8007440:	7afb      	ldrb	r3, [r7, #11]
 8007442:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007446:	b2da      	uxtb	r2, r3
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & 0x7FU) == 0U)
 800744c:	7afb      	ldrb	r3, [r7, #11]
 800744e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007452:	2b00      	cmp	r3, #0
 8007454:	d106      	bne.n	8007464 <HAL_PCD_EP_Transmit+0x60>
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	6979      	ldr	r1, [r7, #20]
 800745c:	4618      	mov	r0, r3
 800745e:	f002 fcc1 	bl	8009de4 <USB_EPStartXfer>
 8007462:	e005      	b.n	8007470 <HAL_PCD_EP_Transmit+0x6c>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	6979      	ldr	r1, [r7, #20]
 800746a:	4618      	mov	r0, r3
 800746c:	f002 fcba 	bl	8009de4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	3718      	adds	r7, #24
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}

0800747a <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800747a:	b580      	push	{r7, lr}
 800747c:	b084      	sub	sp, #16
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
 8007482:	460b      	mov	r3, r1
 8007484:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8007486:	2300      	movs	r3, #0
 8007488:	60fb      	str	r3, [r7, #12]
  
  if ((0x80U & ep_addr) == 0x80U)
 800748a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800748e:	2b00      	cmp	r3, #0
 8007490:	da08      	bge.n	80074a4 <HAL_PCD_EP_SetStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8007492:	78fb      	ldrb	r3, [r7, #3]
 8007494:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007498:	015b      	lsls	r3, r3, #5
 800749a:	3328      	adds	r3, #40	; 0x28
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	4413      	add	r3, r2
 80074a0:	60fb      	str	r3, [r7, #12]
 80074a2:	e006      	b.n	80074b2 <HAL_PCD_EP_SetStall+0x38>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80074a4:	78fb      	ldrb	r3, [r7, #3]
 80074a6:	015b      	lsls	r3, r3, #5
 80074a8:	f503 730a 	add.w	r3, r3, #552	; 0x228
 80074ac:	687a      	ldr	r2, [r7, #4]
 80074ae:	4413      	add	r3, r2
 80074b0:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1U;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2201      	movs	r2, #1
 80074b6:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 80074b8:	78fb      	ldrb	r3, [r7, #3]
 80074ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074be:	b2da      	uxtb	r2, r3
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 80074c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	09db      	lsrs	r3, r3, #7
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	461a      	mov	r2, r3
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d101      	bne.n	80074e2 <HAL_PCD_EP_SetStall+0x68>
 80074de:	2302      	movs	r3, #2
 80074e0:	e01c      	b.n	800751c <HAL_PCD_EP_SetStall+0xa2>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2201      	movs	r2, #1
 80074e6:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  USB_EPSetStall(hpcd->Instance , ep);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68f9      	ldr	r1, [r7, #12]
 80074f0:	4618      	mov	r0, r3
 80074f2:	f002 fef9 	bl	800a2e8 <USB_EPSetStall>
  if((ep_addr & 0x7FU) == 0U)
 80074f6:	78fb      	ldrb	r3, [r7, #3]
 80074f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d108      	bne.n	8007512 <HAL_PCD_EP_SetStall+0x98>
  {
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f203 432c 	addw	r3, r3, #1068	; 0x42c
 800750a:	4619      	mov	r1, r3
 800750c:	4610      	mov	r0, r2
 800750e:	f003 f80d 	bl	800a52c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  
  return HAL_OK;
 800751a:	2300      	movs	r3, #0
}
 800751c:	4618      	mov	r0, r3
 800751e:	3710      	adds	r7, #16
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}

08007524 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b084      	sub	sp, #16
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
 800752c:	460b      	mov	r3, r1
 800752e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8007530:	2300      	movs	r3, #0
 8007532:	60fb      	str	r3, [r7, #12]
  
  if ((0x80U & ep_addr) == 0x80U)
 8007534:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007538:	2b00      	cmp	r3, #0
 800753a:	da08      	bge.n	800754e <HAL_PCD_EP_ClrStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800753c:	78fb      	ldrb	r3, [r7, #3]
 800753e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007542:	015b      	lsls	r3, r3, #5
 8007544:	3328      	adds	r3, #40	; 0x28
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	4413      	add	r3, r2
 800754a:	60fb      	str	r3, [r7, #12]
 800754c:	e006      	b.n	800755c <HAL_PCD_EP_ClrStall+0x38>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800754e:	78fb      	ldrb	r3, [r7, #3]
 8007550:	015b      	lsls	r3, r3, #5
 8007552:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	4413      	add	r3, r2
 800755a:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0U;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 8007562:	78fb      	ldrb	r3, [r7, #3]
 8007564:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007568:	b2da      	uxtb	r2, r3
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800756e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007572:	b2db      	uxtb	r3, r3
 8007574:	09db      	lsrs	r3, r3, #7
 8007576:	b2db      	uxtb	r3, r3
 8007578:	461a      	mov	r2, r3
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 8007584:	2b01      	cmp	r3, #1
 8007586:	d101      	bne.n	800758c <HAL_PCD_EP_ClrStall+0x68>
 8007588:	2302      	movs	r3, #2
 800758a:	e00e      	b.n	80075aa <HAL_PCD_EP_ClrStall+0x86>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  USB_EPClearStall(hpcd->Instance , ep);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68f9      	ldr	r1, [r7, #12]
 800759a:	4618      	mov	r0, r3
 800759c:	f002 ff04 	bl	800a3a8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
  
  return HAL_OK;
 80075a8:	2300      	movs	r3, #0
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3710      	adds	r7, #16
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
	...

080075b4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80075b4:	b590      	push	{r4, r7, lr}
 80075b6:	b089      	sub	sp, #36	; 0x24
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep = NULL;
 80075bc:	2300      	movs	r3, #0
 80075be:	61fb      	str	r3, [r7, #28]
  uint16_t count = 0;
 80075c0:	2300      	movs	r3, #0
 80075c2:	837b      	strh	r3, [r7, #26]
  uint8_t epindex = 0;
 80075c4:	2300      	movs	r3, #0
 80075c6:	767b      	strb	r3, [r7, #25]
  __IO uint16_t wIstr = 0;  
 80075c8:	2300      	movs	r3, #0
 80075ca:	81fb      	strh	r3, [r7, #14]
  __IO uint16_t wEPVal = 0;
 80075cc:	2300      	movs	r3, #0
 80075ce:	81bb      	strh	r3, [r7, #12]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 80075d0:	e308      	b.n	8007be4 <PCD_EP_ISR_Handler+0x630>
  {
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80075d2:	89fb      	ldrh	r3, [r7, #14]
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	f003 030f 	and.w	r3, r3, #15
 80075dc:	767b      	strb	r3, [r7, #25]
    
    if (epindex == 0)
 80075de:	7e7b      	ldrb	r3, [r7, #25]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	f040 812a 	bne.w	800783a <PCD_EP_ISR_Handler+0x286>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 80075e6:	89fb      	ldrh	r3, [r7, #14]
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	f003 0310 	and.w	r3, r3, #16
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d14d      	bne.n	800768e <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	881b      	ldrh	r3, [r3, #0]
 80075f8:	b29b      	uxth	r3, r3
 80075fa:	687a      	ldr	r2, [r7, #4]
 80075fc:	6812      	ldr	r2, [r2, #0]
 80075fe:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8007602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007606:	b29b      	uxth	r3, r3
 8007608:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	3328      	adds	r3, #40	; 0x28
 800760e:	61fb      	str	r3, [r7, #28]
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007618:	b29b      	uxth	r3, r3
 800761a:	461a      	mov	r2, r3
 800761c:	69fb      	ldr	r3, [r7, #28]
 800761e:	781b      	ldrb	r3, [r3, #0]
 8007620:	00db      	lsls	r3, r3, #3
 8007622:	4413      	add	r3, r2
 8007624:	3302      	adds	r3, #2
 8007626:	005b      	lsls	r3, r3, #1
 8007628:	687a      	ldr	r2, [r7, #4]
 800762a:	6812      	ldr	r2, [r2, #0]
 800762c:	4413      	add	r3, r2
 800762e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	b29b      	uxth	r3, r3
 8007636:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800763a:	69fb      	ldr	r3, [r7, #28]
 800763c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800763e:	69fb      	ldr	r3, [r7, #28]
 8007640:	695a      	ldr	r2, [r3, #20]
 8007642:	69fb      	ldr	r3, [r7, #28]
 8007644:	69db      	ldr	r3, [r3, #28]
 8007646:	441a      	add	r2, r3
 8007648:	69fb      	ldr	r3, [r7, #28]
 800764a:	615a      	str	r2, [r3, #20]
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800764c:	2100      	movs	r1, #0
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f004 fbc4 	bl	800bddc <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0U)&& ( ep->xfer_len == 0U))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800765a:	b2db      	uxtb	r3, r3
 800765c:	2b00      	cmp	r3, #0
 800765e:	f000 82c1 	beq.w	8007be4 <PCD_EP_ISR_Handler+0x630>
 8007662:	69fb      	ldr	r3, [r7, #28]
 8007664:	699b      	ldr	r3, [r3, #24]
 8007666:	2b00      	cmp	r3, #0
 8007668:	f040 82bc 	bne.w	8007be4 <PCD_EP_ISR_Handler+0x630>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007672:	b2db      	uxtb	r3, r3
 8007674:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007678:	b2da      	uxtb	r2, r3
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	b292      	uxth	r2, r2
 8007680:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800768c:	e2aa      	b.n	8007be4 <PCD_EP_ISR_Handler+0x630>
      {
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0U];
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8007694:	61fb      	str	r3, [r7, #28]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	881b      	ldrh	r3, [r3, #0]
 800769c:	b29b      	uxth	r3, r3
 800769e:	81bb      	strh	r3, [r7, #12]
        
        if ((wEPVal & USB_EP_SETUP) != 0U)
 80076a0:	89bb      	ldrh	r3, [r7, #12]
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d031      	beq.n	8007710 <PCD_EP_ISR_Handler+0x15c>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80076b4:	b29b      	uxth	r3, r3
 80076b6:	461a      	mov	r2, r3
 80076b8:	69fb      	ldr	r3, [r7, #28]
 80076ba:	781b      	ldrb	r3, [r3, #0]
 80076bc:	00db      	lsls	r3, r3, #3
 80076be:	4413      	add	r3, r2
 80076c0:	3306      	adds	r3, #6
 80076c2:	005b      	lsls	r3, r3, #1
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	6812      	ldr	r2, [r2, #0]
 80076c8:	4413      	add	r3, r2
 80076ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80076d6:	69fb      	ldr	r3, [r7, #28]
 80076d8:	61da      	str	r2, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6818      	ldr	r0, [r3, #0]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f203 412c 	addw	r1, r3, #1068	; 0x42c
 80076e4:	69fb      	ldr	r3, [r7, #28]
 80076e6:	889a      	ldrh	r2, [r3, #4]
 80076e8:	69fb      	ldr	r3, [r7, #28]
 80076ea:	69db      	ldr	r3, [r3, #28]
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	f002 ff6e 	bl	800a5ce <USB_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	881b      	ldrh	r3, [r3, #0]
 80076f8:	b299      	uxth	r1, r3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	f640 738f 	movw	r3, #3983	; 0xf8f
 8007702:	400b      	ands	r3, r1
 8007704:	b29b      	uxth	r3, r3
 8007706:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f004 fb3d 	bl	800bd88 <HAL_PCD_SetupStageCallback>
 800770e:	e269      	b.n	8007be4 <PCD_EP_ISR_Handler+0x630>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007710:	89bb      	ldrh	r3, [r7, #12]
 8007712:	b29b      	uxth	r3, r3
 8007714:	b21b      	sxth	r3, r3
 8007716:	2b00      	cmp	r3, #0
 8007718:	f280 8264 	bge.w	8007be4 <PCD_EP_ISR_Handler+0x630>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	881b      	ldrh	r3, [r3, #0]
 8007722:	b299      	uxth	r1, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	f640 738f 	movw	r3, #3983	; 0xf8f
 800772c:	400b      	ands	r3, r1
 800772e:	b29b      	uxth	r3, r3
 8007730:	8013      	strh	r3, [r2, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800773a:	b29b      	uxth	r3, r3
 800773c:	461a      	mov	r2, r3
 800773e:	69fb      	ldr	r3, [r7, #28]
 8007740:	781b      	ldrb	r3, [r3, #0]
 8007742:	00db      	lsls	r3, r3, #3
 8007744:	4413      	add	r3, r2
 8007746:	3306      	adds	r3, #6
 8007748:	005b      	lsls	r3, r3, #1
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	6812      	ldr	r2, [r2, #0]
 800774e:	4413      	add	r3, r2
 8007750:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	b29b      	uxth	r3, r3
 8007758:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800775c:	69fb      	ldr	r3, [r7, #28]
 800775e:	61da      	str	r2, [r3, #28]
          
          if (ep->xfer_count != 0U)
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	69db      	ldr	r3, [r3, #28]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d011      	beq.n	800778c <PCD_EP_ISR_Handler+0x1d8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6818      	ldr	r0, [r3, #0]
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	6959      	ldr	r1, [r3, #20]
 8007770:	69fb      	ldr	r3, [r7, #28]
 8007772:	889a      	ldrh	r2, [r3, #4]
 8007774:	69fb      	ldr	r3, [r7, #28]
 8007776:	69db      	ldr	r3, [r3, #28]
 8007778:	b29b      	uxth	r3, r3
 800777a:	f002 ff28 	bl	800a5ce <USB_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 800777e:	69fb      	ldr	r3, [r7, #28]
 8007780:	695a      	ldr	r2, [r3, #20]
 8007782:	69fb      	ldr	r3, [r7, #28]
 8007784:	69db      	ldr	r3, [r3, #28]
 8007786:	441a      	add	r2, r3
 8007788:	69fb      	ldr	r3, [r7, #28]
 800778a:	615a      	str	r2, [r3, #20]
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800778c:	2100      	movs	r1, #0
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f004 fb0c 	bl	800bdac <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800779c:	b29b      	uxth	r3, r3
 800779e:	3306      	adds	r3, #6
 80077a0:	005b      	lsls	r3, r3, #1
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	6812      	ldr	r2, [r2, #0]
 80077a6:	4413      	add	r3, r2
 80077a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077ac:	613b      	str	r3, [r7, #16]
 80077ae:	69fb      	ldr	r3, [r7, #28]
 80077b0:	691b      	ldr	r3, [r3, #16]
 80077b2:	2b3e      	cmp	r3, #62	; 0x3e
 80077b4:	d918      	bls.n	80077e8 <PCD_EP_ISR_Handler+0x234>
 80077b6:	69fb      	ldr	r3, [r7, #28]
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	095b      	lsrs	r3, r3, #5
 80077bc:	82fb      	strh	r3, [r7, #22]
 80077be:	69fb      	ldr	r3, [r7, #28]
 80077c0:	691b      	ldr	r3, [r3, #16]
 80077c2:	f003 031f 	and.w	r3, r3, #31
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d102      	bne.n	80077d0 <PCD_EP_ISR_Handler+0x21c>
 80077ca:	8afb      	ldrh	r3, [r7, #22]
 80077cc:	3b01      	subs	r3, #1
 80077ce:	82fb      	strh	r3, [r7, #22]
 80077d0:	8afb      	ldrh	r3, [r7, #22]
 80077d2:	029b      	lsls	r3, r3, #10
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077de:	b29b      	uxth	r3, r3
 80077e0:	461a      	mov	r2, r3
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	601a      	str	r2, [r3, #0]
 80077e6:	e012      	b.n	800780e <PCD_EP_ISR_Handler+0x25a>
 80077e8:	69fb      	ldr	r3, [r7, #28]
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	085b      	lsrs	r3, r3, #1
 80077ee:	82fb      	strh	r3, [r7, #22]
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	691b      	ldr	r3, [r3, #16]
 80077f4:	f003 0301 	and.w	r3, r3, #1
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d002      	beq.n	8007802 <PCD_EP_ISR_Handler+0x24e>
 80077fc:	8afb      	ldrh	r3, [r7, #22]
 80077fe:	3301      	adds	r3, #1
 8007800:	82fb      	strh	r3, [r7, #22]
 8007802:	8afb      	ldrh	r3, [r7, #22]
 8007804:	029b      	lsls	r3, r3, #10
 8007806:	b29b      	uxth	r3, r3
 8007808:	461a      	mov	r2, r3
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	601a      	str	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	881b      	ldrh	r3, [r3, #0]
 8007814:	b29b      	uxth	r3, r3
 8007816:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800781a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800781e:	b29c      	uxth	r4, r3
 8007820:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007824:	b29c      	uxth	r4, r3
 8007826:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800782a:	b29c      	uxth	r4, r3
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	4b98      	ldr	r3, [pc, #608]	; (8007a94 <PCD_EP_ISR_Handler+0x4e0>)
 8007832:	4323      	orrs	r3, r4
 8007834:	b29b      	uxth	r3, r3
 8007836:	8013      	strh	r3, [r2, #0]
 8007838:	e1d4      	b.n	8007be4 <PCD_EP_ISR_Handler+0x630>
    else
    {
      /* Decode and service non control endpoints interrupt  */
	  
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	461a      	mov	r2, r3
 8007840:	7e7b      	ldrb	r3, [r7, #25]
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	4413      	add	r3, r2
 8007846:	881b      	ldrh	r3, [r3, #0]
 8007848:	b29b      	uxth	r3, r3
 800784a:	81bb      	strh	r3, [r7, #12]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800784c:	89bb      	ldrh	r3, [r7, #12]
 800784e:	b29b      	uxth	r3, r3
 8007850:	b21b      	sxth	r3, r3
 8007852:	2b00      	cmp	r3, #0
 8007854:	f280 80d0 	bge.w	80079f8 <PCD_EP_ISR_Handler+0x444>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	461a      	mov	r2, r3
 800785e:	7e7b      	ldrb	r3, [r7, #25]
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	4413      	add	r3, r2
 8007864:	881b      	ldrh	r3, [r3, #0]
 8007866:	b299      	uxth	r1, r3
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	461a      	mov	r2, r3
 800786e:	7e7b      	ldrb	r3, [r7, #25]
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	441a      	add	r2, r3
 8007874:	f640 738f 	movw	r3, #3983	; 0xf8f
 8007878:	400b      	ands	r3, r1
 800787a:	b29b      	uxth	r3, r3
 800787c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->OUT_ep[epindex];
 800787e:	7e7b      	ldrb	r3, [r7, #25]
 8007880:	015b      	lsls	r3, r3, #5
 8007882:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	4413      	add	r3, r2
 800788a:	61fb      	str	r3, [r7, #28]
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 800788c:	69fb      	ldr	r3, [r7, #28]
 800788e:	7a9b      	ldrb	r3, [r3, #10]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d122      	bne.n	80078da <PCD_EP_ISR_Handler+0x326>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800789c:	b29b      	uxth	r3, r3
 800789e:	461a      	mov	r2, r3
 80078a0:	69fb      	ldr	r3, [r7, #28]
 80078a2:	781b      	ldrb	r3, [r3, #0]
 80078a4:	00db      	lsls	r3, r3, #3
 80078a6:	4413      	add	r3, r2
 80078a8:	3306      	adds	r3, #6
 80078aa:	005b      	lsls	r3, r3, #1
 80078ac:	687a      	ldr	r2, [r7, #4]
 80078ae:	6812      	ldr	r2, [r2, #0]
 80078b0:	4413      	add	r3, r2
 80078b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078be:	837b      	strh	r3, [r7, #26]
          if (count != 0U)
 80078c0:	8b7b      	ldrh	r3, [r7, #26]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d073      	beq.n	80079ae <PCD_EP_ISR_Handler+0x3fa>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6818      	ldr	r0, [r3, #0]
 80078ca:	69fb      	ldr	r3, [r7, #28]
 80078cc:	6959      	ldr	r1, [r3, #20]
 80078ce:	69fb      	ldr	r3, [r7, #28]
 80078d0:	889a      	ldrh	r2, [r3, #4]
 80078d2:	8b7b      	ldrh	r3, [r7, #26]
 80078d4:	f002 fe7b 	bl	800a5ce <USB_ReadPMA>
 80078d8:	e069      	b.n	80079ae <PCD_EP_ISR_Handler+0x3fa>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	461a      	mov	r2, r3
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	781b      	ldrb	r3, [r3, #0]
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	4413      	add	r3, r2
 80078e8:	881b      	ldrh	r3, [r3, #0]
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d022      	beq.n	800793a <PCD_EP_ISR_Handler+0x386>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	461a      	mov	r2, r3
 8007900:	69fb      	ldr	r3, [r7, #28]
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	00db      	lsls	r3, r3, #3
 8007906:	4413      	add	r3, r2
 8007908:	3302      	adds	r3, #2
 800790a:	005b      	lsls	r3, r3, #1
 800790c:	687a      	ldr	r2, [r7, #4]
 800790e:	6812      	ldr	r2, [r2, #0]
 8007910:	4413      	add	r3, r2
 8007912:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	b29b      	uxth	r3, r3
 800791a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800791e:	837b      	strh	r3, [r7, #26]
            if (count != 0U)
 8007920:	8b7b      	ldrh	r3, [r7, #26]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d02b      	beq.n	800797e <PCD_EP_ISR_Handler+0x3ca>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6818      	ldr	r0, [r3, #0]
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	6959      	ldr	r1, [r3, #20]
 800792e:	69fb      	ldr	r3, [r7, #28]
 8007930:	88da      	ldrh	r2, [r3, #6]
 8007932:	8b7b      	ldrh	r3, [r7, #26]
 8007934:	f002 fe4b 	bl	800a5ce <USB_ReadPMA>
 8007938:	e021      	b.n	800797e <PCD_EP_ISR_Handler+0x3ca>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007942:	b29b      	uxth	r3, r3
 8007944:	461a      	mov	r2, r3
 8007946:	69fb      	ldr	r3, [r7, #28]
 8007948:	781b      	ldrb	r3, [r3, #0]
 800794a:	00db      	lsls	r3, r3, #3
 800794c:	4413      	add	r3, r2
 800794e:	3306      	adds	r3, #6
 8007950:	005b      	lsls	r3, r3, #1
 8007952:	687a      	ldr	r2, [r7, #4]
 8007954:	6812      	ldr	r2, [r2, #0]
 8007956:	4413      	add	r3, r2
 8007958:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	b29b      	uxth	r3, r3
 8007960:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007964:	837b      	strh	r3, [r7, #26]
            if (count != 0U)
 8007966:	8b7b      	ldrh	r3, [r7, #26]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d008      	beq.n	800797e <PCD_EP_ISR_Handler+0x3ca>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6818      	ldr	r0, [r3, #0]
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	6959      	ldr	r1, [r3, #20]
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	891a      	ldrh	r2, [r3, #8]
 8007978:	8b7b      	ldrh	r3, [r7, #26]
 800797a:	f002 fe28 	bl	800a5ce <USB_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	461a      	mov	r2, r3
 8007984:	69fb      	ldr	r3, [r7, #28]
 8007986:	781b      	ldrb	r3, [r3, #0]
 8007988:	009b      	lsls	r3, r3, #2
 800798a:	4413      	add	r3, r2
 800798c:	881b      	ldrh	r3, [r3, #0]
 800798e:	b29a      	uxth	r2, r3
 8007990:	f640 730f 	movw	r3, #3855	; 0xf0f
 8007994:	4013      	ands	r3, r2
 8007996:	b299      	uxth	r1, r3
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	461a      	mov	r2, r3
 800799e:	69fb      	ldr	r3, [r7, #28]
 80079a0:	781b      	ldrb	r3, [r3, #0]
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	441a      	add	r2, r3
 80079a6:	4b3c      	ldr	r3, [pc, #240]	; (8007a98 <PCD_EP_ISR_Handler+0x4e4>)
 80079a8:	430b      	orrs	r3, r1
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 80079ae:	69fb      	ldr	r3, [r7, #28]
 80079b0:	69da      	ldr	r2, [r3, #28]
 80079b2:	8b7b      	ldrh	r3, [r7, #26]
 80079b4:	441a      	add	r2, r3
 80079b6:	69fb      	ldr	r3, [r7, #28]
 80079b8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff+=count;
 80079ba:	69fb      	ldr	r3, [r7, #28]
 80079bc:	695a      	ldr	r2, [r3, #20]
 80079be:	8b7b      	ldrh	r3, [r7, #26]
 80079c0:	441a      	add	r2, r3
 80079c2:	69fb      	ldr	r3, [r7, #28]
 80079c4:	615a      	str	r2, [r3, #20]
       
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80079c6:	69fb      	ldr	r3, [r7, #28]
 80079c8:	699b      	ldr	r3, [r3, #24]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d004      	beq.n	80079d8 <PCD_EP_ISR_Handler+0x424>
 80079ce:	8b7a      	ldrh	r2, [r7, #26]
 80079d0:	69fb      	ldr	r3, [r7, #28]
 80079d2:	691b      	ldr	r3, [r3, #16]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d206      	bcs.n	80079e6 <PCD_EP_ISR_Handler+0x432>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80079d8:	69fb      	ldr	r3, [r7, #28]
 80079da:	781b      	ldrb	r3, [r3, #0]
 80079dc:	4619      	mov	r1, r3
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f004 f9e4 	bl	800bdac <HAL_PCD_DataOutStageCallback>
 80079e4:	e008      	b.n	80079f8 <PCD_EP_ISR_Handler+0x444>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	7819      	ldrb	r1, [r3, #0]
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	695a      	ldr	r2, [r3, #20]
 80079ee:	69fb      	ldr	r3, [r7, #28]
 80079f0:	699b      	ldr	r3, [r3, #24]
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f7ff fcb5 	bl	8007362 <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80079f8:	89bb      	ldrh	r3, [r7, #12]
 80079fa:	b29b      	uxth	r3, r3
 80079fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	f000 80ef 	beq.w	8007be4 <PCD_EP_ISR_Handler+0x630>
      {
        ep = &hpcd->IN_ep[epindex];
 8007a06:	7e7b      	ldrb	r3, [r7, #25]
 8007a08:	015b      	lsls	r3, r3, #5
 8007a0a:	3328      	adds	r3, #40	; 0x28
 8007a0c:	687a      	ldr	r2, [r7, #4]
 8007a0e:	4413      	add	r3, r2
 8007a10:	61fb      	str	r3, [r7, #28]
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	461a      	mov	r2, r3
 8007a18:	7e7b      	ldrb	r3, [r7, #25]
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	4413      	add	r3, r2
 8007a1e:	881b      	ldrh	r3, [r3, #0]
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	6812      	ldr	r2, [r2, #0]
 8007a26:	4611      	mov	r1, r2
 8007a28:	7e7a      	ldrb	r2, [r7, #25]
 8007a2a:	0092      	lsls	r2, r2, #2
 8007a2c:	440a      	add	r2, r1
 8007a2e:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8007a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	8013      	strh	r3, [r2, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0U)
 8007a3a:	69fb      	ldr	r3, [r7, #28]
 8007a3c:	7a9b      	ldrb	r3, [r3, #10]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d12c      	bne.n	8007a9c <PCD_EP_ISR_Handler+0x4e8>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	69fb      	ldr	r3, [r7, #28]
 8007a50:	781b      	ldrb	r3, [r3, #0]
 8007a52:	00db      	lsls	r3, r3, #3
 8007a54:	4413      	add	r3, r2
 8007a56:	3302      	adds	r3, #2
 8007a58:	005b      	lsls	r3, r3, #1
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	6812      	ldr	r2, [r2, #0]
 8007a5e:	4413      	add	r3, r2
 8007a60:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	b29b      	uxth	r3, r3
 8007a68:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007a6c:	69fb      	ldr	r3, [r7, #28]
 8007a6e:	61da      	str	r2, [r3, #28]
          if (ep->xfer_count != 0U)
 8007a70:	69fb      	ldr	r3, [r7, #28]
 8007a72:	69db      	ldr	r3, [r3, #28]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	f000 8083 	beq.w	8007b80 <PCD_EP_ISR_Handler+0x5cc>
          {
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6818      	ldr	r0, [r3, #0]
 8007a7e:	69fb      	ldr	r3, [r7, #28]
 8007a80:	6959      	ldr	r1, [r3, #20]
 8007a82:	69fb      	ldr	r3, [r7, #28]
 8007a84:	889a      	ldrh	r2, [r3, #4]
 8007a86:	69fb      	ldr	r3, [r7, #28]
 8007a88:	69db      	ldr	r3, [r3, #28]
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	f002 fd59 	bl	800a542 <USB_WritePMA>
 8007a90:	e076      	b.n	8007b80 <PCD_EP_ISR_Handler+0x5cc>
 8007a92:	bf00      	nop
 8007a94:	ffff8080 	.word	0xffff8080
 8007a98:	ffff80c0 	.word	0xffff80c0
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	69fb      	ldr	r3, [r7, #28]
 8007aa4:	781b      	ldrb	r3, [r3, #0]
 8007aa6:	009b      	lsls	r3, r3, #2
 8007aa8:	4413      	add	r3, r2
 8007aaa:	881b      	ldrh	r3, [r3, #0]
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d026      	beq.n	8007b04 <PCD_EP_ISR_Handler+0x550>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	461a      	mov	r2, r3
 8007ac2:	69fb      	ldr	r3, [r7, #28]
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	00db      	lsls	r3, r3, #3
 8007ac8:	4413      	add	r3, r2
 8007aca:	3302      	adds	r3, #2
 8007acc:	005b      	lsls	r3, r3, #1
 8007ace:	687a      	ldr	r2, [r7, #4]
 8007ad0:	6812      	ldr	r2, [r2, #0]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007ae0:	69fb      	ldr	r3, [r7, #28]
 8007ae2:	61da      	str	r2, [r3, #28]
            if (ep->xfer_count != 0U)
 8007ae4:	69fb      	ldr	r3, [r7, #28]
 8007ae6:	69db      	ldr	r3, [r3, #28]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d031      	beq.n	8007b50 <PCD_EP_ISR_Handler+0x59c>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6818      	ldr	r0, [r3, #0]
 8007af0:	69fb      	ldr	r3, [r7, #28]
 8007af2:	6959      	ldr	r1, [r3, #20]
 8007af4:	69fb      	ldr	r3, [r7, #28]
 8007af6:	88da      	ldrh	r2, [r3, #6]
 8007af8:	69fb      	ldr	r3, [r7, #28]
 8007afa:	69db      	ldr	r3, [r3, #28]
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	f002 fd20 	bl	800a542 <USB_WritePMA>
 8007b02:	e025      	b.n	8007b50 <PCD_EP_ISR_Handler+0x59c>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	461a      	mov	r2, r3
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	781b      	ldrb	r3, [r3, #0]
 8007b14:	00db      	lsls	r3, r3, #3
 8007b16:	4413      	add	r3, r2
 8007b18:	3306      	adds	r3, #6
 8007b1a:	005b      	lsls	r3, r3, #1
 8007b1c:	687a      	ldr	r2, [r7, #4]
 8007b1e:	6812      	ldr	r2, [r2, #0]
 8007b20:	4413      	add	r3, r2
 8007b22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	61da      	str	r2, [r3, #28]
            if (ep->xfer_count != 0U)
 8007b32:	69fb      	ldr	r3, [r7, #28]
 8007b34:	69db      	ldr	r3, [r3, #28]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d00a      	beq.n	8007b50 <PCD_EP_ISR_Handler+0x59c>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6818      	ldr	r0, [r3, #0]
 8007b3e:	69fb      	ldr	r3, [r7, #28]
 8007b40:	6959      	ldr	r1, [r3, #20]
 8007b42:	69fb      	ldr	r3, [r7, #28]
 8007b44:	891a      	ldrh	r2, [r3, #8]
 8007b46:	69fb      	ldr	r3, [r7, #28]
 8007b48:	69db      	ldr	r3, [r3, #28]
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	f002 fcf9 	bl	800a542 <USB_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	461a      	mov	r2, r3
 8007b56:	69fb      	ldr	r3, [r7, #28]
 8007b58:	781b      	ldrb	r3, [r3, #0]
 8007b5a:	009b      	lsls	r3, r3, #2
 8007b5c:	4413      	add	r3, r2
 8007b5e:	881b      	ldrh	r3, [r3, #0]
 8007b60:	b29a      	uxth	r2, r3
 8007b62:	f640 730f 	movw	r3, #3855	; 0xf0f
 8007b66:	4013      	ands	r3, r2
 8007b68:	b299      	uxth	r1, r3
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	461a      	mov	r2, r3
 8007b70:	69fb      	ldr	r3, [r7, #28]
 8007b72:	781b      	ldrb	r3, [r3, #0]
 8007b74:	009b      	lsls	r3, r3, #2
 8007b76:	441a      	add	r2, r3
 8007b78:	4b22      	ldr	r3, [pc, #136]	; (8007c04 <PCD_EP_ISR_Handler+0x650>)
 8007b7a:	430b      	orrs	r3, r1
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	461a      	mov	r2, r3
 8007b8c:	69fb      	ldr	r3, [r7, #28]
 8007b8e:	781b      	ldrb	r3, [r3, #0]
 8007b90:	00db      	lsls	r3, r3, #3
 8007b92:	4413      	add	r3, r2
 8007b94:	3302      	adds	r3, #2
 8007b96:	005b      	lsls	r3, r3, #1
 8007b98:	687a      	ldr	r2, [r7, #4]
 8007b9a:	6812      	ldr	r2, [r2, #0]
 8007b9c:	4413      	add	r3, r2
 8007b9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007baa:	69fb      	ldr	r3, [r7, #28]
 8007bac:	61da      	str	r2, [r3, #28]
        ep->xfer_buff+=ep->xfer_count;
 8007bae:	69fb      	ldr	r3, [r7, #28]
 8007bb0:	695a      	ldr	r2, [r3, #20]
 8007bb2:	69fb      	ldr	r3, [r7, #28]
 8007bb4:	69db      	ldr	r3, [r3, #28]
 8007bb6:	441a      	add	r2, r3
 8007bb8:	69fb      	ldr	r3, [r7, #28]
 8007bba:	615a      	str	r2, [r3, #20]
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8007bbc:	69fb      	ldr	r3, [r7, #28]
 8007bbe:	699b      	ldr	r3, [r3, #24]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d106      	bne.n	8007bd2 <PCD_EP_ISR_Handler+0x61e>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007bc4:	69fb      	ldr	r3, [r7, #28]
 8007bc6:	781b      	ldrb	r3, [r3, #0]
 8007bc8:	4619      	mov	r1, r3
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f004 f906 	bl	800bddc <HAL_PCD_DataInStageCallback>
 8007bd0:	e008      	b.n	8007be4 <PCD_EP_ISR_Handler+0x630>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8007bd2:	69fb      	ldr	r3, [r7, #28]
 8007bd4:	7819      	ldrb	r1, [r3, #0]
 8007bd6:	69fb      	ldr	r3, [r7, #28]
 8007bd8:	695a      	ldr	r2, [r3, #20]
 8007bda:	69fb      	ldr	r3, [r7, #28]
 8007bdc:	699b      	ldr	r3, [r3, #24]
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f7ff fc10 	bl	8007404 <HAL_PCD_EP_Transmit>
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007bec:	b29b      	uxth	r3, r3
 8007bee:	461a      	mov	r2, r3
 8007bf0:	81fa      	strh	r2, [r7, #14]
 8007bf2:	b21b      	sxth	r3, r3
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	f6ff acec 	blt.w	80075d2 <PCD_EP_ISR_Handler+0x1e>
        }
      } 
    }
  }
  return HAL_OK;
 8007bfa:	2300      	movs	r3, #0
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3724      	adds	r7, #36	; 0x24
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd90      	pop	{r4, r7, pc}
 8007c04:	ffffc080 	.word	0xffffc080

08007c08 <HAL_PCDEx_PMAConfig>:
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)

{
 8007c08:	b480      	push	{r7}
 8007c0a:	b087      	sub	sp, #28
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	60f8      	str	r0, [r7, #12]
 8007c10:	607b      	str	r3, [r7, #4]
 8007c12:	460b      	mov	r3, r1
 8007c14:	817b      	strh	r3, [r7, #10]
 8007c16:	4613      	mov	r3, r2
 8007c18:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep = NULL;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	617b      	str	r3, [r7, #20]
  
  /* initialize ep structure*/
  if ((ep_addr & 0x80U) == 0x80U)
 8007c1e:	897b      	ldrh	r3, [r7, #10]
 8007c20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d008      	beq.n	8007c3a <HAL_PCDEx_PMAConfig+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8007c28:	897b      	ldrh	r3, [r7, #10]
 8007c2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c2e:	015b      	lsls	r3, r3, #5
 8007c30:	3328      	adds	r3, #40	; 0x28
 8007c32:	68fa      	ldr	r2, [r7, #12]
 8007c34:	4413      	add	r3, r2
 8007c36:	617b      	str	r3, [r7, #20]
 8007c38:	e006      	b.n	8007c48 <HAL_PCDEx_PMAConfig+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007c3a:	897b      	ldrh	r3, [r7, #10]
 8007c3c:	015b      	lsls	r3, r3, #5
 8007c3e:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8007c42:	68fa      	ldr	r2, [r7, #12]
 8007c44:	4413      	add	r3, r2
 8007c46:	617b      	str	r3, [r7, #20]
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8007c48:	893b      	ldrh	r3, [r7, #8]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d107      	bne.n	8007c5e <HAL_PCDEx_PMAConfig+0x56>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0U;
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	2200      	movs	r2, #0
 8007c52:	729a      	strb	r2, [r3, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	b29a      	uxth	r2, r3
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	809a      	strh	r2, [r3, #4]
 8007c5c:	e00b      	b.n	8007c76 <HAL_PCDEx_PMAConfig+0x6e>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1U;
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	2201      	movs	r2, #1
 8007c62:	729a      	strb	r2, [r3, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0x0000FFFFU;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	b29a      	uxth	r2, r3
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	80da      	strh	r2, [r3, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	0c1b      	lsrs	r3, r3, #16
 8007c70:	b29a      	uxth	r2, r3
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	811a      	strh	r2, [r3, #8]
  }
  
  return HAL_OK; 
 8007c76:	2300      	movs	r3, #0
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	371c      	adds	r7, #28
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bc80      	pop	{r7}
 8007c80:	4770      	bx	lr
	...

08007c84 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007c84:	b480      	push	{r7}
 8007c86:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8007c88:	4b03      	ldr	r3, [pc, #12]	; (8007c98 <HAL_PWR_EnableBkUpAccess+0x14>)
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	601a      	str	r2, [r3, #0]
}
 8007c8e:	bf00      	nop
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bc80      	pop	{r7}
 8007c94:	4770      	bx	lr
 8007c96:	bf00      	nop
 8007c98:	420e0020 	.word	0x420e0020

08007c9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b086      	sub	sp, #24
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f003 0301 	and.w	r3, r3, #1
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	f000 8087 	beq.w	8007dc4 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8007cb6:	4b92      	ldr	r3, [pc, #584]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007cb8:	685b      	ldr	r3, [r3, #4]
 8007cba:	f003 030c 	and.w	r3, r3, #12
 8007cbe:	2b04      	cmp	r3, #4
 8007cc0:	d00c      	beq.n	8007cdc <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007cc2:	4b8f      	ldr	r3, [pc, #572]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	f003 030c 	and.w	r3, r3, #12
 8007cca:	2b08      	cmp	r3, #8
 8007ccc:	d112      	bne.n	8007cf4 <HAL_RCC_OscConfig+0x58>
 8007cce:	4b8c      	ldr	r3, [pc, #560]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007cd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cda:	d10b      	bne.n	8007cf4 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007cdc:	4b88      	ldr	r3, [pc, #544]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d06c      	beq.n	8007dc2 <HAL_RCC_OscConfig+0x126>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d168      	bne.n	8007dc2 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	e22d      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cfc:	d106      	bne.n	8007d0c <HAL_RCC_OscConfig+0x70>
 8007cfe:	4b80      	ldr	r3, [pc, #512]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a7f      	ldr	r2, [pc, #508]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d08:	6013      	str	r3, [r2, #0]
 8007d0a:	e02e      	b.n	8007d6a <HAL_RCC_OscConfig+0xce>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d10c      	bne.n	8007d2e <HAL_RCC_OscConfig+0x92>
 8007d14:	4b7a      	ldr	r3, [pc, #488]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a79      	ldr	r2, [pc, #484]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d1e:	6013      	str	r3, [r2, #0]
 8007d20:	4b77      	ldr	r3, [pc, #476]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a76      	ldr	r2, [pc, #472]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d2a:	6013      	str	r3, [r2, #0]
 8007d2c:	e01d      	b.n	8007d6a <HAL_RCC_OscConfig+0xce>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007d36:	d10c      	bne.n	8007d52 <HAL_RCC_OscConfig+0xb6>
 8007d38:	4b71      	ldr	r3, [pc, #452]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a70      	ldr	r2, [pc, #448]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007d42:	6013      	str	r3, [r2, #0]
 8007d44:	4b6e      	ldr	r3, [pc, #440]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a6d      	ldr	r2, [pc, #436]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d4e:	6013      	str	r3, [r2, #0]
 8007d50:	e00b      	b.n	8007d6a <HAL_RCC_OscConfig+0xce>
 8007d52:	4b6b      	ldr	r3, [pc, #428]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a6a      	ldr	r2, [pc, #424]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d5c:	6013      	str	r3, [r2, #0]
 8007d5e:	4b68      	ldr	r3, [pc, #416]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a67      	ldr	r2, [pc, #412]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d68:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d013      	beq.n	8007d9a <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d72:	f7fd ffad 	bl	8005cd0 <HAL_GetTick>
 8007d76:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d78:	e008      	b.n	8007d8c <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d7a:	f7fd ffa9 	bl	8005cd0 <HAL_GetTick>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	1ad3      	subs	r3, r2, r3
 8007d84:	2b64      	cmp	r3, #100	; 0x64
 8007d86:	d901      	bls.n	8007d8c <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8007d88:	2303      	movs	r3, #3
 8007d8a:	e1e1      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d8c:	4b5c      	ldr	r3, [pc, #368]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d0f0      	beq.n	8007d7a <HAL_RCC_OscConfig+0xde>
 8007d98:	e014      	b.n	8007dc4 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d9a:	f7fd ff99 	bl	8005cd0 <HAL_GetTick>
 8007d9e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007da0:	e008      	b.n	8007db4 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007da2:	f7fd ff95 	bl	8005cd0 <HAL_GetTick>
 8007da6:	4602      	mov	r2, r0
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	1ad3      	subs	r3, r2, r3
 8007dac:	2b64      	cmp	r3, #100	; 0x64
 8007dae:	d901      	bls.n	8007db4 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8007db0:	2303      	movs	r3, #3
 8007db2:	e1cd      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007db4:	4b52      	ldr	r3, [pc, #328]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d1f0      	bne.n	8007da2 <HAL_RCC_OscConfig+0x106>
 8007dc0:	e000      	b.n	8007dc4 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007dc2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f003 0302 	and.w	r3, r3, #2
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d063      	beq.n	8007e98 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8007dd0:	4b4b      	ldr	r3, [pc, #300]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	f003 030c 	and.w	r3, r3, #12
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d00b      	beq.n	8007df4 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007ddc:	4b48      	ldr	r3, [pc, #288]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	f003 030c 	and.w	r3, r3, #12
 8007de4:	2b08      	cmp	r3, #8
 8007de6:	d11c      	bne.n	8007e22 <HAL_RCC_OscConfig+0x186>
 8007de8:	4b45      	ldr	r3, [pc, #276]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d116      	bne.n	8007e22 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007df4:	4b42      	ldr	r3, [pc, #264]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f003 0302 	and.w	r3, r3, #2
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d005      	beq.n	8007e0c <HAL_RCC_OscConfig+0x170>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	691b      	ldr	r3, [r3, #16]
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d001      	beq.n	8007e0c <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e1a1      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e0c:	4b3c      	ldr	r3, [pc, #240]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	695b      	ldr	r3, [r3, #20]
 8007e18:	00db      	lsls	r3, r3, #3
 8007e1a:	4939      	ldr	r1, [pc, #228]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e20:	e03a      	b.n	8007e98 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	691b      	ldr	r3, [r3, #16]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d020      	beq.n	8007e6c <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e2a:	4b36      	ldr	r3, [pc, #216]	; (8007f04 <HAL_RCC_OscConfig+0x268>)
 8007e2c:	2201      	movs	r2, #1
 8007e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e30:	f7fd ff4e 	bl	8005cd0 <HAL_GetTick>
 8007e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e36:	e008      	b.n	8007e4a <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e38:	f7fd ff4a 	bl	8005cd0 <HAL_GetTick>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	1ad3      	subs	r3, r2, r3
 8007e42:	2b02      	cmp	r3, #2
 8007e44:	d901      	bls.n	8007e4a <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8007e46:	2303      	movs	r3, #3
 8007e48:	e182      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e4a:	4b2d      	ldr	r3, [pc, #180]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f003 0302 	and.w	r3, r3, #2
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d0f0      	beq.n	8007e38 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e56:	4b2a      	ldr	r3, [pc, #168]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	695b      	ldr	r3, [r3, #20]
 8007e62:	00db      	lsls	r3, r3, #3
 8007e64:	4926      	ldr	r1, [pc, #152]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007e66:	4313      	orrs	r3, r2
 8007e68:	600b      	str	r3, [r1, #0]
 8007e6a:	e015      	b.n	8007e98 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007e6c:	4b25      	ldr	r3, [pc, #148]	; (8007f04 <HAL_RCC_OscConfig+0x268>)
 8007e6e:	2200      	movs	r2, #0
 8007e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e72:	f7fd ff2d 	bl	8005cd0 <HAL_GetTick>
 8007e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e78:	e008      	b.n	8007e8c <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e7a:	f7fd ff29 	bl	8005cd0 <HAL_GetTick>
 8007e7e:	4602      	mov	r2, r0
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	1ad3      	subs	r3, r2, r3
 8007e84:	2b02      	cmp	r3, #2
 8007e86:	d901      	bls.n	8007e8c <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8007e88:	2303      	movs	r3, #3
 8007e8a:	e161      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e8c:	4b1c      	ldr	r3, [pc, #112]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f003 0302 	and.w	r3, r3, #2
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d1f0      	bne.n	8007e7a <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f003 0308 	and.w	r3, r3, #8
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d039      	beq.n	8007f18 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	699b      	ldr	r3, [r3, #24]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d019      	beq.n	8007ee0 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007eac:	4b16      	ldr	r3, [pc, #88]	; (8007f08 <HAL_RCC_OscConfig+0x26c>)
 8007eae:	2201      	movs	r2, #1
 8007eb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007eb2:	f7fd ff0d 	bl	8005cd0 <HAL_GetTick>
 8007eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007eb8:	e008      	b.n	8007ecc <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007eba:	f7fd ff09 	bl	8005cd0 <HAL_GetTick>
 8007ebe:	4602      	mov	r2, r0
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	1ad3      	subs	r3, r2, r3
 8007ec4:	2b02      	cmp	r3, #2
 8007ec6:	d901      	bls.n	8007ecc <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8007ec8:	2303      	movs	r3, #3
 8007eca:	e141      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ecc:	4b0c      	ldr	r3, [pc, #48]	; (8007f00 <HAL_RCC_OscConfig+0x264>)
 8007ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ed0:	f003 0302 	and.w	r3, r3, #2
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d0f0      	beq.n	8007eba <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8007ed8:	2001      	movs	r0, #1
 8007eda:	f000 fae3 	bl	80084a4 <RCC_Delay>
 8007ede:	e01b      	b.n	8007f18 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ee0:	4b09      	ldr	r3, [pc, #36]	; (8007f08 <HAL_RCC_OscConfig+0x26c>)
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ee6:	f7fd fef3 	bl	8005cd0 <HAL_GetTick>
 8007eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007eec:	e00e      	b.n	8007f0c <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007eee:	f7fd feef 	bl	8005cd0 <HAL_GetTick>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	693b      	ldr	r3, [r7, #16]
 8007ef6:	1ad3      	subs	r3, r2, r3
 8007ef8:	2b02      	cmp	r3, #2
 8007efa:	d907      	bls.n	8007f0c <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8007efc:	2303      	movs	r3, #3
 8007efe:	e127      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
 8007f00:	40021000 	.word	0x40021000
 8007f04:	42420000 	.word	0x42420000
 8007f08:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f0c:	4b92      	ldr	r3, [pc, #584]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f10:	f003 0302 	and.w	r3, r3, #2
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d1ea      	bne.n	8007eee <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 0304 	and.w	r3, r3, #4
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f000 80a6 	beq.w	8008072 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f26:	2300      	movs	r3, #0
 8007f28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f2a:	4b8b      	ldr	r3, [pc, #556]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007f2c:	69db      	ldr	r3, [r3, #28]
 8007f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d10d      	bne.n	8007f52 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f36:	4b88      	ldr	r3, [pc, #544]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007f38:	69db      	ldr	r3, [r3, #28]
 8007f3a:	4a87      	ldr	r2, [pc, #540]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007f3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f40:	61d3      	str	r3, [r2, #28]
 8007f42:	4b85      	ldr	r3, [pc, #532]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007f44:	69db      	ldr	r3, [r3, #28]
 8007f46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f4a:	60fb      	str	r3, [r7, #12]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f52:	4b82      	ldr	r3, [pc, #520]	; (800815c <HAL_RCC_OscConfig+0x4c0>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d118      	bne.n	8007f90 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007f5e:	4b7f      	ldr	r3, [pc, #508]	; (800815c <HAL_RCC_OscConfig+0x4c0>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4a7e      	ldr	r2, [pc, #504]	; (800815c <HAL_RCC_OscConfig+0x4c0>)
 8007f64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007f6a:	f7fd feb1 	bl	8005cd0 <HAL_GetTick>
 8007f6e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f70:	e008      	b.n	8007f84 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f72:	f7fd fead 	bl	8005cd0 <HAL_GetTick>
 8007f76:	4602      	mov	r2, r0
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	1ad3      	subs	r3, r2, r3
 8007f7c:	2b64      	cmp	r3, #100	; 0x64
 8007f7e:	d901      	bls.n	8007f84 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8007f80:	2303      	movs	r3, #3
 8007f82:	e0e5      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f84:	4b75      	ldr	r3, [pc, #468]	; (800815c <HAL_RCC_OscConfig+0x4c0>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d0f0      	beq.n	8007f72 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	68db      	ldr	r3, [r3, #12]
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d106      	bne.n	8007fa6 <HAL_RCC_OscConfig+0x30a>
 8007f98:	4b6f      	ldr	r3, [pc, #444]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007f9a:	6a1b      	ldr	r3, [r3, #32]
 8007f9c:	4a6e      	ldr	r2, [pc, #440]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007f9e:	f043 0301 	orr.w	r3, r3, #1
 8007fa2:	6213      	str	r3, [r2, #32]
 8007fa4:	e02d      	b.n	8008002 <HAL_RCC_OscConfig+0x366>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	68db      	ldr	r3, [r3, #12]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10c      	bne.n	8007fc8 <HAL_RCC_OscConfig+0x32c>
 8007fae:	4b6a      	ldr	r3, [pc, #424]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007fb0:	6a1b      	ldr	r3, [r3, #32]
 8007fb2:	4a69      	ldr	r2, [pc, #420]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007fb4:	f023 0301 	bic.w	r3, r3, #1
 8007fb8:	6213      	str	r3, [r2, #32]
 8007fba:	4b67      	ldr	r3, [pc, #412]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007fbc:	6a1b      	ldr	r3, [r3, #32]
 8007fbe:	4a66      	ldr	r2, [pc, #408]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007fc0:	f023 0304 	bic.w	r3, r3, #4
 8007fc4:	6213      	str	r3, [r2, #32]
 8007fc6:	e01c      	b.n	8008002 <HAL_RCC_OscConfig+0x366>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	68db      	ldr	r3, [r3, #12]
 8007fcc:	2b05      	cmp	r3, #5
 8007fce:	d10c      	bne.n	8007fea <HAL_RCC_OscConfig+0x34e>
 8007fd0:	4b61      	ldr	r3, [pc, #388]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007fd2:	6a1b      	ldr	r3, [r3, #32]
 8007fd4:	4a60      	ldr	r2, [pc, #384]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007fd6:	f043 0304 	orr.w	r3, r3, #4
 8007fda:	6213      	str	r3, [r2, #32]
 8007fdc:	4b5e      	ldr	r3, [pc, #376]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007fde:	6a1b      	ldr	r3, [r3, #32]
 8007fe0:	4a5d      	ldr	r2, [pc, #372]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007fe2:	f043 0301 	orr.w	r3, r3, #1
 8007fe6:	6213      	str	r3, [r2, #32]
 8007fe8:	e00b      	b.n	8008002 <HAL_RCC_OscConfig+0x366>
 8007fea:	4b5b      	ldr	r3, [pc, #364]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007fec:	6a1b      	ldr	r3, [r3, #32]
 8007fee:	4a5a      	ldr	r2, [pc, #360]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007ff0:	f023 0301 	bic.w	r3, r3, #1
 8007ff4:	6213      	str	r3, [r2, #32]
 8007ff6:	4b58      	ldr	r3, [pc, #352]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007ff8:	6a1b      	ldr	r3, [r3, #32]
 8007ffa:	4a57      	ldr	r2, [pc, #348]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8007ffc:	f023 0304 	bic.w	r3, r3, #4
 8008000:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	68db      	ldr	r3, [r3, #12]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d015      	beq.n	8008036 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800800a:	f7fd fe61 	bl	8005cd0 <HAL_GetTick>
 800800e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008010:	e00a      	b.n	8008028 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008012:	f7fd fe5d 	bl	8005cd0 <HAL_GetTick>
 8008016:	4602      	mov	r2, r0
 8008018:	693b      	ldr	r3, [r7, #16]
 800801a:	1ad3      	subs	r3, r2, r3
 800801c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008020:	4293      	cmp	r3, r2
 8008022:	d901      	bls.n	8008028 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8008024:	2303      	movs	r3, #3
 8008026:	e093      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008028:	4b4b      	ldr	r3, [pc, #300]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 800802a:	6a1b      	ldr	r3, [r3, #32]
 800802c:	f003 0302 	and.w	r3, r3, #2
 8008030:	2b00      	cmp	r3, #0
 8008032:	d0ee      	beq.n	8008012 <HAL_RCC_OscConfig+0x376>
 8008034:	e014      	b.n	8008060 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008036:	f7fd fe4b 	bl	8005cd0 <HAL_GetTick>
 800803a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800803c:	e00a      	b.n	8008054 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800803e:	f7fd fe47 	bl	8005cd0 <HAL_GetTick>
 8008042:	4602      	mov	r2, r0
 8008044:	693b      	ldr	r3, [r7, #16]
 8008046:	1ad3      	subs	r3, r2, r3
 8008048:	f241 3288 	movw	r2, #5000	; 0x1388
 800804c:	4293      	cmp	r3, r2
 800804e:	d901      	bls.n	8008054 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8008050:	2303      	movs	r3, #3
 8008052:	e07d      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008054:	4b40      	ldr	r3, [pc, #256]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8008056:	6a1b      	ldr	r3, [r3, #32]
 8008058:	f003 0302 	and.w	r3, r3, #2
 800805c:	2b00      	cmp	r3, #0
 800805e:	d1ee      	bne.n	800803e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008060:	7dfb      	ldrb	r3, [r7, #23]
 8008062:	2b01      	cmp	r3, #1
 8008064:	d105      	bne.n	8008072 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008066:	4b3c      	ldr	r3, [pc, #240]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8008068:	69db      	ldr	r3, [r3, #28]
 800806a:	4a3b      	ldr	r2, [pc, #236]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 800806c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008070:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	69db      	ldr	r3, [r3, #28]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d069      	beq.n	800814e <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800807a:	4b37      	ldr	r3, [pc, #220]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	f003 030c 	and.w	r3, r3, #12
 8008082:	2b08      	cmp	r3, #8
 8008084:	d061      	beq.n	800814a <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	69db      	ldr	r3, [r3, #28]
 800808a:	2b02      	cmp	r3, #2
 800808c:	d146      	bne.n	800811c <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800808e:	4b34      	ldr	r3, [pc, #208]	; (8008160 <HAL_RCC_OscConfig+0x4c4>)
 8008090:	2200      	movs	r2, #0
 8008092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008094:	f7fd fe1c 	bl	8005cd0 <HAL_GetTick>
 8008098:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800809a:	e008      	b.n	80080ae <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800809c:	f7fd fe18 	bl	8005cd0 <HAL_GetTick>
 80080a0:	4602      	mov	r2, r0
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	1ad3      	subs	r3, r2, r3
 80080a6:	2b02      	cmp	r3, #2
 80080a8:	d901      	bls.n	80080ae <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80080aa:	2303      	movs	r3, #3
 80080ac:	e050      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80080ae:	4b2a      	ldr	r3, [pc, #168]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d1f0      	bne.n	800809c <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6a1b      	ldr	r3, [r3, #32]
 80080be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080c2:	d108      	bne.n	80080d6 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80080c4:	4b24      	ldr	r3, [pc, #144]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	4921      	ldr	r1, [pc, #132]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 80080d2:	4313      	orrs	r3, r2
 80080d4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80080d6:	4b20      	ldr	r3, [pc, #128]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 80080d8:	685b      	ldr	r3, [r3, #4]
 80080da:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6a19      	ldr	r1, [r3, #32]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080e6:	430b      	orrs	r3, r1
 80080e8:	491b      	ldr	r1, [pc, #108]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 80080ea:	4313      	orrs	r3, r2
 80080ec:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80080ee:	4b1c      	ldr	r3, [pc, #112]	; (8008160 <HAL_RCC_OscConfig+0x4c4>)
 80080f0:	2201      	movs	r2, #1
 80080f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080f4:	f7fd fdec 	bl	8005cd0 <HAL_GetTick>
 80080f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80080fa:	e008      	b.n	800810e <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80080fc:	f7fd fde8 	bl	8005cd0 <HAL_GetTick>
 8008100:	4602      	mov	r2, r0
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	1ad3      	subs	r3, r2, r3
 8008106:	2b02      	cmp	r3, #2
 8008108:	d901      	bls.n	800810e <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 800810a:	2303      	movs	r3, #3
 800810c:	e020      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800810e:	4b12      	ldr	r3, [pc, #72]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008116:	2b00      	cmp	r3, #0
 8008118:	d0f0      	beq.n	80080fc <HAL_RCC_OscConfig+0x460>
 800811a:	e018      	b.n	800814e <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800811c:	4b10      	ldr	r3, [pc, #64]	; (8008160 <HAL_RCC_OscConfig+0x4c4>)
 800811e:	2200      	movs	r2, #0
 8008120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008122:	f7fd fdd5 	bl	8005cd0 <HAL_GetTick>
 8008126:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008128:	e008      	b.n	800813c <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800812a:	f7fd fdd1 	bl	8005cd0 <HAL_GetTick>
 800812e:	4602      	mov	r2, r0
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	1ad3      	subs	r3, r2, r3
 8008134:	2b02      	cmp	r3, #2
 8008136:	d901      	bls.n	800813c <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8008138:	2303      	movs	r3, #3
 800813a:	e009      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800813c:	4b06      	ldr	r3, [pc, #24]	; (8008158 <HAL_RCC_OscConfig+0x4bc>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008144:	2b00      	cmp	r3, #0
 8008146:	d1f0      	bne.n	800812a <HAL_RCC_OscConfig+0x48e>
 8008148:	e001      	b.n	800814e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800814a:	2301      	movs	r3, #1
 800814c:	e000      	b.n	8008150 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 800814e:	2300      	movs	r3, #0
}
 8008150:	4618      	mov	r0, r3
 8008152:	3718      	adds	r7, #24
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}
 8008158:	40021000 	.word	0x40021000
 800815c:	40007000 	.word	0x40007000
 8008160:	42420060 	.word	0x42420060

08008164 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b084      	sub	sp, #16
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800816e:	2300      	movs	r3, #0
 8008170:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8008172:	4b7e      	ldr	r3, [pc, #504]	; (800836c <HAL_RCC_ClockConfig+0x208>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f003 0307 	and.w	r3, r3, #7
 800817a:	683a      	ldr	r2, [r7, #0]
 800817c:	429a      	cmp	r2, r3
 800817e:	d910      	bls.n	80081a2 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008180:	4b7a      	ldr	r3, [pc, #488]	; (800836c <HAL_RCC_ClockConfig+0x208>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f023 0207 	bic.w	r2, r3, #7
 8008188:	4978      	ldr	r1, [pc, #480]	; (800836c <HAL_RCC_ClockConfig+0x208>)
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	4313      	orrs	r3, r2
 800818e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008190:	4b76      	ldr	r3, [pc, #472]	; (800836c <HAL_RCC_ClockConfig+0x208>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f003 0307 	and.w	r3, r3, #7
 8008198:	683a      	ldr	r2, [r7, #0]
 800819a:	429a      	cmp	r2, r3
 800819c:	d001      	beq.n	80081a2 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 800819e:	2301      	movs	r3, #1
 80081a0:	e0e0      	b.n	8008364 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f003 0302 	and.w	r3, r3, #2
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d020      	beq.n	80081f0 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f003 0304 	and.w	r3, r3, #4
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d005      	beq.n	80081c6 <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80081ba:	4b6d      	ldr	r3, [pc, #436]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	4a6c      	ldr	r2, [pc, #432]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 80081c0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80081c4:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f003 0308 	and.w	r3, r3, #8
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d005      	beq.n	80081de <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80081d2:	4b67      	ldr	r3, [pc, #412]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	4a66      	ldr	r2, [pc, #408]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 80081d8:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80081dc:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80081de:	4b64      	ldr	r3, [pc, #400]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	689b      	ldr	r3, [r3, #8]
 80081ea:	4961      	ldr	r1, [pc, #388]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 80081ec:	4313      	orrs	r3, r2
 80081ee:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f003 0301 	and.w	r3, r3, #1
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d06a      	beq.n	80082d2 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	2b01      	cmp	r3, #1
 8008202:	d107      	bne.n	8008214 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008204:	4b5a      	ldr	r3, [pc, #360]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800820c:	2b00      	cmp	r3, #0
 800820e:	d115      	bne.n	800823c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8008210:	2301      	movs	r3, #1
 8008212:	e0a7      	b.n	8008364 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	2b02      	cmp	r3, #2
 800821a:	d107      	bne.n	800822c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800821c:	4b54      	ldr	r3, [pc, #336]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008224:	2b00      	cmp	r3, #0
 8008226:	d109      	bne.n	800823c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8008228:	2301      	movs	r3, #1
 800822a:	e09b      	b.n	8008364 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800822c:	4b50      	ldr	r3, [pc, #320]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f003 0302 	and.w	r3, r3, #2
 8008234:	2b00      	cmp	r3, #0
 8008236:	d101      	bne.n	800823c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8008238:	2301      	movs	r3, #1
 800823a:	e093      	b.n	8008364 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800823c:	4b4c      	ldr	r3, [pc, #304]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	f023 0203 	bic.w	r2, r3, #3
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	4949      	ldr	r1, [pc, #292]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 800824a:	4313      	orrs	r3, r2
 800824c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800824e:	f7fd fd3f 	bl	8005cd0 <HAL_GetTick>
 8008252:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	2b01      	cmp	r3, #1
 800825a:	d112      	bne.n	8008282 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800825c:	e00a      	b.n	8008274 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800825e:	f7fd fd37 	bl	8005cd0 <HAL_GetTick>
 8008262:	4602      	mov	r2, r0
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	1ad3      	subs	r3, r2, r3
 8008268:	f241 3288 	movw	r2, #5000	; 0x1388
 800826c:	4293      	cmp	r3, r2
 800826e:	d901      	bls.n	8008274 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8008270:	2303      	movs	r3, #3
 8008272:	e077      	b.n	8008364 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008274:	4b3e      	ldr	r3, [pc, #248]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	f003 030c 	and.w	r3, r3, #12
 800827c:	2b04      	cmp	r3, #4
 800827e:	d1ee      	bne.n	800825e <HAL_RCC_ClockConfig+0xfa>
 8008280:	e027      	b.n	80082d2 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	2b02      	cmp	r3, #2
 8008288:	d11d      	bne.n	80082c6 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800828a:	e00a      	b.n	80082a2 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800828c:	f7fd fd20 	bl	8005cd0 <HAL_GetTick>
 8008290:	4602      	mov	r2, r0
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	1ad3      	subs	r3, r2, r3
 8008296:	f241 3288 	movw	r2, #5000	; 0x1388
 800829a:	4293      	cmp	r3, r2
 800829c:	d901      	bls.n	80082a2 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 800829e:	2303      	movs	r3, #3
 80082a0:	e060      	b.n	8008364 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80082a2:	4b33      	ldr	r3, [pc, #204]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	f003 030c 	and.w	r3, r3, #12
 80082aa:	2b08      	cmp	r3, #8
 80082ac:	d1ee      	bne.n	800828c <HAL_RCC_ClockConfig+0x128>
 80082ae:	e010      	b.n	80082d2 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082b0:	f7fd fd0e 	bl	8005cd0 <HAL_GetTick>
 80082b4:	4602      	mov	r2, r0
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	1ad3      	subs	r3, r2, r3
 80082ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80082be:	4293      	cmp	r3, r2
 80082c0:	d901      	bls.n	80082c6 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 80082c2:	2303      	movs	r3, #3
 80082c4:	e04e      	b.n	8008364 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80082c6:	4b2a      	ldr	r3, [pc, #168]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	f003 030c 	and.w	r3, r3, #12
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d1ee      	bne.n	80082b0 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80082d2:	4b26      	ldr	r3, [pc, #152]	; (800836c <HAL_RCC_ClockConfig+0x208>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f003 0307 	and.w	r3, r3, #7
 80082da:	683a      	ldr	r2, [r7, #0]
 80082dc:	429a      	cmp	r2, r3
 80082de:	d210      	bcs.n	8008302 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082e0:	4b22      	ldr	r3, [pc, #136]	; (800836c <HAL_RCC_ClockConfig+0x208>)
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f023 0207 	bic.w	r2, r3, #7
 80082e8:	4920      	ldr	r1, [pc, #128]	; (800836c <HAL_RCC_ClockConfig+0x208>)
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	4313      	orrs	r3, r2
 80082ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80082f0:	4b1e      	ldr	r3, [pc, #120]	; (800836c <HAL_RCC_ClockConfig+0x208>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f003 0307 	and.w	r3, r3, #7
 80082f8:	683a      	ldr	r2, [r7, #0]
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d001      	beq.n	8008302 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	e030      	b.n	8008364 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f003 0304 	and.w	r3, r3, #4
 800830a:	2b00      	cmp	r3, #0
 800830c:	d008      	beq.n	8008320 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800830e:	4b18      	ldr	r3, [pc, #96]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	4915      	ldr	r1, [pc, #84]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 800831c:	4313      	orrs	r3, r2
 800831e:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f003 0308 	and.w	r3, r3, #8
 8008328:	2b00      	cmp	r3, #0
 800832a:	d009      	beq.n	8008340 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800832c:	4b10      	ldr	r3, [pc, #64]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	691b      	ldr	r3, [r3, #16]
 8008338:	00db      	lsls	r3, r3, #3
 800833a:	490d      	ldr	r1, [pc, #52]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 800833c:	4313      	orrs	r3, r2
 800833e:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008340:	f000 f81c 	bl	800837c <HAL_RCC_GetSysClockFreq>
 8008344:	4601      	mov	r1, r0
 8008346:	4b0a      	ldr	r3, [pc, #40]	; (8008370 <HAL_RCC_ClockConfig+0x20c>)
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	091b      	lsrs	r3, r3, #4
 800834c:	f003 030f 	and.w	r3, r3, #15
 8008350:	4a08      	ldr	r2, [pc, #32]	; (8008374 <HAL_RCC_ClockConfig+0x210>)
 8008352:	5cd3      	ldrb	r3, [r2, r3]
 8008354:	fa21 f303 	lsr.w	r3, r1, r3
 8008358:	4a07      	ldr	r2, [pc, #28]	; (8008378 <HAL_RCC_ClockConfig+0x214>)
 800835a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800835c:	2000      	movs	r0, #0
 800835e:	f7fd fc75 	bl	8005c4c <HAL_InitTick>
  
  return HAL_OK;
 8008362:	2300      	movs	r3, #0
}
 8008364:	4618      	mov	r0, r3
 8008366:	3710      	adds	r7, #16
 8008368:	46bd      	mov	sp, r7
 800836a:	bd80      	pop	{r7, pc}
 800836c:	40022000 	.word	0x40022000
 8008370:	40021000 	.word	0x40021000
 8008374:	0800c370 	.word	0x0800c370
 8008378:	20000000 	.word	0x20000000

0800837c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800837c:	b490      	push	{r4, r7}
 800837e:	b08a      	sub	sp, #40	; 0x28
 8008380:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008382:	4b2a      	ldr	r3, [pc, #168]	; (800842c <HAL_RCC_GetSysClockFreq+0xb0>)
 8008384:	1d3c      	adds	r4, r7, #4
 8008386:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008388:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800838c:	4b28      	ldr	r3, [pc, #160]	; (8008430 <HAL_RCC_GetSysClockFreq+0xb4>)
 800838e:	881b      	ldrh	r3, [r3, #0]
 8008390:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008392:	2300      	movs	r3, #0
 8008394:	61fb      	str	r3, [r7, #28]
 8008396:	2300      	movs	r3, #0
 8008398:	61bb      	str	r3, [r7, #24]
 800839a:	2300      	movs	r3, #0
 800839c:	627b      	str	r3, [r7, #36]	; 0x24
 800839e:	2300      	movs	r3, #0
 80083a0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80083a2:	2300      	movs	r3, #0
 80083a4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80083a6:	4b23      	ldr	r3, [pc, #140]	; (8008434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80083ac:	69fb      	ldr	r3, [r7, #28]
 80083ae:	f003 030c 	and.w	r3, r3, #12
 80083b2:	2b04      	cmp	r3, #4
 80083b4:	d002      	beq.n	80083bc <HAL_RCC_GetSysClockFreq+0x40>
 80083b6:	2b08      	cmp	r3, #8
 80083b8:	d003      	beq.n	80083c2 <HAL_RCC_GetSysClockFreq+0x46>
 80083ba:	e02d      	b.n	8008418 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80083bc:	4b1e      	ldr	r3, [pc, #120]	; (8008438 <HAL_RCC_GetSysClockFreq+0xbc>)
 80083be:	623b      	str	r3, [r7, #32]
      break;
 80083c0:	e02d      	b.n	800841e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80083c2:	69fb      	ldr	r3, [r7, #28]
 80083c4:	0c9b      	lsrs	r3, r3, #18
 80083c6:	f003 030f 	and.w	r3, r3, #15
 80083ca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80083ce:	4413      	add	r3, r2
 80083d0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80083d4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80083d6:	69fb      	ldr	r3, [r7, #28]
 80083d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d013      	beq.n	8008408 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80083e0:	4b14      	ldr	r3, [pc, #80]	; (8008434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	0c5b      	lsrs	r3, r3, #17
 80083e6:	f003 0301 	and.w	r3, r3, #1
 80083ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80083ee:	4413      	add	r3, r2
 80083f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80083f4:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	4a0f      	ldr	r2, [pc, #60]	; (8008438 <HAL_RCC_GetSysClockFreq+0xbc>)
 80083fa:	fb02 f203 	mul.w	r2, r2, r3
 80083fe:	69bb      	ldr	r3, [r7, #24]
 8008400:	fbb2 f3f3 	udiv	r3, r2, r3
 8008404:	627b      	str	r3, [r7, #36]	; 0x24
 8008406:	e004      	b.n	8008412 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008408:	697b      	ldr	r3, [r7, #20]
 800840a:	4a0c      	ldr	r2, [pc, #48]	; (800843c <HAL_RCC_GetSysClockFreq+0xc0>)
 800840c:	fb02 f303 	mul.w	r3, r2, r3
 8008410:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8008412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008414:	623b      	str	r3, [r7, #32]
      break;
 8008416:	e002      	b.n	800841e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008418:	4b07      	ldr	r3, [pc, #28]	; (8008438 <HAL_RCC_GetSysClockFreq+0xbc>)
 800841a:	623b      	str	r3, [r7, #32]
      break;
 800841c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800841e:	6a3b      	ldr	r3, [r7, #32]
}
 8008420:	4618      	mov	r0, r3
 8008422:	3728      	adds	r7, #40	; 0x28
 8008424:	46bd      	mov	sp, r7
 8008426:	bc90      	pop	{r4, r7}
 8008428:	4770      	bx	lr
 800842a:	bf00      	nop
 800842c:	0800c300 	.word	0x0800c300
 8008430:	0800c310 	.word	0x0800c310
 8008434:	40021000 	.word	0x40021000
 8008438:	007a1200 	.word	0x007a1200
 800843c:	003d0900 	.word	0x003d0900

08008440 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008440:	b480      	push	{r7}
 8008442:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008444:	4b02      	ldr	r3, [pc, #8]	; (8008450 <HAL_RCC_GetHCLKFreq+0x10>)
 8008446:	681b      	ldr	r3, [r3, #0]
}
 8008448:	4618      	mov	r0, r3
 800844a:	46bd      	mov	sp, r7
 800844c:	bc80      	pop	{r7}
 800844e:	4770      	bx	lr
 8008450:	20000000 	.word	0x20000000

08008454 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008458:	f7ff fff2 	bl	8008440 <HAL_RCC_GetHCLKFreq>
 800845c:	4601      	mov	r1, r0
 800845e:	4b05      	ldr	r3, [pc, #20]	; (8008474 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008460:	685b      	ldr	r3, [r3, #4]
 8008462:	0a1b      	lsrs	r3, r3, #8
 8008464:	f003 0307 	and.w	r3, r3, #7
 8008468:	4a03      	ldr	r2, [pc, #12]	; (8008478 <HAL_RCC_GetPCLK1Freq+0x24>)
 800846a:	5cd3      	ldrb	r3, [r2, r3]
 800846c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8008470:	4618      	mov	r0, r3
 8008472:	bd80      	pop	{r7, pc}
 8008474:	40021000 	.word	0x40021000
 8008478:	0800c380 	.word	0x0800c380

0800847c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008480:	f7ff ffde 	bl	8008440 <HAL_RCC_GetHCLKFreq>
 8008484:	4601      	mov	r1, r0
 8008486:	4b05      	ldr	r3, [pc, #20]	; (800849c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	0adb      	lsrs	r3, r3, #11
 800848c:	f003 0307 	and.w	r3, r3, #7
 8008490:	4a03      	ldr	r2, [pc, #12]	; (80084a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008492:	5cd3      	ldrb	r3, [r2, r3]
 8008494:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8008498:	4618      	mov	r0, r3
 800849a:	bd80      	pop	{r7, pc}
 800849c:	40021000 	.word	0x40021000
 80084a0:	0800c380 	.word	0x0800c380

080084a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b085      	sub	sp, #20
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80084ac:	4b0a      	ldr	r3, [pc, #40]	; (80084d8 <RCC_Delay+0x34>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a0a      	ldr	r2, [pc, #40]	; (80084dc <RCC_Delay+0x38>)
 80084b2:	fba2 2303 	umull	r2, r3, r2, r3
 80084b6:	0a5b      	lsrs	r3, r3, #9
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	fb02 f303 	mul.w	r3, r2, r3
 80084be:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80084c0:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	1e5a      	subs	r2, r3, #1
 80084c6:	60fa      	str	r2, [r7, #12]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d1f9      	bne.n	80084c0 <RCC_Delay+0x1c>
}
 80084cc:	bf00      	nop
 80084ce:	3714      	adds	r7, #20
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bc80      	pop	{r7}
 80084d4:	4770      	bx	lr
 80084d6:	bf00      	nop
 80084d8:	20000000 	.word	0x20000000
 80084dc:	10624dd3 	.word	0x10624dd3

080084e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b086      	sub	sp, #24
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80084e8:	2300      	movs	r3, #0
 80084ea:	613b      	str	r3, [r7, #16]
 80084ec:	2300      	movs	r3, #0
 80084ee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f003 0301 	and.w	r3, r3, #1
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d07d      	beq.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80084fc:	2300      	movs	r3, #0
 80084fe:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008500:	4b4f      	ldr	r3, [pc, #316]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008502:	69db      	ldr	r3, [r3, #28]
 8008504:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008508:	2b00      	cmp	r3, #0
 800850a:	d10d      	bne.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800850c:	4b4c      	ldr	r3, [pc, #304]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800850e:	69db      	ldr	r3, [r3, #28]
 8008510:	4a4b      	ldr	r2, [pc, #300]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008512:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008516:	61d3      	str	r3, [r2, #28]
 8008518:	4b49      	ldr	r3, [pc, #292]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800851a:	69db      	ldr	r3, [r3, #28]
 800851c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008520:	60bb      	str	r3, [r7, #8]
 8008522:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008524:	2301      	movs	r3, #1
 8008526:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008528:	4b46      	ldr	r3, [pc, #280]	; (8008644 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008530:	2b00      	cmp	r3, #0
 8008532:	d118      	bne.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008534:	4b43      	ldr	r3, [pc, #268]	; (8008644 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4a42      	ldr	r2, [pc, #264]	; (8008644 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800853a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800853e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008540:	f7fd fbc6 	bl	8005cd0 <HAL_GetTick>
 8008544:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008546:	e008      	b.n	800855a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008548:	f7fd fbc2 	bl	8005cd0 <HAL_GetTick>
 800854c:	4602      	mov	r2, r0
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	1ad3      	subs	r3, r2, r3
 8008552:	2b64      	cmp	r3, #100	; 0x64
 8008554:	d901      	bls.n	800855a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8008556:	2303      	movs	r3, #3
 8008558:	e06d      	b.n	8008636 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800855a:	4b3a      	ldr	r3, [pc, #232]	; (8008644 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008562:	2b00      	cmp	r3, #0
 8008564:	d0f0      	beq.n	8008548 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008566:	4b36      	ldr	r3, [pc, #216]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008568:	6a1b      	ldr	r3, [r3, #32]
 800856a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800856e:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d02e      	beq.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	685b      	ldr	r3, [r3, #4]
 800857a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800857e:	68fa      	ldr	r2, [r7, #12]
 8008580:	429a      	cmp	r2, r3
 8008582:	d027      	beq.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008584:	4b2e      	ldr	r3, [pc, #184]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008586:	6a1b      	ldr	r3, [r3, #32]
 8008588:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800858c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800858e:	4b2e      	ldr	r3, [pc, #184]	; (8008648 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008590:	2201      	movs	r2, #1
 8008592:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008594:	4b2c      	ldr	r3, [pc, #176]	; (8008648 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008596:	2200      	movs	r2, #0
 8008598:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800859a:	4a29      	ldr	r2, [pc, #164]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f003 0301 	and.w	r3, r3, #1
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d014      	beq.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085aa:	f7fd fb91 	bl	8005cd0 <HAL_GetTick>
 80085ae:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085b0:	e00a      	b.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085b2:	f7fd fb8d 	bl	8005cd0 <HAL_GetTick>
 80085b6:	4602      	mov	r2, r0
 80085b8:	693b      	ldr	r3, [r7, #16]
 80085ba:	1ad3      	subs	r3, r2, r3
 80085bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d901      	bls.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80085c4:	2303      	movs	r3, #3
 80085c6:	e036      	b.n	8008636 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085c8:	4b1d      	ldr	r3, [pc, #116]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085ca:	6a1b      	ldr	r3, [r3, #32]
 80085cc:	f003 0302 	and.w	r3, r3, #2
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d0ee      	beq.n	80085b2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80085d4:	4b1a      	ldr	r3, [pc, #104]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085d6:	6a1b      	ldr	r3, [r3, #32]
 80085d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	4917      	ldr	r1, [pc, #92]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085e2:	4313      	orrs	r3, r2
 80085e4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80085e6:	7dfb      	ldrb	r3, [r7, #23]
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d105      	bne.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80085ec:	4b14      	ldr	r3, [pc, #80]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085ee:	69db      	ldr	r3, [r3, #28]
 80085f0:	4a13      	ldr	r2, [pc, #76]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80085f6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f003 0302 	and.w	r3, r3, #2
 8008600:	2b00      	cmp	r3, #0
 8008602:	d008      	beq.n	8008616 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008604:	4b0e      	ldr	r3, [pc, #56]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	490b      	ldr	r1, [pc, #44]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008612:	4313      	orrs	r3, r2
 8008614:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f003 0310 	and.w	r3, r3, #16
 800861e:	2b00      	cmp	r3, #0
 8008620:	d008      	beq.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008622:	4b07      	ldr	r3, [pc, #28]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	695b      	ldr	r3, [r3, #20]
 800862e:	4904      	ldr	r1, [pc, #16]	; (8008640 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008630:	4313      	orrs	r3, r2
 8008632:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008634:	2300      	movs	r3, #0
}
 8008636:	4618      	mov	r0, r3
 8008638:	3718      	adds	r7, #24
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}
 800863e:	bf00      	nop
 8008640:	40021000 	.word	0x40021000
 8008644:	40007000 	.word	0x40007000
 8008648:	42420440 	.word	0x42420440

0800864c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800864c:	b590      	push	{r4, r7, lr}
 800864e:	b08d      	sub	sp, #52	; 0x34
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008654:	4b6c      	ldr	r3, [pc, #432]	; (8008808 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008656:	f107 040c 	add.w	r4, r7, #12
 800865a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800865c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008660:	4b6a      	ldr	r3, [pc, #424]	; (800880c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8008662:	881b      	ldrh	r3, [r3, #0]
 8008664:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8008666:	2300      	movs	r3, #0
 8008668:	627b      	str	r3, [r7, #36]	; 0x24
 800866a:	2300      	movs	r3, #0
 800866c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800866e:	2300      	movs	r3, #0
 8008670:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8008672:	2300      	movs	r3, #0
 8008674:	61fb      	str	r3, [r7, #28]
 8008676:	2300      	movs	r3, #0
 8008678:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	3b01      	subs	r3, #1
 800867e:	2b0f      	cmp	r3, #15
 8008680:	f200 80b9 	bhi.w	80087f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8008684:	a201      	add	r2, pc, #4	; (adr r2, 800868c <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8008686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800868a:	bf00      	nop
 800868c:	0800876f 	.word	0x0800876f
 8008690:	080087db 	.word	0x080087db
 8008694:	080087f7 	.word	0x080087f7
 8008698:	0800875f 	.word	0x0800875f
 800869c:	080087f7 	.word	0x080087f7
 80086a0:	080087f7 	.word	0x080087f7
 80086a4:	080087f7 	.word	0x080087f7
 80086a8:	08008767 	.word	0x08008767
 80086ac:	080087f7 	.word	0x080087f7
 80086b0:	080087f7 	.word	0x080087f7
 80086b4:	080087f7 	.word	0x080087f7
 80086b8:	080087f7 	.word	0x080087f7
 80086bc:	080087f7 	.word	0x080087f7
 80086c0:	080087f7 	.word	0x080087f7
 80086c4:	080087f7 	.word	0x080087f7
 80086c8:	080086cd 	.word	0x080086cd
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80086cc:	4b50      	ldr	r3, [pc, #320]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	61fb      	str	r3, [r7, #28]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 80086d2:	4b4f      	ldr	r3, [pc, #316]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80086da:	2b00      	cmp	r3, #0
 80086dc:	f000 808d 	beq.w	80087fa <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80086e0:	69fb      	ldr	r3, [r7, #28]
 80086e2:	0c9b      	lsrs	r3, r3, #18
 80086e4:	f003 030f 	and.w	r3, r3, #15
 80086e8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80086ec:	4413      	add	r3, r2
 80086ee:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80086f2:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80086f4:	69fb      	ldr	r3, [r7, #28]
 80086f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d018      	beq.n	8008730 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80086fe:	4b44      	ldr	r3, [pc, #272]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	0c5b      	lsrs	r3, r3, #17
 8008704:	f003 0301 	and.w	r3, r3, #1
 8008708:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800870c:	4413      	add	r3, r2
 800870e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8008712:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
              pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008714:	69fb      	ldr	r3, [r7, #28]
 8008716:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800871a:	2b00      	cmp	r3, #0
 800871c:	d00d      	beq.n	800873a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800871e:	4a3d      	ldr	r2, [pc, #244]	; (8008814 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8008720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008722:	fbb2 f2f3 	udiv	r2, r2, r3
 8008726:	6a3b      	ldr	r3, [r7, #32]
 8008728:	fb02 f303 	mul.w	r3, r2, r3
 800872c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800872e:	e004      	b.n	800873a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008730:	6a3b      	ldr	r3, [r7, #32]
 8008732:	4a39      	ldr	r2, [pc, #228]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>)
 8008734:	fb02 f303 	mul.w	r3, r2, r3
 8008738:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800873a:	4b35      	ldr	r3, [pc, #212]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008742:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008746:	d102      	bne.n	800874e <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8008748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800874a:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 800874c:	e055      	b.n	80087fa <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
          frequency = (pllclk * 2) / 3;
 800874e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008750:	005b      	lsls	r3, r3, #1
 8008752:	4a32      	ldr	r2, [pc, #200]	; (800881c <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>)
 8008754:	fba2 2303 	umull	r2, r3, r2, r3
 8008758:	085b      	lsrs	r3, r3, #1
 800875a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800875c:	e04d      	b.n	80087fa <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_I2S2:  
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 800875e:	f7ff fe0d 	bl	800837c <HAL_RCC_GetSysClockFreq>
 8008762:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8008764:	e04a      	b.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8008766:	f7ff fe09 	bl	800837c <HAL_RCC_GetSysClockFreq>
 800876a:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800876c:	e046      	b.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800876e:	4b28      	ldr	r3, [pc, #160]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8008770:	6a1b      	ldr	r3, [r3, #32]
 8008772:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8008774:	69fb      	ldr	r3, [r7, #28]
 8008776:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800877a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800877e:	d108      	bne.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8008780:	69fb      	ldr	r3, [r7, #28]
 8008782:	f003 0302 	and.w	r3, r3, #2
 8008786:	2b00      	cmp	r3, #0
 8008788:	d003      	beq.n	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 800878a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800878e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008790:	e022      	b.n	80087d8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008792:	69fb      	ldr	r3, [r7, #28]
 8008794:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008798:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800879c:	d109      	bne.n	80087b2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 800879e:	4b1c      	ldr	r3, [pc, #112]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 80087a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a2:	f003 0302 	and.w	r3, r3, #2
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d003      	beq.n	80087b2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 80087aa:	f649 4340 	movw	r3, #40000	; 0x9c40
 80087ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80087b0:	e012      	b.n	80087d8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80087b2:	69fb      	ldr	r3, [r7, #28]
 80087b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087bc:	d109      	bne.n	80087d2 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 80087be:	4b14      	ldr	r3, [pc, #80]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d003      	beq.n	80087d2 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      {
        frequency = HSE_VALUE / 128U;
 80087ca:	f24f 4324 	movw	r3, #62500	; 0xf424
 80087ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80087d0:	e002      	b.n	80087d8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0U;
 80087d2:	2300      	movs	r3, #0
 80087d4:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 80087d6:	e011      	b.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
 80087d8:	e010      	b.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80087da:	f7ff fe4f 	bl	800847c <HAL_RCC_GetPCLK2Freq>
 80087de:	4602      	mov	r2, r0
 80087e0:	4b0b      	ldr	r3, [pc, #44]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	0b9b      	lsrs	r3, r3, #14
 80087e6:	f003 0303 	and.w	r3, r3, #3
 80087ea:	3301      	adds	r3, #1
 80087ec:	005b      	lsls	r3, r3, #1
 80087ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80087f2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80087f4:	e002      	b.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  default: 
    {
      break;
 80087f6:	bf00      	nop
 80087f8:	e000      	b.n	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
      break;
 80087fa:	bf00      	nop
    }
  }
  return(frequency);
 80087fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3734      	adds	r7, #52	; 0x34
 8008802:	46bd      	mov	sp, r7
 8008804:	bd90      	pop	{r4, r7, pc}
 8008806:	bf00      	nop
 8008808:	0800c314 	.word	0x0800c314
 800880c:	0800c324 	.word	0x0800c324
 8008810:	40021000 	.word	0x40021000
 8008814:	007a1200 	.word	0x007a1200
 8008818:	003d0900 	.word	0x003d0900
 800881c:	aaaaaaab 	.word	0xaaaaaaab

08008820 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b084      	sub	sp, #16
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8008828:	2300      	movs	r3, #0
 800882a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d101      	bne.n	8008836 <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 8008832:	2301      	movs	r3, #1
 8008834:	e084      	b.n	8008940 <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	7c5b      	ldrb	r3, [r3, #17]
 800883a:	b2db      	uxtb	r3, r3
 800883c:	2b00      	cmp	r3, #0
 800883e:	d105      	bne.n	800884c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2200      	movs	r2, #0
 8008844:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f7fd f82a 	bl	80058a0 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2202      	movs	r2, #2
 8008850:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 f87a 	bl	800894c <HAL_RTC_WaitForSynchro>
 8008858:	4603      	mov	r3, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	d004      	beq.n	8008868 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2204      	movs	r2, #4
 8008862:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8008864:	2301      	movs	r3, #1
 8008866:	e06b      	b.n	8008940 <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f000 f89c 	bl	80089a6 <RTC_EnterInitMode>
 800886e:	4603      	mov	r3, r0
 8008870:	2b00      	cmp	r3, #0
 8008872:	d004      	beq.n	800887e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2204      	movs	r2, #4
 8008878:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	e060      	b.n	8008940 <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	685a      	ldr	r2, [r3, #4]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f022 0207 	bic.w	r2, r2, #7
 800888c:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	689b      	ldr	r3, [r3, #8]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d005      	beq.n	80088a2 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8008896:	4b2c      	ldr	r3, [pc, #176]	; (8008948 <HAL_RTC_Init+0x128>)
 8008898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800889a:	4a2b      	ldr	r2, [pc, #172]	; (8008948 <HAL_RTC_Init+0x128>)
 800889c:	f023 0301 	bic.w	r3, r3, #1
 80088a0:	6313      	str	r3, [r2, #48]	; 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80088a2:	4b29      	ldr	r3, [pc, #164]	; (8008948 <HAL_RTC_Init+0x128>)
 80088a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088a6:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	4926      	ldr	r1, [pc, #152]	; (8008948 <HAL_RTC_Init+0x128>)
 80088b0:	4313      	orrs	r3, r2
 80088b2:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088bc:	d003      	beq.n	80088c6 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	60fb      	str	r3, [r7, #12]
 80088c4:	e00e      	b.n	80088e4 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80088c6:	2001      	movs	r0, #1
 80088c8:	f7ff fec0 	bl	800864c <HAL_RCCEx_GetPeriphCLKFreq>
 80088cc:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d104      	bne.n	80088de <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2204      	movs	r2, #4
 80088d8:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80088da:	2301      	movs	r3, #1
 80088dc:	e030      	b.n	8008940 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	3b01      	subs	r3, #1
 80088e2:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	689b      	ldr	r3, [r3, #8]
 80088ea:	f023 010f 	bic.w	r1, r3, #15
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	0c1a      	lsrs	r2, r3, #16
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	430a      	orrs	r2, r1
 80088f8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	0c1b      	lsrs	r3, r3, #16
 8008902:	041b      	lsls	r3, r3, #16
 8008904:	68fa      	ldr	r2, [r7, #12]
 8008906:	b291      	uxth	r1, r2
 8008908:	687a      	ldr	r2, [r7, #4]
 800890a:	6812      	ldr	r2, [r2, #0]
 800890c:	430b      	orrs	r3, r1
 800890e:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f000 f870 	bl	80089f6 <RTC_ExitInitMode>
 8008916:	4603      	mov	r3, r0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d004      	beq.n	8008926 <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2204      	movs	r2, #4
 8008920:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	e00c      	b.n	8008940 <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2200      	movs	r2, #0
 800892a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2201      	movs	r2, #1
 8008930:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2201      	movs	r2, #1
 8008936:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2201      	movs	r2, #1
 800893c:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 800893e:	2300      	movs	r3, #0
  }
}
 8008940:	4618      	mov	r0, r3
 8008942:	3710      	adds	r7, #16
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}
 8008948:	40006c00 	.word	0x40006c00

0800894c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008954:	2300      	movs	r3, #0
 8008956:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d101      	bne.n	8008962 <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 800895e:	2301      	movs	r3, #1
 8008960:	e01d      	b.n	800899e <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	685a      	ldr	r2, [r3, #4]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f022 0208 	bic.w	r2, r2, #8
 8008970:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8008972:	f7fd f9ad 	bl	8005cd0 <HAL_GetTick>
 8008976:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8008978:	e009      	b.n	800898e <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 800897a:	f7fd f9a9 	bl	8005cd0 <HAL_GetTick>
 800897e:	4602      	mov	r2, r0
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	1ad3      	subs	r3, r2, r3
 8008984:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008988:	d901      	bls.n	800898e <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 800898a:	2303      	movs	r3, #3
 800898c:	e007      	b.n	800899e <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	f003 0308 	and.w	r3, r3, #8
 8008998:	2b00      	cmp	r3, #0
 800899a:	d0ee      	beq.n	800897a <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 800899c:	2300      	movs	r3, #0
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3710      	adds	r7, #16
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}

080089a6 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80089a6:	b580      	push	{r7, lr}
 80089a8:	b084      	sub	sp, #16
 80089aa:	af00      	add	r7, sp, #0
 80089ac:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80089ae:	2300      	movs	r3, #0
 80089b0:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 80089b2:	f7fd f98d 	bl	8005cd0 <HAL_GetTick>
 80089b6:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80089b8:	e009      	b.n	80089ce <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80089ba:	f7fd f989 	bl	8005cd0 <HAL_GetTick>
 80089be:	4602      	mov	r2, r0
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	1ad3      	subs	r3, r2, r3
 80089c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80089c8:	d901      	bls.n	80089ce <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 80089ca:	2303      	movs	r3, #3
 80089cc:	e00f      	b.n	80089ee <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	f003 0320 	and.w	r3, r3, #32
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d0ee      	beq.n	80089ba <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	685a      	ldr	r2, [r3, #4]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f042 0210 	orr.w	r2, r2, #16
 80089ea:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3710      	adds	r7, #16
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}

080089f6 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 80089f6:	b580      	push	{r7, lr}
 80089f8:	b084      	sub	sp, #16
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80089fe:	2300      	movs	r3, #0
 8008a00:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	685a      	ldr	r2, [r3, #4]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f022 0210 	bic.w	r2, r2, #16
 8008a10:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8008a12:	f7fd f95d 	bl	8005cd0 <HAL_GetTick>
 8008a16:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008a18:	e009      	b.n	8008a2e <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008a1a:	f7fd f959 	bl	8005cd0 <HAL_GetTick>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	1ad3      	subs	r3, r2, r3
 8008a24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008a28:	d901      	bls.n	8008a2e <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 8008a2a:	2303      	movs	r3, #3
 8008a2c:	e007      	b.n	8008a3e <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	f003 0320 	and.w	r3, r3, #32
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d0ee      	beq.n	8008a1a <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 8008a3c:	2300      	movs	r3, #0
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3710      	adds	r7, #16
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
	...

08008a48 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b087      	sub	sp, #28
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	60f8      	str	r0, [r7, #12]
 8008a50:	60b9      	str	r1, [r7, #8]
 8008a52:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8008a54:	2300      	movs	r3, #0
 8008a56:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)BKP_BASE; 
 8008a58:	4b07      	ldr	r3, [pc, #28]	; (8008a78 <HAL_RTCEx_BKUPWrite+0x30>)
 8008a5a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	009b      	lsls	r3, r3, #2
 8008a60:	697a      	ldr	r2, [r7, #20]
 8008a62:	4413      	add	r3, r2
 8008a64:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	b292      	uxth	r2, r2
 8008a6c:	601a      	str	r2, [r3, #0]
}
 8008a6e:	bf00      	nop
 8008a70:	371c      	adds	r7, #28
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bc80      	pop	{r7}
 8008a76:	4770      	bx	lr
 8008a78:	40006c00 	.word	0x40006c00

08008a7c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to 
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b085      	sub	sp, #20
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
 8008a84:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8008a86:	2300      	movs	r3, #0
 8008a88:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE; 
 8008a8e:	4b08      	ldr	r3, [pc, #32]	; (8008ab0 <HAL_RTCEx_BKUPRead+0x34>)
 8008a90:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	009b      	lsls	r3, r3, #2
 8008a96:	68fa      	ldr	r2, [r7, #12]
 8008a98:	4413      	add	r3, r2
 8008a9a:	60fb      	str	r3, [r7, #12]
  
  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8008aa4:	68bb      	ldr	r3, [r7, #8]
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3714      	adds	r7, #20
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bc80      	pop	{r7}
 8008aae:	4770      	bx	lr
 8008ab0:	40006c00 	.word	0x40006c00

08008ab4 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b082      	sub	sp, #8
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d101      	bne.n	8008ac6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	e03f      	b.n	8008b46 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d106      	bne.n	8008ae0 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f7fc ffc6 	bl	8005a6c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2224      	movs	r2, #36	; 0x24
 8008ae4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	68da      	ldr	r2, [r3, #12]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008af6:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	f000 fb9b 	bl	8009234 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	691a      	ldr	r2, [r3, #16]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008b0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	695a      	ldr	r2, [r3, #20]
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008b1c:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	68da      	ldr	r2, [r3, #12]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b2c:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2200      	movs	r2, #0
 8008b32:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2220      	movs	r2, #32
 8008b38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2220      	movs	r2, #32
 8008b40:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8008b44:	2300      	movs	r3, #0
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	3708      	adds	r7, #8
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}

08008b4e <HAL_UART_DeInit>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8008b4e:	b580      	push	{r7, lr}
 8008b50:	b082      	sub	sp, #8
 8008b52:	af00      	add	r7, sp, #0
 8008b54:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d101      	bne.n	8008b60 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	e016      	b.n	8008b8e <HAL_UART_DeInit+0x40>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2224      	movs	r2, #36	; 0x24
 8008b64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f7fc fffd 	bl	8005b68 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2200      	movs	r2, #0
 8008b72:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2200      	movs	r2, #0
 8008b78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2200      	movs	r2, #0
 8008b88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8008b8c:	2300      	movs	r3, #0
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3708      	adds	r7, #8
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}
	...

08008b98 <HAL_UART_Receive_DMA>:
  * @param  Size: Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b086      	sub	sp, #24
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	60f8      	str	r0, [r7, #12]
 8008ba0:	60b9      	str	r1, [r7, #8]
 8008ba2:	4613      	mov	r3, r2
 8008ba4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	2b20      	cmp	r3, #32
 8008bb0:	d166      	bne.n	8008c80 <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL) || (Size == 0U))
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d002      	beq.n	8008bbe <HAL_UART_Receive_DMA+0x26>
 8008bb8:	88fb      	ldrh	r3, [r7, #6]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d101      	bne.n	8008bc2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	e05f      	b.n	8008c82 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d101      	bne.n	8008bd0 <HAL_UART_Receive_DMA+0x38>
 8008bcc:	2302      	movs	r3, #2
 8008bce:	e058      	b.n	8008c82 <HAL_UART_Receive_DMA+0xea>
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	2201      	movs	r2, #1
 8008bd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8008bd8:	68ba      	ldr	r2, [r7, #8]
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	88fa      	ldrh	r2, [r7, #6]
 8008be2:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	2200      	movs	r2, #0
 8008be8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	2222      	movs	r2, #34	; 0x22
 8008bee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bf6:	4a25      	ldr	r2, [pc, #148]	; (8008c8c <HAL_UART_Receive_DMA+0xf4>)
 8008bf8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bfe:	4a24      	ldr	r2, [pc, #144]	; (8008c90 <HAL_UART_Receive_DMA+0xf8>)
 8008c00:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c06:	4a23      	ldr	r2, [pc, #140]	; (8008c94 <HAL_UART_Receive_DMA+0xfc>)
 8008c08:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c0e:	2200      	movs	r2, #0
 8008c10:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
 8008c12:	f107 0308 	add.w	r3, r7, #8
 8008c16:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	3304      	adds	r3, #4
 8008c22:	4619      	mov	r1, r3
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	88fb      	ldrh	r3, [r7, #6]
 8008c2a:	f7fd fa9d 	bl	8006168 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8008c2e:	2300      	movs	r3, #0
 8008c30:	613b      	str	r3, [r7, #16]
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	613b      	str	r3, [r7, #16]
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	613b      	str	r3, [r7, #16]
 8008c42:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	2200      	movs	r2, #0
 8008c48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	68da      	ldr	r2, [r3, #12]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c5a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	695a      	ldr	r2, [r3, #20]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f042 0201 	orr.w	r2, r2, #1
 8008c6a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	695a      	ldr	r2, [r3, #20]
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c7a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	e000      	b.n	8008c82 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008c80:	2302      	movs	r3, #2
  }
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3718      	adds	r7, #24
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
 8008c8a:	bf00      	nop
 8008c8c:	08008eb5 	.word	0x08008eb5
 8008c90:	08008f1d 	.word	0x08008f1d
 8008c94:	08008f39 	.word	0x08008f39

08008c98 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b088      	sub	sp, #32
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	68db      	ldr	r3, [r3, #12]
 8008cae:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	695b      	ldr	r3, [r3, #20]
 8008cb6:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008cc0:	69fb      	ldr	r3, [r7, #28]
 8008cc2:	f003 030f 	and.w	r3, r3, #15
 8008cc6:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d10d      	bne.n	8008cea <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008cce:	69fb      	ldr	r3, [r7, #28]
 8008cd0:	f003 0320 	and.w	r3, r3, #32
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d008      	beq.n	8008cea <HAL_UART_IRQHandler+0x52>
 8008cd8:	69bb      	ldr	r3, [r7, #24]
 8008cda:	f003 0320 	and.w	r3, r3, #32
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d003      	beq.n	8008cea <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f000 fa25 	bl	8009132 <UART_Receive_IT>
      return;
 8008ce8:	e0cc      	b.n	8008e84 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	f000 80ab 	beq.w	8008e48 <HAL_UART_IRQHandler+0x1b0>
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	f003 0301 	and.w	r3, r3, #1
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d105      	bne.n	8008d08 <HAL_UART_IRQHandler+0x70>
 8008cfc:	69bb      	ldr	r3, [r7, #24]
 8008cfe:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	f000 80a0 	beq.w	8008e48 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008d08:	69fb      	ldr	r3, [r7, #28]
 8008d0a:	f003 0301 	and.w	r3, r3, #1
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d00a      	beq.n	8008d28 <HAL_UART_IRQHandler+0x90>
 8008d12:	69bb      	ldr	r3, [r7, #24]
 8008d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d005      	beq.n	8008d28 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d20:	f043 0201 	orr.w	r2, r3, #1
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008d28:	69fb      	ldr	r3, [r7, #28]
 8008d2a:	f003 0304 	and.w	r3, r3, #4
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d00a      	beq.n	8008d48 <HAL_UART_IRQHandler+0xb0>
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	f003 0301 	and.w	r3, r3, #1
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d005      	beq.n	8008d48 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d40:	f043 0202 	orr.w	r2, r3, #2
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008d48:	69fb      	ldr	r3, [r7, #28]
 8008d4a:	f003 0302 	and.w	r3, r3, #2
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d00a      	beq.n	8008d68 <HAL_UART_IRQHandler+0xd0>
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	f003 0301 	and.w	r3, r3, #1
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d005      	beq.n	8008d68 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d60:	f043 0204 	orr.w	r2, r3, #4
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008d68:	69fb      	ldr	r3, [r7, #28]
 8008d6a:	f003 0308 	and.w	r3, r3, #8
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d00a      	beq.n	8008d88 <HAL_UART_IRQHandler+0xf0>
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	f003 0301 	and.w	r3, r3, #1
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d005      	beq.n	8008d88 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d80:	f043 0208 	orr.w	r2, r3, #8
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d078      	beq.n	8008e82 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d90:	69fb      	ldr	r3, [r7, #28]
 8008d92:	f003 0320 	and.w	r3, r3, #32
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d007      	beq.n	8008daa <HAL_UART_IRQHandler+0x112>
 8008d9a:	69bb      	ldr	r3, [r7, #24]
 8008d9c:	f003 0320 	and.w	r3, r3, #32
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d002      	beq.n	8008daa <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 f9c4 	bl	8009132 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	695b      	ldr	r3, [r3, #20]
 8008db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	bf14      	ite	ne
 8008db8:	2301      	movne	r3, #1
 8008dba:	2300      	moveq	r3, #0
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dc4:	f003 0308 	and.w	r3, r3, #8
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d102      	bne.n	8008dd2 <HAL_UART_IRQHandler+0x13a>
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d031      	beq.n	8008e36 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f000 f90f 	bl	8008ff6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	695b      	ldr	r3, [r3, #20]
 8008dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d023      	beq.n	8008e2e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	695a      	ldr	r2, [r3, #20]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008df4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d013      	beq.n	8008e26 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e02:	4a22      	ldr	r2, [pc, #136]	; (8008e8c <HAL_UART_IRQHandler+0x1f4>)
 8008e04:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f7fd fa0c 	bl	8006228 <HAL_DMA_Abort_IT>
 8008e10:	4603      	mov	r3, r0
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d016      	beq.n	8008e44 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e1c:	687a      	ldr	r2, [r7, #4]
 8008e1e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008e20:	4610      	mov	r0, r2
 8008e22:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e24:	e00e      	b.n	8008e44 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f7fc fe0e 	bl	8005a48 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e2c:	e00a      	b.n	8008e44 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f7fc fe0a 	bl	8005a48 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e34:	e006      	b.n	8008e44 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f7fc fe06 	bl	8005a48 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8008e42:	e01e      	b.n	8008e82 <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e44:	bf00      	nop
    return;
 8008e46:	e01c      	b.n	8008e82 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008e48:	69fb      	ldr	r3, [r7, #28]
 8008e4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d008      	beq.n	8008e64 <HAL_UART_IRQHandler+0x1cc>
 8008e52:	69bb      	ldr	r3, [r7, #24]
 8008e54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d003      	beq.n	8008e64 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 f8fb 	bl	8009058 <UART_Transmit_IT>
    return;
 8008e62:	e00f      	b.n	8008e84 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d00a      	beq.n	8008e84 <HAL_UART_IRQHandler+0x1ec>
 8008e6e:	69bb      	ldr	r3, [r7, #24]
 8008e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d005      	beq.n	8008e84 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f000 f942 	bl	8009102 <UART_EndTransmit_IT>
    return;
 8008e7e:	bf00      	nop
 8008e80:	e000      	b.n	8008e84 <HAL_UART_IRQHandler+0x1ec>
    return;
 8008e82:	bf00      	nop
  }
}
 8008e84:	3720      	adds	r7, #32
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}
 8008e8a:	bf00      	nop
 8008e8c:	08009031 	.word	0x08009031

08008e90 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e90:	b480      	push	{r7}
 8008e92:	b083      	sub	sp, #12
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8008e98:	bf00      	nop
 8008e9a:	370c      	adds	r7, #12
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bc80      	pop	{r7}
 8008ea0:	4770      	bx	lr

08008ea2 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008ea2:	b480      	push	{r7}
 8008ea4:	b083      	sub	sp, #12
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008eaa:	bf00      	nop
 8008eac:	370c      	adds	r7, #12
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bc80      	pop	{r7}
 8008eb2:	4770      	bx	lr

08008eb4 <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b084      	sub	sp, #16
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ec0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f003 0320 	and.w	r3, r3, #32
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d11e      	bne.n	8008f0e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	68da      	ldr	r2, [r3, #12]
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008ee4:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	695a      	ldr	r2, [r3, #20]
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f022 0201 	bic.w	r2, r2, #1
 8008ef4:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	695a      	ldr	r2, [r3, #20]
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f04:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2220      	movs	r2, #32
 8008f0a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 8008f0e:	68f8      	ldr	r0, [r7, #12]
 8008f10:	f7fc fda3 	bl	8005a5a <HAL_UART_RxCpltCallback>
}
 8008f14:	bf00      	nop
 8008f16:	3710      	adds	r7, #16
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}

08008f1c <UART_DMARxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b084      	sub	sp, #16
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f28:	60fb      	str	r3, [r7, #12]
  HAL_UART_RxHalfCpltCallback(huart); 
 8008f2a:	68f8      	ldr	r0, [r7, #12]
 8008f2c:	f7ff ffb9 	bl	8008ea2 <HAL_UART_RxHalfCpltCallback>
}
 8008f30:	bf00      	nop
 8008f32:	3710      	adds	r7, #16
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}

08008f38 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b084      	sub	sp, #16
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008f40:	2300      	movs	r3, #0
 8008f42:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f48:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	695b      	ldr	r3, [r3, #20]
 8008f50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	bf14      	ite	ne
 8008f58:	2301      	movne	r3, #1
 8008f5a:	2300      	moveq	r3, #0
 8008f5c:	b2db      	uxtb	r3, r3
 8008f5e:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008f66:	b2db      	uxtb	r3, r3
 8008f68:	2b21      	cmp	r3, #33	; 0x21
 8008f6a:	d108      	bne.n	8008f7e <UART_DMAError+0x46>
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d005      	beq.n	8008f7e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	2200      	movs	r2, #0
 8008f76:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008f78:	68b8      	ldr	r0, [r7, #8]
 8008f7a:	f000 f827 	bl	8008fcc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	695b      	ldr	r3, [r3, #20]
 8008f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	bf14      	ite	ne
 8008f8c:	2301      	movne	r3, #1
 8008f8e:	2300      	moveq	r3, #0
 8008f90:	b2db      	uxtb	r3, r3
 8008f92:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008f9a:	b2db      	uxtb	r3, r3
 8008f9c:	2b22      	cmp	r3, #34	; 0x22
 8008f9e:	d108      	bne.n	8008fb2 <UART_DMAError+0x7a>
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d005      	beq.n	8008fb2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008fac:	68b8      	ldr	r0, [r7, #8]
 8008fae:	f000 f822 	bl	8008ff6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fb6:	f043 0210 	orr.w	r2, r3, #16
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8008fbe:	68b8      	ldr	r0, [r7, #8]
 8008fc0:	f7fc fd42 	bl	8005a48 <HAL_UART_ErrorCallback>
}
 8008fc4:	bf00      	nop
 8008fc6:	3710      	adds	r7, #16
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	68da      	ldr	r2, [r3, #12]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008fe2:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2220      	movs	r2, #32
 8008fe8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8008fec:	bf00      	nop
 8008fee:	370c      	adds	r7, #12
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bc80      	pop	{r7}
 8008ff4:	4770      	bx	lr

08008ff6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ff6:	b480      	push	{r7}
 8008ff8:	b083      	sub	sp, #12
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	68da      	ldr	r2, [r3, #12]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800900c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	695a      	ldr	r2, [r3, #20]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f022 0201 	bic.w	r2, r2, #1
 800901c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2220      	movs	r2, #32
 8009022:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009026:	bf00      	nop
 8009028:	370c      	adds	r7, #12
 800902a:	46bd      	mov	sp, r7
 800902c:	bc80      	pop	{r7}
 800902e:	4770      	bx	lr

08009030 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b084      	sub	sp, #16
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800903c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	2200      	movs	r2, #0
 8009042:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2200      	movs	r2, #0
 8009048:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f7fc fcfc 	bl	8005a48 <HAL_UART_ErrorCallback>
}
 8009050:	bf00      	nop
 8009052:	3710      	adds	r7, #16
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}

08009058 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009058:	b480      	push	{r7}
 800905a:	b085      	sub	sp, #20
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009066:	b2db      	uxtb	r3, r3
 8009068:	2b21      	cmp	r3, #33	; 0x21
 800906a:	d144      	bne.n	80090f6 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	689b      	ldr	r3, [r3, #8]
 8009070:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009074:	d11a      	bne.n	80090ac <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6a1b      	ldr	r3, [r3, #32]
 800907a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	881b      	ldrh	r3, [r3, #0]
 8009080:	461a      	mov	r2, r3
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800908a:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	691b      	ldr	r3, [r3, #16]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d105      	bne.n	80090a0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6a1b      	ldr	r3, [r3, #32]
 8009098:	1c9a      	adds	r2, r3, #2
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	621a      	str	r2, [r3, #32]
 800909e:	e00e      	b.n	80090be <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6a1b      	ldr	r3, [r3, #32]
 80090a4:	1c5a      	adds	r2, r3, #1
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	621a      	str	r2, [r3, #32]
 80090aa:	e008      	b.n	80090be <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6a1b      	ldr	r3, [r3, #32]
 80090b0:	1c59      	adds	r1, r3, #1
 80090b2:	687a      	ldr	r2, [r7, #4]
 80090b4:	6211      	str	r1, [r2, #32]
 80090b6:	781a      	ldrb	r2, [r3, #0]
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	3b01      	subs	r3, #1
 80090c6:	b29b      	uxth	r3, r3
 80090c8:	687a      	ldr	r2, [r7, #4]
 80090ca:	4619      	mov	r1, r3
 80090cc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d10f      	bne.n	80090f2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	68da      	ldr	r2, [r3, #12]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80090e0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	68da      	ldr	r2, [r3, #12]
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80090f0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80090f2:	2300      	movs	r3, #0
 80090f4:	e000      	b.n	80090f8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80090f6:	2302      	movs	r3, #2
  }
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	3714      	adds	r7, #20
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bc80      	pop	{r7}
 8009100:	4770      	bx	lr

08009102 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009102:	b580      	push	{r7, lr}
 8009104:	b082      	sub	sp, #8
 8009106:	af00      	add	r7, sp, #0
 8009108:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	68da      	ldr	r2, [r3, #12]
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009118:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2220      	movs	r2, #32
 800911e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f7ff feb4 	bl	8008e90 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8009128:	2300      	movs	r3, #0
}
 800912a:	4618      	mov	r0, r3
 800912c:	3708      	adds	r7, #8
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}

08009132 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009132:	b580      	push	{r7, lr}
 8009134:	b084      	sub	sp, #16
 8009136:	af00      	add	r7, sp, #0
 8009138:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009140:	b2db      	uxtb	r3, r3
 8009142:	2b22      	cmp	r3, #34	; 0x22
 8009144:	d171      	bne.n	800922a <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	689b      	ldr	r3, [r3, #8]
 800914a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800914e:	d123      	bne.n	8009198 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009154:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	691b      	ldr	r3, [r3, #16]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d10e      	bne.n	800917c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	b29b      	uxth	r3, r3
 8009166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800916a:	b29a      	uxth	r2, r3
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009174:	1c9a      	adds	r2, r3, #2
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	629a      	str	r2, [r3, #40]	; 0x28
 800917a:	e029      	b.n	80091d0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	b29b      	uxth	r3, r3
 8009184:	b2db      	uxtb	r3, r3
 8009186:	b29a      	uxth	r2, r3
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009190:	1c5a      	adds	r2, r3, #1
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	629a      	str	r2, [r3, #40]	; 0x28
 8009196:	e01b      	b.n	80091d0 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	691b      	ldr	r3, [r3, #16]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d10a      	bne.n	80091b6 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	6858      	ldr	r0, [r3, #4]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091aa:	1c59      	adds	r1, r3, #1
 80091ac:	687a      	ldr	r2, [r7, #4]
 80091ae:	6291      	str	r1, [r2, #40]	; 0x28
 80091b0:	b2c2      	uxtb	r2, r0
 80091b2:	701a      	strb	r2, [r3, #0]
 80091b4:	e00c      	b.n	80091d0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	685b      	ldr	r3, [r3, #4]
 80091bc:	b2da      	uxtb	r2, r3
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091c2:	1c58      	adds	r0, r3, #1
 80091c4:	6879      	ldr	r1, [r7, #4]
 80091c6:	6288      	str	r0, [r1, #40]	; 0x28
 80091c8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80091cc:	b2d2      	uxtb	r2, r2
 80091ce:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80091d4:	b29b      	uxth	r3, r3
 80091d6:	3b01      	subs	r3, #1
 80091d8:	b29b      	uxth	r3, r3
 80091da:	687a      	ldr	r2, [r7, #4]
 80091dc:	4619      	mov	r1, r3
 80091de:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d120      	bne.n	8009226 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	68da      	ldr	r2, [r3, #12]
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f022 0220 	bic.w	r2, r2, #32
 80091f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	68da      	ldr	r2, [r3, #12]
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009202:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	695a      	ldr	r2, [r3, #20]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f022 0201 	bic.w	r2, r2, #1
 8009212:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2220      	movs	r2, #32
 8009218:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f7fc fc1c 	bl	8005a5a <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8009222:	2300      	movs	r3, #0
 8009224:	e002      	b.n	800922c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8009226:	2300      	movs	r3, #0
 8009228:	e000      	b.n	800922c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800922a:	2302      	movs	r3, #2
  }
}
 800922c:	4618      	mov	r0, r3
 800922e:	3710      	adds	r7, #16
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}

08009234 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009234:	b5b0      	push	{r4, r5, r7, lr}
 8009236:	b084      	sub	sp, #16
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800923c:	2300      	movs	r3, #0
 800923e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	691b      	ldr	r3, [r3, #16]
 8009246:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	68da      	ldr	r2, [r3, #12]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	430a      	orrs	r2, r1
 8009254:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	689a      	ldr	r2, [r3, #8]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	691b      	ldr	r3, [r3, #16]
 800925e:	431a      	orrs	r2, r3
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	695b      	ldr	r3, [r3, #20]
 8009264:	4313      	orrs	r3, r2
 8009266:	68fa      	ldr	r2, [r7, #12]
 8009268:	4313      	orrs	r3, r2
 800926a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	68db      	ldr	r3, [r3, #12]
 8009272:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8009276:	f023 030c 	bic.w	r3, r3, #12
 800927a:	687a      	ldr	r2, [r7, #4]
 800927c:	6812      	ldr	r2, [r2, #0]
 800927e:	68f9      	ldr	r1, [r7, #12]
 8009280:	430b      	orrs	r3, r1
 8009282:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	695b      	ldr	r3, [r3, #20]
 800928a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	699a      	ldr	r2, [r3, #24]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	430a      	orrs	r2, r1
 8009298:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a6f      	ldr	r2, [pc, #444]	; (800945c <UART_SetConfig+0x228>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d16b      	bne.n	800937c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80092a4:	f7ff f8ea 	bl	800847c <HAL_RCC_GetPCLK2Freq>
 80092a8:	4602      	mov	r2, r0
 80092aa:	4613      	mov	r3, r2
 80092ac:	009b      	lsls	r3, r3, #2
 80092ae:	4413      	add	r3, r2
 80092b0:	009a      	lsls	r2, r3, #2
 80092b2:	441a      	add	r2, r3
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	009b      	lsls	r3, r3, #2
 80092ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80092be:	4a68      	ldr	r2, [pc, #416]	; (8009460 <UART_SetConfig+0x22c>)
 80092c0:	fba2 2303 	umull	r2, r3, r2, r3
 80092c4:	095b      	lsrs	r3, r3, #5
 80092c6:	011c      	lsls	r4, r3, #4
 80092c8:	f7ff f8d8 	bl	800847c <HAL_RCC_GetPCLK2Freq>
 80092cc:	4602      	mov	r2, r0
 80092ce:	4613      	mov	r3, r2
 80092d0:	009b      	lsls	r3, r3, #2
 80092d2:	4413      	add	r3, r2
 80092d4:	009a      	lsls	r2, r3, #2
 80092d6:	441a      	add	r2, r3
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	685b      	ldr	r3, [r3, #4]
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	fbb2 f5f3 	udiv	r5, r2, r3
 80092e2:	f7ff f8cb 	bl	800847c <HAL_RCC_GetPCLK2Freq>
 80092e6:	4602      	mov	r2, r0
 80092e8:	4613      	mov	r3, r2
 80092ea:	009b      	lsls	r3, r3, #2
 80092ec:	4413      	add	r3, r2
 80092ee:	009a      	lsls	r2, r3, #2
 80092f0:	441a      	add	r2, r3
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80092fc:	4a58      	ldr	r2, [pc, #352]	; (8009460 <UART_SetConfig+0x22c>)
 80092fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009302:	095b      	lsrs	r3, r3, #5
 8009304:	2264      	movs	r2, #100	; 0x64
 8009306:	fb02 f303 	mul.w	r3, r2, r3
 800930a:	1aeb      	subs	r3, r5, r3
 800930c:	011b      	lsls	r3, r3, #4
 800930e:	3332      	adds	r3, #50	; 0x32
 8009310:	4a53      	ldr	r2, [pc, #332]	; (8009460 <UART_SetConfig+0x22c>)
 8009312:	fba2 2303 	umull	r2, r3, r2, r3
 8009316:	095b      	lsrs	r3, r3, #5
 8009318:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800931c:	441c      	add	r4, r3
 800931e:	f7ff f8ad 	bl	800847c <HAL_RCC_GetPCLK2Freq>
 8009322:	4602      	mov	r2, r0
 8009324:	4613      	mov	r3, r2
 8009326:	009b      	lsls	r3, r3, #2
 8009328:	4413      	add	r3, r2
 800932a:	009a      	lsls	r2, r3, #2
 800932c:	441a      	add	r2, r3
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	685b      	ldr	r3, [r3, #4]
 8009332:	009b      	lsls	r3, r3, #2
 8009334:	fbb2 f5f3 	udiv	r5, r2, r3
 8009338:	f7ff f8a0 	bl	800847c <HAL_RCC_GetPCLK2Freq>
 800933c:	4602      	mov	r2, r0
 800933e:	4613      	mov	r3, r2
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	4413      	add	r3, r2
 8009344:	009a      	lsls	r2, r3, #2
 8009346:	441a      	add	r2, r3
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	685b      	ldr	r3, [r3, #4]
 800934c:	009b      	lsls	r3, r3, #2
 800934e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009352:	4a43      	ldr	r2, [pc, #268]	; (8009460 <UART_SetConfig+0x22c>)
 8009354:	fba2 2303 	umull	r2, r3, r2, r3
 8009358:	095b      	lsrs	r3, r3, #5
 800935a:	2264      	movs	r2, #100	; 0x64
 800935c:	fb02 f303 	mul.w	r3, r2, r3
 8009360:	1aeb      	subs	r3, r5, r3
 8009362:	011b      	lsls	r3, r3, #4
 8009364:	3332      	adds	r3, #50	; 0x32
 8009366:	4a3e      	ldr	r2, [pc, #248]	; (8009460 <UART_SetConfig+0x22c>)
 8009368:	fba2 2303 	umull	r2, r3, r2, r3
 800936c:	095b      	lsrs	r3, r3, #5
 800936e:	f003 020f 	and.w	r2, r3, #15
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4422      	add	r2, r4
 8009378:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800937a:	e06a      	b.n	8009452 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800937c:	f7ff f86a 	bl	8008454 <HAL_RCC_GetPCLK1Freq>
 8009380:	4602      	mov	r2, r0
 8009382:	4613      	mov	r3, r2
 8009384:	009b      	lsls	r3, r3, #2
 8009386:	4413      	add	r3, r2
 8009388:	009a      	lsls	r2, r3, #2
 800938a:	441a      	add	r2, r3
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	685b      	ldr	r3, [r3, #4]
 8009390:	009b      	lsls	r3, r3, #2
 8009392:	fbb2 f3f3 	udiv	r3, r2, r3
 8009396:	4a32      	ldr	r2, [pc, #200]	; (8009460 <UART_SetConfig+0x22c>)
 8009398:	fba2 2303 	umull	r2, r3, r2, r3
 800939c:	095b      	lsrs	r3, r3, #5
 800939e:	011c      	lsls	r4, r3, #4
 80093a0:	f7ff f858 	bl	8008454 <HAL_RCC_GetPCLK1Freq>
 80093a4:	4602      	mov	r2, r0
 80093a6:	4613      	mov	r3, r2
 80093a8:	009b      	lsls	r3, r3, #2
 80093aa:	4413      	add	r3, r2
 80093ac:	009a      	lsls	r2, r3, #2
 80093ae:	441a      	add	r2, r3
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	009b      	lsls	r3, r3, #2
 80093b6:	fbb2 f5f3 	udiv	r5, r2, r3
 80093ba:	f7ff f84b 	bl	8008454 <HAL_RCC_GetPCLK1Freq>
 80093be:	4602      	mov	r2, r0
 80093c0:	4613      	mov	r3, r2
 80093c2:	009b      	lsls	r3, r3, #2
 80093c4:	4413      	add	r3, r2
 80093c6:	009a      	lsls	r2, r3, #2
 80093c8:	441a      	add	r2, r3
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	685b      	ldr	r3, [r3, #4]
 80093ce:	009b      	lsls	r3, r3, #2
 80093d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80093d4:	4a22      	ldr	r2, [pc, #136]	; (8009460 <UART_SetConfig+0x22c>)
 80093d6:	fba2 2303 	umull	r2, r3, r2, r3
 80093da:	095b      	lsrs	r3, r3, #5
 80093dc:	2264      	movs	r2, #100	; 0x64
 80093de:	fb02 f303 	mul.w	r3, r2, r3
 80093e2:	1aeb      	subs	r3, r5, r3
 80093e4:	011b      	lsls	r3, r3, #4
 80093e6:	3332      	adds	r3, #50	; 0x32
 80093e8:	4a1d      	ldr	r2, [pc, #116]	; (8009460 <UART_SetConfig+0x22c>)
 80093ea:	fba2 2303 	umull	r2, r3, r2, r3
 80093ee:	095b      	lsrs	r3, r3, #5
 80093f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80093f4:	441c      	add	r4, r3
 80093f6:	f7ff f82d 	bl	8008454 <HAL_RCC_GetPCLK1Freq>
 80093fa:	4602      	mov	r2, r0
 80093fc:	4613      	mov	r3, r2
 80093fe:	009b      	lsls	r3, r3, #2
 8009400:	4413      	add	r3, r2
 8009402:	009a      	lsls	r2, r3, #2
 8009404:	441a      	add	r2, r3
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	009b      	lsls	r3, r3, #2
 800940c:	fbb2 f5f3 	udiv	r5, r2, r3
 8009410:	f7ff f820 	bl	8008454 <HAL_RCC_GetPCLK1Freq>
 8009414:	4602      	mov	r2, r0
 8009416:	4613      	mov	r3, r2
 8009418:	009b      	lsls	r3, r3, #2
 800941a:	4413      	add	r3, r2
 800941c:	009a      	lsls	r2, r3, #2
 800941e:	441a      	add	r2, r3
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	685b      	ldr	r3, [r3, #4]
 8009424:	009b      	lsls	r3, r3, #2
 8009426:	fbb2 f3f3 	udiv	r3, r2, r3
 800942a:	4a0d      	ldr	r2, [pc, #52]	; (8009460 <UART_SetConfig+0x22c>)
 800942c:	fba2 2303 	umull	r2, r3, r2, r3
 8009430:	095b      	lsrs	r3, r3, #5
 8009432:	2264      	movs	r2, #100	; 0x64
 8009434:	fb02 f303 	mul.w	r3, r2, r3
 8009438:	1aeb      	subs	r3, r5, r3
 800943a:	011b      	lsls	r3, r3, #4
 800943c:	3332      	adds	r3, #50	; 0x32
 800943e:	4a08      	ldr	r2, [pc, #32]	; (8009460 <UART_SetConfig+0x22c>)
 8009440:	fba2 2303 	umull	r2, r3, r2, r3
 8009444:	095b      	lsrs	r3, r3, #5
 8009446:	f003 020f 	and.w	r2, r3, #15
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4422      	add	r2, r4
 8009450:	609a      	str	r2, [r3, #8]
}
 8009452:	bf00      	nop
 8009454:	3710      	adds	r7, #16
 8009456:	46bd      	mov	sp, r7
 8009458:	bdb0      	pop	{r4, r5, r7, pc}
 800945a:	bf00      	nop
 800945c:	40013800 	.word	0x40013800
 8009460:	51eb851f 	.word	0x51eb851f

08009464 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009464:	b084      	sub	sp, #16
 8009466:	b480      	push	{r7}
 8009468:	b083      	sub	sp, #12
 800946a:	af00      	add	r7, sp, #0
 800946c:	6078      	str	r0, [r7, #4]
 800946e:	f107 0014 	add.w	r0, r7, #20
 8009472:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  UNUSED(cfg);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8009476:	2300      	movs	r3, #0
}
 8009478:	4618      	mov	r0, r3
 800947a:	370c      	adds	r7, #12
 800947c:	46bd      	mov	sp, r7
 800947e:	bc80      	pop	{r7}
 8009480:	b004      	add	sp, #16
 8009482:	4770      	bx	lr

08009484 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8009484:	b480      	push	{r7}
 8009486:	b085      	sub	sp, #20
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask = 0;
 800948c:	2300      	movs	r3, #0
 800948e:	60fb      	str	r3, [r7, #12]
  
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 8009490:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8009494:	60fb      	str	r3, [r7, #12]
     | USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800949c:	b29a      	uxth	r2, r3
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	b29b      	uxth	r3, r3
 80094a2:	4313      	orrs	r3, r2
 80094a4:	b29a      	uxth	r2, r3
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  return HAL_OK;
 80094ac:	2300      	movs	r3, #0
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3714      	adds	r7, #20
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bc80      	pop	{r7}
 80094b6:	4770      	bx	lr

080094b8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b085      	sub	sp, #20
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask = 0;
 80094c0:	2300      	movs	r3, #0
 80094c2:	60fb      	str	r3, [r7, #12]
  
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 80094c4:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 80094c8:	60fb      	str	r3, [r7, #12]
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80094d0:	b29a      	uxth	r2, r3
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	b29b      	uxth	r3, r3
 80094d6:	43db      	mvns	r3, r3
 80094d8:	b29b      	uxth	r3, r3
 80094da:	4013      	ands	r3, r2
 80094dc:	b29a      	uxth	r2, r3
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  return HAL_OK;
 80094e4:	2300      	movs	r3, #0
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	3714      	adds	r7, #20
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bc80      	pop	{r7}
 80094ee:	4770      	bx	lr

080094f0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx , USB_ModeTypeDef mode)
{
 80094f0:	b480      	push	{r7}
 80094f2:	b083      	sub	sp, #12
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
 80094f8:	460b      	mov	r3, r1
 80094fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(mode);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80094fc:	2300      	movs	r3, #0
}
 80094fe:	4618      	mov	r0, r3
 8009500:	370c      	adds	r7, #12
 8009502:	46bd      	mov	sp, r7
 8009504:	bc80      	pop	{r7}
 8009506:	4770      	bx	lr

08009508 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009508:	b084      	sub	sp, #16
 800950a:	b580      	push	{r7, lr}
 800950c:	b082      	sub	sp, #8
 800950e:	af00      	add	r7, sp, #0
 8009510:	6078      	str	r0, [r7, #4]
 8009512:	f107 0014 	add.w	r0, r7, #20
 8009516:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2201      	movs	r2, #1
 800951e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2200      	movs	r2, #0
 8009526:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 
  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2200      	movs	r2, #0
 800952e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
  
  /* Enable USB Device Interrupt mask */
  USB_EnableGlobalInt(USBx);
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f7ff ffa2 	bl	8009484 <USB_EnableGlobalInt>
    
  return HAL_OK;
 8009540:	2300      	movs	r3, #0
}
 8009542:	4618      	mov	r0, r3
 8009544:	3708      	adds	r7, #8
 8009546:	46bd      	mov	sp, r7
 8009548:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800954c:	b004      	add	sp, #16
 800954e:	4770      	bx	lr

08009550 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009550:	b490      	push	{r4, r7}
 8009552:	b084      	sub	sp, #16
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	6039      	str	r1, [r7, #0]
  /* initialize Endpoint */
  switch (ep->type)
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	78db      	ldrb	r3, [r3, #3]
 800955e:	2b03      	cmp	r3, #3
 8009560:	d85f      	bhi.n	8009622 <USB_ActivateEndpoint+0xd2>
 8009562:	a201      	add	r2, pc, #4	; (adr r2, 8009568 <USB_ActivateEndpoint+0x18>)
 8009564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009568:	08009579 	.word	0x08009579
 800956c:	080095f7 	.word	0x080095f7
 8009570:	080095a5 	.word	0x080095a5
 8009574:	080095cb 	.word	0x080095cb
  {
  case EP_TYPE_CTRL:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
 8009578:	687a      	ldr	r2, [r7, #4]
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	781b      	ldrb	r3, [r3, #0]
 800957e:	009b      	lsls	r3, r3, #2
 8009580:	4413      	add	r3, r2
 8009582:	881b      	ldrh	r3, [r3, #0]
 8009584:	b29b      	uxth	r3, r3
 8009586:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800958a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800958e:	b29a      	uxth	r2, r3
 8009590:	6879      	ldr	r1, [r7, #4]
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	781b      	ldrb	r3, [r3, #0]
 8009596:	009b      	lsls	r3, r3, #2
 8009598:	440b      	add	r3, r1
 800959a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800959e:	b292      	uxth	r2, r2
 80095a0:	801a      	strh	r2, [r3, #0]
    break;
 80095a2:	e03f      	b.n	8009624 <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_BULK:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_BULK);
 80095a4:	687a      	ldr	r2, [r7, #4]
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	781b      	ldrb	r3, [r3, #0]
 80095aa:	009b      	lsls	r3, r3, #2
 80095ac:	4413      	add	r3, r2
 80095ae:	881b      	ldrh	r3, [r3, #0]
 80095b0:	b29b      	uxth	r3, r3
 80095b2:	6879      	ldr	r1, [r7, #4]
 80095b4:	683a      	ldr	r2, [r7, #0]
 80095b6:	7812      	ldrb	r2, [r2, #0]
 80095b8:	0092      	lsls	r2, r2, #2
 80095ba:	440a      	add	r2, r1
 80095bc:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80095c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	8013      	strh	r3, [r2, #0]
    break;
 80095c8:	e02c      	b.n	8009624 <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_INTR:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
 80095ca:	687a      	ldr	r2, [r7, #4]
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	781b      	ldrb	r3, [r3, #0]
 80095d0:	009b      	lsls	r3, r3, #2
 80095d2:	4413      	add	r3, r2
 80095d4:	881b      	ldrh	r3, [r3, #0]
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80095dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095e0:	b29a      	uxth	r2, r3
 80095e2:	6879      	ldr	r1, [r7, #4]
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	781b      	ldrb	r3, [r3, #0]
 80095e8:	009b      	lsls	r3, r3, #2
 80095ea:	440b      	add	r3, r1
 80095ec:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 80095f0:	b292      	uxth	r2, r2
 80095f2:	801a      	strh	r2, [r3, #0]
    break;
 80095f4:	e016      	b.n	8009624 <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_ISOC:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 80095f6:	687a      	ldr	r2, [r7, #4]
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	781b      	ldrb	r3, [r3, #0]
 80095fc:	009b      	lsls	r3, r3, #2
 80095fe:	4413      	add	r3, r2
 8009600:	881b      	ldrh	r3, [r3, #0]
 8009602:	b29b      	uxth	r3, r3
 8009604:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8009608:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800960c:	b29a      	uxth	r2, r3
 800960e:	6879      	ldr	r1, [r7, #4]
 8009610:	683b      	ldr	r3, [r7, #0]
 8009612:	781b      	ldrb	r3, [r3, #0]
 8009614:	009b      	lsls	r3, r3, #2
 8009616:	440b      	add	r3, r1
 8009618:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800961c:	b292      	uxth	r2, r2
 800961e:	801a      	strh	r2, [r3, #0]
    break;
 8009620:	e000      	b.n	8009624 <USB_ActivateEndpoint+0xd4>
  default:
      break;
 8009622:	bf00      	nop
  } 
  
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8009624:	687a      	ldr	r2, [r7, #4]
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	781b      	ldrb	r3, [r3, #0]
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	4413      	add	r3, r2
 800962e:	881b      	ldrh	r3, [r3, #0]
 8009630:	b29a      	uxth	r2, r3
 8009632:	f640 730f 	movw	r3, #3855	; 0xf0f
 8009636:	4013      	ands	r3, r2
 8009638:	b29a      	uxth	r2, r3
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	781b      	ldrb	r3, [r3, #0]
 800963e:	b29b      	uxth	r3, r3
 8009640:	4313      	orrs	r3, r2
 8009642:	b299      	uxth	r1, r3
 8009644:	687a      	ldr	r2, [r7, #4]
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	781b      	ldrb	r3, [r3, #0]
 800964a:	009b      	lsls	r3, r3, #2
 800964c:	441a      	add	r2, r3
 800964e:	4b75      	ldr	r3, [pc, #468]	; (8009824 <USB_ActivateEndpoint+0x2d4>)
 8009650:	430b      	orrs	r3, r1
 8009652:	b29b      	uxth	r3, r3
 8009654:	8013      	strh	r3, [r2, #0]
  
  if (ep->doublebuffer == 0) 
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	7a9b      	ldrb	r3, [r3, #10]
 800965a:	2b00      	cmp	r3, #0
 800965c:	f040 80e8 	bne.w	8009830 <USB_ActivateEndpoint+0x2e0>
  {
    if (ep->is_in)
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	785b      	ldrb	r3, [r3, #1]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d04c      	beq.n	8009702 <USB_ActivateEndpoint+0x1b2>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	889b      	ldrh	r3, [r3, #4]
 800966c:	085b      	lsrs	r3, r3, #1
 800966e:	b29b      	uxth	r3, r3
 8009670:	0059      	lsls	r1, r3, #1
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009678:	b29b      	uxth	r3, r3
 800967a:	461a      	mov	r2, r3
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	781b      	ldrb	r3, [r3, #0]
 8009680:	00db      	lsls	r3, r3, #3
 8009682:	4413      	add	r3, r2
 8009684:	005a      	lsls	r2, r3, #1
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	4413      	add	r3, r2
 800968a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800968e:	460a      	mov	r2, r1
 8009690:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009692:	687a      	ldr	r2, [r7, #4]
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	781b      	ldrb	r3, [r3, #0]
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	4413      	add	r3, r2
 800969c:	881b      	ldrh	r3, [r3, #0]
 800969e:	b29b      	uxth	r3, r3
 80096a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d013      	beq.n	80096d0 <USB_ActivateEndpoint+0x180>
 80096a8:	687a      	ldr	r2, [r7, #4]
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	781b      	ldrb	r3, [r3, #0]
 80096ae:	009b      	lsls	r3, r3, #2
 80096b0:	4413      	add	r3, r2
 80096b2:	881b      	ldrh	r3, [r3, #0]
 80096b4:	b29a      	uxth	r2, r3
 80096b6:	f640 730f 	movw	r3, #3855	; 0xf0f
 80096ba:	4013      	ands	r3, r2
 80096bc:	b299      	uxth	r1, r3
 80096be:	687a      	ldr	r2, [r7, #4]
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	781b      	ldrb	r3, [r3, #0]
 80096c4:	009b      	lsls	r3, r3, #2
 80096c6:	441a      	add	r2, r3
 80096c8:	4b57      	ldr	r3, [pc, #348]	; (8009828 <USB_ActivateEndpoint+0x2d8>)
 80096ca:	430b      	orrs	r3, r1
 80096cc:	b29b      	uxth	r3, r3
 80096ce:	8013      	strh	r3, [r2, #0]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 80096d0:	687a      	ldr	r2, [r7, #4]
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	781b      	ldrb	r3, [r3, #0]
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	4413      	add	r3, r2
 80096da:	881b      	ldrh	r3, [r3, #0]
 80096dc:	b29b      	uxth	r3, r3
 80096de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096e6:	b29c      	uxth	r4, r3
 80096e8:	f084 0320 	eor.w	r3, r4, #32
 80096ec:	b29c      	uxth	r4, r3
 80096ee:	687a      	ldr	r2, [r7, #4]
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	781b      	ldrb	r3, [r3, #0]
 80096f4:	009b      	lsls	r3, r3, #2
 80096f6:	441a      	add	r2, r3
 80096f8:	4b4a      	ldr	r3, [pc, #296]	; (8009824 <USB_ActivateEndpoint+0x2d4>)
 80096fa:	4323      	orrs	r3, r4
 80096fc:	b29b      	uxth	r3, r3
 80096fe:	8013      	strh	r3, [r2, #0]
 8009700:	e1d9      	b.n	8009ab6 <USB_ActivateEndpoint+0x566>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	889b      	ldrh	r3, [r3, #4]
 8009706:	085b      	lsrs	r3, r3, #1
 8009708:	b29b      	uxth	r3, r3
 800970a:	0059      	lsls	r1, r3, #1
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009712:	b29b      	uxth	r3, r3
 8009714:	461a      	mov	r2, r3
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	00db      	lsls	r3, r3, #3
 800971c:	4413      	add	r3, r2
 800971e:	3304      	adds	r3, #4
 8009720:	005a      	lsls	r2, r3, #1
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	4413      	add	r3, r2
 8009726:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800972a:	460a      	mov	r2, r1
 800972c:	601a      	str	r2, [r3, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009734:	b29b      	uxth	r3, r3
 8009736:	461a      	mov	r2, r3
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	781b      	ldrb	r3, [r3, #0]
 800973c:	00db      	lsls	r3, r3, #3
 800973e:	4413      	add	r3, r2
 8009740:	3306      	adds	r3, #6
 8009742:	005a      	lsls	r2, r3, #1
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	4413      	add	r3, r2
 8009748:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800974c:	60bb      	str	r3, [r7, #8]
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	691b      	ldr	r3, [r3, #16]
 8009752:	2b3e      	cmp	r3, #62	; 0x3e
 8009754:	d918      	bls.n	8009788 <USB_ActivateEndpoint+0x238>
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	691b      	ldr	r3, [r3, #16]
 800975a:	095b      	lsrs	r3, r3, #5
 800975c:	81fb      	strh	r3, [r7, #14]
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	691b      	ldr	r3, [r3, #16]
 8009762:	f003 031f 	and.w	r3, r3, #31
 8009766:	2b00      	cmp	r3, #0
 8009768:	d102      	bne.n	8009770 <USB_ActivateEndpoint+0x220>
 800976a:	89fb      	ldrh	r3, [r7, #14]
 800976c:	3b01      	subs	r3, #1
 800976e:	81fb      	strh	r3, [r7, #14]
 8009770:	89fb      	ldrh	r3, [r7, #14]
 8009772:	029b      	lsls	r3, r3, #10
 8009774:	b29b      	uxth	r3, r3
 8009776:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800977a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800977e:	b29b      	uxth	r3, r3
 8009780:	461a      	mov	r2, r3
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	601a      	str	r2, [r3, #0]
 8009786:	e012      	b.n	80097ae <USB_ActivateEndpoint+0x25e>
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	691b      	ldr	r3, [r3, #16]
 800978c:	085b      	lsrs	r3, r3, #1
 800978e:	81fb      	strh	r3, [r7, #14]
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	691b      	ldr	r3, [r3, #16]
 8009794:	f003 0301 	and.w	r3, r3, #1
 8009798:	2b00      	cmp	r3, #0
 800979a:	d002      	beq.n	80097a2 <USB_ActivateEndpoint+0x252>
 800979c:	89fb      	ldrh	r3, [r7, #14]
 800979e:	3301      	adds	r3, #1
 80097a0:	81fb      	strh	r3, [r7, #14]
 80097a2:	89fb      	ldrh	r3, [r7, #14]
 80097a4:	029b      	lsls	r3, r3, #10
 80097a6:	b29b      	uxth	r3, r3
 80097a8:	461a      	mov	r2, r3
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80097ae:	687a      	ldr	r2, [r7, #4]
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	781b      	ldrb	r3, [r3, #0]
 80097b4:	009b      	lsls	r3, r3, #2
 80097b6:	4413      	add	r3, r2
 80097b8:	881b      	ldrh	r3, [r3, #0]
 80097ba:	b29b      	uxth	r3, r3
 80097bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d013      	beq.n	80097ec <USB_ActivateEndpoint+0x29c>
 80097c4:	687a      	ldr	r2, [r7, #4]
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	781b      	ldrb	r3, [r3, #0]
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	4413      	add	r3, r2
 80097ce:	881b      	ldrh	r3, [r3, #0]
 80097d0:	b29a      	uxth	r2, r3
 80097d2:	f640 730f 	movw	r3, #3855	; 0xf0f
 80097d6:	4013      	ands	r3, r2
 80097d8:	b299      	uxth	r1, r3
 80097da:	687a      	ldr	r2, [r7, #4]
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	781b      	ldrb	r3, [r3, #0]
 80097e0:	009b      	lsls	r3, r3, #2
 80097e2:	441a      	add	r2, r3
 80097e4:	4b11      	ldr	r3, [pc, #68]	; (800982c <USB_ActivateEndpoint+0x2dc>)
 80097e6:	430b      	orrs	r3, r1
 80097e8:	b29b      	uxth	r3, r3
 80097ea:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80097ec:	687a      	ldr	r2, [r7, #4]
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	781b      	ldrb	r3, [r3, #0]
 80097f2:	009b      	lsls	r3, r3, #2
 80097f4:	4413      	add	r3, r2
 80097f6:	881b      	ldrh	r3, [r3, #0]
 80097f8:	b29b      	uxth	r3, r3
 80097fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80097fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009802:	b29c      	uxth	r4, r3
 8009804:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8009808:	b29c      	uxth	r4, r3
 800980a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800980e:	b29c      	uxth	r4, r3
 8009810:	687a      	ldr	r2, [r7, #4]
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	781b      	ldrb	r3, [r3, #0]
 8009816:	009b      	lsls	r3, r3, #2
 8009818:	441a      	add	r2, r3
 800981a:	4b02      	ldr	r3, [pc, #8]	; (8009824 <USB_ActivateEndpoint+0x2d4>)
 800981c:	4323      	orrs	r3, r4
 800981e:	b29b      	uxth	r3, r3
 8009820:	8013      	strh	r3, [r2, #0]
 8009822:	e148      	b.n	8009ab6 <USB_ActivateEndpoint+0x566>
 8009824:	ffff8080 	.word	0xffff8080
 8009828:	ffff80c0 	.word	0xffff80c0
 800982c:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(USBx, ep->num);
 8009830:	687a      	ldr	r2, [r7, #4]
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	781b      	ldrb	r3, [r3, #0]
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	4413      	add	r3, r2
 800983a:	881b      	ldrh	r3, [r3, #0]
 800983c:	b29a      	uxth	r2, r3
 800983e:	f640 630f 	movw	r3, #3599	; 0xe0f
 8009842:	4013      	ands	r3, r2
 8009844:	b299      	uxth	r1, r3
 8009846:	687a      	ldr	r2, [r7, #4]
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	009b      	lsls	r3, r3, #2
 800984e:	441a      	add	r2, r3
 8009850:	4b9c      	ldr	r3, [pc, #624]	; (8009ac4 <USB_ActivateEndpoint+0x574>)
 8009852:	430b      	orrs	r3, r1
 8009854:	b29b      	uxth	r3, r3
 8009856:	8013      	strh	r3, [r2, #0]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	88db      	ldrh	r3, [r3, #6]
 800985c:	085b      	lsrs	r3, r3, #1
 800985e:	b29b      	uxth	r3, r3
 8009860:	0059      	lsls	r1, r3, #1
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009868:	b29b      	uxth	r3, r3
 800986a:	461a      	mov	r2, r3
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	781b      	ldrb	r3, [r3, #0]
 8009870:	00db      	lsls	r3, r3, #3
 8009872:	4413      	add	r3, r2
 8009874:	005a      	lsls	r2, r3, #1
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	4413      	add	r3, r2
 800987a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800987e:	460a      	mov	r2, r1
 8009880:	601a      	str	r2, [r3, #0]
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	891b      	ldrh	r3, [r3, #8]
 8009886:	085b      	lsrs	r3, r3, #1
 8009888:	b29b      	uxth	r3, r3
 800988a:	0059      	lsls	r1, r3, #1
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009892:	b29b      	uxth	r3, r3
 8009894:	461a      	mov	r2, r3
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	781b      	ldrb	r3, [r3, #0]
 800989a:	00db      	lsls	r3, r3, #3
 800989c:	4413      	add	r3, r2
 800989e:	3304      	adds	r3, #4
 80098a0:	005a      	lsls	r2, r3, #1
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	4413      	add	r3, r2
 80098a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098aa:	460a      	mov	r2, r1
 80098ac:	601a      	str	r2, [r3, #0]
    
    if (ep->is_in==0)
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	785b      	ldrb	r3, [r3, #1]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	f040 8083 	bne.w	80099be <USB_ActivateEndpoint+0x46e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	781b      	ldrb	r3, [r3, #0]
 80098be:	009b      	lsls	r3, r3, #2
 80098c0:	4413      	add	r3, r2
 80098c2:	881b      	ldrh	r3, [r3, #0]
 80098c4:	b29b      	uxth	r3, r3
 80098c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d013      	beq.n	80098f6 <USB_ActivateEndpoint+0x3a6>
 80098ce:	687a      	ldr	r2, [r7, #4]
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	781b      	ldrb	r3, [r3, #0]
 80098d4:	009b      	lsls	r3, r3, #2
 80098d6:	4413      	add	r3, r2
 80098d8:	881b      	ldrh	r3, [r3, #0]
 80098da:	b29a      	uxth	r2, r3
 80098dc:	f640 730f 	movw	r3, #3855	; 0xf0f
 80098e0:	4013      	ands	r3, r2
 80098e2:	b299      	uxth	r1, r3
 80098e4:	687a      	ldr	r2, [r7, #4]
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	781b      	ldrb	r3, [r3, #0]
 80098ea:	009b      	lsls	r3, r3, #2
 80098ec:	441a      	add	r2, r3
 80098ee:	4b76      	ldr	r3, [pc, #472]	; (8009ac8 <USB_ActivateEndpoint+0x578>)
 80098f0:	430b      	orrs	r3, r1
 80098f2:	b29b      	uxth	r3, r3
 80098f4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80098f6:	687a      	ldr	r2, [r7, #4]
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	4413      	add	r3, r2
 8009900:	881b      	ldrh	r3, [r3, #0]
 8009902:	b29b      	uxth	r3, r3
 8009904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009908:	2b00      	cmp	r3, #0
 800990a:	d013      	beq.n	8009934 <USB_ActivateEndpoint+0x3e4>
 800990c:	687a      	ldr	r2, [r7, #4]
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	781b      	ldrb	r3, [r3, #0]
 8009912:	009b      	lsls	r3, r3, #2
 8009914:	4413      	add	r3, r2
 8009916:	881b      	ldrh	r3, [r3, #0]
 8009918:	b29a      	uxth	r2, r3
 800991a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800991e:	4013      	ands	r3, r2
 8009920:	b299      	uxth	r1, r3
 8009922:	687a      	ldr	r2, [r7, #4]
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	781b      	ldrb	r3, [r3, #0]
 8009928:	009b      	lsls	r3, r3, #2
 800992a:	441a      	add	r2, r3
 800992c:	4b67      	ldr	r3, [pc, #412]	; (8009acc <USB_ActivateEndpoint+0x57c>)
 800992e:	430b      	orrs	r3, r1
 8009930:	b29b      	uxth	r3, r3
 8009932:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8009934:	687a      	ldr	r2, [r7, #4]
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	781b      	ldrb	r3, [r3, #0]
 800993a:	009b      	lsls	r3, r3, #2
 800993c:	4413      	add	r3, r2
 800993e:	881b      	ldrh	r3, [r3, #0]
 8009940:	b29a      	uxth	r2, r3
 8009942:	f640 730f 	movw	r3, #3855	; 0xf0f
 8009946:	4013      	ands	r3, r2
 8009948:	b299      	uxth	r1, r3
 800994a:	687a      	ldr	r2, [r7, #4]
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	781b      	ldrb	r3, [r3, #0]
 8009950:	009b      	lsls	r3, r3, #2
 8009952:	441a      	add	r2, r3
 8009954:	4b5d      	ldr	r3, [pc, #372]	; (8009acc <USB_ActivateEndpoint+0x57c>)
 8009956:	430b      	orrs	r3, r1
 8009958:	b29b      	uxth	r3, r3
 800995a:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800995c:	687a      	ldr	r2, [r7, #4]
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	781b      	ldrb	r3, [r3, #0]
 8009962:	009b      	lsls	r3, r3, #2
 8009964:	4413      	add	r3, r2
 8009966:	881b      	ldrh	r3, [r3, #0]
 8009968:	b29b      	uxth	r3, r3
 800996a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800996e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009972:	b29c      	uxth	r4, r3
 8009974:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8009978:	b29c      	uxth	r4, r3
 800997a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800997e:	b29c      	uxth	r4, r3
 8009980:	687a      	ldr	r2, [r7, #4]
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	781b      	ldrb	r3, [r3, #0]
 8009986:	009b      	lsls	r3, r3, #2
 8009988:	441a      	add	r2, r3
 800998a:	4b51      	ldr	r3, [pc, #324]	; (8009ad0 <USB_ActivateEndpoint+0x580>)
 800998c:	4323      	orrs	r3, r4
 800998e:	b29b      	uxth	r3, r3
 8009990:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	009b      	lsls	r3, r3, #2
 800999a:	4413      	add	r3, r2
 800999c:	881b      	ldrh	r3, [r3, #0]
 800999e:	b29b      	uxth	r3, r3
 80099a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80099a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099a8:	b29c      	uxth	r4, r3
 80099aa:	687a      	ldr	r2, [r7, #4]
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	781b      	ldrb	r3, [r3, #0]
 80099b0:	009b      	lsls	r3, r3, #2
 80099b2:	441a      	add	r2, r3
 80099b4:	4b46      	ldr	r3, [pc, #280]	; (8009ad0 <USB_ActivateEndpoint+0x580>)
 80099b6:	4323      	orrs	r3, r4
 80099b8:	b29b      	uxth	r3, r3
 80099ba:	8013      	strh	r3, [r2, #0]
 80099bc:	e07b      	b.n	8009ab6 <USB_ActivateEndpoint+0x566>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80099be:	687a      	ldr	r2, [r7, #4]
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	781b      	ldrb	r3, [r3, #0]
 80099c4:	009b      	lsls	r3, r3, #2
 80099c6:	4413      	add	r3, r2
 80099c8:	881b      	ldrh	r3, [r3, #0]
 80099ca:	b29b      	uxth	r3, r3
 80099cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d013      	beq.n	80099fc <USB_ActivateEndpoint+0x4ac>
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	781b      	ldrb	r3, [r3, #0]
 80099da:	009b      	lsls	r3, r3, #2
 80099dc:	4413      	add	r3, r2
 80099de:	881b      	ldrh	r3, [r3, #0]
 80099e0:	b29a      	uxth	r2, r3
 80099e2:	f640 730f 	movw	r3, #3855	; 0xf0f
 80099e6:	4013      	ands	r3, r2
 80099e8:	b299      	uxth	r1, r3
 80099ea:	687a      	ldr	r2, [r7, #4]
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	781b      	ldrb	r3, [r3, #0]
 80099f0:	009b      	lsls	r3, r3, #2
 80099f2:	441a      	add	r2, r3
 80099f4:	4b34      	ldr	r3, [pc, #208]	; (8009ac8 <USB_ActivateEndpoint+0x578>)
 80099f6:	430b      	orrs	r3, r1
 80099f8:	b29b      	uxth	r3, r3
 80099fa:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80099fc:	687a      	ldr	r2, [r7, #4]
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	781b      	ldrb	r3, [r3, #0]
 8009a02:	009b      	lsls	r3, r3, #2
 8009a04:	4413      	add	r3, r2
 8009a06:	881b      	ldrh	r3, [r3, #0]
 8009a08:	b29b      	uxth	r3, r3
 8009a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d013      	beq.n	8009a3a <USB_ActivateEndpoint+0x4ea>
 8009a12:	687a      	ldr	r2, [r7, #4]
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	781b      	ldrb	r3, [r3, #0]
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	4413      	add	r3, r2
 8009a1c:	881b      	ldrh	r3, [r3, #0]
 8009a1e:	b29a      	uxth	r2, r3
 8009a20:	f640 730f 	movw	r3, #3855	; 0xf0f
 8009a24:	4013      	ands	r3, r2
 8009a26:	b299      	uxth	r1, r3
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	781b      	ldrb	r3, [r3, #0]
 8009a2e:	009b      	lsls	r3, r3, #2
 8009a30:	441a      	add	r2, r3
 8009a32:	4b26      	ldr	r3, [pc, #152]	; (8009acc <USB_ActivateEndpoint+0x57c>)
 8009a34:	430b      	orrs	r3, r1
 8009a36:	b29b      	uxth	r3, r3
 8009a38:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8009a3a:	687a      	ldr	r2, [r7, #4]
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	781b      	ldrb	r3, [r3, #0]
 8009a40:	009b      	lsls	r3, r3, #2
 8009a42:	4413      	add	r3, r2
 8009a44:	881b      	ldrh	r3, [r3, #0]
 8009a46:	b29a      	uxth	r2, r3
 8009a48:	f640 730f 	movw	r3, #3855	; 0xf0f
 8009a4c:	4013      	ands	r3, r2
 8009a4e:	b299      	uxth	r1, r3
 8009a50:	687a      	ldr	r2, [r7, #4]
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	009b      	lsls	r3, r3, #2
 8009a58:	441a      	add	r2, r3
 8009a5a:	4b1b      	ldr	r3, [pc, #108]	; (8009ac8 <USB_ActivateEndpoint+0x578>)
 8009a5c:	430b      	orrs	r3, r1
 8009a5e:	b29b      	uxth	r3, r3
 8009a60:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009a62:	687a      	ldr	r2, [r7, #4]
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	781b      	ldrb	r3, [r3, #0]
 8009a68:	009b      	lsls	r3, r3, #2
 8009a6a:	4413      	add	r3, r2
 8009a6c:	881b      	ldrh	r3, [r3, #0]
 8009a6e:	b29b      	uxth	r3, r3
 8009a70:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a78:	b29c      	uxth	r4, r3
 8009a7a:	687a      	ldr	r2, [r7, #4]
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	781b      	ldrb	r3, [r3, #0]
 8009a80:	009b      	lsls	r3, r3, #2
 8009a82:	441a      	add	r2, r3
 8009a84:	4b12      	ldr	r3, [pc, #72]	; (8009ad0 <USB_ActivateEndpoint+0x580>)
 8009a86:	4323      	orrs	r3, r4
 8009a88:	b29b      	uxth	r3, r3
 8009a8a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009a8c:	687a      	ldr	r2, [r7, #4]
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	781b      	ldrb	r3, [r3, #0]
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	4413      	add	r3, r2
 8009a96:	881b      	ldrh	r3, [r3, #0]
 8009a98:	b29b      	uxth	r3, r3
 8009a9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009a9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aa2:	b29c      	uxth	r4, r3
 8009aa4:	687a      	ldr	r2, [r7, #4]
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	781b      	ldrb	r3, [r3, #0]
 8009aaa:	009b      	lsls	r3, r3, #2
 8009aac:	441a      	add	r2, r3
 8009aae:	4b08      	ldr	r3, [pc, #32]	; (8009ad0 <USB_ActivateEndpoint+0x580>)
 8009ab0:	4323      	orrs	r3, r4
 8009ab2:	b29b      	uxth	r3, r3
 8009ab4:	8013      	strh	r3, [r2, #0]
    }
  }
  
  return HAL_OK;
 8009ab6:	2300      	movs	r3, #0
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3710      	adds	r7, #16
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bc90      	pop	{r4, r7}
 8009ac0:	4770      	bx	lr
 8009ac2:	bf00      	nop
 8009ac4:	ffff8180 	.word	0xffff8180
 8009ac8:	ffffc080 	.word	0xffffc080
 8009acc:	ffff80c0 	.word	0xffff80c0
 8009ad0:	ffff8080 	.word	0xffff8080

08009ad4 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009ad4:	b490      	push	{r4, r7}
 8009ad6:	b082      	sub	sp, #8
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
 8009adc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0) 
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	7a9b      	ldrb	r3, [r3, #10]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d16d      	bne.n	8009bc2 <USB_DeactivateEndpoint+0xee>
  {
    if (ep->is_in)
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	785b      	ldrb	r3, [r3, #1]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d034      	beq.n	8009b58 <USB_DeactivateEndpoint+0x84>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009aee:	687a      	ldr	r2, [r7, #4]
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	4413      	add	r3, r2
 8009af8:	881b      	ldrh	r3, [r3, #0]
 8009afa:	b29b      	uxth	r3, r3
 8009afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d013      	beq.n	8009b2c <USB_DeactivateEndpoint+0x58>
 8009b04:	687a      	ldr	r2, [r7, #4]
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	781b      	ldrb	r3, [r3, #0]
 8009b0a:	009b      	lsls	r3, r3, #2
 8009b0c:	4413      	add	r3, r2
 8009b0e:	881b      	ldrh	r3, [r3, #0]
 8009b10:	b29a      	uxth	r2, r3
 8009b12:	f640 730f 	movw	r3, #3855	; 0xf0f
 8009b16:	4013      	ands	r3, r2
 8009b18:	b299      	uxth	r1, r3
 8009b1a:	687a      	ldr	r2, [r7, #4]
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	781b      	ldrb	r3, [r3, #0]
 8009b20:	009b      	lsls	r3, r3, #2
 8009b22:	441a      	add	r2, r3
 8009b24:	4b68      	ldr	r3, [pc, #416]	; (8009cc8 <USB_DeactivateEndpoint+0x1f4>)
 8009b26:	430b      	orrs	r3, r1
 8009b28:	b29b      	uxth	r3, r3
 8009b2a:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); 
 8009b2c:	687a      	ldr	r2, [r7, #4]
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	009b      	lsls	r3, r3, #2
 8009b34:	4413      	add	r3, r2
 8009b36:	881b      	ldrh	r3, [r3, #0]
 8009b38:	b29b      	uxth	r3, r3
 8009b3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b42:	b29c      	uxth	r4, r3
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	781b      	ldrb	r3, [r3, #0]
 8009b4a:	009b      	lsls	r3, r3, #2
 8009b4c:	441a      	add	r2, r3
 8009b4e:	4b5f      	ldr	r3, [pc, #380]	; (8009ccc <USB_DeactivateEndpoint+0x1f8>)
 8009b50:	4323      	orrs	r3, r4
 8009b52:	b29b      	uxth	r3, r3
 8009b54:	8013      	strh	r3, [r2, #0]
 8009b56:	e139      	b.n	8009dcc <USB_DeactivateEndpoint+0x2f8>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009b58:	687a      	ldr	r2, [r7, #4]
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	781b      	ldrb	r3, [r3, #0]
 8009b5e:	009b      	lsls	r3, r3, #2
 8009b60:	4413      	add	r3, r2
 8009b62:	881b      	ldrh	r3, [r3, #0]
 8009b64:	b29b      	uxth	r3, r3
 8009b66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d013      	beq.n	8009b96 <USB_DeactivateEndpoint+0xc2>
 8009b6e:	687a      	ldr	r2, [r7, #4]
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	781b      	ldrb	r3, [r3, #0]
 8009b74:	009b      	lsls	r3, r3, #2
 8009b76:	4413      	add	r3, r2
 8009b78:	881b      	ldrh	r3, [r3, #0]
 8009b7a:	b29a      	uxth	r2, r3
 8009b7c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8009b80:	4013      	ands	r3, r2
 8009b82:	b299      	uxth	r1, r3
 8009b84:	687a      	ldr	r2, [r7, #4]
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	781b      	ldrb	r3, [r3, #0]
 8009b8a:	009b      	lsls	r3, r3, #2
 8009b8c:	441a      	add	r2, r3
 8009b8e:	4b50      	ldr	r3, [pc, #320]	; (8009cd0 <USB_DeactivateEndpoint+0x1fc>)
 8009b90:	430b      	orrs	r3, r1
 8009b92:	b29b      	uxth	r3, r3
 8009b94:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009b96:	687a      	ldr	r2, [r7, #4]
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	781b      	ldrb	r3, [r3, #0]
 8009b9c:	009b      	lsls	r3, r3, #2
 8009b9e:	4413      	add	r3, r2
 8009ba0:	881b      	ldrh	r3, [r3, #0]
 8009ba2:	b29b      	uxth	r3, r3
 8009ba4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009ba8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bac:	b29c      	uxth	r4, r3
 8009bae:	687a      	ldr	r2, [r7, #4]
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	781b      	ldrb	r3, [r3, #0]
 8009bb4:	009b      	lsls	r3, r3, #2
 8009bb6:	441a      	add	r2, r3
 8009bb8:	4b44      	ldr	r3, [pc, #272]	; (8009ccc <USB_DeactivateEndpoint+0x1f8>)
 8009bba:	4323      	orrs	r3, r4
 8009bbc:	b29b      	uxth	r3, r3
 8009bbe:	8013      	strh	r3, [r2, #0]
 8009bc0:	e104      	b.n	8009dcc <USB_DeactivateEndpoint+0x2f8>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	785b      	ldrb	r3, [r3, #1]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	f040 8084 	bne.w	8009cd4 <USB_DeactivateEndpoint+0x200>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009bcc:	687a      	ldr	r2, [r7, #4]
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	781b      	ldrb	r3, [r3, #0]
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	4413      	add	r3, r2
 8009bd6:	881b      	ldrh	r3, [r3, #0]
 8009bd8:	b29b      	uxth	r3, r3
 8009bda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d013      	beq.n	8009c0a <USB_DeactivateEndpoint+0x136>
 8009be2:	687a      	ldr	r2, [r7, #4]
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	781b      	ldrb	r3, [r3, #0]
 8009be8:	009b      	lsls	r3, r3, #2
 8009bea:	4413      	add	r3, r2
 8009bec:	881b      	ldrh	r3, [r3, #0]
 8009bee:	b29a      	uxth	r2, r3
 8009bf0:	f640 730f 	movw	r3, #3855	; 0xf0f
 8009bf4:	4013      	ands	r3, r2
 8009bf6:	b299      	uxth	r1, r3
 8009bf8:	687a      	ldr	r2, [r7, #4]
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	781b      	ldrb	r3, [r3, #0]
 8009bfe:	009b      	lsls	r3, r3, #2
 8009c00:	441a      	add	r2, r3
 8009c02:	4b33      	ldr	r3, [pc, #204]	; (8009cd0 <USB_DeactivateEndpoint+0x1fc>)
 8009c04:	430b      	orrs	r3, r1
 8009c06:	b29b      	uxth	r3, r3
 8009c08:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009c0a:	687a      	ldr	r2, [r7, #4]
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	781b      	ldrb	r3, [r3, #0]
 8009c10:	009b      	lsls	r3, r3, #2
 8009c12:	4413      	add	r3, r2
 8009c14:	881b      	ldrh	r3, [r3, #0]
 8009c16:	b29b      	uxth	r3, r3
 8009c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d013      	beq.n	8009c48 <USB_DeactivateEndpoint+0x174>
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	781b      	ldrb	r3, [r3, #0]
 8009c26:	009b      	lsls	r3, r3, #2
 8009c28:	4413      	add	r3, r2
 8009c2a:	881b      	ldrh	r3, [r3, #0]
 8009c2c:	b29a      	uxth	r2, r3
 8009c2e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8009c32:	4013      	ands	r3, r2
 8009c34:	b299      	uxth	r1, r3
 8009c36:	687a      	ldr	r2, [r7, #4]
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	781b      	ldrb	r3, [r3, #0]
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	441a      	add	r2, r3
 8009c40:	4b21      	ldr	r3, [pc, #132]	; (8009cc8 <USB_DeactivateEndpoint+0x1f4>)
 8009c42:	430b      	orrs	r3, r1
 8009c44:	b29b      	uxth	r3, r3
 8009c46:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8009c48:	687a      	ldr	r2, [r7, #4]
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	781b      	ldrb	r3, [r3, #0]
 8009c4e:	009b      	lsls	r3, r3, #2
 8009c50:	4413      	add	r3, r2
 8009c52:	881b      	ldrh	r3, [r3, #0]
 8009c54:	b29a      	uxth	r2, r3
 8009c56:	f640 730f 	movw	r3, #3855	; 0xf0f
 8009c5a:	4013      	ands	r3, r2
 8009c5c:	b299      	uxth	r1, r3
 8009c5e:	687a      	ldr	r2, [r7, #4]
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	781b      	ldrb	r3, [r3, #0]
 8009c64:	009b      	lsls	r3, r3, #2
 8009c66:	441a      	add	r2, r3
 8009c68:	4b17      	ldr	r3, [pc, #92]	; (8009cc8 <USB_DeactivateEndpoint+0x1f4>)
 8009c6a:	430b      	orrs	r3, r1
 8009c6c:	b29b      	uxth	r3, r3
 8009c6e:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009c70:	687a      	ldr	r2, [r7, #4]
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	009b      	lsls	r3, r3, #2
 8009c78:	4413      	add	r3, r2
 8009c7a:	881b      	ldrh	r3, [r3, #0]
 8009c7c:	b29b      	uxth	r3, r3
 8009c7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009c82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c86:	b29c      	uxth	r4, r3
 8009c88:	687a      	ldr	r2, [r7, #4]
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	781b      	ldrb	r3, [r3, #0]
 8009c8e:	009b      	lsls	r3, r3, #2
 8009c90:	441a      	add	r2, r3
 8009c92:	4b0e      	ldr	r3, [pc, #56]	; (8009ccc <USB_DeactivateEndpoint+0x1f8>)
 8009c94:	4323      	orrs	r3, r4
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009c9a:	687a      	ldr	r2, [r7, #4]
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	781b      	ldrb	r3, [r3, #0]
 8009ca0:	009b      	lsls	r3, r3, #2
 8009ca2:	4413      	add	r3, r2
 8009ca4:	881b      	ldrh	r3, [r3, #0]
 8009ca6:	b29b      	uxth	r3, r3
 8009ca8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009cac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009cb0:	b29c      	uxth	r4, r3
 8009cb2:	687a      	ldr	r2, [r7, #4]
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	009b      	lsls	r3, r3, #2
 8009cba:	441a      	add	r2, r3
 8009cbc:	4b03      	ldr	r3, [pc, #12]	; (8009ccc <USB_DeactivateEndpoint+0x1f8>)
 8009cbe:	4323      	orrs	r3, r4
 8009cc0:	b29b      	uxth	r3, r3
 8009cc2:	8013      	strh	r3, [r2, #0]
 8009cc4:	e082      	b.n	8009dcc <USB_DeactivateEndpoint+0x2f8>
 8009cc6:	bf00      	nop
 8009cc8:	ffff80c0 	.word	0xffff80c0
 8009ccc:	ffff8080 	.word	0xffff8080
 8009cd0:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009cd4:	687a      	ldr	r2, [r7, #4]
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	781b      	ldrb	r3, [r3, #0]
 8009cda:	009b      	lsls	r3, r3, #2
 8009cdc:	4413      	add	r3, r2
 8009cde:	881b      	ldrh	r3, [r3, #0]
 8009ce0:	b29b      	uxth	r3, r3
 8009ce2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d013      	beq.n	8009d12 <USB_DeactivateEndpoint+0x23e>
 8009cea:	687a      	ldr	r2, [r7, #4]
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	781b      	ldrb	r3, [r3, #0]
 8009cf0:	009b      	lsls	r3, r3, #2
 8009cf2:	4413      	add	r3, r2
 8009cf4:	881b      	ldrh	r3, [r3, #0]
 8009cf6:	b29a      	uxth	r2, r3
 8009cf8:	f640 730f 	movw	r3, #3855	; 0xf0f
 8009cfc:	4013      	ands	r3, r2
 8009cfe:	b299      	uxth	r1, r3
 8009d00:	687a      	ldr	r2, [r7, #4]
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	781b      	ldrb	r3, [r3, #0]
 8009d06:	009b      	lsls	r3, r3, #2
 8009d08:	441a      	add	r2, r3
 8009d0a:	4b33      	ldr	r3, [pc, #204]	; (8009dd8 <USB_DeactivateEndpoint+0x304>)
 8009d0c:	430b      	orrs	r3, r1
 8009d0e:	b29b      	uxth	r3, r3
 8009d10:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009d12:	687a      	ldr	r2, [r7, #4]
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	781b      	ldrb	r3, [r3, #0]
 8009d18:	009b      	lsls	r3, r3, #2
 8009d1a:	4413      	add	r3, r2
 8009d1c:	881b      	ldrh	r3, [r3, #0]
 8009d1e:	b29b      	uxth	r3, r3
 8009d20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d013      	beq.n	8009d50 <USB_DeactivateEndpoint+0x27c>
 8009d28:	687a      	ldr	r2, [r7, #4]
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	781b      	ldrb	r3, [r3, #0]
 8009d2e:	009b      	lsls	r3, r3, #2
 8009d30:	4413      	add	r3, r2
 8009d32:	881b      	ldrh	r3, [r3, #0]
 8009d34:	b29a      	uxth	r2, r3
 8009d36:	f640 730f 	movw	r3, #3855	; 0xf0f
 8009d3a:	4013      	ands	r3, r2
 8009d3c:	b299      	uxth	r1, r3
 8009d3e:	687a      	ldr	r2, [r7, #4]
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	781b      	ldrb	r3, [r3, #0]
 8009d44:	009b      	lsls	r3, r3, #2
 8009d46:	441a      	add	r2, r3
 8009d48:	4b24      	ldr	r3, [pc, #144]	; (8009ddc <USB_DeactivateEndpoint+0x308>)
 8009d4a:	430b      	orrs	r3, r1
 8009d4c:	b29b      	uxth	r3, r3
 8009d4e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8009d50:	687a      	ldr	r2, [r7, #4]
 8009d52:	683b      	ldr	r3, [r7, #0]
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	009b      	lsls	r3, r3, #2
 8009d58:	4413      	add	r3, r2
 8009d5a:	881b      	ldrh	r3, [r3, #0]
 8009d5c:	b29a      	uxth	r2, r3
 8009d5e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8009d62:	4013      	ands	r3, r2
 8009d64:	b299      	uxth	r1, r3
 8009d66:	687a      	ldr	r2, [r7, #4]
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	781b      	ldrb	r3, [r3, #0]
 8009d6c:	009b      	lsls	r3, r3, #2
 8009d6e:	441a      	add	r2, r3
 8009d70:	4b19      	ldr	r3, [pc, #100]	; (8009dd8 <USB_DeactivateEndpoint+0x304>)
 8009d72:	430b      	orrs	r3, r1
 8009d74:	b29b      	uxth	r3, r3
 8009d76:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009d78:	687a      	ldr	r2, [r7, #4]
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	781b      	ldrb	r3, [r3, #0]
 8009d7e:	009b      	lsls	r3, r3, #2
 8009d80:	4413      	add	r3, r2
 8009d82:	881b      	ldrh	r3, [r3, #0]
 8009d84:	b29b      	uxth	r3, r3
 8009d86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d8e:	b29c      	uxth	r4, r3
 8009d90:	687a      	ldr	r2, [r7, #4]
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	781b      	ldrb	r3, [r3, #0]
 8009d96:	009b      	lsls	r3, r3, #2
 8009d98:	441a      	add	r2, r3
 8009d9a:	4b11      	ldr	r3, [pc, #68]	; (8009de0 <USB_DeactivateEndpoint+0x30c>)
 8009d9c:	4323      	orrs	r3, r4
 8009d9e:	b29b      	uxth	r3, r3
 8009da0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009da2:	687a      	ldr	r2, [r7, #4]
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	781b      	ldrb	r3, [r3, #0]
 8009da8:	009b      	lsls	r3, r3, #2
 8009daa:	4413      	add	r3, r2
 8009dac:	881b      	ldrh	r3, [r3, #0]
 8009dae:	b29b      	uxth	r3, r3
 8009db0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009db4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009db8:	b29c      	uxth	r4, r3
 8009dba:	687a      	ldr	r2, [r7, #4]
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	781b      	ldrb	r3, [r3, #0]
 8009dc0:	009b      	lsls	r3, r3, #2
 8009dc2:	441a      	add	r2, r3
 8009dc4:	4b06      	ldr	r3, [pc, #24]	; (8009de0 <USB_DeactivateEndpoint+0x30c>)
 8009dc6:	4323      	orrs	r3, r4
 8009dc8:	b29b      	uxth	r3, r3
 8009dca:	8013      	strh	r3, [r2, #0]
    }
  }
  
  return HAL_OK;
 8009dcc:	2300      	movs	r3, #0
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3708      	adds	r7, #8
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bc90      	pop	{r4, r7}
 8009dd6:	4770      	bx	lr
 8009dd8:	ffffc080 	.word	0xffffc080
 8009ddc:	ffff80c0 	.word	0xffff80c0
 8009de0:	ffff8080 	.word	0xffff8080

08009de4 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 8009de4:	b590      	push	{r4, r7, lr}
 8009de6:	b08d      	sub	sp, #52	; 0x34
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
 8009dec:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer = 0;
 8009dee:	2300      	movs	r3, #0
 8009df0:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t len = ep->xfer_len;
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	699b      	ldr	r3, [r3, #24]
 8009df6:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* IN endpoint */
  if (ep->is_in == 1)
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	785b      	ldrb	r3, [r3, #1]
 8009dfc:	2b01      	cmp	r3, #1
 8009dfe:	f040 8149 	bne.w	800a094 <USB_EPStartXfer+0x2b0>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	699a      	ldr	r2, [r3, #24]
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	691b      	ldr	r3, [r3, #16]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d909      	bls.n	8009e22 <USB_EPStartXfer+0x3e>
    {
      len=ep->maxpacket;
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	691b      	ldr	r3, [r3, #16]
 8009e12:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len-=len; 
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	699a      	ldr	r2, [r3, #24]
 8009e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e1a:	1ad2      	subs	r2, r2, r3
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	619a      	str	r2, [r3, #24]
 8009e20:	e005      	b.n	8009e2e <USB_EPStartXfer+0x4a>
    }
    else
    {  
      len=ep->xfer_len;
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	699b      	ldr	r3, [r3, #24]
 8009e26:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len =0;
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	619a      	str	r2, [r3, #24]
    }
    
    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0) 
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	7a9b      	ldrb	r3, [r3, #10]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d11b      	bne.n	8009e6e <USB_EPStartXfer+0x8a>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, len);
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	6959      	ldr	r1, [r3, #20]
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	889a      	ldrh	r2, [r3, #4]
 8009e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e40:	b29b      	uxth	r3, r3
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f000 fb7d 	bl	800a542 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009e4e:	b29b      	uxth	r3, r3
 8009e50:	461a      	mov	r2, r3
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	781b      	ldrb	r3, [r3, #0]
 8009e56:	00db      	lsls	r3, r3, #3
 8009e58:	4413      	add	r3, r2
 8009e5a:	3302      	adds	r3, #2
 8009e5c:	005a      	lsls	r2, r3, #1
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	4413      	add	r3, r2
 8009e62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009e66:	461a      	mov	r2, r3
 8009e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e6a:	6013      	str	r3, [r2, #0]
 8009e6c:	e0f6      	b.n	800a05c <USB_EPStartXfer+0x278>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 8009e6e:	687a      	ldr	r2, [r7, #4]
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	781b      	ldrb	r3, [r3, #0]
 8009e74:	009b      	lsls	r3, r3, #2
 8009e76:	4413      	add	r3, r2
 8009e78:	881b      	ldrh	r3, [r3, #0]
 8009e7a:	b29b      	uxth	r3, r3
 8009e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d059      	beq.n	8009f38 <USB_EPStartXfer+0x154>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	785b      	ldrb	r3, [r3, #1]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d13b      	bne.n	8009f04 <USB_EPStartXfer+0x120>
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009e92:	b29b      	uxth	r3, r3
 8009e94:	461a      	mov	r2, r3
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	781b      	ldrb	r3, [r3, #0]
 8009e9a:	00db      	lsls	r3, r3, #3
 8009e9c:	4413      	add	r3, r2
 8009e9e:	3306      	adds	r3, #6
 8009ea0:	005a      	lsls	r2, r3, #1
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	4413      	add	r3, r2
 8009ea6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009eaa:	60bb      	str	r3, [r7, #8]
 8009eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eae:	2b3e      	cmp	r3, #62	; 0x3e
 8009eb0:	d916      	bls.n	8009ee0 <USB_EPStartXfer+0xfc>
 8009eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eb4:	095b      	lsrs	r3, r3, #5
 8009eb6:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eba:	f003 031f 	and.w	r3, r3, #31
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d102      	bne.n	8009ec8 <USB_EPStartXfer+0xe4>
 8009ec2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009ec4:	3b01      	subs	r3, #1
 8009ec6:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009ec8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009eca:	029b      	lsls	r3, r3, #10
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ed2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ed6:	b29b      	uxth	r3, r3
 8009ed8:	461a      	mov	r2, r3
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	601a      	str	r2, [r3, #0]
 8009ede:	e027      	b.n	8009f30 <USB_EPStartXfer+0x14c>
 8009ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ee2:	085b      	lsrs	r3, r3, #1
 8009ee4:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ee8:	f003 0301 	and.w	r3, r3, #1
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d002      	beq.n	8009ef6 <USB_EPStartXfer+0x112>
 8009ef0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009ef2:	3301      	adds	r3, #1
 8009ef4:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009ef6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009ef8:	029b      	lsls	r3, r3, #10
 8009efa:	b29b      	uxth	r3, r3
 8009efc:	461a      	mov	r2, r3
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	601a      	str	r2, [r3, #0]
 8009f02:	e015      	b.n	8009f30 <USB_EPStartXfer+0x14c>
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	785b      	ldrb	r3, [r3, #1]
 8009f08:	2b01      	cmp	r3, #1
 8009f0a:	d111      	bne.n	8009f30 <USB_EPStartXfer+0x14c>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009f12:	b29b      	uxth	r3, r3
 8009f14:	461a      	mov	r2, r3
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	781b      	ldrb	r3, [r3, #0]
 8009f1a:	00db      	lsls	r3, r3, #3
 8009f1c:	4413      	add	r3, r2
 8009f1e:	3302      	adds	r3, #2
 8009f20:	005a      	lsls	r2, r3, #1
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	4413      	add	r3, r2
 8009f26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009f2a:	461a      	mov	r2, r3
 8009f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f2e:	6013      	str	r3, [r2, #0]
        pmabuffer = ep->pmaaddr1;
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	891b      	ldrh	r3, [r3, #8]
 8009f34:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8009f36:	e058      	b.n	8009fea <USB_EPStartXfer+0x206>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	785b      	ldrb	r3, [r3, #1]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d13b      	bne.n	8009fb8 <USB_EPStartXfer+0x1d4>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009f46:	b29b      	uxth	r3, r3
 8009f48:	461a      	mov	r2, r3
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	781b      	ldrb	r3, [r3, #0]
 8009f4e:	00db      	lsls	r3, r3, #3
 8009f50:	4413      	add	r3, r2
 8009f52:	3302      	adds	r3, #2
 8009f54:	005a      	lsls	r2, r3, #1
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	4413      	add	r3, r2
 8009f5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009f5e:	60fb      	str	r3, [r7, #12]
 8009f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f62:	2b3e      	cmp	r3, #62	; 0x3e
 8009f64:	d916      	bls.n	8009f94 <USB_EPStartXfer+0x1b0>
 8009f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f68:	095b      	lsrs	r3, r3, #5
 8009f6a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009f6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f6e:	f003 031f 	and.w	r3, r3, #31
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d102      	bne.n	8009f7c <USB_EPStartXfer+0x198>
 8009f76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f78:	3b01      	subs	r3, #1
 8009f7a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009f7c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f7e:	029b      	lsls	r3, r3, #10
 8009f80:	b29b      	uxth	r3, r3
 8009f82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	461a      	mov	r2, r3
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	601a      	str	r2, [r3, #0]
 8009f92:	e027      	b.n	8009fe4 <USB_EPStartXfer+0x200>
 8009f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f96:	085b      	lsrs	r3, r3, #1
 8009f98:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f9c:	f003 0301 	and.w	r3, r3, #1
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d002      	beq.n	8009faa <USB_EPStartXfer+0x1c6>
 8009fa4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fa6:	3301      	adds	r3, #1
 8009fa8:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009faa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fac:	029b      	lsls	r3, r3, #10
 8009fae:	b29b      	uxth	r3, r3
 8009fb0:	461a      	mov	r2, r3
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	601a      	str	r2, [r3, #0]
 8009fb6:	e015      	b.n	8009fe4 <USB_EPStartXfer+0x200>
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	785b      	ldrb	r3, [r3, #1]
 8009fbc:	2b01      	cmp	r3, #1
 8009fbe:	d111      	bne.n	8009fe4 <USB_EPStartXfer+0x200>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009fc6:	b29b      	uxth	r3, r3
 8009fc8:	461a      	mov	r2, r3
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	781b      	ldrb	r3, [r3, #0]
 8009fce:	00db      	lsls	r3, r3, #3
 8009fd0:	4413      	add	r3, r2
 8009fd2:	3302      	adds	r3, #2
 8009fd4:	005a      	lsls	r2, r3, #1
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	4413      	add	r3, r2
 8009fda:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009fde:	461a      	mov	r2, r3
 8009fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fe2:	6013      	str	r3, [r2, #0]
        pmabuffer = ep->pmaaddr0;
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	88db      	ldrh	r3, [r3, #6]
 8009fe8:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	6959      	ldr	r1, [r3, #20]
 8009fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ff0:	b29b      	uxth	r3, r3
 8009ff2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f000 faa4 	bl	800a542 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	785b      	ldrb	r3, [r3, #1]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d114      	bne.n	800a02c <USB_EPStartXfer+0x248>
 800a002:	687a      	ldr	r2, [r7, #4]
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	009b      	lsls	r3, r3, #2
 800a00a:	4413      	add	r3, r2
 800a00c:	881b      	ldrh	r3, [r3, #0]
 800a00e:	b29a      	uxth	r2, r3
 800a010:	f640 730f 	movw	r3, #3855	; 0xf0f
 800a014:	4013      	ands	r3, r2
 800a016:	b299      	uxth	r1, r3
 800a018:	687a      	ldr	r2, [r7, #4]
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	781b      	ldrb	r3, [r3, #0]
 800a01e:	009b      	lsls	r3, r3, #2
 800a020:	441a      	add	r2, r3
 800a022:	4b92      	ldr	r3, [pc, #584]	; (800a26c <USB_EPStartXfer+0x488>)
 800a024:	430b      	orrs	r3, r1
 800a026:	b29b      	uxth	r3, r3
 800a028:	8013      	strh	r3, [r2, #0]
 800a02a:	e017      	b.n	800a05c <USB_EPStartXfer+0x278>
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	785b      	ldrb	r3, [r3, #1]
 800a030:	2b01      	cmp	r3, #1
 800a032:	d113      	bne.n	800a05c <USB_EPStartXfer+0x278>
 800a034:	687a      	ldr	r2, [r7, #4]
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	781b      	ldrb	r3, [r3, #0]
 800a03a:	009b      	lsls	r3, r3, #2
 800a03c:	4413      	add	r3, r2
 800a03e:	881b      	ldrh	r3, [r3, #0]
 800a040:	b29a      	uxth	r2, r3
 800a042:	f640 730f 	movw	r3, #3855	; 0xf0f
 800a046:	4013      	ands	r3, r2
 800a048:	b299      	uxth	r1, r3
 800a04a:	687a      	ldr	r2, [r7, #4]
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	781b      	ldrb	r3, [r3, #0]
 800a050:	009b      	lsls	r3, r3, #2
 800a052:	441a      	add	r2, r3
 800a054:	4b86      	ldr	r3, [pc, #536]	; (800a270 <USB_EPStartXfer+0x48c>)
 800a056:	430b      	orrs	r3, r1
 800a058:	b29b      	uxth	r3, r3
 800a05a:	8013      	strh	r3, [r2, #0]
    }
    
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a05c:	687a      	ldr	r2, [r7, #4]
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	781b      	ldrb	r3, [r3, #0]
 800a062:	009b      	lsls	r3, r3, #2
 800a064:	4413      	add	r3, r2
 800a066:	881b      	ldrh	r3, [r3, #0]
 800a068:	b29b      	uxth	r3, r3
 800a06a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a06e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a072:	b29c      	uxth	r4, r3
 800a074:	f084 0310 	eor.w	r3, r4, #16
 800a078:	b29c      	uxth	r4, r3
 800a07a:	f084 0320 	eor.w	r3, r4, #32
 800a07e:	b29c      	uxth	r4, r3
 800a080:	687a      	ldr	r2, [r7, #4]
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	781b      	ldrb	r3, [r3, #0]
 800a086:	009b      	lsls	r3, r3, #2
 800a088:	441a      	add	r2, r3
 800a08a:	4b7a      	ldr	r3, [pc, #488]	; (800a274 <USB_EPStartXfer+0x490>)
 800a08c:	4323      	orrs	r3, r4
 800a08e:	b29b      	uxth	r3, r3
 800a090:	8013      	strh	r3, [r2, #0]
 800a092:	e122      	b.n	800a2da <USB_EPStartXfer+0x4f6>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	699a      	ldr	r2, [r3, #24]
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	691b      	ldr	r3, [r3, #16]
 800a09c:	429a      	cmp	r2, r3
 800a09e:	d909      	bls.n	800a0b4 <USB_EPStartXfer+0x2d0>
    {
      len=ep->maxpacket;
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	691b      	ldr	r3, [r3, #16]
 800a0a4:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len-=len; 
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	699a      	ldr	r2, [r3, #24]
 800a0aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ac:	1ad2      	subs	r2, r2, r3
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	619a      	str	r2, [r3, #24]
 800a0b2:	e005      	b.n	800a0c0 <USB_EPStartXfer+0x2dc>
    }
    else
    {
      len=ep->xfer_len;
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	699b      	ldr	r3, [r3, #24]
 800a0b8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len =0;
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	619a      	str	r2, [r3, #24]
    }
    
    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0) 
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	7a9b      	ldrb	r3, [r3, #10]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d13b      	bne.n	800a140 <USB_EPStartXfer+0x35c>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a0ce:	b29b      	uxth	r3, r3
 800a0d0:	461a      	mov	r2, r3
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	781b      	ldrb	r3, [r3, #0]
 800a0d6:	00db      	lsls	r3, r3, #3
 800a0d8:	4413      	add	r3, r2
 800a0da:	3306      	adds	r3, #6
 800a0dc:	005a      	lsls	r2, r3, #1
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	4413      	add	r3, r2
 800a0e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a0e6:	613b      	str	r3, [r7, #16]
 800a0e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ea:	2b3e      	cmp	r3, #62	; 0x3e
 800a0ec:	d916      	bls.n	800a11c <USB_EPStartXfer+0x338>
 800a0ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f0:	095b      	lsrs	r3, r3, #5
 800a0f2:	847b      	strh	r3, [r7, #34]	; 0x22
 800a0f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f6:	f003 031f 	and.w	r3, r3, #31
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d102      	bne.n	800a104 <USB_EPStartXfer+0x320>
 800a0fe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a100:	3b01      	subs	r3, #1
 800a102:	847b      	strh	r3, [r7, #34]	; 0x22
 800a104:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a106:	029b      	lsls	r3, r3, #10
 800a108:	b29b      	uxth	r3, r3
 800a10a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a10e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a112:	b29b      	uxth	r3, r3
 800a114:	461a      	mov	r2, r3
 800a116:	693b      	ldr	r3, [r7, #16]
 800a118:	601a      	str	r2, [r3, #0]
 800a11a:	e0c3      	b.n	800a2a4 <USB_EPStartXfer+0x4c0>
 800a11c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a11e:	085b      	lsrs	r3, r3, #1
 800a120:	847b      	strh	r3, [r7, #34]	; 0x22
 800a122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a124:	f003 0301 	and.w	r3, r3, #1
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d002      	beq.n	800a132 <USB_EPStartXfer+0x34e>
 800a12c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a12e:	3301      	adds	r3, #1
 800a130:	847b      	strh	r3, [r7, #34]	; 0x22
 800a132:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a134:	029b      	lsls	r3, r3, #10
 800a136:	b29b      	uxth	r3, r3
 800a138:	461a      	mov	r2, r3
 800a13a:	693b      	ldr	r3, [r7, #16]
 800a13c:	601a      	str	r2, [r3, #0]
 800a13e:	e0b1      	b.n	800a2a4 <USB_EPStartXfer+0x4c0>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	785b      	ldrb	r3, [r3, #1]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d13b      	bne.n	800a1c0 <USB_EPStartXfer+0x3dc>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a14e:	b29b      	uxth	r3, r3
 800a150:	461a      	mov	r2, r3
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	781b      	ldrb	r3, [r3, #0]
 800a156:	00db      	lsls	r3, r3, #3
 800a158:	4413      	add	r3, r2
 800a15a:	3302      	adds	r3, #2
 800a15c:	005a      	lsls	r2, r3, #1
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	4413      	add	r3, r2
 800a162:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a166:	61bb      	str	r3, [r7, #24]
 800a168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a16a:	2b3e      	cmp	r3, #62	; 0x3e
 800a16c:	d916      	bls.n	800a19c <USB_EPStartXfer+0x3b8>
 800a16e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a170:	095b      	lsrs	r3, r3, #5
 800a172:	843b      	strh	r3, [r7, #32]
 800a174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a176:	f003 031f 	and.w	r3, r3, #31
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d102      	bne.n	800a184 <USB_EPStartXfer+0x3a0>
 800a17e:	8c3b      	ldrh	r3, [r7, #32]
 800a180:	3b01      	subs	r3, #1
 800a182:	843b      	strh	r3, [r7, #32]
 800a184:	8c3b      	ldrh	r3, [r7, #32]
 800a186:	029b      	lsls	r3, r3, #10
 800a188:	b29b      	uxth	r3, r3
 800a18a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a18e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a192:	b29b      	uxth	r3, r3
 800a194:	461a      	mov	r2, r3
 800a196:	69bb      	ldr	r3, [r7, #24]
 800a198:	601a      	str	r2, [r3, #0]
 800a19a:	e027      	b.n	800a1ec <USB_EPStartXfer+0x408>
 800a19c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a19e:	085b      	lsrs	r3, r3, #1
 800a1a0:	843b      	strh	r3, [r7, #32]
 800a1a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1a4:	f003 0301 	and.w	r3, r3, #1
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d002      	beq.n	800a1b2 <USB_EPStartXfer+0x3ce>
 800a1ac:	8c3b      	ldrh	r3, [r7, #32]
 800a1ae:	3301      	adds	r3, #1
 800a1b0:	843b      	strh	r3, [r7, #32]
 800a1b2:	8c3b      	ldrh	r3, [r7, #32]
 800a1b4:	029b      	lsls	r3, r3, #10
 800a1b6:	b29b      	uxth	r3, r3
 800a1b8:	461a      	mov	r2, r3
 800a1ba:	69bb      	ldr	r3, [r7, #24]
 800a1bc:	601a      	str	r2, [r3, #0]
 800a1be:	e015      	b.n	800a1ec <USB_EPStartXfer+0x408>
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	785b      	ldrb	r3, [r3, #1]
 800a1c4:	2b01      	cmp	r3, #1
 800a1c6:	d111      	bne.n	800a1ec <USB_EPStartXfer+0x408>
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a1ce:	b29b      	uxth	r3, r3
 800a1d0:	461a      	mov	r2, r3
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	781b      	ldrb	r3, [r3, #0]
 800a1d6:	00db      	lsls	r3, r3, #3
 800a1d8:	4413      	add	r3, r2
 800a1da:	3302      	adds	r3, #2
 800a1dc:	005a      	lsls	r2, r3, #1
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	4413      	add	r3, r2
 800a1e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ea:	6013      	str	r3, [r2, #0]
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	785b      	ldrb	r3, [r3, #1]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d141      	bne.n	800a278 <USB_EPStartXfer+0x494>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a1fa:	b29b      	uxth	r3, r3
 800a1fc:	461a      	mov	r2, r3
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	781b      	ldrb	r3, [r3, #0]
 800a202:	00db      	lsls	r3, r3, #3
 800a204:	4413      	add	r3, r2
 800a206:	3306      	adds	r3, #6
 800a208:	005a      	lsls	r2, r3, #1
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	4413      	add	r3, r2
 800a20e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a212:	617b      	str	r3, [r7, #20]
 800a214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a216:	2b3e      	cmp	r3, #62	; 0x3e
 800a218:	d916      	bls.n	800a248 <USB_EPStartXfer+0x464>
 800a21a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a21c:	095b      	lsrs	r3, r3, #5
 800a21e:	83fb      	strh	r3, [r7, #30]
 800a220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a222:	f003 031f 	and.w	r3, r3, #31
 800a226:	2b00      	cmp	r3, #0
 800a228:	d102      	bne.n	800a230 <USB_EPStartXfer+0x44c>
 800a22a:	8bfb      	ldrh	r3, [r7, #30]
 800a22c:	3b01      	subs	r3, #1
 800a22e:	83fb      	strh	r3, [r7, #30]
 800a230:	8bfb      	ldrh	r3, [r7, #30]
 800a232:	029b      	lsls	r3, r3, #10
 800a234:	b29b      	uxth	r3, r3
 800a236:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a23a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a23e:	b29b      	uxth	r3, r3
 800a240:	461a      	mov	r2, r3
 800a242:	697b      	ldr	r3, [r7, #20]
 800a244:	601a      	str	r2, [r3, #0]
 800a246:	e02d      	b.n	800a2a4 <USB_EPStartXfer+0x4c0>
 800a248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a24a:	085b      	lsrs	r3, r3, #1
 800a24c:	83fb      	strh	r3, [r7, #30]
 800a24e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a250:	f003 0301 	and.w	r3, r3, #1
 800a254:	2b00      	cmp	r3, #0
 800a256:	d002      	beq.n	800a25e <USB_EPStartXfer+0x47a>
 800a258:	8bfb      	ldrh	r3, [r7, #30]
 800a25a:	3301      	adds	r3, #1
 800a25c:	83fb      	strh	r3, [r7, #30]
 800a25e:	8bfb      	ldrh	r3, [r7, #30]
 800a260:	029b      	lsls	r3, r3, #10
 800a262:	b29b      	uxth	r3, r3
 800a264:	461a      	mov	r2, r3
 800a266:	697b      	ldr	r3, [r7, #20]
 800a268:	601a      	str	r2, [r3, #0]
 800a26a:	e01b      	b.n	800a2a4 <USB_EPStartXfer+0x4c0>
 800a26c:	ffff80c0 	.word	0xffff80c0
 800a270:	ffffc080 	.word	0xffffc080
 800a274:	ffff8080 	.word	0xffff8080
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	785b      	ldrb	r3, [r3, #1]
 800a27c:	2b01      	cmp	r3, #1
 800a27e:	d111      	bne.n	800a2a4 <USB_EPStartXfer+0x4c0>
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a286:	b29b      	uxth	r3, r3
 800a288:	461a      	mov	r2, r3
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	781b      	ldrb	r3, [r3, #0]
 800a28e:	00db      	lsls	r3, r3, #3
 800a290:	4413      	add	r3, r2
 800a292:	3302      	adds	r3, #2
 800a294:	005a      	lsls	r2, r3, #1
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	4413      	add	r3, r2
 800a29a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a29e:	461a      	mov	r2, r3
 800a2a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2a2:	6013      	str	r3, [r2, #0]
    }
    
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a2a4:	687a      	ldr	r2, [r7, #4]
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	781b      	ldrb	r3, [r3, #0]
 800a2aa:	009b      	lsls	r3, r3, #2
 800a2ac:	4413      	add	r3, r2
 800a2ae:	881b      	ldrh	r3, [r3, #0]
 800a2b0:	b29b      	uxth	r3, r3
 800a2b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a2b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2ba:	b29c      	uxth	r4, r3
 800a2bc:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800a2c0:	b29c      	uxth	r4, r3
 800a2c2:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800a2c6:	b29c      	uxth	r4, r3
 800a2c8:	687a      	ldr	r2, [r7, #4]
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	781b      	ldrb	r3, [r3, #0]
 800a2ce:	009b      	lsls	r3, r3, #2
 800a2d0:	441a      	add	r2, r3
 800a2d2:	4b04      	ldr	r3, [pc, #16]	; (800a2e4 <USB_EPStartXfer+0x500>)
 800a2d4:	4323      	orrs	r3, r4
 800a2d6:	b29b      	uxth	r3, r3
 800a2d8:	8013      	strh	r3, [r2, #0]
  }
  
  return HAL_OK;
 800a2da:	2300      	movs	r3, #0
}
 800a2dc:	4618      	mov	r0, r3
 800a2de:	3734      	adds	r7, #52	; 0x34
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	bd90      	pop	{r4, r7, pc}
 800a2e4:	ffff8080 	.word	0xffff8080

0800a2e8 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 800a2e8:	b490      	push	{r4, r7}
 800a2ea:	b082      	sub	sp, #8
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	6039      	str	r1, [r7, #0]
  if (ep->num == 0)
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	781b      	ldrb	r3, [r3, #0]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d118      	bne.n	800a32c <USB_EPSetStall+0x44>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(USBx, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 800a2fa:	687a      	ldr	r2, [r7, #4]
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	781b      	ldrb	r3, [r3, #0]
 800a300:	009b      	lsls	r3, r3, #2
 800a302:	4413      	add	r3, r2
 800a304:	881b      	ldrh	r3, [r3, #0]
 800a306:	b29b      	uxth	r3, r3
 800a308:	f64b 74bf 	movw	r4, #49087	; 0xbfbf
 800a30c:	401c      	ands	r4, r3
 800a30e:	f484 5480 	eor.w	r4, r4, #4096	; 0x1000
 800a312:	f084 0410 	eor.w	r4, r4, #16
 800a316:	b2a1      	uxth	r1, r4
 800a318:	687a      	ldr	r2, [r7, #4]
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	781b      	ldrb	r3, [r3, #0]
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	441a      	add	r2, r3
 800a322:	4b20      	ldr	r3, [pc, #128]	; (800a3a4 <USB_EPSetStall+0xbc>)
 800a324:	430b      	orrs	r3, r1
 800a326:	b29b      	uxth	r3, r3
 800a328:	8013      	strh	r3, [r2, #0]
 800a32a:	e034      	b.n	800a396 <USB_EPSetStall+0xae>
  }
  else
  {
    if (ep->is_in)
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	785b      	ldrb	r3, [r3, #1]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d018      	beq.n	800a366 <USB_EPSetStall+0x7e>
    {
      PCD_SET_EP_TX_STATUS(USBx, ep->num , USB_EP_TX_STALL); 
 800a334:	687a      	ldr	r2, [r7, #4]
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	781b      	ldrb	r3, [r3, #0]
 800a33a:	009b      	lsls	r3, r3, #2
 800a33c:	4413      	add	r3, r2
 800a33e:	881b      	ldrh	r3, [r3, #0]
 800a340:	b29b      	uxth	r3, r3
 800a342:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a346:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a34a:	b29c      	uxth	r4, r3
 800a34c:	f084 0310 	eor.w	r3, r4, #16
 800a350:	b29c      	uxth	r4, r3
 800a352:	687a      	ldr	r2, [r7, #4]
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	781b      	ldrb	r3, [r3, #0]
 800a358:	009b      	lsls	r3, r3, #2
 800a35a:	441a      	add	r2, r3
 800a35c:	4b11      	ldr	r3, [pc, #68]	; (800a3a4 <USB_EPSetStall+0xbc>)
 800a35e:	4323      	orrs	r3, r4
 800a360:	b29b      	uxth	r3, r3
 800a362:	8013      	strh	r3, [r2, #0]
 800a364:	e017      	b.n	800a396 <USB_EPSetStall+0xae>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
 800a366:	687a      	ldr	r2, [r7, #4]
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	781b      	ldrb	r3, [r3, #0]
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	4413      	add	r3, r2
 800a370:	881b      	ldrh	r3, [r3, #0]
 800a372:	b29b      	uxth	r3, r3
 800a374:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a378:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a37c:	b29c      	uxth	r4, r3
 800a37e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800a382:	b29c      	uxth	r4, r3
 800a384:	687a      	ldr	r2, [r7, #4]
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	781b      	ldrb	r3, [r3, #0]
 800a38a:	009b      	lsls	r3, r3, #2
 800a38c:	441a      	add	r2, r3
 800a38e:	4b05      	ldr	r3, [pc, #20]	; (800a3a4 <USB_EPSetStall+0xbc>)
 800a390:	4323      	orrs	r3, r4
 800a392:	b29b      	uxth	r3, r3
 800a394:	8013      	strh	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a396:	2300      	movs	r3, #0
}
 800a398:	4618      	mov	r0, r3
 800a39a:	3708      	adds	r7, #8
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bc90      	pop	{r4, r7}
 800a3a0:	4770      	bx	lr
 800a3a2:	bf00      	nop
 800a3a4:	ffff8080 	.word	0xffff8080

0800a3a8 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a3a8:	b490      	push	{r4, r7}
 800a3aa:	b082      	sub	sp, #8
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	6039      	str	r1, [r7, #0]
  if (ep->is_in)
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	785b      	ldrb	r3, [r3, #1]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d03a      	beq.n	800a430 <USB_EPClearStall+0x88>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a3ba:	687a      	ldr	r2, [r7, #4]
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	781b      	ldrb	r3, [r3, #0]
 800a3c0:	009b      	lsls	r3, r3, #2
 800a3c2:	4413      	add	r3, r2
 800a3c4:	881b      	ldrh	r3, [r3, #0]
 800a3c6:	b29b      	uxth	r3, r3
 800a3c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d013      	beq.n	800a3f8 <USB_EPClearStall+0x50>
 800a3d0:	687a      	ldr	r2, [r7, #4]
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	781b      	ldrb	r3, [r3, #0]
 800a3d6:	009b      	lsls	r3, r3, #2
 800a3d8:	4413      	add	r3, r2
 800a3da:	881b      	ldrh	r3, [r3, #0]
 800a3dc:	b29a      	uxth	r2, r3
 800a3de:	f640 730f 	movw	r3, #3855	; 0xf0f
 800a3e2:	4013      	ands	r3, r2
 800a3e4:	b299      	uxth	r1, r3
 800a3e6:	687a      	ldr	r2, [r7, #4]
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	781b      	ldrb	r3, [r3, #0]
 800a3ec:	009b      	lsls	r3, r3, #2
 800a3ee:	441a      	add	r2, r3
 800a3f0:	4b2f      	ldr	r3, [pc, #188]	; (800a4b0 <USB_EPClearStall+0x108>)
 800a3f2:	430b      	orrs	r3, r1
 800a3f4:	b29b      	uxth	r3, r3
 800a3f6:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	4413      	add	r3, r2
 800a402:	881b      	ldrh	r3, [r3, #0]
 800a404:	b29b      	uxth	r3, r3
 800a406:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a40a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a40e:	b29c      	uxth	r4, r3
 800a410:	f084 0310 	eor.w	r3, r4, #16
 800a414:	b29c      	uxth	r4, r3
 800a416:	f084 0320 	eor.w	r3, r4, #32
 800a41a:	b29c      	uxth	r4, r3
 800a41c:	687a      	ldr	r2, [r7, #4]
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	009b      	lsls	r3, r3, #2
 800a424:	441a      	add	r2, r3
 800a426:	4b23      	ldr	r3, [pc, #140]	; (800a4b4 <USB_EPClearStall+0x10c>)
 800a428:	4323      	orrs	r3, r4
 800a42a:	b29b      	uxth	r3, r3
 800a42c:	8013      	strh	r3, [r2, #0]
 800a42e:	e039      	b.n	800a4a4 <USB_EPClearStall+0xfc>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a430:	687a      	ldr	r2, [r7, #4]
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	781b      	ldrb	r3, [r3, #0]
 800a436:	009b      	lsls	r3, r3, #2
 800a438:	4413      	add	r3, r2
 800a43a:	881b      	ldrh	r3, [r3, #0]
 800a43c:	b29b      	uxth	r3, r3
 800a43e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a442:	2b00      	cmp	r3, #0
 800a444:	d013      	beq.n	800a46e <USB_EPClearStall+0xc6>
 800a446:	687a      	ldr	r2, [r7, #4]
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	781b      	ldrb	r3, [r3, #0]
 800a44c:	009b      	lsls	r3, r3, #2
 800a44e:	4413      	add	r3, r2
 800a450:	881b      	ldrh	r3, [r3, #0]
 800a452:	b29a      	uxth	r2, r3
 800a454:	f640 730f 	movw	r3, #3855	; 0xf0f
 800a458:	4013      	ands	r3, r2
 800a45a:	b299      	uxth	r1, r3
 800a45c:	687a      	ldr	r2, [r7, #4]
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	009b      	lsls	r3, r3, #2
 800a464:	441a      	add	r2, r3
 800a466:	4b14      	ldr	r3, [pc, #80]	; (800a4b8 <USB_EPClearStall+0x110>)
 800a468:	430b      	orrs	r3, r1
 800a46a:	b29b      	uxth	r3, r3
 800a46c:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a46e:	687a      	ldr	r2, [r7, #4]
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	781b      	ldrb	r3, [r3, #0]
 800a474:	009b      	lsls	r3, r3, #2
 800a476:	4413      	add	r3, r2
 800a478:	881b      	ldrh	r3, [r3, #0]
 800a47a:	b29b      	uxth	r3, r3
 800a47c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a480:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a484:	b29c      	uxth	r4, r3
 800a486:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800a48a:	b29c      	uxth	r4, r3
 800a48c:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800a490:	b29c      	uxth	r4, r3
 800a492:	687a      	ldr	r2, [r7, #4]
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	781b      	ldrb	r3, [r3, #0]
 800a498:	009b      	lsls	r3, r3, #2
 800a49a:	441a      	add	r2, r3
 800a49c:	4b05      	ldr	r3, [pc, #20]	; (800a4b4 <USB_EPClearStall+0x10c>)
 800a49e:	4323      	orrs	r3, r4
 800a4a0:	b29b      	uxth	r3, r3
 800a4a2:	8013      	strh	r3, [r2, #0]
  }
  return HAL_OK;
 800a4a4:	2300      	movs	r3, #0
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3708      	adds	r7, #8
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bc90      	pop	{r4, r7}
 800a4ae:	4770      	bx	lr
 800a4b0:	ffff80c0 	.word	0xffff80c0
 800a4b4:	ffff8080 	.word	0xffff8080
 800a4b8:	ffffc080 	.word	0xffffc080

0800a4bc <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_TypeDef *USBx, uint8_t address)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b083      	sub	sp, #12
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	460b      	mov	r3, r1
 800a4c6:	70fb      	strb	r3, [r7, #3]
  if(address == 0) 
 800a4c8:	78fb      	ldrb	r3, [r7, #3]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d103      	bne.n	800a4d6 <USB_SetDevAddress+0x1a>
  {
   /* set device address and enable function */
   USBx->DADDR = USB_DADDR_EF;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2280      	movs	r2, #128	; 0x80
 800a4d2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }
  
  return HAL_OK;
 800a4d6:	2300      	movs	r3, #0
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	370c      	adds	r7, #12
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bc80      	pop	{r7}
 800a4e0:	4770      	bx	lr

0800a4e2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_TypeDef *USBx)
{
 800a4e2:	b480      	push	{r7}
 800a4e4:	b083      	sub	sp, #12
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
  UNUSED(USBx);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800a4ea:	2300      	movs	r3, #0
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	370c      	adds	r7, #12
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bc80      	pop	{r7}
 800a4f4:	4770      	bx	lr

0800a4f6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_TypeDef *USBx)
{
 800a4f6:	b480      	push	{r7}
 800a4f8:	b083      	sub	sp, #12
 800a4fa:	af00      	add	r7, sp, #0
 800a4fc:	6078      	str	r0, [r7, #4]
  UNUSED(USBx);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800a4fe:	2300      	movs	r3, #0
}
 800a500:	4618      	mov	r0, r3
 800a502:	370c      	adds	r7, #12
 800a504:	46bd      	mov	sp, r7
 800a506:	bc80      	pop	{r7}
 800a508:	4770      	bx	lr

0800a50a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_TypeDef *USBx)
{
 800a50a:	b480      	push	{r7}
 800a50c:	b085      	sub	sp, #20
 800a50e:	af00      	add	r7, sp, #0
 800a510:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800a512:	2300      	movs	r3, #0
 800a514:	60fb      	str	r3, [r7, #12]
  
  tmpreg = USBx->ISTR;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800a51c:	b29b      	uxth	r3, r3
 800a51e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a520:	68fb      	ldr	r3, [r7, #12]
}
 800a522:	4618      	mov	r0, r3
 800a524:	3714      	adds	r7, #20
 800a526:	46bd      	mov	sp, r7
 800a528:	bc80      	pop	{r7}
 800a52a:	4770      	bx	lr

0800a52c <USB_EP0_OutStart>:
  * @param  USBx : Selected device
  * @param  psetup : pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800a52c:	b480      	push	{r7}
 800a52e:	b083      	sub	sp, #12
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
 800a534:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800a536:	2300      	movs	r3, #0
}
 800a538:	4618      	mov	r0, r3
 800a53a:	370c      	adds	r7, #12
 800a53c:	46bd      	mov	sp, r7
 800a53e:	bc80      	pop	{r7}
 800a540:	4770      	bx	lr

0800a542 <USB_WritePMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a542:	b480      	push	{r7}
 800a544:	b08b      	sub	sp, #44	; 0x2c
 800a546:	af00      	add	r7, sp, #0
 800a548:	60f8      	str	r0, [r7, #12]
 800a54a:	60b9      	str	r1, [r7, #8]
 800a54c:	4611      	mov	r1, r2
 800a54e:	461a      	mov	r2, r3
 800a550:	460b      	mov	r3, r1
 800a552:	80fb      	strh	r3, [r7, #6]
 800a554:	4613      	mov	r3, r2
 800a556:	80bb      	strh	r3, [r7, #4]
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 800a558:	88bb      	ldrh	r3, [r7, #4]
 800a55a:	3301      	adds	r3, #1
 800a55c:	105b      	asrs	r3, r3, #1
 800a55e:	61fb      	str	r3, [r7, #28]
  uint32_t index = 0, temp1 = 0, temp2 = 0;
 800a560:	2300      	movs	r3, #0
 800a562:	627b      	str	r3, [r7, #36]	; 0x24
 800a564:	2300      	movs	r3, #0
 800a566:	61bb      	str	r3, [r7, #24]
 800a568:	2300      	movs	r3, #0
 800a56a:	617b      	str	r3, [r7, #20]
  uint16_t *pdwVal = NULL;
 800a56c:	2300      	movs	r3, #0
 800a56e:	623b      	str	r3, [r7, #32]
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 800a570:	88fb      	ldrh	r3, [r7, #6]
 800a572:	005b      	lsls	r3, r3, #1
 800a574:	461a      	mov	r2, r3
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	4413      	add	r3, r2
 800a57a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a57e:	623b      	str	r3, [r7, #32]
  for (index = nbytes; index != 0; index--)
 800a580:	69fb      	ldr	r3, [r7, #28]
 800a582:	627b      	str	r3, [r7, #36]	; 0x24
 800a584:	e01b      	b.n	800a5be <USB_WritePMA+0x7c>
  {
    temp1 = (uint16_t) * pbUsrBuf;
 800a586:	68bb      	ldr	r3, [r7, #8]
 800a588:	781b      	ldrb	r3, [r3, #0]
 800a58a:	61bb      	str	r3, [r7, #24]
    pbUsrBuf++;
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	3301      	adds	r3, #1
 800a590:	60bb      	str	r3, [r7, #8]
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	781b      	ldrb	r3, [r3, #0]
 800a596:	021b      	lsls	r3, r3, #8
 800a598:	461a      	mov	r2, r3
 800a59a:	69bb      	ldr	r3, [r7, #24]
 800a59c:	4313      	orrs	r3, r2
 800a59e:	617b      	str	r3, [r7, #20]
    *pdwVal++ = temp2;
 800a5a0:	6a3b      	ldr	r3, [r7, #32]
 800a5a2:	1c9a      	adds	r2, r3, #2
 800a5a4:	623a      	str	r2, [r7, #32]
 800a5a6:	697a      	ldr	r2, [r7, #20]
 800a5a8:	b292      	uxth	r2, r2
 800a5aa:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a5ac:	6a3b      	ldr	r3, [r7, #32]
 800a5ae:	3302      	adds	r3, #2
 800a5b0:	623b      	str	r3, [r7, #32]
    pbUsrBuf++;
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	3301      	adds	r3, #1
 800a5b6:	60bb      	str	r3, [r7, #8]
  for (index = nbytes; index != 0; index--)
 800a5b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ba:	3b01      	subs	r3, #1
 800a5bc:	627b      	str	r3, [r7, #36]	; 0x24
 800a5be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d1e0      	bne.n	800a586 <USB_WritePMA+0x44>
  }
}
 800a5c4:	bf00      	nop
 800a5c6:	372c      	adds	r7, #44	; 0x2c
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bc80      	pop	{r7}
 800a5cc:	4770      	bx	lr

0800a5ce <USB_ReadPMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a5ce:	b480      	push	{r7}
 800a5d0:	b089      	sub	sp, #36	; 0x24
 800a5d2:	af00      	add	r7, sp, #0
 800a5d4:	60f8      	str	r0, [r7, #12]
 800a5d6:	60b9      	str	r1, [r7, #8]
 800a5d8:	4611      	mov	r1, r2
 800a5da:	461a      	mov	r2, r3
 800a5dc:	460b      	mov	r3, r1
 800a5de:	80fb      	strh	r3, [r7, #6]
 800a5e0:	4613      	mov	r3, r2
 800a5e2:	80bb      	strh	r3, [r7, #4]
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 800a5e4:	88bb      	ldrh	r3, [r7, #4]
 800a5e6:	3301      	adds	r3, #1
 800a5e8:	105b      	asrs	r3, r3, #1
 800a5ea:	617b      	str	r3, [r7, #20]
  uint32_t index = 0;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	61fb      	str	r3, [r7, #28]
  uint32_t *pdwVal = NULL;
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	61bb      	str	r3, [r7, #24]
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 800a5f4:	88fb      	ldrh	r3, [r7, #6]
 800a5f6:	005b      	lsls	r3, r3, #1
 800a5f8:	461a      	mov	r2, r3
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	4413      	add	r3, r2
 800a5fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a602:	61bb      	str	r3, [r7, #24]
  for (index = nbytes; index != 0; index--)
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	61fb      	str	r3, [r7, #28]
 800a608:	e00e      	b.n	800a628 <USB_ReadPMA+0x5a>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 800a60a:	69bb      	ldr	r3, [r7, #24]
 800a60c:	1d1a      	adds	r2, r3, #4
 800a60e:	61ba      	str	r2, [r7, #24]
 800a610:	6819      	ldr	r1, [r3, #0]
 800a612:	68bb      	ldr	r3, [r7, #8]
 800a614:	1c5a      	adds	r2, r3, #1
 800a616:	60ba      	str	r2, [r7, #8]
 800a618:	b28a      	uxth	r2, r1
 800a61a:	801a      	strh	r2, [r3, #0]
    pbUsrBuf++;
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	3301      	adds	r3, #1
 800a620:	60bb      	str	r3, [r7, #8]
  for (index = nbytes; index != 0; index--)
 800a622:	69fb      	ldr	r3, [r7, #28]
 800a624:	3b01      	subs	r3, #1
 800a626:	61fb      	str	r3, [r7, #28]
 800a628:	69fb      	ldr	r3, [r7, #28]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d1ed      	bne.n	800a60a <USB_ReadPMA+0x3c>
  }
}
 800a62e:	bf00      	nop
 800a630:	3724      	adds	r7, #36	; 0x24
 800a632:	46bd      	mov	sp, r7
 800a634:	bc80      	pop	{r7}
 800a636:	4770      	bx	lr

0800a638 <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b084      	sub	sp, #16
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
 800a640:	460b      	mov	r3, r1
 800a642:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 800a644:	2300      	movs	r3, #0
 800a646:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	7c1b      	ldrb	r3, [r3, #16]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d10e      	bne.n	800a66e <USBD_CDC_Init+0x36>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 800a650:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a654:	2202      	movs	r2, #2
 800a656:	2181      	movs	r1, #129	; 0x81
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	f001 fca0 	bl	800bf9e <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 800a65e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a662:	2202      	movs	r2, #2
 800a664:	2101      	movs	r1, #1
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f001 fc99 	bl	800bf9e <USBD_LL_OpenEP>
 800a66c:	e00b      	b.n	800a686 <USBD_CDC_Init+0x4e>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 800a66e:	2340      	movs	r3, #64	; 0x40
 800a670:	2202      	movs	r2, #2
 800a672:	2181      	movs	r1, #129	; 0x81
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f001 fc92 	bl	800bf9e <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 800a67a:	2340      	movs	r3, #64	; 0x40
 800a67c:	2202      	movs	r2, #2
 800a67e:	2101      	movs	r1, #1
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f001 fc8c 	bl	800bf9e <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 800a686:	2308      	movs	r3, #8
 800a688:	2203      	movs	r2, #3
 800a68a:	2182      	movs	r1, #130	; 0x82
 800a68c:	6878      	ldr	r0, [r7, #4]
 800a68e:	f001 fc86 	bl	800bf9e <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800a692:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a696:	f001 fda3 	bl	800c1e0 <USBD_static_malloc>
 800a69a:	4602      	mov	r2, r0
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d102      	bne.n	800a6b2 <USBD_CDC_Init+0x7a>
  {
    ret = 1; 
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	73fb      	strb	r3, [r7, #15]
 800a6b0:	e026      	b.n	800a700 <USBD_CDC_Init+0xc8>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a6b8:	60bb      	str	r3, [r7, #8]
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState =0;
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	7c1b      	ldrb	r3, [r3, #16]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d109      	bne.n	800a6f0 <USBD_CDC_Init+0xb8>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a6e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a6e6:	2101      	movs	r1, #1
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f001 fd42 	bl	800c172 <USBD_LL_PrepareReceive>
 800a6ee:	e007      	b.n	800a700 <USBD_CDC_Init+0xc8>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a6f0:	68bb      	ldr	r3, [r7, #8]
 800a6f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a6f6:	2340      	movs	r3, #64	; 0x40
 800a6f8:	2101      	movs	r1, #1
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f001 fd39 	bl	800c172 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    
    
  }
  return ret;
 800a700:	7bfb      	ldrb	r3, [r7, #15]
}
 800a702:	4618      	mov	r0, r3
 800a704:	3710      	adds	r7, #16
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}

0800a70a <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 800a70a:	b580      	push	{r7, lr}
 800a70c:	b084      	sub	sp, #16
 800a70e:	af00      	add	r7, sp, #0
 800a710:	6078      	str	r0, [r7, #4]
 800a712:	460b      	mov	r3, r1
 800a714:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 800a716:	2300      	movs	r3, #0
 800a718:	73fb      	strb	r3, [r7, #15]
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 800a71a:	2181      	movs	r1, #129	; 0x81
 800a71c:	6878      	ldr	r0, [r7, #4]
 800a71e:	f001 fc64 	bl	800bfea <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 800a722:	2101      	movs	r1, #1
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	f001 fc60 	bl	800bfea <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 800a72a:	2182      	movs	r1, #130	; 0x82
 800a72c:	6878      	ldr	r0, [r7, #4]
 800a72e:	f001 fc5c 	bl	800bfea <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d00e      	beq.n	800a75a <USBD_CDC_DeInit+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800a742:	685b      	ldr	r3, [r3, #4]
 800a744:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a74c:	4618      	mov	r0, r3
 800a74e:	f001 fd53 	bl	800c1f8 <USBD_static_free>
    pdev->pClassData = NULL;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2200      	movs	r2, #0
 800a756:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  }
  
  return ret;
 800a75a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b084      	sub	sp, #16
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
 800a76c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a774:	60fb      	str	r3, [r7, #12]
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	781b      	ldrb	r3, [r3, #0]
 800a77a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d03a      	beq.n	800a7f8 <USBD_CDC_Setup+0x94>
 800a782:	2b20      	cmp	r3, #32
 800a784:	d000      	beq.n	800a788 <USBD_CDC_Setup+0x24>
    case USB_REQ_SET_INTERFACE :
      break;
    }
 
  default: 
    break;
 800a786:	e043      	b.n	800a810 <USBD_CDC_Setup+0xac>
    if (req->wLength)
 800a788:	683b      	ldr	r3, [r7, #0]
 800a78a:	88db      	ldrh	r3, [r3, #6]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d029      	beq.n	800a7e4 <USBD_CDC_Setup+0x80>
      if (req->bmRequest & 0x80)
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	781b      	ldrb	r3, [r3, #0]
 800a794:	b25b      	sxtb	r3, r3
 800a796:	2b00      	cmp	r3, #0
 800a798:	da11      	bge.n	800a7be <USBD_CDC_Setup+0x5a>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800a7a0:	689b      	ldr	r3, [r3, #8]
 800a7a2:	683a      	ldr	r2, [r7, #0]
 800a7a4:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800a7a6:	68f9      	ldr	r1, [r7, #12]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a7a8:	683a      	ldr	r2, [r7, #0]
 800a7aa:	88d2      	ldrh	r2, [r2, #6]
 800a7ac:	4798      	blx	r3
                            (uint8_t *)hcdc->data,
 800a7ae:	68f9      	ldr	r1, [r7, #12]
          USBD_CtlSendData (pdev, 
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	88db      	ldrh	r3, [r3, #6]
 800a7b4:	461a      	mov	r2, r3
 800a7b6:	6878      	ldr	r0, [r7, #4]
 800a7b8:	f000 ffe4 	bl	800b784 <USBD_CtlSendData>
    break;
 800a7bc:	e029      	b.n	800a812 <USBD_CDC_Setup+0xae>
        hcdc->CmdOpCode = req->bRequest;
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	785a      	ldrb	r2, [r3, #1]
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	88db      	ldrh	r3, [r3, #6]
 800a7cc:	b2da      	uxtb	r2, r3
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
                           (uint8_t *)hcdc->data,
 800a7d4:	68f9      	ldr	r1, [r7, #12]
        USBD_CtlPrepareRx (pdev, 
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	88db      	ldrh	r3, [r3, #6]
 800a7da:	461a      	mov	r2, r3
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 ffff 	bl	800b7e0 <USBD_CtlPrepareRx>
    break;
 800a7e2:	e016      	b.n	800a812 <USBD_CDC_Setup+0xae>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800a7ea:	689b      	ldr	r3, [r3, #8]
 800a7ec:	683a      	ldr	r2, [r7, #0]
 800a7ee:	7850      	ldrb	r0, [r2, #1]
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	6839      	ldr	r1, [r7, #0]
 800a7f4:	4798      	blx	r3
    break;
 800a7f6:	e00c      	b.n	800a812 <USBD_CDC_Setup+0xae>
    switch (req->bRequest)
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	785b      	ldrb	r3, [r3, #1]
 800a7fc:	2b0a      	cmp	r3, #10
 800a7fe:	d001      	beq.n	800a804 <USBD_CDC_Setup+0xa0>
 800a800:	2b0b      	cmp	r3, #11
      break;
 800a802:	e005      	b.n	800a810 <USBD_CDC_Setup+0xac>
      USBD_CtlSendData (pdev,
 800a804:	2201      	movs	r2, #1
 800a806:	4905      	ldr	r1, [pc, #20]	; (800a81c <USBD_CDC_Setup+0xb8>)
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	f000 ffbb 	bl	800b784 <USBD_CtlSendData>
      break;
 800a80e:	bf00      	nop
    break;
 800a810:	bf00      	nop
  }
  return USBD_OK;
 800a812:	2300      	movs	r3, #0
}
 800a814:	4618      	mov	r0, r3
 800a816:	3710      	adds	r7, #16
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}
 800a81c:	20000ae4 	.word	0x20000ae4

0800a820 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a820:	b480      	push	{r7}
 800a822:	b085      	sub	sp, #20
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
 800a828:	460b      	mov	r3, r1
 800a82a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a832:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d005      	beq.n	800a84a <USBD_CDC_DataIn+0x2a>
  {
    
    hcdc->TxState = 0;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2200      	movs	r2, #0
 800a842:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    return USBD_OK;
 800a846:	2300      	movs	r3, #0
 800a848:	e000      	b.n	800a84c <USBD_CDC_DataIn+0x2c>
  }
  else
  {
    return USBD_FAIL;
 800a84a:	2302      	movs	r3, #2
  }
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	3714      	adds	r7, #20
 800a850:	46bd      	mov	sp, r7
 800a852:	bc80      	pop	{r7}
 800a854:	4770      	bx	lr

0800a856 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 800a856:	b580      	push	{r7, lr}
 800a858:	b084      	sub	sp, #16
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	6078      	str	r0, [r7, #4]
 800a85e:	460b      	mov	r3, r1
 800a860:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a868:	60fb      	str	r3, [r7, #12]
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800a86a:	78fb      	ldrb	r3, [r7, #3]
 800a86c:	4619      	mov	r1, r3
 800a86e:	6878      	ldr	r0, [r7, #4]
 800a870:	f001 fca2 	bl	800c1b8 <USBD_LL_GetRxDataSize>
 800a874:	4602      	mov	r2, r0
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a882:	2b00      	cmp	r3, #0
 800a884:	d00d      	beq.n	800a8a2 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800a88c:	68db      	ldr	r3, [r3, #12]
 800a88e:	68fa      	ldr	r2, [r7, #12]
 800a890:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a894:	68fa      	ldr	r2, [r7, #12]
 800a896:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a89a:	4611      	mov	r1, r2
 800a89c:	4798      	blx	r3

    return USBD_OK;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	e000      	b.n	800a8a4 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a8a2:	2302      	movs	r3, #2
  }
}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3710      	adds	r7, #16
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}

0800a8ac <USBD_CDC_EP0_RxReady>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b084      	sub	sp, #16
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a8ba:	60fb      	str	r3, [r7, #12]
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d015      	beq.n	800a8f2 <USBD_CDC_EP0_RxReady+0x46>
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a8cc:	2bff      	cmp	r3, #255	; 0xff
 800a8ce:	d010      	beq.n	800a8f2 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800a8d6:	689b      	ldr	r3, [r3, #8]
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800a8de:	68f9      	ldr	r1, [r7, #12]
                                                      hcdc->CmdLength);
 800a8e0:	68fa      	ldr	r2, [r7, #12]
 800a8e2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a8e6:	b292      	uxth	r2, r2
 800a8e8:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFF; 
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	22ff      	movs	r2, #255	; 0xff
 800a8ee:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
      
  }
  return USBD_OK;
 800a8f2:	2300      	movs	r3, #0
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3710      	adds	r7, #16
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	b083      	sub	sp, #12
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2243      	movs	r2, #67	; 0x43
 800a908:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a90a:	4b03      	ldr	r3, [pc, #12]	; (800a918 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a90c:	4618      	mov	r0, r3
 800a90e:	370c      	adds	r7, #12
 800a910:	46bd      	mov	sp, r7
 800a912:	bc80      	pop	{r7}
 800a914:	4770      	bx	lr
 800a916:	bf00      	nop
 800a918:	200000b4 	.word	0x200000b4

0800a91c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 800a91c:	b480      	push	{r7}
 800a91e:	b083      	sub	sp, #12
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2243      	movs	r2, #67	; 0x43
 800a928:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a92a:	4b03      	ldr	r3, [pc, #12]	; (800a938 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a92c:	4618      	mov	r0, r3
 800a92e:	370c      	adds	r7, #12
 800a930:	46bd      	mov	sp, r7
 800a932:	bc80      	pop	{r7}
 800a934:	4770      	bx	lr
 800a936:	bf00      	nop
 800a938:	20000070 	.word	0x20000070

0800a93c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 800a93c:	b480      	push	{r7}
 800a93e:	b083      	sub	sp, #12
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2243      	movs	r2, #67	; 0x43
 800a948:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a94a:	4b03      	ldr	r3, [pc, #12]	; (800a958 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	370c      	adds	r7, #12
 800a950:	46bd      	mov	sp, r7
 800a952:	bc80      	pop	{r7}
 800a954:	4770      	bx	lr
 800a956:	bf00      	nop
 800a958:	200000f8 	.word	0x200000f8

0800a95c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 800a95c:	b480      	push	{r7}
 800a95e:	b083      	sub	sp, #12
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	220a      	movs	r2, #10
 800a968:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a96a:	4b03      	ldr	r3, [pc, #12]	; (800a978 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a96c:	4618      	mov	r0, r3
 800a96e:	370c      	adds	r7, #12
 800a970:	46bd      	mov	sp, r7
 800a972:	bc80      	pop	{r7}
 800a974:	4770      	bx	lr
 800a976:	bf00      	nop
 800a978:	2000002c 	.word	0x2000002c

0800a97c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
 800a97c:	b480      	push	{r7}
 800a97e:	b085      	sub	sp, #20
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
 800a984:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a986:	2302      	movs	r3, #2
 800a988:	73fb      	strb	r3, [r7, #15]
  
  if(fops != NULL)
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d005      	beq.n	800a99c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	683a      	ldr	r2, [r7, #0]
 800a994:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    ret = USBD_OK;    
 800a998:	2300      	movs	r3, #0
 800a99a:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 800a99c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a99e:	4618      	mov	r0, r3
 800a9a0:	3714      	adds	r7, #20
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	bc80      	pop	{r7}
 800a9a6:	4770      	bx	lr

0800a9a8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b087      	sub	sp, #28
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	60f8      	str	r0, [r7, #12]
 800a9b0:	60b9      	str	r1, [r7, #8]
 800a9b2:	4613      	mov	r3, r2
 800a9b4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a9bc:	617b      	str	r3, [r7, #20]
  
  hcdc->TxBuffer = pbuff;
 800a9be:	697b      	ldr	r3, [r7, #20]
 800a9c0:	68ba      	ldr	r2, [r7, #8]
 800a9c2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 800a9c6:	88fa      	ldrh	r2, [r7, #6]
 800a9c8:	697b      	ldr	r3, [r7, #20]
 800a9ca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	371c      	adds	r7, #28
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bc80      	pop	{r7}
 800a9d8:	4770      	bx	lr

0800a9da <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 800a9da:	b480      	push	{r7}
 800a9dc:	b085      	sub	sp, #20
 800a9de:	af00      	add	r7, sp, #0
 800a9e0:	6078      	str	r0, [r7, #4]
 800a9e2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a9ea:	60fb      	str	r3, [r7, #12]
  
  hcdc->RxBuffer = pbuff;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	683a      	ldr	r2, [r7, #0]
 800a9f0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  
  return USBD_OK;
 800a9f4:	2300      	movs	r3, #0
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3714      	adds	r7, #20
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bc80      	pop	{r7}
 800a9fe:	4770      	bx	lr

0800aa00 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b084      	sub	sp, #16
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800aa0e:	60fb      	str	r3, [r7, #12]
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d017      	beq.n	800aa4a <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	7c1b      	ldrb	r3, [r3, #16]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d109      	bne.n	800aa36 <USBD_CDC_ReceivePacket+0x36>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800aa28:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aa2c:	2101      	movs	r1, #1
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f001 fb9f 	bl	800c172 <USBD_LL_PrepareReceive>
 800aa34:	e007      	b.n	800aa46 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800aa3c:	2340      	movs	r3, #64	; 0x40
 800aa3e:	2101      	movs	r1, #1
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	f001 fb96 	bl	800c172 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800aa46:	2300      	movs	r3, #0
 800aa48:	e000      	b.n	800aa4c <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800aa4a:	2302      	movs	r3, #2
  }
}
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	3710      	adds	r7, #16
 800aa50:	46bd      	mov	sp, r7
 800aa52:	bd80      	pop	{r7, pc}

0800aa54 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b084      	sub	sp, #16
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	60f8      	str	r0, [r7, #12]
 800aa5c:	60b9      	str	r1, [r7, #8]
 800aa5e:	4613      	mov	r3, r2
 800aa60:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d101      	bne.n	800aa6c <USBD_Init+0x18>
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 800aa68:	2302      	movs	r3, #2
 800aa6a:	e01a      	b.n	800aaa2 <USBD_Init+0x4e>
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d003      	beq.n	800aa7e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d003      	beq.n	800aa8c <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	68ba      	ldr	r2, [r7, #8]
 800aa88:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	2201      	movs	r2, #1
 800aa90:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->id = id;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	79fa      	ldrb	r2, [r7, #7]
 800aa98:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800aa9a:	68f8      	ldr	r0, [r7, #12]
 800aa9c:	f001 fa0a 	bl	800beb4 <USBD_LL_Init>
  
  return USBD_OK; 
 800aaa0:	2300      	movs	r3, #0
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	3710      	adds	r7, #16
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}

0800aaaa <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800aaaa:	b480      	push	{r7}
 800aaac:	b085      	sub	sp, #20
 800aaae:	af00      	add	r7, sp, #0
 800aab0:	6078      	str	r0, [r7, #4]
 800aab2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800aab4:	2300      	movs	r3, #0
 800aab6:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d006      	beq.n	800aacc <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	683a      	ldr	r2, [r7, #0]
 800aac2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    status = USBD_OK;
 800aac6:	2300      	movs	r3, #0
 800aac8:	73fb      	strb	r3, [r7, #15]
 800aaca:	e001      	b.n	800aad0 <USBD_RegisterClass+0x26>
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 800aacc:	2302      	movs	r3, #2
 800aace:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 800aad0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3714      	adds	r7, #20
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bc80      	pop	{r7}
 800aada:	4770      	bx	lr

0800aadc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b082      	sub	sp, #8
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f001 fa3f 	bl	800bf68 <USBD_LL_Start>
  
  return USBD_OK;  
 800aaea:	2300      	movs	r3, #0
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	3708      	adds	r7, #8
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}

0800aaf4 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 800aaf4:	b480      	push	{r7}
 800aaf6:	b083      	sub	sp, #12
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 800aafc:	2300      	movs	r3, #0
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	370c      	adds	r7, #12
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bc80      	pop	{r7}
 800ab06:	4770      	bx	lr

0800ab08 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b084      	sub	sp, #16
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
 800ab10:	460b      	mov	r3, r1
 800ab12:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800ab14:	2302      	movs	r3, #2
 800ab16:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d00c      	beq.n	800ab3c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	78fa      	ldrb	r2, [r7, #3]
 800ab2c:	4611      	mov	r1, r2
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	4798      	blx	r3
 800ab32:	4603      	mov	r3, r0
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d101      	bne.n	800ab3c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 800ab3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab3e:	4618      	mov	r0, r3
 800ab40:	3710      	adds	r7, #16
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd80      	pop	{r7, pc}

0800ab46 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800ab46:	b580      	push	{r7, lr}
 800ab48:	b082      	sub	sp, #8
 800ab4a:	af00      	add	r7, sp, #0
 800ab4c:	6078      	str	r0, [r7, #4]
 800ab4e:	460b      	mov	r3, r1
 800ab50:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ab58:	685b      	ldr	r3, [r3, #4]
 800ab5a:	78fa      	ldrb	r2, [r7, #3]
 800ab5c:	4611      	mov	r1, r2
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	4798      	blx	r3
  return USBD_OK;
 800ab62:	2300      	movs	r3, #0
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3708      	adds	r7, #8
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}

0800ab6c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b082      	sub	sp, #8
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
 800ab74:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800ab7c:	6839      	ldr	r1, [r7, #0]
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f000 fd59 	bl	800b636 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	2201      	movs	r2, #1
 800ab88:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 800ab92:	461a      	mov	r2, r3
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800aba0:	f003 031f 	and.w	r3, r3, #31
 800aba4:	2b01      	cmp	r3, #1
 800aba6:	d00b      	beq.n	800abc0 <USBD_LL_SetupStage+0x54>
 800aba8:	2b02      	cmp	r3, #2
 800abaa:	d011      	beq.n	800abd0 <USBD_LL_SetupStage+0x64>
 800abac:	2b00      	cmp	r3, #0
 800abae:	d117      	bne.n	800abe0 <USBD_LL_SetupStage+0x74>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800abb6:	4619      	mov	r1, r3
 800abb8:	6878      	ldr	r0, [r7, #4]
 800abba:	f000 f987 	bl	800aecc <USBD_StdDevReq>
    break;
 800abbe:	e01a      	b.n	800abf6 <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800abc6:	4619      	mov	r1, r3
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f000 f9cf 	bl	800af6c <USBD_StdItfReq>
    break;
 800abce:	e012      	b.n	800abf6 <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800abd6:	4619      	mov	r1, r3
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	f000 f9fa 	bl	800afd2 <USBD_StdEPReq>
    break;
 800abde:	e00a      	b.n	800abf6 <USBD_LL_SetupStage+0x8a>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800abe6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800abea:	b2db      	uxtb	r3, r3
 800abec:	4619      	mov	r1, r3
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f001 fa1a 	bl	800c028 <USBD_LL_StallEP>
    break;
 800abf4:	bf00      	nop
  }  
  return USBD_OK;  
 800abf6:	2300      	movs	r3, #0
}
 800abf8:	4618      	mov	r0, r3
 800abfa:	3708      	adds	r7, #8
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bd80      	pop	{r7, pc}

0800ac00 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b086      	sub	sp, #24
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	60f8      	str	r0, [r7, #12]
 800ac08:	460b      	mov	r3, r1
 800ac0a:	607a      	str	r2, [r7, #4]
 800ac0c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 800ac0e:	7afb      	ldrb	r3, [r7, #11]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d138      	bne.n	800ac86 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	f503 7382 	add.w	r3, r3, #260	; 0x104
 800ac1a:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 800ac22:	2b03      	cmp	r3, #3
 800ac24:	d142      	bne.n	800acac <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 800ac26:	697b      	ldr	r3, [r7, #20]
 800ac28:	689a      	ldr	r2, [r3, #8]
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	68db      	ldr	r3, [r3, #12]
 800ac2e:	429a      	cmp	r2, r3
 800ac30:	d914      	bls.n	800ac5c <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 800ac32:	697b      	ldr	r3, [r7, #20]
 800ac34:	689a      	ldr	r2, [r3, #8]
 800ac36:	697b      	ldr	r3, [r7, #20]
 800ac38:	68db      	ldr	r3, [r3, #12]
 800ac3a:	1ad2      	subs	r2, r2, r3
 800ac3c:	697b      	ldr	r3, [r7, #20]
 800ac3e:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 800ac40:	697b      	ldr	r3, [r7, #20]
 800ac42:	68da      	ldr	r2, [r3, #12]
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	689b      	ldr	r3, [r3, #8]
 800ac48:	4293      	cmp	r3, r2
 800ac4a:	bf28      	it	cs
 800ac4c:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 800ac4e:	b29b      	uxth	r3, r3
 800ac50:	461a      	mov	r2, r3
 800ac52:	6879      	ldr	r1, [r7, #4]
 800ac54:	68f8      	ldr	r0, [r7, #12]
 800ac56:	f000 fde1 	bl	800b81c <USBD_CtlContinueRx>
 800ac5a:	e027      	b.n	800acac <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ac62:	691b      	ldr	r3, [r3, #16]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d00a      	beq.n	800ac7e <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800ac6e:	2b03      	cmp	r3, #3
 800ac70:	d105      	bne.n	800ac7e <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ac78:	691b      	ldr	r3, [r3, #16]
 800ac7a:	68f8      	ldr	r0, [r7, #12]
 800ac7c:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800ac7e:	68f8      	ldr	r0, [r7, #12]
 800ac80:	f000 fdde 	bl	800b840 <USBD_CtlSendStatus>
 800ac84:	e012      	b.n	800acac <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ac8c:	699b      	ldr	r3, [r3, #24]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d00c      	beq.n	800acac <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 800ac98:	2b03      	cmp	r3, #3
 800ac9a:	d107      	bne.n	800acac <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800aca2:	699b      	ldr	r3, [r3, #24]
 800aca4:	7afa      	ldrb	r2, [r7, #11]
 800aca6:	4611      	mov	r1, r2
 800aca8:	68f8      	ldr	r0, [r7, #12]
 800acaa:	4798      	blx	r3
  }  
  return USBD_OK;
 800acac:	2300      	movs	r3, #0
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3718      	adds	r7, #24
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}

0800acb6 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 800acb6:	b580      	push	{r7, lr}
 800acb8:	b086      	sub	sp, #24
 800acba:	af00      	add	r7, sp, #0
 800acbc:	60f8      	str	r0, [r7, #12]
 800acbe:	460b      	mov	r3, r1
 800acc0:	607a      	str	r2, [r7, #4]
 800acc2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 800acc4:	7afb      	ldrb	r3, [r7, #11]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d16c      	bne.n	800ada4 <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	3314      	adds	r3, #20
 800acce:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 800acd6:	2b02      	cmp	r3, #2
 800acd8:	d157      	bne.n	800ad8a <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	689a      	ldr	r2, [r3, #8]
 800acde:	697b      	ldr	r3, [r7, #20]
 800ace0:	68db      	ldr	r3, [r3, #12]
 800ace2:	429a      	cmp	r2, r3
 800ace4:	d915      	bls.n	800ad12 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 800ace6:	697b      	ldr	r3, [r7, #20]
 800ace8:	689a      	ldr	r2, [r3, #8]
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	68db      	ldr	r3, [r3, #12]
 800acee:	1ad2      	subs	r2, r2, r3
 800acf0:	697b      	ldr	r3, [r7, #20]
 800acf2:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 800acf4:	697b      	ldr	r3, [r7, #20]
 800acf6:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 800acf8:	b29b      	uxth	r3, r3
 800acfa:	461a      	mov	r2, r3
 800acfc:	6879      	ldr	r1, [r7, #4]
 800acfe:	68f8      	ldr	r0, [r7, #12]
 800ad00:	f000 fd5c 	bl	800b7bc <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 800ad04:	2300      	movs	r3, #0
 800ad06:	2200      	movs	r2, #0
 800ad08:	2100      	movs	r1, #0
 800ad0a:	68f8      	ldr	r0, [r7, #12]
 800ad0c:	f001 fa31 	bl	800c172 <USBD_LL_PrepareReceive>
 800ad10:	e03b      	b.n	800ad8a <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	697a      	ldr	r2, [r7, #20]
 800ad18:	68d2      	ldr	r2, [r2, #12]
 800ad1a:	fbb3 f1f2 	udiv	r1, r3, r2
 800ad1e:	fb02 f201 	mul.w	r2, r2, r1
 800ad22:	1a9b      	subs	r3, r3, r2
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d11c      	bne.n	800ad62 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	685a      	ldr	r2, [r3, #4]
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 800ad30:	429a      	cmp	r2, r3
 800ad32:	d316      	bcc.n	800ad62 <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 800ad34:	697b      	ldr	r3, [r7, #20]
 800ad36:	685a      	ldr	r2, [r3, #4]
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 800ad3e:	429a      	cmp	r2, r3
 800ad40:	d20f      	bcs.n	800ad62 <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 800ad42:	2200      	movs	r2, #0
 800ad44:	2100      	movs	r1, #0
 800ad46:	68f8      	ldr	r0, [r7, #12]
 800ad48:	f000 fd38 	bl	800b7bc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 800ad54:	2300      	movs	r3, #0
 800ad56:	2200      	movs	r2, #0
 800ad58:	2100      	movs	r1, #0
 800ad5a:	68f8      	ldr	r0, [r7, #12]
 800ad5c:	f001 fa09 	bl	800c172 <USBD_LL_PrepareReceive>
 800ad60:	e013      	b.n	800ad8a <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ad68:	68db      	ldr	r3, [r3, #12]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d00a      	beq.n	800ad84 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800ad74:	2b03      	cmp	r3, #3
 800ad76:	d105      	bne.n	800ad84 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ad7e:	68db      	ldr	r3, [r3, #12]
 800ad80:	68f8      	ldr	r0, [r7, #12]
 800ad82:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 800ad84:	68f8      	ldr	r0, [r7, #12]
 800ad86:	f000 fd6e 	bl	800b866 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800ad90:	2b01      	cmp	r3, #1
 800ad92:	d11a      	bne.n	800adca <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 800ad94:	68f8      	ldr	r0, [r7, #12]
 800ad96:	f7ff fead 	bl	800aaf4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 800ada2:	e012      	b.n	800adca <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800adaa:	695b      	ldr	r3, [r3, #20]
 800adac:	2b00      	cmp	r3, #0
 800adae:	d00c      	beq.n	800adca <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 800adb6:	2b03      	cmp	r3, #3
 800adb8:	d107      	bne.n	800adca <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800adc0:	695b      	ldr	r3, [r3, #20]
 800adc2:	7afa      	ldrb	r2, [r7, #11]
 800adc4:	4611      	mov	r1, r2
 800adc6:	68f8      	ldr	r0, [r7, #12]
 800adc8:	4798      	blx	r3
  }  
  return USBD_OK;
 800adca:	2300      	movs	r3, #0
}
 800adcc:	4618      	mov	r0, r3
 800adce:	3718      	adds	r7, #24
 800add0:	46bd      	mov	sp, r7
 800add2:	bd80      	pop	{r7, pc}

0800add4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b082      	sub	sp, #8
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 800addc:	2340      	movs	r3, #64	; 0x40
 800adde:	2200      	movs	r2, #0
 800ade0:	2100      	movs	r1, #0
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f001 f8db 	bl	800bf9e <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2240      	movs	r2, #64	; 0x40
 800adec:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 800adf0:	2340      	movs	r3, #64	; 0x40
 800adf2:	2200      	movs	r2, #0
 800adf4:	2180      	movs	r1, #128	; 0x80
 800adf6:	6878      	ldr	r0, [r7, #4]
 800adf8:	f001 f8d1 	bl	800bf9e <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2240      	movs	r2, #64	; 0x40
 800ae00:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2201      	movs	r2, #1
 800ae06:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d009      	beq.n	800ae28 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ae1a:	685b      	ldr	r3, [r3, #4]
 800ae1c:	687a      	ldr	r2, [r7, #4]
 800ae1e:	6852      	ldr	r2, [r2, #4]
 800ae20:	b2d2      	uxtb	r2, r2
 800ae22:	4611      	mov	r1, r2
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	4798      	blx	r3
 
  
  return USBD_OK;
 800ae28:	2300      	movs	r3, #0
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3708      	adds	r7, #8
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}

0800ae32 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800ae32:	b480      	push	{r7}
 800ae34:	b083      	sub	sp, #12
 800ae36:	af00      	add	r7, sp, #0
 800ae38:	6078      	str	r0, [r7, #4]
 800ae3a:	460b      	mov	r3, r1
 800ae3c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	78fa      	ldrb	r2, [r7, #3]
 800ae42:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800ae44:	2300      	movs	r3, #0
}
 800ae46:	4618      	mov	r0, r3
 800ae48:	370c      	adds	r7, #12
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	bc80      	pop	{r7}
 800ae4e:	4770      	bx	lr

0800ae50 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b083      	sub	sp, #12
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2204      	movs	r2, #4
 800ae68:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 800ae6c:	2300      	movs	r3, #0
}
 800ae6e:	4618      	mov	r0, r3
 800ae70:	370c      	adds	r7, #12
 800ae72:	46bd      	mov	sp, r7
 800ae74:	bc80      	pop	{r7}
 800ae76:	4770      	bx	lr

0800ae78 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 800ae8c:	2300      	movs	r3, #0
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	370c      	adds	r7, #12
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bc80      	pop	{r7}
 800ae96:	4770      	bx	lr

0800ae98 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b082      	sub	sp, #8
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800aea6:	2b03      	cmp	r3, #3
 800aea8:	d10b      	bne.n	800aec2 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800aeb0:	69db      	ldr	r3, [r3, #28]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d005      	beq.n	800aec2 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800aebc:	69db      	ldr	r3, [r3, #28]
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800aec2:	2300      	movs	r3, #0
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	3708      	adds	r7, #8
 800aec8:	46bd      	mov	sp, r7
 800aeca:	bd80      	pop	{r7, pc}

0800aecc <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b084      	sub	sp, #16
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
 800aed4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 800aed6:	2300      	movs	r3, #0
 800aed8:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	785b      	ldrb	r3, [r3, #1]
 800aede:	2b09      	cmp	r3, #9
 800aee0:	d839      	bhi.n	800af56 <USBD_StdDevReq+0x8a>
 800aee2:	a201      	add	r2, pc, #4	; (adr r2, 800aee8 <USBD_StdDevReq+0x1c>)
 800aee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aee8:	0800af39 	.word	0x0800af39
 800aeec:	0800af4d 	.word	0x0800af4d
 800aef0:	0800af57 	.word	0x0800af57
 800aef4:	0800af43 	.word	0x0800af43
 800aef8:	0800af57 	.word	0x0800af57
 800aefc:	0800af1b 	.word	0x0800af1b
 800af00:	0800af11 	.word	0x0800af11
 800af04:	0800af57 	.word	0x0800af57
 800af08:	0800af2f 	.word	0x0800af2f
 800af0c:	0800af25 	.word	0x0800af25
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 800af10:	6839      	ldr	r1, [r7, #0]
 800af12:	6878      	ldr	r0, [r7, #4]
 800af14:	f000 f936 	bl	800b184 <USBD_GetDescriptor>
    break;
 800af18:	e022      	b.n	800af60 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 800af1a:	6839      	ldr	r1, [r7, #0]
 800af1c:	6878      	ldr	r0, [r7, #4]
 800af1e:	f000 fa25 	bl	800b36c <USBD_SetAddress>
    break;
 800af22:	e01d      	b.n	800af60 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 800af24:	6839      	ldr	r1, [r7, #0]
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f000 fa5e 	bl	800b3e8 <USBD_SetConfig>
    break;
 800af2c:	e018      	b.n	800af60 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 800af2e:	6839      	ldr	r1, [r7, #0]
 800af30:	6878      	ldr	r0, [r7, #4]
 800af32:	f000 fae1 	bl	800b4f8 <USBD_GetConfig>
    break;
 800af36:	e013      	b.n	800af60 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 800af38:	6839      	ldr	r1, [r7, #0]
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f000 fb0e 	bl	800b55c <USBD_GetStatus>
    break;
 800af40:	e00e      	b.n	800af60 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 800af42:	6839      	ldr	r1, [r7, #0]
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f000 fb33 	bl	800b5b0 <USBD_SetFeature>
    break;
 800af4a:	e009      	b.n	800af60 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 800af4c:	6839      	ldr	r1, [r7, #0]
 800af4e:	6878      	ldr	r0, [r7, #4]
 800af50:	f000 fb49 	bl	800b5e6 <USBD_ClrFeature>
    break;
 800af54:	e004      	b.n	800af60 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 800af56:	6839      	ldr	r1, [r7, #0]
 800af58:	6878      	ldr	r0, [r7, #4]
 800af5a:	f000 fba8 	bl	800b6ae <USBD_CtlError>
    break;
 800af5e:	bf00      	nop
  }
  
  return ret;
 800af60:	7bfb      	ldrb	r3, [r7, #15]
}
 800af62:	4618      	mov	r0, r3
 800af64:	3710      	adds	r7, #16
 800af66:	46bd      	mov	sp, r7
 800af68:	bd80      	pop	{r7, pc}
 800af6a:	bf00      	nop

0800af6c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b084      	sub	sp, #16
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
 800af74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 800af76:	2300      	movs	r3, #0
 800af78:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800af80:	2b03      	cmp	r3, #3
 800af82:	d11b      	bne.n	800afbc <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	889b      	ldrh	r3, [r3, #4]
 800af88:	b2db      	uxtb	r3, r3
 800af8a:	2b01      	cmp	r3, #1
 800af8c:	d811      	bhi.n	800afb2 <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800af94:	689b      	ldr	r3, [r3, #8]
 800af96:	6839      	ldr	r1, [r7, #0]
 800af98:	6878      	ldr	r0, [r7, #4]
 800af9a:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	88db      	ldrh	r3, [r3, #6]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d110      	bne.n	800afc6 <USBD_StdItfReq+0x5a>
 800afa4:	7bfb      	ldrb	r3, [r7, #15]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d10d      	bne.n	800afc6 <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 800afaa:	6878      	ldr	r0, [r7, #4]
 800afac:	f000 fc48 	bl	800b840 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 800afb0:	e009      	b.n	800afc6 <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 800afb2:	6839      	ldr	r1, [r7, #0]
 800afb4:	6878      	ldr	r0, [r7, #4]
 800afb6:	f000 fb7a 	bl	800b6ae <USBD_CtlError>
    break;
 800afba:	e004      	b.n	800afc6 <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 800afbc:	6839      	ldr	r1, [r7, #0]
 800afbe:	6878      	ldr	r0, [r7, #4]
 800afc0:	f000 fb75 	bl	800b6ae <USBD_CtlError>
    break;
 800afc4:	e000      	b.n	800afc8 <USBD_StdItfReq+0x5c>
    break;
 800afc6:	bf00      	nop
  }
  return USBD_OK;
 800afc8:	2300      	movs	r3, #0
}
 800afca:	4618      	mov	r0, r3
 800afcc:	3710      	adds	r7, #16
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}

0800afd2 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800afd2:	b580      	push	{r7, lr}
 800afd4:	b084      	sub	sp, #16
 800afd6:	af00      	add	r7, sp, #0
 800afd8:	6078      	str	r0, [r7, #4]
 800afda:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 800afdc:	2300      	movs	r3, #0
 800afde:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	889b      	ldrh	r3, [r3, #4]
 800afe4:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	781b      	ldrb	r3, [r3, #0]
 800afea:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800afee:	2b20      	cmp	r3, #32
 800aff0:	d108      	bne.n	800b004 <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800aff8:	689b      	ldr	r3, [r3, #8]
 800affa:	6839      	ldr	r1, [r7, #0]
 800affc:	6878      	ldr	r0, [r7, #4]
 800affe:	4798      	blx	r3
    
    return USBD_OK;
 800b000:	2300      	movs	r3, #0
 800b002:	e0ba      	b.n	800b17a <USBD_StdEPReq+0x1a8>
  }
  
  switch (req->bRequest) 
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	785b      	ldrb	r3, [r3, #1]
 800b008:	2b01      	cmp	r3, #1
 800b00a:	d039      	beq.n	800b080 <USBD_StdEPReq+0xae>
 800b00c:	2b03      	cmp	r3, #3
 800b00e:	d002      	beq.n	800b016 <USBD_StdEPReq+0x44>
 800b010:	2b00      	cmp	r3, #0
 800b012:	d06b      	beq.n	800b0ec <USBD_StdEPReq+0x11a>
      break;
    }
    break;
    
  default:
    break;
 800b014:	e0b0      	b.n	800b178 <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800b01c:	2b02      	cmp	r3, #2
 800b01e:	d002      	beq.n	800b026 <USBD_StdEPReq+0x54>
 800b020:	2b03      	cmp	r3, #3
 800b022:	d00c      	beq.n	800b03e <USBD_StdEPReq+0x6c>
 800b024:	e025      	b.n	800b072 <USBD_StdEPReq+0xa0>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800b026:	7bbb      	ldrb	r3, [r7, #14]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d027      	beq.n	800b07c <USBD_StdEPReq+0xaa>
 800b02c:	7bbb      	ldrb	r3, [r7, #14]
 800b02e:	2b80      	cmp	r3, #128	; 0x80
 800b030:	d024      	beq.n	800b07c <USBD_StdEPReq+0xaa>
        USBD_LL_StallEP(pdev , ep_addr);
 800b032:	7bbb      	ldrb	r3, [r7, #14]
 800b034:	4619      	mov	r1, r3
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f000 fff6 	bl	800c028 <USBD_LL_StallEP>
      break;	
 800b03c:	e01e      	b.n	800b07c <USBD_StdEPReq+0xaa>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	885b      	ldrh	r3, [r3, #2]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d10a      	bne.n	800b05c <USBD_StdEPReq+0x8a>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800b046:	7bbb      	ldrb	r3, [r7, #14]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d007      	beq.n	800b05c <USBD_StdEPReq+0x8a>
 800b04c:	7bbb      	ldrb	r3, [r7, #14]
 800b04e:	2b80      	cmp	r3, #128	; 0x80
 800b050:	d004      	beq.n	800b05c <USBD_StdEPReq+0x8a>
          USBD_LL_StallEP(pdev , ep_addr);
 800b052:	7bbb      	ldrb	r3, [r7, #14]
 800b054:	4619      	mov	r1, r3
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f000 ffe6 	bl	800c028 <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b062:	689b      	ldr	r3, [r3, #8]
 800b064:	6839      	ldr	r1, [r7, #0]
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f000 fbe8 	bl	800b840 <USBD_CtlSendStatus>
      break;
 800b070:	e005      	b.n	800b07e <USBD_StdEPReq+0xac>
      USBD_CtlError(pdev , req);
 800b072:	6839      	ldr	r1, [r7, #0]
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f000 fb1a 	bl	800b6ae <USBD_CtlError>
      break;    
 800b07a:	e000      	b.n	800b07e <USBD_StdEPReq+0xac>
      break;	
 800b07c:	bf00      	nop
    break;
 800b07e:	e07b      	b.n	800b178 <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800b086:	2b02      	cmp	r3, #2
 800b088:	d002      	beq.n	800b090 <USBD_StdEPReq+0xbe>
 800b08a:	2b03      	cmp	r3, #3
 800b08c:	d00c      	beq.n	800b0a8 <USBD_StdEPReq+0xd6>
 800b08e:	e024      	b.n	800b0da <USBD_StdEPReq+0x108>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800b090:	7bbb      	ldrb	r3, [r7, #14]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d026      	beq.n	800b0e4 <USBD_StdEPReq+0x112>
 800b096:	7bbb      	ldrb	r3, [r7, #14]
 800b098:	2b80      	cmp	r3, #128	; 0x80
 800b09a:	d023      	beq.n	800b0e4 <USBD_StdEPReq+0x112>
        USBD_LL_StallEP(pdev , ep_addr);
 800b09c:	7bbb      	ldrb	r3, [r7, #14]
 800b09e:	4619      	mov	r1, r3
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f000 ffc1 	bl	800c028 <USBD_LL_StallEP>
      break;	
 800b0a6:	e01d      	b.n	800b0e4 <USBD_StdEPReq+0x112>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	885b      	ldrh	r3, [r3, #2]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d11b      	bne.n	800b0e8 <USBD_StdEPReq+0x116>
        if ((ep_addr & 0x7F) != 0x00) 
 800b0b0:	7bbb      	ldrb	r3, [r7, #14]
 800b0b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d00b      	beq.n	800b0d2 <USBD_StdEPReq+0x100>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 800b0ba:	7bbb      	ldrb	r3, [r7, #14]
 800b0bc:	4619      	mov	r1, r3
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f000 ffd1 	bl	800c066 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b0ca:	689b      	ldr	r3, [r3, #8]
 800b0cc:	6839      	ldr	r1, [r7, #0]
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f000 fbb4 	bl	800b840 <USBD_CtlSendStatus>
      break;
 800b0d8:	e006      	b.n	800b0e8 <USBD_StdEPReq+0x116>
      USBD_CtlError(pdev , req);
 800b0da:	6839      	ldr	r1, [r7, #0]
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f000 fae6 	bl	800b6ae <USBD_CtlError>
      break;    
 800b0e2:	e002      	b.n	800b0ea <USBD_StdEPReq+0x118>
      break;	
 800b0e4:	bf00      	nop
 800b0e6:	e047      	b.n	800b178 <USBD_StdEPReq+0x1a6>
      break;
 800b0e8:	bf00      	nop
    break;
 800b0ea:	e045      	b.n	800b178 <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800b0f2:	2b02      	cmp	r3, #2
 800b0f4:	d002      	beq.n	800b0fc <USBD_StdEPReq+0x12a>
 800b0f6:	2b03      	cmp	r3, #3
 800b0f8:	d00b      	beq.n	800b112 <USBD_StdEPReq+0x140>
 800b0fa:	e036      	b.n	800b16a <USBD_StdEPReq+0x198>
      if ((ep_addr & 0x7F) != 0x00) 
 800b0fc:	7bbb      	ldrb	r3, [r7, #14]
 800b0fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b102:	2b00      	cmp	r3, #0
 800b104:	d036      	beq.n	800b174 <USBD_StdEPReq+0x1a2>
        USBD_LL_StallEP(pdev , ep_addr);
 800b106:	7bbb      	ldrb	r3, [r7, #14]
 800b108:	4619      	mov	r1, r3
 800b10a:	6878      	ldr	r0, [r7, #4]
 800b10c:	f000 ff8c 	bl	800c028 <USBD_LL_StallEP>
      break;	
 800b110:	e030      	b.n	800b174 <USBD_StdEPReq+0x1a2>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 800b112:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b116:	2b00      	cmp	r3, #0
 800b118:	da08      	bge.n	800b12c <USBD_StdEPReq+0x15a>
 800b11a:	7bbb      	ldrb	r3, [r7, #14]
 800b11c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b120:	3301      	adds	r3, #1
 800b122:	011b      	lsls	r3, r3, #4
 800b124:	687a      	ldr	r2, [r7, #4]
 800b126:	4413      	add	r3, r2
 800b128:	3304      	adds	r3, #4
 800b12a:	e007      	b.n	800b13c <USBD_StdEPReq+0x16a>
                                         &pdev->ep_out[ep_addr & 0x7F];
 800b12c:	7bbb      	ldrb	r3, [r7, #14]
 800b12e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 800b132:	3310      	adds	r3, #16
 800b134:	011b      	lsls	r3, r3, #4
 800b136:	687a      	ldr	r2, [r7, #4]
 800b138:	4413      	add	r3, r2
 800b13a:	3304      	adds	r3, #4
 800b13c:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 800b13e:	7bbb      	ldrb	r3, [r7, #14]
 800b140:	4619      	mov	r1, r3
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	f000 ffae 	bl	800c0a4 <USBD_LL_IsStallEP>
 800b148:	4603      	mov	r3, r0
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d003      	beq.n	800b156 <USBD_StdEPReq+0x184>
        pep->status = 0x0001;     
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	2201      	movs	r2, #1
 800b152:	601a      	str	r2, [r3, #0]
 800b154:	e002      	b.n	800b15c <USBD_StdEPReq+0x18a>
        pep->status = 0x0000;  
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	2200      	movs	r2, #0
 800b15a:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 800b15c:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 800b15e:	2202      	movs	r2, #2
 800b160:	4619      	mov	r1, r3
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f000 fb0e 	bl	800b784 <USBD_CtlSendData>
      break;
 800b168:	e005      	b.n	800b176 <USBD_StdEPReq+0x1a4>
      USBD_CtlError(pdev , req);
 800b16a:	6839      	ldr	r1, [r7, #0]
 800b16c:	6878      	ldr	r0, [r7, #4]
 800b16e:	f000 fa9e 	bl	800b6ae <USBD_CtlError>
      break;
 800b172:	e000      	b.n	800b176 <USBD_StdEPReq+0x1a4>
      break;	
 800b174:	bf00      	nop
    break;
 800b176:	bf00      	nop
  }
  return ret;
 800b178:	7bfb      	ldrb	r3, [r7, #15]
}
 800b17a:	4618      	mov	r0, r3
 800b17c:	3710      	adds	r7, #16
 800b17e:	46bd      	mov	sp, r7
 800b180:	bd80      	pop	{r7, pc}
	...

0800b184 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b084      	sub	sp, #16
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
 800b18c:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	885b      	ldrh	r3, [r3, #2]
 800b192:	0a1b      	lsrs	r3, r3, #8
 800b194:	b29b      	uxth	r3, r3
 800b196:	3b01      	subs	r3, #1
 800b198:	2b06      	cmp	r3, #6
 800b19a:	f200 80c9 	bhi.w	800b330 <USBD_GetDescriptor+0x1ac>
 800b19e:	a201      	add	r2, pc, #4	; (adr r2, 800b1a4 <USBD_GetDescriptor+0x20>)
 800b1a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1a4:	0800b1c1 	.word	0x0800b1c1
 800b1a8:	0800b1d9 	.word	0x0800b1d9
 800b1ac:	0800b219 	.word	0x0800b219
 800b1b0:	0800b331 	.word	0x0800b331
 800b1b4:	0800b331 	.word	0x0800b331
 800b1b8:	0800b2dd 	.word	0x0800b2dd
 800b1bc:	0800b303 	.word	0x0800b303
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	687a      	ldr	r2, [r7, #4]
 800b1ca:	7c12      	ldrb	r2, [r2, #16]
 800b1cc:	f107 010a 	add.w	r1, r7, #10
 800b1d0:	4610      	mov	r0, r2
 800b1d2:	4798      	blx	r3
 800b1d4:	60f8      	str	r0, [r7, #12]
    break;
 800b1d6:	e0b0      	b.n	800b33a <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	7c1b      	ldrb	r3, [r3, #16]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d10d      	bne.n	800b1fc <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b1e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1e8:	f107 020a 	add.w	r2, r7, #10
 800b1ec:	4610      	mov	r0, r2
 800b1ee:	4798      	blx	r3
 800b1f0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	3301      	adds	r3, #1
 800b1f6:	2202      	movs	r2, #2
 800b1f8:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800b1fa:	e09e      	b.n	800b33a <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b204:	f107 020a 	add.w	r2, r7, #10
 800b208:	4610      	mov	r0, r2
 800b20a:	4798      	blx	r3
 800b20c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	3301      	adds	r3, #1
 800b212:	2202      	movs	r2, #2
 800b214:	701a      	strb	r2, [r3, #0]
    break;
 800b216:	e090      	b.n	800b33a <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	885b      	ldrh	r3, [r3, #2]
 800b21c:	b2db      	uxtb	r3, r3
 800b21e:	2b05      	cmp	r3, #5
 800b220:	d856      	bhi.n	800b2d0 <USBD_GetDescriptor+0x14c>
 800b222:	a201      	add	r2, pc, #4	; (adr r2, 800b228 <USBD_GetDescriptor+0xa4>)
 800b224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b228:	0800b241 	.word	0x0800b241
 800b22c:	0800b259 	.word	0x0800b259
 800b230:	0800b271 	.word	0x0800b271
 800b234:	0800b289 	.word	0x0800b289
 800b238:	0800b2a1 	.word	0x0800b2a1
 800b23c:	0800b2b9 	.word	0x0800b2b9
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b246:	685b      	ldr	r3, [r3, #4]
 800b248:	687a      	ldr	r2, [r7, #4]
 800b24a:	7c12      	ldrb	r2, [r2, #16]
 800b24c:	f107 010a 	add.w	r1, r7, #10
 800b250:	4610      	mov	r0, r2
 800b252:	4798      	blx	r3
 800b254:	60f8      	str	r0, [r7, #12]
      break;
 800b256:	e040      	b.n	800b2da <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b25e:	689b      	ldr	r3, [r3, #8]
 800b260:	687a      	ldr	r2, [r7, #4]
 800b262:	7c12      	ldrb	r2, [r2, #16]
 800b264:	f107 010a 	add.w	r1, r7, #10
 800b268:	4610      	mov	r0, r2
 800b26a:	4798      	blx	r3
 800b26c:	60f8      	str	r0, [r7, #12]
      break;
 800b26e:	e034      	b.n	800b2da <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b276:	68db      	ldr	r3, [r3, #12]
 800b278:	687a      	ldr	r2, [r7, #4]
 800b27a:	7c12      	ldrb	r2, [r2, #16]
 800b27c:	f107 010a 	add.w	r1, r7, #10
 800b280:	4610      	mov	r0, r2
 800b282:	4798      	blx	r3
 800b284:	60f8      	str	r0, [r7, #12]
      break;
 800b286:	e028      	b.n	800b2da <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b28e:	691b      	ldr	r3, [r3, #16]
 800b290:	687a      	ldr	r2, [r7, #4]
 800b292:	7c12      	ldrb	r2, [r2, #16]
 800b294:	f107 010a 	add.w	r1, r7, #10
 800b298:	4610      	mov	r0, r2
 800b29a:	4798      	blx	r3
 800b29c:	60f8      	str	r0, [r7, #12]
      break;
 800b29e:	e01c      	b.n	800b2da <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b2a6:	695b      	ldr	r3, [r3, #20]
 800b2a8:	687a      	ldr	r2, [r7, #4]
 800b2aa:	7c12      	ldrb	r2, [r2, #16]
 800b2ac:	f107 010a 	add.w	r1, r7, #10
 800b2b0:	4610      	mov	r0, r2
 800b2b2:	4798      	blx	r3
 800b2b4:	60f8      	str	r0, [r7, #12]
      break;
 800b2b6:	e010      	b.n	800b2da <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b2be:	699b      	ldr	r3, [r3, #24]
 800b2c0:	687a      	ldr	r2, [r7, #4]
 800b2c2:	7c12      	ldrb	r2, [r2, #16]
 800b2c4:	f107 010a 	add.w	r1, r7, #10
 800b2c8:	4610      	mov	r0, r2
 800b2ca:	4798      	blx	r3
 800b2cc:	60f8      	str	r0, [r7, #12]
      break;
 800b2ce:	e004      	b.n	800b2da <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 800b2d0:	6839      	ldr	r1, [r7, #0]
 800b2d2:	6878      	ldr	r0, [r7, #4]
 800b2d4:	f000 f9eb 	bl	800b6ae <USBD_CtlError>
      return;
 800b2d8:	e044      	b.n	800b364 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 800b2da:	e02e      	b.n	800b33a <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	7c1b      	ldrb	r3, [r3, #16]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d109      	bne.n	800b2f8 <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b2ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2ec:	f107 020a 	add.w	r2, r7, #10
 800b2f0:	4610      	mov	r0, r2
 800b2f2:	4798      	blx	r3
 800b2f4:	60f8      	str	r0, [r7, #12]
      break;
 800b2f6:	e020      	b.n	800b33a <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800b2f8:	6839      	ldr	r1, [r7, #0]
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 f9d7 	bl	800b6ae <USBD_CtlError>
      return;
 800b300:	e030      	b.n	800b364 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	7c1b      	ldrb	r3, [r3, #16]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d10d      	bne.n	800b326 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b312:	f107 020a 	add.w	r2, r7, #10
 800b316:	4610      	mov	r0, r2
 800b318:	4798      	blx	r3
 800b31a:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	3301      	adds	r3, #1
 800b320:	2207      	movs	r2, #7
 800b322:	701a      	strb	r2, [r3, #0]
      break; 
 800b324:	e009      	b.n	800b33a <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800b326:	6839      	ldr	r1, [r7, #0]
 800b328:	6878      	ldr	r0, [r7, #4]
 800b32a:	f000 f9c0 	bl	800b6ae <USBD_CtlError>
      return;
 800b32e:	e019      	b.n	800b364 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 800b330:	6839      	ldr	r1, [r7, #0]
 800b332:	6878      	ldr	r0, [r7, #4]
 800b334:	f000 f9bb 	bl	800b6ae <USBD_CtlError>
    return;
 800b338:	e014      	b.n	800b364 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 800b33a:	897b      	ldrh	r3, [r7, #10]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d011      	beq.n	800b364 <USBD_GetDescriptor+0x1e0>
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	88db      	ldrh	r3, [r3, #6]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d00d      	beq.n	800b364 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	88da      	ldrh	r2, [r3, #6]
 800b34c:	897b      	ldrh	r3, [r7, #10]
 800b34e:	4293      	cmp	r3, r2
 800b350:	bf28      	it	cs
 800b352:	4613      	movcs	r3, r2
 800b354:	b29b      	uxth	r3, r3
 800b356:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 800b358:	897b      	ldrh	r3, [r7, #10]
 800b35a:	461a      	mov	r2, r3
 800b35c:	68f9      	ldr	r1, [r7, #12]
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f000 fa10 	bl	800b784 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 800b364:	3710      	adds	r7, #16
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}
 800b36a:	bf00      	nop

0800b36c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b084      	sub	sp, #16
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]
 800b374:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	889b      	ldrh	r3, [r3, #4]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d12c      	bne.n	800b3d8 <USBD_SetAddress+0x6c>
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	88db      	ldrh	r3, [r3, #6]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d128      	bne.n	800b3d8 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	885b      	ldrh	r3, [r3, #2]
 800b38a:	b2db      	uxtb	r3, r3
 800b38c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b390:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800b398:	2b03      	cmp	r3, #3
 800b39a:	d104      	bne.n	800b3a6 <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 800b39c:	6839      	ldr	r1, [r7, #0]
 800b39e:	6878      	ldr	r0, [r7, #4]
 800b3a0:	f000 f985 	bl	800b6ae <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800b3a4:	e01c      	b.n	800b3e0 <USBD_SetAddress+0x74>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	7bfa      	ldrb	r2, [r7, #15]
 800b3aa:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 800b3ae:	7bfb      	ldrb	r3, [r7, #15]
 800b3b0:	4619      	mov	r1, r3
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f000 fe9b 	bl	800c0ee <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f000 fa41 	bl	800b840 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 800b3be:	7bfb      	ldrb	r3, [r7, #15]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d004      	beq.n	800b3ce <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	2202      	movs	r2, #2
 800b3c8:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800b3cc:	e008      	b.n	800b3e0 <USBD_SetAddress+0x74>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2201      	movs	r2, #1
 800b3d2:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800b3d6:	e003      	b.n	800b3e0 <USBD_SetAddress+0x74>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 800b3d8:	6839      	ldr	r1, [r7, #0]
 800b3da:	6878      	ldr	r0, [r7, #4]
 800b3dc:	f000 f967 	bl	800b6ae <USBD_CtlError>
  } 
}
 800b3e0:	bf00      	nop
 800b3e2:	3710      	adds	r7, #16
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	bd80      	pop	{r7, pc}

0800b3e8 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b082      	sub	sp, #8
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
 800b3f0:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	885b      	ldrh	r3, [r3, #2]
 800b3f6:	b2da      	uxtb	r2, r3
 800b3f8:	4b3e      	ldr	r3, [pc, #248]	; (800b4f4 <USBD_SetConfig+0x10c>)
 800b3fa:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 800b3fc:	4b3d      	ldr	r3, [pc, #244]	; (800b4f4 <USBD_SetConfig+0x10c>)
 800b3fe:	781b      	ldrb	r3, [r3, #0]
 800b400:	2b01      	cmp	r3, #1
 800b402:	d904      	bls.n	800b40e <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 800b404:	6839      	ldr	r1, [r7, #0]
 800b406:	6878      	ldr	r0, [r7, #4]
 800b408:	f000 f951 	bl	800b6ae <USBD_CtlError>
 800b40c:	e06f      	b.n	800b4ee <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800b414:	2b02      	cmp	r3, #2
 800b416:	d002      	beq.n	800b41e <USBD_SetConfig+0x36>
 800b418:	2b03      	cmp	r3, #3
 800b41a:	d023      	beq.n	800b464 <USBD_SetConfig+0x7c>
 800b41c:	e062      	b.n	800b4e4 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 800b41e:	4b35      	ldr	r3, [pc, #212]	; (800b4f4 <USBD_SetConfig+0x10c>)
 800b420:	781b      	ldrb	r3, [r3, #0]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d01a      	beq.n	800b45c <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 800b426:	4b33      	ldr	r3, [pc, #204]	; (800b4f4 <USBD_SetConfig+0x10c>)
 800b428:	781b      	ldrb	r3, [r3, #0]
 800b42a:	461a      	mov	r2, r3
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2203      	movs	r2, #3
 800b434:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 800b438:	4b2e      	ldr	r3, [pc, #184]	; (800b4f4 <USBD_SetConfig+0x10c>)
 800b43a:	781b      	ldrb	r3, [r3, #0]
 800b43c:	4619      	mov	r1, r3
 800b43e:	6878      	ldr	r0, [r7, #4]
 800b440:	f7ff fb62 	bl	800ab08 <USBD_SetClassConfig>
 800b444:	4603      	mov	r3, r0
 800b446:	2b02      	cmp	r3, #2
 800b448:	d104      	bne.n	800b454 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 800b44a:	6839      	ldr	r1, [r7, #0]
 800b44c:	6878      	ldr	r0, [r7, #4]
 800b44e:	f000 f92e 	bl	800b6ae <USBD_CtlError>
          return;
 800b452:	e04c      	b.n	800b4ee <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 800b454:	6878      	ldr	r0, [r7, #4]
 800b456:	f000 f9f3 	bl	800b840 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 800b45a:	e048      	b.n	800b4ee <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 800b45c:	6878      	ldr	r0, [r7, #4]
 800b45e:	f000 f9ef 	bl	800b840 <USBD_CtlSendStatus>
      break;
 800b462:	e044      	b.n	800b4ee <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 800b464:	4b23      	ldr	r3, [pc, #140]	; (800b4f4 <USBD_SetConfig+0x10c>)
 800b466:	781b      	ldrb	r3, [r3, #0]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d112      	bne.n	800b492 <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2202      	movs	r2, #2
 800b470:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 800b474:	4b1f      	ldr	r3, [pc, #124]	; (800b4f4 <USBD_SetConfig+0x10c>)
 800b476:	781b      	ldrb	r3, [r3, #0]
 800b478:	461a      	mov	r2, r3
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 800b47e:	4b1d      	ldr	r3, [pc, #116]	; (800b4f4 <USBD_SetConfig+0x10c>)
 800b480:	781b      	ldrb	r3, [r3, #0]
 800b482:	4619      	mov	r1, r3
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f7ff fb5e 	bl	800ab46 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f000 f9d8 	bl	800b840 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800b490:	e02d      	b.n	800b4ee <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 800b492:	4b18      	ldr	r3, [pc, #96]	; (800b4f4 <USBD_SetConfig+0x10c>)
 800b494:	781b      	ldrb	r3, [r3, #0]
 800b496:	461a      	mov	r2, r3
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	685b      	ldr	r3, [r3, #4]
 800b49c:	429a      	cmp	r2, r3
 800b49e:	d01d      	beq.n	800b4dc <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	685b      	ldr	r3, [r3, #4]
 800b4a4:	b2db      	uxtb	r3, r3
 800b4a6:	4619      	mov	r1, r3
 800b4a8:	6878      	ldr	r0, [r7, #4]
 800b4aa:	f7ff fb4c 	bl	800ab46 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b4ae:	4b11      	ldr	r3, [pc, #68]	; (800b4f4 <USBD_SetConfig+0x10c>)
 800b4b0:	781b      	ldrb	r3, [r3, #0]
 800b4b2:	461a      	mov	r2, r3
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 800b4b8:	4b0e      	ldr	r3, [pc, #56]	; (800b4f4 <USBD_SetConfig+0x10c>)
 800b4ba:	781b      	ldrb	r3, [r3, #0]
 800b4bc:	4619      	mov	r1, r3
 800b4be:	6878      	ldr	r0, [r7, #4]
 800b4c0:	f7ff fb22 	bl	800ab08 <USBD_SetClassConfig>
 800b4c4:	4603      	mov	r3, r0
 800b4c6:	2b02      	cmp	r3, #2
 800b4c8:	d104      	bne.n	800b4d4 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 800b4ca:	6839      	ldr	r1, [r7, #0]
 800b4cc:	6878      	ldr	r0, [r7, #4]
 800b4ce:	f000 f8ee 	bl	800b6ae <USBD_CtlError>
          return;
 800b4d2:	e00c      	b.n	800b4ee <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 800b4d4:	6878      	ldr	r0, [r7, #4]
 800b4d6:	f000 f9b3 	bl	800b840 <USBD_CtlSendStatus>
      break;
 800b4da:	e008      	b.n	800b4ee <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 800b4dc:	6878      	ldr	r0, [r7, #4]
 800b4de:	f000 f9af 	bl	800b840 <USBD_CtlSendStatus>
      break;
 800b4e2:	e004      	b.n	800b4ee <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 800b4e4:	6839      	ldr	r1, [r7, #0]
 800b4e6:	6878      	ldr	r0, [r7, #4]
 800b4e8:	f000 f8e1 	bl	800b6ae <USBD_CtlError>
      break;
 800b4ec:	bf00      	nop
    }
  }
}
 800b4ee:	3708      	adds	r7, #8
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	bd80      	pop	{r7, pc}
 800b4f4:	20000ae5 	.word	0x20000ae5

0800b4f8 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b082      	sub	sp, #8
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
 800b500:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	88db      	ldrh	r3, [r3, #6]
 800b506:	2b01      	cmp	r3, #1
 800b508:	d004      	beq.n	800b514 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 800b50a:	6839      	ldr	r1, [r7, #0]
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f000 f8ce 	bl	800b6ae <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800b512:	e01f      	b.n	800b554 <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800b51a:	2b02      	cmp	r3, #2
 800b51c:	d002      	beq.n	800b524 <USBD_GetConfig+0x2c>
 800b51e:	2b03      	cmp	r3, #3
 800b520:	d00b      	beq.n	800b53a <USBD_GetConfig+0x42>
 800b522:	e012      	b.n	800b54a <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	2200      	movs	r2, #0
 800b528:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 800b52e:	2201      	movs	r2, #1
 800b530:	4619      	mov	r1, r3
 800b532:	6878      	ldr	r0, [r7, #4]
 800b534:	f000 f926 	bl	800b784 <USBD_CtlSendData>
      break;
 800b538:	e00c      	b.n	800b554 <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 800b53e:	2201      	movs	r2, #1
 800b540:	4619      	mov	r1, r3
 800b542:	6878      	ldr	r0, [r7, #4]
 800b544:	f000 f91e 	bl	800b784 <USBD_CtlSendData>
      break;
 800b548:	e004      	b.n	800b554 <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 800b54a:	6839      	ldr	r1, [r7, #0]
 800b54c:	6878      	ldr	r0, [r7, #4]
 800b54e:	f000 f8ae 	bl	800b6ae <USBD_CtlError>
      break;
 800b552:	bf00      	nop
}
 800b554:	bf00      	nop
 800b556:	3708      	adds	r7, #8
 800b558:	46bd      	mov	sp, r7
 800b55a:	bd80      	pop	{r7, pc}

0800b55c <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b082      	sub	sp, #8
 800b560:	af00      	add	r7, sp, #0
 800b562:	6078      	str	r0, [r7, #4]
 800b564:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800b56c:	3b02      	subs	r3, #2
 800b56e:	2b01      	cmp	r3, #1
 800b570:	d815      	bhi.n	800b59e <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2201      	movs	r2, #1
 800b576:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d005      	beq.n	800b58e <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	68db      	ldr	r3, [r3, #12]
 800b586:	f043 0202 	orr.w	r2, r3, #2
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 800b592:	2202      	movs	r2, #2
 800b594:	4619      	mov	r1, r3
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f000 f8f4 	bl	800b784 <USBD_CtlSendData>
                      2);
    break;
 800b59c:	e004      	b.n	800b5a8 <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 800b59e:	6839      	ldr	r1, [r7, #0]
 800b5a0:	6878      	ldr	r0, [r7, #4]
 800b5a2:	f000 f884 	bl	800b6ae <USBD_CtlError>
    break;
 800b5a6:	bf00      	nop
  }
}
 800b5a8:	bf00      	nop
 800b5aa:	3708      	adds	r7, #8
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}

0800b5b0 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b082      	sub	sp, #8
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
 800b5b8:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	885b      	ldrh	r3, [r3, #2]
 800b5be:	2b01      	cmp	r3, #1
 800b5c0:	d10d      	bne.n	800b5de <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	2201      	movs	r2, #1
 800b5c6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b5d0:	689b      	ldr	r3, [r3, #8]
 800b5d2:	6839      	ldr	r1, [r7, #0]
 800b5d4:	6878      	ldr	r0, [r7, #4]
 800b5d6:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f000 f931 	bl	800b840 <USBD_CtlSendStatus>
  }

}
 800b5de:	bf00      	nop
 800b5e0:	3708      	adds	r7, #8
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}

0800b5e6 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 800b5e6:	b580      	push	{r7, lr}
 800b5e8:	b082      	sub	sp, #8
 800b5ea:	af00      	add	r7, sp, #0
 800b5ec:	6078      	str	r0, [r7, #4]
 800b5ee:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800b5f6:	3b02      	subs	r3, #2
 800b5f8:	2b01      	cmp	r3, #1
 800b5fa:	d812      	bhi.n	800b622 <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 800b5fc:	683b      	ldr	r3, [r7, #0]
 800b5fe:	885b      	ldrh	r3, [r3, #2]
 800b600:	2b01      	cmp	r3, #1
 800b602:	d113      	bne.n	800b62c <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	2200      	movs	r2, #0
 800b608:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b612:	689b      	ldr	r3, [r3, #8]
 800b614:	6839      	ldr	r1, [r7, #0]
 800b616:	6878      	ldr	r0, [r7, #4]
 800b618:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 800b61a:	6878      	ldr	r0, [r7, #4]
 800b61c:	f000 f910 	bl	800b840 <USBD_CtlSendStatus>
    }
    break;
 800b620:	e004      	b.n	800b62c <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 800b622:	6839      	ldr	r1, [r7, #0]
 800b624:	6878      	ldr	r0, [r7, #4]
 800b626:	f000 f842 	bl	800b6ae <USBD_CtlError>
    break;
 800b62a:	e000      	b.n	800b62e <USBD_ClrFeature+0x48>
    break;
 800b62c:	bf00      	nop
  }
}
 800b62e:	bf00      	nop
 800b630:	3708      	adds	r7, #8
 800b632:	46bd      	mov	sp, r7
 800b634:	bd80      	pop	{r7, pc}

0800b636 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b636:	b480      	push	{r7}
 800b638:	b083      	sub	sp, #12
 800b63a:	af00      	add	r7, sp, #0
 800b63c:	6078      	str	r0, [r7, #4]
 800b63e:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	781a      	ldrb	r2, [r3, #0]
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	785a      	ldrb	r2, [r3, #1]
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	3302      	adds	r3, #2
 800b654:	781b      	ldrb	r3, [r3, #0]
 800b656:	b29a      	uxth	r2, r3
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	3303      	adds	r3, #3
 800b65c:	781b      	ldrb	r3, [r3, #0]
 800b65e:	b29b      	uxth	r3, r3
 800b660:	021b      	lsls	r3, r3, #8
 800b662:	b29b      	uxth	r3, r3
 800b664:	4413      	add	r3, r2
 800b666:	b29a      	uxth	r2, r3
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	3304      	adds	r3, #4
 800b670:	781b      	ldrb	r3, [r3, #0]
 800b672:	b29a      	uxth	r2, r3
 800b674:	683b      	ldr	r3, [r7, #0]
 800b676:	3305      	adds	r3, #5
 800b678:	781b      	ldrb	r3, [r3, #0]
 800b67a:	b29b      	uxth	r3, r3
 800b67c:	021b      	lsls	r3, r3, #8
 800b67e:	b29b      	uxth	r3, r3
 800b680:	4413      	add	r3, r2
 800b682:	b29a      	uxth	r2, r3
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	3306      	adds	r3, #6
 800b68c:	781b      	ldrb	r3, [r3, #0]
 800b68e:	b29a      	uxth	r2, r3
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	3307      	adds	r3, #7
 800b694:	781b      	ldrb	r3, [r3, #0]
 800b696:	b29b      	uxth	r3, r3
 800b698:	021b      	lsls	r3, r3, #8
 800b69a:	b29b      	uxth	r3, r3
 800b69c:	4413      	add	r3, r2
 800b69e:	b29a      	uxth	r2, r3
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	80da      	strh	r2, [r3, #6]

}
 800b6a4:	bf00      	nop
 800b6a6:	370c      	adds	r7, #12
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bc80      	pop	{r7}
 800b6ac:	4770      	bx	lr

0800b6ae <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800b6ae:	b580      	push	{r7, lr}
 800b6b0:	b082      	sub	sp, #8
 800b6b2:	af00      	add	r7, sp, #0
 800b6b4:	6078      	str	r0, [r7, #4]
 800b6b6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 800b6b8:	2180      	movs	r1, #128	; 0x80
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f000 fcb4 	bl	800c028 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 800b6c0:	2100      	movs	r1, #0
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	f000 fcb0 	bl	800c028 <USBD_LL_StallEP>
}
 800b6c8:	bf00      	nop
 800b6ca:	3708      	adds	r7, #8
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}

0800b6d0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b086      	sub	sp, #24
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	60f8      	str	r0, [r7, #12]
 800b6d8:	60b9      	str	r1, [r7, #8]
 800b6da:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 800b6dc:	2300      	movs	r3, #0
 800b6de:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d033      	beq.n	800b74e <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 800b6e6:	68f8      	ldr	r0, [r7, #12]
 800b6e8:	f000 f835 	bl	800b756 <USBD_GetLen>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	3301      	adds	r3, #1
 800b6f0:	b29b      	uxth	r3, r3
 800b6f2:	005b      	lsls	r3, r3, #1
 800b6f4:	b29a      	uxth	r2, r3
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	881a      	ldrh	r2, [r3, #0]
 800b6fe:	7dfb      	ldrb	r3, [r7, #23]
 800b700:	1c59      	adds	r1, r3, #1
 800b702:	75f9      	strb	r1, [r7, #23]
 800b704:	4619      	mov	r1, r3
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	440b      	add	r3, r1
 800b70a:	b2d2      	uxtb	r2, r2
 800b70c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 800b70e:	7dfb      	ldrb	r3, [r7, #23]
 800b710:	1c5a      	adds	r2, r3, #1
 800b712:	75fa      	strb	r2, [r7, #23]
 800b714:	461a      	mov	r2, r3
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	4413      	add	r3, r2
 800b71a:	2203      	movs	r2, #3
 800b71c:	701a      	strb	r2, [r3, #0]
    
    while (*desc != '\0') 
 800b71e:	e012      	b.n	800b746 <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	1c5a      	adds	r2, r3, #1
 800b724:	60fa      	str	r2, [r7, #12]
 800b726:	7dfa      	ldrb	r2, [r7, #23]
 800b728:	1c51      	adds	r1, r2, #1
 800b72a:	75f9      	strb	r1, [r7, #23]
 800b72c:	4611      	mov	r1, r2
 800b72e:	68ba      	ldr	r2, [r7, #8]
 800b730:	440a      	add	r2, r1
 800b732:	781b      	ldrb	r3, [r3, #0]
 800b734:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 800b736:	7dfb      	ldrb	r3, [r7, #23]
 800b738:	1c5a      	adds	r2, r3, #1
 800b73a:	75fa      	strb	r2, [r7, #23]
 800b73c:	461a      	mov	r2, r3
 800b73e:	68bb      	ldr	r3, [r7, #8]
 800b740:	4413      	add	r3, r2
 800b742:	2200      	movs	r2, #0
 800b744:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0') 
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	781b      	ldrb	r3, [r3, #0]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d1e8      	bne.n	800b720 <USBD_GetString+0x50>
    }
  } 
}
 800b74e:	bf00      	nop
 800b750:	3718      	adds	r7, #24
 800b752:	46bd      	mov	sp, r7
 800b754:	bd80      	pop	{r7, pc}

0800b756 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b756:	b480      	push	{r7}
 800b758:	b085      	sub	sp, #20
 800b75a:	af00      	add	r7, sp, #0
 800b75c:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 800b75e:	2300      	movs	r3, #0
 800b760:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0') 
 800b762:	e005      	b.n	800b770 <USBD_GetLen+0x1a>
    {
        len++;
 800b764:	7bfb      	ldrb	r3, [r7, #15]
 800b766:	3301      	adds	r3, #1
 800b768:	73fb      	strb	r3, [r7, #15]
        buf++;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	3301      	adds	r3, #1
 800b76e:	607b      	str	r3, [r7, #4]
    while (*buf != '\0') 
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	781b      	ldrb	r3, [r3, #0]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d1f5      	bne.n	800b764 <USBD_GetLen+0xe>
    }

    return len;
 800b778:	7bfb      	ldrb	r3, [r7, #15]
}
 800b77a:	4618      	mov	r0, r3
 800b77c:	3714      	adds	r7, #20
 800b77e:	46bd      	mov	sp, r7
 800b780:	bc80      	pop	{r7}
 800b782:	4770      	bx	lr

0800b784 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b084      	sub	sp, #16
 800b788:	af00      	add	r7, sp, #0
 800b78a:	60f8      	str	r0, [r7, #12]
 800b78c:	60b9      	str	r1, [r7, #8]
 800b78e:	4613      	mov	r3, r2
 800b790:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	2202      	movs	r2, #2
 800b796:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 800b79a:	88fa      	ldrh	r2, [r7, #6]
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 800b7a0:	88fa      	ldrh	r2, [r7, #6]
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 800b7a6:	88fb      	ldrh	r3, [r7, #6]
 800b7a8:	68ba      	ldr	r2, [r7, #8]
 800b7aa:	2100      	movs	r1, #0
 800b7ac:	68f8      	ldr	r0, [r7, #12]
 800b7ae:	f000 fcbd 	bl	800c12c <USBD_LL_Transmit>
  
  return USBD_OK;
 800b7b2:	2300      	movs	r3, #0
}
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	3710      	adds	r7, #16
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	bd80      	pop	{r7, pc}

0800b7bc <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b084      	sub	sp, #16
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	60f8      	str	r0, [r7, #12]
 800b7c4:	60b9      	str	r1, [r7, #8]
 800b7c6:	4613      	mov	r3, r2
 800b7c8:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 800b7ca:	88fb      	ldrh	r3, [r7, #6]
 800b7cc:	68ba      	ldr	r2, [r7, #8]
 800b7ce:	2100      	movs	r1, #0
 800b7d0:	68f8      	ldr	r0, [r7, #12]
 800b7d2:	f000 fcab 	bl	800c12c <USBD_LL_Transmit>
  
  return USBD_OK;
 800b7d6:	2300      	movs	r3, #0
}
 800b7d8:	4618      	mov	r0, r3
 800b7da:	3710      	adds	r7, #16
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bd80      	pop	{r7, pc}

0800b7e0 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b084      	sub	sp, #16
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	60f8      	str	r0, [r7, #12]
 800b7e8:	60b9      	str	r1, [r7, #8]
 800b7ea:	4613      	mov	r3, r2
 800b7ec:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	2203      	movs	r2, #3
 800b7f2:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 800b7f6:	88fa      	ldrh	r2, [r7, #6]
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
 800b7fe:	88fa      	ldrh	r2, [r7, #6]
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 800b806:	88fb      	ldrh	r3, [r7, #6]
 800b808:	68ba      	ldr	r2, [r7, #8]
 800b80a:	2100      	movs	r1, #0
 800b80c:	68f8      	ldr	r0, [r7, #12]
 800b80e:	f000 fcb0 	bl	800c172 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
 800b812:	2300      	movs	r3, #0
}
 800b814:	4618      	mov	r0, r3
 800b816:	3710      	adds	r7, #16
 800b818:	46bd      	mov	sp, r7
 800b81a:	bd80      	pop	{r7, pc}

0800b81c <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b084      	sub	sp, #16
 800b820:	af00      	add	r7, sp, #0
 800b822:	60f8      	str	r0, [r7, #12]
 800b824:	60b9      	str	r1, [r7, #8]
 800b826:	4613      	mov	r3, r2
 800b828:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 800b82a:	88fb      	ldrh	r3, [r7, #6]
 800b82c:	68ba      	ldr	r2, [r7, #8]
 800b82e:	2100      	movs	r1, #0
 800b830:	68f8      	ldr	r0, [r7, #12]
 800b832:	f000 fc9e 	bl	800c172 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 800b836:	2300      	movs	r3, #0
}
 800b838:	4618      	mov	r0, r3
 800b83a:	3710      	adds	r7, #16
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd80      	pop	{r7, pc}

0800b840 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b082      	sub	sp, #8
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2204      	movs	r2, #4
 800b84c:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 800b850:	2300      	movs	r3, #0
 800b852:	2200      	movs	r2, #0
 800b854:	2100      	movs	r1, #0
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f000 fc68 	bl	800c12c <USBD_LL_Transmit>
  
  return USBD_OK;
 800b85c:	2300      	movs	r3, #0
}
 800b85e:	4618      	mov	r0, r3
 800b860:	3708      	adds	r7, #8
 800b862:	46bd      	mov	sp, r7
 800b864:	bd80      	pop	{r7, pc}

0800b866 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 800b866:	b580      	push	{r7, lr}
 800b868:	b082      	sub	sp, #8
 800b86a:	af00      	add	r7, sp, #0
 800b86c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	2205      	movs	r2, #5
 800b872:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 800b876:	2300      	movs	r3, #0
 800b878:	2200      	movs	r2, #0
 800b87a:	2100      	movs	r1, #0
 800b87c:	6878      	ldr	r0, [r7, #4]
 800b87e:	f000 fc78 	bl	800c172 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 800b882:	2300      	movs	r3, #0
}
 800b884:	4618      	mov	r0, r3
 800b886:	3708      	adds	r7, #8
 800b888:	46bd      	mov	sp, r7
 800b88a:	bd80      	pop	{r7, pc}

0800b88c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b890:	2200      	movs	r2, #0
 800b892:	4912      	ldr	r1, [pc, #72]	; (800b8dc <MX_USB_DEVICE_Init+0x50>)
 800b894:	4812      	ldr	r0, [pc, #72]	; (800b8e0 <MX_USB_DEVICE_Init+0x54>)
 800b896:	f7ff f8dd 	bl	800aa54 <USBD_Init>
 800b89a:	4603      	mov	r3, r0
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d001      	beq.n	800b8a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b8a0:	f7f9 fdde 	bl	8005460 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b8a4:	490f      	ldr	r1, [pc, #60]	; (800b8e4 <MX_USB_DEVICE_Init+0x58>)
 800b8a6:	480e      	ldr	r0, [pc, #56]	; (800b8e0 <MX_USB_DEVICE_Init+0x54>)
 800b8a8:	f7ff f8ff 	bl	800aaaa <USBD_RegisterClass>
 800b8ac:	4603      	mov	r3, r0
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d001      	beq.n	800b8b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b8b2:	f7f9 fdd5 	bl	8005460 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b8b6:	490c      	ldr	r1, [pc, #48]	; (800b8e8 <MX_USB_DEVICE_Init+0x5c>)
 800b8b8:	4809      	ldr	r0, [pc, #36]	; (800b8e0 <MX_USB_DEVICE_Init+0x54>)
 800b8ba:	f7ff f85f 	bl	800a97c <USBD_CDC_RegisterInterface>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d001      	beq.n	800b8c8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b8c4:	f7f9 fdcc 	bl	8005460 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b8c8:	4805      	ldr	r0, [pc, #20]	; (800b8e0 <MX_USB_DEVICE_Init+0x54>)
 800b8ca:	f7ff f907 	bl	800aadc <USBD_Start>
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d001      	beq.n	800b8d8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b8d4:	f7f9 fdc4 	bl	8005460 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b8d8:	bf00      	nop
 800b8da:	bd80      	pop	{r7, pc}
 800b8dc:	20000150 	.word	0x20000150
 800b8e0:	20000db0 	.word	0x20000db0
 800b8e4:	20000038 	.word	0x20000038
 800b8e8:	20000140 	.word	0x20000140

0800b8ec <cdcAvailable>:
uint32_t rx_len = 512;
uint8_t rx_buf[512];
bool    rx_full = false;

uint32_t cdcAvailable(void)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	b083      	sub	sp, #12
 800b8f0:	af00      	add	r7, sp, #0
  uint32_t ret;

  ret = (rx_in - rx_out) % rx_len;
 800b8f2:	4b09      	ldr	r3, [pc, #36]	; (800b918 <cdcAvailable+0x2c>)
 800b8f4:	681a      	ldr	r2, [r3, #0]
 800b8f6:	4b09      	ldr	r3, [pc, #36]	; (800b91c <cdcAvailable+0x30>)
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	1ad3      	subs	r3, r2, r3
 800b8fc:	4a08      	ldr	r2, [pc, #32]	; (800b920 <cdcAvailable+0x34>)
 800b8fe:	6812      	ldr	r2, [r2, #0]
 800b900:	fbb3 f1f2 	udiv	r1, r3, r2
 800b904:	fb02 f201 	mul.w	r2, r2, r1
 800b908:	1a9b      	subs	r3, r3, r2
 800b90a:	607b      	str	r3, [r7, #4]

  return ret;
 800b90c:	687b      	ldr	r3, [r7, #4]
}
 800b90e:	4618      	mov	r0, r3
 800b910:	370c      	adds	r7, #12
 800b912:	46bd      	mov	sp, r7
 800b914:	bc80      	pop	{r7}
 800b916:	4770      	bx	lr
 800b918:	20000ae8 	.word	0x20000ae8
 800b91c:	20000aec 	.word	0x20000aec
 800b920:	2000013c 	.word	0x2000013c

0800b924 <cdcDataIn>:

  return ret;
}

void cdcDataIn(uint8_t rx_data)
{
 800b924:	b480      	push	{r7}
 800b926:	b085      	sub	sp, #20
 800b928:	af00      	add	r7, sp, #0
 800b92a:	4603      	mov	r3, r0
 800b92c:	71fb      	strb	r3, [r7, #7]
  uint32_t next_rx_in;

  rx_buf[rx_in] = rx_data;    // overwrite
 800b92e:	4b0e      	ldr	r3, [pc, #56]	; (800b968 <cdcDataIn+0x44>)
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	490e      	ldr	r1, [pc, #56]	; (800b96c <cdcDataIn+0x48>)
 800b934:	79fa      	ldrb	r2, [r7, #7]
 800b936:	54ca      	strb	r2, [r1, r3]

  next_rx_in = (rx_in + 1) % rx_len;
 800b938:	4b0b      	ldr	r3, [pc, #44]	; (800b968 <cdcDataIn+0x44>)
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	3301      	adds	r3, #1
 800b93e:	4a0c      	ldr	r2, [pc, #48]	; (800b970 <cdcDataIn+0x4c>)
 800b940:	6812      	ldr	r2, [r2, #0]
 800b942:	fbb3 f1f2 	udiv	r1, r3, r2
 800b946:	fb02 f201 	mul.w	r2, r2, r1
 800b94a:	1a9b      	subs	r3, r3, r2
 800b94c:	60fb      	str	r3, [r7, #12]

  if(next_rx_in != rx_out)
 800b94e:	4b09      	ldr	r3, [pc, #36]	; (800b974 <cdcDataIn+0x50>)
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	68fa      	ldr	r2, [r7, #12]
 800b954:	429a      	cmp	r2, r3
 800b956:	d002      	beq.n	800b95e <cdcDataIn+0x3a>
  {
    rx_in = next_rx_in;
 800b958:	4a03      	ldr	r2, [pc, #12]	; (800b968 <cdcDataIn+0x44>)
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	6013      	str	r3, [r2, #0]
  }
}
 800b95e:	bf00      	nop
 800b960:	3714      	adds	r7, #20
 800b962:	46bd      	mov	sp, r7
 800b964:	bc80      	pop	{r7}
 800b966:	4770      	bx	lr
 800b968:	20000ae8 	.word	0x20000ae8
 800b96c:	200017a4 	.word	0x200017a4
 800b970:	2000013c 	.word	0x2000013c
 800b974:	20000aec 	.word	0x20000aec

0800b978 <USB_CDC_SOF>:
{
  return LineCoding.bitrate;
}

uint8_t USB_CDC_SOF(struct _USBD_HandleTypeDef *pdev)
{
 800b978:	b590      	push	{r4, r7, lr}
 800b97a:	b085      	sub	sp, #20
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]

  if(rx_full == true)
 800b980:	4b0c      	ldr	r3, [pc, #48]	; (800b9b4 <USB_CDC_SOF+0x3c>)
 800b982:	781b      	ldrb	r3, [r3, #0]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d010      	beq.n	800b9aa <USB_CDC_SOF+0x32>
  {
    uint32_t buf_len;

    /* amount of empty space in receive buffer */
    buf_len = (rx_len - cdcAvailable()) - 1;
 800b988:	4b0b      	ldr	r3, [pc, #44]	; (800b9b8 <USB_CDC_SOF+0x40>)
 800b98a:	681c      	ldr	r4, [r3, #0]
 800b98c:	f7ff ffae 	bl	800b8ec <cdcAvailable>
 800b990:	4603      	mov	r3, r0
 800b992:	1ae3      	subs	r3, r4, r3
 800b994:	3b01      	subs	r3, #1
 800b996:	60fb      	str	r3, [r7, #12]

    if(buf_len >= USB_FS_MAX_PACKET_SIZE)
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	2b3f      	cmp	r3, #63	; 0x3f
 800b99c:	d905      	bls.n	800b9aa <USB_CDC_SOF+0x32>
    {
      /* Allow next data transmission */
      USBD_CDC_ReceivePacket(pdev);
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	f7ff f82e 	bl	800aa00 <USBD_CDC_ReceivePacket>
      rx_full = false;
 800b9a4:	4b03      	ldr	r3, [pc, #12]	; (800b9b4 <USB_CDC_SOF+0x3c>)
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	701a      	strb	r2, [r3, #0]
    }
  }


  return 0;
 800b9aa:	2300      	movs	r3, #0
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	3714      	adds	r7, #20
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd90      	pop	{r4, r7, pc}
 800b9b4:	20000af0 	.word	0x20000af0
 800b9b8:	2000013c 	.word	0x2000013c

0800b9bc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	4905      	ldr	r1, [pc, #20]	; (800b9d8 <CDC_Init_FS+0x1c>)
 800b9c4:	4805      	ldr	r0, [pc, #20]	; (800b9dc <CDC_Init_FS+0x20>)
 800b9c6:	f7fe ffef 	bl	800a9a8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b9ca:	4905      	ldr	r1, [pc, #20]	; (800b9e0 <CDC_Init_FS+0x24>)
 800b9cc:	4803      	ldr	r0, [pc, #12]	; (800b9dc <CDC_Init_FS+0x20>)
 800b9ce:	f7ff f804 	bl	800a9da <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b9d2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	bd80      	pop	{r7, pc}
 800b9d8:	200013bc 	.word	0x200013bc
 800b9dc:	20000db0 	.word	0x20000db0
 800b9e0:	20000fd4 	.word	0x20000fd4

0800b9e4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b9e8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	46bd      	mov	sp, r7
 800b9ee:	bc80      	pop	{r7}
 800b9f0:	4770      	bx	lr
	...

0800b9f4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b9f4:	b480      	push	{r7}
 800b9f6:	b083      	sub	sp, #12
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	6039      	str	r1, [r7, #0]
 800b9fe:	71fb      	strb	r3, [r7, #7]
 800ba00:	4613      	mov	r3, r2
 800ba02:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ba04:	79fb      	ldrb	r3, [r7, #7]
 800ba06:	2b23      	cmp	r3, #35	; 0x23
 800ba08:	d84a      	bhi.n	800baa0 <CDC_Control_FS+0xac>
 800ba0a:	a201      	add	r2, pc, #4	; (adr r2, 800ba10 <CDC_Control_FS+0x1c>)
 800ba0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba10:	0800baa1 	.word	0x0800baa1
 800ba14:	0800baa1 	.word	0x0800baa1
 800ba18:	0800baa1 	.word	0x0800baa1
 800ba1c:	0800baa1 	.word	0x0800baa1
 800ba20:	0800baa1 	.word	0x0800baa1
 800ba24:	0800baa1 	.word	0x0800baa1
 800ba28:	0800baa1 	.word	0x0800baa1
 800ba2c:	0800baa1 	.word	0x0800baa1
 800ba30:	0800baa1 	.word	0x0800baa1
 800ba34:	0800baa1 	.word	0x0800baa1
 800ba38:	0800baa1 	.word	0x0800baa1
 800ba3c:	0800baa1 	.word	0x0800baa1
 800ba40:	0800baa1 	.word	0x0800baa1
 800ba44:	0800baa1 	.word	0x0800baa1
 800ba48:	0800baa1 	.word	0x0800baa1
 800ba4c:	0800baa1 	.word	0x0800baa1
 800ba50:	0800baa1 	.word	0x0800baa1
 800ba54:	0800baa1 	.word	0x0800baa1
 800ba58:	0800baa1 	.word	0x0800baa1
 800ba5c:	0800baa1 	.word	0x0800baa1
 800ba60:	0800baa1 	.word	0x0800baa1
 800ba64:	0800baa1 	.word	0x0800baa1
 800ba68:	0800baa1 	.word	0x0800baa1
 800ba6c:	0800baa1 	.word	0x0800baa1
 800ba70:	0800baa1 	.word	0x0800baa1
 800ba74:	0800baa1 	.word	0x0800baa1
 800ba78:	0800baa1 	.word	0x0800baa1
 800ba7c:	0800baa1 	.word	0x0800baa1
 800ba80:	0800baa1 	.word	0x0800baa1
 800ba84:	0800baa1 	.word	0x0800baa1
 800ba88:	0800baa1 	.word	0x0800baa1
 800ba8c:	0800baa1 	.word	0x0800baa1
 800ba90:	0800baa1 	.word	0x0800baa1
 800ba94:	0800baa1 	.word	0x0800baa1
 800ba98:	0800baa1 	.word	0x0800baa1
 800ba9c:	0800baa1 	.word	0x0800baa1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800baa0:	bf00      	nop
  }

  return (USBD_OK);
 800baa2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800baa4:	4618      	mov	r0, r3
 800baa6:	370c      	adds	r7, #12
 800baa8:	46bd      	mov	sp, r7
 800baaa:	bc80      	pop	{r7}
 800baac:	4770      	bx	lr
 800baae:	bf00      	nop

0800bab0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800bab0:	b590      	push	{r4, r7, lr}
 800bab2:	b085      	sub	sp, #20
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
 800bab8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  uint32_t buf_len;


  for(int i=0; i<*Len; i++)
 800baba:	2300      	movs	r3, #0
 800babc:	60fb      	str	r3, [r7, #12]
 800babe:	e009      	b.n	800bad4 <CDC_Receive_FS+0x24>
  {
    cdcDataIn(Buf[i]);
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	687a      	ldr	r2, [r7, #4]
 800bac4:	4413      	add	r3, r2
 800bac6:	781b      	ldrb	r3, [r3, #0]
 800bac8:	4618      	mov	r0, r3
 800baca:	f7ff ff2b 	bl	800b924 <cdcDataIn>
  for(int i=0; i<*Len; i++)
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	3301      	adds	r3, #1
 800bad2:	60fb      	str	r3, [r7, #12]
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	681a      	ldr	r2, [r3, #0]
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	429a      	cmp	r2, r3
 800badc:	d8f0      	bhi.n	800bac0 <CDC_Receive_FS+0x10>
  }

  /* amount of empty space in receive buffer */
  buf_len = (rx_len - cdcAvailable()) - 1;
 800bade:	4b0d      	ldr	r3, [pc, #52]	; (800bb14 <CDC_Receive_FS+0x64>)
 800bae0:	681c      	ldr	r4, [r3, #0]
 800bae2:	f7ff ff03 	bl	800b8ec <cdcAvailable>
 800bae6:	4603      	mov	r3, r0
 800bae8:	1ae3      	subs	r3, r4, r3
 800baea:	3b01      	subs	r3, #1
 800baec:	60bb      	str	r3, [r7, #8]

  if(buf_len >= USB_FS_MAX_PACKET_SIZE)
 800baee:	68bb      	ldr	r3, [r7, #8]
 800baf0:	2b3f      	cmp	r3, #63	; 0x3f
 800baf2:	d907      	bls.n	800bb04 <CDC_Receive_FS+0x54>
  {
    /* Allow next data transmission */
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800baf4:	6879      	ldr	r1, [r7, #4]
 800baf6:	4808      	ldr	r0, [pc, #32]	; (800bb18 <CDC_Receive_FS+0x68>)
 800baf8:	f7fe ff6f 	bl	800a9da <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800bafc:	4806      	ldr	r0, [pc, #24]	; (800bb18 <CDC_Receive_FS+0x68>)
 800bafe:	f7fe ff7f 	bl	800aa00 <USBD_CDC_ReceivePacket>
 800bb02:	e002      	b.n	800bb0a <CDC_Receive_FS+0x5a>
  }
  else
  {
    /* wait as the insufficient buffer capacity */
    rx_full = true;
 800bb04:	4b05      	ldr	r3, [pc, #20]	; (800bb1c <CDC_Receive_FS+0x6c>)
 800bb06:	2201      	movs	r2, #1
 800bb08:	701a      	strb	r2, [r3, #0]
  }

  return (USBD_OK);
 800bb0a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	3714      	adds	r7, #20
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bd90      	pop	{r4, r7, pc}
 800bb14:	2000013c 	.word	0x2000013c
 800bb18:	20000db0 	.word	0x20000db0
 800bb1c:	20000af0 	.word	0x20000af0

0800bb20 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb20:	b480      	push	{r7}
 800bb22:	b083      	sub	sp, #12
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	4603      	mov	r3, r0
 800bb28:	6039      	str	r1, [r7, #0]
 800bb2a:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_FS_DeviceDesc);
 800bb2c:	683b      	ldr	r3, [r7, #0]
 800bb2e:	2212      	movs	r2, #18
 800bb30:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800bb32:	4b03      	ldr	r3, [pc, #12]	; (800bb40 <USBD_FS_DeviceDescriptor+0x20>)
}
 800bb34:	4618      	mov	r0, r3
 800bb36:	370c      	adds	r7, #12
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bc80      	pop	{r7}
 800bb3c:	4770      	bx	lr
 800bb3e:	bf00      	nop
 800bb40:	2000016c 	.word	0x2000016c

0800bb44 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb44:	b480      	push	{r7}
 800bb46:	b083      	sub	sp, #12
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	6039      	str	r1, [r7, #0]
 800bb4e:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_LangIDDesc);
 800bb50:	683b      	ldr	r3, [r7, #0]
 800bb52:	2204      	movs	r2, #4
 800bb54:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bb56:	4b03      	ldr	r3, [pc, #12]	; (800bb64 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800bb58:	4618      	mov	r0, r3
 800bb5a:	370c      	adds	r7, #12
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	bc80      	pop	{r7}
 800bb60:	4770      	bx	lr
 800bb62:	bf00      	nop
 800bb64:	20000180 	.word	0x20000180

0800bb68 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb68:	b580      	push	{r7, lr}
 800bb6a:	b082      	sub	sp, #8
 800bb6c:	af00      	add	r7, sp, #0
 800bb6e:	4603      	mov	r3, r0
 800bb70:	6039      	str	r1, [r7, #0]
 800bb72:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bb74:	79fb      	ldrb	r3, [r7, #7]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d105      	bne.n	800bb86 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bb7a:	683a      	ldr	r2, [r7, #0]
 800bb7c:	4907      	ldr	r1, [pc, #28]	; (800bb9c <USBD_FS_ProductStrDescriptor+0x34>)
 800bb7e:	4808      	ldr	r0, [pc, #32]	; (800bba0 <USBD_FS_ProductStrDescriptor+0x38>)
 800bb80:	f7ff fda6 	bl	800b6d0 <USBD_GetString>
 800bb84:	e004      	b.n	800bb90 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bb86:	683a      	ldr	r2, [r7, #0]
 800bb88:	4904      	ldr	r1, [pc, #16]	; (800bb9c <USBD_FS_ProductStrDescriptor+0x34>)
 800bb8a:	4805      	ldr	r0, [pc, #20]	; (800bba0 <USBD_FS_ProductStrDescriptor+0x38>)
 800bb8c:	f7ff fda0 	bl	800b6d0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bb90:	4b02      	ldr	r3, [pc, #8]	; (800bb9c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800bb92:	4618      	mov	r0, r3
 800bb94:	3708      	adds	r7, #8
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}
 800bb9a:	bf00      	nop
 800bb9c:	200019a4 	.word	0x200019a4
 800bba0:	0800c328 	.word	0x0800c328

0800bba4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b082      	sub	sp, #8
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	4603      	mov	r3, r0
 800bbac:	6039      	str	r1, [r7, #0]
 800bbae:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bbb0:	683a      	ldr	r2, [r7, #0]
 800bbb2:	4904      	ldr	r1, [pc, #16]	; (800bbc4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bbb4:	4804      	ldr	r0, [pc, #16]	; (800bbc8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bbb6:	f7ff fd8b 	bl	800b6d0 <USBD_GetString>
  return USBD_StrDesc;
 800bbba:	4b02      	ldr	r3, [pc, #8]	; (800bbc4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	3708      	adds	r7, #8
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	bd80      	pop	{r7, pc}
 800bbc4:	200019a4 	.word	0x200019a4
 800bbc8:	0800c340 	.word	0x0800c340

0800bbcc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b082      	sub	sp, #8
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	6039      	str	r1, [r7, #0]
 800bbd6:	71fb      	strb	r3, [r7, #7]
  *length = USB_SIZ_STRING_SERIAL;
 800bbd8:	683b      	ldr	r3, [r7, #0]
 800bbda:	221a      	movs	r2, #26
 800bbdc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bbde:	f000 f843 	bl	800bc68 <Get_SerialNum>

  return (uint8_t *) USBD_StringSerial;
 800bbe2:	4b02      	ldr	r3, [pc, #8]	; (800bbec <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	3708      	adds	r7, #8
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	bd80      	pop	{r7, pc}
 800bbec:	20000184 	.word	0x20000184

0800bbf0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b082      	sub	sp, #8
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	6039      	str	r1, [r7, #0]
 800bbfa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bbfc:	79fb      	ldrb	r3, [r7, #7]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d105      	bne.n	800bc0e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bc02:	683a      	ldr	r2, [r7, #0]
 800bc04:	4907      	ldr	r1, [pc, #28]	; (800bc24 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bc06:	4808      	ldr	r0, [pc, #32]	; (800bc28 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bc08:	f7ff fd62 	bl	800b6d0 <USBD_GetString>
 800bc0c:	e004      	b.n	800bc18 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bc0e:	683a      	ldr	r2, [r7, #0]
 800bc10:	4904      	ldr	r1, [pc, #16]	; (800bc24 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bc12:	4805      	ldr	r0, [pc, #20]	; (800bc28 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bc14:	f7ff fd5c 	bl	800b6d0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bc18:	4b02      	ldr	r3, [pc, #8]	; (800bc24 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	3708      	adds	r7, #8
 800bc1e:	46bd      	mov	sp, r7
 800bc20:	bd80      	pop	{r7, pc}
 800bc22:	bf00      	nop
 800bc24:	200019a4 	.word	0x200019a4
 800bc28:	0800c354 	.word	0x0800c354

0800bc2c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b082      	sub	sp, #8
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	4603      	mov	r3, r0
 800bc34:	6039      	str	r1, [r7, #0]
 800bc36:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bc38:	79fb      	ldrb	r3, [r7, #7]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d105      	bne.n	800bc4a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bc3e:	683a      	ldr	r2, [r7, #0]
 800bc40:	4907      	ldr	r1, [pc, #28]	; (800bc60 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bc42:	4808      	ldr	r0, [pc, #32]	; (800bc64 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bc44:	f7ff fd44 	bl	800b6d0 <USBD_GetString>
 800bc48:	e004      	b.n	800bc54 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bc4a:	683a      	ldr	r2, [r7, #0]
 800bc4c:	4904      	ldr	r1, [pc, #16]	; (800bc60 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bc4e:	4805      	ldr	r0, [pc, #20]	; (800bc64 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bc50:	f7ff fd3e 	bl	800b6d0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bc54:	4b02      	ldr	r3, [pc, #8]	; (800bc60 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bc56:	4618      	mov	r0, r3
 800bc58:	3708      	adds	r7, #8
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	bd80      	pop	{r7, pc}
 800bc5e:	bf00      	nop
 800bc60:	200019a4 	.word	0x200019a4
 800bc64:	0800c360 	.word	0x0800c360

0800bc68 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b084      	sub	sp, #16
 800bc6c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bc6e:	4b0f      	ldr	r3, [pc, #60]	; (800bcac <Get_SerialNum+0x44>)
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bc74:	4b0e      	ldr	r3, [pc, #56]	; (800bcb0 <Get_SerialNum+0x48>)
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bc7a:	4b0e      	ldr	r3, [pc, #56]	; (800bcb4 <Get_SerialNum+0x4c>)
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bc80:	68fa      	ldr	r2, [r7, #12]
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	4413      	add	r3, r2
 800bc86:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d009      	beq.n	800bca2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bc8e:	2208      	movs	r2, #8
 800bc90:	4909      	ldr	r1, [pc, #36]	; (800bcb8 <Get_SerialNum+0x50>)
 800bc92:	68f8      	ldr	r0, [r7, #12]
 800bc94:	f000 f814 	bl	800bcc0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bc98:	2204      	movs	r2, #4
 800bc9a:	4908      	ldr	r1, [pc, #32]	; (800bcbc <Get_SerialNum+0x54>)
 800bc9c:	68b8      	ldr	r0, [r7, #8]
 800bc9e:	f000 f80f 	bl	800bcc0 <IntToUnicode>
  }
}
 800bca2:	bf00      	nop
 800bca4:	3710      	adds	r7, #16
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}
 800bcaa:	bf00      	nop
 800bcac:	1ffff7e8 	.word	0x1ffff7e8
 800bcb0:	1ffff7ec 	.word	0x1ffff7ec
 800bcb4:	1ffff7f0 	.word	0x1ffff7f0
 800bcb8:	20000186 	.word	0x20000186
 800bcbc:	20000196 	.word	0x20000196

0800bcc0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bcc0:	b480      	push	{r7}
 800bcc2:	b087      	sub	sp, #28
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	60f8      	str	r0, [r7, #12]
 800bcc8:	60b9      	str	r1, [r7, #8]
 800bcca:	4613      	mov	r3, r2
 800bccc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bcce:	2300      	movs	r3, #0
 800bcd0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	75fb      	strb	r3, [r7, #23]
 800bcd6:	e027      	b.n	800bd28 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	0f1b      	lsrs	r3, r3, #28
 800bcdc:	2b09      	cmp	r3, #9
 800bcde:	d80b      	bhi.n	800bcf8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	0f1b      	lsrs	r3, r3, #28
 800bce4:	b2da      	uxtb	r2, r3
 800bce6:	7dfb      	ldrb	r3, [r7, #23]
 800bce8:	005b      	lsls	r3, r3, #1
 800bcea:	4619      	mov	r1, r3
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	440b      	add	r3, r1
 800bcf0:	3230      	adds	r2, #48	; 0x30
 800bcf2:	b2d2      	uxtb	r2, r2
 800bcf4:	701a      	strb	r2, [r3, #0]
 800bcf6:	e00a      	b.n	800bd0e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	0f1b      	lsrs	r3, r3, #28
 800bcfc:	b2da      	uxtb	r2, r3
 800bcfe:	7dfb      	ldrb	r3, [r7, #23]
 800bd00:	005b      	lsls	r3, r3, #1
 800bd02:	4619      	mov	r1, r3
 800bd04:	68bb      	ldr	r3, [r7, #8]
 800bd06:	440b      	add	r3, r1
 800bd08:	3237      	adds	r2, #55	; 0x37
 800bd0a:	b2d2      	uxtb	r2, r2
 800bd0c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	011b      	lsls	r3, r3, #4
 800bd12:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bd14:	7dfb      	ldrb	r3, [r7, #23]
 800bd16:	005b      	lsls	r3, r3, #1
 800bd18:	3301      	adds	r3, #1
 800bd1a:	68ba      	ldr	r2, [r7, #8]
 800bd1c:	4413      	add	r3, r2
 800bd1e:	2200      	movs	r2, #0
 800bd20:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bd22:	7dfb      	ldrb	r3, [r7, #23]
 800bd24:	3301      	adds	r3, #1
 800bd26:	75fb      	strb	r3, [r7, #23]
 800bd28:	7dfa      	ldrb	r2, [r7, #23]
 800bd2a:	79fb      	ldrb	r3, [r7, #7]
 800bd2c:	429a      	cmp	r2, r3
 800bd2e:	d3d3      	bcc.n	800bcd8 <IntToUnicode+0x18>
  }
}
 800bd30:	bf00      	nop
 800bd32:	371c      	adds	r7, #28
 800bd34:	46bd      	mov	sp, r7
 800bd36:	bc80      	pop	{r7}
 800bd38:	4770      	bx	lr
	...

0800bd3c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b084      	sub	sp, #16
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	4a0d      	ldr	r2, [pc, #52]	; (800bd80 <HAL_PCD_MspInit+0x44>)
 800bd4a:	4293      	cmp	r3, r2
 800bd4c:	d113      	bne.n	800bd76 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800bd4e:	4b0d      	ldr	r3, [pc, #52]	; (800bd84 <HAL_PCD_MspInit+0x48>)
 800bd50:	69db      	ldr	r3, [r3, #28]
 800bd52:	4a0c      	ldr	r2, [pc, #48]	; (800bd84 <HAL_PCD_MspInit+0x48>)
 800bd54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800bd58:	61d3      	str	r3, [r2, #28]
 800bd5a:	4b0a      	ldr	r3, [pc, #40]	; (800bd84 <HAL_PCD_MspInit+0x48>)
 800bd5c:	69db      	ldr	r3, [r3, #28]
 800bd5e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bd62:	60fb      	str	r3, [r7, #12]
 800bd64:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800bd66:	2200      	movs	r2, #0
 800bd68:	2100      	movs	r1, #0
 800bd6a:	2014      	movs	r0, #20
 800bd6c:	f7fa f8c9 	bl	8005f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800bd70:	2014      	movs	r0, #20
 800bd72:	f7fa f8e2 	bl	8005f3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800bd76:	bf00      	nop
 800bd78:	3710      	adds	r7, #16
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	bd80      	pop	{r7, pc}
 800bd7e:	bf00      	nop
 800bd80:	40005c00 	.word	0x40005c00
 800bd84:	40021000 	.word	0x40021000

0800bd88 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b082      	sub	sp, #8
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	f8d3 245c 	ldr.w	r2, [r3, #1116]	; 0x45c
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f203 432c 	addw	r3, r3, #1068	; 0x42c
 800bd9c:	4619      	mov	r1, r3
 800bd9e:	4610      	mov	r0, r2
 800bda0:	f7fe fee4 	bl	800ab6c <USBD_LL_SetupStage>
}
 800bda4:	bf00      	nop
 800bda6:	3708      	adds	r7, #8
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	bd80      	pop	{r7, pc}

0800bdac <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b082      	sub	sp, #8
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f8d3 045c 	ldr.w	r0, [r3, #1116]	; 0x45c
 800bdbe:	78fb      	ldrb	r3, [r7, #3]
 800bdc0:	687a      	ldr	r2, [r7, #4]
 800bdc2:	015b      	lsls	r3, r3, #5
 800bdc4:	4413      	add	r3, r2
 800bdc6:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 800bdca:	681a      	ldr	r2, [r3, #0]
 800bdcc:	78fb      	ldrb	r3, [r7, #3]
 800bdce:	4619      	mov	r1, r3
 800bdd0:	f7fe ff16 	bl	800ac00 <USBD_LL_DataOutStage>
}
 800bdd4:	bf00      	nop
 800bdd6:	3708      	adds	r7, #8
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}

0800bddc <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b082      	sub	sp, #8
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
 800bde4:	460b      	mov	r3, r1
 800bde6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	f8d3 045c 	ldr.w	r0, [r3, #1116]	; 0x45c
 800bdee:	78fb      	ldrb	r3, [r7, #3]
 800bdf0:	687a      	ldr	r2, [r7, #4]
 800bdf2:	015b      	lsls	r3, r3, #5
 800bdf4:	4413      	add	r3, r2
 800bdf6:	333c      	adds	r3, #60	; 0x3c
 800bdf8:	681a      	ldr	r2, [r3, #0]
 800bdfa:	78fb      	ldrb	r3, [r7, #3]
 800bdfc:	4619      	mov	r1, r3
 800bdfe:	f7fe ff5a 	bl	800acb6 <USBD_LL_DataInStage>
}
 800be02:	bf00      	nop
 800be04:	3708      	adds	r7, #8
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}

0800be0a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be0a:	b580      	push	{r7, lr}
 800be0c:	b082      	sub	sp, #8
 800be0e:	af00      	add	r7, sp, #0
 800be10:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 800be18:	4618      	mov	r0, r3
 800be1a:	f7ff f83d 	bl	800ae98 <USBD_LL_SOF>
}
 800be1e:	bf00      	nop
 800be20:	3708      	adds	r7, #8
 800be22:	46bd      	mov	sp, r7
 800be24:	bd80      	pop	{r7, pc}

0800be26 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800be26:	b580      	push	{r7, lr}
 800be28:	b084      	sub	sp, #16
 800be2a:	af00      	add	r7, sp, #0
 800be2c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800be2e:	2301      	movs	r3, #1
 800be30:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	689b      	ldr	r3, [r3, #8]
 800be36:	2b02      	cmp	r3, #2
 800be38:	d001      	beq.n	800be3e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800be3a:	f7f9 fb11 	bl	8005460 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 800be44:	7bfa      	ldrb	r2, [r7, #15]
 800be46:	4611      	mov	r1, r2
 800be48:	4618      	mov	r0, r3
 800be4a:	f7fe fff2 	bl	800ae32 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 800be54:	4618      	mov	r0, r3
 800be56:	f7fe ffbd 	bl	800add4 <USBD_LL_Reset>
}
 800be5a:	bf00      	nop
 800be5c:	3710      	adds	r7, #16
 800be5e:	46bd      	mov	sp, r7
 800be60:	bd80      	pop	{r7, pc}
	...

0800be64 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b082      	sub	sp, #8
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 800be72:	4618      	mov	r0, r3
 800be74:	f7fe ffec 	bl	800ae50 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	699b      	ldr	r3, [r3, #24]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d005      	beq.n	800be8c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800be80:	4b04      	ldr	r3, [pc, #16]	; (800be94 <HAL_PCD_SuspendCallback+0x30>)
 800be82:	691b      	ldr	r3, [r3, #16]
 800be84:	4a03      	ldr	r2, [pc, #12]	; (800be94 <HAL_PCD_SuspendCallback+0x30>)
 800be86:	f043 0306 	orr.w	r3, r3, #6
 800be8a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800be8c:	bf00      	nop
 800be8e:	3708      	adds	r7, #8
 800be90:	46bd      	mov	sp, r7
 800be92:	bd80      	pop	{r7, pc}
 800be94:	e000ed00 	.word	0xe000ed00

0800be98 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b082      	sub	sp, #8
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 800bea6:	4618      	mov	r0, r3
 800bea8:	f7fe ffe6 	bl	800ae78 <USBD_LL_Resume>
}
 800beac:	bf00      	nop
 800beae:	3708      	adds	r7, #8
 800beb0:	46bd      	mov	sp, r7
 800beb2:	bd80      	pop	{r7, pc}

0800beb4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b082      	sub	sp, #8
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800bebc:	4a28      	ldr	r2, [pc, #160]	; (800bf60 <USBD_LL_Init+0xac>)
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	f8c2 345c 	str.w	r3, [r2, #1116]	; 0x45c
  pdev->pData = &hpcd_USB_FS;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	4a26      	ldr	r2, [pc, #152]	; (800bf60 <USBD_LL_Init+0xac>)
 800bec8:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220

  hpcd_USB_FS.Instance = USB;
 800becc:	4b24      	ldr	r3, [pc, #144]	; (800bf60 <USBD_LL_Init+0xac>)
 800bece:	4a25      	ldr	r2, [pc, #148]	; (800bf64 <USBD_LL_Init+0xb0>)
 800bed0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800bed2:	4b23      	ldr	r3, [pc, #140]	; (800bf60 <USBD_LL_Init+0xac>)
 800bed4:	2208      	movs	r2, #8
 800bed6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bed8:	4b21      	ldr	r3, [pc, #132]	; (800bf60 <USBD_LL_Init+0xac>)
 800beda:	2202      	movs	r2, #2
 800bedc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800bede:	4b20      	ldr	r3, [pc, #128]	; (800bf60 <USBD_LL_Init+0xac>)
 800bee0:	2200      	movs	r2, #0
 800bee2:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800bee4:	4b1e      	ldr	r3, [pc, #120]	; (800bf60 <USBD_LL_Init+0xac>)
 800bee6:	2200      	movs	r2, #0
 800bee8:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800beea:	4b1d      	ldr	r3, [pc, #116]	; (800bf60 <USBD_LL_Init+0xac>)
 800beec:	2200      	movs	r2, #0
 800beee:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bef0:	481b      	ldr	r0, [pc, #108]	; (800bf60 <USBD_LL_Init+0xac>)
 800bef2:	f7fa ff74 	bl	8006dde <HAL_PCD_Init>
 800bef6:	4603      	mov	r3, r0
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d001      	beq.n	800bf00 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800befc:	f7f9 fab0 	bl	8005460 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800bf06:	2318      	movs	r3, #24
 800bf08:	2200      	movs	r2, #0
 800bf0a:	2100      	movs	r1, #0
 800bf0c:	f7fb fe7c 	bl	8007c08 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800bf16:	2358      	movs	r3, #88	; 0x58
 800bf18:	2200      	movs	r2, #0
 800bf1a:	2180      	movs	r1, #128	; 0x80
 800bf1c:	f7fb fe74 	bl	8007c08 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800bf26:	23c0      	movs	r3, #192	; 0xc0
 800bf28:	2200      	movs	r2, #0
 800bf2a:	2181      	movs	r1, #129	; 0x81
 800bf2c:	f7fb fe6c 	bl	8007c08 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800bf36:	f44f 7388 	mov.w	r3, #272	; 0x110
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	2101      	movs	r1, #1
 800bf3e:	f7fb fe63 	bl	8007c08 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800bf48:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	2182      	movs	r1, #130	; 0x82
 800bf50:	f7fb fe5a 	bl	8007c08 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800bf54:	2300      	movs	r3, #0
}
 800bf56:	4618      	mov	r0, r3
 800bf58:	3708      	adds	r7, #8
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	bd80      	pop	{r7, pc}
 800bf5e:	bf00      	nop
 800bf60:	20001ba4 	.word	0x20001ba4
 800bf64:	40005c00 	.word	0x40005c00

0800bf68 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b084      	sub	sp, #16
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf70:	2300      	movs	r3, #0
 800bf72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf74:	2300      	movs	r3, #0
 800bf76:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800bf7e:	4618      	mov	r0, r3
 800bf80:	f7fb f807 	bl	8006f92 <HAL_PCD_Start>
 800bf84:	4603      	mov	r3, r0
 800bf86:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf88:	7bfb      	ldrb	r3, [r7, #15]
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	f000 f948 	bl	800c220 <USBD_Get_USB_Status>
 800bf90:	4603      	mov	r3, r0
 800bf92:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800bf94:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf96:	4618      	mov	r0, r3
 800bf98:	3710      	adds	r7, #16
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}

0800bf9e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bf9e:	b580      	push	{r7, lr}
 800bfa0:	b084      	sub	sp, #16
 800bfa2:	af00      	add	r7, sp, #0
 800bfa4:	6078      	str	r0, [r7, #4]
 800bfa6:	4608      	mov	r0, r1
 800bfa8:	4611      	mov	r1, r2
 800bfaa:	461a      	mov	r2, r3
 800bfac:	4603      	mov	r3, r0
 800bfae:	70fb      	strb	r3, [r7, #3]
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	70bb      	strb	r3, [r7, #2]
 800bfb4:	4613      	mov	r3, r2
 800bfb6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfb8:	2300      	movs	r3, #0
 800bfba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800bfc6:	78bb      	ldrb	r3, [r7, #2]
 800bfc8:	883a      	ldrh	r2, [r7, #0]
 800bfca:	78f9      	ldrb	r1, [r7, #3]
 800bfcc:	f7fb f92e 	bl	800722c <HAL_PCD_EP_Open>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfd4:	7bfb      	ldrb	r3, [r7, #15]
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f000 f922 	bl	800c220 <USBD_Get_USB_Status>
 800bfdc:	4603      	mov	r3, r0
 800bfde:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 800bfe0:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	3710      	adds	r7, #16
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}

0800bfea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfea:	b580      	push	{r7, lr}
 800bfec:	b084      	sub	sp, #16
 800bfee:	af00      	add	r7, sp, #0
 800bff0:	6078      	str	r0, [r7, #4]
 800bff2:	460b      	mov	r3, r1
 800bff4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bff6:	2300      	movs	r3, #0
 800bff8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bffa:	2300      	movs	r3, #0
 800bffc:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800c004:	78fa      	ldrb	r2, [r7, #3]
 800c006:	4611      	mov	r1, r2
 800c008:	4618      	mov	r0, r3
 800c00a:	f7fb f964 	bl	80072d6 <HAL_PCD_EP_Close>
 800c00e:	4603      	mov	r3, r0
 800c010:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c012:	7bfb      	ldrb	r3, [r7, #15]
 800c014:	4618      	mov	r0, r3
 800c016:	f000 f903 	bl	800c220 <USBD_Get_USB_Status>
 800c01a:	4603      	mov	r3, r0
 800c01c:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 800c01e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c020:	4618      	mov	r0, r3
 800c022:	3710      	adds	r7, #16
 800c024:	46bd      	mov	sp, r7
 800c026:	bd80      	pop	{r7, pc}

0800c028 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	b084      	sub	sp, #16
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
 800c030:	460b      	mov	r3, r1
 800c032:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c034:	2300      	movs	r3, #0
 800c036:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c038:	2300      	movs	r3, #0
 800c03a:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800c042:	78fa      	ldrb	r2, [r7, #3]
 800c044:	4611      	mov	r1, r2
 800c046:	4618      	mov	r0, r3
 800c048:	f7fb fa17 	bl	800747a <HAL_PCD_EP_SetStall>
 800c04c:	4603      	mov	r3, r0
 800c04e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c050:	7bfb      	ldrb	r3, [r7, #15]
 800c052:	4618      	mov	r0, r3
 800c054:	f000 f8e4 	bl	800c220 <USBD_Get_USB_Status>
 800c058:	4603      	mov	r3, r0
 800c05a:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800c05c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3710      	adds	r7, #16
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}

0800c066 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c066:	b580      	push	{r7, lr}
 800c068:	b084      	sub	sp, #16
 800c06a:	af00      	add	r7, sp, #0
 800c06c:	6078      	str	r0, [r7, #4]
 800c06e:	460b      	mov	r3, r1
 800c070:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c072:	2300      	movs	r3, #0
 800c074:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c076:	2300      	movs	r3, #0
 800c078:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800c080:	78fa      	ldrb	r2, [r7, #3]
 800c082:	4611      	mov	r1, r2
 800c084:	4618      	mov	r0, r3
 800c086:	f7fb fa4d 	bl	8007524 <HAL_PCD_EP_ClrStall>
 800c08a:	4603      	mov	r3, r0
 800c08c:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c08e:	7bfb      	ldrb	r3, [r7, #15]
 800c090:	4618      	mov	r0, r3
 800c092:	f000 f8c5 	bl	800c220 <USBD_Get_USB_Status>
 800c096:	4603      	mov	r3, r0
 800c098:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 800c09a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c09c:	4618      	mov	r0, r3
 800c09e:	3710      	adds	r7, #16
 800c0a0:	46bd      	mov	sp, r7
 800c0a2:	bd80      	pop	{r7, pc}

0800c0a4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c0a4:	b480      	push	{r7}
 800c0a6:	b085      	sub	sp, #20
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
 800c0ac:	460b      	mov	r3, r1
 800c0ae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800c0b6:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800c0b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	da08      	bge.n	800c0d2 <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800c0c0:	78fb      	ldrb	r3, [r7, #3]
 800c0c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c0c6:	68fa      	ldr	r2, [r7, #12]
 800c0c8:	015b      	lsls	r3, r3, #5
 800c0ca:	4413      	add	r3, r2
 800c0cc:	332a      	adds	r3, #42	; 0x2a
 800c0ce:	781b      	ldrb	r3, [r3, #0]
 800c0d0:	e008      	b.n	800c0e4 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800c0d2:	78fb      	ldrb	r3, [r7, #3]
 800c0d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c0d8:	68fa      	ldr	r2, [r7, #12]
 800c0da:	015b      	lsls	r3, r3, #5
 800c0dc:	4413      	add	r3, r2
 800c0de:	f203 232a 	addw	r3, r3, #554	; 0x22a
 800c0e2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3714      	adds	r7, #20
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bc80      	pop	{r7}
 800c0ec:	4770      	bx	lr

0800c0ee <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c0ee:	b580      	push	{r7, lr}
 800c0f0:	b084      	sub	sp, #16
 800c0f2:	af00      	add	r7, sp, #0
 800c0f4:	6078      	str	r0, [r7, #4]
 800c0f6:	460b      	mov	r3, r1
 800c0f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0fe:	2300      	movs	r3, #0
 800c100:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800c108:	78fa      	ldrb	r2, [r7, #3]
 800c10a:	4611      	mov	r1, r2
 800c10c:	4618      	mov	r0, r3
 800c10e:	f7fb f868 	bl	80071e2 <HAL_PCD_SetAddress>
 800c112:	4603      	mov	r3, r0
 800c114:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c116:	7bfb      	ldrb	r3, [r7, #15]
 800c118:	4618      	mov	r0, r3
 800c11a:	f000 f881 	bl	800c220 <USBD_Get_USB_Status>
 800c11e:	4603      	mov	r3, r0
 800c120:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800c122:	7bbb      	ldrb	r3, [r7, #14]
}
 800c124:	4618      	mov	r0, r3
 800c126:	3710      	adds	r7, #16
 800c128:	46bd      	mov	sp, r7
 800c12a:	bd80      	pop	{r7, pc}

0800c12c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b086      	sub	sp, #24
 800c130:	af00      	add	r7, sp, #0
 800c132:	60f8      	str	r0, [r7, #12]
 800c134:	607a      	str	r2, [r7, #4]
 800c136:	461a      	mov	r2, r3
 800c138:	460b      	mov	r3, r1
 800c13a:	72fb      	strb	r3, [r7, #11]
 800c13c:	4613      	mov	r3, r2
 800c13e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c140:	2300      	movs	r3, #0
 800c142:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c144:	2300      	movs	r3, #0
 800c146:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800c14e:	893b      	ldrh	r3, [r7, #8]
 800c150:	7af9      	ldrb	r1, [r7, #11]
 800c152:	687a      	ldr	r2, [r7, #4]
 800c154:	f7fb f956 	bl	8007404 <HAL_PCD_EP_Transmit>
 800c158:	4603      	mov	r3, r0
 800c15a:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c15c:	7dfb      	ldrb	r3, [r7, #23]
 800c15e:	4618      	mov	r0, r3
 800c160:	f000 f85e 	bl	800c220 <USBD_Get_USB_Status>
 800c164:	4603      	mov	r3, r0
 800c166:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800c168:	7dbb      	ldrb	r3, [r7, #22]
}
 800c16a:	4618      	mov	r0, r3
 800c16c:	3718      	adds	r7, #24
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}

0800c172 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c172:	b580      	push	{r7, lr}
 800c174:	b086      	sub	sp, #24
 800c176:	af00      	add	r7, sp, #0
 800c178:	60f8      	str	r0, [r7, #12]
 800c17a:	607a      	str	r2, [r7, #4]
 800c17c:	461a      	mov	r2, r3
 800c17e:	460b      	mov	r3, r1
 800c180:	72fb      	strb	r3, [r7, #11]
 800c182:	4613      	mov	r3, r2
 800c184:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c186:	2300      	movs	r3, #0
 800c188:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c18a:	2300      	movs	r3, #0
 800c18c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800c194:	893b      	ldrh	r3, [r7, #8]
 800c196:	7af9      	ldrb	r1, [r7, #11]
 800c198:	687a      	ldr	r2, [r7, #4]
 800c19a:	f7fb f8e2 	bl	8007362 <HAL_PCD_EP_Receive>
 800c19e:	4603      	mov	r3, r0
 800c1a0:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c1a2:	7dfb      	ldrb	r3, [r7, #23]
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	f000 f83b 	bl	800c220 <USBD_Get_USB_Status>
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 800c1ae:	7dbb      	ldrb	r3, [r7, #22]
}
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	3718      	adds	r7, #24
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	bd80      	pop	{r7, pc}

0800c1b8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b082      	sub	sp, #8
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
 800c1c0:	460b      	mov	r3, r1
 800c1c2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800c1ca:	78fa      	ldrb	r2, [r7, #3]
 800c1cc:	4611      	mov	r1, r2
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	f7fb f903 	bl	80073da <HAL_PCD_EP_GetRxCount>
 800c1d4:	4603      	mov	r3, r0
}
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	3708      	adds	r7, #8
 800c1da:	46bd      	mov	sp, r7
 800c1dc:	bd80      	pop	{r7, pc}
	...

0800c1e0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c1e0:	b480      	push	{r7}
 800c1e2:	b083      	sub	sp, #12
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c1e8:	4b02      	ldr	r3, [pc, #8]	; (800c1f4 <USBD_static_malloc+0x14>)
}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	370c      	adds	r7, #12
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bc80      	pop	{r7}
 800c1f2:	4770      	bx	lr
 800c1f4:	20000af4 	.word	0x20000af4

0800c1f8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c1f8:	b480      	push	{r7}
 800c1fa:	b083      	sub	sp, #12
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]

}
 800c200:	bf00      	nop
 800c202:	370c      	adds	r7, #12
 800c204:	46bd      	mov	sp, r7
 800c206:	bc80      	pop	{r7}
 800c208:	4770      	bx	lr

0800c20a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c20a:	b480      	push	{r7}
 800c20c:	b083      	sub	sp, #12
 800c20e:	af00      	add	r7, sp, #0
 800c210:	6078      	str	r0, [r7, #4]
 800c212:	460b      	mov	r3, r1
 800c214:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800c216:	bf00      	nop
 800c218:	370c      	adds	r7, #12
 800c21a:	46bd      	mov	sp, r7
 800c21c:	bc80      	pop	{r7}
 800c21e:	4770      	bx	lr

0800c220 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c220:	b480      	push	{r7}
 800c222:	b085      	sub	sp, #20
 800c224:	af00      	add	r7, sp, #0
 800c226:	4603      	mov	r3, r0
 800c228:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c22a:	2300      	movs	r3, #0
 800c22c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c22e:	79fb      	ldrb	r3, [r7, #7]
 800c230:	2b03      	cmp	r3, #3
 800c232:	d817      	bhi.n	800c264 <USBD_Get_USB_Status+0x44>
 800c234:	a201      	add	r2, pc, #4	; (adr r2, 800c23c <USBD_Get_USB_Status+0x1c>)
 800c236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c23a:	bf00      	nop
 800c23c:	0800c24d 	.word	0x0800c24d
 800c240:	0800c253 	.word	0x0800c253
 800c244:	0800c259 	.word	0x0800c259
 800c248:	0800c25f 	.word	0x0800c25f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c24c:	2300      	movs	r3, #0
 800c24e:	73fb      	strb	r3, [r7, #15]
    break;
 800c250:	e00b      	b.n	800c26a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c252:	2302      	movs	r3, #2
 800c254:	73fb      	strb	r3, [r7, #15]
    break;
 800c256:	e008      	b.n	800c26a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c258:	2301      	movs	r3, #1
 800c25a:	73fb      	strb	r3, [r7, #15]
    break;
 800c25c:	e005      	b.n	800c26a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c25e:	2302      	movs	r3, #2
 800c260:	73fb      	strb	r3, [r7, #15]
    break;
 800c262:	e002      	b.n	800c26a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c264:	2302      	movs	r3, #2
 800c266:	73fb      	strb	r3, [r7, #15]
    break;
 800c268:	bf00      	nop
  }
  return usb_status;
 800c26a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c26c:	4618      	mov	r0, r3
 800c26e:	3714      	adds	r7, #20
 800c270:	46bd      	mov	sp, r7
 800c272:	bc80      	pop	{r7}
 800c274:	4770      	bx	lr
 800c276:	bf00      	nop

0800c278 <main>:
 */

#include "main.h"

int main(void)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	af00      	add	r7, sp, #0
  hwInit();
 800c27c:	f7f9 fcbe 	bl	8005bfc <hwInit>
  apInit();
 800c280:	f7f8 ffd0 	bl	8005224 <apInit>

  apMain();
 800c284:	f7f8 ffdc 	bl	8005240 <apMain>

  return 0;
 800c288:	2300      	movs	r3, #0
}
 800c28a:	4618      	mov	r0, r3
 800c28c:	bd80      	pop	{r7, pc}
	...

0800c290 <__libc_init_array>:
 800c290:	b570      	push	{r4, r5, r6, lr}
 800c292:	2500      	movs	r5, #0
 800c294:	4e0c      	ldr	r6, [pc, #48]	; (800c2c8 <__libc_init_array+0x38>)
 800c296:	4c0d      	ldr	r4, [pc, #52]	; (800c2cc <__libc_init_array+0x3c>)
 800c298:	1ba4      	subs	r4, r4, r6
 800c29a:	10a4      	asrs	r4, r4, #2
 800c29c:	42a5      	cmp	r5, r4
 800c29e:	d109      	bne.n	800c2b4 <__libc_init_array+0x24>
 800c2a0:	f000 f822 	bl	800c2e8 <_init>
 800c2a4:	2500      	movs	r5, #0
 800c2a6:	4e0a      	ldr	r6, [pc, #40]	; (800c2d0 <__libc_init_array+0x40>)
 800c2a8:	4c0a      	ldr	r4, [pc, #40]	; (800c2d4 <__libc_init_array+0x44>)
 800c2aa:	1ba4      	subs	r4, r4, r6
 800c2ac:	10a4      	asrs	r4, r4, #2
 800c2ae:	42a5      	cmp	r5, r4
 800c2b0:	d105      	bne.n	800c2be <__libc_init_array+0x2e>
 800c2b2:	bd70      	pop	{r4, r5, r6, pc}
 800c2b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c2b8:	4798      	blx	r3
 800c2ba:	3501      	adds	r5, #1
 800c2bc:	e7ee      	b.n	800c29c <__libc_init_array+0xc>
 800c2be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c2c2:	4798      	blx	r3
 800c2c4:	3501      	adds	r5, #1
 800c2c6:	e7f2      	b.n	800c2ae <__libc_init_array+0x1e>
 800c2c8:	0800c388 	.word	0x0800c388
 800c2cc:	0800c388 	.word	0x0800c388
 800c2d0:	0800c388 	.word	0x0800c388
 800c2d4:	0800c38c 	.word	0x0800c38c

0800c2d8 <memset>:
 800c2d8:	4603      	mov	r3, r0
 800c2da:	4402      	add	r2, r0
 800c2dc:	4293      	cmp	r3, r2
 800c2de:	d100      	bne.n	800c2e2 <memset+0xa>
 800c2e0:	4770      	bx	lr
 800c2e2:	f803 1b01 	strb.w	r1, [r3], #1
 800c2e6:	e7f9      	b.n	800c2dc <memset+0x4>

0800c2e8 <_init>:
 800c2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2ea:	bf00      	nop
 800c2ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2ee:	bc08      	pop	{r3}
 800c2f0:	469e      	mov	lr, r3
 800c2f2:	4770      	bx	lr

0800c2f4 <_fini>:
 800c2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2f6:	bf00      	nop
 800c2f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2fa:	bc08      	pop	{r3}
 800c2fc:	469e      	mov	lr, r3
 800c2fe:	4770      	bx	lr
