/* SPDX-License-Identifier: GPL-2.0 OR MIT */
/*
Copyright (c) 2022 Marcel Kanter <marcel.kanter@googlemail.com>
*/
#ifndef _MESON_GX_AUDIN_H
#define _MESON_GX_AUDIN_H

#include <linux/bits.h>


// register address offsets of the AUDIN peripheral module
#define AUDIN_SPDIF_MODE	0x0000
#define AUDIN_SPDIF_FS_CLK_RLTN	0x0004
#define AUDIN_SPDIF_CHNL_STS_A	0x0008
#define AUDIN_SPDIF_CHNL_STS_B	0x000C
#define AUDIN_SPDIF_MISC	0x0010
#define AUDIN_SPDIF_NPCM_PCPD	0x0014
#define AUDIN_I2SIN_CTRL	0x0040

#define AUDIN_I2SIN_CTRL_I2SIN_EN	BIT(15)

#define AUDIN_SOURCE_SEL	0x0044

#define AUDIN_DECODE_FORMAT	0x0048
#define AUDIN_DECODE_CONTROL_STATUS	0x004C
#define AUDIN_DECODE_CHANNEL_STATUS_A_0	0x0050
#define AUDIN_DECODE_CHANNEL_STATUS_A_1	0x0054
#define AUDIN_DECODE_CHANNEL_STATUS_A_2	0x0058
#define AUDIN_DECODE_CHANNEL_STATUS_A_3	0x005C
#define AUDIN_DECODE_CHANNEL_STATUS_A_4	0x0060
#define AUDIN_DECODE_CHANNEL_STATUS_A_5	0x0064

#define AUDIN_FIFO0_START	0x0080
#define AUDIN_FIFO0_END	0x0084
#define AUDIN_FIFO0_PTR	0x0088
#define AUDIN_FIFO0_INTR	0x008C
#define AUDIN_FIFO0_RDPTR	0x0090
#define AUDIN_FIFO0_CTRL0	0x0094

#define AUDIN_FIFO0_CTRL0_DIN_SEL_MASK GENMASK(5, 3)
#define AUDIN_FIFO0_CTRL0_DIN_SEL_POS 3

#define AUDIN_FIFO0_CTRL1	0x0098

#define AUDIN_FIFO0_CTRL1_DINPOS_MASK GENMASK(1, 0)
#define AUDIN_FIFO0_CTRL1_DINBYTENUM_MASK GENMASK(3, 2)

#define AUDIN_FIFO0_LVL0	0x009C
#define AUDIN_FIFO0_LVL1	0x00A0
#define AUDIN_FIFO0_LVL2	0x00A4
#define AUDIN_FIFO0_REQID	0x00C0
#define AUDIN_FIFO0_WRAP	0x00C4

#define AUDIN_FIFO1_START	0x00CC
#define AUDIN_FIFO1_END	0x00D0
#define AUDIN_FIFO1_PTR	0x00D4
#define AUDIN_FIFO1_INTR	0x00D8
#define AUDIN_FIFO1_RDPTR	0x00DC
#define AUDIN_FIFO1_CTRL0	0x00E0

#define AUDIN_FIFO1_CTRL0_DIN_SEL_MASK GENMASK(5, 3)
#define AUDIN_FIFO1_CTRL0_DIN_SEL_POS 3

#define AUDIN_FIFO1_CTRL1	0x00E4
#define AUDIN_FIFO1_LVL0	0x0100
#define AUDIN_FIFO1_LVL1	0x0104
#define AUDIN_FIFO1_LVL2	0x0108
#define AUDIN_FIFO1_REQID	0x010C
#define AUDIN_FIFO1_WRAP	0x0110

#define AUDIN_FIFO2_START	0x0114
#define AUDIN_FIFO2_END	0x0118
#define AUDIN_FIFO2_PTR	0x011C
#define AUDIN_FIFO2_INTR	0x0120
#define AUDIN_FIFO2_RDPTR	0x0124
#define AUDIN_FIFO2_CTRL0	0x0128

#define AUDIN_FIFO2_CTRL0_DIN_SEL_MASK GENMASK(5, 3)
#define AUDIN_FIFO2_CTRL0_DIN_SEL_POS 3

#define AUDIN_FIFO2_CTRL1	0x012C
#define AUDIN_FIFO2_LVL0	0x0130
#define AUDIN_FIFO2_LVL1	0x0134
#define AUDIN_FIFO2_LVL2	0x0138
#define AUDIN_FIFO2_REQID	0x013C
#define AUDIN_FIFO2_WRAP	0x0140

#define AUDIN_INT_CTRL	0x0144

#define AUDIN_INT_CTRL_FIFO0_ADDRESS BIT(1)

#define AUDIN_FIFO_INT	0x0148

#define PCMIN_CTRL0	0x0180
#define PCMIN_CTRL1	0x0184
#define PCMIN1_CTRL0	0x0188
#define PCMIN1_CTRL1	0x018C

#define PCMOUT_CTRL0	0x01C0
#define PCMOUT_CTRL1	0x01C4
#define PCMOUT_CTRL2	0x01C8
#define PCMOUT_CTRL3	0x01CC
#define PCMOUT1_CTRL0	0x01D0
#define PCMOUT1_CTRL1	0x01D4
#define PCMOUT1_CTRL2	0x01D8
#define PCMOUT1_CTRL3	0x01DC

#define AUDOUT_CTRL0	0x0200
#define AUDOUT_CTRL1	0x0204

#endif
