vhdl xil_defaultlib  \
"../../../bd/tb_core_top/ip/tb_core_top_axi_bram_ctrl_0_0/sim/tb_core_top_axi_bram_ctrl_0_0.vhd" \
"../../../bd/tb_core_top/ip/tb_core_top_rst_clk_wiz_100M_0/sim/tb_core_top_rst_clk_wiz_100M_0.vhd" \
"../../../bd/tb_core_top/ip/tb_core_top_axi_bram_ctrl_0_1/sim/tb_core_top_axi_bram_ctrl_0_1.vhd" \

nosort
