#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000153656b4cf0 .scope module, "matrix_tb" "matrix_tb" 2 60;
 .timescale -9 -11;
v000001536572bbe0_0 .var "clk", 0 0;
v000001536572b460_0 .var/i "clock_count", 31 0;
v000001536572b5a0_0 .var "data_inA", 511 0;
v000001536572bd20_0 .var "data_inB", 511 0;
v000001536572b640_0 .var "data_out", 1215 0;
v000001536572c360_0 .net "done", 0 0, v00000153656b4f20_0;  1 drivers
v000001536572b780_0 .var/i "i", 31 0;
v000001536572bdc0_0 .var/i "j", 31 0;
v000001536572c970_0 .var/i "k", 31 0;
v000001536572d370_0 .net/s "mac_out", 18 0, v000001536572be60_0;  1 drivers
v000001536572d910_0 .var "macc_clear", 0 0;
v000001536572cfb0 .array/s "matA", 63 0, 7 0;
v000001536572d9b0 .array/s "matB", 63 0, 7 0;
v000001536572ca10 .array/s "matrixC", 63 0, 18 0;
v000001536572e310 .array/s "result_matrix", 63 0, 18 0;
v000001536572d050_0 .var "rst", 0 0;
v000001536572dd70_0 .var "start", 0 0;
E_00000153656d5c20 .event anyedge, v00000153656b4f20_0;
L_000001536572dff0 .part v000001536572b5a0_0, 0, 8;
L_000001536572d4b0 .part v000001536572bd20_0, 0, 8;
S_00000153656bbe90 .scope module, "MAC0" "MAC" 2 99, 2 13 0, S_00000153656b4cf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 19 "out";
    .port_info 6 /OUTPUT 1 "done";
v00000153656b3670_0 .net/s *"_ivl_0", 18 0, L_000001536572cab0;  1 drivers
v00000153656bc1b0_0 .net/s *"_ivl_2", 18 0, L_000001536572da50;  1 drivers
v00000153656bc250_0 .net/s "add_out", 18 0, L_000001536572d7d0;  1 drivers
v00000153656b4e80_0 .net "clk", 0 0, v000001536572bbe0_0;  1 drivers
v00000153656b4f20_0 .var "done", 0 0;
v00000153656b5b00_0 .net/s "inA", 7 0, L_000001536572dff0;  1 drivers
v00000153656b5ba0_0 .net/s "inB", 7 0, L_000001536572d4b0;  1 drivers
v000001536572b820_0 .net "macc_clear", 0 0, v000001536572d910_0;  1 drivers
v000001536572b960_0 .net/s "mult_out", 18 0, L_000001536572d0f0;  1 drivers
v000001536572b8c0_0 .net/s "mux_out", 18 0, L_000001536572de10;  1 drivers
v000001536572be60_0 .var/s "out", 18 0;
v000001536572c180_0 .net "start", 0 0, v000001536572dd70_0;  1 drivers
E_00000153656d5d20 .event posedge, v00000153656b4e80_0;
L_000001536572cab0 .extend/s 19, L_000001536572dff0;
L_000001536572da50 .extend/s 19, L_000001536572d4b0;
L_000001536572d0f0 .arith/mult 19, L_000001536572cab0, L_000001536572da50;
L_000001536572d7d0 .arith/sum 19, L_000001536572d0f0, v000001536572be60_0;
S_00000153656bc020 .scope module, "mux0" "mux2x1" 2 27, 2 3 0, S_00000153656bbe90;
 .timescale -9 -11;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v00000153656ab040_0 .net/s "a", 18 0, L_000001536572d7d0;  alias, 1 drivers
v000001536577b610_0 .net/s "b", 18 0, L_000001536572d0f0;  alias, 1 drivers
v00000153656d1ee0_0 .net/s "muxout", 18 0, L_000001536572de10;  alias, 1 drivers
v00000153656834b0_0 .net "sel", 0 0, v000001536572d910_0;  alias, 1 drivers
L_000001536572de10 .functor MUXZ 19, L_000001536572d7d0, L_000001536572d0f0, v000001536572d910_0, C4<>;
S_00000153656b5c40 .scope module, "RAM0" "matrix_RAM" 2 77, 2 43 0, S_00000153656b4cf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_00000153656d60e0 .param/l "WIDTH" 0 2 43, +C4<00000000000000000000000000001000>;
v000001536572bf00_0 .net "clk", 0 0, v000001536572bbe0_0;  alias, 1 drivers
v000001536572b500_0 .net "data_in", 511 0, v000001536572b5a0_0;  1 drivers
v000001536572c0e0_0 .var "data_out", 511 0;
v000001536572c2c0_0 .net "rst", 0 0, v000001536572d050_0;  1 drivers
S_00000153656b5dd0 .scope module, "RAM1" "matrix_RAM" 2 84, 2 43 0, S_00000153656b4cf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_00000153656d5d60 .param/l "WIDTH" 0 2 43, +C4<00000000000000000000000000001000>;
v000001536572b6e0_0 .net "clk", 0 0, v000001536572bbe0_0;  alias, 1 drivers
v000001536572bc80_0 .net "data_in", 511 0, v000001536572bd20_0;  1 drivers
v000001536572bfa0_0 .var "data_out", 511 0;
v000001536572baa0_0 .net "rst", 0 0, v000001536572d050_0;  alias, 1 drivers
S_0000015365682ce0 .scope module, "RAM2" "matrix_RAM" 2 91, 2 43 0, S_00000153656b4cf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1216 "data_in";
    .port_info 3 /OUTPUT 1216 "data_out";
P_00000153656d62a0 .param/l "WIDTH" 0 2 43, +C4<00000000000000000000000000010011>;
v000001536572ba00_0 .net "clk", 0 0, v000001536572bbe0_0;  alias, 1 drivers
v000001536572c040_0 .net "data_in", 1215 0, v000001536572b640_0;  1 drivers
v000001536572c220_0 .var "data_out", 1215 0;
v000001536572bb40_0 .net "rst", 0 0, v000001536572d050_0;  alias, 1 drivers
    .scope S_00000153656b5c40;
T_0 ;
    %wait E_00000153656d5d20;
    %load/vec4 v000001536572c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v000001536572c0e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001536572b500_0;
    %assign/vec4 v000001536572c0e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000153656b5dd0;
T_1 ;
    %wait E_00000153656d5d20;
    %load/vec4 v000001536572baa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v000001536572bfa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001536572bc80_0;
    %assign/vec4 v000001536572bfa0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000015365682ce0;
T_2 ;
    %wait E_00000153656d5d20;
    %load/vec4 v000001536572bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1216;
    %assign/vec4 v000001536572c220_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001536572c040_0;
    %assign/vec4 v000001536572c220_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000153656bbe90;
T_3 ;
    %wait E_00000153656d5d20;
    %load/vec4 v000001536572b820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v000001536572be60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000153656b4f20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001536572c180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001536572b8c0_0;
    %assign/vec4 v000001536572be60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000153656b4f20_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000153656b4f20_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000153656b4cf0;
T_4 ;
    %delay 500, 0;
    %load/vec4 v000001536572bbe0_0;
    %inv;
    %store/vec4 v000001536572bbe0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000153656b4cf0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001536572bbe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001536572d910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001536572d050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001536572dd70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001536572b460_0, 0, 32;
    %vpi_call 2 119 "$readmemb", "ram_a_init.txt", v000001536572cfb0 {0 0 0};
    %vpi_call 2 120 "$readmemb", "ram_b_init.txt", v000001536572d9b0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001536572d050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001536572d910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001536572b780_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001536572b780_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001536572bdc0_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001536572bdc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v000001536572bdc0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001536572ca10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001536572c970_0, 0, 32;
T_5.4 ;
    %load/vec4 v000001536572c970_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.5, 5;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v000001536572bdc0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572ca10, 4;
    %load/vec4 v000001536572c970_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v000001536572b780_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572cfb0, 4;
    %pad/s 19;
    %load/vec4 v000001536572bdc0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v000001536572c970_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572d9b0, 4;
    %pad/s 19;
    %mul;
    %add;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v000001536572bdc0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001536572ca10, 4, 0;
    %load/vec4 v000001536572c970_0;
    %addi 1, 0, 32;
    %store/vec4 v000001536572c970_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v000001536572bdc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001536572bdc0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %load/vec4 v000001536572b780_0;
    %addi 1, 0, 32;
    %store/vec4 v000001536572b780_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001536572bdc0_0, 0, 32;
T_5.6 ;
    %load/vec4 v000001536572bdc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001536572b780_0, 0, 32;
T_5.8 ;
    %load/vec4 v000001536572b780_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.9, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v000001536572bdc0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001536572e310, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001536572c970_0, 0, 32;
T_5.10 ;
    %load/vec4 v000001536572c970_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000001536572c970_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v000001536572b780_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572cfb0, 4;
    %pad/s 512;
    %store/vec4 v000001536572b5a0_0, 0, 512;
    %load/vec4 v000001536572bdc0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v000001536572c970_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572d9b0, 4;
    %pad/s 512;
    %store/vec4 v000001536572bd20_0, 0, 512;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001536572d910_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001536572d910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001536572dd70_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001536572dd70_0, 0, 1;
T_5.12 ;
    %load/vec4 v000001536572c360_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.13, 6;
    %wait E_00000153656d5c20;
    %jmp T_5.12;
T_5.13 ;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v000001536572bdc0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572e310, 4;
    %load/vec4 v000001536572d370_0;
    %add;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v000001536572bdc0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001536572e310, 4, 0;
    %load/vec4 v000001536572b460_0;
    %addi 1, 0, 32;
    %store/vec4 v000001536572b460_0, 0, 32;
    %load/vec4 v000001536572c970_0;
    %addi 1, 0, 32;
    %store/vec4 v000001536572c970_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %load/vec4 v000001536572b780_0;
    %addi 1, 0, 32;
    %store/vec4 v000001536572b780_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %load/vec4 v000001536572bdc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001536572bdc0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %vpi_call 2 169 "$display", "\012Expected Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001536572b780_0, 0, 32;
T_5.14 ;
    %load/vec4 v000001536572b780_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.15, 5;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %ix/vec4/s 4;
    %load/vec4a v000001536572ca10, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 1, 0, 2;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572ca10, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 2, 0, 3;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572ca10, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 3, 0, 3;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572ca10, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 4, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572ca10, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 5, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572ca10, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 6, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572ca10, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 7, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572ca10, 4;
    %vpi_call 2 171 "$display", S<7,vec4,s19>, S<6,vec4,s19>, S<5,vec4,s19>, S<4,vec4,s19>, S<3,vec4,s19>, S<2,vec4,s19>, S<1,vec4,s19>, S<0,vec4,s19> {8 0 0};
    %load/vec4 v000001536572b780_0;
    %addi 1, 0, 32;
    %store/vec4 v000001536572b780_0, 0, 32;
    %jmp T_5.14;
T_5.15 ;
    %vpi_call 2 175 "$display", "\012Generated Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001536572b780_0, 0, 32;
T_5.16 ;
    %load/vec4 v000001536572b780_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.17, 5;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %ix/vec4/s 4;
    %load/vec4a v000001536572e310, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 1, 0, 2;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572e310, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 2, 0, 3;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572e310, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 3, 0, 3;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572e310, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 4, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572e310, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 5, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572e310, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 6, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572e310, 4;
    %load/vec4 v000001536572b780_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 7, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001536572e310, 4;
    %vpi_call 2 177 "$display", S<7,vec4,s19>, S<6,vec4,s19>, S<5,vec4,s19>, S<4,vec4,s19>, S<3,vec4,s19>, S<2,vec4,s19>, S<1,vec4,s19>, S<0,vec4,s19> {8 0 0};
    %load/vec4 v000001536572b780_0;
    %addi 1, 0, 32;
    %store/vec4 v000001536572b780_0, 0, 32;
    %jmp T_5.16;
T_5.17 ;
    %vpi_call 2 181 "$display", "\012Total Clock Cycles: %d", v000001536572b460_0 {0 0 0};
    %load/vec4 v000001536572c360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %vpi_call 2 185 "$display", "Status of MACs: MAC0 = %d, [1 = done with calculations]", v000001536572c360_0 {0 0 0};
T_5.18 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001536572d910_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 192 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb2.v";
