
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.128004                       # Number of seconds simulated
sim_ticks                                128004420243                       # Number of ticks simulated
final_tick                               1269639755874                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  48106                       # Simulator instruction rate (inst/s)
host_op_rate                                    61571                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1315608                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928064                       # Number of bytes of host memory used
host_seconds                                 97296.79                       # Real time elapsed on the host
sim_insts                                  4680563907                       # Number of instructions simulated
sim_ops                                    5990687142                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2590720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4515328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1597696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1091072                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9802624                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2366208                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2366208                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20240                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        35276                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12482                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8524                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 76583                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18486                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18486                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20239301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     35274782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12481569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        19999                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8523706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                76580355                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        19999                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              60998                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18485362                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18485362                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18485362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20239301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     35274782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12481569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        19999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8523706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               95065717                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               153666772                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22329069                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19569962                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741226                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11054110                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10783488                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553720                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54339                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117750863                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124102186                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22329069                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12337208                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25249547                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5706102                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2356691                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13420420                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1096025                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149311790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.945425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.314610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       124062243     83.09%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1272173      0.85%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328347      1.56%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1945754      1.30%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3568615      2.39%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3867101      2.59%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844893      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663608      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10759056      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149311790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.145308                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.807606                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116760441                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3539406                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25037189                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25238                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3949508                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2400091                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5184                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140064483                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3949508                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117233316                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1844401                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       809977                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24577610                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       896971                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139067271                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89910                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       561719                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184685106                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630984774                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630984774                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35788935                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19864                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9943                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2760763                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23156588                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81771                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       998713                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137459388                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129126962                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104520                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22905114                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49022327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149311790                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.864814                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.476916                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95543829     63.99%     63.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21927269     14.69%     78.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10992559      7.36%     86.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7193267      4.82%     90.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7508681      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3879621      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1746827      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       436913      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82824      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149311790                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         325202     59.64%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139359     25.56%     85.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80687     14.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101939181     78.94%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081860      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21636858     16.76%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459142      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129126962                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.840305                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             545248                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004223                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    408215482                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160384671                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126202902                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129672210                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       240795                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4226517                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139536                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3949508                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1280530                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53628                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137479253                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50302                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23156588                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492891                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9943                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34110                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          250                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       839988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037431                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1877419                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127737561                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21301967                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1389401                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25760900                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19675943                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458933                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.831263                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126315235                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126202902                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72880898                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173037974                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.821276                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421184                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23868745                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745997                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145362282                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.781575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.658217                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    103161679     70.97%     70.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16384095     11.27%     82.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11832631      8.14%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648180      1.82%     92.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012355      2.07%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1071847      0.74%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4451237      3.06%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       900452      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1899806      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145362282                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1899806                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280942807                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278910255                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4354982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.536668                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.536668                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.650759                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.650759                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590918127                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165798892                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146897205                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               153666772                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24580867                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19919177                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2131063                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9936497                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9439434                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2627120                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94533                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107143364                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             135280265                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24580867                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12066554                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29558419                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6934306                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4049400                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12503836                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1718411                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    145507370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.135406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.550059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115948951     79.69%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2769835      1.90%     81.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2119451      1.46%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5209473      3.58%     86.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1182434      0.81%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1679671      1.15%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1267787      0.87%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          800199      0.55%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14529569      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    145507370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.159962                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.880348                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105870103                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5706690                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29098951                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       119062                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4712559                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4243515                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        43643                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     163219375                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81846                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4712559                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106771236                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1570718                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2571534                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28305784                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1575534                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     161518248                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31431                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        286649                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       632581                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       202391                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    226892732                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    752305099                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    752305099                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178968456                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        47924276                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38945                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21611                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5259555                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15611734                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7599916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       128353                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1686439                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         158679608                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38935                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147344413                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199793                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29035019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63006423                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4267                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    145507370                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.012625                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.562437                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83789166     57.58%     57.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25933225     17.82%     75.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12125721      8.33%     83.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8885259      6.11%     89.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7896785      5.43%     95.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3139543      2.16%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3100485      2.13%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       481284      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       155902      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    145507370                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         589566     68.61%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        121355     14.12%     82.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148415     17.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123676973     83.94%     83.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2214095      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17333      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13909102      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7526910      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147344413                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.958857                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             859336                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005832                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    441255325                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    187754004                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143636146                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148203749                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       364715                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3834665                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1029                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          442                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       234884                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4712559                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         909038                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96990                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    158718543                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53880                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15611734                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7599916                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21601                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84294                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          442                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1155955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1218184                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2374139                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144689676                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13366373                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2654737                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20891523                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20553180                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7525150                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.941581                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143823088                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143636146                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86166815                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        238722634                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.934725                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360949                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104843062                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128755403                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29965405                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2134214                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    140794811                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.914490                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.689819                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87992342     62.50%     62.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24707080     17.55%     80.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10881330      7.73%     87.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5706720      4.05%     91.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4545631      3.23%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1632422      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1388327      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1036765      0.74%     97.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2904194      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    140794811                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104843062                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128755403                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19142101                       # Number of memory references committed
system.switch_cpus1.commit.loads             11777069                       # Number of loads committed
system.switch_cpus1.commit.membars              17334                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18499262                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116013287                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2620989                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2904194                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           296611425                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          322154459                       # The number of ROB writes
system.switch_cpus1.timesIdled                  80689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                8159402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104843062                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128755403                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104843062                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.465684                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.465684                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.682275                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.682275                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       652407861                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200070325                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      152657725                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34668                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               153666772                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25389332                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20587574                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2170155                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10067199                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9736805                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2726416                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99784                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110757300                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             138912220                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25389332                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12463221                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30546607                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7087667                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3845614                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12940558                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1702472                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    150039423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.132936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.538018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       119492816     79.64%     79.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2142730      1.43%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3927280      2.62%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3569900      2.38%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2288300      1.53%     87.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1845733      1.23%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1077305      0.72%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1130446      0.75%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14564913      9.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    150039423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165223                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.903983                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109631639                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5321132                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30151218                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        51953                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4883480                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4391022                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6407                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     168002480                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50776                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4883480                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       110521441                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1174643                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2886038                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29293915                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1279904                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     166116397                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        246592                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551587                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    234971253                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    773563340                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    773563340                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    185764640                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        49206562                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36580                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18290                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4586124                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15740395                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7808060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88768                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1750897                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         162970629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151329484                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       168294                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28747987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63298993                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    150039423                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.008598                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.557712                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     86670277     57.77%     57.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26069340     17.37%     75.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13698277      9.13%     84.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7942652      5.29%     89.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8782829      5.85%     95.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3255748      2.17%     97.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2892173      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       552476      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       175651      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    150039423                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         604227     68.75%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        125542     14.28%     83.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       149146     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127439638     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2140704      1.41%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18290      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13960590      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7770262      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151329484                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.984790                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             878915                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005808                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    453745599                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    191755422                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148019102                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152208399                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       292290                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3630532                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       136744                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4883480                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         755698                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       117684                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163007210                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62569                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15740395                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7808060                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18290                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        102306                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1203422                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1215708                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2419130                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148846538                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13408479                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2482945                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21178355                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21174160                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7769876                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.968632                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148154464                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148019102                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86345287                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        242595826                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.963247                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.355922                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108189303                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133212744                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29794901                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36580                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2191187                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    145155943                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.917722                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.690153                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     90360091     62.25%     62.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25384937     17.49%     79.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12607834      8.69%     88.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4287214      2.95%     91.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5286578      3.64%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1848775      1.27%     96.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1302752      0.90%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1078298      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2999464      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    145155943                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108189303                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133212744                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19781175                       # Number of memory references committed
system.switch_cpus2.commit.loads             12109859                       # Number of loads committed
system.switch_cpus2.commit.membars              18290                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19228066                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120014238                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2747569                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2999464                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           305164124                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          330898979                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3627349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108189303                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133212744                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108189303                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.420351                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.420351                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.704051                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.704051                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       670212597                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207176326                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      156604808                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36580                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               153666772                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        25534912                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20919061                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2170178                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10491152                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        10108835                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2615790                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       100049                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113500918                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             137117641                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           25534912                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12724625                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29709347                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6472646                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5573530                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13276051                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1694651                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    153067484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.095879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.521299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       123358137     80.59%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2396095      1.57%     82.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4080459      2.67%     84.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2364966      1.55%     86.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1855696      1.21%     87.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1636640      1.07%     88.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1002140      0.65%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2514177      1.64%     90.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13859174      9.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    153067484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.166171                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.892305                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112786831                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6839944                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         29079518                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        77911                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4283268                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4183529                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          424                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     165231001                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2385                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4283268                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113356586                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         651336                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      5214179                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         28569121                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       992983                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     164110671                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        101178                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       574482                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    231675675                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    763497549                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    763497549                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    185704263                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        45971398                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36909                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18482                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2889299                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15234611                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7802907                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        81608                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1821337                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         158734392                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        149112680                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        94445                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23458728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51890730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    153067484                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.974163                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.541157                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     92198852     60.23%     60.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23352947     15.26%     75.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12631797      8.25%     83.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9329305      6.09%     89.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9089274      5.94%     95.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3370537      2.20%     97.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2557655      1.67%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       344423      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       192694      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    153067484                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         133609     28.14%     28.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        177279     37.34%     65.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       163838     34.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125842546     84.39%     84.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2021501      1.36%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18427      0.01%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13456751      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7773455      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     149112680                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.970364                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             474732                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003184                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    451862021                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    182230423                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    145938934                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149587412                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       306793                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3152072                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       125351                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           41                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4283268                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         435606                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        58764                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    158771300                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       827548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15234611                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7802907                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18482                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         47482                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          399                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1252374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1147175                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2399549                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    146792668                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13123341                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2320012                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20896484                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20770021                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7773143                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.955266                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             145939053                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            145938934                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86287027                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        238907093                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.949710                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361174                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    108000068                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    133121910                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     25649683                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2188239                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    148784216                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.894731                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.706998                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     94962812     63.83%     63.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25926367     17.43%     81.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10144248      6.82%     88.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5345151      3.59%     91.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4539660      3.05%     94.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2191388      1.47%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1024901      0.69%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1590904      1.07%     97.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3058785      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    148784216                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    108000068                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     133121910                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19760092                       # Number of memory references committed
system.switch_cpus3.commit.loads             12082536                       # Number of loads committed
system.switch_cpus3.commit.membars              18426                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19308400                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        119844594                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2750935                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3058785                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           304497024                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          321828206                       # The number of ROB writes
system.switch_cpus3.timesIdled                  25494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 599288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          108000068                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            133121910                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    108000068                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.422840                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.422840                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.702820                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.702820                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       660200285                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      203717604                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      154335997                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36852                       # number of misc regfile writes
system.l20.replacements                         20262                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          125645                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22310                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.631779                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           24.984422                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.952274                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1730.216161                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           291.847143                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012199                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000465                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.844832                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.142503                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29292                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29292                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            6877                       # number of Writeback hits
system.l20.Writeback_hits::total                 6877                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29292                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29292                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29292                       # number of overall hits
system.l20.overall_hits::total                  29292                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20240                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20240                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20240                       # number of overall misses
system.l20.overall_misses::total                20254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3950826                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6043322595                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6047273421                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3950826                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6043322595                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6047273421                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3950826                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6043322595                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6047273421                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49532                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49546                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         6877                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             6877                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49532                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49546                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49532                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49546                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.408625                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.408792                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.408625                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.408792                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.408625                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.408792                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 282201.857143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 298583.132164                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 298571.809075                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 282201.857143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 298583.132164                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 298571.809075                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 282201.857143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 298583.132164                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 298571.809075                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3065                       # number of writebacks
system.l20.writebacks::total                     3065                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20240                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20240                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20240                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3055700                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4750166525                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4753222225                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3055700                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4750166525                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4753222225                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3055700                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4750166525                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4753222225                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.408625                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.408792                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.408625                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.408792                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.408625                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.408792                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 218264.285714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 234692.021986                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 234680.666782                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 218264.285714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 234692.021986                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 234680.666782                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 218264.285714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 234692.021986                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 234680.666782                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         35289                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          163366                       # Total number of references to valid blocks.
system.l21.sampled_refs                         37337                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.375445                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                   5                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.704856                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1673.929285                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           368.365859                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000344                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.817348                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.179866                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        41408                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41408                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8878                       # number of Writeback hits
system.l21.Writeback_hits::total                 8878                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        41408                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41408                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        41408                       # number of overall hits
system.l21.overall_hits::total                  41408                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        35276                       # number of ReadReq misses
system.l21.ReadReq_misses::total                35289                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        35276                       # number of demand (read+write) misses
system.l21.demand_misses::total                 35289                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        35276                       # number of overall misses
system.l21.overall_misses::total                35289                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4665781                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  12146193484                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    12150859265                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4665781                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  12146193484                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     12150859265                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4665781                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  12146193484                       # number of overall miss cycles
system.l21.overall_miss_latency::total    12150859265                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        76684                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              76697                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8878                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8878                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        76684                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               76697                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        76684                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              76697                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.460018                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.460109                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.460018                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.460109                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.460018                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.460109                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 358906.230769                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 344318.899082                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 344324.272861                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 358906.230769                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 344318.899082                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 344324.272861                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 358906.230769                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 344318.899082                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 344324.272861                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5099                       # number of writebacks
system.l21.writebacks::total                     5099                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        35276                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           35289                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        35276                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            35289                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        35276                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           35289                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3833341                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   9890482089                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   9894315430                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3833341                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   9890482089                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   9894315430                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3833341                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   9890482089                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   9894315430                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.460018                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.460109                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.460018                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.460109                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.460018                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.460109                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 294872.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 280374.251304                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 280379.592224                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 294872.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 280374.251304                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 280379.592224                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 294872.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 280374.251304                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 280379.592224                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12503                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          204229                       # Total number of references to valid blocks.
system.l22.sampled_refs                         14551                       # Sample count of references to valid blocks.
system.l22.avg_refs                         14.035393                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.731689                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     1.601811                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1536.541659                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           485.124841                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012076                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000782                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.750264                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.236877                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29570                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29570                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9643                       # number of Writeback hits
system.l22.Writeback_hits::total                 9643                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29570                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29570                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29570                       # number of overall hits
system.l22.overall_hits::total                  29570                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12482                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12496                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12482                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12496                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12482                       # number of overall misses
system.l22.overall_misses::total                12496                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4154642                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3780381898                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3784536540                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4154642                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3780381898                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3784536540                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4154642                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3780381898                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3784536540                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42052                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42066                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9643                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9643                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42052                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42066                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42052                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42066                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.296823                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.297057                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.296823                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.297057                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.296823                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.297057                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 296760.142857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 302866.679859                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 302859.838348                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 296760.142857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 302866.679859                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 302859.838348                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 296760.142857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 302866.679859                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 302859.838348                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5606                       # number of writebacks
system.l22.writebacks::total                     5606                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12482                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12496                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12482                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12496                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12482                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12496                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3259995                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2982768500                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2986028495                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3259995                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2982768500                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2986028495                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3259995                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2982768500                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2986028495                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.296823                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.297057                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.296823                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.297057                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.296823                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.297057                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 232856.785714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 238965.590450                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 238958.746399                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 232856.785714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 238965.590450                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 238958.746399                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 232856.785714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 238965.590450                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 238958.746399                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8546                       # number of replacements
system.l23.tagsinuse                      2047.910313                       # Cycle average of tags in use
system.l23.total_refs                          215474                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10594                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.339249                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           37.216771                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.252216                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1380.873731                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           626.567595                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.018172                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001588                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.674255                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.305941                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999956                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        27276                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  27276                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            8722                       # number of Writeback hits
system.l23.Writeback_hits::total                 8722                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        27276                       # number of demand (read+write) hits
system.l23.demand_hits::total                   27276                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        27276                       # number of overall hits
system.l23.overall_hits::total                  27276                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8504                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8524                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           20                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 20                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8524                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8544                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8524                       # number of overall misses
system.l23.overall_misses::total                 8544                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6642614                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2943985543                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2950628157                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      6349461                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      6349461                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6642614                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2950335004                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2956977618                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6642614                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2950335004                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2956977618                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           20                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        35780                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              35800                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         8722                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             8722                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           20                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           20                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        35800                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               35820                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           20                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        35800                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              35820                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.237675                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.238101                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.238101                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.238526                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.238101                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.238526                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 332130.700000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 346188.328198                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 346155.344557                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 317473.050000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 317473.050000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 332130.700000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 346120.953074                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 346088.204354                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 332130.700000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 346120.953074                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 346088.204354                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4716                       # number of writebacks
system.l23.writebacks::total                     4716                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           20                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8504                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8524                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           20                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            20                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           20                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8524                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8544                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           20                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8524                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8544                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5364382                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2400511483                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2405875865                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      5071457                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      5071457                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5364382                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2405582940                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2410947322                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5364382                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2405582940                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2410947322                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.237675                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.238101                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.238101                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.238526                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.238101                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.238526                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 268219.100000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 282280.277869                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 282247.285899                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 253572.850000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 253572.850000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 268219.100000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 282212.921164                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 282180.164092                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 268219.100000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 282212.921164                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 282180.164092                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.872784                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013452517                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873294.855823                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.872784                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022232                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866783                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13420403                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13420403                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13420403                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13420403                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13420403                       # number of overall hits
system.cpu0.icache.overall_hits::total       13420403                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5027414                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5027414                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5027414                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5027414                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5027414                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5027414                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13420420                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13420420                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13420420                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13420420                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13420420                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13420420                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 295730.235294                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 295730.235294                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 295730.235294                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 295730.235294                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 295730.235294                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 295730.235294                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4067026                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4067026                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4067026                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4067026                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4067026                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4067026                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 290501.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 290501.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 290501.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 290501.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 290501.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 290501.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49532                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245046313                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49788                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4921.794669                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.318507                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.681493                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825463                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174537                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19263538                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19263538                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9945                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9945                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23597030                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23597030                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23597030                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23597030                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       194545                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       194545                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       194545                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        194545                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       194545                       # number of overall misses
system.cpu0.dcache.overall_misses::total       194545                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36968126982                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36968126982                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36968126982                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36968126982                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36968126982                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36968126982                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19458083                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19458083                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23791575                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23791575                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23791575                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23791575                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009998                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009998                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008177                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008177                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008177                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008177                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 190023.526598                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 190023.526598                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 190023.526598                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 190023.526598                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 190023.526598                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 190023.526598                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6877                       # number of writebacks
system.cpu0.dcache.writebacks::total             6877                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       145013                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       145013                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       145013                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       145013                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       145013                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       145013                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49532                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49532                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49532                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49532                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8121606571                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8121606571                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8121606571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8121606571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8121606571                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8121606571                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 163966.861241                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 163966.861241                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 163966.861241                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 163966.861241                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 163966.861241                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 163966.861241                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996960                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099477231                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2216687.965726                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996960                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12503817                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12503817                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12503817                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12503817                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12503817                       # number of overall hits
system.cpu1.icache.overall_hits::total       12503817                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6125405                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6125405                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6125405                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6125405                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6125405                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6125405                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12503836                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12503836                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12503836                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12503836                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12503836                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12503836                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 322389.736842                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 322389.736842                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 322389.736842                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 322389.736842                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 322389.736842                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 322389.736842                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4773681                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4773681                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4773681                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4773681                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4773681                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4773681                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 367206.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 367206.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 367206.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 367206.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 367206.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 367206.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 76684                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193628044                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76940                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2516.610918                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.241248                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.758752                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899380                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100620                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10058299                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10058299                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7330365                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7330365                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21362                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21362                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17334                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17388664                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17388664                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17388664                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17388664                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       188412                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188412                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       188412                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        188412                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       188412                       # number of overall misses
system.cpu1.dcache.overall_misses::total       188412                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  36418926257                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  36418926257                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  36418926257                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  36418926257                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  36418926257                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  36418926257                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10246711                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10246711                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7330365                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7330365                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17334                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17334                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17577076                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17577076                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17577076                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17577076                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018388                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018388                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010719                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010719                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010719                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010719                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 193294.090912                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 193294.090912                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 193294.090912                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 193294.090912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 193294.090912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 193294.090912                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8878                       # number of writebacks
system.cpu1.dcache.writebacks::total             8878                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111728                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111728                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111728                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111728                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111728                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111728                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        76684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        76684                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        76684                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        76684                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        76684                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        76684                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  15141146662                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15141146662                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  15141146662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15141146662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  15141146662                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15141146662                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007484                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007484                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004363                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004363                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004363                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004363                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 197448.576783                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 197448.576783                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 197448.576783                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 197448.576783                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 197448.576783                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 197448.576783                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997237                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097580227                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370583.643629                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997237                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12940543                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12940543                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12940543                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12940543                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12940543                       # number of overall hits
system.cpu2.icache.overall_hits::total       12940543                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4713867                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4713867                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4713867                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4713867                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4713867                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4713867                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12940558                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12940558                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12940558                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12940558                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12940558                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12940558                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 314257.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 314257.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 314257.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 314257.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 314257.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 314257.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4270842                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4270842                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4270842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4270842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4270842                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4270842                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 305060.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 305060.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 305060.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 305060.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 305060.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 305060.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42052                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182314113                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42308                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4309.211331                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.653054                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.346946                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908801                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091199                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10085775                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10085775                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7635316                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7635316                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18290                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18290                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18290                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18290                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17721091                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17721091                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17721091                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17721091                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127549                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127549                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127549                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127549                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127549                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127549                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20195068333                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20195068333                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20195068333                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20195068333                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20195068333                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20195068333                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10213324                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10213324                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7635316                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7635316                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18290                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18290                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17848640                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17848640                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17848640                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17848640                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012488                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012488                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007146                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007146                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007146                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007146                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 158331.843707                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 158331.843707                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 158331.843707                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 158331.843707                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 158331.843707                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 158331.843707                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9643                       # number of writebacks
system.cpu2.dcache.writebacks::total             9643                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85497                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85497                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85497                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85497                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85497                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85497                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42052                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42052                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42052                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42052                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42052                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42052                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5808136067                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5808136067                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5808136067                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5808136067                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5808136067                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5808136067                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 138117.950799                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 138117.950799                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 138117.950799                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 138117.950799                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 138117.950799                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 138117.950799                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               463.486465                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1101217317                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2363127.289700                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.486465                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.028023                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.742767                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13276030                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13276030                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13276030                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13276030                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13276030                       # number of overall hits
system.cpu3.icache.overall_hits::total       13276030                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7268330                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7268330                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7268330                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7268330                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7268330                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7268330                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13276051                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13276051                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13276051                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13276051                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13276051                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13276051                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 346110.952381                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 346110.952381                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 346110.952381                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 346110.952381                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 346110.952381                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 346110.952381                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           20                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           20                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           20                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6808614                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6808614                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6808614                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6808614                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6808614                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6808614                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 340430.700000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 340430.700000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 340430.700000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 340430.700000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 340430.700000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 340430.700000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 35800                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               177052676                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 36056                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4910.491347                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.178611                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.821389                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.903041                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.096959                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9789853                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9789853                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7640269                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7640269                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18459                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18459                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18426                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18426                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17430122                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17430122                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17430122                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17430122                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        91538                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        91538                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          164                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        91702                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         91702                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        91702                       # number of overall misses
system.cpu3.dcache.overall_misses::total        91702                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  11893582705                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11893582705                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     53280816                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     53280816                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  11946863521                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11946863521                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  11946863521                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11946863521                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9881391                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9881391                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7640433                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7640433                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18426                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18426                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17521824                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17521824                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17521824                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17521824                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009264                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009264                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005234                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005234                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 129930.550209                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 129930.550209                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 324883.024390                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 324883.024390                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 130279.203518                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130279.203518                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 130279.203518                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130279.203518                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       446947                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 223473.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8722                       # number of writebacks
system.cpu3.dcache.writebacks::total             8722                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        55758                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        55758                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          144                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          144                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55902                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55902                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55902                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55902                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        35780                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        35780                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           20                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        35800                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35800                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        35800                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35800                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4792341964                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4792341964                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      6516929                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      6516929                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4798858893                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4798858893                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4798858893                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4798858893                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002043                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002043                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 133939.126998                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 133939.126998                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 325846.450000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 325846.450000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 134046.337793                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 134046.337793                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 134046.337793                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 134046.337793                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
