#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Wed Oct 14 13:36:01 2020
# Process ID: 9404
# Current directory: C:/Users/aajos/Documents/GitHub/Lab07/Lab07
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11604 C:\Users\aajos\Documents\GitHub\Lab07\Lab07\Lab07.xpr
# Log file: C:/Users/aajos/Documents/GitHub/Lab07/Lab07/vivado.log
# Journal file: C:/Users/aajos/Documents/GitHub/Lab07/Lab07\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aajos/Documents/GitHub/Lab07/Lab07/Lab07.xpr
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_2 ]
source BCD6b_test.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
source BCD6b_test.tcl
close_sim
current_fileset -simset [ get_filesets sim_3 ]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top BCD11b_test [get_filesets sim_3]
set_property top_lib xil_defaultlib [get_filesets sim_3]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_3
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
add_bp {C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv} 105
remove_bps -file {C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv} -line 105
add_bp {C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv} 105
remove_bps -file {C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv} -line 105
close_sim
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
close_sim
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
close_sim
close [ open C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/sseg1_BCD.sv w ]
add_files C:/Users/aajos/Documents/GitHub/Lab07/systemverilogcode/sseg1_BCD.sv
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/aajos/Documents/GitHub/Lab06/sseg_decoder.sv C:/Users/aajos/Documents/GitHub/Lab06/sseg1.sv C:/Users/aajos/Documents/GitHub/Lab06/mux2_4b.sv}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/aajos/Documents/GitHub/Lab07/Basys3.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
add_files -norecurse C:/Users/aajos/Documents/GitHub/Lab06/sseg1.sv
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation -simset [get_filesets sim_3 ]
source BCD11b_test.tcl
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
source BCD6b_test.tcl
