#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov 18 21:57:55 2018
# Process ID: 6708
# Current directory: C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.runs/synth_1/top.vds
# Journal file: C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 372.148 ; gain = 98.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/top.vhd:17]
INFO: [Synth 8-3491] module 'cpu' declared at 'C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/cpu.vhd:7' bound to instance 'cpu_unit' of component 'cpu' [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/top.vhd:74]
INFO: [Synth 8-638] synthesizing module 'cpu' [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/cpu.vhd:47]
	Parameter ABW bound to: 16 - type: integer 
	Parameter DBW bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cpu' (1#1) [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/cpu.vhd:47]
INFO: [Synth 8-3491] module 'ram_async' declared at 'C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/ram.vhd:9' bound to instance 'ram_unit' of component 'ram_async' [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ram_async' [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/ram.vhd:24]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_async' (2#1) [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/ram.vhd:24]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/controller.vhd:93' bound to instance 'ctrl_unit' of component 'controller' [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/top.vhd:87]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/controller.vhd:107]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/controller.vhd:187]
WARNING: [Synth 8-6014] Unused sequential element mtr_var_wave_state_reg was removed.  [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/controller.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/controller.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/sources_1/new/top.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 453.684 ; gain = 180.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 453.684 ; gain = 180.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 453.684 ; gain = 180.156
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/constrs_1/new/car.xdc]
Finished Parsing XDC File [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/constrs_1/new/car.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.srcs/constrs_1/new/car.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 772.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 772.695 ; gain = 499.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 772.695 ; gain = 499.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 772.695 ; gain = 499.168
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'cpu'
INFO: [Synth 8-5546] ROM "f_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "srv_clock_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mtr_clock_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mtr_state_clock_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mtr_state_clock_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "srv_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mtr_wave_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mtr_wave_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_prev" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   all_0 |                               00 |                               00
                   all_1 |                               01 |                               01
                   all_2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'cpu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 772.695 ; gain = 499.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	  19 Input      8 Bit        Muxes := 1     
	  21 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 25    
	   6 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	  21 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	  19 Input      8 Bit        Muxes := 1     
	  21 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
Module ram_async 
Detailed RTL Component Info : 
+---RAMs : 
	             512K Bit         RAMs := 1     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cpu_unit/state_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_unit/f_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ctrl_unit/mtr_clock_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctrl_unit/srv_clock_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctrl_unit/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctrl_unit/state_prev" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctrl_unit/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctrl_unit/mtr_wave_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctrl_unit/mtr_state_clock_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctrl_unit/mtr_state_clock_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctrl_unit/mtr_wave_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_unit/srv_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'cpu_unit/cio_i_reg[3]' (FDC) to 'cpu_unit/cio_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu_unit/cio_i_reg[2]' (FDC) to 'cpu_unit/cio_i_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_unit/mtr_wave_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'ctrl_unit/instr_next_reg[2]' (FDCE) to 'ctrl_unit/instr_next_reg[0]'
INFO: [Synth 8-3886] merging instance 'ctrl_unit/instr_next_reg[3]' (FDCE) to 'ctrl_unit/instr_next_reg[1]'
WARNING: [Synth 8-3332] Sequential element (cpu_unit/f_reg_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (cpu_unit/f_reg_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (cpu_unit/f_reg_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (cpu_unit/f_reg_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (cpu_unit/f_reg_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ctrl_unit/mtr_wave_state_reg[3]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 772.695 ; gain = 499.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------+-----------+----------------------+--------------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives         | 
+------------+------------------+-----------+----------------------+--------------------+
|top         | ram_unit/ram_reg | Implied   | 64 K x 8             | RAM256X1S x 2048   | 
+------------+------------------+-----------+----------------------+--------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 785.098 ; gain = 511.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 789.551 ; gain = 516.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------------+-----------+----------------------+--------------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives         | 
+------------+------------------+-----------+----------------------+--------------------+
|top         | ram_unit/ram_reg | Implied   | 64 K x 8             | RAM256X1S x 2048   | 
+------------+------------------+-----------+----------------------+--------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 856.160 ; gain = 582.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ctrl_unit/readiness_state_reg is being inverted and renamed to ctrl_unit/readiness_state_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 856.160 ; gain = 582.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 856.160 ; gain = 582.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 856.160 ; gain = 582.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 856.160 ; gain = 582.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 856.160 ; gain = 582.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 856.160 ; gain = 582.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    40|
|3     |LUT1      |    18|
|4     |LUT2      |   109|
|5     |LUT3      |    64|
|6     |LUT4      |  1263|
|7     |LUT5      |    78|
|8     |LUT6      |  1814|
|9     |MUXF7     |   272|
|10    |MUXF8     |   136|
|11    |RAM256X1S |  2048|
|12    |FDCE      |   309|
|13    |FDPE      |    12|
|14    |FDRE      |    44|
|15    |LDC       |     3|
|16    |IBUF      |     2|
|17    |OBUF      |     9|
+------+----------+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |  6222|
|2     |  cpu_unit  |cpu        |  2782|
|3     |  ctrl_unit |controller |   420|
|4     |  ram_unit  |ram_async  |  3008|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 856.160 ; gain = 582.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 856.160 ; gain = 263.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 856.160 ; gain = 582.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2501 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2051 instances were transformed.
  LDC => LDCE: 3 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 856.160 ; gain = 595.199
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vegar/Desktop/LogoCar/Jose_CPU_RAM_Expanded/CPU_RAM_Jose.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.176 . Memory (MB): peak = 856.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 18 21:58:36 2018...
