Loading design for application iotiming from file wiwisdr_ecp5_test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 7
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Loading design for application iotiming from file wiwisdr_ecp5_test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 8
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Loading design for application iotiming from file wiwisdr_ecp5_test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 9
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Loading design for application iotiming from file wiwisdr_ecp5_test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
// Design: top
// Package: CABGA256
// ncd File: wiwisdr_ecp5_test_impl1.ncd
// Version: Diamond (64-bit) 3.14.0.75.2
// Written on Tue Jan 28 18:14:16 2025
// M: Minimum Performance Grade
// iotiming wiwisdr_ecp5_test_impl1.ncd wiwisdr_ecp5_test_impl1.prf -gui -msgset C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/promote.xml

I/O Timing Report (All units are in ns)

Worst Case Results across Performance Grades (M, 9, 8, 7, 6):

// Input Setup and Hold Times

Port            Clock        Edge  Setup Performance_Grade  Hold Performance_Grade
----------------------------------------------------------------------
sdr_rx_subg     sdr_rxclk    R    -0.471      M       2.704     6
sdr_rx_wifi     sdr_rxclk    R    -0.471      M       2.704     6
stm_fpga_spare1 dpll_clkout2 R     2.716      6      -0.182     6
stm_fpga_spare2 dpll_clkout2 R     4.200      6      -0.400     6
stm_fpga_spare5 dpll_clkout2 R     5.526      6       0.879     6
stm_fpga_spare5 sdr_rxclk    R     6.090      6       0.021     6


// Clock to Output Delay

Port       Clock        Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade
------------------------------------------------------------------------
sdr_txdata dpll_clkout2 R     5.717         6        2.244          M
spi1_mosi  dpll_clkout2 R     5.974         6        2.370          M
spi1_sck   dpll_clkout2 R     5.974         6        2.370          M
spi2_mosi  dpll_clkout2 R     5.974         6        2.370          M
spi2_sck   dpll_clkout2 R     5.974         6        2.370          M
spi3_mosi  dpll_clkout2 R     5.974         6        2.370          M
spi3_sck   dpll_clkout2 R     5.974         6        2.370          M
spi4_mosi  dpll_clkout2 R     5.974         6        2.370          M
spi4_sck   dpll_clkout2 R     7.322         6        3.064          M


// Internal_Clock to Input

Port            Internal_Clock
--------------------------------------------------------
fpga_scl        int_clk_out   
fpga_sda        int_clk_out   
stm_fpga_spare5 int_clk_out   


// Internal_Clock to Output

Port     Internal_Clock
--------------------------------------------------------
fpga_led int_clk_out   
fpga_scl int_clk_out   
fpga_sda int_clk_out   
WARNING: you must also run trce with hold speed: 6
WARNING: you must also run trce with setup speed: M
