Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a9ccd3e51a224ea4850dd6b43efb2b19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot keyboard_sim_behav xil_defaultlib.keyboard_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/keyboard/testbench.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cnt_inc' [C:/Users/86157/Desktop/Study/digital logic/shiyan6/keyboard/keyboard.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
