// Seed: 234814755
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout tri id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1'b0 ? id_5 : id_2;
  assign id_5 = -1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_6 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire _id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire [1 : -1 'b0] id_9;
  logic [id_6  -  -1 : ""] id_10;
  ;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10,
      id_9,
      id_3
  );
endmodule
