-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FAST_t_opr is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_rows_V_empty_n : IN STD_LOGIC;
    p_src_rows_V_read : OUT STD_LOGIC;
    p_src_cols_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V_empty_n : IN STD_LOGIC;
    p_src_cols_V_read : OUT STD_LOGIC;
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_mask_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_mask_data_stream_V_full_n : IN STD_LOGIC;
    p_mask_data_stream_V_write : OUT STD_LOGIC;
    p_threshold_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_threshold_empty_n : IN STD_LOGIC;
    p_threshold_read : OUT STD_LOGIC );
end;


architecture behav of FAST_t_opr is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_rows_V_blk_n : STD_LOGIC;
    signal p_src_cols_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond4_i_reg_4573 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4582 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mask_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal or_cond4_i_reg_4644 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_i_reg_4644_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_threshold_blk_n : STD_LOGIC;
    signal t_V_3_reg_521 : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_reg_4475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal cols_reg_4480 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_fu_1284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_reg_4485 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_fu_1290_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_reg_4490 : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_fu_1296_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_reg_4495 : STD_LOGIC_VECTOR (31 downto 0);
    signal rhs_V_fu_1300_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_reg_4500 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_fu_1304_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_reg_4520 : STD_LOGIC_VECTOR (8 downto 0);
    signal b0_fu_1310_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_reg_4540 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond3_i_fu_1314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_1319_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_4549 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i_fu_1325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_reg_4554 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i_reg_4559 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_fu_1342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_4563 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_1358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_4568 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_i_fu_1364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op187_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond4_i_reg_4573_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_i_reg_4573_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_i_reg_4573_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_i_reg_4573_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_i_reg_4573_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_i_reg_4573_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_i_reg_4573_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1369_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_fu_1380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4582_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4582_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4582_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4582_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4582_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4582_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4582_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_val_0_V_addr_reg_4587 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_1_V_addr_reg_4593 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_2_V_addr_reg_4599 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_3_V_addr_reg_4605 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_4_V_addr_reg_4611 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_5_V_addr_reg_4617 : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_0_V_ad_reg_4623 : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_0_V_ad_reg_4623_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_0_V_ad_reg_4623_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_0_V_ad_reg_4623_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_0_V_ad_reg_4623_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_0_V_ad_reg_4623_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_0_V_ad_reg_4623_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_0_V_ad_reg_4623_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_1_V_ad_reg_4629 : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_1_V_ad_reg_4629_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_1_V_ad_reg_4629_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_1_V_ad_reg_4629_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_1_V_ad_reg_4629_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_1_V_ad_reg_4629_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_1_V_ad_reg_4629_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_1_V_ad_reg_4629_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_10_i_fu_1407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_4635 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_4635_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_4635_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_4635_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_4635_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_4635_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_4635_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_4635_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_4639 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_4639_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_4639_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_4639_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_4639_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_4639_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_4639_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_i_reg_4639_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_i_fu_1435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_i_reg_4644_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_i_reg_4644_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_i_reg_4644_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_i_reg_4644_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_i_reg_4644_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_i_reg_4644_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_i_fu_1822_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_i_reg_4648 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_i_fu_1832_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_i_reg_4653 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_1_i_fu_1906_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_1_i_reg_4658 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_1_i_fu_1916_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_1_i_reg_4663 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_i_fu_1990_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_i_reg_4668 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_2_i_fu_2000_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_2_i_reg_4673 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_3_i_fu_2074_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_3_i_reg_4678 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_3_i_fu_2084_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_3_i_reg_4683 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_4_i_fu_2158_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_4_i_reg_4688 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_4_i_fu_2168_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_4_i_reg_4693 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_5_i_fu_2242_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_5_i_reg_4698 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_5_i_fu_2252_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_5_i_reg_4703 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_i_47_fu_2326_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_i_47_reg_4708 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_6_i_fu_2336_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_6_i_reg_4713 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_8_i_fu_2410_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_8_i_reg_4718 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_7_i_fu_2420_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_7_i_reg_4723 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_cond5_i_fu_2502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_i_reg_4728 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_1_not_i_fu_2508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_1_not_i_reg_4734 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_1_i_fu_2514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_1_i_reg_4739 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_i_fu_2520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_i_reg_4744 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_2_not_i_fu_2526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_2_not_i_reg_4749 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_2_i_fu_2532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_2_i_reg_4754 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_i_fu_2538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_i_reg_4759 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_3_not_i_fu_2544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_3_not_i_reg_4764 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_3_i_fu_2550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_3_i_reg_4769 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond8_i_fu_2556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond8_i_reg_4774 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_4_not_i_fu_2562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_4_not_i_reg_4779 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_4_i_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_4_i_reg_4784 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond9_i_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond9_i_reg_4789 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_5_not_i_fu_2580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_5_not_i_reg_4794 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_5_i_fu_2586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_5_i_reg_4799 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond10_i_fu_2592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond10_i_reg_4804 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond12_i_fu_2714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond12_i_reg_4809 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_4_i_fu_3116_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_1_i_4_i_reg_4814 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_cond20_i_fu_3130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond20_i_reg_4820 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond11_i_fu_3142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond11_i_reg_4826 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_3160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_reg_4832 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_fu_3166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_reg_4837 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_fu_3172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_reg_4842 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_d_assign_16_i_fu_3178_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_16_i_reg_4847 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_16_i_reg_4847_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_16_i_reg_4847_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_8_i_fu_3183_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_8_i_reg_4853 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_8_i_reg_4853_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_8_i_reg_4853_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_1_i_fu_3188_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_1_i_reg_4859 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_1_i_reg_4859_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_1_i_reg_4859_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_9_i_fu_3193_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_9_i_reg_4865 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_9_i_reg_4865_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_9_i_reg_4865_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_2_i_fu_3198_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_2_i_reg_4871 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_2_i_reg_4871_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_2_i_reg_4871_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_10_i_fu_3203_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_10_i_reg_4877 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_10_i_reg_4877_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_10_i_reg_4877_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_10_i_reg_4877_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_3_i_fu_3208_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_3_i_reg_4883 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_3_i_reg_4883_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_3_i_reg_4883_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_3_i_reg_4883_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_11_i_fu_3213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_11_i_reg_4889 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_11_i_reg_4889_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_11_i_reg_4889_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_4_i_fu_3218_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_4_i_reg_4895 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_4_i_reg_4895_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_4_i_reg_4895_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_12_i_fu_3223_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_12_i_reg_4901 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_12_i_reg_4901_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_12_i_reg_4901_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_12_i_reg_4901_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_5_i_fu_3228_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_5_i_reg_4907 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_5_i_reg_4907_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_5_i_reg_4907_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_5_i_reg_4907_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_13_i_fu_3233_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_13_i_reg_4913 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_13_i_reg_4913_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_13_i_reg_4913_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_6_i_fu_3238_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_6_i_reg_4919 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_6_i_reg_4919_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_6_i_reg_4919_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_14_i_fu_3243_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_14_i_reg_4925 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_14_i_reg_4925_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_14_i_reg_4925_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_14_i_reg_4925_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_7_i_fu_3248_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_7_i_reg_4931 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_7_i_reg_4931_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_7_i_reg_4931_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_7_i_reg_4931_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_15_i_fu_3253_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_15_i_reg_4937 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_15_i_reg_4937_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_15_i_reg_4937_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal iscorner_2_i_16_i_fu_3581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal iscorner_2_i_16_i_reg_4943 : STD_LOGIC_VECTOR (0 downto 0);
    signal iscorner_2_i_16_i_reg_4943_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal iscorner_2_i_16_i_reg_4943_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal iscorner_2_i_16_i_reg_4943_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal iscorner_2_i_16_i_reg_4943_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_i_min_int_s_fu_675_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_i_reg_4947 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_i_max_int_s_fu_1025_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_i_reg_4952 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_2_i_min_int_s_fu_681_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_2_i_reg_4957 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_2_i_max_int_s_fu_1031_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_2_i_reg_4962 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_4_i_min_int_s_fu_687_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_4_i_reg_4967 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_4_i_max_int_s_fu_1037_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_4_i_reg_4972 : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_3_i_max_int_s_fu_1098_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_3_i_reg_4977 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_4_i_min_int_s_fu_741_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_4_i_reg_4982 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_4_i_min_int_s_fu_747_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_4_i_reg_4987 : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_3_i_min_int_s_fu_801_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_3_i_reg_4992 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_96_4_i_max_int_s_fu_1162_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_96_4_i_reg_4997 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_4_i_max_int_s_fu_1168_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_4_i_reg_5002 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_3972_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_reg_5007 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter1_state4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal k_buf_val_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_0_V_ce0 : STD_LOGIC;
    signal k_buf_val_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_0_V_ce1 : STD_LOGIC;
    signal k_buf_val_0_V_we1 : STD_LOGIC;
    signal k_buf_val_1_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_1_V_ce0 : STD_LOGIC;
    signal k_buf_val_1_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_1_V_ce1 : STD_LOGIC;
    signal k_buf_val_1_V_we1 : STD_LOGIC;
    signal k_buf_val_2_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_2_V_ce0 : STD_LOGIC;
    signal k_buf_val_2_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_2_V_ce1 : STD_LOGIC;
    signal k_buf_val_2_V_we1 : STD_LOGIC;
    signal k_buf_val_3_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_3_V_ce0 : STD_LOGIC;
    signal k_buf_val_3_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_3_V_ce1 : STD_LOGIC;
    signal k_buf_val_3_V_we1 : STD_LOGIC;
    signal k_buf_val_4_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_4_V_ce0 : STD_LOGIC;
    signal k_buf_val_4_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_4_V_ce1 : STD_LOGIC;
    signal k_buf_val_4_V_we1 : STD_LOGIC;
    signal k_buf_val_5_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_5_V_ce0 : STD_LOGIC;
    signal k_buf_val_5_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_5_V_ce1 : STD_LOGIC;
    signal k_buf_val_5_V_we1 : STD_LOGIC;
    signal core_buf_val_0_V_ce0 : STD_LOGIC;
    signal core_buf_val_0_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_buf_val_0_V_ce1 : STD_LOGIC;
    signal core_buf_val_0_V_we1 : STD_LOGIC;
    signal core_buf_val_1_V_ce0 : STD_LOGIC;
    signal core_buf_val_1_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_buf_val_1_V_ce1 : STD_LOGIC;
    signal core_buf_val_1_V_we1 : STD_LOGIC;
    signal tmp_66_1_i_min_int_s_fu_549_ap_ready : STD_LOGIC;
    signal tmp_66_1_i_min_int_s_fu_549_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_3_i_min_int_s_fu_555_ap_ready : STD_LOGIC;
    signal tmp_66_3_i_min_int_s_fu_555_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_5_i_min_int_s_fu_561_ap_ready : STD_LOGIC;
    signal tmp_66_5_i_min_int_s_fu_561_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_7_i_min_int_s_fu_567_ap_ready : STD_LOGIC;
    signal tmp_66_7_i_min_int_s_fu_567_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_9_i_min_int_s_fu_573_ap_ready : STD_LOGIC;
    signal tmp_66_9_i_min_int_s_fu_573_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_i_min_int_s_fu_579_ap_ready : STD_LOGIC;
    signal tmp_66_i_min_int_s_fu_579_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_2_i_min_int_s_fu_585_ap_ready : STD_LOGIC;
    signal tmp_66_2_i_min_int_s_fu_585_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_4_i_min_int_s_fu_591_ap_ready : STD_LOGIC;
    signal tmp_66_4_i_min_int_s_fu_591_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_1_i_min_int_s_fu_597_ap_ready : STD_LOGIC;
    signal tmp_73_1_i_min_int_s_fu_597_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_3_i_min_int_s_fu_603_ap_ready : STD_LOGIC;
    signal tmp_73_3_i_min_int_s_fu_603_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_5_i_min_int_s_fu_609_ap_ready : STD_LOGIC;
    signal tmp_73_5_i_min_int_s_fu_609_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_7_i_min_int_s_fu_615_ap_ready : STD_LOGIC;
    signal tmp_73_7_i_min_int_s_fu_615_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_9_i_min_int_s_fu_621_ap_ready : STD_LOGIC;
    signal tmp_73_9_i_min_int_s_fu_621_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_i_min_int_s_fu_627_ap_ready : STD_LOGIC;
    signal tmp_73_i_min_int_s_fu_627_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_2_i_min_int_s_fu_633_ap_ready : STD_LOGIC;
    signal tmp_73_2_i_min_int_s_fu_633_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_4_i_min_int_s_fu_639_ap_ready : STD_LOGIC;
    signal tmp_73_4_i_min_int_s_fu_639_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_1_i_min_int_s_fu_645_ap_ready : STD_LOGIC;
    signal tmp_80_1_i_min_int_s_fu_645_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_3_i_min_int_s_fu_651_ap_ready : STD_LOGIC;
    signal tmp_80_3_i_min_int_s_fu_651_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_5_i_min_int_s_fu_657_ap_ready : STD_LOGIC;
    signal tmp_80_5_i_min_int_s_fu_657_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_7_i_min_int_s_fu_663_ap_ready : STD_LOGIC;
    signal tmp_80_7_i_min_int_s_fu_663_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_9_i_min_int_s_fu_669_ap_ready : STD_LOGIC;
    signal tmp_80_9_i_min_int_s_fu_669_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_i_min_int_s_fu_675_ap_ready : STD_LOGIC;
    signal tmp_80_2_i_min_int_s_fu_681_ap_ready : STD_LOGIC;
    signal tmp_80_4_i_min_int_s_fu_687_ap_ready : STD_LOGIC;
    signal tmp_88_i_min_int_s_fu_693_ap_ready : STD_LOGIC;
    signal tmp_88_i_min_int_s_fu_693_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_i_min_int_s_fu_699_ap_ready : STD_LOGIC;
    signal tmp_91_i_min_int_s_fu_699_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_1_i_min_int_s_fu_705_ap_ready : STD_LOGIC;
    signal tmp_88_1_i_min_int_s_fu_705_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_1_i_min_int_s_fu_711_ap_ready : STD_LOGIC;
    signal tmp_91_1_i_min_int_s_fu_711_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_2_i_min_int_s_fu_717_ap_ready : STD_LOGIC;
    signal tmp_88_2_i_min_int_s_fu_717_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_2_i_min_int_s_fu_723_ap_ready : STD_LOGIC;
    signal tmp_91_2_i_min_int_s_fu_723_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_3_i_min_int_s_fu_729_ap_ready : STD_LOGIC;
    signal tmp_88_3_i_min_int_s_fu_729_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_3_i_min_int_s_fu_735_ap_ready : STD_LOGIC;
    signal tmp_91_3_i_min_int_s_fu_735_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_4_i_min_int_s_fu_741_ap_ready : STD_LOGIC;
    signal tmp_91_4_i_min_int_s_fu_747_ap_ready : STD_LOGIC;
    signal b0_1_i_min_int_s_fu_753_ap_ready : STD_LOGIC;
    signal b0_1_i_min_int_s_fu_753_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_i_min_int_s_fu_759_ap_ready : STD_LOGIC;
    signal b0_2_i_min_int_s_fu_759_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_1_i_min_int_s_fu_766_ap_ready : STD_LOGIC;
    signal b0_1_1_i_min_int_s_fu_766_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_1_i_min_int_s_fu_773_ap_ready : STD_LOGIC;
    signal b0_2_1_i_min_int_s_fu_773_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_2_i_min_int_s_fu_780_ap_ready : STD_LOGIC;
    signal b0_1_2_i_min_int_s_fu_780_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_2_i_min_int_s_fu_787_ap_ready : STD_LOGIC;
    signal b0_2_2_i_min_int_s_fu_787_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_3_i_min_int_s_fu_794_ap_ready : STD_LOGIC;
    signal b0_1_3_i_min_int_s_fu_794_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_3_i_min_int_s_fu_801_ap_ready : STD_LOGIC;
    signal tmp_88_5_i_min_int_s_fu_808_ap_ready : STD_LOGIC;
    signal tmp_88_5_i_min_int_s_fu_808_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_5_i_min_int_s_fu_814_ap_ready : STD_LOGIC;
    signal tmp_91_5_i_min_int_s_fu_814_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_6_i_min_int_s_fu_820_ap_ready : STD_LOGIC;
    signal tmp_88_6_i_min_int_s_fu_820_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_6_i_min_int_s_fu_826_ap_ready : STD_LOGIC;
    signal tmp_91_6_i_min_int_s_fu_826_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_88_7_i_min_int_s_fu_832_ap_ready : STD_LOGIC;
    signal tmp_88_7_i_min_int_s_fu_832_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_91_7_i_min_int_s_fu_838_ap_ready : STD_LOGIC;
    signal tmp_91_7_i_min_int_s_fu_838_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_4_i_min_int_s_fu_844_ap_ready : STD_LOGIC;
    signal b0_1_4_i_min_int_s_fu_844_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_4_i_min_int_s_fu_850_ap_ready : STD_LOGIC;
    signal b0_2_4_i_min_int_s_fu_850_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_5_i_min_int_s_fu_857_ap_ready : STD_LOGIC;
    signal b0_1_5_i_min_int_s_fu_857_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_5_i_min_int_s_fu_864_ap_ready : STD_LOGIC;
    signal b0_2_5_i_min_int_s_fu_864_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_6_i_min_int_s_fu_871_ap_ready : STD_LOGIC;
    signal b0_1_6_i_min_int_s_fu_871_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_6_i_min_int_s_fu_878_ap_ready : STD_LOGIC;
    signal b0_2_6_i_min_int_s_fu_878_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_7_i_min_int_s_fu_885_ap_ready : STD_LOGIC;
    signal b0_1_7_i_min_int_s_fu_885_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_7_i_min_int_s_fu_892_ap_ready : STD_LOGIC;
    signal b0_2_7_i_min_int_s_fu_892_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_1_i_max_int_s_fu_899_ap_ready : STD_LOGIC;
    signal tmp_68_1_i_max_int_s_fu_899_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_3_i_max_int_s_fu_905_ap_ready : STD_LOGIC;
    signal tmp_68_3_i_max_int_s_fu_905_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_5_i_max_int_s_fu_911_ap_ready : STD_LOGIC;
    signal tmp_68_5_i_max_int_s_fu_911_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_7_i_max_int_s_fu_917_ap_ready : STD_LOGIC;
    signal tmp_68_7_i_max_int_s_fu_917_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_9_i_max_int_s_fu_923_ap_ready : STD_LOGIC;
    signal tmp_68_9_i_max_int_s_fu_923_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_i_max_int_s_fu_929_ap_ready : STD_LOGIC;
    signal tmp_68_i_max_int_s_fu_929_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_2_i_max_int_s_fu_935_ap_ready : STD_LOGIC;
    signal tmp_68_2_i_max_int_s_fu_935_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_4_i_max_int_s_fu_941_ap_ready : STD_LOGIC;
    signal tmp_68_4_i_max_int_s_fu_941_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_75_1_i_max_int_s_fu_947_ap_ready : STD_LOGIC;
    signal tmp_75_1_i_max_int_s_fu_947_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_75_3_i_max_int_s_fu_953_ap_ready : STD_LOGIC;
    signal tmp_75_3_i_max_int_s_fu_953_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_75_5_i_max_int_s_fu_959_ap_ready : STD_LOGIC;
    signal tmp_75_5_i_max_int_s_fu_959_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_75_7_i_max_int_s_fu_965_ap_ready : STD_LOGIC;
    signal tmp_75_7_i_max_int_s_fu_965_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_75_9_i_max_int_s_fu_971_ap_ready : STD_LOGIC;
    signal tmp_75_9_i_max_int_s_fu_971_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_75_i_max_int_s_fu_977_ap_ready : STD_LOGIC;
    signal tmp_75_i_max_int_s_fu_977_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_75_2_i_max_int_s_fu_983_ap_ready : STD_LOGIC;
    signal tmp_75_2_i_max_int_s_fu_983_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_75_4_i_max_int_s_fu_989_ap_ready : STD_LOGIC;
    signal tmp_75_4_i_max_int_s_fu_989_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_1_i_max_int_s_fu_995_ap_ready : STD_LOGIC;
    signal tmp_82_1_i_max_int_s_fu_995_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_3_i_max_int_s_fu_1001_ap_ready : STD_LOGIC;
    signal tmp_82_3_i_max_int_s_fu_1001_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_5_i_max_int_s_fu_1007_ap_ready : STD_LOGIC;
    signal tmp_82_5_i_max_int_s_fu_1007_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_7_i_max_int_s_fu_1013_ap_ready : STD_LOGIC;
    signal tmp_82_7_i_max_int_s_fu_1013_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_9_i_max_int_s_fu_1019_ap_ready : STD_LOGIC;
    signal tmp_82_9_i_max_int_s_fu_1019_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_i_max_int_s_fu_1025_ap_ready : STD_LOGIC;
    signal tmp_82_2_i_max_int_s_fu_1031_ap_ready : STD_LOGIC;
    signal tmp_82_4_i_max_int_s_fu_1037_ap_ready : STD_LOGIC;
    signal a0_1_i_max_int_s_fu_1043_ap_ready : STD_LOGIC;
    signal a0_1_i_max_int_s_fu_1043_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_i_max_int_s_fu_1050_ap_ready : STD_LOGIC;
    signal a0_2_i_max_int_s_fu_1050_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_1_1_i_max_int_s_fu_1058_ap_ready : STD_LOGIC;
    signal a0_1_1_i_max_int_s_fu_1058_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_1_i_max_int_s_fu_1066_ap_ready : STD_LOGIC;
    signal a0_2_1_i_max_int_s_fu_1066_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_1_2_i_max_int_s_fu_1074_ap_ready : STD_LOGIC;
    signal a0_1_2_i_max_int_s_fu_1074_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_2_i_max_int_s_fu_1082_ap_ready : STD_LOGIC;
    signal a0_2_2_i_max_int_s_fu_1082_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_1_3_i_max_int_s_fu_1090_ap_ready : STD_LOGIC;
    signal a0_1_3_i_max_int_s_fu_1090_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_3_i_max_int_s_fu_1098_ap_ready : STD_LOGIC;
    signal tmp_96_i_max_int_s_fu_1106_ap_ready : STD_LOGIC;
    signal tmp_96_i_max_int_s_fu_1106_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_i_max_int_s_fu_1113_ap_ready : STD_LOGIC;
    signal tmp_99_i_max_int_s_fu_1113_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_96_1_i_max_int_s_fu_1120_ap_ready : STD_LOGIC;
    signal tmp_96_1_i_max_int_s_fu_1120_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_1_i_max_int_s_fu_1127_ap_ready : STD_LOGIC;
    signal tmp_99_1_i_max_int_s_fu_1127_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_96_2_i_max_int_s_fu_1134_ap_ready : STD_LOGIC;
    signal tmp_96_2_i_max_int_s_fu_1134_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_2_i_max_int_s_fu_1141_ap_ready : STD_LOGIC;
    signal tmp_99_2_i_max_int_s_fu_1141_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_96_3_i_max_int_s_fu_1148_ap_ready : STD_LOGIC;
    signal tmp_96_3_i_max_int_s_fu_1148_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_3_i_max_int_s_fu_1155_ap_ready : STD_LOGIC;
    signal tmp_99_3_i_max_int_s_fu_1155_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_96_4_i_max_int_s_fu_1162_ap_ready : STD_LOGIC;
    signal tmp_99_4_i_max_int_s_fu_1168_ap_ready : STD_LOGIC;
    signal a0_1_4_i_max_int_s_fu_1174_ap_ready : STD_LOGIC;
    signal a0_1_4_i_max_int_s_fu_1174_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_4_i_max_int_s_fu_1180_ap_ready : STD_LOGIC;
    signal a0_2_4_i_max_int_s_fu_1180_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_1_5_i_max_int_s_fu_1187_ap_ready : STD_LOGIC;
    signal a0_1_5_i_max_int_s_fu_1187_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_5_i_max_int_s_fu_1195_ap_ready : STD_LOGIC;
    signal a0_2_5_i_max_int_s_fu_1195_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_1_6_i_max_int_s_fu_1203_ap_ready : STD_LOGIC;
    signal a0_1_6_i_max_int_s_fu_1203_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_6_i_max_int_s_fu_1211_ap_ready : STD_LOGIC;
    signal a0_2_6_i_max_int_s_fu_1211_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_1_7_i_max_int_s_fu_1219_ap_ready : STD_LOGIC;
    signal a0_1_7_i_max_int_s_fu_1219_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_7_i_max_int_s_fu_1227_ap_ready : STD_LOGIC;
    signal a0_2_7_i_max_int_s_fu_1227_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_96_5_i_max_int_s_fu_1235_ap_ready : STD_LOGIC;
    signal tmp_96_5_i_max_int_s_fu_1235_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_5_i_max_int_s_fu_1242_ap_ready : STD_LOGIC;
    signal tmp_99_5_i_max_int_s_fu_1242_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_96_6_i_max_int_s_fu_1249_ap_ready : STD_LOGIC;
    signal tmp_96_6_i_max_int_s_fu_1249_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_6_i_max_int_s_fu_1256_ap_ready : STD_LOGIC;
    signal tmp_99_6_i_max_int_s_fu_1256_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_96_7_i_max_int_s_fu_1263_ap_ready : STD_LOGIC;
    signal tmp_96_7_i_max_int_s_fu_1263_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_7_i_max_int_s_fu_1270_ap_ready : STD_LOGIC;
    signal tmp_99_7_i_max_int_s_fu_1270_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_i_max_int_s_fu_1277_ap_ready : STD_LOGIC;
    signal tmp_12_i_max_int_s_fu_1277_y : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_i_max_int_s_fu_1277_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3587_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3587_ap_ce : STD_LOGIC;
    signal ap_predicate_op549_call_state6 : BOOLEAN;
    signal ap_predicate_op580_call_state7 : BOOLEAN;
    signal grp_reg_int_s_fu_3595_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3595_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3603_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3603_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3611_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3611_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3619_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3619_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3627_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3627_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3635_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3635_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3643_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3643_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3651_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3651_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3659_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3659_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3667_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3667_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3675_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3675_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3683_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3683_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3691_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3691_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3699_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3699_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3707_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3707_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3715_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3715_ap_ce : STD_LOGIC;
    signal ap_predicate_op628_call_state8 : BOOLEAN;
    signal grp_reg_int_s_fu_3723_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3723_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3731_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3731_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3739_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3739_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3747_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3747_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3755_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3755_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3763_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3763_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3771_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3771_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3779_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3779_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3787_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3787_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3795_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3795_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3803_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3803_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3811_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3811_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3819_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3819_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3827_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3827_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3835_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3835_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3843_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3843_ap_ce : STD_LOGIC;
    signal ap_predicate_op670_call_state9 : BOOLEAN;
    signal grp_reg_int_s_fu_3851_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3851_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3859_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3859_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3867_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3867_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3875_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3875_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3883_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3883_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3891_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3891_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3899_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3899_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3907_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3907_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3915_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3915_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3923_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3923_ap_ce : STD_LOGIC;
    signal ap_predicate_op724_call_state10 : BOOLEAN;
    signal grp_reg_int_s_fu_3930_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3930_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3937_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3937_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3944_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3944_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3951_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3951_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3958_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3958_ap_ce : STD_LOGIC;
    signal t_V_reg_510 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_phi_mux_core_1_i_phi_fu_536_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_core_1_i_reg_532 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_core_1_i_reg_532 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_core_1_i_reg_532 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_core_1_i_reg_532 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_core_1_i_reg_532 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter5_core_1_i_reg_532 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter6_core_1_i_reg_532 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter7_core_1_i_reg_532 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter8_core_1_i_reg_532 : STD_LOGIC_VECTOR (15 downto 0);
    signal phitmp_i_fu_3976_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_i_fu_1385_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_i_fu_1395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal core_win_val_2_V_1_fu_118 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_win_val_2_V_2_fu_4000_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_win_val_2_V_0_fu_122 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_win_val_1_V_1_fu_126 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_win_val_1_V_0_fu_130 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_win_val_0_V_1_fu_134 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_win_val_0_V_0_fu_138 : STD_LOGIC_VECTOR (15 downto 0);
    signal win_val_0_V_2_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_V_2_1_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_V_3_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_V_4_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_V_5_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_V_1_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_V_1_1_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_V_2_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_V_3_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_V_4_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_V_5_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_0_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_0_1_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_1_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_2_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_3_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_4_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_5_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_0_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_0_1_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_1_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_2_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_3_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_4_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_5_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_0_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_0_1_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_1_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_2_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_3_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_4_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_5_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_5_V_1_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_5_V_1_1_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_5_V_2_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_5_V_3_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_5_V_4_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_5_V_5_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_6_V_2_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_6_V_2_1_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_6_V_3_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_6_V_4_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_6_V_5_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_i_fu_1330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1348_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_6_i_fu_1375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_fu_1401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1419_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp2_fu_1429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_i_fu_1814_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_i_fu_1818_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_i_fu_1828_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_54_i_fu_1838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_i_fu_1843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_i_fu_1848_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_i_fu_1870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_i_fu_1875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_i_fu_1880_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_i_46_fu_1902_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_1_i_fu_1912_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_54_1_i_fu_1922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_1_i_fu_1927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_1_i_fu_1932_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_1_i_fu_1954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_1_i_fu_1959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_1_i_fu_1964_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_8_i_fu_1986_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_2_i_fu_1996_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_54_2_i_fu_2006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_2_i_fu_2011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_2024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_2_i_fu_2016_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_2_i_fu_2038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_2_i_fu_2043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_2_i_fu_2048_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_3_i_fu_2070_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_3_i_fu_2080_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_54_3_i_fu_2090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_3_i_fu_2095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_2108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_3_i_fu_2100_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_3_i_fu_2122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_3_i_fu_2127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_2140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_3_i_fu_2132_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_4_i_fu_2154_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_4_i_fu_2164_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_54_4_i_fu_2174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_4_i_fu_2179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_2192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_4_i_fu_2184_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_4_i_fu_2206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_4_i_fu_2211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_4_i_fu_2216_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_5_i_fu_2238_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_5_i_fu_2248_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_54_5_i_fu_2258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_5_i_fu_2263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_2276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_5_i_fu_2268_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_5_i_fu_2290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_5_i_fu_2295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_2308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_5_i_fu_2300_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_6_i_fu_2322_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_6_i_fu_2332_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_54_6_i_fu_2342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_6_i_fu_2347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_2360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_6_i_fu_2352_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_6_i_fu_2374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_6_i_fu_2379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_6_i_fu_2384_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_7_i_fu_2406_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_7_i_fu_2416_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_54_7_i_fu_2426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_7_i_fu_2431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_2444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_7_i_fu_2436_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_7_i_fu_2458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_7_i_fu_2463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_2476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_7_i_fu_2468_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_fu_1862_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_2_fu_1946_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_i_fu_2496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_0_not_i_fu_2490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_val_V_assign_lo_4_fu_2030_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_6_fu_2114_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_8_fu_2198_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_15_fu_2282_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_11_fu_2366_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_13_fu_2450_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_6_i_fu_2604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_6_not_i_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_i_fu_2632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp42_op_op_cast_s_fu_2624_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_1_i_0_op_op_fu_2616_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_20_i_fu_2654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp41_op_cast_i_c_fu_2646_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_1_i_2_op_op_i_fu_2638_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond11_i_fu_2610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_i_fu_2676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_cast_i_cast_s_fu_2668_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_1_i_4_op_i_fu_2660_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_val_V_assign_lo_1_fu_1894_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_7_i_fu_2696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_7_not_i_fu_2690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_6_i_fu_2682_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond12_i_fu_2702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_7_i_fu_2708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_val_V_assign_lo_3_fu_1978_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_8_i_fu_2734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_7_i_fu_2726_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_8_i_fu_2746_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond13_i_fu_2740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_8_i_fu_2752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond13_i_fu_2764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp2_i_fu_2758_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_val_V_assign_lo_5_fu_2062_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_9_i_fu_2784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_9_i_fu_2790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_8_i_fu_2776_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_or_cond14_i_demo_fu_2808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_9_i_fu_2802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond14_i_fu_2814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond14_i_fu_2796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_val_V_assign_lo_7_fu_2146_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_i_fu_2834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_i_48_fu_2840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_9_i_fu_2826_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_i_fu_2852_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_or_cond15_i_demo_fu_2870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_i_fu_2858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond15_i_fu_2876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond15_i_fu_2846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp3_i_fu_2864_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_val_V_assign_lo_9_fu_2230_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_10_i_fu_2896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_8_i_fu_2902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_i_fu_2888_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_or_cond16_i_demo_fu_2920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_1_i_fu_2914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond16_i_fu_2926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond16_i_fu_2908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_val_V_assign_lo_10_fu_2314_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_11_i_fu_2946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_10_i_fu_2952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_1_i_fu_2938_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_1_i_fu_2964_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_or_cond17_i_demo_fu_2982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_2_i_fu_2970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond17_i_fu_2988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_i_fu_2958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp4_i_fu_2976_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_val_V_assign_lo_12_fu_2398_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_12_i_fu_3008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_11_i_fu_3014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_2_i_fu_3000_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_or_cond18_i_demo_fu_3032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_3_i_fu_3026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond18_i_fu_3038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond18_i_fu_3020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_3_i_fu_3050_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_val_V_assign_lo_14_fu_2482_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_13_i_fu_3062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_12_i_fu_3068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_3_cast_i_fu_3058_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_2_i_fu_3080_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal not_or_cond19_i_demo_fu_3098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_4_i_fu_3086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond19_i_fu_3104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond19_i_fu_3074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp5_i_fu_3092_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_59_14_i_fu_3124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond11_i_demo_fu_3136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal iscorner_2_i_7_i_fu_2720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_8_i_fu_2770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_9_i_fu_2820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_i_fu_2882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_3154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_3148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_1_i_fu_2932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_2_i_fu_2994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_3_i_fu_3044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_4_i_fu_3110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_5_i_fu_3258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond20_i_fu_3263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_5_i_fu_3274_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_3_i_fu_3280_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_63_6_i_fu_3286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond5_i_fu_3298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp6_i_fu_3292_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_1_i_10_i_fu_3309_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal not_or_cond6_i_demor_fu_3322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_10_i_fu_3316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond6_i_fu_3326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_11_i_fu_3338_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_4_i_fu_3345_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal not_or_cond7_i_demor_fu_3363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_11_i_fu_3351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond7_i_fu_3367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp7_i_fu_3357_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_1_i_12_i_fu_3379_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal not_or_cond8_i_demor_fu_3392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_12_i_fu_3386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond8_i_fu_3396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_13_i_fu_3408_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_5_i_fu_3415_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal not_or_cond9_i_demor_fu_3433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_13_i_fu_3421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond9_i_fu_3437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp8_i_fu_3427_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_1_i_14_i_fu_3449_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal not_or_cond10_i_demo_fu_3462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_14_i_fu_3456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond10_i_fu_3466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_15_i_fu_3478_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_6_i_fu_3485_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_63_15_i_fu_3491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp9_i_fu_3497_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp4_fu_3514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_16_i1_fu_3508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_3524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_5_i_fu_3268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_6_i_fu_3303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_7_i_fu_3332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_10_i_fu_3373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_3539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp14_fu_3533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_11_i_fu_3402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_12_i_fu_3443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_14_i_fu_3503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_15_i_fu_3518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp19_fu_3557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_13_i_fu_3472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp18_fu_3563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp17_fu_3551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp16_fu_3569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_fu_3545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp12_fu_3575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_3528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_i_fu_4008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_i_fu_4014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_1_i_fu_4020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp23_fu_4067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp22_fu_4073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp21_fu_4062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_i_fu_4032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_1_i_fu_4038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp26_fu_4084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_2_i_fu_4026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_fu_4056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_fu_4050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp28_fu_4096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_2_i_fu_4044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp27_fu_4102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp25_fu_4090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp24_fu_4108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp20_fu_4078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_4114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1410 : BOOLEAN;

    component min_int_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        y : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component max_int_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        y : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_r : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component FAST_t_opr_k_buf_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component FAST_t_opr_core_bkbM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    k_buf_val_0_V_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_0_V_address0,
        ce0 => k_buf_val_0_V_ce0,
        q0 => k_buf_val_0_V_q0,
        address1 => k_buf_val_0_V_addr_reg_4587,
        ce1 => k_buf_val_0_V_ce1,
        we1 => k_buf_val_0_V_we1,
        d1 => k_buf_val_1_V_q0);

    k_buf_val_1_V_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_1_V_address0,
        ce0 => k_buf_val_1_V_ce0,
        q0 => k_buf_val_1_V_q0,
        address1 => k_buf_val_1_V_addr_reg_4593,
        ce1 => k_buf_val_1_V_ce1,
        we1 => k_buf_val_1_V_we1,
        d1 => k_buf_val_2_V_q0);

    k_buf_val_2_V_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_2_V_address0,
        ce0 => k_buf_val_2_V_ce0,
        q0 => k_buf_val_2_V_q0,
        address1 => k_buf_val_2_V_addr_reg_4599,
        ce1 => k_buf_val_2_V_ce1,
        we1 => k_buf_val_2_V_we1,
        d1 => k_buf_val_3_V_q0);

    k_buf_val_3_V_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_3_V_address0,
        ce0 => k_buf_val_3_V_ce0,
        q0 => k_buf_val_3_V_q0,
        address1 => k_buf_val_3_V_addr_reg_4605,
        ce1 => k_buf_val_3_V_ce1,
        we1 => k_buf_val_3_V_we1,
        d1 => k_buf_val_4_V_q0);

    k_buf_val_4_V_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_4_V_address0,
        ce0 => k_buf_val_4_V_ce0,
        q0 => k_buf_val_4_V_q0,
        address1 => k_buf_val_4_V_addr_reg_4611,
        ce1 => k_buf_val_4_V_ce1,
        we1 => k_buf_val_4_V_we1,
        d1 => k_buf_val_5_V_q0);

    k_buf_val_5_V_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_5_V_address0,
        ce0 => k_buf_val_5_V_ce0,
        q0 => k_buf_val_5_V_q0,
        address1 => k_buf_val_5_V_addr_reg_4617,
        ce1 => k_buf_val_5_V_ce1,
        we1 => k_buf_val_5_V_we1,
        d1 => p_src_data_stream_V_dout);

    core_buf_val_0_V_U : component FAST_t_opr_core_bkbM
    generic map (
        DataWidth => 16,
        AddressRange => 327,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => core_buf_val_0_V_ad_reg_4623_pp0_iter6_reg,
        ce0 => core_buf_val_0_V_ce0,
        q0 => core_buf_val_0_V_q0,
        address1 => core_buf_val_0_V_ad_reg_4623_pp0_iter7_reg,
        ce1 => core_buf_val_0_V_ce1,
        we1 => core_buf_val_0_V_we1,
        d1 => core_buf_val_1_V_q0);

    core_buf_val_1_V_U : component FAST_t_opr_core_bkbM
    generic map (
        DataWidth => 16,
        AddressRange => 327,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => core_buf_val_1_V_ad_reg_4629_pp0_iter6_reg,
        ce0 => core_buf_val_1_V_ce0,
        q0 => core_buf_val_1_V_q0,
        address1 => core_buf_val_1_V_ad_reg_4629_pp0_iter7_reg,
        ce1 => core_buf_val_1_V_ce1,
        we1 => core_buf_val_1_V_we1,
        d1 => core_win_val_2_V_2_fu_4000_p3);

    tmp_66_1_i_min_int_s_fu_549 : component min_int_s
    port map (
        ap_ready => tmp_66_1_i_min_int_s_fu_549_ap_ready,
        x => flag_d_assign_1_i_fu_3188_p1,
        y => flag_d_assign_2_i_fu_3198_p1,
        ap_return => tmp_66_1_i_min_int_s_fu_549_ap_return);

    tmp_66_3_i_min_int_s_fu_555 : component min_int_s
    port map (
        ap_ready => tmp_66_3_i_min_int_s_fu_555_ap_ready,
        x => flag_d_assign_3_i_fu_3208_p1,
        y => flag_d_assign_4_i_fu_3218_p1,
        ap_return => tmp_66_3_i_min_int_s_fu_555_ap_return);

    tmp_66_5_i_min_int_s_fu_561 : component min_int_s
    port map (
        ap_ready => tmp_66_5_i_min_int_s_fu_561_ap_ready,
        x => flag_d_assign_5_i_fu_3228_p1,
        y => flag_d_assign_6_i_fu_3238_p1,
        ap_return => tmp_66_5_i_min_int_s_fu_561_ap_return);

    tmp_66_7_i_min_int_s_fu_567 : component min_int_s
    port map (
        ap_ready => tmp_66_7_i_min_int_s_fu_567_ap_ready,
        x => flag_d_assign_7_i_fu_3248_p1,
        y => flag_d_assign_8_i_fu_3183_p1,
        ap_return => tmp_66_7_i_min_int_s_fu_567_ap_return);

    tmp_66_9_i_min_int_s_fu_573 : component min_int_s
    port map (
        ap_ready => tmp_66_9_i_min_int_s_fu_573_ap_ready,
        x => flag_d_assign_9_i_fu_3193_p1,
        y => flag_d_assign_10_i_fu_3203_p1,
        ap_return => tmp_66_9_i_min_int_s_fu_573_ap_return);

    tmp_66_i_min_int_s_fu_579 : component min_int_s
    port map (
        ap_ready => tmp_66_i_min_int_s_fu_579_ap_ready,
        x => flag_d_assign_11_i_fu_3213_p1,
        y => flag_d_assign_12_i_fu_3223_p1,
        ap_return => tmp_66_i_min_int_s_fu_579_ap_return);

    tmp_66_2_i_min_int_s_fu_585 : component min_int_s
    port map (
        ap_ready => tmp_66_2_i_min_int_s_fu_585_ap_ready,
        x => flag_d_assign_13_i_fu_3233_p1,
        y => flag_d_assign_14_i_fu_3243_p1,
        ap_return => tmp_66_2_i_min_int_s_fu_585_ap_return);

    tmp_66_4_i_min_int_s_fu_591 : component min_int_s
    port map (
        ap_ready => tmp_66_4_i_min_int_s_fu_591_ap_ready,
        x => flag_d_assign_15_i_fu_3253_p1,
        y => flag_d_assign_16_i_fu_3178_p1,
        ap_return => tmp_66_4_i_min_int_s_fu_591_ap_return);

    tmp_73_1_i_min_int_s_fu_597 : component min_int_s
    port map (
        ap_ready => tmp_73_1_i_min_int_s_fu_597_ap_ready,
        x => grp_reg_int_s_fu_3587_ap_return,
        y => grp_reg_int_s_fu_3603_ap_return,
        ap_return => tmp_73_1_i_min_int_s_fu_597_ap_return);

    tmp_73_3_i_min_int_s_fu_603 : component min_int_s
    port map (
        ap_ready => tmp_73_3_i_min_int_s_fu_603_ap_ready,
        x => grp_reg_int_s_fu_3603_ap_return,
        y => grp_reg_int_s_fu_3619_ap_return,
        ap_return => tmp_73_3_i_min_int_s_fu_603_ap_return);

    tmp_73_5_i_min_int_s_fu_609 : component min_int_s
    port map (
        ap_ready => tmp_73_5_i_min_int_s_fu_609_ap_ready,
        x => grp_reg_int_s_fu_3619_ap_return,
        y => grp_reg_int_s_fu_3635_ap_return,
        ap_return => tmp_73_5_i_min_int_s_fu_609_ap_return);

    tmp_73_7_i_min_int_s_fu_615 : component min_int_s
    port map (
        ap_ready => tmp_73_7_i_min_int_s_fu_615_ap_ready,
        x => grp_reg_int_s_fu_3635_ap_return,
        y => grp_reg_int_s_fu_3651_ap_return,
        ap_return => tmp_73_7_i_min_int_s_fu_615_ap_return);

    tmp_73_9_i_min_int_s_fu_621 : component min_int_s
    port map (
        ap_ready => tmp_73_9_i_min_int_s_fu_621_ap_ready,
        x => grp_reg_int_s_fu_3651_ap_return,
        y => grp_reg_int_s_fu_3667_ap_return,
        ap_return => tmp_73_9_i_min_int_s_fu_621_ap_return);

    tmp_73_i_min_int_s_fu_627 : component min_int_s
    port map (
        ap_ready => tmp_73_i_min_int_s_fu_627_ap_ready,
        x => grp_reg_int_s_fu_3667_ap_return,
        y => grp_reg_int_s_fu_3683_ap_return,
        ap_return => tmp_73_i_min_int_s_fu_627_ap_return);

    tmp_73_2_i_min_int_s_fu_633 : component min_int_s
    port map (
        ap_ready => tmp_73_2_i_min_int_s_fu_633_ap_ready,
        x => grp_reg_int_s_fu_3683_ap_return,
        y => grp_reg_int_s_fu_3699_ap_return,
        ap_return => tmp_73_2_i_min_int_s_fu_633_ap_return);

    tmp_73_4_i_min_int_s_fu_639 : component min_int_s
    port map (
        ap_ready => tmp_73_4_i_min_int_s_fu_639_ap_ready,
        x => grp_reg_int_s_fu_3699_ap_return,
        y => grp_reg_int_s_fu_3587_ap_return,
        ap_return => tmp_73_4_i_min_int_s_fu_639_ap_return);

    tmp_80_1_i_min_int_s_fu_645 : component min_int_s
    port map (
        ap_ready => tmp_80_1_i_min_int_s_fu_645_ap_ready,
        x => grp_reg_int_s_fu_3715_ap_return,
        y => grp_reg_int_s_fu_3747_ap_return,
        ap_return => tmp_80_1_i_min_int_s_fu_645_ap_return);

    tmp_80_3_i_min_int_s_fu_651 : component min_int_s
    port map (
        ap_ready => tmp_80_3_i_min_int_s_fu_651_ap_ready,
        x => grp_reg_int_s_fu_3731_ap_return,
        y => grp_reg_int_s_fu_3763_ap_return,
        ap_return => tmp_80_3_i_min_int_s_fu_651_ap_return);

    tmp_80_5_i_min_int_s_fu_657 : component min_int_s
    port map (
        ap_ready => tmp_80_5_i_min_int_s_fu_657_ap_ready,
        x => grp_reg_int_s_fu_3747_ap_return,
        y => grp_reg_int_s_fu_3779_ap_return,
        ap_return => tmp_80_5_i_min_int_s_fu_657_ap_return);

    tmp_80_7_i_min_int_s_fu_663 : component min_int_s
    port map (
        ap_ready => tmp_80_7_i_min_int_s_fu_663_ap_ready,
        x => grp_reg_int_s_fu_3763_ap_return,
        y => grp_reg_int_s_fu_3795_ap_return,
        ap_return => tmp_80_7_i_min_int_s_fu_663_ap_return);

    tmp_80_9_i_min_int_s_fu_669 : component min_int_s
    port map (
        ap_ready => tmp_80_9_i_min_int_s_fu_669_ap_ready,
        x => grp_reg_int_s_fu_3779_ap_return,
        y => grp_reg_int_s_fu_3811_ap_return,
        ap_return => tmp_80_9_i_min_int_s_fu_669_ap_return);

    tmp_80_i_min_int_s_fu_675 : component min_int_s
    port map (
        ap_ready => tmp_80_i_min_int_s_fu_675_ap_ready,
        x => grp_reg_int_s_fu_3795_ap_return,
        y => grp_reg_int_s_fu_3827_ap_return,
        ap_return => tmp_80_i_min_int_s_fu_675_ap_return);

    tmp_80_2_i_min_int_s_fu_681 : component min_int_s
    port map (
        ap_ready => tmp_80_2_i_min_int_s_fu_681_ap_ready,
        x => grp_reg_int_s_fu_3811_ap_return,
        y => grp_reg_int_s_fu_3715_ap_return,
        ap_return => tmp_80_2_i_min_int_s_fu_681_ap_return);

    tmp_80_4_i_min_int_s_fu_687 : component min_int_s
    port map (
        ap_ready => tmp_80_4_i_min_int_s_fu_687_ap_ready,
        x => grp_reg_int_s_fu_3827_ap_return,
        y => grp_reg_int_s_fu_3731_ap_return,
        ap_return => tmp_80_4_i_min_int_s_fu_687_ap_return);

    tmp_88_i_min_int_s_fu_693 : component min_int_s
    port map (
        ap_ready => tmp_88_i_min_int_s_fu_693_ap_ready,
        x => grp_reg_int_s_fu_3843_ap_return,
        y => flag_d_assign_16_i_reg_4847_pp0_iter5_reg,
        ap_return => tmp_88_i_min_int_s_fu_693_ap_return);

    tmp_91_i_min_int_s_fu_699 : component min_int_s
    port map (
        ap_ready => tmp_91_i_min_int_s_fu_699_ap_ready,
        x => grp_reg_int_s_fu_3843_ap_return,
        y => flag_d_assign_9_i_reg_4865_pp0_iter5_reg,
        ap_return => tmp_91_i_min_int_s_fu_699_ap_return);

    tmp_88_1_i_min_int_s_fu_705 : component min_int_s
    port map (
        ap_ready => tmp_88_1_i_min_int_s_fu_705_ap_ready,
        x => grp_reg_int_s_fu_3859_ap_return,
        y => flag_d_assign_2_i_reg_4871_pp0_iter5_reg,
        ap_return => tmp_88_1_i_min_int_s_fu_705_ap_return);

    tmp_91_1_i_min_int_s_fu_711 : component min_int_s
    port map (
        ap_ready => tmp_91_1_i_min_int_s_fu_711_ap_ready,
        x => grp_reg_int_s_fu_3859_ap_return,
        y => flag_d_assign_11_i_reg_4889_pp0_iter5_reg,
        ap_return => tmp_91_1_i_min_int_s_fu_711_ap_return);

    tmp_88_2_i_min_int_s_fu_717 : component min_int_s
    port map (
        ap_ready => tmp_88_2_i_min_int_s_fu_717_ap_ready,
        x => grp_reg_int_s_fu_3875_ap_return,
        y => flag_d_assign_4_i_reg_4895_pp0_iter5_reg,
        ap_return => tmp_88_2_i_min_int_s_fu_717_ap_return);

    tmp_91_2_i_min_int_s_fu_723 : component min_int_s
    port map (
        ap_ready => tmp_91_2_i_min_int_s_fu_723_ap_ready,
        x => grp_reg_int_s_fu_3875_ap_return,
        y => flag_d_assign_13_i_reg_4913_pp0_iter5_reg,
        ap_return => tmp_91_2_i_min_int_s_fu_723_ap_return);

    tmp_88_3_i_min_int_s_fu_729 : component min_int_s
    port map (
        ap_ready => tmp_88_3_i_min_int_s_fu_729_ap_ready,
        x => grp_reg_int_s_fu_3891_ap_return,
        y => flag_d_assign_6_i_reg_4919_pp0_iter5_reg,
        ap_return => tmp_88_3_i_min_int_s_fu_729_ap_return);

    tmp_91_3_i_min_int_s_fu_735 : component min_int_s
    port map (
        ap_ready => tmp_91_3_i_min_int_s_fu_735_ap_ready,
        x => grp_reg_int_s_fu_3891_ap_return,
        y => flag_d_assign_15_i_reg_4937_pp0_iter5_reg,
        ap_return => tmp_91_3_i_min_int_s_fu_735_ap_return);

    tmp_88_4_i_min_int_s_fu_741 : component min_int_s
    port map (
        ap_ready => tmp_88_4_i_min_int_s_fu_741_ap_ready,
        x => grp_reg_int_s_fu_3907_ap_return,
        y => flag_d_assign_8_i_reg_4853_pp0_iter5_reg,
        ap_return => tmp_88_4_i_min_int_s_fu_741_ap_return);

    tmp_91_4_i_min_int_s_fu_747 : component min_int_s
    port map (
        ap_ready => tmp_91_4_i_min_int_s_fu_747_ap_ready,
        x => grp_reg_int_s_fu_3907_ap_return,
        y => flag_d_assign_1_i_reg_4859_pp0_iter5_reg,
        ap_return => tmp_91_4_i_min_int_s_fu_747_ap_return);

    b0_1_i_min_int_s_fu_753 : component min_int_s
    port map (
        ap_ready => b0_1_i_min_int_s_fu_753_ap_ready,
        x => b0_reg_4540,
        y => tmp_96_i_max_int_s_fu_1106_ap_return,
        ap_return => b0_1_i_min_int_s_fu_753_ap_return);

    b0_2_i_min_int_s_fu_759 : component min_int_s
    port map (
        ap_ready => b0_2_i_min_int_s_fu_759_ap_ready,
        x => b0_1_i_min_int_s_fu_753_ap_return,
        y => tmp_99_i_max_int_s_fu_1113_ap_return,
        ap_return => b0_2_i_min_int_s_fu_759_ap_return);

    b0_1_1_i_min_int_s_fu_766 : component min_int_s
    port map (
        ap_ready => b0_1_1_i_min_int_s_fu_766_ap_ready,
        x => b0_2_i_min_int_s_fu_759_ap_return,
        y => tmp_96_1_i_max_int_s_fu_1120_ap_return,
        ap_return => b0_1_1_i_min_int_s_fu_766_ap_return);

    b0_2_1_i_min_int_s_fu_773 : component min_int_s
    port map (
        ap_ready => b0_2_1_i_min_int_s_fu_773_ap_ready,
        x => b0_1_1_i_min_int_s_fu_766_ap_return,
        y => tmp_99_1_i_max_int_s_fu_1127_ap_return,
        ap_return => b0_2_1_i_min_int_s_fu_773_ap_return);

    b0_1_2_i_min_int_s_fu_780 : component min_int_s
    port map (
        ap_ready => b0_1_2_i_min_int_s_fu_780_ap_ready,
        x => b0_2_1_i_min_int_s_fu_773_ap_return,
        y => tmp_96_2_i_max_int_s_fu_1134_ap_return,
        ap_return => b0_1_2_i_min_int_s_fu_780_ap_return);

    b0_2_2_i_min_int_s_fu_787 : component min_int_s
    port map (
        ap_ready => b0_2_2_i_min_int_s_fu_787_ap_ready,
        x => b0_1_2_i_min_int_s_fu_780_ap_return,
        y => tmp_99_2_i_max_int_s_fu_1141_ap_return,
        ap_return => b0_2_2_i_min_int_s_fu_787_ap_return);

    b0_1_3_i_min_int_s_fu_794 : component min_int_s
    port map (
        ap_ready => b0_1_3_i_min_int_s_fu_794_ap_ready,
        x => b0_2_2_i_min_int_s_fu_787_ap_return,
        y => tmp_96_3_i_max_int_s_fu_1148_ap_return,
        ap_return => b0_1_3_i_min_int_s_fu_794_ap_return);

    b0_2_3_i_min_int_s_fu_801 : component min_int_s
    port map (
        ap_ready => b0_2_3_i_min_int_s_fu_801_ap_ready,
        x => b0_1_3_i_min_int_s_fu_794_ap_return,
        y => tmp_99_3_i_max_int_s_fu_1155_ap_return,
        ap_return => b0_2_3_i_min_int_s_fu_801_ap_return);

    tmp_88_5_i_min_int_s_fu_808 : component min_int_s
    port map (
        ap_ready => tmp_88_5_i_min_int_s_fu_808_ap_ready,
        x => grp_reg_int_s_fu_3923_ap_return,
        y => flag_d_assign_10_i_reg_4877_pp0_iter6_reg,
        ap_return => tmp_88_5_i_min_int_s_fu_808_ap_return);

    tmp_91_5_i_min_int_s_fu_814 : component min_int_s
    port map (
        ap_ready => tmp_91_5_i_min_int_s_fu_814_ap_ready,
        x => grp_reg_int_s_fu_3923_ap_return,
        y => flag_d_assign_3_i_reg_4883_pp0_iter6_reg,
        ap_return => tmp_91_5_i_min_int_s_fu_814_ap_return);

    tmp_88_6_i_min_int_s_fu_820 : component min_int_s
    port map (
        ap_ready => tmp_88_6_i_min_int_s_fu_820_ap_ready,
        x => grp_reg_int_s_fu_3937_ap_return,
        y => flag_d_assign_12_i_reg_4901_pp0_iter6_reg,
        ap_return => tmp_88_6_i_min_int_s_fu_820_ap_return);

    tmp_91_6_i_min_int_s_fu_826 : component min_int_s
    port map (
        ap_ready => tmp_91_6_i_min_int_s_fu_826_ap_ready,
        x => grp_reg_int_s_fu_3937_ap_return,
        y => flag_d_assign_5_i_reg_4907_pp0_iter6_reg,
        ap_return => tmp_91_6_i_min_int_s_fu_826_ap_return);

    tmp_88_7_i_min_int_s_fu_832 : component min_int_s
    port map (
        ap_ready => tmp_88_7_i_min_int_s_fu_832_ap_ready,
        x => grp_reg_int_s_fu_3951_ap_return,
        y => flag_d_assign_14_i_reg_4925_pp0_iter6_reg,
        ap_return => tmp_88_7_i_min_int_s_fu_832_ap_return);

    tmp_91_7_i_min_int_s_fu_838 : component min_int_s
    port map (
        ap_ready => tmp_91_7_i_min_int_s_fu_838_ap_ready,
        x => grp_reg_int_s_fu_3951_ap_return,
        y => flag_d_assign_7_i_reg_4931_pp0_iter6_reg,
        ap_return => tmp_91_7_i_min_int_s_fu_838_ap_return);

    b0_1_4_i_min_int_s_fu_844 : component min_int_s
    port map (
        ap_ready => b0_1_4_i_min_int_s_fu_844_ap_ready,
        x => b0_2_3_i_reg_4992,
        y => tmp_96_4_i_reg_4997,
        ap_return => b0_1_4_i_min_int_s_fu_844_ap_return);

    b0_2_4_i_min_int_s_fu_850 : component min_int_s
    port map (
        ap_ready => b0_2_4_i_min_int_s_fu_850_ap_ready,
        x => b0_1_4_i_min_int_s_fu_844_ap_return,
        y => tmp_99_4_i_reg_5002,
        ap_return => b0_2_4_i_min_int_s_fu_850_ap_return);

    b0_1_5_i_min_int_s_fu_857 : component min_int_s
    port map (
        ap_ready => b0_1_5_i_min_int_s_fu_857_ap_ready,
        x => b0_2_4_i_min_int_s_fu_850_ap_return,
        y => tmp_96_5_i_max_int_s_fu_1235_ap_return,
        ap_return => b0_1_5_i_min_int_s_fu_857_ap_return);

    b0_2_5_i_min_int_s_fu_864 : component min_int_s
    port map (
        ap_ready => b0_2_5_i_min_int_s_fu_864_ap_ready,
        x => b0_1_5_i_min_int_s_fu_857_ap_return,
        y => tmp_99_5_i_max_int_s_fu_1242_ap_return,
        ap_return => b0_2_5_i_min_int_s_fu_864_ap_return);

    b0_1_6_i_min_int_s_fu_871 : component min_int_s
    port map (
        ap_ready => b0_1_6_i_min_int_s_fu_871_ap_ready,
        x => b0_2_5_i_min_int_s_fu_864_ap_return,
        y => tmp_96_6_i_max_int_s_fu_1249_ap_return,
        ap_return => b0_1_6_i_min_int_s_fu_871_ap_return);

    b0_2_6_i_min_int_s_fu_878 : component min_int_s
    port map (
        ap_ready => b0_2_6_i_min_int_s_fu_878_ap_ready,
        x => b0_1_6_i_min_int_s_fu_871_ap_return,
        y => tmp_99_6_i_max_int_s_fu_1256_ap_return,
        ap_return => b0_2_6_i_min_int_s_fu_878_ap_return);

    b0_1_7_i_min_int_s_fu_885 : component min_int_s
    port map (
        ap_ready => b0_1_7_i_min_int_s_fu_885_ap_ready,
        x => b0_2_6_i_min_int_s_fu_878_ap_return,
        y => tmp_96_7_i_max_int_s_fu_1263_ap_return,
        ap_return => b0_1_7_i_min_int_s_fu_885_ap_return);

    b0_2_7_i_min_int_s_fu_892 : component min_int_s
    port map (
        ap_ready => b0_2_7_i_min_int_s_fu_892_ap_ready,
        x => b0_1_7_i_min_int_s_fu_885_ap_return,
        y => tmp_99_7_i_max_int_s_fu_1270_ap_return,
        ap_return => b0_2_7_i_min_int_s_fu_892_ap_return);

    tmp_68_1_i_max_int_s_fu_899 : component max_int_s
    port map (
        ap_ready => tmp_68_1_i_max_int_s_fu_899_ap_ready,
        x => flag_d_assign_1_i_fu_3188_p1,
        y => flag_d_assign_2_i_fu_3198_p1,
        ap_return => tmp_68_1_i_max_int_s_fu_899_ap_return);

    tmp_68_3_i_max_int_s_fu_905 : component max_int_s
    port map (
        ap_ready => tmp_68_3_i_max_int_s_fu_905_ap_ready,
        x => flag_d_assign_3_i_fu_3208_p1,
        y => flag_d_assign_4_i_fu_3218_p1,
        ap_return => tmp_68_3_i_max_int_s_fu_905_ap_return);

    tmp_68_5_i_max_int_s_fu_911 : component max_int_s
    port map (
        ap_ready => tmp_68_5_i_max_int_s_fu_911_ap_ready,
        x => flag_d_assign_5_i_fu_3228_p1,
        y => flag_d_assign_6_i_fu_3238_p1,
        ap_return => tmp_68_5_i_max_int_s_fu_911_ap_return);

    tmp_68_7_i_max_int_s_fu_917 : component max_int_s
    port map (
        ap_ready => tmp_68_7_i_max_int_s_fu_917_ap_ready,
        x => flag_d_assign_7_i_fu_3248_p1,
        y => flag_d_assign_8_i_fu_3183_p1,
        ap_return => tmp_68_7_i_max_int_s_fu_917_ap_return);

    tmp_68_9_i_max_int_s_fu_923 : component max_int_s
    port map (
        ap_ready => tmp_68_9_i_max_int_s_fu_923_ap_ready,
        x => flag_d_assign_9_i_fu_3193_p1,
        y => flag_d_assign_10_i_fu_3203_p1,
        ap_return => tmp_68_9_i_max_int_s_fu_923_ap_return);

    tmp_68_i_max_int_s_fu_929 : component max_int_s
    port map (
        ap_ready => tmp_68_i_max_int_s_fu_929_ap_ready,
        x => flag_d_assign_11_i_fu_3213_p1,
        y => flag_d_assign_12_i_fu_3223_p1,
        ap_return => tmp_68_i_max_int_s_fu_929_ap_return);

    tmp_68_2_i_max_int_s_fu_935 : component max_int_s
    port map (
        ap_ready => tmp_68_2_i_max_int_s_fu_935_ap_ready,
        x => flag_d_assign_13_i_fu_3233_p1,
        y => flag_d_assign_14_i_fu_3243_p1,
        ap_return => tmp_68_2_i_max_int_s_fu_935_ap_return);

    tmp_68_4_i_max_int_s_fu_941 : component max_int_s
    port map (
        ap_ready => tmp_68_4_i_max_int_s_fu_941_ap_ready,
        x => flag_d_assign_15_i_fu_3253_p1,
        y => flag_d_assign_16_i_fu_3178_p1,
        ap_return => tmp_68_4_i_max_int_s_fu_941_ap_return);

    tmp_75_1_i_max_int_s_fu_947 : component max_int_s
    port map (
        ap_ready => tmp_75_1_i_max_int_s_fu_947_ap_ready,
        x => grp_reg_int_s_fu_3595_ap_return,
        y => grp_reg_int_s_fu_3611_ap_return,
        ap_return => tmp_75_1_i_max_int_s_fu_947_ap_return);

    tmp_75_3_i_max_int_s_fu_953 : component max_int_s
    port map (
        ap_ready => tmp_75_3_i_max_int_s_fu_953_ap_ready,
        x => grp_reg_int_s_fu_3611_ap_return,
        y => grp_reg_int_s_fu_3627_ap_return,
        ap_return => tmp_75_3_i_max_int_s_fu_953_ap_return);

    tmp_75_5_i_max_int_s_fu_959 : component max_int_s
    port map (
        ap_ready => tmp_75_5_i_max_int_s_fu_959_ap_ready,
        x => grp_reg_int_s_fu_3627_ap_return,
        y => grp_reg_int_s_fu_3643_ap_return,
        ap_return => tmp_75_5_i_max_int_s_fu_959_ap_return);

    tmp_75_7_i_max_int_s_fu_965 : component max_int_s
    port map (
        ap_ready => tmp_75_7_i_max_int_s_fu_965_ap_ready,
        x => grp_reg_int_s_fu_3643_ap_return,
        y => grp_reg_int_s_fu_3659_ap_return,
        ap_return => tmp_75_7_i_max_int_s_fu_965_ap_return);

    tmp_75_9_i_max_int_s_fu_971 : component max_int_s
    port map (
        ap_ready => tmp_75_9_i_max_int_s_fu_971_ap_ready,
        x => grp_reg_int_s_fu_3659_ap_return,
        y => grp_reg_int_s_fu_3675_ap_return,
        ap_return => tmp_75_9_i_max_int_s_fu_971_ap_return);

    tmp_75_i_max_int_s_fu_977 : component max_int_s
    port map (
        ap_ready => tmp_75_i_max_int_s_fu_977_ap_ready,
        x => grp_reg_int_s_fu_3675_ap_return,
        y => grp_reg_int_s_fu_3691_ap_return,
        ap_return => tmp_75_i_max_int_s_fu_977_ap_return);

    tmp_75_2_i_max_int_s_fu_983 : component max_int_s
    port map (
        ap_ready => tmp_75_2_i_max_int_s_fu_983_ap_ready,
        x => grp_reg_int_s_fu_3691_ap_return,
        y => grp_reg_int_s_fu_3707_ap_return,
        ap_return => tmp_75_2_i_max_int_s_fu_983_ap_return);

    tmp_75_4_i_max_int_s_fu_989 : component max_int_s
    port map (
        ap_ready => tmp_75_4_i_max_int_s_fu_989_ap_ready,
        x => grp_reg_int_s_fu_3707_ap_return,
        y => grp_reg_int_s_fu_3595_ap_return,
        ap_return => tmp_75_4_i_max_int_s_fu_989_ap_return);

    tmp_82_1_i_max_int_s_fu_995 : component max_int_s
    port map (
        ap_ready => tmp_82_1_i_max_int_s_fu_995_ap_ready,
        x => grp_reg_int_s_fu_3723_ap_return,
        y => grp_reg_int_s_fu_3755_ap_return,
        ap_return => tmp_82_1_i_max_int_s_fu_995_ap_return);

    tmp_82_3_i_max_int_s_fu_1001 : component max_int_s
    port map (
        ap_ready => tmp_82_3_i_max_int_s_fu_1001_ap_ready,
        x => grp_reg_int_s_fu_3739_ap_return,
        y => grp_reg_int_s_fu_3771_ap_return,
        ap_return => tmp_82_3_i_max_int_s_fu_1001_ap_return);

    tmp_82_5_i_max_int_s_fu_1007 : component max_int_s
    port map (
        ap_ready => tmp_82_5_i_max_int_s_fu_1007_ap_ready,
        x => grp_reg_int_s_fu_3755_ap_return,
        y => grp_reg_int_s_fu_3787_ap_return,
        ap_return => tmp_82_5_i_max_int_s_fu_1007_ap_return);

    tmp_82_7_i_max_int_s_fu_1013 : component max_int_s
    port map (
        ap_ready => tmp_82_7_i_max_int_s_fu_1013_ap_ready,
        x => grp_reg_int_s_fu_3771_ap_return,
        y => grp_reg_int_s_fu_3803_ap_return,
        ap_return => tmp_82_7_i_max_int_s_fu_1013_ap_return);

    tmp_82_9_i_max_int_s_fu_1019 : component max_int_s
    port map (
        ap_ready => tmp_82_9_i_max_int_s_fu_1019_ap_ready,
        x => grp_reg_int_s_fu_3787_ap_return,
        y => grp_reg_int_s_fu_3819_ap_return,
        ap_return => tmp_82_9_i_max_int_s_fu_1019_ap_return);

    tmp_82_i_max_int_s_fu_1025 : component max_int_s
    port map (
        ap_ready => tmp_82_i_max_int_s_fu_1025_ap_ready,
        x => grp_reg_int_s_fu_3803_ap_return,
        y => grp_reg_int_s_fu_3835_ap_return,
        ap_return => tmp_82_i_max_int_s_fu_1025_ap_return);

    tmp_82_2_i_max_int_s_fu_1031 : component max_int_s
    port map (
        ap_ready => tmp_82_2_i_max_int_s_fu_1031_ap_ready,
        x => grp_reg_int_s_fu_3819_ap_return,
        y => grp_reg_int_s_fu_3723_ap_return,
        ap_return => tmp_82_2_i_max_int_s_fu_1031_ap_return);

    tmp_82_4_i_max_int_s_fu_1037 : component max_int_s
    port map (
        ap_ready => tmp_82_4_i_max_int_s_fu_1037_ap_ready,
        x => grp_reg_int_s_fu_3835_ap_return,
        y => grp_reg_int_s_fu_3739_ap_return,
        ap_return => tmp_82_4_i_max_int_s_fu_1037_ap_return);

    a0_1_i_max_int_s_fu_1043 : component max_int_s
    port map (
        ap_ready => a0_1_i_max_int_s_fu_1043_ap_ready,
        x => a0_reg_4495,
        y => tmp_88_i_min_int_s_fu_693_ap_return,
        ap_return => a0_1_i_max_int_s_fu_1043_ap_return);

    a0_2_i_max_int_s_fu_1050 : component max_int_s
    port map (
        ap_ready => a0_2_i_max_int_s_fu_1050_ap_ready,
        x => a0_1_i_max_int_s_fu_1043_ap_return,
        y => tmp_91_i_min_int_s_fu_699_ap_return,
        ap_return => a0_2_i_max_int_s_fu_1050_ap_return);

    a0_1_1_i_max_int_s_fu_1058 : component max_int_s
    port map (
        ap_ready => a0_1_1_i_max_int_s_fu_1058_ap_ready,
        x => a0_2_i_max_int_s_fu_1050_ap_return,
        y => tmp_88_1_i_min_int_s_fu_705_ap_return,
        ap_return => a0_1_1_i_max_int_s_fu_1058_ap_return);

    a0_2_1_i_max_int_s_fu_1066 : component max_int_s
    port map (
        ap_ready => a0_2_1_i_max_int_s_fu_1066_ap_ready,
        x => a0_1_1_i_max_int_s_fu_1058_ap_return,
        y => tmp_91_1_i_min_int_s_fu_711_ap_return,
        ap_return => a0_2_1_i_max_int_s_fu_1066_ap_return);

    a0_1_2_i_max_int_s_fu_1074 : component max_int_s
    port map (
        ap_ready => a0_1_2_i_max_int_s_fu_1074_ap_ready,
        x => a0_2_1_i_max_int_s_fu_1066_ap_return,
        y => tmp_88_2_i_min_int_s_fu_717_ap_return,
        ap_return => a0_1_2_i_max_int_s_fu_1074_ap_return);

    a0_2_2_i_max_int_s_fu_1082 : component max_int_s
    port map (
        ap_ready => a0_2_2_i_max_int_s_fu_1082_ap_ready,
        x => a0_1_2_i_max_int_s_fu_1074_ap_return,
        y => tmp_91_2_i_min_int_s_fu_723_ap_return,
        ap_return => a0_2_2_i_max_int_s_fu_1082_ap_return);

    a0_1_3_i_max_int_s_fu_1090 : component max_int_s
    port map (
        ap_ready => a0_1_3_i_max_int_s_fu_1090_ap_ready,
        x => a0_2_2_i_max_int_s_fu_1082_ap_return,
        y => tmp_88_3_i_min_int_s_fu_729_ap_return,
        ap_return => a0_1_3_i_max_int_s_fu_1090_ap_return);

    a0_2_3_i_max_int_s_fu_1098 : component max_int_s
    port map (
        ap_ready => a0_2_3_i_max_int_s_fu_1098_ap_ready,
        x => a0_1_3_i_max_int_s_fu_1090_ap_return,
        y => tmp_91_3_i_min_int_s_fu_735_ap_return,
        ap_return => a0_2_3_i_max_int_s_fu_1098_ap_return);

    tmp_96_i_max_int_s_fu_1106 : component max_int_s
    port map (
        ap_ready => tmp_96_i_max_int_s_fu_1106_ap_ready,
        x => grp_reg_int_s_fu_3851_ap_return,
        y => flag_d_assign_16_i_reg_4847_pp0_iter5_reg,
        ap_return => tmp_96_i_max_int_s_fu_1106_ap_return);

    tmp_99_i_max_int_s_fu_1113 : component max_int_s
    port map (
        ap_ready => tmp_99_i_max_int_s_fu_1113_ap_ready,
        x => grp_reg_int_s_fu_3851_ap_return,
        y => flag_d_assign_9_i_reg_4865_pp0_iter5_reg,
        ap_return => tmp_99_i_max_int_s_fu_1113_ap_return);

    tmp_96_1_i_max_int_s_fu_1120 : component max_int_s
    port map (
        ap_ready => tmp_96_1_i_max_int_s_fu_1120_ap_ready,
        x => grp_reg_int_s_fu_3867_ap_return,
        y => flag_d_assign_2_i_reg_4871_pp0_iter5_reg,
        ap_return => tmp_96_1_i_max_int_s_fu_1120_ap_return);

    tmp_99_1_i_max_int_s_fu_1127 : component max_int_s
    port map (
        ap_ready => tmp_99_1_i_max_int_s_fu_1127_ap_ready,
        x => grp_reg_int_s_fu_3867_ap_return,
        y => flag_d_assign_11_i_reg_4889_pp0_iter5_reg,
        ap_return => tmp_99_1_i_max_int_s_fu_1127_ap_return);

    tmp_96_2_i_max_int_s_fu_1134 : component max_int_s
    port map (
        ap_ready => tmp_96_2_i_max_int_s_fu_1134_ap_ready,
        x => grp_reg_int_s_fu_3883_ap_return,
        y => flag_d_assign_4_i_reg_4895_pp0_iter5_reg,
        ap_return => tmp_96_2_i_max_int_s_fu_1134_ap_return);

    tmp_99_2_i_max_int_s_fu_1141 : component max_int_s
    port map (
        ap_ready => tmp_99_2_i_max_int_s_fu_1141_ap_ready,
        x => grp_reg_int_s_fu_3883_ap_return,
        y => flag_d_assign_13_i_reg_4913_pp0_iter5_reg,
        ap_return => tmp_99_2_i_max_int_s_fu_1141_ap_return);

    tmp_96_3_i_max_int_s_fu_1148 : component max_int_s
    port map (
        ap_ready => tmp_96_3_i_max_int_s_fu_1148_ap_ready,
        x => grp_reg_int_s_fu_3899_ap_return,
        y => flag_d_assign_6_i_reg_4919_pp0_iter5_reg,
        ap_return => tmp_96_3_i_max_int_s_fu_1148_ap_return);

    tmp_99_3_i_max_int_s_fu_1155 : component max_int_s
    port map (
        ap_ready => tmp_99_3_i_max_int_s_fu_1155_ap_ready,
        x => grp_reg_int_s_fu_3899_ap_return,
        y => flag_d_assign_15_i_reg_4937_pp0_iter5_reg,
        ap_return => tmp_99_3_i_max_int_s_fu_1155_ap_return);

    tmp_96_4_i_max_int_s_fu_1162 : component max_int_s
    port map (
        ap_ready => tmp_96_4_i_max_int_s_fu_1162_ap_ready,
        x => grp_reg_int_s_fu_3915_ap_return,
        y => flag_d_assign_8_i_reg_4853_pp0_iter5_reg,
        ap_return => tmp_96_4_i_max_int_s_fu_1162_ap_return);

    tmp_99_4_i_max_int_s_fu_1168 : component max_int_s
    port map (
        ap_ready => tmp_99_4_i_max_int_s_fu_1168_ap_ready,
        x => grp_reg_int_s_fu_3915_ap_return,
        y => flag_d_assign_1_i_reg_4859_pp0_iter5_reg,
        ap_return => tmp_99_4_i_max_int_s_fu_1168_ap_return);

    a0_1_4_i_max_int_s_fu_1174 : component max_int_s
    port map (
        ap_ready => a0_1_4_i_max_int_s_fu_1174_ap_ready,
        x => a0_2_3_i_reg_4977,
        y => tmp_88_4_i_reg_4982,
        ap_return => a0_1_4_i_max_int_s_fu_1174_ap_return);

    a0_2_4_i_max_int_s_fu_1180 : component max_int_s
    port map (
        ap_ready => a0_2_4_i_max_int_s_fu_1180_ap_ready,
        x => a0_1_4_i_max_int_s_fu_1174_ap_return,
        y => tmp_91_4_i_reg_4987,
        ap_return => a0_2_4_i_max_int_s_fu_1180_ap_return);

    a0_1_5_i_max_int_s_fu_1187 : component max_int_s
    port map (
        ap_ready => a0_1_5_i_max_int_s_fu_1187_ap_ready,
        x => a0_2_4_i_max_int_s_fu_1180_ap_return,
        y => tmp_88_5_i_min_int_s_fu_808_ap_return,
        ap_return => a0_1_5_i_max_int_s_fu_1187_ap_return);

    a0_2_5_i_max_int_s_fu_1195 : component max_int_s
    port map (
        ap_ready => a0_2_5_i_max_int_s_fu_1195_ap_ready,
        x => a0_1_5_i_max_int_s_fu_1187_ap_return,
        y => tmp_91_5_i_min_int_s_fu_814_ap_return,
        ap_return => a0_2_5_i_max_int_s_fu_1195_ap_return);

    a0_1_6_i_max_int_s_fu_1203 : component max_int_s
    port map (
        ap_ready => a0_1_6_i_max_int_s_fu_1203_ap_ready,
        x => a0_2_5_i_max_int_s_fu_1195_ap_return,
        y => tmp_88_6_i_min_int_s_fu_820_ap_return,
        ap_return => a0_1_6_i_max_int_s_fu_1203_ap_return);

    a0_2_6_i_max_int_s_fu_1211 : component max_int_s
    port map (
        ap_ready => a0_2_6_i_max_int_s_fu_1211_ap_ready,
        x => a0_1_6_i_max_int_s_fu_1203_ap_return,
        y => tmp_91_6_i_min_int_s_fu_826_ap_return,
        ap_return => a0_2_6_i_max_int_s_fu_1211_ap_return);

    a0_1_7_i_max_int_s_fu_1219 : component max_int_s
    port map (
        ap_ready => a0_1_7_i_max_int_s_fu_1219_ap_ready,
        x => a0_2_6_i_max_int_s_fu_1211_ap_return,
        y => tmp_88_7_i_min_int_s_fu_832_ap_return,
        ap_return => a0_1_7_i_max_int_s_fu_1219_ap_return);

    a0_2_7_i_max_int_s_fu_1227 : component max_int_s
    port map (
        ap_ready => a0_2_7_i_max_int_s_fu_1227_ap_ready,
        x => a0_1_7_i_max_int_s_fu_1219_ap_return,
        y => tmp_91_7_i_min_int_s_fu_838_ap_return,
        ap_return => a0_2_7_i_max_int_s_fu_1227_ap_return);

    tmp_96_5_i_max_int_s_fu_1235 : component max_int_s
    port map (
        ap_ready => tmp_96_5_i_max_int_s_fu_1235_ap_ready,
        x => grp_reg_int_s_fu_3930_ap_return,
        y => flag_d_assign_10_i_reg_4877_pp0_iter6_reg,
        ap_return => tmp_96_5_i_max_int_s_fu_1235_ap_return);

    tmp_99_5_i_max_int_s_fu_1242 : component max_int_s
    port map (
        ap_ready => tmp_99_5_i_max_int_s_fu_1242_ap_ready,
        x => grp_reg_int_s_fu_3930_ap_return,
        y => flag_d_assign_3_i_reg_4883_pp0_iter6_reg,
        ap_return => tmp_99_5_i_max_int_s_fu_1242_ap_return);

    tmp_96_6_i_max_int_s_fu_1249 : component max_int_s
    port map (
        ap_ready => tmp_96_6_i_max_int_s_fu_1249_ap_ready,
        x => grp_reg_int_s_fu_3944_ap_return,
        y => flag_d_assign_12_i_reg_4901_pp0_iter6_reg,
        ap_return => tmp_96_6_i_max_int_s_fu_1249_ap_return);

    tmp_99_6_i_max_int_s_fu_1256 : component max_int_s
    port map (
        ap_ready => tmp_99_6_i_max_int_s_fu_1256_ap_ready,
        x => grp_reg_int_s_fu_3944_ap_return,
        y => flag_d_assign_5_i_reg_4907_pp0_iter6_reg,
        ap_return => tmp_99_6_i_max_int_s_fu_1256_ap_return);

    tmp_96_7_i_max_int_s_fu_1263 : component max_int_s
    port map (
        ap_ready => tmp_96_7_i_max_int_s_fu_1263_ap_ready,
        x => grp_reg_int_s_fu_3958_ap_return,
        y => flag_d_assign_14_i_reg_4925_pp0_iter6_reg,
        ap_return => tmp_96_7_i_max_int_s_fu_1263_ap_return);

    tmp_99_7_i_max_int_s_fu_1270 : component max_int_s
    port map (
        ap_ready => tmp_99_7_i_max_int_s_fu_1270_ap_ready,
        x => grp_reg_int_s_fu_3958_ap_return,
        y => flag_d_assign_7_i_reg_4931_pp0_iter6_reg,
        ap_return => tmp_99_7_i_max_int_s_fu_1270_ap_return);

    tmp_12_i_max_int_s_fu_1277 : component max_int_s
    port map (
        ap_ready => tmp_12_i_max_int_s_fu_1277_ap_ready,
        x => a0_2_7_i_max_int_s_fu_1227_ap_return,
        y => tmp_12_i_max_int_s_fu_1277_y,
        ap_return => tmp_12_i_max_int_s_fu_1277_ap_return);

    grp_reg_int_s_fu_3587 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_66_1_i_min_int_s_fu_549_ap_return,
        ap_return => grp_reg_int_s_fu_3587_ap_return,
        ap_ce => grp_reg_int_s_fu_3587_ap_ce);

    grp_reg_int_s_fu_3595 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_68_1_i_max_int_s_fu_899_ap_return,
        ap_return => grp_reg_int_s_fu_3595_ap_return,
        ap_ce => grp_reg_int_s_fu_3595_ap_ce);

    grp_reg_int_s_fu_3603 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_66_3_i_min_int_s_fu_555_ap_return,
        ap_return => grp_reg_int_s_fu_3603_ap_return,
        ap_ce => grp_reg_int_s_fu_3603_ap_ce);

    grp_reg_int_s_fu_3611 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_68_3_i_max_int_s_fu_905_ap_return,
        ap_return => grp_reg_int_s_fu_3611_ap_return,
        ap_ce => grp_reg_int_s_fu_3611_ap_ce);

    grp_reg_int_s_fu_3619 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_66_5_i_min_int_s_fu_561_ap_return,
        ap_return => grp_reg_int_s_fu_3619_ap_return,
        ap_ce => grp_reg_int_s_fu_3619_ap_ce);

    grp_reg_int_s_fu_3627 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_68_5_i_max_int_s_fu_911_ap_return,
        ap_return => grp_reg_int_s_fu_3627_ap_return,
        ap_ce => grp_reg_int_s_fu_3627_ap_ce);

    grp_reg_int_s_fu_3635 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_66_7_i_min_int_s_fu_567_ap_return,
        ap_return => grp_reg_int_s_fu_3635_ap_return,
        ap_ce => grp_reg_int_s_fu_3635_ap_ce);

    grp_reg_int_s_fu_3643 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_68_7_i_max_int_s_fu_917_ap_return,
        ap_return => grp_reg_int_s_fu_3643_ap_return,
        ap_ce => grp_reg_int_s_fu_3643_ap_ce);

    grp_reg_int_s_fu_3651 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_66_9_i_min_int_s_fu_573_ap_return,
        ap_return => grp_reg_int_s_fu_3651_ap_return,
        ap_ce => grp_reg_int_s_fu_3651_ap_ce);

    grp_reg_int_s_fu_3659 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_68_9_i_max_int_s_fu_923_ap_return,
        ap_return => grp_reg_int_s_fu_3659_ap_return,
        ap_ce => grp_reg_int_s_fu_3659_ap_ce);

    grp_reg_int_s_fu_3667 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_66_i_min_int_s_fu_579_ap_return,
        ap_return => grp_reg_int_s_fu_3667_ap_return,
        ap_ce => grp_reg_int_s_fu_3667_ap_ce);

    grp_reg_int_s_fu_3675 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_68_i_max_int_s_fu_929_ap_return,
        ap_return => grp_reg_int_s_fu_3675_ap_return,
        ap_ce => grp_reg_int_s_fu_3675_ap_ce);

    grp_reg_int_s_fu_3683 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_66_2_i_min_int_s_fu_585_ap_return,
        ap_return => grp_reg_int_s_fu_3683_ap_return,
        ap_ce => grp_reg_int_s_fu_3683_ap_ce);

    grp_reg_int_s_fu_3691 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_68_2_i_max_int_s_fu_935_ap_return,
        ap_return => grp_reg_int_s_fu_3691_ap_return,
        ap_ce => grp_reg_int_s_fu_3691_ap_ce);

    grp_reg_int_s_fu_3699 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_66_4_i_min_int_s_fu_591_ap_return,
        ap_return => grp_reg_int_s_fu_3699_ap_return,
        ap_ce => grp_reg_int_s_fu_3699_ap_ce);

    grp_reg_int_s_fu_3707 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_68_4_i_max_int_s_fu_941_ap_return,
        ap_return => grp_reg_int_s_fu_3707_ap_return,
        ap_ce => grp_reg_int_s_fu_3707_ap_ce);

    grp_reg_int_s_fu_3715 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_73_1_i_min_int_s_fu_597_ap_return,
        ap_return => grp_reg_int_s_fu_3715_ap_return,
        ap_ce => grp_reg_int_s_fu_3715_ap_ce);

    grp_reg_int_s_fu_3723 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_75_1_i_max_int_s_fu_947_ap_return,
        ap_return => grp_reg_int_s_fu_3723_ap_return,
        ap_ce => grp_reg_int_s_fu_3723_ap_ce);

    grp_reg_int_s_fu_3731 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_73_3_i_min_int_s_fu_603_ap_return,
        ap_return => grp_reg_int_s_fu_3731_ap_return,
        ap_ce => grp_reg_int_s_fu_3731_ap_ce);

    grp_reg_int_s_fu_3739 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_75_3_i_max_int_s_fu_953_ap_return,
        ap_return => grp_reg_int_s_fu_3739_ap_return,
        ap_ce => grp_reg_int_s_fu_3739_ap_ce);

    grp_reg_int_s_fu_3747 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_73_5_i_min_int_s_fu_609_ap_return,
        ap_return => grp_reg_int_s_fu_3747_ap_return,
        ap_ce => grp_reg_int_s_fu_3747_ap_ce);

    grp_reg_int_s_fu_3755 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_75_5_i_max_int_s_fu_959_ap_return,
        ap_return => grp_reg_int_s_fu_3755_ap_return,
        ap_ce => grp_reg_int_s_fu_3755_ap_ce);

    grp_reg_int_s_fu_3763 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_73_7_i_min_int_s_fu_615_ap_return,
        ap_return => grp_reg_int_s_fu_3763_ap_return,
        ap_ce => grp_reg_int_s_fu_3763_ap_ce);

    grp_reg_int_s_fu_3771 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_75_7_i_max_int_s_fu_965_ap_return,
        ap_return => grp_reg_int_s_fu_3771_ap_return,
        ap_ce => grp_reg_int_s_fu_3771_ap_ce);

    grp_reg_int_s_fu_3779 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_73_9_i_min_int_s_fu_621_ap_return,
        ap_return => grp_reg_int_s_fu_3779_ap_return,
        ap_ce => grp_reg_int_s_fu_3779_ap_ce);

    grp_reg_int_s_fu_3787 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_75_9_i_max_int_s_fu_971_ap_return,
        ap_return => grp_reg_int_s_fu_3787_ap_return,
        ap_ce => grp_reg_int_s_fu_3787_ap_ce);

    grp_reg_int_s_fu_3795 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_73_i_min_int_s_fu_627_ap_return,
        ap_return => grp_reg_int_s_fu_3795_ap_return,
        ap_ce => grp_reg_int_s_fu_3795_ap_ce);

    grp_reg_int_s_fu_3803 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_75_i_max_int_s_fu_977_ap_return,
        ap_return => grp_reg_int_s_fu_3803_ap_return,
        ap_ce => grp_reg_int_s_fu_3803_ap_ce);

    grp_reg_int_s_fu_3811 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_73_2_i_min_int_s_fu_633_ap_return,
        ap_return => grp_reg_int_s_fu_3811_ap_return,
        ap_ce => grp_reg_int_s_fu_3811_ap_ce);

    grp_reg_int_s_fu_3819 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_75_2_i_max_int_s_fu_983_ap_return,
        ap_return => grp_reg_int_s_fu_3819_ap_return,
        ap_ce => grp_reg_int_s_fu_3819_ap_ce);

    grp_reg_int_s_fu_3827 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_73_4_i_min_int_s_fu_639_ap_return,
        ap_return => grp_reg_int_s_fu_3827_ap_return,
        ap_ce => grp_reg_int_s_fu_3827_ap_ce);

    grp_reg_int_s_fu_3835 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_75_4_i_max_int_s_fu_989_ap_return,
        ap_return => grp_reg_int_s_fu_3835_ap_return,
        ap_ce => grp_reg_int_s_fu_3835_ap_ce);

    grp_reg_int_s_fu_3843 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_80_1_i_min_int_s_fu_645_ap_return,
        ap_return => grp_reg_int_s_fu_3843_ap_return,
        ap_ce => grp_reg_int_s_fu_3843_ap_ce);

    grp_reg_int_s_fu_3851 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_82_1_i_max_int_s_fu_995_ap_return,
        ap_return => grp_reg_int_s_fu_3851_ap_return,
        ap_ce => grp_reg_int_s_fu_3851_ap_ce);

    grp_reg_int_s_fu_3859 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_80_3_i_min_int_s_fu_651_ap_return,
        ap_return => grp_reg_int_s_fu_3859_ap_return,
        ap_ce => grp_reg_int_s_fu_3859_ap_ce);

    grp_reg_int_s_fu_3867 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_82_3_i_max_int_s_fu_1001_ap_return,
        ap_return => grp_reg_int_s_fu_3867_ap_return,
        ap_ce => grp_reg_int_s_fu_3867_ap_ce);

    grp_reg_int_s_fu_3875 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_80_5_i_min_int_s_fu_657_ap_return,
        ap_return => grp_reg_int_s_fu_3875_ap_return,
        ap_ce => grp_reg_int_s_fu_3875_ap_ce);

    grp_reg_int_s_fu_3883 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_82_5_i_max_int_s_fu_1007_ap_return,
        ap_return => grp_reg_int_s_fu_3883_ap_return,
        ap_ce => grp_reg_int_s_fu_3883_ap_ce);

    grp_reg_int_s_fu_3891 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_80_7_i_min_int_s_fu_663_ap_return,
        ap_return => grp_reg_int_s_fu_3891_ap_return,
        ap_ce => grp_reg_int_s_fu_3891_ap_ce);

    grp_reg_int_s_fu_3899 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_82_7_i_max_int_s_fu_1013_ap_return,
        ap_return => grp_reg_int_s_fu_3899_ap_return,
        ap_ce => grp_reg_int_s_fu_3899_ap_ce);

    grp_reg_int_s_fu_3907 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_80_9_i_min_int_s_fu_669_ap_return,
        ap_return => grp_reg_int_s_fu_3907_ap_return,
        ap_ce => grp_reg_int_s_fu_3907_ap_ce);

    grp_reg_int_s_fu_3915 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_82_9_i_max_int_s_fu_1019_ap_return,
        ap_return => grp_reg_int_s_fu_3915_ap_return,
        ap_ce => grp_reg_int_s_fu_3915_ap_ce);

    grp_reg_int_s_fu_3923 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_80_i_reg_4947,
        ap_return => grp_reg_int_s_fu_3923_ap_return,
        ap_ce => grp_reg_int_s_fu_3923_ap_ce);

    grp_reg_int_s_fu_3930 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_82_i_reg_4952,
        ap_return => grp_reg_int_s_fu_3930_ap_return,
        ap_ce => grp_reg_int_s_fu_3930_ap_ce);

    grp_reg_int_s_fu_3937 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_80_2_i_reg_4957,
        ap_return => grp_reg_int_s_fu_3937_ap_return,
        ap_ce => grp_reg_int_s_fu_3937_ap_ce);

    grp_reg_int_s_fu_3944 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_82_2_i_reg_4962,
        ap_return => grp_reg_int_s_fu_3944_ap_return,
        ap_ce => grp_reg_int_s_fu_3944_ap_ce);

    grp_reg_int_s_fu_3951 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_80_4_i_reg_4967,
        ap_return => grp_reg_int_s_fu_3951_ap_return,
        ap_ce => grp_reg_int_s_fu_3951_ap_ce);

    grp_reg_int_s_fu_3958 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_82_4_i_reg_4972,
        ap_return => grp_reg_int_s_fu_3958_ap_return,
        ap_ce => grp_reg_int_s_fu_3958_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond3_i_fu_1314_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond4_i_fu_1364_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond3_i_fu_1314_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state4)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                elsif (((exitcond3_i_fu_1314_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_core_1_i_reg_532_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond1_i_reg_4559 = ap_const_lv1_1) and (tmp_10_i_fu_1407_p2 = ap_const_lv1_0) and (exitcond4_i_fu_1364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((exitcond4_i_fu_1364_p2 = ap_const_lv1_0) and (or_cond1_i_reg_4559 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_core_1_i_reg_532 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_core_1_i_reg_532 <= ap_phi_reg_pp0_iter0_core_1_i_reg_532;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_core_1_i_reg_532_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1410)) then 
                    ap_phi_reg_pp0_iter4_core_1_i_reg_532 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_core_1_i_reg_532 <= ap_phi_reg_pp0_iter3_core_1_i_reg_532;
                end if;
            end if; 
        end if;
    end process;

    t_V_3_reg_521_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond4_i_fu_1364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_3_reg_521 <= j_V_fu_1369_p2;
            elsif (((exitcond3_i_fu_1314_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_3_reg_521 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                t_V_reg_510 <= i_V_reg_4549;
            elsif ((not(((ap_start = ap_const_logic_0) or (p_threshold_empty_n = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_510 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((iscorner_2_i_16_i_reg_4943_pp0_iter5_reg = ap_const_lv1_1) and (tmp_10_i_reg_4635_pp0_iter5_reg = ap_const_lv1_1) and (or_cond1_i_reg_4559 = ap_const_lv1_1) and (exitcond4_i_reg_4573_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                a0_2_3_i_reg_4977 <= a0_2_3_i_max_int_s_fu_1098_ap_return;
                b0_2_3_i_reg_4992 <= b0_2_3_i_min_int_s_fu_801_ap_return;
                tmp_88_4_i_reg_4982 <= tmp_88_4_i_min_int_s_fu_741_ap_return;
                tmp_91_4_i_reg_4987 <= tmp_91_4_i_min_int_s_fu_747_ap_return;
                tmp_96_4_i_reg_4997 <= tmp_96_4_i_max_int_s_fu_1162_ap_return;
                tmp_99_4_i_reg_5002 <= tmp_99_4_i_max_int_s_fu_1168_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (p_threshold_empty_n = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    a0_reg_4495(7 downto 0) <= a0_fu_1296_p1(7 downto 0);
                b0_reg_4540 <= b0_fu_1310_p1;
                cols_reg_4480 <= p_src_cols_V_dout;
                r_V_reg_4520 <= r_V_fu_1304_p2;
                    rhs_V_reg_4500(7 downto 0) <= rhs_V_fu_1300_p1(7 downto 0);
                rows_reg_4475 <= p_src_rows_V_dout;
                tmp_1_i_reg_4490 <= tmp_1_i_fu_1290_p2;
                tmp_i_reg_4485 <= tmp_i_fu_1284_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_core_1_i_reg_532 <= ap_phi_reg_pp0_iter1_core_1_i_reg_532;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_core_1_i_reg_532 <= ap_phi_reg_pp0_iter2_core_1_i_reg_532;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_core_1_i_reg_532 <= ap_phi_reg_pp0_iter4_core_1_i_reg_532;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_core_1_i_reg_532 <= ap_phi_reg_pp0_iter5_core_1_i_reg_532;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_core_1_i_reg_532 <= ap_phi_reg_pp0_iter6_core_1_i_reg_532;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_core_1_i_reg_532 <= ap_phi_reg_pp0_iter7_core_1_i_reg_532;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond4_i_fu_1364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                core_buf_val_0_V_ad_reg_4623 <= tmp_8_i_fu_1395_p1(9 - 1 downto 0);
                core_buf_val_1_V_ad_reg_4629 <= tmp_8_i_fu_1395_p1(9 - 1 downto 0);
                or_cond4_i_reg_4644 <= or_cond4_i_fu_1435_p2;
                or_cond_i_reg_4582 <= or_cond_i_fu_1380_p2;
                tmp_14_i_reg_4639 <= tmp_14_i_fu_1413_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                core_buf_val_0_V_ad_reg_4623_pp0_iter1_reg <= core_buf_val_0_V_ad_reg_4623;
                core_buf_val_1_V_ad_reg_4629_pp0_iter1_reg <= core_buf_val_1_V_ad_reg_4629;
                exitcond4_i_reg_4573 <= exitcond4_i_fu_1364_p2;
                exitcond4_i_reg_4573_pp0_iter1_reg <= exitcond4_i_reg_4573;
                or_cond4_i_reg_4644_pp0_iter1_reg <= or_cond4_i_reg_4644;
                or_cond_i_reg_4582_pp0_iter1_reg <= or_cond_i_reg_4582;
                tmp_10_i_reg_4635_pp0_iter1_reg <= tmp_10_i_reg_4635;
                tmp_14_i_reg_4639_pp0_iter1_reg <= tmp_14_i_reg_4639;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                core_buf_val_0_V_ad_reg_4623_pp0_iter2_reg <= core_buf_val_0_V_ad_reg_4623_pp0_iter1_reg;
                core_buf_val_0_V_ad_reg_4623_pp0_iter3_reg <= core_buf_val_0_V_ad_reg_4623_pp0_iter2_reg;
                core_buf_val_0_V_ad_reg_4623_pp0_iter4_reg <= core_buf_val_0_V_ad_reg_4623_pp0_iter3_reg;
                core_buf_val_0_V_ad_reg_4623_pp0_iter5_reg <= core_buf_val_0_V_ad_reg_4623_pp0_iter4_reg;
                core_buf_val_0_V_ad_reg_4623_pp0_iter6_reg <= core_buf_val_0_V_ad_reg_4623_pp0_iter5_reg;
                core_buf_val_0_V_ad_reg_4623_pp0_iter7_reg <= core_buf_val_0_V_ad_reg_4623_pp0_iter6_reg;
                core_buf_val_1_V_ad_reg_4629_pp0_iter2_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter1_reg;
                core_buf_val_1_V_ad_reg_4629_pp0_iter3_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter2_reg;
                core_buf_val_1_V_ad_reg_4629_pp0_iter4_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter3_reg;
                core_buf_val_1_V_ad_reg_4629_pp0_iter5_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter4_reg;
                core_buf_val_1_V_ad_reg_4629_pp0_iter6_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter5_reg;
                core_buf_val_1_V_ad_reg_4629_pp0_iter7_reg <= core_buf_val_1_V_ad_reg_4629_pp0_iter6_reg;
                exitcond4_i_reg_4573_pp0_iter2_reg <= exitcond4_i_reg_4573_pp0_iter1_reg;
                exitcond4_i_reg_4573_pp0_iter3_reg <= exitcond4_i_reg_4573_pp0_iter2_reg;
                exitcond4_i_reg_4573_pp0_iter4_reg <= exitcond4_i_reg_4573_pp0_iter3_reg;
                exitcond4_i_reg_4573_pp0_iter5_reg <= exitcond4_i_reg_4573_pp0_iter4_reg;
                exitcond4_i_reg_4573_pp0_iter6_reg <= exitcond4_i_reg_4573_pp0_iter5_reg;
                exitcond4_i_reg_4573_pp0_iter7_reg <= exitcond4_i_reg_4573_pp0_iter6_reg;
                flag_d_assign_10_i_reg_4877_pp0_iter4_reg <= flag_d_assign_10_i_reg_4877;
                flag_d_assign_10_i_reg_4877_pp0_iter5_reg <= flag_d_assign_10_i_reg_4877_pp0_iter4_reg;
                flag_d_assign_10_i_reg_4877_pp0_iter6_reg <= flag_d_assign_10_i_reg_4877_pp0_iter5_reg;
                flag_d_assign_11_i_reg_4889_pp0_iter4_reg <= flag_d_assign_11_i_reg_4889;
                flag_d_assign_11_i_reg_4889_pp0_iter5_reg <= flag_d_assign_11_i_reg_4889_pp0_iter4_reg;
                flag_d_assign_12_i_reg_4901_pp0_iter4_reg <= flag_d_assign_12_i_reg_4901;
                flag_d_assign_12_i_reg_4901_pp0_iter5_reg <= flag_d_assign_12_i_reg_4901_pp0_iter4_reg;
                flag_d_assign_12_i_reg_4901_pp0_iter6_reg <= flag_d_assign_12_i_reg_4901_pp0_iter5_reg;
                flag_d_assign_13_i_reg_4913_pp0_iter4_reg <= flag_d_assign_13_i_reg_4913;
                flag_d_assign_13_i_reg_4913_pp0_iter5_reg <= flag_d_assign_13_i_reg_4913_pp0_iter4_reg;
                flag_d_assign_14_i_reg_4925_pp0_iter4_reg <= flag_d_assign_14_i_reg_4925;
                flag_d_assign_14_i_reg_4925_pp0_iter5_reg <= flag_d_assign_14_i_reg_4925_pp0_iter4_reg;
                flag_d_assign_14_i_reg_4925_pp0_iter6_reg <= flag_d_assign_14_i_reg_4925_pp0_iter5_reg;
                flag_d_assign_15_i_reg_4937_pp0_iter4_reg <= flag_d_assign_15_i_reg_4937;
                flag_d_assign_15_i_reg_4937_pp0_iter5_reg <= flag_d_assign_15_i_reg_4937_pp0_iter4_reg;
                flag_d_assign_16_i_reg_4847_pp0_iter4_reg <= flag_d_assign_16_i_reg_4847;
                flag_d_assign_16_i_reg_4847_pp0_iter5_reg <= flag_d_assign_16_i_reg_4847_pp0_iter4_reg;
                flag_d_assign_1_i_reg_4859_pp0_iter4_reg <= flag_d_assign_1_i_reg_4859;
                flag_d_assign_1_i_reg_4859_pp0_iter5_reg <= flag_d_assign_1_i_reg_4859_pp0_iter4_reg;
                flag_d_assign_2_i_reg_4871_pp0_iter4_reg <= flag_d_assign_2_i_reg_4871;
                flag_d_assign_2_i_reg_4871_pp0_iter5_reg <= flag_d_assign_2_i_reg_4871_pp0_iter4_reg;
                flag_d_assign_3_i_reg_4883_pp0_iter4_reg <= flag_d_assign_3_i_reg_4883;
                flag_d_assign_3_i_reg_4883_pp0_iter5_reg <= flag_d_assign_3_i_reg_4883_pp0_iter4_reg;
                flag_d_assign_3_i_reg_4883_pp0_iter6_reg <= flag_d_assign_3_i_reg_4883_pp0_iter5_reg;
                flag_d_assign_4_i_reg_4895_pp0_iter4_reg <= flag_d_assign_4_i_reg_4895;
                flag_d_assign_4_i_reg_4895_pp0_iter5_reg <= flag_d_assign_4_i_reg_4895_pp0_iter4_reg;
                flag_d_assign_5_i_reg_4907_pp0_iter4_reg <= flag_d_assign_5_i_reg_4907;
                flag_d_assign_5_i_reg_4907_pp0_iter5_reg <= flag_d_assign_5_i_reg_4907_pp0_iter4_reg;
                flag_d_assign_5_i_reg_4907_pp0_iter6_reg <= flag_d_assign_5_i_reg_4907_pp0_iter5_reg;
                flag_d_assign_6_i_reg_4919_pp0_iter4_reg <= flag_d_assign_6_i_reg_4919;
                flag_d_assign_6_i_reg_4919_pp0_iter5_reg <= flag_d_assign_6_i_reg_4919_pp0_iter4_reg;
                flag_d_assign_7_i_reg_4931_pp0_iter4_reg <= flag_d_assign_7_i_reg_4931;
                flag_d_assign_7_i_reg_4931_pp0_iter5_reg <= flag_d_assign_7_i_reg_4931_pp0_iter4_reg;
                flag_d_assign_7_i_reg_4931_pp0_iter6_reg <= flag_d_assign_7_i_reg_4931_pp0_iter5_reg;
                flag_d_assign_8_i_reg_4853_pp0_iter4_reg <= flag_d_assign_8_i_reg_4853;
                flag_d_assign_8_i_reg_4853_pp0_iter5_reg <= flag_d_assign_8_i_reg_4853_pp0_iter4_reg;
                flag_d_assign_9_i_reg_4865_pp0_iter4_reg <= flag_d_assign_9_i_reg_4865;
                flag_d_assign_9_i_reg_4865_pp0_iter5_reg <= flag_d_assign_9_i_reg_4865_pp0_iter4_reg;
                iscorner_2_i_16_i_reg_4943_pp0_iter4_reg <= iscorner_2_i_16_i_reg_4943;
                iscorner_2_i_16_i_reg_4943_pp0_iter5_reg <= iscorner_2_i_16_i_reg_4943_pp0_iter4_reg;
                iscorner_2_i_16_i_reg_4943_pp0_iter6_reg <= iscorner_2_i_16_i_reg_4943_pp0_iter5_reg;
                iscorner_2_i_16_i_reg_4943_pp0_iter7_reg <= iscorner_2_i_16_i_reg_4943_pp0_iter6_reg;
                or_cond4_i_reg_4644_pp0_iter2_reg <= or_cond4_i_reg_4644_pp0_iter1_reg;
                or_cond4_i_reg_4644_pp0_iter3_reg <= or_cond4_i_reg_4644_pp0_iter2_reg;
                or_cond4_i_reg_4644_pp0_iter4_reg <= or_cond4_i_reg_4644_pp0_iter3_reg;
                or_cond4_i_reg_4644_pp0_iter5_reg <= or_cond4_i_reg_4644_pp0_iter4_reg;
                or_cond4_i_reg_4644_pp0_iter6_reg <= or_cond4_i_reg_4644_pp0_iter5_reg;
                or_cond4_i_reg_4644_pp0_iter7_reg <= or_cond4_i_reg_4644_pp0_iter6_reg;
                or_cond_i_reg_4582_pp0_iter2_reg <= or_cond_i_reg_4582_pp0_iter1_reg;
                or_cond_i_reg_4582_pp0_iter3_reg <= or_cond_i_reg_4582_pp0_iter2_reg;
                or_cond_i_reg_4582_pp0_iter4_reg <= or_cond_i_reg_4582_pp0_iter3_reg;
                or_cond_i_reg_4582_pp0_iter5_reg <= or_cond_i_reg_4582_pp0_iter4_reg;
                or_cond_i_reg_4582_pp0_iter6_reg <= or_cond_i_reg_4582_pp0_iter5_reg;
                or_cond_i_reg_4582_pp0_iter7_reg <= or_cond_i_reg_4582_pp0_iter6_reg;
                tmp_10_i_reg_4635_pp0_iter2_reg <= tmp_10_i_reg_4635_pp0_iter1_reg;
                tmp_10_i_reg_4635_pp0_iter3_reg <= tmp_10_i_reg_4635_pp0_iter2_reg;
                tmp_10_i_reg_4635_pp0_iter4_reg <= tmp_10_i_reg_4635_pp0_iter3_reg;
                tmp_10_i_reg_4635_pp0_iter5_reg <= tmp_10_i_reg_4635_pp0_iter4_reg;
                tmp_10_i_reg_4635_pp0_iter6_reg <= tmp_10_i_reg_4635_pp0_iter5_reg;
                tmp_10_i_reg_4635_pp0_iter7_reg <= tmp_10_i_reg_4635_pp0_iter6_reg;
                tmp_14_i_reg_4639_pp0_iter2_reg <= tmp_14_i_reg_4639_pp0_iter1_reg;
                tmp_14_i_reg_4639_pp0_iter3_reg <= tmp_14_i_reg_4639_pp0_iter2_reg;
                tmp_14_i_reg_4639_pp0_iter4_reg <= tmp_14_i_reg_4639_pp0_iter3_reg;
                tmp_14_i_reg_4639_pp0_iter5_reg <= tmp_14_i_reg_4639_pp0_iter4_reg;
                tmp_14_i_reg_4639_pp0_iter6_reg <= tmp_14_i_reg_4639_pp0_iter5_reg;
                tmp_14_i_reg_4639_pp0_iter7_reg <= tmp_14_i_reg_4639_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond4_i_reg_4573_pp0_iter7_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                core_win_val_0_V_0_fu_138 <= core_win_val_0_V_1_fu_134;
                core_win_val_0_V_1_fu_134 <= core_buf_val_0_V_q0;
                core_win_val_1_V_0_fu_130 <= core_win_val_1_V_1_fu_126;
                core_win_val_1_V_1_fu_126 <= core_buf_val_1_V_q0;
                core_win_val_2_V_0_fu_122 <= core_win_val_2_V_1_fu_118;
                core_win_val_2_V_1_fu_118 <= core_win_val_2_V_2_fu_4000_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_10_i_reg_4635_pp0_iter1_reg = ap_const_lv1_1) and (or_cond1_i_reg_4559 = ap_const_lv1_1) and (exitcond4_i_reg_4573_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                count_1_i_4_i_reg_4814 <= count_1_i_4_i_fu_3116_p3;
                not_or_cond11_i_reg_4826 <= not_or_cond11_i_fu_3142_p2;
                not_or_cond12_i_reg_4809 <= not_or_cond12_i_fu_2714_p2;
                or_cond10_i_reg_4804 <= or_cond10_i_fu_2592_p2;
                or_cond20_i_reg_4820 <= or_cond20_i_fu_3130_p2;
                or_cond5_i_reg_4728 <= or_cond5_i_fu_2502_p2;
                or_cond6_i_reg_4744 <= or_cond6_i_fu_2520_p2;
                or_cond7_i_reg_4759 <= or_cond7_i_fu_2538_p2;
                or_cond8_i_reg_4774 <= or_cond8_i_fu_2556_p2;
                or_cond9_i_reg_4789 <= or_cond9_i_fu_2574_p2;
                r_V_1_i_reg_4658 <= r_V_1_i_fu_1906_p2;
                r_V_2_i_reg_4668 <= r_V_2_i_fu_1990_p2;
                r_V_3_i_reg_4678 <= r_V_3_i_fu_2074_p2;
                r_V_4_i_reg_4688 <= r_V_4_i_fu_2158_p2;
                r_V_5_i_reg_4698 <= r_V_5_i_fu_2242_p2;
                r_V_6_1_i_reg_4663 <= r_V_6_1_i_fu_1916_p2;
                r_V_6_2_i_reg_4673 <= r_V_6_2_i_fu_2000_p2;
                r_V_6_3_i_reg_4683 <= r_V_6_3_i_fu_2084_p2;
                r_V_6_4_i_reg_4693 <= r_V_6_4_i_fu_2168_p2;
                r_V_6_5_i_reg_4703 <= r_V_6_5_i_fu_2252_p2;
                r_V_6_6_i_reg_4713 <= r_V_6_6_i_fu_2336_p2;
                r_V_6_7_i_reg_4723 <= r_V_6_7_i_fu_2420_p2;
                r_V_6_i_reg_4653 <= r_V_6_i_fu_1832_p2;
                r_V_8_i_reg_4718 <= r_V_8_i_fu_2410_p2;
                r_V_i_47_reg_4708 <= r_V_i_47_fu_2326_p2;
                r_V_i_reg_4648 <= r_V_i_fu_1822_p2;
                tmp10_reg_4837 <= tmp10_fu_3166_p2;
                tmp11_reg_4842 <= tmp11_fu_3172_p2;
                tmp6_reg_4832 <= tmp6_fu_3160_p2;
                tmp_59_1_not_i_reg_4734 <= tmp_59_1_not_i_fu_2508_p2;
                tmp_59_2_not_i_reg_4749 <= tmp_59_2_not_i_fu_2526_p2;
                tmp_59_3_not_i_reg_4764 <= tmp_59_3_not_i_fu_2544_p2;
                tmp_59_4_not_i_reg_4779 <= tmp_59_4_not_i_fu_2562_p2;
                tmp_59_5_not_i_reg_4794 <= tmp_59_5_not_i_fu_2580_p2;
                tmp_61_1_i_reg_4739 <= tmp_61_1_i_fu_2514_p2;
                tmp_61_2_i_reg_4754 <= tmp_61_2_i_fu_2532_p2;
                tmp_61_3_i_reg_4769 <= tmp_61_3_i_fu_2550_p2;
                tmp_61_4_i_reg_4784 <= tmp_61_4_i_fu_2568_p2;
                tmp_61_5_i_reg_4799 <= tmp_61_5_i_fu_2586_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_10_i_reg_4635_pp0_iter2_reg = ap_const_lv1_1) and (or_cond1_i_reg_4559 = ap_const_lv1_1) and (exitcond4_i_reg_4573_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                flag_d_assign_10_i_reg_4877 <= flag_d_assign_10_i_fu_3203_p1;
                flag_d_assign_11_i_reg_4889 <= flag_d_assign_11_i_fu_3213_p1;
                flag_d_assign_12_i_reg_4901 <= flag_d_assign_12_i_fu_3223_p1;
                flag_d_assign_13_i_reg_4913 <= flag_d_assign_13_i_fu_3233_p1;
                flag_d_assign_14_i_reg_4925 <= flag_d_assign_14_i_fu_3243_p1;
                flag_d_assign_15_i_reg_4937 <= flag_d_assign_15_i_fu_3253_p1;
                flag_d_assign_16_i_reg_4847 <= flag_d_assign_16_i_fu_3178_p1;
                flag_d_assign_1_i_reg_4859 <= flag_d_assign_1_i_fu_3188_p1;
                flag_d_assign_2_i_reg_4871 <= flag_d_assign_2_i_fu_3198_p1;
                flag_d_assign_3_i_reg_4883 <= flag_d_assign_3_i_fu_3208_p1;
                flag_d_assign_4_i_reg_4895 <= flag_d_assign_4_i_fu_3218_p1;
                flag_d_assign_5_i_reg_4907 <= flag_d_assign_5_i_fu_3228_p1;
                flag_d_assign_6_i_reg_4919 <= flag_d_assign_6_i_fu_3238_p1;
                flag_d_assign_7_i_reg_4931 <= flag_d_assign_7_i_fu_3248_p1;
                flag_d_assign_8_i_reg_4853 <= flag_d_assign_8_i_fu_3183_p1;
                flag_d_assign_9_i_reg_4865 <= flag_d_assign_9_i_fu_3193_p1;
                iscorner_2_i_16_i_reg_4943 <= iscorner_2_i_16_i_fu_3581_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_4549 <= i_V_fu_1319_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_i_fu_1314_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_reg_4568 <= icmp_fu_1358_p2;
                or_cond1_i_reg_4559 <= or_cond1_i_fu_1336_p2;
                tmp_2_i_reg_4554 <= tmp_2_i_fu_1325_p2;
                tmp_4_i_reg_4563 <= tmp_4_i_fu_1342_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_fu_1380_p2 = ap_const_lv1_1) and (exitcond4_i_fu_1364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                k_buf_val_0_V_addr_reg_4587 <= tmp_7_i_fu_1385_p1(9 - 1 downto 0);
                k_buf_val_1_V_addr_reg_4593 <= tmp_7_i_fu_1385_p1(9 - 1 downto 0);
                k_buf_val_2_V_addr_reg_4599 <= tmp_7_i_fu_1385_p1(9 - 1 downto 0);
                k_buf_val_3_V_addr_reg_4605 <= tmp_7_i_fu_1385_p1(9 - 1 downto 0);
                k_buf_val_4_V_addr_reg_4611 <= tmp_7_i_fu_1385_p1(9 - 1 downto 0);
                k_buf_val_5_V_addr_reg_4617 <= tmp_7_i_fu_1385_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond1_i_reg_4559 = ap_const_lv1_1) and (exitcond4_i_fu_1364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_10_i_reg_4635 <= tmp_10_i_fu_1407_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((iscorner_2_i_16_i_reg_4943_pp0_iter6_reg = ap_const_lv1_1) and (tmp_10_i_reg_4635_pp0_iter6_reg = ap_const_lv1_1) and (or_cond_i_reg_4582_pp0_iter6_reg = ap_const_lv1_1) and (or_cond1_i_reg_4559 = ap_const_lv1_1) and (exitcond4_i_reg_4573_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_29_reg_5007 <= tmp_29_fu_3972_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((iscorner_2_i_16_i_reg_4943_pp0_iter4_reg = ap_const_lv1_1) and (tmp_10_i_reg_4635_pp0_iter4_reg = ap_const_lv1_1) and (or_cond1_i_reg_4559 = ap_const_lv1_1) and (exitcond4_i_reg_4573_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_80_2_i_reg_4957 <= tmp_80_2_i_min_int_s_fu_681_ap_return;
                tmp_80_4_i_reg_4967 <= tmp_80_4_i_min_int_s_fu_687_ap_return;
                tmp_80_i_reg_4947 <= tmp_80_i_min_int_s_fu_675_ap_return;
                tmp_82_2_i_reg_4962 <= tmp_82_2_i_max_int_s_fu_1031_ap_return;
                tmp_82_4_i_reg_4972 <= tmp_82_4_i_max_int_s_fu_1037_ap_return;
                tmp_82_i_reg_4952 <= tmp_82_i_max_int_s_fu_1025_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op187_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                win_val_0_V_2_1_fu_146 <= win_val_0_V_3_fu_150;
                win_val_0_V_2_fu_142 <= win_val_0_V_2_1_fu_146;
                win_val_0_V_3_fu_150 <= win_val_0_V_4_fu_154;
                win_val_0_V_4_fu_154 <= win_val_0_V_5_fu_158;
                win_val_0_V_5_fu_158 <= k_buf_val_0_V_q0;
                win_val_1_V_1_1_fu_166 <= win_val_1_V_2_fu_170;
                win_val_1_V_1_fu_162 <= win_val_1_V_1_1_fu_166;
                win_val_1_V_2_fu_170 <= win_val_1_V_3_fu_174;
                win_val_1_V_3_fu_174 <= win_val_1_V_4_fu_178;
                win_val_1_V_4_fu_178 <= win_val_1_V_5_fu_182;
                win_val_1_V_5_fu_182 <= k_buf_val_1_V_q0;
                win_val_2_V_0_1_fu_190 <= win_val_2_V_1_fu_194;
                win_val_2_V_0_fu_186 <= win_val_2_V_0_1_fu_190;
                win_val_2_V_1_fu_194 <= win_val_2_V_2_fu_198;
                win_val_2_V_2_fu_198 <= win_val_2_V_3_fu_202;
                win_val_2_V_3_fu_202 <= win_val_2_V_4_fu_206;
                win_val_2_V_4_fu_206 <= win_val_2_V_5_fu_210;
                win_val_2_V_5_fu_210 <= k_buf_val_2_V_q0;
                win_val_3_V_0_1_fu_218 <= win_val_3_V_1_fu_222;
                win_val_3_V_0_fu_214 <= win_val_3_V_0_1_fu_218;
                win_val_3_V_1_fu_222 <= win_val_3_V_2_fu_226;
                win_val_3_V_2_fu_226 <= win_val_3_V_3_fu_230;
                win_val_3_V_3_fu_230 <= win_val_3_V_4_fu_234;
                win_val_3_V_4_fu_234 <= win_val_3_V_5_fu_238;
                win_val_3_V_5_fu_238 <= k_buf_val_3_V_q0;
                win_val_4_V_0_1_fu_246 <= win_val_4_V_1_fu_250;
                win_val_4_V_0_fu_242 <= win_val_4_V_0_1_fu_246;
                win_val_4_V_1_fu_250 <= win_val_4_V_2_fu_254;
                win_val_4_V_2_fu_254 <= win_val_4_V_3_fu_258;
                win_val_4_V_3_fu_258 <= win_val_4_V_4_fu_262;
                win_val_4_V_4_fu_262 <= win_val_4_V_5_fu_266;
                win_val_4_V_5_fu_266 <= k_buf_val_4_V_q0;
                win_val_5_V_1_1_fu_274 <= win_val_5_V_2_fu_278;
                win_val_5_V_1_fu_270 <= win_val_5_V_1_1_fu_274;
                win_val_5_V_2_fu_278 <= win_val_5_V_3_fu_282;
                win_val_5_V_3_fu_282 <= win_val_5_V_4_fu_286;
                win_val_5_V_4_fu_286 <= win_val_5_V_5_fu_290;
                win_val_5_V_5_fu_290 <= k_buf_val_5_V_q0;
                win_val_6_V_2_1_fu_298 <= win_val_6_V_3_fu_302;
                win_val_6_V_2_fu_294 <= win_val_6_V_2_1_fu_298;
                win_val_6_V_3_fu_302 <= win_val_6_V_4_fu_306;
                win_val_6_V_4_fu_306 <= win_val_6_V_5_fu_310;
                win_val_6_V_5_fu_310 <= p_src_data_stream_V_dout;
            end if;
        end if;
    end process;
    a0_reg_4495(31 downto 8) <= "000000000000000000000000";
    rhs_V_reg_4500(8) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n, p_threshold_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, exitcond3_i_fu_1314_p2, ap_CS_fsm_state2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (p_threshold_empty_n = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond3_i_fu_1314_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    a0_fu_1296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_threshold_dout),32));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(3);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_mask_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, or_cond4_i_reg_4644_pp0_iter7_reg, ap_predicate_op187_read_state4)
    begin
                ap_block_pp0_stage0_01001 <= (((or_cond4_i_reg_4644_pp0_iter7_reg = ap_const_lv1_0) and (p_mask_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op187_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_mask_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, or_cond4_i_reg_4644_pp0_iter7_reg, ap_predicate_op187_read_state4)
    begin
                ap_block_pp0_stage0_11001 <= (((or_cond4_i_reg_4644_pp0_iter7_reg = ap_const_lv1_0) and (p_mask_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op187_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_mask_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, or_cond4_i_reg_4644_pp0_iter7_reg, ap_predicate_op187_read_state4)
    begin
                ap_block_pp0_stage0_subdone <= (((or_cond4_i_reg_4644_pp0_iter7_reg = ap_const_lv1_0) and (p_mask_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op187_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, p_src_rows_V_empty_n, p_src_cols_V_empty_n, p_threshold_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (p_threshold_empty_n = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter8_assign_proc : process(p_mask_data_stream_V_full_n, or_cond4_i_reg_4644_pp0_iter7_reg)
    begin
                ap_block_state11_pp0_stage0_iter8 <= ((or_cond4_i_reg_4644_pp0_iter7_reg = ap_const_lv1_0) and (p_mask_data_stream_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op187_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op187_read_state4 = ap_const_boolean_1));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1410_assign_proc : process(or_cond1_i_reg_4559, exitcond4_i_reg_4573_pp0_iter2_reg, tmp_10_i_reg_4635_pp0_iter2_reg, iscorner_2_i_16_i_fu_3581_p2)
    begin
                ap_condition_1410 <= ((tmp_10_i_reg_4635_pp0_iter2_reg = ap_const_lv1_1) and (or_cond1_i_reg_4559 = ap_const_lv1_1) and (iscorner_2_i_16_i_fu_3581_p2 = ap_const_lv1_0) and (exitcond4_i_reg_4573_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter1_state4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond3_i_fu_1314_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond3_i_fu_1314_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_core_1_i_phi_fu_536_p8_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, or_cond1_i_reg_4559, exitcond4_i_reg_4573_pp0_iter7_reg, tmp_10_i_reg_4635_pp0_iter7_reg, iscorner_2_i_16_i_reg_4943_pp0_iter7_reg, ap_phi_reg_pp0_iter8_core_1_i_reg_532, phitmp_i_fu_3976_p2)
    begin
        if (((iscorner_2_i_16_i_reg_4943_pp0_iter7_reg = ap_const_lv1_1) and (tmp_10_i_reg_4635_pp0_iter7_reg = ap_const_lv1_1) and (or_cond1_i_reg_4559 = ap_const_lv1_1) and (exitcond4_i_reg_4573_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_core_1_i_phi_fu_536_p8 <= phitmp_i_fu_3976_p2;
        else 
            ap_phi_mux_core_1_i_phi_fu_536_p8 <= ap_phi_reg_pp0_iter8_core_1_i_reg_532;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_core_1_i_reg_532 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op187_read_state4_assign_proc : process(exitcond4_i_reg_4573, or_cond_i_reg_4582)
    begin
                ap_predicate_op187_read_state4 <= ((or_cond_i_reg_4582 = ap_const_lv1_1) and (exitcond4_i_reg_4573 = ap_const_lv1_0));
    end process;


    ap_predicate_op549_call_state6_assign_proc : process(or_cond1_i_reg_4559, exitcond4_i_reg_4573_pp0_iter2_reg, tmp_10_i_reg_4635_pp0_iter2_reg, iscorner_2_i_16_i_fu_3581_p2)
    begin
                ap_predicate_op549_call_state6 <= ((iscorner_2_i_16_i_fu_3581_p2 = ap_const_lv1_1) and (tmp_10_i_reg_4635_pp0_iter2_reg = ap_const_lv1_1) and (or_cond1_i_reg_4559 = ap_const_lv1_1) and (exitcond4_i_reg_4573_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op580_call_state7_assign_proc : process(or_cond1_i_reg_4559, exitcond4_i_reg_4573_pp0_iter3_reg, tmp_10_i_reg_4635_pp0_iter3_reg, iscorner_2_i_16_i_reg_4943)
    begin
                ap_predicate_op580_call_state7 <= ((iscorner_2_i_16_i_reg_4943 = ap_const_lv1_1) and (tmp_10_i_reg_4635_pp0_iter3_reg = ap_const_lv1_1) and (or_cond1_i_reg_4559 = ap_const_lv1_1) and (exitcond4_i_reg_4573_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op628_call_state8_assign_proc : process(or_cond1_i_reg_4559, exitcond4_i_reg_4573_pp0_iter4_reg, tmp_10_i_reg_4635_pp0_iter4_reg, iscorner_2_i_16_i_reg_4943_pp0_iter4_reg)
    begin
                ap_predicate_op628_call_state8 <= ((iscorner_2_i_16_i_reg_4943_pp0_iter4_reg = ap_const_lv1_1) and (tmp_10_i_reg_4635_pp0_iter4_reg = ap_const_lv1_1) and (or_cond1_i_reg_4559 = ap_const_lv1_1) and (exitcond4_i_reg_4573_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op670_call_state9_assign_proc : process(or_cond1_i_reg_4559, exitcond4_i_reg_4573_pp0_iter5_reg, tmp_10_i_reg_4635_pp0_iter5_reg, iscorner_2_i_16_i_reg_4943_pp0_iter5_reg)
    begin
                ap_predicate_op670_call_state9 <= ((iscorner_2_i_16_i_reg_4943_pp0_iter5_reg = ap_const_lv1_1) and (tmp_10_i_reg_4635_pp0_iter5_reg = ap_const_lv1_1) and (or_cond1_i_reg_4559 = ap_const_lv1_1) and (exitcond4_i_reg_4573_pp0_iter5_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op724_call_state10_assign_proc : process(or_cond1_i_reg_4559, exitcond4_i_reg_4573_pp0_iter6_reg, tmp_10_i_reg_4635_pp0_iter6_reg, iscorner_2_i_16_i_reg_4943_pp0_iter6_reg)
    begin
                ap_predicate_op724_call_state10 <= ((iscorner_2_i_16_i_reg_4943_pp0_iter6_reg = ap_const_lv1_1) and (tmp_10_i_reg_4635_pp0_iter6_reg = ap_const_lv1_1) and (or_cond1_i_reg_4559 = ap_const_lv1_1) and (exitcond4_i_reg_4573_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond3_i_fu_1314_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond3_i_fu_1314_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

        b0_fu_1310_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_fu_1304_p2),32));


    core_buf_val_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            core_buf_val_0_V_ce0 <= ap_const_logic_1;
        else 
            core_buf_val_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    core_buf_val_0_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            core_buf_val_0_V_ce1 <= ap_const_logic_1;
        else 
            core_buf_val_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    core_buf_val_0_V_we1_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001, exitcond4_i_reg_4573_pp0_iter7_reg)
    begin
        if (((exitcond4_i_reg_4573_pp0_iter7_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            core_buf_val_0_V_we1 <= ap_const_logic_1;
        else 
            core_buf_val_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    core_buf_val_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            core_buf_val_1_V_ce0 <= ap_const_logic_1;
        else 
            core_buf_val_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    core_buf_val_1_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            core_buf_val_1_V_ce1 <= ap_const_logic_1;
        else 
            core_buf_val_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    core_buf_val_1_V_we1_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            core_buf_val_1_V_we1 <= ap_const_logic_1;
        else 
            core_buf_val_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    core_win_val_2_V_2_fu_4000_p3 <= 
        ap_phi_mux_core_1_i_phi_fu_536_p8 when (or_cond_i_reg_4582_pp0_iter7_reg(0) = '1') else 
        ap_const_lv16_0;
    count_1_i_0_op_op_fu_2616_p3 <= 
        ap_const_lv4_8 when (or_cond5_i_fu_2502_p2(0) = '1') else 
        ap_const_lv4_9;
    count_1_i_10_i_fu_3309_p3 <= 
        ap_const_lv5_2 when (or_cond5_i_reg_4728(0) = '1') else 
        phitmp6_i_fu_3292_p2;
    count_1_i_11_i_fu_3338_p3 <= 
        ap_const_lv5_1 when (or_cond6_i_reg_4744(0) = '1') else 
        count_1_i_10_i_fu_3309_p3;
    count_1_i_12_i_fu_3379_p3 <= 
        ap_const_lv5_2 when (or_cond7_i_reg_4759(0) = '1') else 
        phitmp7_i_fu_3357_p2;
    count_1_i_13_i_fu_3408_p3 <= 
        ap_const_lv5_1 when (or_cond8_i_reg_4774(0) = '1') else 
        count_1_i_12_i_fu_3379_p3;
    count_1_i_14_i_fu_3449_p3 <= 
        ap_const_lv5_2 when (or_cond9_i_reg_4789(0) = '1') else 
        phitmp8_i_fu_3427_p2;
    count_1_i_15_i_fu_3478_p3 <= 
        ap_const_lv5_1 when (or_cond10_i_reg_4804(0) = '1') else 
        count_1_i_14_i_fu_3449_p3;
    count_1_i_1_i_fu_2938_p3 <= 
        ap_const_lv4_1 when (or_cond16_i_fu_2908_p2(0) = '1') else 
        count_1_i_i_fu_2888_p3;
    count_1_i_2_i_fu_3000_p3 <= 
        ap_const_lv4_2 when (or_cond17_i_fu_2958_p2(0) = '1') else 
        phitmp4_i_fu_2976_p2;
    count_1_i_2_op_op_i_fu_2638_p3 <= 
        phitmp42_op_op_cast_s_fu_2624_p3 when (tmp_19_i_fu_2632_p2(0) = '1') else 
        count_1_i_0_op_op_fu_2616_p3;
    count_1_i_3_cast_i_fu_3058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_1_i_3_i_fu_3050_p3),5));
    count_1_i_3_i_fu_3050_p3 <= 
        ap_const_lv4_1 when (or_cond18_i_fu_3020_p2(0) = '1') else 
        count_1_i_2_i_fu_3000_p3;
    count_1_i_4_i_fu_3116_p3 <= 
        ap_const_lv5_2 when (or_cond19_i_fu_3074_p2(0) = '1') else 
        phitmp5_i_fu_3092_p2;
    count_1_i_4_op_i_fu_2660_p3 <= 
        phitmp41_op_cast_i_c_fu_2646_p3 when (tmp_20_i_fu_2654_p2(0) = '1') else 
        count_1_i_2_op_op_i_fu_2638_p3;
    count_1_i_5_i_fu_3274_p3 <= 
        ap_const_lv5_1 when (or_cond20_i_reg_4820(0) = '1') else 
        count_1_i_4_i_reg_4814;
    count_1_i_6_i_fu_2682_p3 <= 
        phitmp1_cast_i_cast_s_fu_2668_p3 when (tmp_21_i_fu_2676_p2(0) = '1') else 
        count_1_i_4_op_i_fu_2660_p3;
    count_1_i_7_i_fu_2726_p3 <= 
        ap_const_lv4_1 when (or_cond12_i_fu_2702_p2(0) = '1') else 
        count_1_i_6_i_fu_2682_p3;
    count_1_i_8_i_fu_2776_p3 <= 
        ap_const_lv4_2 when (or_cond13_i_fu_2740_p2(0) = '1') else 
        phitmp2_i_fu_2758_p2;
    count_1_i_9_i_fu_2826_p3 <= 
        ap_const_lv4_1 when (or_cond14_i_fu_2796_p2(0) = '1') else 
        count_1_i_8_i_fu_2776_p3;
    count_1_i_fu_2964_p2 <= std_logic_vector(unsigned(count_1_i_1_i_fu_2938_p3) + unsigned(ap_const_lv4_1));
    count_1_i_i_fu_2888_p3 <= 
        ap_const_lv4_2 when (or_cond15_i_fu_2846_p2(0) = '1') else 
        phitmp3_i_fu_2864_p2;
    count_2_i_fu_3080_p2 <= std_logic_vector(unsigned(count_1_i_3_cast_i_fu_3058_p1) + unsigned(ap_const_lv5_1));
    count_3_i_fu_3280_p2 <= std_logic_vector(unsigned(count_1_i_5_i_fu_3274_p3) + unsigned(ap_const_lv5_1));
    count_4_i_fu_3345_p2 <= std_logic_vector(unsigned(count_1_i_11_i_fu_3338_p3) + unsigned(ap_const_lv5_1));
    count_5_i_fu_3415_p2 <= std_logic_vector(unsigned(count_1_i_13_i_fu_3408_p3) + unsigned(ap_const_lv5_1));
    count_6_i_fu_3485_p2 <= std_logic_vector(unsigned(count_1_i_15_i_fu_3478_p3) + unsigned(ap_const_lv5_1));
    count_8_i_fu_2746_p2 <= std_logic_vector(unsigned(count_1_i_7_i_fu_2726_p3) + unsigned(ap_const_lv4_1));
    count_i_fu_2852_p2 <= std_logic_vector(unsigned(count_1_i_9_i_fu_2826_p3) + unsigned(ap_const_lv4_1));
    exitcond3_i_fu_1314_p2 <= "1" when (t_V_reg_510 = tmp_1_i_reg_4490) else "0";
    exitcond4_i_fu_1364_p2 <= "1" when (t_V_3_reg_521 = tmp_i_reg_4485) else "0";
        flag_d_assign_10_i_fu_3203_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_2_i_reg_4673),32));

        flag_d_assign_11_i_fu_3213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_3_i_reg_4683),32));

        flag_d_assign_12_i_fu_3223_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_4_i_reg_4693),32));

        flag_d_assign_13_i_fu_3233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_5_i_reg_4703),32));

        flag_d_assign_14_i_fu_3243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_6_i_reg_4713),32));

        flag_d_assign_15_i_fu_3253_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_7_i_reg_4723),32));

        flag_d_assign_16_i_fu_3178_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_i_reg_4648),32));

        flag_d_assign_1_i_fu_3188_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_i_reg_4658),32));

        flag_d_assign_2_i_fu_3198_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_i_reg_4668),32));

        flag_d_assign_3_i_fu_3208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_3_i_reg_4678),32));

        flag_d_assign_4_i_fu_3218_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_4_i_reg_4688),32));

        flag_d_assign_5_i_fu_3228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_5_i_reg_4698),32));

        flag_d_assign_6_i_fu_3238_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_i_47_reg_4708),32));

        flag_d_assign_7_i_fu_3248_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_8_i_reg_4718),32));

        flag_d_assign_8_i_fu_3183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_i_reg_4653),32));

        flag_d_assign_9_i_fu_3193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_1_i_reg_4663),32));

    flag_val_V_assign_lo_10_fu_2314_p3 <= 
        phitmp1_i_i_5_i_fu_2300_p3 when (tmp_18_fu_2308_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_11_fu_2366_p3 <= 
        phitmp_i_i_6_i_fu_2352_p3 when (tmp_19_fu_2360_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_12_fu_2398_p3 <= 
        phitmp1_i_i_6_i_fu_2384_p3 when (tmp_20_fu_2392_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_13_fu_2450_p3 <= 
        phitmp_i_i_7_i_fu_2436_p3 when (tmp_21_fu_2444_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_14_fu_2482_p3 <= 
        phitmp1_i_i_7_i_fu_2468_p3 when (tmp_22_fu_2476_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_15_fu_2282_p3 <= 
        phitmp_i_i_5_i_fu_2268_p3 when (tmp_17_fu_2276_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_1_fu_1894_p3 <= 
        phitmp1_i_i_i_fu_1880_p3 when (tmp_8_fu_1888_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_2_fu_1946_p3 <= 
        phitmp_i_i_1_i_fu_1932_p3 when (tmp_s_fu_1940_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_3_fu_1978_p3 <= 
        phitmp1_i_i_1_i_fu_1964_p3 when (tmp_10_fu_1972_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_4_fu_2030_p3 <= 
        phitmp_i_i_2_i_fu_2016_p3 when (tmp_11_fu_2024_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_5_fu_2062_p3 <= 
        phitmp1_i_i_2_i_fu_2048_p3 when (tmp_12_fu_2056_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_6_fu_2114_p3 <= 
        phitmp_i_i_3_i_fu_2100_p3 when (tmp_13_fu_2108_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_7_fu_2146_p3 <= 
        phitmp1_i_i_3_i_fu_2132_p3 when (tmp_14_fu_2140_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_8_fu_2198_p3 <= 
        phitmp_i_i_4_i_fu_2184_p3 when (tmp_15_fu_2192_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_9_fu_2230_p3 <= 
        phitmp1_i_i_4_i_fu_2216_p3 when (tmp_16_fu_2224_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_fu_1862_p3 <= 
        phitmp_i_i_i_fu_1848_p3 when (tmp_9_fu_1856_p2(0) = '1') else 
        ap_const_lv2_0;

    grp_reg_int_s_fu_3587_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3587_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3587_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3595_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3595_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3595_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3603_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3603_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3603_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3611_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3611_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3611_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3619_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3619_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3619_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3627_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3627_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3627_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3635_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3635_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3635_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3643_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3643_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3643_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3651_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3651_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3651_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3659_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3659_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3659_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3667_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3667_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3667_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3675_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3675_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3675_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3683_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3683_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3683_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3691_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3691_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3691_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3699_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3699_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3699_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3707_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3707_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3707_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3715_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3715_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3715_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3723_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3723_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3723_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3731_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3731_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3731_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3739_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3739_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3739_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3747_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3747_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3747_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3755_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3755_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3755_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3763_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3763_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3763_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3771_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3771_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3771_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3779_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3779_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3779_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3787_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3787_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3787_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3795_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3795_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3795_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3803_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3803_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3803_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3811_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3811_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3811_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3819_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3819_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3819_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3827_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3827_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3827_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3835_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3835_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3835_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3843_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3843_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3843_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3851_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3851_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3851_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3859_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3859_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3859_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3867_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3867_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3867_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3875_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3875_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3875_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3883_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3883_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3883_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3891_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3891_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3891_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3899_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3899_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3899_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3907_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3907_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3907_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3915_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3915_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3915_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3923_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3923_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3923_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3930_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3930_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3930_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3937_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3937_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3937_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3944_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3944_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3944_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3951_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3951_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3951_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3958_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_reg_int_s_fu_3958_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3958_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    i_V_fu_1319_p2 <= std_logic_vector(unsigned(t_V_reg_510) + unsigned(ap_const_lv32_1));
    icmp2_fu_1429_p2 <= "1" when (tmp_30_fu_1419_p4 = ap_const_lv30_0) else "0";
    icmp_fu_1358_p2 <= "1" when (tmp_fu_1348_p4 = ap_const_lv30_0) else "0";
    iscorner_2_i_16_i_fu_3581_p2 <= (tmp5_fu_3528_p2 or tmp12_fu_3575_p2);
    iscorner_2_i_7_i_fu_2720_p2 <= (tmp_63_7_i_fu_2708_p2 and not_or_cond12_i_fu_2714_p2);
    j_V_fu_1369_p2 <= std_logic_vector(unsigned(t_V_3_reg_521) + unsigned(ap_const_lv32_1));
    k_buf_val_0_V_address0 <= tmp_7_i_fu_1385_p1(9 - 1 downto 0);

    k_buf_val_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_0_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_0_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_0_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_0_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op187_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op187_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_0_V_we1 <= ap_const_logic_1;
        else 
            k_buf_val_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_1_V_address0 <= tmp_7_i_fu_1385_p1(9 - 1 downto 0);

    k_buf_val_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_1_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_1_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op187_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op187_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_1_V_we1 <= ap_const_logic_1;
        else 
            k_buf_val_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_2_V_address0 <= tmp_7_i_fu_1385_p1(9 - 1 downto 0);

    k_buf_val_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_2_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_2_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_2_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_2_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op187_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op187_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_2_V_we1 <= ap_const_logic_1;
        else 
            k_buf_val_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_3_V_address0 <= tmp_7_i_fu_1385_p1(9 - 1 downto 0);

    k_buf_val_3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_3_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_3_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_3_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_3_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op187_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op187_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_3_V_we1 <= ap_const_logic_1;
        else 
            k_buf_val_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_4_V_address0 <= tmp_7_i_fu_1385_p1(9 - 1 downto 0);

    k_buf_val_4_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_4_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_4_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_4_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_4_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op187_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op187_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_4_V_we1 <= ap_const_logic_1;
        else 
            k_buf_val_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_5_V_address0 <= tmp_7_i_fu_1385_p1(9 - 1 downto 0);

    k_buf_val_5_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_5_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_5_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_5_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_5_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op187_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op187_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_val_5_V_we1 <= ap_const_logic_1;
        else 
            k_buf_val_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_i_fu_1814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_3_V_2_fu_226),9));
    not_or_cond10_i_demo_fu_3462_p2 <= (tmp_61_5_i_reg_4799 or tmp_59_5_not_i_reg_4794);
    not_or_cond10_i_fu_3466_p2 <= (not_or_cond10_i_demo_fu_3462_p2 xor ap_const_lv1_1);
    not_or_cond11_i_demo_fu_3136_p2 <= (tmp_61_6_i_fu_2604_p2 or tmp_59_6_not_i_fu_2598_p2);
    not_or_cond11_i_fu_3142_p2 <= (not_or_cond11_i_demo_fu_3136_p2 xor ap_const_lv1_1);
    not_or_cond12_i_fu_2714_p2 <= (or_cond12_i_fu_2702_p2 xor ap_const_lv1_1);
    not_or_cond13_i_fu_2764_p2 <= (or_cond13_i_fu_2740_p2 xor ap_const_lv1_1);
    not_or_cond14_i_demo_fu_2808_p2 <= (tmp_61_9_i_fu_2790_p2 or tmp_59_9_i_fu_2784_p2);
    not_or_cond14_i_fu_2814_p2 <= (not_or_cond14_i_demo_fu_2808_p2 xor ap_const_lv1_1);
    not_or_cond15_i_demo_fu_2870_p2 <= (tmp_61_i_48_fu_2840_p2 or tmp_59_i_fu_2834_p2);
    not_or_cond15_i_fu_2876_p2 <= (not_or_cond15_i_demo_fu_2870_p2 xor ap_const_lv1_1);
    not_or_cond16_i_demo_fu_2920_p2 <= (tmp_61_8_i_fu_2902_p2 or tmp_59_10_i_fu_2896_p2);
    not_or_cond16_i_fu_2926_p2 <= (not_or_cond16_i_demo_fu_2920_p2 xor ap_const_lv1_1);
    not_or_cond17_i_demo_fu_2982_p2 <= (tmp_61_10_i_fu_2952_p2 or tmp_59_11_i_fu_2946_p2);
    not_or_cond17_i_fu_2988_p2 <= (not_or_cond17_i_demo_fu_2982_p2 xor ap_const_lv1_1);
    not_or_cond18_i_demo_fu_3032_p2 <= (tmp_61_11_i_fu_3014_p2 or tmp_59_12_i_fu_3008_p2);
    not_or_cond18_i_fu_3038_p2 <= (not_or_cond18_i_demo_fu_3032_p2 xor ap_const_lv1_1);
    not_or_cond19_i_demo_fu_3098_p2 <= (tmp_61_12_i_fu_3068_p2 or tmp_59_13_i_fu_3062_p2);
    not_or_cond19_i_fu_3104_p2 <= (not_or_cond19_i_demo_fu_3098_p2 xor ap_const_lv1_1);
    not_or_cond20_i_fu_3263_p2 <= (or_cond20_i_reg_4820 xor ap_const_lv1_1);
    not_or_cond5_i_fu_3298_p2 <= (or_cond5_i_reg_4728 xor ap_const_lv1_1);
    not_or_cond6_i_demor_fu_3322_p2 <= (tmp_61_1_i_reg_4739 or tmp_59_1_not_i_reg_4734);
    not_or_cond6_i_fu_3326_p2 <= (not_or_cond6_i_demor_fu_3322_p2 xor ap_const_lv1_1);
    not_or_cond7_i_demor_fu_3363_p2 <= (tmp_61_2_i_reg_4754 or tmp_59_2_not_i_reg_4749);
    not_or_cond7_i_fu_3367_p2 <= (not_or_cond7_i_demor_fu_3363_p2 xor ap_const_lv1_1);
    not_or_cond8_i_demor_fu_3392_p2 <= (tmp_61_3_i_reg_4769 or tmp_59_3_not_i_reg_4764);
    not_or_cond8_i_fu_3396_p2 <= (not_or_cond8_i_demor_fu_3392_p2 xor ap_const_lv1_1);
    not_or_cond9_i_demor_fu_3433_p2 <= (tmp_61_4_i_reg_4784 or tmp_59_4_not_i_reg_4779);
    not_or_cond9_i_fu_3437_p2 <= (not_or_cond9_i_demor_fu_3433_p2 xor ap_const_lv1_1);
    or_cond10_i_fu_2592_p2 <= (tmp_61_5_i_fu_2586_p2 or tmp_59_5_not_i_fu_2580_p2);
    or_cond11_i_fu_2610_p2 <= (tmp_61_6_i_fu_2604_p2 or tmp_59_6_not_i_fu_2598_p2);
    or_cond12_i_fu_2702_p2 <= (tmp_61_7_i_fu_2696_p2 or tmp_59_7_not_i_fu_2690_p2);
    or_cond13_i_fu_2740_p2 <= (tmp_61_7_i_fu_2696_p2 or tmp_59_8_i_fu_2734_p2);
    or_cond14_i_fu_2796_p2 <= (tmp_61_9_i_fu_2790_p2 or tmp_59_9_i_fu_2784_p2);
    or_cond15_i_fu_2846_p2 <= (tmp_61_i_48_fu_2840_p2 or tmp_59_i_fu_2834_p2);
    or_cond16_i_fu_2908_p2 <= (tmp_61_8_i_fu_2902_p2 or tmp_59_10_i_fu_2896_p2);
    or_cond17_i_fu_2958_p2 <= (tmp_61_10_i_fu_2952_p2 or tmp_59_11_i_fu_2946_p2);
    or_cond18_i_fu_3020_p2 <= (tmp_61_11_i_fu_3014_p2 or tmp_59_12_i_fu_3008_p2);
    or_cond19_i_fu_3074_p2 <= (tmp_61_12_i_fu_3068_p2 or tmp_59_13_i_fu_3062_p2);
    or_cond1_i_fu_1336_p2 <= (tmp_3_i_fu_1330_p2 and tmp_2_i_fu_1325_p2);
    or_cond20_i_fu_3130_p2 <= (tmp_61_i_fu_2496_p2 or tmp_59_14_i_fu_3124_p2);
    or_cond4_i_fu_1435_p2 <= (icmp_reg_4568 or icmp2_fu_1429_p2);
    or_cond5_i_fu_2502_p2 <= (tmp_61_i_fu_2496_p2 or tmp_59_0_not_i_fu_2490_p2);
    or_cond6_i_fu_2520_p2 <= (tmp_61_1_i_fu_2514_p2 or tmp_59_1_not_i_fu_2508_p2);
    or_cond7_i_fu_2538_p2 <= (tmp_61_2_i_fu_2532_p2 or tmp_59_2_not_i_fu_2526_p2);
    or_cond8_i_fu_2556_p2 <= (tmp_61_3_i_fu_2550_p2 or tmp_59_3_not_i_fu_2544_p2);
    or_cond9_i_fu_2574_p2 <= (tmp_61_4_i_fu_2568_p2 or tmp_59_4_not_i_fu_2562_p2);
    or_cond_i_fu_1380_p2 <= (tmp_6_i_fu_1375_p2 and tmp_2_i_reg_4554);
    p_iscorner_0_i_10_i_fu_3373_p2 <= (tmp_63_11_i_fu_3351_p2 and not_or_cond7_i_fu_3367_p2);
    p_iscorner_0_i_11_i_fu_3402_p2 <= (tmp_63_12_i_fu_3386_p2 and not_or_cond8_i_fu_3396_p2);
    p_iscorner_0_i_12_i_fu_3443_p2 <= (tmp_63_13_i_fu_3421_p2 and not_or_cond9_i_fu_3437_p2);
    p_iscorner_0_i_13_i_fu_3472_p2 <= (tmp_63_14_i_fu_3456_p2 and not_or_cond10_i_fu_3466_p2);
    p_iscorner_0_i_14_i_fu_3503_p2 <= (tmp_63_15_i_fu_3491_p2 and not_or_cond11_i_reg_4826);
    p_iscorner_0_i_15_i_fu_3518_p2 <= (tmp_63_16_i1_fu_3508_p2 and tmp4_fu_3514_p2);
    p_iscorner_0_i_1_i_fu_2932_p2 <= (tmp_63_1_i_fu_2914_p2 and not_or_cond16_i_fu_2926_p2);
    p_iscorner_0_i_2_i_fu_2994_p2 <= (tmp_63_2_i_fu_2970_p2 and not_or_cond17_i_fu_2988_p2);
    p_iscorner_0_i_3_i_fu_3044_p2 <= (tmp_63_3_i_fu_3026_p2 and not_or_cond18_i_fu_3038_p2);
    p_iscorner_0_i_4_i_fu_3110_p2 <= (tmp_63_4_i_fu_3086_p2 and not_or_cond19_i_fu_3104_p2);
    p_iscorner_0_i_5_i_fu_3268_p2 <= (tmp_63_5_i_fu_3258_p2 and not_or_cond20_i_fu_3263_p2);
    p_iscorner_0_i_6_i_fu_3303_p2 <= (tmp_63_6_i_fu_3286_p2 and not_or_cond5_i_fu_3298_p2);
    p_iscorner_0_i_7_i_fu_3332_p2 <= (tmp_63_10_i_fu_3316_p2 and not_or_cond6_i_fu_3326_p2);
    p_iscorner_0_i_8_i_fu_2770_p2 <= (tmp_63_8_i_fu_2752_p2 and not_or_cond13_i_fu_2764_p2);
    p_iscorner_0_i_9_i_fu_2820_p2 <= (tmp_63_9_i_fu_2802_p2 and not_or_cond14_i_fu_2814_p2);
    p_iscorner_0_i_i_fu_2882_p2 <= (tmp_63_i_fu_2858_p2 and not_or_cond15_i_fu_2876_p2);

    p_mask_data_stream_V_blk_n_assign_proc : process(p_mask_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, or_cond4_i_reg_4644_pp0_iter7_reg)
    begin
        if (((or_cond4_i_reg_4644_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            p_mask_data_stream_V_blk_n <= p_mask_data_stream_V_full_n;
        else 
            p_mask_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_mask_data_stream_V_din <= 
        ap_const_lv8_FF when (tmp_7_fu_4114_p2(0) = '1') else 
        ap_const_lv8_0;

    p_mask_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter8, or_cond4_i_reg_4644_pp0_iter7_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond4_i_reg_4644_pp0_iter7_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_mask_data_stream_V_write <= ap_const_logic_1;
        else 
            p_mask_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_src_cols_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_cols_V_blk_n <= p_src_cols_V_empty_n;
        else 
            p_src_cols_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_cols_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n, p_threshold_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (p_threshold_empty_n = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_cols_V_read <= ap_const_logic_1;
        else 
            p_src_cols_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond4_i_reg_4573, or_cond_i_reg_4582)
    begin
        if (((or_cond_i_reg_4582 = ap_const_lv1_1) and (exitcond4_i_reg_4573 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op187_read_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op187_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_rows_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_rows_V_blk_n <= p_src_rows_V_empty_n;
        else 
            p_src_rows_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_rows_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n, p_threshold_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (p_threshold_empty_n = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src_rows_V_read <= ap_const_logic_1;
        else 
            p_src_rows_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_threshold_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_threshold_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_threshold_blk_n <= p_threshold_empty_n;
        else 
            p_threshold_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_threshold_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, p_src_rows_V_empty_n, p_src_cols_V_empty_n, p_threshold_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (p_threshold_empty_n = ap_const_logic_0) or (p_src_cols_V_empty_n = ap_const_logic_0) or (p_src_rows_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_threshold_read <= ap_const_logic_1;
        else 
            p_threshold_read <= ap_const_logic_0;
        end if; 
    end process;

    phitmp1_cast_i_cast_s_fu_2668_p3 <= 
        ap_const_lv4_2 when (or_cond11_i_fu_2610_p2(0) = '1') else 
        ap_const_lv4_3;
    phitmp1_i_i_1_i_fu_1964_p3 <= 
        ap_const_lv2_1 when (tmp_60_1_i_fu_1954_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_2_i_fu_2048_p3 <= 
        ap_const_lv2_1 when (tmp_60_2_i_fu_2038_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_3_i_fu_2132_p3 <= 
        ap_const_lv2_1 when (tmp_60_3_i_fu_2122_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_4_i_fu_2216_p3 <= 
        ap_const_lv2_1 when (tmp_60_4_i_fu_2206_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_5_i_fu_2300_p3 <= 
        ap_const_lv2_1 when (tmp_60_5_i_fu_2290_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_6_i_fu_2384_p3 <= 
        ap_const_lv2_1 when (tmp_60_6_i_fu_2374_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_7_i_fu_2468_p3 <= 
        ap_const_lv2_1 when (tmp_60_7_i_fu_2458_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_i_fu_1880_p3 <= 
        ap_const_lv2_1 when (tmp_60_i_fu_1870_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp2_i_fu_2758_p2 <= std_logic_vector(unsigned(count_1_i_7_i_fu_2726_p3) + unsigned(ap_const_lv4_2));
    phitmp3_i_fu_2864_p2 <= std_logic_vector(unsigned(count_1_i_9_i_fu_2826_p3) + unsigned(ap_const_lv4_2));
    phitmp41_op_cast_i_c_fu_2646_p3 <= 
        ap_const_lv4_4 when (or_cond9_i_fu_2574_p2(0) = '1') else 
        ap_const_lv4_5;
    phitmp42_op_op_cast_s_fu_2624_p3 <= 
        ap_const_lv4_6 when (or_cond7_i_fu_2538_p2(0) = '1') else 
        ap_const_lv4_7;
    phitmp4_i_fu_2976_p2 <= std_logic_vector(unsigned(count_1_i_1_i_fu_2938_p3) + unsigned(ap_const_lv4_2));
    phitmp5_i_fu_3092_p2 <= std_logic_vector(unsigned(count_1_i_3_cast_i_fu_3058_p1) + unsigned(ap_const_lv5_2));
    phitmp6_i_fu_3292_p2 <= std_logic_vector(unsigned(count_1_i_5_i_fu_3274_p3) + unsigned(ap_const_lv5_2));
    phitmp7_i_fu_3357_p2 <= std_logic_vector(unsigned(count_1_i_11_i_fu_3338_p3) + unsigned(ap_const_lv5_2));
    phitmp8_i_fu_3427_p2 <= std_logic_vector(unsigned(count_1_i_13_i_fu_3408_p3) + unsigned(ap_const_lv5_2));
    phitmp9_i_fu_3497_p2 <= std_logic_vector(unsigned(count_1_i_15_i_fu_3478_p3) + unsigned(ap_const_lv5_2));
    phitmp_i_fu_3976_p2 <= std_logic_vector(signed(ap_const_lv16_FFFF) + signed(tmp_29_reg_5007));
    phitmp_i_i_1_i_fu_1932_p3 <= 
        ap_const_lv2_1 when (tmp_54_1_i_fu_1922_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_2_i_fu_2016_p3 <= 
        ap_const_lv2_1 when (tmp_54_2_i_fu_2006_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_3_i_fu_2100_p3 <= 
        ap_const_lv2_1 when (tmp_54_3_i_fu_2090_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_4_i_fu_2184_p3 <= 
        ap_const_lv2_1 when (tmp_54_4_i_fu_2174_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_5_i_fu_2268_p3 <= 
        ap_const_lv2_1 when (tmp_54_5_i_fu_2258_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_6_i_fu_2352_p3 <= 
        ap_const_lv2_1 when (tmp_54_6_i_fu_2342_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_7_i_fu_2436_p3 <= 
        ap_const_lv2_1 when (tmp_54_7_i_fu_2426_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_i_fu_1848_p3 <= 
        ap_const_lv2_1 when (tmp_54_i_fu_1838_p2(0) = '1') else 
        ap_const_lv2_2;
    r_V_1_i_fu_1906_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_i_46_fu_1902_p1));
    r_V_2_i_fu_1990_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_8_i_fu_1986_p1));
    r_V_3_i_fu_2074_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_3_i_fu_2070_p1));
    r_V_4_i_fu_2158_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_4_i_fu_2154_p1));
    r_V_5_i_fu_2242_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_5_i_fu_2238_p1));
    r_V_6_1_i_fu_1916_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_1_1_i_fu_1912_p1));
    r_V_6_2_i_fu_2000_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_1_2_i_fu_1996_p1));
    r_V_6_3_i_fu_2084_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_1_3_i_fu_2080_p1));
    r_V_6_4_i_fu_2168_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_1_4_i_fu_2164_p1));
    r_V_6_5_i_fu_2252_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_1_5_i_fu_2248_p1));
    r_V_6_6_i_fu_2336_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_1_6_i_fu_2332_p1));
    r_V_6_7_i_fu_2420_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_1_7_i_fu_2416_p1));
    r_V_6_i_fu_1832_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_1_i_fu_1828_p1));
    r_V_8_i_fu_2410_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_7_i_fu_2406_p1));
    r_V_fu_1304_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(rhs_V_fu_1300_p1));
    r_V_i_47_fu_2326_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_6_i_fu_2322_p1));
    r_V_i_fu_1822_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1814_p1) - unsigned(rhs_V_i_fu_1818_p1));
    rhs_V_1_1_i_fu_1912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_6_V_2_fu_294),9));
    rhs_V_1_2_i_fu_1996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_5_V_1_fu_270),9));
    rhs_V_1_3_i_fu_2080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_4_V_0_fu_242),9));
    rhs_V_1_4_i_fu_2164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_3_V_0_fu_214),9));
    rhs_V_1_5_i_fu_2248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_2_V_0_fu_186),9));
    rhs_V_1_6_i_fu_2332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_1_V_1_fu_162),9));
    rhs_V_1_7_i_fu_2416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_0_V_2_fu_142),9));
    rhs_V_1_i_fu_1828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_6_V_2_1_fu_298),9));
    rhs_V_3_i_fu_2070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_2_V_5_fu_210),9));
    rhs_V_4_i_fu_2154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_3_V_5_fu_238),9));
    rhs_V_5_i_fu_2238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_4_V_5_fu_266),9));
    rhs_V_6_i_fu_2322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_5_V_4_fu_286),9));
    rhs_V_7_i_fu_2406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_6_V_3_fu_302),9));
    rhs_V_8_i_fu_1986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_1_V_4_fu_178),9));
    rhs_V_fu_1300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_threshold_dout),9));
    rhs_V_i_46_fu_1902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_0_V_3_fu_150),9));
    rhs_V_i_fu_1818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_0_V_2_1_fu_146),9));
    tmp10_fu_3166_p2 <= (p_iscorner_0_i_2_i_fu_2994_p2 or p_iscorner_0_i_1_i_fu_2932_p2);
    tmp11_fu_3172_p2 <= (p_iscorner_0_i_4_i_fu_3110_p2 or p_iscorner_0_i_3_i_fu_3044_p2);
    tmp12_fu_3575_p2 <= (tmp16_fu_3569_p2 or tmp13_fu_3545_p2);
    tmp13_fu_3545_p2 <= (tmp15_fu_3539_p2 or tmp14_fu_3533_p2);
    tmp14_fu_3533_p2 <= (p_iscorner_0_i_6_i_fu_3303_p2 or p_iscorner_0_i_5_i_fu_3268_p2);
    tmp15_fu_3539_p2 <= (p_iscorner_0_i_7_i_fu_3332_p2 or p_iscorner_0_i_10_i_fu_3373_p2);
    tmp16_fu_3569_p2 <= (tmp18_fu_3563_p2 or tmp17_fu_3551_p2);
    tmp17_fu_3551_p2 <= (p_iscorner_0_i_12_i_fu_3443_p2 or p_iscorner_0_i_11_i_fu_3402_p2);
    tmp18_fu_3563_p2 <= (tmp19_fu_3557_p2 or p_iscorner_0_i_13_i_fu_3472_p2);
    tmp19_fu_3557_p2 <= (p_iscorner_0_i_15_i_fu_3518_p2 or p_iscorner_0_i_14_i_fu_3503_p2);
    tmp20_fu_4078_p2 <= (tmp22_fu_4073_p2 and tmp21_fu_4062_p2);
    tmp21_fu_4062_p2 <= (tmp_4_i_reg_4563 and tmp_13_i_fu_4008_p2);
    tmp22_fu_4073_p2 <= (tmp_14_i_reg_4639_pp0_iter7_reg and tmp23_fu_4067_p2);
    tmp23_fu_4067_p2 <= (tmp_105_i_fu_4014_p2 and tmp_105_1_i_fu_4020_p2);
    tmp24_fu_4108_p2 <= (tmp27_fu_4102_p2 and tmp25_fu_4090_p2);
    tmp25_fu_4090_p2 <= (tmp_105_2_i_fu_4026_p2 and tmp26_fu_4084_p2);
    tmp26_fu_4084_p2 <= (tmp_108_i_fu_4032_p2 and tmp_108_1_i_fu_4038_p2);
    tmp27_fu_4102_p2 <= (tmp_108_2_i_fu_4044_p2 and tmp28_fu_4096_p2);
    tmp28_fu_4096_p2 <= (tmp_24_i_fu_4056_p2 and tmp_23_i_fu_4050_p2);
    tmp4_fu_3514_p2 <= (not_or_cond12_i_reg_4809 and not_or_cond11_i_reg_4826);
    tmp5_fu_3528_p2 <= (tmp9_fu_3524_p2 or tmp6_reg_4832);
    tmp6_fu_3160_p2 <= (tmp8_fu_3154_p2 or tmp7_fu_3148_p2);
    tmp7_fu_3148_p2 <= (p_iscorner_0_i_8_i_fu_2770_p2 or iscorner_2_i_7_i_fu_2720_p2);
    tmp8_fu_3154_p2 <= (p_iscorner_0_i_i_fu_2882_p2 or p_iscorner_0_i_9_i_fu_2820_p2);
    tmp9_fu_3524_p2 <= (tmp11_reg_4842 or tmp10_reg_4837);
    tmp_105_1_i_fu_4020_p2 <= "1" when (signed(core_win_val_1_V_1_fu_126) > signed(core_win_val_0_V_1_fu_134)) else "0";
    tmp_105_2_i_fu_4026_p2 <= "1" when (signed(core_win_val_1_V_1_fu_126) > signed(core_buf_val_0_V_q0)) else "0";
    tmp_105_i_fu_4014_p2 <= "1" when (signed(core_win_val_1_V_1_fu_126) > signed(core_win_val_0_V_0_fu_138)) else "0";
    tmp_108_1_i_fu_4038_p2 <= "1" when (signed(core_win_val_1_V_1_fu_126) > signed(core_win_val_2_V_1_fu_118)) else "0";
    tmp_108_2_i_fu_4044_p2 <= "1" when (signed(core_win_val_1_V_1_fu_126) > signed(core_win_val_2_V_2_fu_4000_p3)) else "0";
    tmp_108_i_fu_4032_p2 <= "1" when (signed(core_win_val_1_V_1_fu_126) > signed(core_win_val_2_V_0_fu_122)) else "0";
    tmp_10_fu_1972_p2 <= (tmp_62_1_i_fu_1959_p2 or tmp_60_1_i_fu_1954_p2);
    tmp_10_i_fu_1407_p2 <= (tmp_9_i_fu_1401_p2 and tmp_6_i_fu_1375_p2);
    tmp_11_fu_2024_p2 <= (tmp_55_2_i_fu_2011_p2 or tmp_54_2_i_fu_2006_p2);
    tmp_12_fu_2056_p2 <= (tmp_62_2_i_fu_2043_p2 or tmp_60_2_i_fu_2038_p2);
    tmp_12_i_max_int_s_fu_1277_y <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(b0_2_7_i_min_int_s_fu_892_ap_return));
    tmp_13_fu_2108_p2 <= (tmp_55_3_i_fu_2095_p2 or tmp_54_3_i_fu_2090_p2);
    tmp_13_i_fu_4008_p2 <= "0" when (core_win_val_1_V_1_fu_126 = ap_const_lv16_0) else "1";
    tmp_14_fu_2140_p2 <= (tmp_62_3_i_fu_2127_p2 or tmp_60_3_i_fu_2122_p2);
    tmp_14_i_fu_1413_p2 <= "1" when (unsigned(t_V_3_reg_521) > unsigned(ap_const_lv32_6)) else "0";
    tmp_15_fu_2192_p2 <= (tmp_55_4_i_fu_2179_p2 or tmp_54_4_i_fu_2174_p2);
    tmp_16_fu_2224_p2 <= (tmp_62_4_i_fu_2211_p2 or tmp_60_4_i_fu_2206_p2);
    tmp_17_fu_2276_p2 <= (tmp_55_5_i_fu_2263_p2 or tmp_54_5_i_fu_2258_p2);
    tmp_18_fu_2308_p2 <= (tmp_62_5_i_fu_2295_p2 or tmp_60_5_i_fu_2290_p2);
    tmp_19_fu_2360_p2 <= (tmp_55_6_i_fu_2347_p2 or tmp_54_6_i_fu_2342_p2);
    tmp_19_i_fu_2632_p2 <= (or_cond7_i_fu_2538_p2 or or_cond6_i_fu_2520_p2);
    tmp_1_i_fu_1290_p2 <= std_logic_vector(unsigned(p_src_rows_V_dout) + unsigned(ap_const_lv32_4));
    tmp_20_fu_2392_p2 <= (tmp_62_6_i_fu_2379_p2 or tmp_60_6_i_fu_2374_p2);
    tmp_20_i_fu_2654_p2 <= (or_cond9_i_fu_2574_p2 or or_cond8_i_fu_2556_p2);
    tmp_21_fu_2444_p2 <= (tmp_55_7_i_fu_2431_p2 or tmp_54_7_i_fu_2426_p2);
    tmp_21_i_fu_2676_p2 <= (or_cond11_i_fu_2610_p2 or or_cond10_i_fu_2592_p2);
    tmp_22_fu_2476_p2 <= (tmp_62_7_i_fu_2463_p2 or tmp_60_7_i_fu_2458_p2);
    tmp_23_i_fu_4050_p2 <= "1" when (signed(core_win_val_1_V_1_fu_126) > signed(core_win_val_1_V_0_fu_130)) else "0";
    tmp_24_i_fu_4056_p2 <= "1" when (signed(core_win_val_1_V_1_fu_126) > signed(core_buf_val_1_V_q0)) else "0";
    tmp_29_fu_3972_p1 <= tmp_12_i_max_int_s_fu_1277_ap_return(16 - 1 downto 0);
    tmp_2_i_fu_1325_p2 <= "1" when (unsigned(t_V_reg_510) < unsigned(rows_reg_4475)) else "0";
    tmp_30_fu_1419_p4 <= t_V_3_reg_521(31 downto 2);
    tmp_3_i_fu_1330_p2 <= "1" when (unsigned(t_V_reg_510) > unsigned(ap_const_lv32_5)) else "0";
    tmp_4_i_fu_1342_p2 <= "1" when (unsigned(t_V_reg_510) > unsigned(ap_const_lv32_6)) else "0";
    tmp_54_1_i_fu_1922_p2 <= "1" when (signed(r_V_1_i_fu_1906_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_54_2_i_fu_2006_p2 <= "1" when (signed(r_V_2_i_fu_1990_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_54_3_i_fu_2090_p2 <= "1" when (signed(r_V_3_i_fu_2074_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_54_4_i_fu_2174_p2 <= "1" when (signed(r_V_4_i_fu_2158_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_54_5_i_fu_2258_p2 <= "1" when (signed(r_V_5_i_fu_2242_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_54_6_i_fu_2342_p2 <= "1" when (signed(r_V_i_47_fu_2326_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_54_7_i_fu_2426_p2 <= "1" when (signed(r_V_8_i_fu_2410_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_54_i_fu_1838_p2 <= "1" when (signed(r_V_i_fu_1822_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_55_1_i_fu_1927_p2 <= "1" when (signed(r_V_1_i_fu_1906_p2) < signed(r_V_reg_4520)) else "0";
    tmp_55_2_i_fu_2011_p2 <= "1" when (signed(r_V_2_i_fu_1990_p2) < signed(r_V_reg_4520)) else "0";
    tmp_55_3_i_fu_2095_p2 <= "1" when (signed(r_V_3_i_fu_2074_p2) < signed(r_V_reg_4520)) else "0";
    tmp_55_4_i_fu_2179_p2 <= "1" when (signed(r_V_4_i_fu_2158_p2) < signed(r_V_reg_4520)) else "0";
    tmp_55_5_i_fu_2263_p2 <= "1" when (signed(r_V_5_i_fu_2242_p2) < signed(r_V_reg_4520)) else "0";
    tmp_55_6_i_fu_2347_p2 <= "1" when (signed(r_V_i_47_fu_2326_p2) < signed(r_V_reg_4520)) else "0";
    tmp_55_7_i_fu_2431_p2 <= "1" when (signed(r_V_8_i_fu_2410_p2) < signed(r_V_reg_4520)) else "0";
    tmp_55_i_fu_1843_p2 <= "1" when (signed(r_V_i_fu_1822_p2) < signed(r_V_reg_4520)) else "0";
    tmp_59_0_not_i_fu_2490_p2 <= "0" when (flag_val_V_assign_lo_fu_1862_p3 = flag_val_V_assign_lo_2_fu_1946_p3) else "1";
    tmp_59_10_i_fu_2896_p2 <= "0" when (flag_val_V_assign_lo_7_fu_2146_p3 = flag_val_V_assign_lo_9_fu_2230_p3) else "1";
    tmp_59_11_i_fu_2946_p2 <= "0" when (flag_val_V_assign_lo_9_fu_2230_p3 = flag_val_V_assign_lo_10_fu_2314_p3) else "1";
    tmp_59_12_i_fu_3008_p2 <= "0" when (flag_val_V_assign_lo_10_fu_2314_p3 = flag_val_V_assign_lo_12_fu_2398_p3) else "1";
    tmp_59_13_i_fu_3062_p2 <= "0" when (flag_val_V_assign_lo_12_fu_2398_p3 = flag_val_V_assign_lo_14_fu_2482_p3) else "1";
    tmp_59_14_i_fu_3124_p2 <= "0" when (flag_val_V_assign_lo_14_fu_2482_p3 = flag_val_V_assign_lo_fu_1862_p3) else "1";
    tmp_59_1_not_i_fu_2508_p2 <= "0" when (flag_val_V_assign_lo_2_fu_1946_p3 = flag_val_V_assign_lo_4_fu_2030_p3) else "1";
    tmp_59_2_not_i_fu_2526_p2 <= "0" when (flag_val_V_assign_lo_4_fu_2030_p3 = flag_val_V_assign_lo_6_fu_2114_p3) else "1";
    tmp_59_3_not_i_fu_2544_p2 <= "0" when (flag_val_V_assign_lo_6_fu_2114_p3 = flag_val_V_assign_lo_8_fu_2198_p3) else "1";
    tmp_59_4_not_i_fu_2562_p2 <= "0" when (flag_val_V_assign_lo_8_fu_2198_p3 = flag_val_V_assign_lo_15_fu_2282_p3) else "1";
    tmp_59_5_not_i_fu_2580_p2 <= "0" when (flag_val_V_assign_lo_15_fu_2282_p3 = flag_val_V_assign_lo_11_fu_2366_p3) else "1";
    tmp_59_6_not_i_fu_2598_p2 <= "0" when (flag_val_V_assign_lo_11_fu_2366_p3 = flag_val_V_assign_lo_13_fu_2450_p3) else "1";
    tmp_59_7_not_i_fu_2690_p2 <= "0" when (flag_val_V_assign_lo_13_fu_2450_p3 = flag_val_V_assign_lo_1_fu_1894_p3) else "1";
    tmp_59_8_i_fu_2734_p2 <= "0" when (flag_val_V_assign_lo_1_fu_1894_p3 = flag_val_V_assign_lo_3_fu_1978_p3) else "1";
    tmp_59_9_i_fu_2784_p2 <= "0" when (flag_val_V_assign_lo_3_fu_1978_p3 = flag_val_V_assign_lo_5_fu_2062_p3) else "1";
    tmp_59_i_fu_2834_p2 <= "0" when (flag_val_V_assign_lo_5_fu_2062_p3 = flag_val_V_assign_lo_7_fu_2146_p3) else "1";
    tmp_60_1_i_fu_1954_p2 <= "1" when (signed(r_V_6_1_i_fu_1916_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_60_2_i_fu_2038_p2 <= "1" when (signed(r_V_6_2_i_fu_2000_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_60_3_i_fu_2122_p2 <= "1" when (signed(r_V_6_3_i_fu_2084_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_60_4_i_fu_2206_p2 <= "1" when (signed(r_V_6_4_i_fu_2168_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_60_5_i_fu_2290_p2 <= "1" when (signed(r_V_6_5_i_fu_2252_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_60_6_i_fu_2374_p2 <= "1" when (signed(r_V_6_6_i_fu_2336_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_60_7_i_fu_2458_p2 <= "1" when (signed(r_V_6_7_i_fu_2420_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_60_i_fu_1870_p2 <= "1" when (signed(r_V_6_i_fu_1832_p2) > signed(rhs_V_reg_4500)) else "0";
    tmp_61_10_i_fu_2952_p2 <= "1" when (flag_val_V_assign_lo_9_fu_2230_p3 = ap_const_lv2_0) else "0";
    tmp_61_11_i_fu_3014_p2 <= "1" when (flag_val_V_assign_lo_10_fu_2314_p3 = ap_const_lv2_0) else "0";
    tmp_61_12_i_fu_3068_p2 <= "1" when (flag_val_V_assign_lo_12_fu_2398_p3 = ap_const_lv2_0) else "0";
    tmp_61_1_i_fu_2514_p2 <= "1" when (flag_val_V_assign_lo_2_fu_1946_p3 = ap_const_lv2_0) else "0";
    tmp_61_2_i_fu_2532_p2 <= "1" when (flag_val_V_assign_lo_4_fu_2030_p3 = ap_const_lv2_0) else "0";
    tmp_61_3_i_fu_2550_p2 <= "1" when (flag_val_V_assign_lo_6_fu_2114_p3 = ap_const_lv2_0) else "0";
    tmp_61_4_i_fu_2568_p2 <= "1" when (flag_val_V_assign_lo_8_fu_2198_p3 = ap_const_lv2_0) else "0";
    tmp_61_5_i_fu_2586_p2 <= "1" when (flag_val_V_assign_lo_15_fu_2282_p3 = ap_const_lv2_0) else "0";
    tmp_61_6_i_fu_2604_p2 <= "1" when (flag_val_V_assign_lo_11_fu_2366_p3 = ap_const_lv2_0) else "0";
    tmp_61_7_i_fu_2696_p2 <= "1" when (flag_val_V_assign_lo_1_fu_1894_p3 = ap_const_lv2_0) else "0";
    tmp_61_8_i_fu_2902_p2 <= "1" when (flag_val_V_assign_lo_7_fu_2146_p3 = ap_const_lv2_0) else "0";
    tmp_61_9_i_fu_2790_p2 <= "1" when (flag_val_V_assign_lo_3_fu_1978_p3 = ap_const_lv2_0) else "0";
    tmp_61_i_48_fu_2840_p2 <= "1" when (flag_val_V_assign_lo_5_fu_2062_p3 = ap_const_lv2_0) else "0";
    tmp_61_i_fu_2496_p2 <= "1" when (flag_val_V_assign_lo_fu_1862_p3 = ap_const_lv2_0) else "0";
    tmp_62_1_i_fu_1959_p2 <= "1" when (signed(r_V_6_1_i_fu_1916_p2) < signed(r_V_reg_4520)) else "0";
    tmp_62_2_i_fu_2043_p2 <= "1" when (signed(r_V_6_2_i_fu_2000_p2) < signed(r_V_reg_4520)) else "0";
    tmp_62_3_i_fu_2127_p2 <= "1" when (signed(r_V_6_3_i_fu_2084_p2) < signed(r_V_reg_4520)) else "0";
    tmp_62_4_i_fu_2211_p2 <= "1" when (signed(r_V_6_4_i_fu_2168_p2) < signed(r_V_reg_4520)) else "0";
    tmp_62_5_i_fu_2295_p2 <= "1" when (signed(r_V_6_5_i_fu_2252_p2) < signed(r_V_reg_4520)) else "0";
    tmp_62_6_i_fu_2379_p2 <= "1" when (signed(r_V_6_6_i_fu_2336_p2) < signed(r_V_reg_4520)) else "0";
    tmp_62_7_i_fu_2463_p2 <= "1" when (signed(r_V_6_7_i_fu_2420_p2) < signed(r_V_reg_4520)) else "0";
    tmp_62_i_fu_1875_p2 <= "1" when (signed(r_V_6_i_fu_1832_p2) < signed(r_V_reg_4520)) else "0";
    tmp_63_10_i_fu_3316_p2 <= "1" when (unsigned(count_1_i_10_i_fu_3309_p3) > unsigned(ap_const_lv5_8)) else "0";
    tmp_63_11_i_fu_3351_p2 <= "1" when (unsigned(count_4_i_fu_3345_p2) > unsigned(ap_const_lv5_8)) else "0";
    tmp_63_12_i_fu_3386_p2 <= "1" when (unsigned(count_1_i_12_i_fu_3379_p3) > unsigned(ap_const_lv5_8)) else "0";
    tmp_63_13_i_fu_3421_p2 <= "1" when (unsigned(count_5_i_fu_3415_p2) > unsigned(ap_const_lv5_8)) else "0";
    tmp_63_14_i_fu_3456_p2 <= "1" when (unsigned(count_1_i_14_i_fu_3449_p3) > unsigned(ap_const_lv5_8)) else "0";
    tmp_63_15_i_fu_3491_p2 <= "1" when (unsigned(count_6_i_fu_3485_p2) > unsigned(ap_const_lv5_8)) else "0";
    tmp_63_16_i1_fu_3508_p2 <= "1" when (unsigned(phitmp9_i_fu_3497_p2) > unsigned(ap_const_lv5_8)) else "0";
    tmp_63_1_i_fu_2914_p2 <= "1" when (unsigned(count_1_i_i_fu_2888_p3) > unsigned(ap_const_lv4_8)) else "0";
    tmp_63_2_i_fu_2970_p2 <= "1" when (unsigned(count_1_i_fu_2964_p2) > unsigned(ap_const_lv4_8)) else "0";
    tmp_63_3_i_fu_3026_p2 <= "1" when (unsigned(count_1_i_2_i_fu_3000_p3) > unsigned(ap_const_lv4_8)) else "0";
    tmp_63_4_i_fu_3086_p2 <= "1" when (unsigned(count_2_i_fu_3080_p2) > unsigned(ap_const_lv5_8)) else "0";
    tmp_63_5_i_fu_3258_p2 <= "1" when (unsigned(count_1_i_4_i_reg_4814) > unsigned(ap_const_lv5_8)) else "0";
    tmp_63_6_i_fu_3286_p2 <= "1" when (unsigned(count_3_i_fu_3280_p2) > unsigned(ap_const_lv5_8)) else "0";
    tmp_63_7_i_fu_2708_p2 <= "1" when (unsigned(count_1_i_6_i_fu_2682_p3) > unsigned(ap_const_lv4_8)) else "0";
    tmp_63_8_i_fu_2752_p2 <= "1" when (unsigned(count_8_i_fu_2746_p2) > unsigned(ap_const_lv4_8)) else "0";
    tmp_63_9_i_fu_2802_p2 <= "1" when (unsigned(count_1_i_8_i_fu_2776_p3) > unsigned(ap_const_lv4_8)) else "0";
    tmp_63_i_fu_2858_p2 <= "1" when (unsigned(count_i_fu_2852_p2) > unsigned(ap_const_lv4_8)) else "0";
    tmp_6_i_fu_1375_p2 <= "1" when (unsigned(t_V_3_reg_521) < unsigned(cols_reg_4480)) else "0";
    tmp_7_fu_4114_p2 <= (tmp24_fu_4108_p2 and tmp20_fu_4078_p2);
    tmp_7_i_fu_1385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_3_reg_521),64));
    tmp_8_fu_1888_p2 <= (tmp_62_i_fu_1875_p2 or tmp_60_i_fu_1870_p2);
    tmp_8_i_fu_1395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_3_reg_521),64));
    tmp_9_fu_1856_p2 <= (tmp_55_i_fu_1843_p2 or tmp_54_i_fu_1838_p2);
    tmp_9_i_fu_1401_p2 <= "1" when (unsigned(t_V_3_reg_521) > unsigned(ap_const_lv32_5)) else "0";
    tmp_fu_1348_p4 <= t_V_reg_510(31 downto 2);
    tmp_i_fu_1284_p2 <= std_logic_vector(unsigned(p_src_cols_V_dout) + unsigned(ap_const_lv32_4));
    tmp_s_fu_1940_p2 <= (tmp_55_1_i_fu_1927_p2 or tmp_54_1_i_fu_1922_p2);
end behav;
