`timescale 1ns/1ns
module WriteBack (
    input clk,
    input [31:0] readData,
    input [31:0] aluResult,
    input [4:0] muxRegFileData,
    input regWrite,// WB - Obtenido de la unidad control
    input memToReg,// WB - Obtenido de la unidad control
    /* Las salidas estarï¿½n relacionadas directamente a la entrada que esta contenida en su nombre */
    output reg [31:0] outReadData,
    output reg [31:0] outAluResult,
    output reg [4:0] outmuxRegFileData,
    /* Salidas de la unidad de control */
    output reg outRegWrite,
    output reg outMemToReg
);

    initial begin
        outReadData = 0;
        outAluResult = 0;
        outmuxRegFileData = 0;
        outRegWrite = 0;
        outMemToReg = 0;
    end 
    always @(posedge clk) begin
        outReadData <= readData;
        outAluResult <= aluResult;
        /* Salidas de la unidad de control */
        outRegWrite <= regWrite;
        outMemToReg <= memToReg;
    end

endmodule //WriteBack
