{% include "../verilog/testbench_normal.nj" %}