+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|          dphy_hs_clock_p |          dphy_hs_clock_p |              system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/DDLY|
|          dphy_hs_clock_p |          dphy_hs_clock_p |              system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/DDLY|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |                      system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][115]_srl8/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |               system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][133]_srl8_srlopt/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |               system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][121]_srl8_srlopt/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |               system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][117]_srl8_srlopt/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |               system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][131]_srl8_srlopt/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |               system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][123]_srl8_srlopt/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |               system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][113]_srl8_srlopt/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |               system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][124]_srl8_srlopt/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |               system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][127]_srl8_srlopt/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |               system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][126]_srl8_srlopt/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |               system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][144]_srl8_srlopt/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |               system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][132]_srl8_srlopt/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |               system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][118]_srl8_srlopt/D|
| clk_out1_system_clk_wiz_0_0 |clk_out2_system_clk_wiz_0_0 |               system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][142]_srl8_srlopt/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
