<stg><name>max_pool2</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %b_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %b_V)

]]></Node>
<StgValue><ssdm name="b_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %feature_V_offset_rea = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %feature_V_offset)

]]></Node>
<StgValue><ssdm name="feature_V_offset_rea"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="10">
<![CDATA[
:2  %b_V_cast = sext i10 %b_V_read to i15

]]></Node>
<StgValue><ssdm name="b_V_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="10">
<![CDATA[
:3  %sext_ln703 = sext i10 %b_V_read to i14

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %r_0 = phi i4 [ 0, %0 ], [ %r, %2 ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:1  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_0, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_5, label %3, label %.preheader73.preheader

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader73.preheader:0  %trunc_ln26_1 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_0, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader73.preheader:1  br label %.preheader73

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader73:0  %c_0 = phi i4 [ %c, %_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader73.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader73:1  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %c_0, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader73:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader73:3  br i1 %tmp_6, label %2, label %ap_fixed_base.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit.preheader:0  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %r = add i4 %r_0, 2

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
ap_fixed_base.exit:0  %p_Val2_s = phi i15 [ %pool_1, %ap_fixed_base.exit.loopexit ], [ 0, %ap_fixed_base.exit.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
ap_fixed_base.exit:1  %pr_0 = phi i2 [ %pr, %ap_fixed_base.exit.loopexit ], [ 0, %ap_fixed_base.exit.preheader ]

]]></Node>
<StgValue><ssdm name="pr_0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="2">
<![CDATA[
ap_fixed_base.exit:2  %zext_ln19 = zext i2 %pr_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
ap_fixed_base.exit:3  %icmp_ln19 = icmp eq i2 %pr_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ap_fixed_base.exit:4  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ap_fixed_base.exit:5  %pr = add i2 %pr_0, 1

]]></Node>
<StgValue><ssdm name="pr"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit:6  br i1 %icmp_ln19, label %_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:0  %add_ln22 = add i4 %r_0, %zext_ln19

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.preheader:1  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln22, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader:2  %zext_ln20_1 = zext i7 %tmp_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  %trunc_ln26_3 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %c_0, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="trunc_ln26_3"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="2" op_3_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i4.i2.i2(i4 %feature_V_offset_rea, i2 %trunc_ln26_1, i2 %trunc_ln26_3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  %zext_ln203 = zext i8 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  %pool_feature_V_addr = getelementptr [160 x i14]* %pool_feature_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="pool_feature_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  %trunc_ln703 = trunc i15 %p_Val2_s to i14

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  %add_ln703 = add i15 %p_Val2_s, %b_V_cast

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  %add_ln1494 = add i14 %sext_ln703, %trunc_ln703

]]></Node>
<StgValue><ssdm name="add_ln1494"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  %icmp_ln1494_1 = icmp sgt i15 %add_ln703, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  %select_ln6 = select i1 %icmp_ln1494_1, i14 %add_ln1494, i14 0

]]></Node>
<StgValue><ssdm name="select_ln6"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="14" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  store i14 %select_ln6, i14* %pool_feature_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %c = add i4 2, %c_0

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi15ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  br label %.preheader73

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader:0  %pool_1 = phi i15 [ %p_Val2_s, %.preheader.preheader ], [ %select_ln22, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="pool_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:1  %pc_0 = phi i2 [ 0, %.preheader.preheader ], [ %pc, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="pc_0"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="2">
<![CDATA[
.preheader:2  %zext_ln20 = zext i2 %pc_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %icmp_ln20 = icmp eq i2 %pc_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:5  %pc = add i2 %pc_0, 1

]]></Node>
<StgValue><ssdm name="pc"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln20, label %ap_fixed_base.exit.loopexit, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:0  %add_ln22_1 = add i4 %zext_ln20, %c_0

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge:1  %zext_ln1494 = zext i4 %add_ln22_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  %add_ln1494_1 = add i8 %zext_ln20_1, %zext_ln1494

]]></Node>
<StgValue><ssdm name="add_ln1494_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:3  %zext_ln1494_1 = zext i8 %add_ln1494_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4  %feature_0_V_addr = getelementptr [64 x i15]* %feature_0_V, i64 0, i64 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="feature_0_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:5  %feature_1_V_addr = getelementptr [64 x i15]* %feature_1_V, i64 0, i64 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="feature_1_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:6  %feature_2_V_addr = getelementptr [64 x i15]* %feature_2_V, i64 0, i64 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="feature_2_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:7  %feature_3_V_addr = getelementptr [64 x i15]* %feature_3_V, i64 0, i64 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="feature_3_V_addr"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:8  %feature_4_V_addr = getelementptr [64 x i15]* %feature_4_V, i64 0, i64 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="feature_4_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:9  %feature_5_V_addr = getelementptr [64 x i15]* %feature_5_V, i64 0, i64 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="feature_5_V_addr"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:10  %feature_6_V_addr = getelementptr [64 x i15]* %feature_6_V, i64 0, i64 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="feature_6_V_addr"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:11  %feature_7_V_addr = getelementptr [64 x i15]* %feature_7_V, i64 0, i64 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="feature_7_V_addr"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:12  %feature_8_V_addr = getelementptr [64 x i15]* %feature_8_V, i64 0, i64 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="feature_8_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:13  %feature_9_V_addr = getelementptr [64 x i15]* %feature_9_V, i64 0, i64 %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="feature_9_V_addr"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:14  %feature_0_V_load = load i15* %feature_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_0_V_load"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:15  %feature_1_V_load = load i15* %feature_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_1_V_load"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:16  %feature_2_V_load = load i15* %feature_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_2_V_load"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:17  %feature_3_V_load = load i15* %feature_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_3_V_load"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:18  %feature_4_V_load = load i15* %feature_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_4_V_load"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:19  %feature_5_V_load = load i15* %feature_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_5_V_load"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:20  %feature_6_V_load = load i15* %feature_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_6_V_load"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:21  %feature_7_V_load = load i15* %feature_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_7_V_load"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:22  %feature_8_V_load = load i15* %feature_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_8_V_load"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:23  %feature_9_V_load = load i15* %feature_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_9_V_load"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit.loopexit:0  br label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:14  %feature_0_V_load = load i15* %feature_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_0_V_load"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:15  %feature_1_V_load = load i15* %feature_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_1_V_load"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:16  %feature_2_V_load = load i15* %feature_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_2_V_load"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:17  %feature_3_V_load = load i15* %feature_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_3_V_load"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:18  %feature_4_V_load = load i15* %feature_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_4_V_load"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:19  %feature_5_V_load = load i15* %feature_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_5_V_load"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:20  %feature_6_V_load = load i15* %feature_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_6_V_load"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:21  %feature_7_V_load = load i15* %feature_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_7_V_load"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:22  %feature_8_V_load = load i15* %feature_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_8_V_load"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="6">
<![CDATA[
._crit_edge:23  %feature_9_V_load = load i15* %feature_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="feature_9_V_load"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="15" op_7_bw="15" op_8_bw="15" op_9_bw="15" op_10_bw="15" op_11_bw="4">
<![CDATA[
._crit_edge:24  %pool_V = call i15 @_ssdm_op_Mux.ap_auto.10i15.i4(i15 %feature_0_V_load, i15 %feature_1_V_load, i15 %feature_2_V_load, i15 %feature_3_V_load, i15 %feature_4_V_load, i15 %feature_5_V_load, i15 %feature_6_V_load, i15 %feature_7_V_load, i15 %feature_8_V_load, i15 %feature_9_V_load, i4 %feature_V_offset_rea)

]]></Node>
<StgValue><ssdm name="pool_V"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:25  %icmp_ln1494 = icmp sgt i15 %pool_V, %pool_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge:26  %select_ln22 = select i1 %icmp_ln1494, i15 %pool_V, i15 %pool_1

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:27  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
