

================================================================
== Vitis HLS Report for 'sha256_final_Pipeline_VITIS_LOOP_106_2'
================================================================
* Date:           Mon Jun  9 13:31:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha256_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_2  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_7_in = alloca i32 1"   --->   Operation 4 'alloca' 'i_7_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln97_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln97"   --->   Operation 5 'read' 'zext_ln97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln97_cast = sext i4 %zext_ln97_read"   --->   Operation 6 'sext' 'zext_ln97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln97_cast_cast = zext i6 %zext_ln97_cast"   --->   Operation 7 'zext' 'zext_ln97_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 %zext_ln97_cast_cast, i7 %i_7_in"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body10"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_7_in_load = load i7 %i_7_in" [../src/sha256.c:98]   --->   Operation 10 'load' 'i_7_in_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%i = add i7 %i_7_in_load, i7 1" [../src/sha256.c:98]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.77ns)   --->   "%icmp_ln106 = icmp_eq  i7 %i, i7 64" [../src/sha256.c:106]   --->   Operation 12 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %while.body10.split, void %while.end14.loopexit.exitStub" [../src/sha256.c:106]   --->   Operation 13 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i7 %i" [../src/sha256.c:98]   --->   Operation 14 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../src/sha256.c:98]   --->   Operation 15 'specpipeline' 'specpipeline_ln98' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/sha256.c:106]   --->   Operation 16 'specloopname' 'specloopname_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%switch_ln106 = switch i4 %trunc_ln98, void %arrayidx13103.case.63, i4 14, void %arrayidx13103.case.62, i4 13, void %arrayidx13103.case.61, i4 12, void %arrayidx13103.case.60, i4 11, void %arrayidx13103.case.59, i4 10, void %arrayidx13103.case.58, i4 9, void %arrayidx13103.case.57" [../src/sha256.c:106]   --->   Operation 17 'switch' 'switch_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.79>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_57, i8 0" [../src/sha256.c:106]   --->   Operation 18 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 9)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 19 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 9)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_58, i8 0" [../src/sha256.c:106]   --->   Operation 20 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 10)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 21 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 10)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_59, i8 0" [../src/sha256.c:106]   --->   Operation 22 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 11)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 23 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 11)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_60, i8 0" [../src/sha256.c:106]   --->   Operation 24 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 12)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 25 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 12)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_61, i8 0" [../src/sha256.c:106]   --->   Operation 26 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 13)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 27 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 13)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_62, i8 0" [../src/sha256.c:106]   --->   Operation 28 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 14)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 29 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 == 14)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %in_data_63, i8 0" [../src/sha256.c:106]   --->   Operation 30 'write' 'write_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 != 14 & trunc_ln98 != 13 & trunc_ln98 != 12 & trunc_ln98 != 11 & trunc_ln98 != 10 & trunc_ln98 != 9)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln106 = br void %arrayidx13103.exit" [../src/sha256.c:106]   --->   Operation 31 'br' 'br_ln106' <Predicate = (!icmp_ln106 & trunc_ln98 != 14 & trunc_ln98 != 13 & trunc_ln98 != 12 & trunc_ln98 != 11 & trunc_ln98 != 10 & trunc_ln98 != 9)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln98 = store i7 %i, i7 %i_7_in" [../src/sha256.c:98]   --->   Operation 32 'store' 'store_ln98' <Predicate = (!icmp_ln106)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln106 = br void %while.body10" [../src/sha256.c:106]   --->   Operation 33 'br' 'br_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.400ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of variable 'zext_ln97_cast_cast' on local variable 'i_7_in' [13]  (0.427 ns)
	'load' operation 7 bit ('i_7_in_load', ../src/sha256.c:98) on local variable 'i_7_in' [16]  (0.000 ns)
	'add' operation 7 bit ('i', ../src/sha256.c:98) [17]  (0.773 ns)
	'icmp' operation 1 bit ('icmp_ln106', ../src/sha256.c:106) [18]  (0.773 ns)
	'store' operation 0 bit ('store_ln98', ../src/sha256.c:98) of variable 'i', ../src/sha256.c:98 on local variable 'i_7_in' [47]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
