<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AVR/AVRISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_e025955df7d625b5b4f5fd3465d9c8da.html">AVR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AVRISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AVRISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AVRISelLowering.h - AVR DAG Lowering Interface ----------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the interfaces that AVR uses to lower LLVM code into a</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// selection DAG.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_AVR_ISEL_LOWERING_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_AVR_ISEL_LOWERING_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html">   22</a></span>&#160;<span class="keyword">namespace </span>AVRISD {</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/// AVR Specific DAG Nodes</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303b">   25</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303b">NodeType</a> {<span class="comment"></span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  /// Start the numbering where the builtin ops leave off.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baa8c9a5e4ac1259c102aec7d932b448c0">   27</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baa8c9a5e4ac1259c102aec7d932b448c0">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,<span class="comment"></span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">  /// Return from subroutine.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bad9eb27c8cd4288cfaeb875d4192a6e13">   29</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bad9eb27c8cd4288cfaeb875d4192a6e13">RET_FLAG</a>,<span class="comment"></span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">  /// Return from ISR.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba4f21a879b0e66314bf29e6e6f4d7f0a3">   31</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba4f21a879b0e66314bf29e6e6f4d7f0a3">RETI_FLAG</a>,<span class="comment"></span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">  /// Represents an abstract call instruction,</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  /// which includes a bunch of information.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bacd14559412678950d5d722437202c764">   34</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bacd14559412678950d5d722437202c764">CALL</a>,<span class="comment"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">  /// A wrapper node for TargetConstantPool,</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">  /// TargetExternalSymbol, and TargetGlobalAddress.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baf5220b1f83a9fdaeff55655fa5d85240">   37</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baf5220b1f83a9fdaeff55655fa5d85240">WRAPPER</a>,</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bae91912f6ac81186bcd74401ce3dae9e6">   38</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bae91912f6ac81186bcd74401ce3dae9e6">LSL</a>,     <span class="comment">///&lt; Logical shift left.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baeb0b2ed63cc1a8ba18f27cea171c809c">   39</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baeb0b2ed63cc1a8ba18f27cea171c809c">LSLBN</a>,   <span class="comment">///&lt; Byte logical shift left N bits.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba9b17b489e06ed1a0c8ac9f961cb1cd8f">   40</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba9b17b489e06ed1a0c8ac9f961cb1cd8f">LSLWN</a>,   <span class="comment">///&lt; Word logical shift left N bits.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baed365826e51804fbc385059d143276e1">   41</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baed365826e51804fbc385059d143276e1">LSLHI</a>,   <span class="comment">///&lt; Higher 8-bit of word logical shift left.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba225f1576cd266bb6f1f39673f6c6c6ed">   42</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba225f1576cd266bb6f1f39673f6c6c6ed">LSLW</a>,    <span class="comment">///&lt; Wide logical shift left.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba72f2a64dfa362e3deb6b106ebd0af33f">   43</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba72f2a64dfa362e3deb6b106ebd0af33f">LSR</a>,     <span class="comment">///&lt; Logical shift right.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba8cb6630c354b94e74ee8cee9bc308937">   44</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba8cb6630c354b94e74ee8cee9bc308937">LSRBN</a>,   <span class="comment">///&lt; Byte logical shift right N bits.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baf10fb10b48459fbb1df3a393a7662c85">   45</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baf10fb10b48459fbb1df3a393a7662c85">LSRWN</a>,   <span class="comment">///&lt; Word logical shift right N bits.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba868d804ecb6415e2c19bbedbd24ef175">   46</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba868d804ecb6415e2c19bbedbd24ef175">LSRLO</a>,   <span class="comment">///&lt; Lower 8-bit of word logical shift right.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bae1d8c6f3deb398450b0fa485ef9a41a5">   47</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bae1d8c6f3deb398450b0fa485ef9a41a5">LSRW</a>,    <span class="comment">///&lt; Wide logical shift right.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bad5b417469dcce0a69957433fe19bdf0d">   48</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bad5b417469dcce0a69957433fe19bdf0d">ASR</a>,     <span class="comment">///&lt; Arithmetic shift right.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bab7c3602f9c5b607d67734a3341c75d41">   49</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bab7c3602f9c5b607d67734a3341c75d41">ASRBN</a>,   <span class="comment">///&lt; Byte arithmetic shift right N bits.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba0f1a35b2f1028a1b88a6782d3ccf3b48">   50</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba0f1a35b2f1028a1b88a6782d3ccf3b48">ASRWN</a>,   <span class="comment">///&lt; Word arithmetic shift right N bits.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba3f775cc57c2417270056f5b81afd041c">   51</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba3f775cc57c2417270056f5b81afd041c">ASRLO</a>,   <span class="comment">///&lt; Lower 8-bit of word arithmetic shift right.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba8d739a188d1bfb90d34ecb53a4371052">   52</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba8d739a188d1bfb90d34ecb53a4371052">ASRW</a>,    <span class="comment">///&lt; Wide arithmetic shift right.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303babfcaebe14f3cc66c1974c8cfcbfa077b">   53</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303babfcaebe14f3cc66c1974c8cfcbfa077b">ROR</a>,     <span class="comment">///&lt; Bit rotate right.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba5c414e366af8994716bbd800f722df1a">   54</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba5c414e366af8994716bbd800f722df1a">ROL</a>,     <span class="comment">///&lt; Bit rotate left.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bafbb71a53f4a84f5d0319c2936192881a">   55</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bafbb71a53f4a84f5d0319c2936192881a">LSLLOOP</a>, <span class="comment">///&lt; A loop of single logical shift left instructions.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba5a159f6be4f131400e6ac50caef722f5">   56</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba5a159f6be4f131400e6ac50caef722f5">LSRLOOP</a>, <span class="comment">///&lt; A loop of single logical shift right instructions.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba23a515309f1d8c3724dce101b42df0e7">   57</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba23a515309f1d8c3724dce101b42df0e7">ROLLOOP</a>, <span class="comment">///&lt; A loop of single left bit rotate instructions.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baa155a4feb86198741d3bba85789d500d">   58</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baa155a4feb86198741d3bba85789d500d">RORLOOP</a>, <span class="comment">///&lt; A loop of single right bit rotate instructions.</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba52a92c1a49abdeeb5021024a948b5f2c">   59</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba52a92c1a49abdeeb5021024a948b5f2c">ASRLOOP</a>, <span class="comment">///&lt; A loop of single arithmetic shift right instructions.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span><span class="comment">  /// AVR conditional branches. Operand 0 is the chain operand, operand 1</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span><span class="comment">  /// is the block to branch if condition is true, operand 2 is the</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span><span class="comment">  /// condition code, and operand 3 is the flag operand produced by a CMP</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span><span class="comment">  /// or TEST instruction.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bafc7a1df4a46f450678066ed7228ffc38">   64</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bafc7a1df4a46f450678066ed7228ffc38">BRCOND</a>,<span class="comment"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// Compare instruction.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baaa3b80e6e6efc426a0741b6de03fc651">   66</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baaa3b80e6e6efc426a0741b6de03fc651">CMP</a>,<span class="comment"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// Compare with carry instruction.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba99675982ea8ebe29f488fb7676b92e0d">   68</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba99675982ea8ebe29f488fb7676b92e0d">CMPC</a>,<span class="comment"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// Test for zero or minus instruction.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba89da6d5941083320a43ff88efc3b31b9">   70</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba89da6d5941083320a43ff88efc3b31b9">TST</a>,<span class="comment"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// Swap Rd[7:4] &lt;-&gt; Rd[3:0].</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba130298741cbd1865c40ffcfa430b924c">   72</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba130298741cbd1865c40ffcfa430b924c">SWAP</a>,<span class="comment"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// Operand 0 and operand 1 are selection variable, operand 2</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// is condition code and operand 3 is flag operand.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba91b9df7ea090a0af7d41305041a53b49">   75</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba91b9df7ea090a0af7d41305041a53b49">SELECT_CC</a></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;};</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;} <span class="comment">// end of namespace AVRISD</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">class </span>AVRSubtarget;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keyword">class </span>AVRTargetMachine;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/// Performs target lowering for the AVR.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classllvm_1_1AVRTargetLowering.html">   84</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1AVRTargetLowering.html">AVRTargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AVRTargetLowering.html#ac14830797eaee15361f1585a2126def2">AVRTargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AVRTargetMachine.html">AVRTargetMachine</a> &amp;<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1AVRSubtarget.html">AVRSubtarget</a> &amp;STI);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classllvm_1_1AVRTargetLowering.html#a910e2fd0f5847a76f9778a37c7bbd422">   90</a></span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1AVRTargetLowering.html#a910e2fd0f5847a76f9778a37c7bbd422">getScalarShiftAmountTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;, <a class="code" href="structllvm_1_1EVT.html">EVT</a> LHSTy)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  }</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classllvm_1_1AVRTargetLowering.html#aab89d14f220c1b4ac5734b30024c46e6">   94</a></span>&#160;  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">MVT::SimpleValueType</a> <a class="code" href="classllvm_1_1AVRTargetLowering.html#aab89d14f220c1b4ac5734b30024c46e6">getCmpLibcallReturnType</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  }</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1AVRTargetLowering.html#a442a9a137bdcfa070096db03d19ad4d2">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AVRTargetLowering.html#a199d981539bdb93fbbb34ec574dd1b69">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AVRTargetLowering.html#a088c31366c990e0e055fbe65766e8d2e">ReplaceNodeResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AVRTargetLowering.html#a78e02356de3219cd3bc8f36d924f7d40">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> <a class="code" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                             <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                             <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AVRTargetLowering.html#a2639a31c0222a806fa852121053d535c">getPreIndexedAddressParts</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                 <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AVRTargetLowering.html#af736164122434ca6fc3a5ac01ef739fd">getPostIndexedAddressParts</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AVRTargetLowering.html#a8a4d723fd097464c1390d134e3ddb72c">isOffsetFoldingLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1AVRTargetLowering.html#aedbcc9ff827c2906f48ea77fa6736007">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                         <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="classllvm_1_1AVRTargetLowering.html#a336444d567b931e2ced0dd4f844148ab">EmitInstrWithCustomInserter</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                              <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> <a class="code" href="classllvm_1_1AVRTargetLowering.html#a36633fb5c5538d177823d2dbe18458a6">getConstraintType</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="classllvm_1_1AVRTargetLowering.html#a7bab53d05e5532f9b9d89f3427b1c5e7">getSingleConstraintMatchWeight</a>(AsmOperandInfo &amp;<a class="code" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                 <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <a class="code" href="classllvm_1_1AVRTargetLowering.html#a27c6ef6dacc842737370d22c1f7ed946">getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                               <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AVRTargetLowering.html#a232ecc43c4c2f80bc821234bfdfc29aa">getInlineAsmMemConstraint</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AVRTargetLowering.html#a6989a2dd02f2f24070cf59e832342640">LowerAsmOperandForConstraint</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, std::string &amp;Constraint,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                    std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AVRTargetLowering.html#abc10c981c4505185b1d517237acaf9c2">getRegisterByName</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> VT,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classllvm_1_1AVRTargetLowering.html#a321855c4c699620eeaa741d7517e7909">  145</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AVRTargetLowering.html#a321855c4c699620eeaa741d7517e7909">shouldSplitFunctionArgumentsAsLittleEndian</a>(</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  }</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">ShiftLegalizationStrategy</a></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classllvm_1_1AVRTargetLowering.html#a555990ddecb21ee55c0813bc93aecb02">  151</a></span>&#160;  <a class="code" href="classllvm_1_1AVRTargetLowering.html#a555990ddecb21ee55c0813bc93aecb02">preferredShiftLegalizationStrategy</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                     <span class="keywordtype">unsigned</span> ExpansionFactor)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4a9774fd1a96085b8680d017dd42652bc1">ShiftLegalizationStrategy::LowerToLibcall</a>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  }</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getAVRCmp(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;AVRcc,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getAVRCmp(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerShifts(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerDivRem(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBlockAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBR_CC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINLINEASM(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT_CC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSETCC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVASTART(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordtype">bool</span> CanLowerReturn(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                      <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                      <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerReturn(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFormalArguments(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                               <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCall(<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;CLI,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCallResult(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                          <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classllvm_1_1AVRTargetLowering.html#a54be6a6617929573276a5cffb1b9e355">  194</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AVRSubtarget.html">AVRSubtarget</a> &amp;<a class="code" href="classllvm_1_1AVRTargetLowering.html#a54be6a6617929573276a5cffb1b9e355">Subtarget</a>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *insertShift(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *insertWideShift(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *insertMul(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *insertCopyZero(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *insertAtomicArithmeticOp(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                              <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>,</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                              <span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;};</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#endif // LLVM_AVR_ISEL_LOWERING_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a1cfe6f1187d7ab1a0ada9cc119c1b2b4a9774fd1a96085b8680d017dd42652bc1"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4a9774fd1a96085b8680d017dd42652bc1">llvm::TargetLoweringBase::ShiftLegalizationStrategy::LowerToLibcall</a></div><div class="ttdeci">@ LowerToLibcall</div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a8a4d723fd097464c1390d134e3ddb72c"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a8a4d723fd097464c1390d134e3ddb72c">llvm::AVRTargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdoc">Return true if folding a constant offset with the given GlobalAddress is legal.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l01164">AVRISelLowering.cpp:1164</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdoc">MemIndexedMode enum - This enum defines the load / store indexed addressing modes.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01383">ISDOpcodes.h:1383</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303babfcaebe14f3cc66c1974c8cfcbfa077b"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303babfcaebe14f3cc66c1974c8cfcbfa077b">llvm::AVRISD::ROR</a></div><div class="ttdeci">@ ROR</div><div class="ttdoc">Bit rotate right.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00053">AVRISelLowering.h:53</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303baa8c9a5e4ac1259c102aec7d932b448c0"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baa8c9a5e4ac1259c102aec7d932b448c0">llvm::AVRISD::FIRST_NUMBER</a></div><div class="ttdeci">@ FIRST_NUMBER</div><div class="ttdoc">Start the numbering where the builtin ops leave off.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00027">AVRISelLowering.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01106">SelectionDAGNodes.h:1106</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a555990ddecb21ee55c0813bc93aecb02"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a555990ddecb21ee55c0813bc93aecb02">llvm::AVRTargetLowering::preferredShiftLegalizationStrategy</a></div><div class="ttdeci">ShiftLegalizationStrategy preferredShiftLegalizationStrategy(SelectionDAG &amp;DAG, SDNode *N, unsigned ExpansionFactor) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00151">AVRISelLowering.h:151</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a232ecc43c4c2f80bc821234bfdfc29aa"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a232ecc43c4c2f80bc821234bfdfc29aa">llvm::AVRTargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const override</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l02483">AVRISelLowering.cpp:2483</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_aedbcc9ff827c2906f48ea77fa6736007"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#aedbcc9ff827c2906f48ea77fa6736007">llvm::AVRTargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the ValueType of the result of SETCC operations.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l00274">AVRISelLowering.cpp:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04620">TargetLowering.h:4620</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a442a9a137bdcfa070096db03d19ad4d2"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a442a9a137bdcfa070096db03d19ad4d2">llvm::AVRTargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l00240">AVRISelLowering.cpp:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetMachine_html"><div class="ttname"><a href="classllvm_1_1AVRTargetMachine.html">llvm::AVRTargetMachine</a></div><div class="ttdoc">A generic AVR implementation.</div><div class="ttdef"><b>Definition:</b> <a href="AVRTargetMachine_8h_source.html#l00030">AVRTargetMachine.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bae1d8c6f3deb398450b0fa485ef9a41a5"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bae1d8c6f3deb398450b0fa485ef9a41a5">llvm::AVRISD::LSRW</a></div><div class="ttdeci">@ LSRW</div><div class="ttdoc">Wide logical shift right.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00047">AVRISelLowering.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba23a515309f1d8c3724dce101b42df0e7"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba23a515309f1d8c3724dce101b42df0e7">llvm::AVRISD::ROLLOOP</a></div><div class="ttdeci">@ ROLLOOP</div><div class="ttdoc">A loop of single left bit rotate instructions.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00057">AVRISelLowering.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba225f1576cd266bb6f1f39673f6c6c6ed"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba225f1576cd266bb6f1f39673f6c6c6ed">llvm::AVRISD::LSLW</a></div><div class="ttdeci">@ LSLW</div><div class="ttdoc">Wide logical shift left.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00042">AVRISelLowering.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00463">SelectionDAGNodes.h:463</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba91b9df7ea090a0af7d41305041a53b49"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba91b9df7ea090a0af7d41305041a53b49">llvm::AVRISD::SELECT_CC</a></div><div class="ttdeci">@ SELECT_CC</div><div class="ttdoc">Operand 0 and operand 1 are selection variable, operand 2 is condition code and operand 3 is flag ope...</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00075">AVRISelLowering.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303baed365826e51804fbc385059d143276e1"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baed365826e51804fbc385059d143276e1">llvm::AVRISD::LSLHI</a></div><div class="ttdeci">@ LSLHI</div><div class="ttdoc">Higher 8-bit of word logical shift left.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00041">AVRISelLowering.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba0f1a35b2f1028a1b88a6782d3ccf3b48"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba0f1a35b2f1028a1b88a6782d3ccf3b48">llvm::AVRISD::ASRWN</a></div><div class="ttdeci">@ ASRWN</div><div class="ttdoc">Word arithmetic shift right N bits.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00050">AVRISelLowering.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba99675982ea8ebe29f488fb7676b92e0d"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba99675982ea8ebe29f488fb7676b92e0d">llvm::AVRISD::CMPC</a></div><div class="ttdeci">@ CMPC</div><div class="ttdoc">Compare with carry instruction.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00068">AVRISelLowering.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bafbb71a53f4a84f5d0319c2936192881a"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bafbb71a53f4a84f5d0319c2936192881a">llvm::AVRISD::LSLLOOP</a></div><div class="ttdeci">@ LSLLOOP</div><div class="ttdoc">A loop of single logical shift left instructions.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00055">AVRISelLowering.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a2639a31c0222a806fa852121053d535c"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a2639a31c0222a806fa852121053d535c">llvm::AVRTargetLowering::getPreIndexedAddressParts</a></div><div class="ttdeci">bool getPreIndexedAddressParts(SDNode *N, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Returns true by value, base pointer and offset pointer and addressing mode by reference if the node's...</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l01061">AVRISelLowering.cpp:1061</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00769">AliasAnalysis.cpp:769</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a088c31366c990e0e055fbe65766e8d2e"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a088c31366c990e0e055fbe65766e8d2e">llvm::AVRTargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Replace a node with an illegal result type with a new node built out of custom code.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l01002">AVRISelLowering.cpp:1002</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a87b8bfbbe9d8f7146d7f20a5fb42efd0"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a></div><div class="ttdeci">Value * RHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00076">X86PartialReduction.cpp:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba4f21a879b0e66314bf29e6e6f4d7f0a3"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba4f21a879b0e66314bf29e6e6f4d7f0a3">llvm::AVRISD::RETI_FLAG</a></div><div class="ttdeci">@ RETI_FLAG</div><div class="ttdoc">Return from ISR.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00031">AVRISelLowering.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba9b17b489e06ed1a0c8ac9f961cb1cd8f"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba9b17b489e06ed1a0c8ac9f961cb1cd8f">llvm::AVRISD::LSLWN</a></div><div class="ttdeci">@ LSLWN</div><div class="ttdoc">Word logical shift left N bits.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00040">AVRISelLowering.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bae91912f6ac81186bcd74401ce3dae9e6"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bae91912f6ac81186bcd74401ce3dae9e6">llvm::AVRISD::LSL</a></div><div class="ttdeci">@ LSL</div><div class="ttdoc">Logical shift left.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00038">AVRISelLowering.h:38</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bacd14559412678950d5d722437202c764"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bacd14559412678950d5d722437202c764">llvm::AVRISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdoc">Represents an abstract call instruction, which includes a bunch of information.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00034">AVRISelLowering.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">llvm::MVT::SimpleValueType</a></div><div class="ttdeci">SimpleValueType</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00033">MachineValueType.h:33</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00066">NVVMIntrRange.cpp:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba8d739a188d1bfb90d34ecb53a4371052"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba8d739a188d1bfb90d34ecb53a4371052">llvm::AVRISD::ASRW</a></div><div class="ttdeci">@ ASRW</div><div class="ttdoc">Wide arithmetic shift right.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00052">AVRISelLowering.h:52</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a9e1483f7215664a2315c53c3558d9a8d"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a></div><div class="ttdeci">Value * LHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00075">X86PartialReduction.cpp:75</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00221">SelectionDAG.h:221</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bad5b417469dcce0a69957433fe19bdf0d"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bad5b417469dcce0a69957433fe19bdf0d">llvm::AVRISD::ASR</a></div><div class="ttdeci">@ ASR</div><div class="ttdoc">Arithmetic shift right.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00048">AVRISelLowering.h:48</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRSubtarget_html"><div class="ttname"><a href="classllvm_1_1AVRSubtarget.html">llvm::AVRSubtarget</a></div><div class="ttdoc">A specific AVR target MCU.</div><div class="ttdef"><b>Definition:</b> <a href="AVRSubtarget_8h_source.html#l00032">AVRSubtarget.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03515">TargetLowering.h:3515</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba130298741cbd1865c40ffcfa430b924c"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba130298741cbd1865c40ffcfa430b924c">llvm::AVRISD::SWAP</a></div><div class="ttdeci">@ SWAP</div><div class="ttdoc">Swap Rd[7:4] &lt;-&gt; Rd[3:0].</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00072">AVRISelLowering.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00041">Instruction.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a6989a2dd02f2f24070cf59e832342640"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a6989a2dd02f2f24070cf59e832342640">llvm::AVRTargetLowering::LowerAsmOperandForConstraint</a></div><div class="ttdeci">void LowerAsmOperandForConstraint(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Lower the specified operand into the Ops vector.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l02682">AVRISelLowering.cpp:2682</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_aab89d14f220c1b4ac5734b30024c46e6"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#aab89d14f220c1b4ac5734b30024c46e6">llvm::AVRTargetLowering::getCmpLibcallReturnType</a></div><div class="ttdeci">MVT::SimpleValueType getCmpLibcallReturnType() const override</div><div class="ttdoc">Return the ValueType for comparison libcalls.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00094">AVRISelLowering.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a336444d567b931e2ced0dd4f844148ab"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a336444d567b931e2ced0dd4f844148ab">llvm::AVRTargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *MBB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' fla...</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l02320">AVRISelLowering.cpp:2320</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a7bab53d05e5532f9b9d89f3427b1c5e7"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a7bab53d05e5532f9b9d89f3427b1c5e7">llvm::AVRTargetLowering::getSingleConstraintMatchWeight</a></div><div class="ttdeci">ConstraintWeight getSingleConstraintMatchWeight(AsmOperandInfo &amp;info, const char *constraint) const override</div><div class="ttdoc">Examine constraint string and operand type and determine a weight value.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l02494">AVRISelLowering.cpp:2494</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba89da6d5941083320a43ff88efc3b31b9"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba89da6d5941083320a43ff88efc3b31b9">llvm::AVRISD::TST</a></div><div class="ttdeci">@ TST</div><div class="ttdoc">Test for zero or minus instruction.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00070">AVRISelLowering.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303b"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303b">llvm::AVRISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdoc">AVR Specific DAG Nodes.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00025">AVRISelLowering.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a36633fb5c5538d177823d2dbe18458a6"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a36633fb5c5538d177823d2dbe18458a6">llvm::AVRTargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(StringRef Constraint) const override</div><div class="ttdoc">Given a constraint, return the type of constraint it is for this target.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l02440">AVRISelLowering.cpp:2440</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba52a92c1a49abdeeb5021024a948b5f2c"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba52a92c1a49abdeeb5021024a948b5f2c">llvm::AVRISD::ASRLOOP</a></div><div class="ttdeci">@ ASRLOOP</div><div class="ttdoc">A loop of single arithmetic shift right instructions.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00059">AVRISelLowering.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html">llvm::AVRTargetLowering</a></div><div class="ttdoc">Performs target lowering for the AVR.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00084">AVRISelLowering.h:84</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a910e2fd0f5847a76f9778a37c7bbd422"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a910e2fd0f5847a76f9778a37c7bbd422">llvm::AVRTargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(const DataLayout &amp;, EVT LHSTy) const override</div><div class="ttdoc">Return the type to use for a scalar shift opcode, given the shifted amount type.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00090">AVRISelLowering.h:90</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba8cb6630c354b94e74ee8cee9bc308937"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba8cb6630c354b94e74ee8cee9bc308937">llvm::AVRISD::LSRBN</a></div><div class="ttdeci">@ LSRBN</div><div class="ttdoc">Byte logical shift right N bits.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00044">AVRISelLowering.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a199d981539bdb93fbbb34ec574dd1b69"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a199d981539bdb93fbbb34ec574dd1b69">llvm::AVRTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked for operations that are unsupported by the target, which are registered to u...</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l00968">AVRISelLowering.cpp:968</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba5c414e366af8994716bbd800f722df1a"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba5c414e366af8994716bbd800f722df1a">llvm::AVRISD::ROL</a></div><div class="ttdeci">@ ROL</div><div class="ttdoc">Bit rotate left.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00054">AVRISelLowering.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdeci">@ i8</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00046">MachineValueType.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a27c6ef6dacc842737370d22c1f7ed946"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a27c6ef6dacc842737370d22c1f7ed946">llvm::AVRTargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const override</div><div class="ttdoc">Given a physical register constraint (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l02610">AVRISelLowering.cpp:2610</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdoc">This structure contains all information that is necessary for lowering calls.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04198">TargetLowering.h:4198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303baf10fb10b48459fbb1df3a393a7662c85"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baf10fb10b48459fbb1df3a393a7662c85">llvm::AVRISD::LSRWN</a></div><div class="ttdeci">@ LSRWN</div><div class="ttdoc">Word logical shift right N bits.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00045">AVRISelLowering.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a78e02356de3219cd3bc8f36d924f7d40"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a78e02356de3219cd3bc8f36d924f7d40">llvm::AVRTargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">Return true if the addressing mode represented by AM is legal for this target, for a load/store of th...</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l01031">AVRISelLowering.cpp:1031</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdoc">ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01434">ISDOpcodes.h:1434</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_af736164122434ca6fc3a5ac01ef739fd"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#af736164122434ca6fc3a5ac01ef739fd">llvm::AVRTargetLowering::getPostIndexedAddressParts</a></div><div class="ttdeci">bool getPostIndexedAddressParts(SDNode *N, SDNode *Op, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Returns true by value, base pointer and offset pointer and addressing mode by reference if this node ...</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l01117">AVRISelLowering.cpp:1117</a></div></div>
<div class="ttc" id="aLazyValueInfo_8cpp_html_add11cb1bc38847ce70e526af765dcce7"><div class="ttname"><a href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00058">LazyValueInfo.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_ac14830797eaee15361f1585a2126def2"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#ac14830797eaee15361f1585a2126def2">llvm::AVRTargetLowering::AVRTargetLowering</a></div><div class="ttdeci">AVRTargetLowering(const AVRTargetMachine &amp;TM, const AVRSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l00036">AVRISelLowering.cpp:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a54be6a6617929573276a5cffb1b9e355"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a54be6a6617929573276a5cffb1b9e355">llvm::AVRTargetLowering::Subtarget</a></div><div class="ttdeci">const AVRSubtarget &amp; Subtarget</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00194">AVRISelLowering.h:194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bafc7a1df4a46f450678066ed7228ffc38"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bafc7a1df4a46f450678066ed7228ffc38">llvm::AVRISD::BRCOND</a></div><div class="ttdeci">@ BRCOND</div><div class="ttdoc">AVR conditional branches.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00064">AVRISelLowering.h:64</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba72f2a64dfa362e3deb6b106ebd0af33f"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba72f2a64dfa362e3deb6b106ebd0af33f">llvm::AVRISD::LSR</a></div><div class="ttdeci">@ LSR</div><div class="ttdoc">Logical shift right.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00043">AVRISelLowering.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00142">MSP430Disassembler.cpp:142</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01311">ISDOpcodes.h:1311</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bab7c3602f9c5b607d67734a3341c75d41"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bab7c3602f9c5b607d67734a3341c75d41">llvm::AVRISD::ASRBN</a></div><div class="ttdeci">@ ASRBN</div><div class="ttdoc">Byte arithmetic shift right N bits.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00049">AVRISelLowering.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a1cfe6f1187d7ab1a0ada9cc119c1b2b4"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">llvm::TargetLoweringBase::ShiftLegalizationStrategy</a></div><div class="ttdeci">ShiftLegalizationStrategy</div><div class="ttdoc">Return the preferred strategy to legalize tihs SHIFT instruction, with ExpansionFactor being the recu...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00926">TargetLowering.h:926</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01763">SelectionDAGNodes.h:1763</a></div></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04630">TargetLowering.h:4630</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00145">SelectionDAGNodes.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303baf5220b1f83a9fdaeff55655fa5d85240"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baf5220b1f83a9fdaeff55655fa5d85240">llvm::AVRISD::WRAPPER</a></div><div class="ttdeci">@ WRAPPER</div><div class="ttdoc">A wrapper node for TargetConstantPool, TargetExternalSymbol, and TargetGlobalAddress.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00037">AVRISelLowering.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_abc10c981c4505185b1d517237acaf9c2"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#abc10c981c4505185b1d517237acaf9c2">llvm::AVRTargetLowering::getRegisterByName</a></div><div class="ttdeci">Register getRegisterByName(const char *RegName, LLT VT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Return the register ID of the name passed in.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8cpp_source.html#l02789">AVRISelLowering.cpp:2789</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bad9eb27c8cd4288cfaeb875d4192a6e13"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bad9eb27c8cd4288cfaeb875d4192a6e13">llvm::AVRISD::RET_FLAG</a></div><div class="ttdeci">@ RET_FLAG</div><div class="ttdoc">Return from subroutine.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00029">AVRISelLowering.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba868d804ecb6415e2c19bbedbd24ef175"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba868d804ecb6415e2c19bbedbd24ef175">llvm::AVRISD::LSRLO</a></div><div class="ttdeci">@ LSRLO</div><div class="ttdoc">Lower 8-bit of word logical shift right.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00046">AVRISelLowering.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdeci">@ Ins</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00160">MipsISelLowering.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba5a159f6be4f131400e6ac50caef722f5"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba5a159f6be4f131400e6ac50caef722f5">llvm::AVRISD::LSRLOOP</a></div><div class="ttdeci">@ LSRLOOP</div><div class="ttdoc">A loop of single logical shift right instructions.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00056">AVRISelLowering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba3f775cc57c2417270056f5b81afd041c"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba3f775cc57c2417270056f5b81afd041c">llvm::AVRISD::ASRLO</a></div><div class="ttdeci">@ ASRLO</div><div class="ttdoc">Lower 8-bit of word arithmetic shift right.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00051">AVRISelLowering.h:51</a></div></div>
<div class="ttc" id="aLVLGen_8cpp_html_a0a198e38a5def54ba58bebc655eda8e7"><div class="ttname"><a href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a></div><div class="ttdeci">#define RegName(no)</div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303baaa3b80e6e6efc426a0741b6de03fc651"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baaa3b80e6e6efc426a0741b6de03fc651">llvm::AVRISD::CMP</a></div><div class="ttdeci">@ CMP</div><div class="ttdoc">Compare instruction.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00066">AVRISelLowering.h:66</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00039">README.txt:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1AVRTargetLowering_html_a321855c4c699620eeaa741d7517e7909"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a321855c4c699620eeaa741d7517e7909">llvm::AVRTargetLowering::shouldSplitFunctionArgumentsAsLittleEndian</a></div><div class="ttdeci">bool shouldSplitFunctionArgumentsAsLittleEndian(const DataLayout &amp;DL) const override</div><div class="ttdoc">For most targets, an LLVM type must be broken down into multiple smaller types.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00145">AVRISelLowering.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303baeb0b2ed63cc1a8ba18f27cea171c809c"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baeb0b2ed63cc1a8ba18f27cea171c809c">llvm::AVRISD::LSLBN</a></div><div class="ttdeci">@ LSLBN</div><div class="ttdoc">Byte logical shift left N bits.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00039">AVRISelLowering.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303baa155a4feb86198741d3bba85789d500d"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baa155a4feb86198741d3bba85789d500d">llvm::AVRISD::RORLOOP</a></div><div class="ttdeci">@ RORLOOP</div><div class="ttdoc">A loop of single right bit rotate instructions.</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00058">AVRISelLowering.h:58</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:11:32 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
