Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May  5 18:48:28 2025
| Host         : C27-5CG31326RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
TIMING-20  Warning           Non-clocked latch               24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: TdmClock_inst/f_clk_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: f_state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: f_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: f_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: f_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: stateMachineClock_inst/f_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.060        0.000                      0                  124        0.261        0.000                      0                  124        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.060        0.000                      0                  124        0.261        0.000                      0                  124        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 1.014ns (23.292%)  route 3.340ns (76.708%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.629     5.150    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.346    stateMachineClock_inst/f_count[16]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.470 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.871    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.405     7.399    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.770     8.293    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.417 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.087     9.504    stateMachineClock_inst/f_clk
    SLICE_X2Y20          FDRE                                         r  stateMachineClock_inst/f_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  stateMachineClock_inst/f_count_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524    14.564    stateMachineClock_inst/f_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 1.014ns (23.292%)  route 3.340ns (76.708%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.629     5.150    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.346    stateMachineClock_inst/f_count[16]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.470 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.871    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.405     7.399    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.770     8.293    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.417 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.087     9.504    stateMachineClock_inst/f_clk
    SLICE_X2Y20          FDRE                                         r  stateMachineClock_inst/f_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  stateMachineClock_inst/f_count_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524    14.564    stateMachineClock_inst/f_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 1.014ns (23.292%)  route 3.340ns (76.708%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.629     5.150    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.346    stateMachineClock_inst/f_count[16]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.470 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.871    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.405     7.399    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.770     8.293    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.417 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.087     9.504    stateMachineClock_inst/f_clk
    SLICE_X2Y20          FDRE                                         r  stateMachineClock_inst/f_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  stateMachineClock_inst/f_count_reg[27]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524    14.564    stateMachineClock_inst/f_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 1.014ns (23.292%)  route 3.340ns (76.708%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.629     5.150    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.346    stateMachineClock_inst/f_count[16]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.470 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.871    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.405     7.399    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.770     8.293    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.417 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.087     9.504    stateMachineClock_inst/f_clk
    SLICE_X2Y20          FDRE                                         r  stateMachineClock_inst/f_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  stateMachineClock_inst/f_count_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524    14.564    stateMachineClock_inst/f_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.014ns (23.265%)  route 3.344ns (76.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.629     5.150    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.346    stateMachineClock_inst/f_count[16]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.470 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.871    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.405     7.399    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.770     8.293    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.417 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.091     9.509    stateMachineClock_inst/f_clk
    SLICE_X2Y14          FDRE                                         r  stateMachineClock_inst/f_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  stateMachineClock_inst/f_count_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.524    14.570    stateMachineClock_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.014ns (23.265%)  route 3.344ns (76.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.629     5.150    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.346    stateMachineClock_inst/f_count[16]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.470 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.871    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.405     7.399    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.770     8.293    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.417 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.091     9.509    stateMachineClock_inst/f_clk
    SLICE_X2Y14          FDRE                                         r  stateMachineClock_inst/f_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  stateMachineClock_inst/f_count_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.524    14.570    stateMachineClock_inst/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.014ns (23.265%)  route 3.344ns (76.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.629     5.150    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.346    stateMachineClock_inst/f_count[16]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.470 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.871    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.405     7.399    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.770     8.293    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.417 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.091     9.509    stateMachineClock_inst/f_clk
    SLICE_X2Y14          FDRE                                         r  stateMachineClock_inst/f_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  stateMachineClock_inst/f_count_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.524    14.570    stateMachineClock_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.014ns (23.265%)  route 3.344ns (76.735%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.629     5.150    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.346    stateMachineClock_inst/f_count[16]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.470 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.871    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.405     7.399    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.770     8.293    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.417 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.091     9.509    stateMachineClock_inst/f_clk
    SLICE_X2Y14          FDRE                                         r  stateMachineClock_inst/f_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.514    14.855    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  stateMachineClock_inst/f_count_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_R)       -0.524    14.570    stateMachineClock_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.014ns (24.042%)  route 3.204ns (75.958%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.629     5.150    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.346    stateMachineClock_inst/f_count[16]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.470 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.871    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.405     7.399    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.770     8.293    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.417 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          0.951     9.368    stateMachineClock_inst/f_clk
    SLICE_X2Y15          FDRE                                         r  stateMachineClock_inst/f_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.513    14.854    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  stateMachineClock_inst/f_count_reg[5]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.524    14.569    stateMachineClock_inst/f_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 stateMachineClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.014ns (24.042%)  route 3.204ns (75.958%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.629     5.150    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 f  stateMachineClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.346    stateMachineClock_inst/f_count[16]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.470 f  stateMachineClock_inst/f_count[30]_i_9/O
                         net (fo=1, routed)           0.401     6.871    stateMachineClock_inst/f_count[30]_i_9_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  stateMachineClock_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.405     7.399    stateMachineClock_inst/f_count[30]_i_7_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     7.523 f  stateMachineClock_inst/f_count[30]_i_3/O
                         net (fo=1, routed)           0.770     8.293    stateMachineClock_inst/f_count[30]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.417 r  stateMachineClock_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          0.951     9.368    stateMachineClock_inst/f_clk
    SLICE_X2Y15          FDRE                                         r  stateMachineClock_inst/f_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.513    14.854    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  stateMachineClock_inst/f_count_reg[6]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.524    14.569    stateMachineClock_inst/f_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  5.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.562     1.445    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y10         FDRE                                         r  TdmClock_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  TdmClock_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.703    TdmClock_inst/f_count_reg_n_0_[4]
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  TdmClock_inst/f_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    TdmClock_inst/f_count_reg[4]_i_1_n_4
    SLICE_X47Y10         FDRE                                         r  TdmClock_inst/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y10         FDRE                                         r  TdmClock_inst/f_count_reg[4]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X47Y10         FDRE (Hold_fdre_C_D)         0.105     1.550    TdmClock_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.561     1.444    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  TdmClock_inst/f_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  TdmClock_inst/f_count_reg[12]/Q
                         net (fo=2, routed)           0.118     1.703    TdmClock_inst/f_count_reg_n_0_[12]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  TdmClock_inst/f_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    TdmClock_inst/f_count_reg[12]_i_1_n_4
    SLICE_X47Y12         FDRE                                         r  TdmClock_inst/f_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.830     1.957    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y12         FDRE                                         r  TdmClock_inst/f_count_reg[12]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X47Y12         FDRE (Hold_fdre_C_D)         0.105     1.549    TdmClock_inst/f_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.559     1.442    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  TdmClock_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  TdmClock_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.702    TdmClock_inst/f_count_reg_n_0_[28]
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  TdmClock_inst/f_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    TdmClock_inst/f_count_reg[28]_i_1_n_4
    SLICE_X47Y16         FDRE                                         r  TdmClock_inst/f_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.827     1.954    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  TdmClock_inst/f_count_reg[28]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.105     1.547    TdmClock_inst/f_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.562     1.445    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y11         FDRE                                         r  TdmClock_inst/f_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  TdmClock_inst/f_count_reg[8]/Q
                         net (fo=2, routed)           0.119     1.705    TdmClock_inst/f_count_reg_n_0_[8]
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  TdmClock_inst/f_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    TdmClock_inst/f_count_reg[8]_i_1_n_4
    SLICE_X47Y11         FDRE                                         r  TdmClock_inst/f_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y11         FDRE                                         r  TdmClock_inst/f_count_reg[8]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.105     1.550    TdmClock_inst/f_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.558     1.441    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X50Y19         FDRE                                         r  TdmClock_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  TdmClock_inst/f_clk_reg/Q
                         net (fo=3, routed)           0.175     1.780    TdmClock_inst/w_clk_tdm
    SLICE_X50Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.825 r  TdmClock_inst/f_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    TdmClock_inst/f_clk_i_1__0_n_0
    SLICE_X50Y19         FDRE                                         r  TdmClock_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.827     1.954    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X50Y19         FDRE                                         r  TdmClock_inst/f_clk_reg/C
                         clock pessimism             -0.513     1.441    
    SLICE_X50Y19         FDRE (Hold_fdre_C_D)         0.120     1.561    TdmClock_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.560     1.443    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  TdmClock_inst/f_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  TdmClock_inst/f_count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.704    TdmClock_inst/f_count_reg_n_0_[24]
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  TdmClock_inst/f_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    TdmClock_inst/f_count_reg[24]_i_1_n_4
    SLICE_X47Y15         FDRE                                         r  TdmClock_inst/f_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.828     1.955    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  TdmClock_inst/f_count_reg[24]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.105     1.548    TdmClock_inst/f_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.560     1.443    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y13         FDRE                                         r  TdmClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  TdmClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.704    TdmClock_inst/f_count_reg_n_0_[16]
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  TdmClock_inst/f_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    TdmClock_inst/f_count_reg[16]_i_1_n_4
    SLICE_X47Y13         FDRE                                         r  TdmClock_inst/f_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.829     1.956    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y13         FDRE                                         r  TdmClock_inst/f_count_reg[16]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X47Y13         FDRE (Hold_fdre_C_D)         0.105     1.548    TdmClock_inst/f_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.560     1.443    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y14         FDRE                                         r  TdmClock_inst/f_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  TdmClock_inst/f_count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.704    TdmClock_inst/f_count_reg_n_0_[20]
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  TdmClock_inst/f_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    TdmClock_inst/f_count_reg[20]_i_1_n_4
    SLICE_X47Y14         FDRE                                         r  TdmClock_inst/f_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.829     1.956    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X47Y14         FDRE                                         r  TdmClock_inst/f_count_reg[20]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X47Y14         FDRE (Hold_fdre_C_D)         0.105     1.548    TdmClock_inst/f_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 stateMachineClock_inst/f_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  stateMachineClock_inst/f_count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.762    stateMachineClock_inst/f_count[15]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  stateMachineClock_inst/f_count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.872    stateMachineClock_inst/data0[15]
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.985    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  stateMachineClock_inst/f_count_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.134     1.606    stateMachineClock_inst/f_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 stateMachineClock_inst/f_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.470    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  stateMachineClock_inst/f_count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.760    stateMachineClock_inst/f_count[23]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  stateMachineClock_inst/f_count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.870    stateMachineClock_inst/data0[23]
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.983    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  stateMachineClock_inst/f_count_reg[23]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134     1.604    stateMachineClock_inst/f_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   TdmClock_inst/f_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y10   TdmClock_inst/f_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y12   TdmClock_inst/f_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y12   TdmClock_inst/f_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y12   TdmClock_inst/f_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y13   TdmClock_inst/f_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y13   TdmClock_inst/f_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y13   TdmClock_inst/f_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y13   TdmClock_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   TdmClock_inst/f_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   TdmClock_inst/f_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y10   TdmClock_inst/f_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y10   TdmClock_inst/f_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y12   TdmClock_inst/f_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y12   TdmClock_inst/f_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y12   TdmClock_inst/f_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y12   TdmClock_inst/f_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y12   TdmClock_inst/f_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y12   TdmClock_inst/f_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   TdmClock_inst/f_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   TdmClock_inst/f_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y10   TdmClock_inst/f_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y10   TdmClock_inst/f_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y12   TdmClock_inst/f_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y12   TdmClock_inst/f_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y12   TdmClock_inst/f_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y12   TdmClock_inst/f_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y12   TdmClock_inst/f_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y12   TdmClock_inst/f_count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w_bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.942ns  (logic 10.474ns (38.878%)  route 16.468ns (61.122%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         LDCE                         0.000     0.000 r  w_bin_reg[0]/G
    SLICE_X38Y22         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  w_bin_reg[0]/Q
                         net (fo=122, routed)         2.539     3.164    SSD_inst/Q[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.124     3.288 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          0.610     3.898    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X42Y19         LUT3 (Prop_lut3_I1_O)        0.124     4.022 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          2.969     6.992    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X46Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.116 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     7.116    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.649 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.649    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.964 r  SSD_inst/seg_OBUF[6]_inst_i_335/O[3]
                         net (fo=2, routed)           0.795     8.759    SSD_inst/seg_OBUF[6]_inst_i_335_n_4
    SLICE_X45Y14         LUT2 (Prop_lut2_I0_O)        0.333     9.092 r  SSD_inst/seg_OBUF[6]_inst_i_245/O
                         net (fo=2, routed)           0.645     9.737    SSD_inst/seg_OBUF[6]_inst_i_245_n_0
    SLICE_X45Y15         LUT4 (Prop_lut4_I3_O)        0.332    10.069 r  SSD_inst/seg_OBUF[6]_inst_i_249/O
                         net (fo=1, routed)           0.000    10.069    SSD_inst/seg_OBUF[6]_inst_i_249_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.601 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.601    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.715 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    10.715    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.829 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.829    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.943    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.057    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.171    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.285 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    11.285    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.598 f  SSD_inst/seg_OBUF[6]_inst_i_208/O[3]
                         net (fo=6, routed)           0.851    12.449    SSD_inst/seg_OBUF[6]_inst_i_208_n_4
    SLICE_X46Y22         LUT3 (Prop_lut3_I1_O)        0.338    12.787 r  SSD_inst/seg_OBUF[6]_inst_i_130/O
                         net (fo=2, routed)           1.062    13.850    SSD_inst/seg_OBUF[6]_inst_i_130_n_0
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.355    14.205 r  SSD_inst/seg_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           0.000    14.205    SSD_inst/seg_OBUF[6]_inst_i_134_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.718 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.718    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.957 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[2]
                         net (fo=3, routed)           1.219    16.175    SSD_inst/seg_OBUF[6]_inst_i_43_n_5
    SLICE_X47Y25         LUT2 (Prop_lut2_I0_O)        0.301    16.476 r  SSD_inst/seg_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000    16.476    SSD_inst/seg_OBUF[6]_inst_i_50_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.533    18.559    TDM_inst/CO[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124    18.683 r  TDM_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.579    19.262    TDM_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.386 r  TDM_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.179    20.565    SSD_inst/w_disp_digit[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I0_O)        0.152    20.717 r  SSD_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.486    23.203    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    26.942 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    26.942    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.697ns  (logic 10.457ns (39.169%)  route 16.240ns (60.831%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         LDCE                         0.000     0.000 r  w_bin_reg[0]/G
    SLICE_X38Y22         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  w_bin_reg[0]/Q
                         net (fo=122, routed)         2.539     3.164    SSD_inst/Q[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.124     3.288 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          0.610     3.898    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X42Y19         LUT3 (Prop_lut3_I1_O)        0.124     4.022 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          2.969     6.992    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X46Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.116 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     7.116    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.649 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.649    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.964 r  SSD_inst/seg_OBUF[6]_inst_i_335/O[3]
                         net (fo=2, routed)           0.795     8.759    SSD_inst/seg_OBUF[6]_inst_i_335_n_4
    SLICE_X45Y14         LUT2 (Prop_lut2_I0_O)        0.333     9.092 r  SSD_inst/seg_OBUF[6]_inst_i_245/O
                         net (fo=2, routed)           0.645     9.737    SSD_inst/seg_OBUF[6]_inst_i_245_n_0
    SLICE_X45Y15         LUT4 (Prop_lut4_I3_O)        0.332    10.069 r  SSD_inst/seg_OBUF[6]_inst_i_249/O
                         net (fo=1, routed)           0.000    10.069    SSD_inst/seg_OBUF[6]_inst_i_249_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.601 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.601    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.715 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    10.715    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.829 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.829    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.943    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.057    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.171    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.285 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    11.285    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.598 f  SSD_inst/seg_OBUF[6]_inst_i_208/O[3]
                         net (fo=6, routed)           0.851    12.449    SSD_inst/seg_OBUF[6]_inst_i_208_n_4
    SLICE_X46Y22         LUT3 (Prop_lut3_I1_O)        0.338    12.787 r  SSD_inst/seg_OBUF[6]_inst_i_130/O
                         net (fo=2, routed)           1.062    13.850    SSD_inst/seg_OBUF[6]_inst_i_130_n_0
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.355    14.205 r  SSD_inst/seg_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           0.000    14.205    SSD_inst/seg_OBUF[6]_inst_i_134_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.718 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.718    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.957 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[2]
                         net (fo=3, routed)           1.219    16.175    SSD_inst/seg_OBUF[6]_inst_i_43_n_5
    SLICE_X47Y25         LUT2 (Prop_lut2_I0_O)        0.301    16.476 r  SSD_inst/seg_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000    16.476    SSD_inst/seg_OBUF[6]_inst_i_50_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.533    18.559    TDM_inst/CO[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124    18.683 r  TDM_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.579    19.262    TDM_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.386 r  TDM_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.177    20.563    SSD_inst/w_disp_digit[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I0_O)        0.152    20.715 r  SSD_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.260    22.975    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    26.697 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.697    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.501ns  (logic 10.218ns (38.555%)  route 16.284ns (61.444%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         LDCE                         0.000     0.000 r  w_bin_reg[0]/G
    SLICE_X38Y22         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  w_bin_reg[0]/Q
                         net (fo=122, routed)         2.539     3.164    SSD_inst/Q[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.124     3.288 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          0.610     3.898    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X42Y19         LUT3 (Prop_lut3_I1_O)        0.124     4.022 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          2.969     6.992    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X46Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.116 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     7.116    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.649 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.649    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.964 r  SSD_inst/seg_OBUF[6]_inst_i_335/O[3]
                         net (fo=2, routed)           0.795     8.759    SSD_inst/seg_OBUF[6]_inst_i_335_n_4
    SLICE_X45Y14         LUT2 (Prop_lut2_I0_O)        0.333     9.092 r  SSD_inst/seg_OBUF[6]_inst_i_245/O
                         net (fo=2, routed)           0.645     9.737    SSD_inst/seg_OBUF[6]_inst_i_245_n_0
    SLICE_X45Y15         LUT4 (Prop_lut4_I3_O)        0.332    10.069 r  SSD_inst/seg_OBUF[6]_inst_i_249/O
                         net (fo=1, routed)           0.000    10.069    SSD_inst/seg_OBUF[6]_inst_i_249_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.601 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.601    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.715 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    10.715    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.829 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.829    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.943    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.057    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.171    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.285 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    11.285    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.598 f  SSD_inst/seg_OBUF[6]_inst_i_208/O[3]
                         net (fo=6, routed)           0.851    12.449    SSD_inst/seg_OBUF[6]_inst_i_208_n_4
    SLICE_X46Y22         LUT3 (Prop_lut3_I1_O)        0.338    12.787 r  SSD_inst/seg_OBUF[6]_inst_i_130/O
                         net (fo=2, routed)           1.062    13.850    SSD_inst/seg_OBUF[6]_inst_i_130_n_0
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.355    14.205 r  SSD_inst/seg_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           0.000    14.205    SSD_inst/seg_OBUF[6]_inst_i_134_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.718 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.718    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.957 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[2]
                         net (fo=3, routed)           1.219    16.175    SSD_inst/seg_OBUF[6]_inst_i_43_n_5
    SLICE_X47Y25         LUT2 (Prop_lut2_I0_O)        0.301    16.476 r  SSD_inst/seg_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000    16.476    SSD_inst/seg_OBUF[6]_inst_i_50_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.533    18.559    TDM_inst/CO[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124    18.683 r  TDM_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.579    19.262    TDM_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.386 r  TDM_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.177    20.563    SSD_inst/w_disp_digit[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I0_O)        0.124    20.687 r  SSD_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.304    22.991    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    26.501 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.501    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.394ns  (logic 10.242ns (38.805%)  route 16.152ns (61.195%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         LDCE                         0.000     0.000 r  w_bin_reg[0]/G
    SLICE_X38Y22         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  w_bin_reg[0]/Q
                         net (fo=122, routed)         2.539     3.164    SSD_inst/Q[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.124     3.288 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          0.610     3.898    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X42Y19         LUT3 (Prop_lut3_I1_O)        0.124     4.022 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          2.969     6.992    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X46Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.116 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     7.116    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.649 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.649    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.964 r  SSD_inst/seg_OBUF[6]_inst_i_335/O[3]
                         net (fo=2, routed)           0.795     8.759    SSD_inst/seg_OBUF[6]_inst_i_335_n_4
    SLICE_X45Y14         LUT2 (Prop_lut2_I0_O)        0.333     9.092 r  SSD_inst/seg_OBUF[6]_inst_i_245/O
                         net (fo=2, routed)           0.645     9.737    SSD_inst/seg_OBUF[6]_inst_i_245_n_0
    SLICE_X45Y15         LUT4 (Prop_lut4_I3_O)        0.332    10.069 r  SSD_inst/seg_OBUF[6]_inst_i_249/O
                         net (fo=1, routed)           0.000    10.069    SSD_inst/seg_OBUF[6]_inst_i_249_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.601 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.601    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.715 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    10.715    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.829 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.829    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.943    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.057    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.171    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.285 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    11.285    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.598 f  SSD_inst/seg_OBUF[6]_inst_i_208/O[3]
                         net (fo=6, routed)           0.851    12.449    SSD_inst/seg_OBUF[6]_inst_i_208_n_4
    SLICE_X46Y22         LUT3 (Prop_lut3_I1_O)        0.338    12.787 r  SSD_inst/seg_OBUF[6]_inst_i_130/O
                         net (fo=2, routed)           1.062    13.850    SSD_inst/seg_OBUF[6]_inst_i_130_n_0
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.355    14.205 r  SSD_inst/seg_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           0.000    14.205    SSD_inst/seg_OBUF[6]_inst_i_134_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.718 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.718    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.957 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[2]
                         net (fo=3, routed)           1.219    16.175    SSD_inst/seg_OBUF[6]_inst_i_43_n_5
    SLICE_X47Y25         LUT2 (Prop_lut2_I0_O)        0.301    16.476 r  SSD_inst/seg_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000    16.476    SSD_inst/seg_OBUF[6]_inst_i_50_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.533    18.559    TDM_inst/CO[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124    18.683 r  TDM_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.579    19.262    TDM_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.386 r  TDM_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.179    20.565    SSD_inst/w_disp_digit[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I0_O)        0.124    20.689 r  SSD_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.170    22.859    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    26.394 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.394    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.225ns  (logic 10.211ns (38.938%)  route 16.013ns (61.062%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         LDCE                         0.000     0.000 r  w_bin_reg[0]/G
    SLICE_X38Y22         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  w_bin_reg[0]/Q
                         net (fo=122, routed)         2.539     3.164    SSD_inst/Q[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.124     3.288 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          0.610     3.898    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X42Y19         LUT3 (Prop_lut3_I1_O)        0.124     4.022 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          2.969     6.992    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X46Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.116 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     7.116    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.649 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.649    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.964 r  SSD_inst/seg_OBUF[6]_inst_i_335/O[3]
                         net (fo=2, routed)           0.795     8.759    SSD_inst/seg_OBUF[6]_inst_i_335_n_4
    SLICE_X45Y14         LUT2 (Prop_lut2_I0_O)        0.333     9.092 r  SSD_inst/seg_OBUF[6]_inst_i_245/O
                         net (fo=2, routed)           0.645     9.737    SSD_inst/seg_OBUF[6]_inst_i_245_n_0
    SLICE_X45Y15         LUT4 (Prop_lut4_I3_O)        0.332    10.069 r  SSD_inst/seg_OBUF[6]_inst_i_249/O
                         net (fo=1, routed)           0.000    10.069    SSD_inst/seg_OBUF[6]_inst_i_249_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.601 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.601    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.715 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    10.715    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.829 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.829    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.943    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.057    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.171    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.285 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    11.285    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.598 f  SSD_inst/seg_OBUF[6]_inst_i_208/O[3]
                         net (fo=6, routed)           0.851    12.449    SSD_inst/seg_OBUF[6]_inst_i_208_n_4
    SLICE_X46Y22         LUT3 (Prop_lut3_I1_O)        0.338    12.787 r  SSD_inst/seg_OBUF[6]_inst_i_130/O
                         net (fo=2, routed)           1.062    13.850    SSD_inst/seg_OBUF[6]_inst_i_130_n_0
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.355    14.205 r  SSD_inst/seg_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           0.000    14.205    SSD_inst/seg_OBUF[6]_inst_i_134_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.718 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.718    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.957 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[2]
                         net (fo=3, routed)           1.219    16.175    SSD_inst/seg_OBUF[6]_inst_i_43_n_5
    SLICE_X47Y25         LUT2 (Prop_lut2_I0_O)        0.301    16.476 r  SSD_inst/seg_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000    16.476    SSD_inst/seg_OBUF[6]_inst_i_50_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.533    18.559    TDM_inst/CO[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124    18.683 r  TDM_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.579    19.262    TDM_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I0_O)        0.124    19.386 r  TDM_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.967    20.353    SSD_inst/w_disp_digit[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I0_O)        0.124    20.477 r  SSD_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.243    22.720    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    26.225 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.225    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.996ns  (logic 10.471ns (40.278%)  route 15.525ns (59.722%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         LDCE                         0.000     0.000 r  w_bin_reg[0]/G
    SLICE_X38Y22         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  w_bin_reg[0]/Q
                         net (fo=122, routed)         2.539     3.164    SSD_inst/Q[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.124     3.288 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          0.610     3.898    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X42Y19         LUT3 (Prop_lut3_I1_O)        0.124     4.022 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          2.969     6.992    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X46Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.116 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     7.116    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.649 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.649    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.964 r  SSD_inst/seg_OBUF[6]_inst_i_335/O[3]
                         net (fo=2, routed)           0.795     8.759    SSD_inst/seg_OBUF[6]_inst_i_335_n_4
    SLICE_X45Y14         LUT2 (Prop_lut2_I0_O)        0.333     9.092 r  SSD_inst/seg_OBUF[6]_inst_i_245/O
                         net (fo=2, routed)           0.645     9.737    SSD_inst/seg_OBUF[6]_inst_i_245_n_0
    SLICE_X45Y15         LUT4 (Prop_lut4_I3_O)        0.332    10.069 r  SSD_inst/seg_OBUF[6]_inst_i_249/O
                         net (fo=1, routed)           0.000    10.069    SSD_inst/seg_OBUF[6]_inst_i_249_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.601 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.601    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.715 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    10.715    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.829 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.829    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.943    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.057    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.171    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.285 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    11.285    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.598 f  SSD_inst/seg_OBUF[6]_inst_i_208/O[3]
                         net (fo=6, routed)           0.851    12.449    SSD_inst/seg_OBUF[6]_inst_i_208_n_4
    SLICE_X46Y22         LUT3 (Prop_lut3_I1_O)        0.338    12.787 r  SSD_inst/seg_OBUF[6]_inst_i_130/O
                         net (fo=2, routed)           1.062    13.850    SSD_inst/seg_OBUF[6]_inst_i_130_n_0
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.355    14.205 r  SSD_inst/seg_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           0.000    14.205    SSD_inst/seg_OBUF[6]_inst_i_134_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.718 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.718    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.957 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[2]
                         net (fo=3, routed)           1.219    16.175    SSD_inst/seg_OBUF[6]_inst_i_43_n_5
    SLICE_X47Y25         LUT2 (Prop_lut2_I0_O)        0.301    16.476 r  SSD_inst/seg_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000    16.476    SSD_inst/seg_OBUF[6]_inst_i_50_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.688    18.715    TDM_inst/CO[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124    18.839 r  TDM_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.311    19.150    TDM_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.274 r  TDM_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.717    19.991    SSD_inst/w_disp_digit[2]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.150    20.141 r  SSD_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.117    22.258    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    25.996 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.996    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.905ns  (logic 10.236ns (39.514%)  route 15.669ns (60.486%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=3 LUT3=2 LUT4=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         LDCE                         0.000     0.000 r  w_bin_reg[0]/G
    SLICE_X38Y22         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  w_bin_reg[0]/Q
                         net (fo=122, routed)         2.539     3.164    SSD_inst/Q[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I2_O)        0.124     3.288 r  SSD_inst/seg_OBUF[6]_inst_i_89/O
                         net (fo=17, routed)          0.610     3.898    SSD_inst/seg_OBUF[6]_inst_i_89_n_0
    SLICE_X42Y19         LUT3 (Prop_lut3_I1_O)        0.124     4.022 r  SSD_inst/seg_OBUF[6]_inst_i_93/O
                         net (fo=42, routed)          2.969     6.992    SSD_inst/twoscomp_inst/p_0_in[6]
    SLICE_X46Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.116 r  SSD_inst/seg_OBUF[6]_inst_i_440/O
                         net (fo=1, routed)           0.000     7.116    SSD_inst/seg_OBUF[6]_inst_i_440_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.649 r  SSD_inst/seg_OBUF[6]_inst_i_394/CO[3]
                         net (fo=1, routed)           0.000     7.649    SSD_inst/seg_OBUF[6]_inst_i_394_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.964 r  SSD_inst/seg_OBUF[6]_inst_i_335/O[3]
                         net (fo=2, routed)           0.795     8.759    SSD_inst/seg_OBUF[6]_inst_i_335_n_4
    SLICE_X45Y14         LUT2 (Prop_lut2_I0_O)        0.333     9.092 r  SSD_inst/seg_OBUF[6]_inst_i_245/O
                         net (fo=2, routed)           0.645     9.737    SSD_inst/seg_OBUF[6]_inst_i_245_n_0
    SLICE_X45Y15         LUT4 (Prop_lut4_I3_O)        0.332    10.069 r  SSD_inst/seg_OBUF[6]_inst_i_249/O
                         net (fo=1, routed)           0.000    10.069    SSD_inst/seg_OBUF[6]_inst_i_249_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.601 r  SSD_inst/seg_OBUF[6]_inst_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.601    SSD_inst/seg_OBUF[6]_inst_i_163_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.715 r  SSD_inst/seg_OBUF[6]_inst_i_104/CO[3]
                         net (fo=1, routed)           0.000    10.715    SSD_inst/seg_OBUF[6]_inst_i_104_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.829 r  SSD_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    10.829    SSD_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.943 r  SSD_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.943    SSD_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.057 r  SSD_inst/seg_OBUF[6]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.057    SSD_inst/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.171 r  SSD_inst/seg_OBUF[6]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.171    SSD_inst/seg_OBUF[6]_inst_i_355_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.285 r  SSD_inst/seg_OBUF[6]_inst_i_283/CO[3]
                         net (fo=1, routed)           0.000    11.285    SSD_inst/seg_OBUF[6]_inst_i_283_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.598 f  SSD_inst/seg_OBUF[6]_inst_i_208/O[3]
                         net (fo=6, routed)           0.851    12.449    SSD_inst/seg_OBUF[6]_inst_i_208_n_4
    SLICE_X46Y22         LUT3 (Prop_lut3_I1_O)        0.338    12.787 r  SSD_inst/seg_OBUF[6]_inst_i_130/O
                         net (fo=2, routed)           1.062    13.850    SSD_inst/seg_OBUF[6]_inst_i_130_n_0
    SLICE_X46Y23         LUT4 (Prop_lut4_I3_O)        0.355    14.205 r  SSD_inst/seg_OBUF[6]_inst_i_134/O
                         net (fo=1, routed)           0.000    14.205    SSD_inst/seg_OBUF[6]_inst_i_134_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.718 r  SSD_inst/seg_OBUF[6]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.718    SSD_inst/seg_OBUF[6]_inst_i_73_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.957 r  SSD_inst/seg_OBUF[6]_inst_i_43/O[2]
                         net (fo=3, routed)           1.219    16.175    SSD_inst/seg_OBUF[6]_inst_i_43_n_5
    SLICE_X47Y25         LUT2 (Prop_lut2_I0_O)        0.301    16.476 r  SSD_inst/seg_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           0.000    16.476    SSD_inst/seg_OBUF[6]_inst_i_50_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.026 r  SSD_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.688    18.715    TDM_inst/CO[0]
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.124    18.839 r  TDM_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.311    19.150    TDM_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.274 r  TDM_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.717    19.991    SSD_inst/w_disp_digit[2]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.124    20.115 r  SSD_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.261    22.376    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    25.905 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.905    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.101ns  (logic 4.095ns (40.546%)  route 6.005ns (59.454%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  f_state_reg[2]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  f_state_reg[2]/Q
                         net (fo=9, routed)           2.354     2.810    led_OBUF[1]
    SLICE_X38Y23         LUT4 (Prop_lut4_I3_O)        0.124     2.934 r  led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.651     6.585    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    10.101 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.101    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.573ns  (logic 4.083ns (42.649%)  route 5.490ns (57.351%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  f_state_reg[2]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  f_state_reg[2]/Q
                         net (fo=9, routed)           3.121     3.577    TDM_inst/Q[2]
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.701 r  TDM_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.369     6.070    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     9.573 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.573    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.547ns  (logic 4.090ns (42.843%)  route 5.457ns (57.157%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  f_state_reg[2]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  f_state_reg[2]/Q
                         net (fo=9, routed)           3.156     3.612    TDM_inst/Q[2]
    SLICE_X50Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.736 r  TDM_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.301     6.037    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     9.547 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.547    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 f_registerA_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            w_bin_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.206ns (70.282%)  route 0.087ns (29.718%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  f_registerA_reg[0]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  f_registerA_reg[0]/Q
                         net (fo=1, routed)           0.087     0.245    f_registerA[0]
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.048     0.293 r  w_bin_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.293    w_bin__0[0]
    SLICE_X38Y22         LDCE                                         r  w_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_registerA_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            w_bin_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.203ns (59.339%)  route 0.139ns (40.661%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         LDCE                         0.000     0.000 r  f_registerA_reg[2]/G
    SLICE_X39Y22         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  f_registerA_reg[2]/Q
                         net (fo=1, routed)           0.139     0.297    f_registerA[2]
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.342 r  w_bin_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.342    w_bin__0[2]
    SLICE_X38Y22         LDCE                                         r  w_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_state_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            f_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.498%)  route 0.207ns (59.502%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE                         0.000     0.000 r  f_state_reg[3]/C
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  f_state_reg[3]/Q
                         net (fo=9, routed)           0.207     0.348    led_OBUF[0]
    SLICE_X0Y18          FDCE                                         r  f_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            f_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.349%)  route 0.208ns (59.651%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  f_state_reg[1]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  f_state_reg[1]/Q
                         net (fo=18, routed)          0.208     0.349    led_OBUF[2]
    SLICE_X0Y18          FDCE                                         r  f_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_registerA_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            w_bin_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.203ns (52.209%)  route 0.186ns (47.791%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         LDCE                         0.000     0.000 r  f_registerA_reg[6]/G
    SLICE_X36Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  f_registerA_reg[6]/Q
                         net (fo=1, routed)           0.086     0.244    f_registerA[6]
    SLICE_X37Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.289 r  w_bin_reg[6]_i_1/O
                         net (fo=1, routed)           0.100     0.389    w_bin__0[6]
    SLICE_X38Y23         LDCE                                         r  w_bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDM_inst/f_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TDM_inst/f_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.207ns (49.690%)  route 0.210ns (50.310%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE                         0.000     0.000 r  TDM_inst/f_sel_reg[1]/C
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  TDM_inst/f_sel_reg[1]/Q
                         net (fo=14, routed)          0.210     0.374    TDM_inst/f_sel[1]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.043     0.417 r  TDM_inst/f_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.417    TDM_inst/plusOp[1]
    SLICE_X50Y21         FDRE                                         r  TDM_inst/f_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDM_inst/f_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TDM_inst/f_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.209ns (49.686%)  route 0.212ns (50.314%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE                         0.000     0.000 r  TDM_inst/f_sel_reg[0]/C
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  TDM_inst/f_sel_reg[0]/Q
                         net (fo=15, routed)          0.212     0.376    TDM_inst/f_sel[0]
    SLICE_X50Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.421 r  TDM_inst/f_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.421    TDM_inst/plusOp[0]
    SLICE_X50Y22         FDRE                                         r  TDM_inst/f_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_registerB_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            w_bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.269ns (59.015%)  route 0.187ns (40.985%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         LDCE                         0.000     0.000 r  f_registerB_reg[5]/G
    SLICE_X36Y23         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  f_registerB_reg[5]/Q
                         net (fo=1, routed)           0.086     0.310    f_registerB[5]
    SLICE_X37Y23         LUT4 (Prop_lut4_I2_O)        0.045     0.355 r  w_bin_reg[5]_i_1/O
                         net (fo=1, routed)           0.101     0.456    w_bin__0[5]
    SLICE_X38Y23         LDCE                                         r  w_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_registerA_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            w_bin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.223ns (47.007%)  route 0.251ns (52.993%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         LDCE                         0.000     0.000 r  f_registerA_reg[1]/G
    SLICE_X30Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  f_registerA_reg[1]/Q
                         net (fo=1, routed)           0.082     0.260    f_registerA[1]
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.305 r  w_bin_reg[1]_i_1/O
                         net (fo=1, routed)           0.169     0.474    w_bin__0[1]
    SLICE_X38Y23         LDCE                                         r  w_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_registerA_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            w_bin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.223ns (46.833%)  route 0.253ns (53.167%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         LDCE                         0.000     0.000 r  f_registerA_reg[3]/G
    SLICE_X30Y23         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  f_registerA_reg[3]/Q
                         net (fo=1, routed)           0.082     0.260    f_registerA[3]
    SLICE_X31Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.305 r  w_bin_reg[3]_i_1/O
                         net (fo=1, routed)           0.171     0.476    w_bin__0[3]
    SLICE_X38Y22         LDCE                                         r  w_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------





