<stg><name>Self_attention</name>


<trans_list>

<trans id="108" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="8" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="11" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="18" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v346, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v345, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v344, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="64">
<![CDATA[
entry:4 %acc_outp2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp2_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="64">
<![CDATA[
entry:5 %acc_outp2_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp2_V_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="64">
<![CDATA[
entry:6 %acc_outp2_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp2_V_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="64">
<![CDATA[
entry:7 %acc_outp2_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp2_V_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %inp_sumRow = alloca i64 1

]]></Node>
<StgValue><ssdm name="inp_sumRow"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="64">
<![CDATA[
entry:9 %acc_outp1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp1_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="64">
<![CDATA[
entry:10 %acc_outp1_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp1_V_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="64">
<![CDATA[
entry:11 %acc_outp1_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp1_V_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="64">
<![CDATA[
entry:12 %acc_outp1_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_outp1_V_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="64">
<![CDATA[
entry:13 %Q_h = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_h"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="64">
<![CDATA[
entry:14 %Q_h_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_h_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="64">
<![CDATA[
entry:15 %Q_h_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_h_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="64">
<![CDATA[
entry:16 %Q_h_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_h_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="64">
<![CDATA[
entry:17 %K_h = alloca i64 1

]]></Node>
<StgValue><ssdm name="K_h"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="64">
<![CDATA[
entry:18 %K_h_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="K_h_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="64">
<![CDATA[
entry:19 %K_h_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="K_h_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="64">
<![CDATA[
entry:20 %K_h_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="K_h_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="64">
<![CDATA[
entry:21 %V_h = alloca i64 1

]]></Node>
<StgValue><ssdm name="V_h"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="64">
<![CDATA[
entry:22 %V_h_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="V_h_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="64">
<![CDATA[
entry:23 %V_h_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="V_h_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="64">
<![CDATA[
entry:24 %V_h_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="V_h_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %v123 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v123"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %v123_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v123_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %v123_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v123_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %v123_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v123_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="64">
<![CDATA[
entry:29 %v124 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v124"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="64">
<![CDATA[
entry:30 %v124_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v124_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="64">
<![CDATA[
entry:31 %v124_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v124_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="64">
<![CDATA[
entry:32 %v124_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v124_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="64">
<![CDATA[
entry:33 %v125 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v125"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="64">
<![CDATA[
entry:34 %v125_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v125_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="64">
<![CDATA[
entry:35 %v125_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v125_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="64">
<![CDATA[
entry:36 %v125_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v125_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:37 %store_ln209 = store i4 0, i4 %h

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
entry:38 %br_ln209 = br void %l_mh_separate_i_s

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
l_mh_separate_i_s:0 %h_1 = load i4 %h

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_mh_separate_i_s:1 %icmp_ln209 = icmp_eq  i4 %h_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_mh_separate_i_s:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_mh_separate_i_s:3 %add_ln209 = add i4 %h_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_mh_separate_i_s:4 %br_ln209 = br i1 %icmp_ln209, void %l_mh_separate_i_s.split, void %for.end71

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_mh_separate_i_s.split:1 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="10" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8">
<![CDATA[
l_mh_separate_i_s.split:2 %call_ln209 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i8 %v109_0, i8 %v109_1, i8 %v109_2, i8 %v109_3, i8 %v109_4, i8 %v109_5, i8 %v109_6, i8 %v109_7, i8 %v109_8, i8 %v109_9, i8 %v109_10, i8 %v109_11, i8 %V_h, i8 %V_h_1, i8 %V_h_2, i8 %V_h_3, i8 %Q_h, i8 %Q_h_1, i8 %Q_h_2, i8 %Q_h_3, i8 %K_h, i8 %K_h_1, i8 %K_h_2, i8 %K_h_3, i10 %tmp, i8 %v107_0, i8 %v107_1, i8 %v107_2, i8 %v107_3, i8 %v107_4, i8 %v107_5, i8 %v107_6, i8 %v107_7, i8 %v107_8, i8 %v107_9, i8 %v107_10, i8 %v107_11, i8 %v108_0, i8 %v108_1, i8 %v108_2, i8 %v108_3, i8 %v108_4, i8 %v108_5, i8 %v108_6, i8 %v108_7, i8 %v108_8, i8 %v108_9, i8 %v108_10, i8 %v108_11

]]></Node>
<StgValue><ssdm name="call_ln209"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24">
<![CDATA[
l_mh_separate_i_s.split:3 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
l_mh_separate_i_s.split:6 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_125_1, i32 %inp_sumRow

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0">
<![CDATA[
for.end71:0 %ret_ln238 = ret

]]></Node>
<StgValue><ssdm name="ret_ln238"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="10" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8">
<![CDATA[
l_mh_separate_i_s.split:2 %call_ln209 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i8 %v109_0, i8 %v109_1, i8 %v109_2, i8 %v109_3, i8 %v109_4, i8 %v109_5, i8 %v109_6, i8 %v109_7, i8 %v109_8, i8 %v109_9, i8 %v109_10, i8 %v109_11, i8 %V_h, i8 %V_h_1, i8 %V_h_2, i8 %V_h_3, i8 %Q_h, i8 %Q_h_1, i8 %Q_h_2, i8 %Q_h_3, i8 %K_h, i8 %K_h_1, i8 %K_h_2, i8 %K_h_3, i10 %tmp, i8 %v107_0, i8 %v107_1, i8 %v107_2, i8 %v107_3, i8 %v107_4, i8 %v107_5, i8 %v107_6, i8 %v107_7, i8 %v107_8, i8 %v107_9, i8 %v107_10, i8 %v107_11, i8 %v108_0, i8 %v108_1, i8 %v108_2, i8 %v108_3, i8 %v108_4, i8 %v108_5, i8 %v108_6, i8 %v108_7, i8 %v108_8, i8 %v108_9, i8 %v108_10, i8 %v108_11

]]></Node>
<StgValue><ssdm name="call_ln209"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24">
<![CDATA[
l_mh_separate_i_s.split:3 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_93_1_VITIS_LOOP_94_2, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
l_mh_separate_i_s.split:6 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_125_1, i32 %inp_sumRow

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
l_mh_separate_i_s.split:4 %call_ln100 = call void @gemm_systolic_array_attn, i8 %Q_h, i8 %Q_h_1, i8 %Q_h_2, i8 %Q_h_3, i8 %K_h, i8 %K_h_1, i8 %K_h_2, i8 %K_h_3, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
l_mh_separate_i_s.split:4 %call_ln100 = call void @gemm_systolic_array_attn, i8 %Q_h, i8 %Q_h_1, i8 %Q_h_2, i8 %Q_h_3, i8 %K_h, i8 %K_h_1, i8 %K_h_2, i8 %K_h_3, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
l_mh_separate_i_s.split:5 %call_ln0 = call void @Self_attention_Pipeline_l_norm_i5_l_j5, i32 %v344, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_mh_separate_i_s.split:0 %specloopname_ln210 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln210"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
l_mh_separate_i_s.split:5 %call_ln0 = call void @Self_attention_Pipeline_l_norm_i5_l_j5, i32 %v344, i24 %acc_outp1_V, i24 %acc_outp1_V_1, i24 %acc_outp1_V_2, i24 %acc_outp1_V_3, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
l_mh_separate_i_s.split:7 %br_ln129 = br void %l_j6.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
l_j6.i:0 %i6 = phi i4 %add_ln129, void %l_j6.i.split, i4 0, void %l_mh_separate_i_s.split

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j6.i:1 %icmp_ln129 = icmp_eq  i4 %i6, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j6.i:2 %empty_2294 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty_2294"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j6.i:3 %add_ln129 = add i4 %i6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_j6.i:4 %br_ln129 = br i1 %icmp_ln129, void %l_j6.i.split, void %for.inc51.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="4">
<![CDATA[
l_j6.i.split:0 %zext_ln129 = zext i4 %i6

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j6.i.split:3 %inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="inp_sumRow_addr"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
l_j6.i.split:4 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc51.i.preheader:0 %call_ln0 = call void @Self_attention_Pipeline_l_update_i7_l_j7, i32 %inp_sumRow, i32 %v345, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3, i8 %v124, i8 %v124_1, i8 %v124_2, i8 %v124_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24">
<![CDATA[
for.inc51.i.preheader:1 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc51.i.preheader:5 %store_ln209 = store i4 %add_ln209, i4 %h

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="88" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
l_j6.i.split:4 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="4">
<![CDATA[
l_j6.i.split:1 %trunc_ln129 = trunc i4 %i6

]]></Node>
<StgValue><ssdm name="trunc_ln129"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_j6.i.split:5 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i6, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
l_j6.i.split:6 %tmp_29 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_j6.i.split:7 %tmp_30 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_s, i2 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="4">
<![CDATA[
l_j6.i.split:8 %zext_ln132 = zext i4 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
l_j6.i.split:9 %sub_ln132 = sub i6 %tmp_29, i6 %zext_ln132

]]></Node>
<StgValue><ssdm name="sub_ln132"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="6" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="2" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
l_j6.i.split:10 %call_ln136 = call void @Self_attention_Pipeline_l_j6, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i6, i6 %sub_ln132, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3, i2 %trunc_ln129

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j6.i.split:2 %specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="6" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="2" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
l_j6.i.split:10 %call_ln136 = call void @Self_attention_Pipeline_l_j6, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i6, i6 %sub_ln132, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3, i2 %trunc_ln129

]]></Node>
<StgValue><ssdm name="call_ln136"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
l_j6.i.split:11 %br_ln129 = br void %l_j6.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="99" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc51.i.preheader:0 %call_ln0 = call void @Self_attention_Pipeline_l_update_i7_l_j7, i32 %inp_sumRow, i32 %v345, i32 %v123, i32 %v123_1, i32 %v123_2, i32 %v123_3, i8 %v124, i8 %v124_1, i8 %v124_2, i8 %v124_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24">
<![CDATA[
for.inc51.i.preheader:1 %call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_171_2, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="101" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc51.i.preheader:2 %call_ln177 = call void @gemm_systolic_array_cont, i8 %v124, i8 %v124_1, i8 %v124_2, i8 %v124_3, i8 %V_h, i8 %V_h_1, i8 %V_h_2, i8 %V_h_3, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3

]]></Node>
<StgValue><ssdm name="call_ln177"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="102" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.inc51.i.preheader:2 %call_ln177 = call void @gemm_systolic_array_cont, i8 %v124, i8 %v124_1, i8 %v124_2, i8 %v124_3, i8 %V_h, i8 %V_h_1, i8 %V_h_2, i8 %V_h_3, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3

]]></Node>
<StgValue><ssdm name="call_ln177"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="103" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc51.i.preheader:3 %call_ln0 = call void @Self_attention_Pipeline_l_scale_outp_i9_l_j9, i32 %v346, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3, i8 %v125, i8 %v125_1, i8 %v125_2, i8 %v125_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="104" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc51.i.preheader:3 %call_ln0 = call void @Self_attention_Pipeline_l_scale_outp_i9_l_j9, i32 %v346, i24 %acc_outp2_V, i24 %acc_outp2_V_1, i24 %acc_outp2_V_2, i24 %acc_outp2_V_3, i8 %v125, i8 %v125_1, i8 %v125_2, i8 %v125_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="105" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="10" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc51.i.preheader:4 %call_ln209 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i8 %v125, i8 %v125_1, i8 %v125_2, i8 %v125_3, i10 %tmp, i8 %v113_0, i8 %v113_1, i8 %v113_2, i8 %v113_3, i8 %v113_4, i8 %v113_5, i8 %v113_6, i8 %v113_7, i8 %v113_8, i8 %v113_9, i8 %v113_10, i8 %v113_11

]]></Node>
<StgValue><ssdm name="call_ln209"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="106" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="10" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc51.i.preheader:4 %call_ln209 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i8 %v125, i8 %v125_1, i8 %v125_2, i8 %v125_3, i10 %tmp, i8 %v113_0, i8 %v113_1, i8 %v113_2, i8 %v113_3, i8 %v113_4, i8 %v113_5, i8 %v113_6, i8 %v113_7, i8 %v113_8, i8 %v113_9, i8 %v113_10, i8 %v113_11

]]></Node>
<StgValue><ssdm name="call_ln209"/></StgValue>
</operation>

<operation id="107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
for.inc51.i.preheader:6 %br_ln209 = br void %l_mh_separate_i_s

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
