WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2584388 heartbeat IPC: 3.869 cumulative IPC: 3.869 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5170331 heartbeat IPC: 3.867 cumulative IPC: 3.868 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6463066 cumulative IPC: 3.868 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6463066 cumulative IPC: 3.868 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 13351159 heartbeat IPC: 1.222 cumulative IPC: 0.7259 (Simulation time: 00 hr 01 min 20 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_21.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 27730880 heartbeat IPC: 0.6954 cumulative IPC: 0.7053 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 41692602 heartbeat IPC: 0.7162 cumulative IPC: 0.7096 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 55603795 heartbeat IPC: 0.7188 cumulative IPC: 0.7122 (Simulation time: 00 hr 04 min 33 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_21.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 69984749 heartbeat IPC: 0.6954 cumulative IPC: 0.7084 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 83829064 heartbeat IPC: 0.7223 cumulative IPC: 0.7109 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 97698622 heartbeat IPC: 0.721 cumulative IPC: 0.7124 (Simulation time: 00 hr 07 min 45 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_21.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 112151139 heartbeat IPC: 0.6919 cumulative IPC: 0.7096 (Simulation time: 00 hr 08 min 51 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 125945248 heartbeat IPC: 0.7249 cumulative IPC: 0.7114 (Simulation time: 00 hr 09 min 54 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 139851387 heartbeat IPC: 0.7191 cumulative IPC: 0.7122 (Simulation time: 00 hr 10 min 57 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_21.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 140618942 cumulative IPC: 0.7111 (Simulation time: 00 hr 11 min 30 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 140618942 cumulative IPC: 0.7111 (Simulation time: 00 hr 11 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_21.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7111 instructions: 100000004 cycles: 140618942
CPU 0 Branch Prediction Accuracy: 96.43% MPKI: 7.106 Average ROB Occupancy at Mispredict: 57.11
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 5.52
BRANCH_CONDITIONAL: 0.767
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.819
BRANCH_RETURN: 0.00057

L1D TOTAL        ACCESS:   29879059 HIT:   26640902 MISS:    3238157
L1D LOAD         ACCESS:   17173501 HIT:   14601490 MISS:    2572011
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   12669905 HIT:   12033370 MISS:     636535
L1D TRANSLATION  ACCESS:      35653 HIT:       6042 MISS:      29611
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 113.4 cycles
L1I TOTAL        ACCESS:     260392 HIT:     258352 MISS:       2040
L1I LOAD         ACCESS:     260392 HIT:     258352 MISS:       2040
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 227.9 cycles
L2C TOTAL        ACCESS:    2867576 HIT:    1612365 MISS:    1255211
L2C LOAD         ACCESS:    1313811 HIT:     576198 MISS:     737613
L2C RFO          ACCESS:     371248 HIT:      28645 MISS:     342603
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1153137 HIT:     999057 MISS:     154080
L2C TRANSLATION  ACCESS:      29380 HIT:       8465 MISS:      20915
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 314.6 cycles
LLC TOTAL        ACCESS:    1956422 HIT:     405311 MISS:    1551111
LLC LOAD         ACCESS:     737612 HIT:      97842 MISS:     639770
LLC RFO          ACCESS:     342603 HIT:       2611 MISS:     339992
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     855292 HIT:     299093 MISS:     556199
LLC TRANSLATION  ACCESS:      20915 HIT:       5765 MISS:      15150
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 239.7 cycles
cpu0_DTLB TOTAL        ACCESS:   24751121 HIT:   24485522 MISS:     265599
cpu0_DTLB LOAD         ACCESS:   24751121 HIT:   24485522 MISS:     265599
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 46.1 cycles
cpu0_ITLB TOTAL        ACCESS:     242987 HIT:     242211 MISS:        776
cpu0_ITLB LOAD         ACCESS:     242987 HIT:     242211 MISS:        776
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 135.2 cycles
cpu0_STLB TOTAL        ACCESS:     147144 HIT:     112626 MISS:      34518
cpu0_STLB LOAD         ACCESS:     147144 HIT:     112626 MISS:      34518
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 353.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     174747
  ROW_BUFFER_MISS:     819657
 AVG DBUS CONGESTED CYCLE: 3.975
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      11344
  FULL:     782373
