// Seed: 1342532214
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wand id_4
);
  always @(id_4) begin : LABEL_0
    $unsigned(63);
    ;
  end
  assign module_1.id_24 = 0;
endmodule
module module_1 #(
    parameter id_20 = 32'd30,
    parameter id_21 = 32'd29
) (
    input supply0 id_0,
    input tri id_1,
    output uwire id_2,
    output supply0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wand id_6,
    input tri id_7,
    output tri1 id_8,
    output uwire id_9,
    input wire id_10,
    input wand id_11,
    input tri id_12,
    output uwire id_13#(.id_41(-1'b0)),
    output tri0 id_14,
    output tri id_15,
    output uwire id_16,
    output tri1 id_17,
    input wor id_18,
    input supply1 id_19,
    input uwire _id_20,
    input wor _id_21,
    output supply1 id_22,
    input tri id_23,
    input wor id_24,
    input tri id_25,
    input tri1 id_26,
    input tri1 id_27,
    input wor id_28,
    input supply1 id_29,
    input wor id_30,
    input tri1 id_31,
    output wor id_32,
    input supply0 id_33,
    output supply0 id_34,
    input tri1 id_35,
    input wor id_36
    , id_42,
    input tri1 id_37,
    input supply0 id_38,
    input supply0 id_39
);
  assign id_15 = 1;
  final $signed(79);
  ;
  supply1 [id_20 : id_21] id_43 = 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_17,
      id_1,
      id_29
  );
  parameter id_44 = -1;
endmodule
