[07/12 15:24:11      0s] 
[07/12 15:24:11      0s] Cadence Innovus(TM) Implementation System.
[07/12 15:24:11      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/12 15:24:11      0s] 
[07/12 15:24:11      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[07/12 15:24:11      0s] Options:	
[07/12 15:24:11      0s] Date:		Fri Jul 12 15:24:11 2024
[07/12 15:24:11      0s] Host:		c2s (x86_64 w/Linux 4.18.0-513.24.1.el8_9.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-1620 v3 @ 3.50GHz 10240KB)
[07/12 15:24:11      0s] OS:		Red Hat Enterprise Linux 8.9 (Ootpa)
[07/12 15:24:11      0s] 
[07/12 15:24:11      0s] License:
[07/12 15:24:11      0s] 		[15:24:11.275825] Configured Lic search path (21.01-s002): 5280@14.139.1.126

[07/12 15:24:12      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/12 15:24:12      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/12 15:24:26     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[07/12 15:24:29     14s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[07/12 15:24:29     14s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[07/12 15:24:29     14s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[07/12 15:24:29     14s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[07/12 15:24:29     14s] @(#)CDS: CPE v21.18-s053
[07/12 15:24:29     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[07/12 15:24:29     14s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[07/12 15:24:29     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/12 15:24:29     14s] @(#)CDS: RCDB 11.15.0
[07/12 15:24:29     14s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[07/12 15:24:29     14s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[07/12 15:24:29     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1645698_c2s_user1_Nhnk5B.

[07/12 15:24:29     14s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[07/12 15:24:31     16s] 
[07/12 15:24:31     16s] **INFO:  MMMC transition support version v31-84 
[07/12 15:24:31     16s] 
[07/12 15:24:31     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/12 15:24:31     16s] <CMD> suppressMessage ENCEXT-2799
[07/12 15:24:31     16s] <CMD> win
[07/12 15:24:51     18s] <CMD> encMessage warning 0
[07/12 15:24:51     18s] Suppress "**WARN ..." messages.
[07/12 15:24:51     18s] <CMD> encMessage debug 0
[07/12 15:24:51     18s] <CMD> is_common_ui_mode
[07/12 15:24:51     18s] <CMD> restoreDesign /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat single_port_ram
[07/12 15:24:51     18s] #% Begin load design ... (date=07/12 15:24:51, mem=1024.7M)
[07/12 15:24:51     18s] Set Default Input Pin Transition as 0.1 ps.
[07/12 15:24:51     18s] Loading design 'single_port_ram' saved by 'Innovus' '21.18-s099_1' on 'Fri Jul 12 15:18:55 2024'.
[07/12 15:24:51     18s] % Begin Load MMMC data ... (date=07/12 15:24:51, mem=1028.0M)
[07/12 15:24:51     18s] % End Load MMMC data ... (date=07/12 15:24:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1028.2M, current mem=1028.2M)
[07/12 15:24:51     18s] 
[07/12 15:24:51     18s] Loading LEF file /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/lef/tsl180l4.lef ...
[07/12 15:24:51     18s] 
[07/12 15:24:51     18s] Loading LEF file /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/lef/tsl18fs120_scl.lef ...
[07/12 15:24:51     18s] Set DBUPerIGU to M2 pitch 560.
[07/12 15:24:51     18s] 
[07/12 15:24:51     18s] Loading LEF file /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/lef/tsl18cio150_4lm.lef ...
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/12 15:24:51     18s] Type 'man IMPLF-200' for more detail.
[07/12 15:24:51     18s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[07/12 15:24:51     18s] To increase the message display limit, refer to the product command reference manual.
[07/12 15:24:51     18s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/12 15:24:51     18s] Loading view definition file from /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/viewDefinition.tcl
[07/12 15:24:51     18s] Reading max_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[07/12 15:24:52     18s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 104953)
[07/12 15:24:52     19s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 157476)
[07/12 15:24:52     19s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 288762)
[07/12 15:24:52     19s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[07/12 15:24:52     19s] Reading max_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib' ...
[07/12 15:24:52     19s] Read 93 cells in library 'tsl18cio150_max' 
[07/12 15:24:52     19s] Reading min_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[07/12 15:24:52     19s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 104965)
[07/12 15:24:52     19s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 157496)
[07/12 15:24:53     19s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 288805)
[07/12 15:24:53     20s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[07/12 15:24:53     20s] Reading min_timing timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_min.lib' ...
[07/12 15:24:53     20s] Read 93 cells in library 'tsl18cio150_min' 
[07/12 15:24:53     20s] Starting consistency checks on late and early library sets of delay corner 'max_delay'
[07/12 15:24:53     20s] late library set: max_timing
[07/12 15:24:53     20s] early library set: min_timing
[07/12 15:24:53     20s] Completed consistency checks. Status: Successful
[07/12 15:24:53     20s] Starting consistency checks on late and early library sets of delay corner 'min_delay'
[07/12 15:24:53     20s] late library set: max_timing
[07/12 15:24:53     20s] early library set: min_timing
[07/12 15:24:53     20s] Completed consistency checks. Status: Successful
[07/12 15:24:53     20s] Ending "PreSetAnalysisView" (total cpu=0:00:01.3, real=0:00:02.0, peak res=1129.8M, current mem=1053.3M)
[07/12 15:24:53     20s] *** End library_loading (cpu=0.02min, real=0.03min, mem=37.4M, fe_cpu=0.33min, fe_real=0.70min, fe_mem=1121.7M) ***
[07/12 15:24:53     20s] % Begin Load netlist data ... (date=07/12 15:24:53, mem=1053.4M)
[07/12 15:24:53     20s] *** Begin netlist parsing (mem=1121.7M) ***
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[07/12 15:24:53     20s] Type 'man IMPVL-159' for more detail.
[07/12 15:24:53     20s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[07/12 15:24:53     20s] To increase the message display limit, refer to the product command reference manual.
[07/12 15:24:53     20s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:24:53     20s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:24:53     20s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:24:53     20s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:24:53     20s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:24:53     20s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:24:53     20s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:24:53     20s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:24:53     20s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:24:53     20s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:24:53     20s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/12 15:24:53     20s] Created 627 new cells from 4 timing libraries.
[07/12 15:24:53     20s] Reading netlist ...
[07/12 15:24:53     20s] Backslashed names will retain backslash and a trailing blank character.
[07/12 15:24:53     20s] Reading verilogBinary netlist '/run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/single_port_ram.v.bin'
[07/12 15:24:53     20s] 
[07/12 15:24:53     20s] *** Memory Usage v#1 (Current mem = 1127.664M, initial mem = 486.988M) ***
[07/12 15:24:53     20s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1127.7M) ***
[07/12 15:24:53     20s] % End Load netlist data ... (date=07/12 15:24:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1072.1M, current mem=1072.1M)
[07/12 15:24:53     20s] Top level cell is single_port_ram.
[07/12 15:24:53     20s] Starting consistency checks on late and early library sets of delay corner 'max_delay'
[07/12 15:24:53     20s] late library set: max_timing
[07/12 15:24:53     20s] early library set: min_timing
[07/12 15:24:53     20s] Completed consistency checks. Status: Successful
[07/12 15:24:53     20s] Starting consistency checks on late and early library sets of delay corner 'min_delay'
[07/12 15:24:53     20s] late library set: max_timing
[07/12 15:24:53     20s] early library set: min_timing
[07/12 15:24:53     20s] Completed consistency checks. Status: Successful
[07/12 15:24:53     20s] Hooked 1254 DB cells to tlib cells.
[07/12 15:24:53     20s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1081.4M, current mem=1081.4M)
[07/12 15:24:53     20s] Starting recursive module instantiation check.
[07/12 15:24:53     20s] No recursion found.
[07/12 15:24:53     20s] Building hierarchical netlist for Cell single_port_ram ...
[07/12 15:24:53     20s] *** Netlist is unique.
[07/12 15:24:53     20s] Setting Std. cell height to 5600 DBU (smallest netlist inst).
[07/12 15:24:53     20s] ** info: there are 1286 modules.
[07/12 15:24:53     20s] ** info: there are 428 stdCell insts.
[07/12 15:24:53     20s] ** info: there are 32 Pad insts.
[07/12 15:24:53     20s] 
[07/12 15:24:53     20s] *** Memory Usage v#1 (Current mem = 1173.078M, initial mem = 486.988M) ***
[07/12 15:24:53     20s] *info: set bottom ioPad orient R0
[07/12 15:24:53     20s] Reading IO assignment file "/run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/iofile/ram.io" ...
[07/12 15:24:53     20s] Adjusting Core to Left to: 215.3600. Core to Bottom to: 215.3600.
[07/12 15:24:53     20s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/12 15:24:53     20s] Type 'man IMPFP-3961' for more detail.
[07/12 15:24:53     20s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/12 15:24:53     20s] Type 'man IMPFP-3961' for more detail.
[07/12 15:24:53     20s] Horizontal Layer M1 offset = 0 (derived)
[07/12 15:24:53     20s] Vertical Layer M2 offset = 280 (derived)
[07/12 15:24:53     20s] Start create_tracks
[07/12 15:24:53     20s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[07/12 15:24:53     20s] Pre-connect netlist-defined P/G connections...
[07/12 15:24:53     20s]   Updated 16 instances.
[07/12 15:24:53     20s] Loading preference file /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/gui.pref.tcl ...
[07/12 15:24:53     20s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[07/12 15:24:53     20s] Type 'man IMPOPT-3602' for more detail.
[07/12 15:24:53     20s] Effort level <high> specified for reg2reg path_group
[07/12 15:24:53     20s] Slack adjustment of -0 applied on reg2reg path_group
[07/12 15:24:53     20s] Slack adjustment of -0 applied on <default> path group
[07/12 15:24:53     20s] addRing command will ignore shorts while creating rings.
[07/12 15:24:53     20s] addRing command will disallow rings to go over rows.
[07/12 15:24:53     20s] addRing command will consider rows while creating rings.
[07/12 15:24:53     20s] The ring targets are set to core/block ring wires.
[07/12 15:24:53     20s] addStripe will allow jog to connect padcore ring and block ring.
[07/12 15:24:53     20s] 
[07/12 15:24:53     20s] Stripes will not extend to closest target.
[07/12 15:24:53     20s] When breaking rings, the power planner will consider the existence of blocks.
[07/12 15:24:53     20s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/12 15:24:53     20s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/12 15:24:53     20s] Stripes will not be created over regions without power planning wires.
[07/12 15:24:53     20s] Offset for stripe breaking is set to 0.
[07/12 15:24:53     20s] Stripes will stop at the boundary of the specified area.
[07/12 15:24:53     20s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/12 15:24:53     20s] Change floorplan default-technical-site to 'CoreSite'.
[07/12 15:24:53     20s] Extraction setup Delayed 
[07/12 15:24:53     20s] *Info: initialize multi-corner CTS.
[07/12 15:24:53     20s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1367.1M, current mem=1105.5M)
[07/12 15:24:53     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/12 15:24:53     20s] 
[07/12 15:24:53     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/12 15:24:53     20s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:24:53     20s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:24:53     20s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:24:53     20s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:24:53     20s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:24:53     20s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:24:53     20s] Summary for sequential cells identification: 
[07/12 15:24:53     20s]   Identified SBFF number: 114
[07/12 15:24:53     20s]   Identified MBFF number: 0
[07/12 15:24:53     20s]   Identified SB Latch number: 0
[07/12 15:24:53     20s]   Identified MB Latch number: 0
[07/12 15:24:53     20s]   Not identified SBFF number: 6
[07/12 15:24:53     20s]   Not identified MBFF number: 0
[07/12 15:24:53     20s]   Not identified SB Latch number: 0
[07/12 15:24:53     20s]   Not identified MB Latch number: 0
[07/12 15:24:53     20s]   Number of sequential cells which are not FFs: 83
[07/12 15:24:53     20s] Total number of combinational cells: 321
[07/12 15:24:53     20s] Total number of sequential cells: 203
[07/12 15:24:53     20s] Total number of tristate cells: 10
[07/12 15:24:53     20s] Total number of level shifter cells: 0
[07/12 15:24:53     20s] Total number of power gating cells: 0
[07/12 15:24:53     20s] Total number of isolation cells: 0
[07/12 15:24:53     20s] Total number of power switch cells: 0
[07/12 15:24:53     20s] Total number of pulse generator cells: 0
[07/12 15:24:53     20s] Total number of always on buffers: 0
[07/12 15:24:53     20s] Total number of retention cells: 0
[07/12 15:24:53     20s] Total number of physical cells: 0
[07/12 15:24:53     20s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[07/12 15:24:53     20s] Total number of usable buffers: 13
[07/12 15:24:53     20s] List of unusable buffers:
[07/12 15:24:53     20s] Total number of unusable buffers: 0
[07/12 15:24:53     20s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[07/12 15:24:53     20s] Total number of usable inverters: 12
[07/12 15:24:53     20s] List of unusable inverters:
[07/12 15:24:53     20s] Total number of unusable inverters: 0
[07/12 15:24:53     20s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[07/12 15:24:53     20s] Total number of identified usable delay cells: 13
[07/12 15:24:53     20s] List of identified unusable delay cells:
[07/12 15:24:53     20s] Total number of identified unusable delay cells: 0
[07/12 15:24:53     20s] 
[07/12 15:24:53     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/12 15:24:53     20s] 
[07/12 15:24:53     20s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:24:53     20s] 
[07/12 15:24:53     20s] TimeStamp Deleting Cell Server End ...
[07/12 15:24:53     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1390.1M, current mem=1390.1M)
[07/12 15:24:53     20s] 
[07/12 15:24:53     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/12 15:24:53     20s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:24:53     20s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:24:53     20s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:24:53     20s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:24:53     20s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:24:53     20s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:24:53     20s] Summary for sequential cells identification: 
[07/12 15:24:53     20s]   Identified SBFF number: 114
[07/12 15:24:53     20s]   Identified MBFF number: 0
[07/12 15:24:53     20s]   Identified SB Latch number: 0
[07/12 15:24:53     20s]   Identified MB Latch number: 0
[07/12 15:24:53     20s]   Not identified SBFF number: 6
[07/12 15:24:53     20s]   Not identified MBFF number: 0
[07/12 15:24:53     20s]   Not identified SB Latch number: 0
[07/12 15:24:53     20s]   Not identified MB Latch number: 0
[07/12 15:24:53     20s]   Number of sequential cells which are not FFs: 83
[07/12 15:24:53     20s] 
[07/12 15:24:53     20s] Trim Metal Layers:
[07/12 15:24:53     20s]  Visiting view : worst
[07/12 15:24:53     20s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[07/12 15:24:53     20s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:24:53     20s]  Visiting view : best
[07/12 15:24:53     20s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 1
[07/12 15:24:53     20s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:24:53     20s] 
[07/12 15:24:53     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/12 15:24:53     20s] 
[07/12 15:24:53     20s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:24:53     20s] 
[07/12 15:24:53     20s] TimeStamp Deleting Cell Server End ...
[07/12 15:24:53     20s] Reading floorplan file - /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/single_port_ram.fp.gz (mem = 1458.6M).
[07/12 15:24:53     20s] % Begin Load floorplan data ... (date=07/12 15:24:53, mem=1391.9M)
[07/12 15:24:54     20s] *info: reset 463 existing net BottomPreferredLayer and AvoidDetour
[07/12 15:24:54     20s] Pre-connect netlist-defined P/G connections...
[07/12 15:24:54     20s]   Updated 16 instances.
[07/12 15:24:54     20s] Deleting old partition specification.
[07/12 15:24:54     20s] Set FPlanBox to (0 0 1649760 1649760)
[07/12 15:24:54     20s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/12 15:24:54     20s] Type 'man IMPFP-3961' for more detail.
[07/12 15:24:54     20s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/12 15:24:54     20s] Type 'man IMPFP-3961' for more detail.
[07/12 15:24:54     20s] Horizontal Layer M1 offset = 0 (derived)
[07/12 15:24:54     20s] Vertical Layer M2 offset = 280 (derived)
[07/12 15:24:54     20s] Start create_tracks
[07/12 15:24:54     20s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[07/12 15:24:54     20s]  ... processed partition successfully.
[07/12 15:24:54     20s] Reading binary special route file /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/single_port_ram.fp.spr.gz (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:18:54 2024, version: 1)
[07/12 15:24:54     20s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1391.9M, current mem=1391.9M)
[07/12 15:24:54     20s] There are 192 io inst loaded
[07/12 15:24:54     20s] Extracting standard cell pins and blockage ...... 
[07/12 15:24:54     20s] Pin and blockage extraction finished
[07/12 15:24:54     20s] % End Load floorplan data ... (date=07/12 15:24:54, total cpu=0:00:00.0, real=0:00:01.0, peak res=1394.7M, current mem=1394.7M)
[07/12 15:24:54     20s] Reading congestion map file /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/single_port_ram.route.congmap.gz ...
[07/12 15:24:54     20s] % Begin Load SymbolTable ... (date=07/12 15:24:54, mem=1394.7M)
[07/12 15:24:54     20s] routingBox: (520 800) (1649720 1649440)
[07/12 15:24:54     20s] coreBox:    (465040 465040) (1184720 1184720)
[07/12 15:24:54     20s] Un-suppress "**WARN ..." messages.
[07/12 15:24:54     20s] % End Load SymbolTable ... (date=07/12 15:24:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.0M, current mem=1397.9M)
[07/12 15:24:54     20s] Loading place ...
[07/12 15:24:54     20s] % Begin Load placement data ... (date=07/12 15:24:54, mem=1397.9M)
[07/12 15:24:54     20s] Reading placement file - /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/single_port_ram.place.gz.
[07/12 15:24:54     20s] ** Reading stdCellPlacement_binary (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:18:54 2024, version# 2) ...
[07/12 15:24:54     20s] Read Views for adaptive view pruning ...
[07/12 15:24:54     20s] Read 0 views from Binary DB for adaptive view pruning
[07/12 15:24:54     20s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1464.0M) ***
[07/12 15:24:54     20s] Total net length = 3.163e+04 (1.601e+04 1.562e+04) (ext = 0.000e+00)
[07/12 15:24:54     20s] % End Load placement data ... (date=07/12 15:24:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.4M, current mem=1398.4M)
[07/12 15:24:54     20s] Reading PG file /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/single_port_ram.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on       Fri Jul 12 15:18:54 2024)
[07/12 15:24:54     20s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1460.0M) ***
[07/12 15:24:54     20s] % Begin Load routing data ... (date=07/12 15:24:54, mem=1398.6M)
[07/12 15:24:54     20s] Reading routing file - /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/single_port_ram.route.gz.
[07/12 15:24:54     20s] Reading Innovus routing data (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:18:54 2024 Format: 20.1) ...
[07/12 15:24:54     20s] *** Total 463 nets are successfully restored.
[07/12 15:24:54     20s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1462.0M) ***
[07/12 15:24:54     20s] % End Load routing data ... (date=07/12 15:24:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1400.3M, current mem=1399.5M)
[07/12 15:24:54     20s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[07/12 15:24:54     20s] Reading property file /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/single_port_ram.prop
[07/12 15:24:54     20s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1465.0M) ***
[07/12 15:24:54     20s] Set Default Input Pin Transition as 0.1 ps.
[07/12 15:24:55     21s] eee: readRCCornerMetaData, file read unsuccessful: /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/extraction/extractionMetaData.gz
[07/12 15:24:55     21s] Extraction setup Started 
[07/12 15:24:55     21s] 
[07/12 15:24:55     21s] Trim Metal Layers:
[07/12 15:24:55     21s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/12 15:24:55     21s] Reading Capacitance Table File /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl ...
[07/12 15:24:55     21s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[07/12 15:24:55     21s] **WARN: (IMPEXT-2662):	Cap table /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[07/12 15:24:55     21s] Reading Capacitance Table File /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl ...
[07/12 15:24:55     21s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[07/12 15:24:55     21s] **WARN: (IMPEXT-2662):	Cap table /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[07/12 15:24:55     21s] Summary of Active RC-Corners : 
[07/12 15:24:55     21s]  
[07/12 15:24:55     21s]  Analysis View: worst
[07/12 15:24:55     21s]     RC-Corner Name        : rc_worst
[07/12 15:24:55     21s]     RC-Corner Index       : 0
[07/12 15:24:55     21s]     RC-Corner Temperature : 125 Celsius
[07/12 15:24:55     21s]     RC-Corner Cap Table   : '/run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl'
[07/12 15:24:55     21s]     RC-Corner PreRoute Res Factor         : 1
[07/12 15:24:55     21s]     RC-Corner PreRoute Cap Factor         : 1
[07/12 15:24:55     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/12 15:24:55     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/12 15:24:55     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/12 15:24:55     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/12 15:24:55     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:24:55     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:24:55     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/12 15:24:55     21s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/12 15:24:55     21s]  
[07/12 15:24:55     21s]  Analysis View: best
[07/12 15:24:55     21s]     RC-Corner Name        : rc_best
[07/12 15:24:55     21s]     RC-Corner Index       : 1
[07/12 15:24:55     21s]     RC-Corner Temperature : -40 Celsius
[07/12 15:24:55     21s]     RC-Corner Cap Table   : '/run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl'
[07/12 15:24:55     21s]     RC-Corner PreRoute Res Factor         : 1
[07/12 15:24:55     21s]     RC-Corner PreRoute Cap Factor         : 1
[07/12 15:24:55     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/12 15:24:55     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/12 15:24:55     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/12 15:24:55     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/12 15:24:55     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:24:55     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:24:55     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/12 15:24:55     21s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/12 15:24:55     21s] 
[07/12 15:24:55     21s] Trim Metal Layers:
[07/12 15:24:55     21s] LayerId::1 widthSet size::4
[07/12 15:24:55     21s] LayerId::2 widthSet size::4
[07/12 15:24:55     21s] LayerId::3 widthSet size::4
[07/12 15:24:55     21s] LayerId::4 widthSet size::3
[07/12 15:24:55     21s] eee: readRCGridDensityData file read unsuccessful:extractionRCGridDensityData.gz
[07/12 15:24:55     21s] Restore PreRoute RC Grid data failed.LayerId::1 widthSet size::4
[07/12 15:24:55     21s] LayerId::2 widthSet size::4
[07/12 15:24:55     21s] LayerId::3 widthSet size::4
[07/12 15:24:55     21s] LayerId::4 widthSet size::3
[07/12 15:24:55     21s] Updating RC grid for preRoute extraction ...
[07/12 15:24:55     21s] eee: pegSigSF::1.070000
[07/12 15:24:55     21s] Initializing multi-corner resistance tables ...
[07/12 15:24:55     21s] Loading rc congestion map /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/single_port_ram.congmap.gz ...
[07/12 15:24:55     21s] eee: l::1 avDens::0.074332 usedTrk::2527.285004 availTrk::34000.000000 sigTrk::2527.285004
[07/12 15:24:55     21s] eee: l::2 avDens::0.022376 usedTrk::401.153485 availTrk::17927.566558 sigTrk::401.153485
[07/12 15:24:55     21s] eee: l::3 avDens::0.023727 usedTrk::346.945356 availTrk::14622.627068 sigTrk::346.945356
[07/12 15:24:55     21s] eee: l::4 avDens::0.029522 usedTrk::292.591429 availTrk::9910.849017 sigTrk::292.591429
[07/12 15:24:55     21s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.221214 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.900500 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:24:55     21s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.221214 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.900500 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:24:55     21s] Start generating vias ..
[07/12 15:24:55     21s] #create default rule from bind_ndr_rule rule=0x7f6515c06e20 0x7f64fc6ac018
[07/12 15:24:55     21s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1170551622 routing_via=1
[07/12 15:24:55     21s] #Skip building auto via since it is not turned on.
[07/12 15:24:55     21s] Extracting standard cell pins and blockage ...... 
[07/12 15:24:55     21s] Pin and blockage extraction finished
[07/12 15:24:55     21s] Via generation completed.
[07/12 15:24:55     21s] % Begin Load power constraints ... (date=07/12 15:24:55, mem=1408.9M)
[07/12 15:24:55     21s] % End Load power constraints ... (date=07/12 15:24:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1408.9M, current mem=1408.9M)
[07/12 15:24:55     21s] % Begin load AAE data ... (date=07/12 15:24:55, mem=1432.2M)
[07/12 15:24:55     21s] AAE DB initialization (MEM=1519.47 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/12 15:24:55     21s] % End load AAE data ... (date=07/12 15:24:55, total cpu=0:00:00.5, real=0:00:00.0, peak res=1438.3M, current mem=1438.3M)
[07/12 15:24:55     21s] 
[07/12 15:24:55     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/12 15:24:55     21s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:24:55     21s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:24:55     21s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:24:55     21s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:24:55     21s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:24:55     21s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:24:55     21s] Summary for sequential cells identification: 
[07/12 15:24:55     21s]   Identified SBFF number: 114
[07/12 15:24:55     21s]   Identified MBFF number: 0
[07/12 15:24:55     21s]   Identified SB Latch number: 0
[07/12 15:24:55     21s]   Identified MB Latch number: 0
[07/12 15:24:55     21s]   Not identified SBFF number: 6
[07/12 15:24:55     21s]   Not identified MBFF number: 0
[07/12 15:24:55     21s]   Not identified SB Latch number: 0
[07/12 15:24:55     21s]   Not identified MB Latch number: 0
[07/12 15:24:55     21s]   Number of sequential cells which are not FFs: 83
[07/12 15:24:55     21s] Total number of combinational cells: 321
[07/12 15:24:55     21s] Total number of sequential cells: 203
[07/12 15:24:55     21s] Total number of tristate cells: 10
[07/12 15:24:55     21s] Total number of level shifter cells: 0
[07/12 15:24:55     21s] Total number of power gating cells: 0
[07/12 15:24:55     21s] Total number of isolation cells: 0
[07/12 15:24:55     21s] Total number of power switch cells: 0
[07/12 15:24:55     21s] Total number of pulse generator cells: 0
[07/12 15:24:55     21s] Total number of always on buffers: 0
[07/12 15:24:55     21s] Total number of retention cells: 0
[07/12 15:24:55     21s] Total number of physical cells: 0
[07/12 15:24:55     21s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[07/12 15:24:55     21s] Total number of usable buffers: 13
[07/12 15:24:55     21s] List of unusable buffers:
[07/12 15:24:55     21s] Total number of unusable buffers: 0
[07/12 15:24:55     21s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[07/12 15:24:55     21s] Total number of usable inverters: 12
[07/12 15:24:55     21s] List of unusable inverters:
[07/12 15:24:55     21s] Total number of unusable inverters: 0
[07/12 15:24:55     21s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[07/12 15:24:55     21s] Total number of identified usable delay cells: 13
[07/12 15:24:55     21s] List of identified unusable delay cells:
[07/12 15:24:55     21s] Total number of identified unusable delay cells: 0
[07/12 15:24:55     21s] 
[07/12 15:24:55     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/12 15:24:55     21s] 
[07/12 15:24:55     21s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:24:55     21s] 
[07/12 15:24:55     21s] TimeStamp Deleting Cell Server End ...
[07/12 15:24:55     21s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[07/12 15:24:55     21s] timing_enable_separate_device_slew_effect_sensitivities
[07/12 15:24:55     21s] #% End load design ... (date=07/12 15:24:55, total cpu=0:00:03.7, real=0:00:04.0, peak res=1462.8M, current mem=1439.0M)
[07/12 15:24:55     21s] 
[07/12 15:24:55     21s] *** Summary of all messages that are not suppressed in this session:
[07/12 15:24:55     21s] Severity  ID               Count  Summary                                  
[07/12 15:24:55     21s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/12 15:24:55     21s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[07/12 15:24:55     21s] WARNING   IMPEXT-2662          2  Cap table %s does not have the EXTENDED ...
[07/12 15:24:55     21s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[07/12 15:24:55     21s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[07/12 15:24:55     21s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/12 15:24:55     21s] *** Message Summary: 1492 warning(s), 0 error(s)
[07/12 15:24:55     21s] 
[07/12 15:24:55     21s] <CMD> setDrawView fplan
[07/12 15:24:56     21s] <CMD> encMessage warning 1
[07/12 15:24:56     21s] <CMD> encMessage debug 0
[07/12 15:24:59     22s] <CMD> setDrawView place
[07/12 15:25:21     24s] <CMD> set_global report_timing_format {instance arc net cell slew delay arrival required}
[07/12 15:25:21     24s] <CMD> set_analysis_view -setup {worst} -hold {best}
[07/12 15:25:21     24s] Extraction setup Started 
[07/12 15:25:21     24s] 
[07/12 15:25:21     24s] Trim Metal Layers:
[07/12 15:25:21     24s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/12 15:25:21     24s] Reading Capacitance Table File /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl ...
[07/12 15:25:21     24s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[07/12 15:25:21     24s] **WARN: (IMPEXT-2662):	Cap table /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[07/12 15:25:21     24s] Reading Capacitance Table File /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl ...
[07/12 15:25:21     24s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[07/12 15:25:21     24s] **WARN: (IMPEXT-2662):	Cap table /run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[07/12 15:25:21     24s] Summary of Active RC-Corners : 
[07/12 15:25:21     24s]  
[07/12 15:25:21     24s]  Analysis View: worst
[07/12 15:25:21     24s]     RC-Corner Name        : rc_worst
[07/12 15:25:21     24s]     RC-Corner Index       : 0
[07/12 15:25:21     24s]     RC-Corner Temperature : 125 Celsius
[07/12 15:25:21     24s]     RC-Corner Cap Table   : '/run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl'
[07/12 15:25:21     24s]     RC-Corner PreRoute Res Factor         : 1
[07/12 15:25:21     24s]     RC-Corner PreRoute Cap Factor         : 1
[07/12 15:25:21     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/12 15:25:21     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/12 15:25:21     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/12 15:25:21     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/12 15:25:21     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:25:21     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:25:21     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/12 15:25:21     24s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/12 15:25:21     24s]  
[07/12 15:25:21     24s]  Analysis View: best
[07/12 15:25:21     24s]     RC-Corner Name        : rc_best
[07/12 15:25:21     24s]     RC-Corner Index       : 1
[07/12 15:25:21     24s]     RC-Corner Temperature : -40 Celsius
[07/12 15:25:21     24s]     RC-Corner Cap Table   : '/run/media/user1/c2s/sriram/singlePortRAM/12_singlePortRAM_Placement/Placement/single_port_ram_place.enc.dat/libs/mmmc/SCL_NEW_26092019_basic.CapTbl'
[07/12 15:25:21     24s]     RC-Corner PreRoute Res Factor         : 1
[07/12 15:25:21     24s]     RC-Corner PreRoute Cap Factor         : 1
[07/12 15:25:21     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/12 15:25:21     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/12 15:25:21     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/12 15:25:21     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/12 15:25:21     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:25:21     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/12 15:25:21     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/12 15:25:21     24s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/12 15:25:21     24s] RC Grid backup saved.
[07/12 15:25:21     24s] 
[07/12 15:25:21     24s] Trim Metal Layers:
[07/12 15:25:21     24s] LayerId::1 widthSet size::4
[07/12 15:25:21     24s] LayerId::2 widthSet size::4
[07/12 15:25:21     24s] LayerId::3 widthSet size::4
[07/12 15:25:21     24s] LayerId::4 widthSet size::3
[07/12 15:25:21     24s] Skipped RC grid update for preRoute extraction.
[07/12 15:25:21     24s] eee: pegSigSF::1.070000
[07/12 15:25:21     24s] Initializing multi-corner resistance tables ...
[07/12 15:25:21     24s] eee: l::1 avDens::0.074332 usedTrk::2527.285004 availTrk::34000.000000 sigTrk::2527.285004
[07/12 15:25:21     24s] eee: l::2 avDens::0.022376 usedTrk::401.153485 availTrk::17927.566558 sigTrk::401.153485
[07/12 15:25:21     24s] eee: l::3 avDens::0.023727 usedTrk::346.945356 availTrk::14622.627068 sigTrk::346.945356
[07/12 15:25:21     24s] eee: l::4 avDens::0.029522 usedTrk::292.591429 availTrk::9910.849017 sigTrk::292.591429
[07/12 15:25:21     24s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.221214 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.900500 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:25:21     24s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1496.9M, current mem=1191.3M)
[07/12 15:25:21     24s] Reading timing constraints file '/tmp/innovus_temp_1645698_c2s_user1_Nhnk5B/.mmmcSKYIuW/modes/all/all.sdc' ...
[07/12 15:25:21     24s] Current (total cpu=0:00:24.8, real=0:01:10, peak res=1496.9M, current mem=1474.6M)
[07/12 15:25:21     24s] **WARN: (TCLCMD-1142):	Virtual clock 'wr_vir_clk_i' is being created with no source objects. (File /tmp/innovus_temp_1645698_c2s_user1_Nhnk5B/.mmmcSKYIuW/modes/all/all.sdc, Line 14).
[07/12 15:25:21     24s] 
[07/12 15:25:21     24s] INFO (CTE): Reading of timing constraints file /tmp/innovus_temp_1645698_c2s_user1_Nhnk5B/.mmmcSKYIuW/modes/all/all.sdc completed, with 1 WARNING
[07/12 15:25:21     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1487.6M, current mem=1487.6M)
[07/12 15:25:21     24s] Current (total cpu=0:00:24.9, real=0:01:10, peak res=1496.9M, current mem=1487.6M)
[07/12 15:25:21     24s] Reading latency file '/tmp/innovus_temp_1645698_c2s_user1_Nhnk5B/.mmmcSKYIuW/views/worst/latency.sdc' ...
[07/12 15:25:21     24s] Reading latency file '/tmp/innovus_temp_1645698_c2s_user1_Nhnk5B/.mmmcSKYIuW/views/best/latency.sdc' ...
[07/12 15:25:21     24s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/12 15:25:21     24s] 
[07/12 15:25:21     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/12 15:25:21     24s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:25:21     24s] Summary for sequential cells identification: 
[07/12 15:25:21     24s]   Identified SBFF number: 114
[07/12 15:25:21     24s]   Identified MBFF number: 0
[07/12 15:25:21     24s]   Identified SB Latch number: 0
[07/12 15:25:21     24s]   Identified MB Latch number: 0
[07/12 15:25:21     24s]   Not identified SBFF number: 6
[07/12 15:25:21     24s]   Not identified MBFF number: 0
[07/12 15:25:21     24s]   Not identified SB Latch number: 0
[07/12 15:25:21     24s]   Not identified MB Latch number: 0
[07/12 15:25:21     24s]   Number of sequential cells which are not FFs: 83
[07/12 15:25:21     24s] Total number of combinational cells: 321
[07/12 15:25:21     24s] Total number of sequential cells: 203
[07/12 15:25:21     24s] Total number of tristate cells: 10
[07/12 15:25:21     24s] Total number of level shifter cells: 0
[07/12 15:25:21     24s] Total number of power gating cells: 0
[07/12 15:25:21     24s] Total number of isolation cells: 0
[07/12 15:25:21     24s] Total number of power switch cells: 0
[07/12 15:25:21     24s] Total number of pulse generator cells: 0
[07/12 15:25:21     24s] Total number of always on buffers: 0
[07/12 15:25:21     24s] Total number of retention cells: 0
[07/12 15:25:21     24s] Total number of physical cells: 0
[07/12 15:25:21     24s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[07/12 15:25:21     24s] Total number of usable buffers: 13
[07/12 15:25:21     24s] List of unusable buffers:
[07/12 15:25:21     24s] Total number of unusable buffers: 0
[07/12 15:25:21     24s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[07/12 15:25:21     24s] Total number of usable inverters: 12
[07/12 15:25:21     24s] List of unusable inverters:
[07/12 15:25:21     24s] Total number of unusable inverters: 0
[07/12 15:25:21     24s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[07/12 15:25:21     24s] Total number of identified usable delay cells: 13
[07/12 15:25:21     24s] List of identified unusable delay cells:
[07/12 15:25:21     24s] Total number of identified unusable delay cells: 0
[07/12 15:25:21     24s] 
[07/12 15:25:21     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/12 15:25:21     24s] 
[07/12 15:25:21     24s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:25:21     24s] 
[07/12 15:25:21     24s] TimeStamp Deleting Cell Server End ...
[07/12 15:25:21     24s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1488.2M, current mem=1488.2M)
[07/12 15:25:21     24s] 
[07/12 15:25:21     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:25:21     24s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:25:21     24s] Summary for sequential cells identification: 
[07/12 15:25:21     24s]   Identified SBFF number: 114
[07/12 15:25:21     24s]   Identified MBFF number: 0
[07/12 15:25:21     24s]   Identified SB Latch number: 0
[07/12 15:25:21     24s]   Identified MB Latch number: 0
[07/12 15:25:21     24s]   Not identified SBFF number: 6
[07/12 15:25:21     24s]   Not identified MBFF number: 0
[07/12 15:25:21     24s]   Not identified SB Latch number: 0
[07/12 15:25:21     24s]   Not identified MB Latch number: 0
[07/12 15:25:21     24s]   Number of sequential cells which are not FFs: 83
[07/12 15:25:21     24s]  Visiting view : worst
[07/12 15:25:21     24s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 0
[07/12 15:25:21     24s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:25:21     24s]  Visiting view : best
[07/12 15:25:21     24s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 1
[07/12 15:25:21     24s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:25:21     24s] TLC MultiMap info (StdDelay):
[07/12 15:25:21     24s]   : min_delay + max_timing + 1 + no RcCorner := 49.4ps
[07/12 15:25:21     24s]   : min_delay + max_timing + 1 + rc_best := 50.7ps
[07/12 15:25:21     24s]   : max_delay + max_timing + 1 + no RcCorner := 49.4ps
[07/12 15:25:21     24s]   : max_delay + max_timing + 1 + rc_worst := 50.7ps
[07/12 15:25:21     24s]  Setting StdDelay to: 50.7ps
[07/12 15:25:21     24s] 
[07/12 15:25:21     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:25:21     24s] 
[07/12 15:25:21     24s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:25:21     24s] 
[07/12 15:25:21     24s] TimeStamp Deleting Cell Server End ...
[07/12 15:25:21     24s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[07/12 15:25:21     24s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort high
[07/12 15:25:21     24s] <CMD> set_ccopt_property buffer_cells {bufbd1 bufbd2 bufbd3 bufbd4 bufbd7 bufbda bufbdf bufbdk}
[07/12 15:25:21     24s] <CMD> set_ccopt_property inverter_cells {invbd2 invbd4 invbd7 invbda invbdf invbdk}
[07/12 15:25:21     24s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[07/12 15:25:21     24s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/12 15:25:21     24s] <CMD> create_route_type -name leaf_rule -top_preferred_layer 2 -bottom_preferred_layer 1 -preferred_routing_layer_effort high
[07/12 15:25:21     24s] <CMD> create_route_type -name trunk_rule -top_preferred_layer 3 -bottom_preferred_layer 2 -preferred_routing_layer_effort high
[07/12 15:25:21     24s] <CMD> set_ccopt_property -net_type leaf route_type leaf_rule
[07/12 15:25:21     24s] <CMD> set_ccopt_property -net_type trunk route_type trunk_rule
[07/12 15:25:21     24s] <CMD> set_ccopt_property -net_type top route_type trunk_rule
[07/12 15:25:21     24s] <CMD> set_ccopt_property primary_delay_corner max_delay
[07/12 15:25:21     24s] <CMD> set_ccopt_property route_type_autotrim false
[07/12 15:25:21     24s] <CMD> create_ccopt_clock_tree_spec -file ./ClockTreeSynthesis/_ccopt.spec
[07/12 15:25:21     24s] Creating clock tree spec for modes (timing configs): all
[07/12 15:25:21     24s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/12 15:25:21     24s] 
[07/12 15:25:21     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:25:21     24s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:25:21     24s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:25:21     24s] Summary for sequential cells identification: 
[07/12 15:25:21     24s]   Identified SBFF number: 114
[07/12 15:25:21     24s]   Identified MBFF number: 0
[07/12 15:25:21     24s]   Identified SB Latch number: 0
[07/12 15:25:21     24s]   Identified MB Latch number: 0
[07/12 15:25:21     24s]   Not identified SBFF number: 6
[07/12 15:25:21     24s]   Not identified MBFF number: 0
[07/12 15:25:21     24s]   Not identified SB Latch number: 0
[07/12 15:25:21     24s]   Not identified MB Latch number: 0
[07/12 15:25:21     24s]   Number of sequential cells which are not FFs: 83
[07/12 15:25:21     24s]  Visiting view : worst
[07/12 15:25:21     24s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 0
[07/12 15:25:21     24s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:25:21     24s]  Visiting view : best
[07/12 15:25:21     24s]    : PowerDomain = none : Weighted F : unweighted  = 50.70 (1.000) with rcCorner = 1
[07/12 15:25:21     24s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[07/12 15:25:21     24s] TLC MultiMap info (StdDelay):
[07/12 15:25:21     24s]   : min_delay + max_timing + 1 + no RcCorner := 49.4ps
[07/12 15:25:21     24s]   : min_delay + max_timing + 1 + rc_best := 50.7ps
[07/12 15:25:21     24s]   : max_delay + max_timing + 1 + no RcCorner := 49.4ps
[07/12 15:25:21     24s]   : max_delay + max_timing + 1 + rc_worst := 50.7ps
[07/12 15:25:21     24s]  Setting StdDelay to: 50.7ps
[07/12 15:25:21     24s] 
[07/12 15:25:21     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:25:21     24s] Reset timing graph...
[07/12 15:25:21     24s] Ignoring AAE DB Resetting ...
[07/12 15:25:21     24s] Reset timing graph done.
[07/12 15:25:21     24s] Ignoring AAE DB Resetting ...
[07/12 15:25:21     25s] Analyzing clock structure...
[07/12 15:25:21     25s] Analyzing clock structure done.
[07/12 15:25:21     25s] Reset timing graph...
[07/12 15:25:21     25s] Ignoring AAE DB Resetting ...
[07/12 15:25:21     25s] Reset timing graph done.
[07/12 15:25:21     25s] Wrote: ./ClockTreeSynthesis/_ccopt.spec
[07/12 15:25:21     25s] <CMD> get_ccopt_clock_trees
[07/12 15:25:21     25s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[07/12 15:25:21     25s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk_pad true
[07/12 15:25:21     25s] <CMD> create_ccopt_clock_tree -name clk -source clk_pad -no_skew_group
[07/12 15:25:21     25s] Extracting original clock gating for clk...
[07/12 15:25:21     25s]   clock_tree clk contains 136 sinks and 0 clock gates.
[07/12 15:25:21     25s] Extracting original clock gating for clk done.
[07/12 15:25:21     25s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner max_delay -early -clock_tree clk 1.875
[07/12 15:25:21     25s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner max_delay -late -clock_tree clk 3.000
[07/12 15:25:21     25s] <CMD> set_ccopt_property source_latency -clock_tree clk 1.250
[07/12 15:25:21     25s] <CMD> set_ccopt_property clock_period -pin clk_pad 15
[07/12 15:25:21     25s] <CMD> set_ccopt_property timing_connectivity_info {}
[07/12 15:25:21     25s] <CMD> create_ccopt_skew_group -name clk/all -sources clk_pad -auto_sinks
[07/12 15:25:21     25s] The skew group clk/all was created. It contains 136 sinks and 1 sources.
[07/12 15:25:21     25s] <CMD> set_ccopt_property include_source_latency -skew_group clk/all true
[07/12 15:25:21     25s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/all clk
[07/12 15:25:21     25s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/all all
[07/12 15:25:21     25s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/all {max_delay min_delay}
[07/12 15:25:21     25s] <CMD> check_ccopt_clock_tree_convergence
[07/12 15:25:21     25s] Checking clock tree convergence...
[07/12 15:25:21     25s] Checking clock tree convergence done.
[07/12 15:25:21     25s] <CMD> get_ccopt_property auto_design_state_for_ilms
[07/12 15:25:21     25s] <CMD> ctd_win -id before_ccopt
[07/12 15:25:21     25s] Clock tree timing engine global stage delay update for max_delay:setup.late...
[07/12 15:25:21     25s] Turning off fast DC mode.
[07/12 15:25:21     25s] AAE DB initialization (MEM=1713.01 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/12 15:25:21     25s] Start AAE Lib Loading. (MEM=1713.01)
[07/12 15:25:21     25s] End AAE Lib Loading. (MEM=1751.16 CPU=0:00:00.0 Real=0:00:00.0)
[07/12 15:25:21     25s] End AAE Lib Interpolated Model. (MEM=1751.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:25:21     25s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk_pad' in RC corner rc_worst.
[07/12 15:25:21     25s] (I)      Initializing Steiner engine. 
[07/12 15:25:21     25s] (I)      ======================= Layers =======================
[07/12 15:25:21     25s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:25:21     25s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[07/12 15:25:21     25s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:25:21     25s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[07/12 15:25:21     25s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[07/12 15:25:21     25s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[07/12 15:25:21     25s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[07/12 15:25:21     25s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[07/12 15:25:21     25s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[07/12 15:25:21     25s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[07/12 15:25:21     25s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:25:21     25s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[07/12 15:25:21     25s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[07/12 15:25:21     25s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:25:22     25s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk_pad'. Using estimated values, based on estimated route, as a fallback.
[07/12 15:25:22     25s] Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/12 15:25:23     25s] <CMD> set_ccopt_property -delay_corner max_delay -net_type top target_max_trans 2
[07/12 15:25:23     25s] <CMD> set_ccopt_property -delay_corner min_delay -net_type top target_max_trans 2
[07/12 15:25:23     25s] <CMD> set_ccopt_property -delay_corner max_delay -net_type trunk target_max_trans 2
[07/12 15:25:23     25s] <CMD> set_ccopt_property -delay_corner min_delay -net_type trunk target_max_trans 2
[07/12 15:25:23     25s] <CMD> set_ccopt_property -delay_corner max_delay -net_type leaf target_max_trans 2
[07/12 15:25:23     25s] <CMD> set_ccopt_property -delay_corner min_delay -net_type leaf target_max_trans 2
[07/12 15:25:23     25s] <CMD> set_ccopt_property -skew_group write_clk/all -delay_corner min_delay target_skew 0.5
[07/12 15:25:23     25s] **ERROR: (IMPCCOPT-2139):	Pattern 'write_clk/all' does not match any skew group.
**ERROR: (IMPCCOPT-2238):	Arguments passed to set_ccopt_property could not be used to access the property 'target_skew'.
**ERROR: (IMPCCOPT-2066):	Command 'set_ccopt_property' used with the property 'target_skew' gave result ''.
For help on this property run 'set_ccopt_property -help target_skew'

[07/12 15:27:16     37s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/12 15:27:16     37s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 500 -prefix single_port_ram_postCTS -outDir timingReports
[07/12 15:27:16     37s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:37.3/0:03:02.1 (0.2), mem = 1827.5M
[07/12 15:27:16     37s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1792.5M, EPOCH TIME: 1720778236.680495
[07/12 15:27:16     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:16     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:16     37s] All LLGs are deleted
[07/12 15:27:16     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:16     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:16     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1792.5M, EPOCH TIME: 1720778236.680664
[07/12 15:27:16     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1792.5M, EPOCH TIME: 1720778236.680739
[07/12 15:27:16     37s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1792.5M, EPOCH TIME: 1720778236.680803
[07/12 15:27:16     37s] Start to check current routing status for nets...
[07/12 15:27:16     37s] All nets are already routed correctly.
[07/12 15:27:16     37s] End to check current routing status for nets (mem=1792.5M)
[07/12 15:27:16     37s] Extraction called for design 'single_port_ram' of instances=620 and nets=463 using extraction engine 'preRoute' .
[07/12 15:27:16     37s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 15:27:16     37s] Type 'man IMPEXT-3530' for more detail.
[07/12 15:27:16     37s] PreRoute RC Extraction called for design single_port_ram.
[07/12 15:27:16     37s] RC Extraction called in multi-corner(2) mode.
[07/12 15:27:16     37s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[07/12 15:27:16     37s] Type 'man IMPEXT-6166' for more detail.
[07/12 15:27:16     37s] RCMode: PreRoute
[07/12 15:27:16     37s]       RC Corner Indexes            0       1   
[07/12 15:27:16     37s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/12 15:27:16     37s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/12 15:27:16     37s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/12 15:27:16     37s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/12 15:27:16     37s] Shrink Factor                : 1.00000
[07/12 15:27:16     37s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/12 15:27:16     37s] Using capacitance table file ...
[07/12 15:27:16     37s] 
[07/12 15:27:16     37s] Trim Metal Layers:
[07/12 15:27:16     37s] LayerId::1 widthSet size::4
[07/12 15:27:16     37s] LayerId::2 widthSet size::4
[07/12 15:27:16     37s] LayerId::3 widthSet size::4
[07/12 15:27:16     37s] LayerId::4 widthSet size::3
[07/12 15:27:16     37s] Skipped RC grid update for preRoute extraction.
[07/12 15:27:16     37s] eee: pegSigSF::1.070000
[07/12 15:27:16     37s] Initializing multi-corner resistance tables ...
[07/12 15:27:16     37s] eee: l::1 avDens::0.074332 usedTrk::2527.285004 availTrk::34000.000000 sigTrk::2527.285004
[07/12 15:27:16     37s] eee: l::2 avDens::0.022376 usedTrk::401.153485 availTrk::17927.566558 sigTrk::401.153485
[07/12 15:27:16     37s] eee: l::3 avDens::0.023727 usedTrk::346.945356 availTrk::14622.627068 sigTrk::346.945356
[07/12 15:27:16     37s] eee: l::4 avDens::0.029522 usedTrk::292.591429 availTrk::9910.849017 sigTrk::292.591429
[07/12 15:27:16     37s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.221214 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.900500 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:27:16     37s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1792.477M)
[07/12 15:27:16     37s] Effort level <high> specified for reg2reg path_group
[07/12 15:27:16     37s] All LLGs are deleted
[07/12 15:27:16     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:16     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:16     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1808.8M, EPOCH TIME: 1720778236.796668
[07/12 15:27:16     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1808.8M, EPOCH TIME: 1720778236.796796
[07/12 15:27:16     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1808.8M, EPOCH TIME: 1720778236.796969
[07/12 15:27:16     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:16     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:16     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1808.8M, EPOCH TIME: 1720778236.797192
[07/12 15:27:16     37s] Max number of tech site patterns supported in site array is 256.
[07/12 15:27:16     37s] Core basic site is CoreSite
[07/12 15:27:16     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1808.8M, EPOCH TIME: 1720778236.807384
[07/12 15:27:16     37s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7f64f87151a0.
[07/12 15:27:16     37s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/12 15:27:16     37s] After signature check, allow fast init is false, keep pre-filter is false.
[07/12 15:27:16     37s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/12 15:27:16     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.002, MEM:1936.8M, EPOCH TIME: 1720778236.809638
[07/12 15:27:16     37s] Use non-trimmed site array because memory saving is not enough.
[07/12 15:27:16     37s] SiteArray: non-trimmed site array dimensions = 128 x 1285
[07/12 15:27:16     37s] SiteArray: use 983,040 bytes
[07/12 15:27:16     37s] SiteArray: current memory after site array memory allocation 1937.7M
[07/12 15:27:16     37s] SiteArray: FP blocked sites are writable
[07/12 15:27:16     37s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1937.7M, EPOCH TIME: 1720778236.811983
[07/12 15:27:16     37s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1937.7M, EPOCH TIME: 1720778236.812203
[07/12 15:27:16     37s] SiteArray: number of non floorplan blocked sites for llg default is 164480
[07/12 15:27:16     37s] Atter site array init, number of instance map data is 0.
[07/12 15:27:16     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:1937.7M, EPOCH TIME: 1720778236.813708
[07/12 15:27:16     37s] 
[07/12 15:27:16     37s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:27:16     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.018, MEM:1937.7M, EPOCH TIME: 1720778236.814982
[07/12 15:27:16     37s] All LLGs are deleted
[07/12 15:27:16     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:16     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:16     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1937.7M, EPOCH TIME: 1720778236.816917
[07/12 15:27:16     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1937.7M, EPOCH TIME: 1720778236.817007
[07/12 15:27:16     37s] Starting delay calculation for Setup views
[07/12 15:27:16     37s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:27:16     37s] #################################################################################
[07/12 15:27:16     37s] # Design Stage: PreRoute
[07/12 15:27:16     37s] # Design Name: single_port_ram
[07/12 15:27:16     37s] # Design Mode: 90nm
[07/12 15:27:16     37s] # Analysis Mode: MMMC OCV 
[07/12 15:27:16     37s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:27:16     37s] # Signoff Settings: SI Off 
[07/12 15:27:16     37s] #################################################################################
[07/12 15:27:16     37s] Calculate early delays in OCV mode...
[07/12 15:27:16     37s] Calculate late delays in OCV mode...
[07/12 15:27:16     37s] Topological Sorting (REAL = 0:00:00.0, MEM = 1949.2M, InitMEM = 1949.2M)
[07/12 15:27:16     37s] Start delay calculation (fullDC) (1 T). (MEM=1949.25)
[07/12 15:27:16     37s] End AAE Lib Interpolated Model. (MEM=1957.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:27:16     37s] Total number of fetched objects 467
[07/12 15:27:16     37s] Total number of fetched objects 467
[07/12 15:27:16     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:27:16     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:27:16     37s] End delay calculation. (MEM=2039.3 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:27:16     37s] End delay calculation (fullDC). (MEM=2039.3 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:27:16     37s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2039.3M) ***
[07/12 15:27:17     37s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:37.7 mem=2039.3M)
[07/12 15:27:18     37s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.327  | 12.789  |  2.327  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/12 15:27:18     37s] All LLGs are deleted
[07/12 15:27:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:18     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2020.5M, EPOCH TIME: 1720778238.572248
[07/12 15:27:18     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2020.5M, EPOCH TIME: 1720778238.572384
[07/12 15:27:18     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2020.5M, EPOCH TIME: 1720778238.572540
[07/12 15:27:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:18     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2020.5M, EPOCH TIME: 1720778238.572691
[07/12 15:27:18     37s] Max number of tech site patterns supported in site array is 256.
[07/12 15:27:18     37s] Core basic site is CoreSite
[07/12 15:27:18     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2020.5M, EPOCH TIME: 1720778238.582771
[07/12 15:27:18     37s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:27:18     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:27:18     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2020.5M, EPOCH TIME: 1720778238.583004
[07/12 15:27:18     37s] Fast DP-INIT is on for default
[07/12 15:27:18     37s] Atter site array init, number of instance map data is 0.
[07/12 15:27:18     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2020.5M, EPOCH TIME: 1720778238.585103
[07/12 15:27:18     37s] 
[07/12 15:27:18     37s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:27:18     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2020.5M, EPOCH TIME: 1720778238.586206
[07/12 15:27:18     38s] All LLGs are deleted
[07/12 15:27:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:18     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2020.5M, EPOCH TIME: 1720778238.588050
[07/12 15:27:18     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2020.5M, EPOCH TIME: 1720778238.588139
[07/12 15:27:18     38s] Density: 2.709%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/12 15:27:18     38s] All LLGs are deleted
[07/12 15:27:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:18     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2020.5M, EPOCH TIME: 1720778238.591236
[07/12 15:27:18     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2020.5M, EPOCH TIME: 1720778238.591354
[07/12 15:27:18     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2020.5M, EPOCH TIME: 1720778238.591510
[07/12 15:27:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:18     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2020.5M, EPOCH TIME: 1720778238.591635
[07/12 15:27:18     38s] Max number of tech site patterns supported in site array is 256.
[07/12 15:27:18     38s] Core basic site is CoreSite
[07/12 15:27:18     38s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2020.5M, EPOCH TIME: 1720778238.601507
[07/12 15:27:18     38s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:27:18     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:27:18     38s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2020.5M, EPOCH TIME: 1720778238.601752
[07/12 15:27:18     38s] Fast DP-INIT is on for default
[07/12 15:27:18     38s] Atter site array init, number of instance map data is 0.
[07/12 15:27:18     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2020.5M, EPOCH TIME: 1720778238.603839
[07/12 15:27:18     38s] 
[07/12 15:27:18     38s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:27:18     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2020.5M, EPOCH TIME: 1720778238.604945
[07/12 15:27:18     38s] All LLGs are deleted
[07/12 15:27:18     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:18     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:18     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2020.5M, EPOCH TIME: 1720778238.606710
[07/12 15:27:18     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2020.5M, EPOCH TIME: 1720778238.606799
[07/12 15:27:18     38s] Reported timing to dir timingReports
[07/12 15:27:18     38s] Total CPU time: 0.73 sec
[07/12 15:27:18     38s] Total Real time: 2.0 sec
[07/12 15:27:18     38s] Total Memory Usage: 2012.453125 Mbytes
[07/12 15:27:18     38s] Info: pop threads available for lower-level modules during optimization.
[07/12 15:27:18     38s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.7/0:00:02.0 (0.4), totSession cpu/real = 0:00:38.0/0:03:04.1 (0.2), mem = 2012.5M
[07/12 15:27:18     38s] 
[07/12 15:27:18     38s] =============================================================================================
[07/12 15:27:18     38s]  Final TAT Report : timeDesign #1                                               21.18-s099_1
[07/12 15:27:18     38s] =============================================================================================
[07/12 15:27:18     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:27:18     38s] ---------------------------------------------------------------------------------------------
[07/12 15:27:18     38s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:27:18     38s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.8 % )     0:00:01.9 /  0:00:00.6    0.3
[07/12 15:27:18     38s] [ DrvReport              ]      1   0:00:01.3  (  64.1 % )     0:00:01.3 /  0:00:00.0    0.0
[07/12 15:27:18     38s] [ ExtractRC              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.6
[07/12 15:27:18     38s] [ TimingUpdate           ]      1   0:00:00.1  (   3.5 % )     0:00:00.2 /  0:00:00.2    0.9
[07/12 15:27:18     38s] [ FullDelayCalc          ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:27:18     38s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[07/12 15:27:18     38s] [ GenerateReports        ]      1   0:00:00.2  (  12.4 % )     0:00:00.2 /  0:00:00.3    1.0
[07/12 15:27:18     38s] [ MISC                   ]          0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/12 15:27:18     38s] ---------------------------------------------------------------------------------------------
[07/12 15:27:18     38s]  timeDesign #1 TOTAL                0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:00.7    0.4
[07/12 15:27:18     38s] ---------------------------------------------------------------------------------------------
[07/12 15:27:18     38s] 
[07/12 15:27:49     41s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/12 15:27:49     41s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 500 -prefix single_port_ram_postCTS -outDir timingReports
[07/12 15:27:49     41s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:41.3/0:03:35.2 (0.2), mem = 2016.5M
[07/12 15:27:49     41s] 
[07/12 15:27:49     41s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:27:49     41s] 
[07/12 15:27:49     41s] TimeStamp Deleting Cell Server End ...
[07/12 15:27:49     41s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1975.8M, EPOCH TIME: 1720778269.763158
[07/12 15:27:49     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:49     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:49     41s] All LLGs are deleted
[07/12 15:27:49     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:49     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:49     41s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1975.8M, EPOCH TIME: 1720778269.763244
[07/12 15:27:49     41s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1975.8M, EPOCH TIME: 1720778269.763287
[07/12 15:27:49     41s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1975.8M, EPOCH TIME: 1720778269.763341
[07/12 15:27:49     41s] Start to check current routing status for nets...
[07/12 15:27:49     41s] All nets are already routed correctly.
[07/12 15:27:49     41s] End to check current routing status for nets (mem=1975.8M)
[07/12 15:27:49     41s] Effort level <high> specified for reg2reg path_group
[07/12 15:27:49     41s] All LLGs are deleted
[07/12 15:27:49     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:49     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:49     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1989.4M, EPOCH TIME: 1720778269.798800
[07/12 15:27:49     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1989.4M, EPOCH TIME: 1720778269.798933
[07/12 15:27:49     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1989.4M, EPOCH TIME: 1720778269.799098
[07/12 15:27:49     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:49     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:49     41s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1989.4M, EPOCH TIME: 1720778269.799270
[07/12 15:27:49     41s] Max number of tech site patterns supported in site array is 256.
[07/12 15:27:49     41s] Core basic site is CoreSite
[07/12 15:27:49     41s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1989.4M, EPOCH TIME: 1720778269.809310
[07/12 15:27:49     41s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:27:49     41s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:27:49     41s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1989.4M, EPOCH TIME: 1720778269.809552
[07/12 15:27:49     41s] Fast DP-INIT is on for default
[07/12 15:27:49     41s] Atter site array init, number of instance map data is 0.
[07/12 15:27:49     41s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1989.4M, EPOCH TIME: 1720778269.811661
[07/12 15:27:49     41s] 
[07/12 15:27:49     41s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:27:49     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:1989.4M, EPOCH TIME: 1720778269.812760
[07/12 15:27:49     41s] All LLGs are deleted
[07/12 15:27:49     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:49     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:49     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1989.4M, EPOCH TIME: 1720778269.814614
[07/12 15:27:49     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1989.4M, EPOCH TIME: 1720778269.814705
[07/12 15:27:49     41s] OPTC: user 20.0
[07/12 15:27:49     41s] Starting delay calculation for Hold views
[07/12 15:27:49     41s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:27:49     41s] #################################################################################
[07/12 15:27:49     41s] # Design Stage: PreRoute
[07/12 15:27:49     41s] # Design Name: single_port_ram
[07/12 15:27:49     41s] # Design Mode: 90nm
[07/12 15:27:49     41s] # Analysis Mode: MMMC OCV 
[07/12 15:27:49     41s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:27:49     41s] # Signoff Settings: SI Off 
[07/12 15:27:49     41s] #################################################################################
[07/12 15:27:49     41s] Calculate late delays in OCV mode...
[07/12 15:27:49     41s] Calculate early delays in OCV mode...
[07/12 15:27:49     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 1998.9M, InitMEM = 1998.9M)
[07/12 15:27:49     41s] Start delay calculation (fullDC) (1 T). (MEM=1998.9)
[07/12 15:27:49     41s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[07/12 15:27:49     41s] End AAE Lib Interpolated Model. (MEM=2007.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:27:50     41s] Total number of fetched objects 467
[07/12 15:27:50     41s] Total number of fetched objects 467
[07/12 15:27:50     41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:27:50     41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:27:50     41s] End delay calculation. (MEM=2047.85 CPU=0:00:00.1 REAL=0:00:01.0)
[07/12 15:27:50     41s] End delay calculation (fullDC). (MEM=2047.85 CPU=0:00:00.1 REAL=0:00:01.0)
[07/12 15:27:50     41s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2047.9M) ***
[07/12 15:27:50     41s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:41.7 mem=2055.9M)
[07/12 15:27:50     41s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.962  | -0.102  | -0.962  |
|           TNS (ns):|-102.578 | -12.838 |-102.578 |
|    Violating Paths:|   136   |   136   |   136   |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/12 15:27:50     41s] All LLGs are deleted
[07/12 15:27:50     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:50     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:50     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2013.9M, EPOCH TIME: 1720778270.349125
[07/12 15:27:50     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2013.9M, EPOCH TIME: 1720778270.349259
[07/12 15:27:50     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2013.9M, EPOCH TIME: 1720778270.349406
[07/12 15:27:50     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:50     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:50     41s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2013.9M, EPOCH TIME: 1720778270.349555
[07/12 15:27:50     41s] Max number of tech site patterns supported in site array is 256.
[07/12 15:27:50     41s] Core basic site is CoreSite
[07/12 15:27:50     41s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2013.9M, EPOCH TIME: 1720778270.359571
[07/12 15:27:50     41s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:27:50     41s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:27:50     41s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2013.9M, EPOCH TIME: 1720778270.359811
[07/12 15:27:50     41s] Fast DP-INIT is on for default
[07/12 15:27:50     41s] Atter site array init, number of instance map data is 0.
[07/12 15:27:50     41s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2013.9M, EPOCH TIME: 1720778270.361858
[07/12 15:27:50     41s] 
[07/12 15:27:50     41s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:27:50     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2013.9M, EPOCH TIME: 1720778270.362954
[07/12 15:27:50     41s] All LLGs are deleted
[07/12 15:27:50     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:50     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:50     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2013.9M, EPOCH TIME: 1720778270.364773
[07/12 15:27:50     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2013.9M, EPOCH TIME: 1720778270.364868
[07/12 15:27:50     41s] Density: 2.709%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/12 15:27:50     41s] All LLGs are deleted
[07/12 15:27:50     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:50     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:50     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2013.9M, EPOCH TIME: 1720778270.367978
[07/12 15:27:50     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2013.9M, EPOCH TIME: 1720778270.368102
[07/12 15:27:50     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2013.9M, EPOCH TIME: 1720778270.368251
[07/12 15:27:50     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:50     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:50     41s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2013.9M, EPOCH TIME: 1720778270.368388
[07/12 15:27:50     41s] Max number of tech site patterns supported in site array is 256.
[07/12 15:27:50     41s] Core basic site is CoreSite
[07/12 15:27:50     41s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2013.9M, EPOCH TIME: 1720778270.378271
[07/12 15:27:50     41s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:27:50     41s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:27:50     41s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2013.9M, EPOCH TIME: 1720778270.378523
[07/12 15:27:50     41s] Fast DP-INIT is on for default
[07/12 15:27:50     41s] Atter site array init, number of instance map data is 0.
[07/12 15:27:50     41s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2013.9M, EPOCH TIME: 1720778270.380564
[07/12 15:27:50     41s] 
[07/12 15:27:50     41s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:27:50     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2013.9M, EPOCH TIME: 1720778270.381660
[07/12 15:27:50     41s] All LLGs are deleted
[07/12 15:27:50     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:50     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:27:50     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2013.9M, EPOCH TIME: 1720778270.383423
[07/12 15:27:50     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2013.9M, EPOCH TIME: 1720778270.383513
[07/12 15:27:50     42s] Reported timing to dir timingReports
[07/12 15:27:50     42s] Total CPU time: 0.72 sec
[07/12 15:27:50     42s] Total Real time: 1.0 sec
[07/12 15:27:50     42s] Total Memory Usage: 1969.125 Mbytes
[07/12 15:27:50     42s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:42.0/0:03:35.9 (0.2), mem = 1969.1M
[07/12 15:27:50     42s] 
[07/12 15:27:50     42s] =============================================================================================
[07/12 15:27:50     42s]  Final TAT Report : timeDesign #2                                               21.18-s099_1
[07/12 15:27:50     42s] =============================================================================================
[07/12 15:27:50     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:27:50     42s] ---------------------------------------------------------------------------------------------
[07/12 15:27:50     42s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:27:50     42s] [ OptSummaryReport       ]      1   0:00:00.1  (   8.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/12 15:27:50     42s] [ TimingUpdate           ]      1   0:00:00.1  (  16.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:27:50     42s] [ FullDelayCalc          ]      1   0:00:00.1  (  19.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:27:50     42s] [ TimingReport           ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/12 15:27:50     42s] [ GenerateReports        ]      1   0:00:00.2  (  34.6 % )     0:00:00.2 /  0:00:00.3    1.0
[07/12 15:27:50     42s] [ MISC                   ]          0:00:00.1  (  18.4 % )     0:00:00.1 /  0:00:00.1    1.1
[07/12 15:27:50     42s] ---------------------------------------------------------------------------------------------
[07/12 15:27:50     42s]  timeDesign #2 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/12 15:27:50     42s] ---------------------------------------------------------------------------------------------
[07/12 15:27:50     42s] 
[07/12 15:28:29     45s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/12 15:28:29     45s] <CMD> optDesign -postCTS
[07/12 15:28:29     45s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1636.9M, totSessionCpu=0:00:46 **
[07/12 15:28:29     45s] *** optDesign #1 [begin] : totSession cpu/real = 0:00:45.8/0:04:14.9 (0.2), mem = 1969.2M
[07/12 15:28:29     45s] Info: 1 threads available for lower-level modules during optimization.
[07/12 15:28:29     45s] GigaOpt running with 1 threads.
[07/12 15:28:29     45s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:45.8/0:04:14.9 (0.2), mem = 1969.2M
[07/12 15:28:29     45s] **INFO: User settings:
[07/12 15:28:29     45s] setExtractRCMode -engine                            preRoute
[07/12 15:28:29     45s] setUsefulSkewMode -maxAllowedDelay                  1
[07/12 15:28:29     45s] setUsefulSkewMode -noBoundary                       false
[07/12 15:28:29     45s] setDelayCalMode -enable_high_fanout                 true
[07/12 15:28:29     45s] setDelayCalMode -engine                             aae
[07/12 15:28:29     45s] setDelayCalMode -ignoreNetLoad                      false
[07/12 15:28:29     45s] setDelayCalMode -socv_accuracy_mode                 low
[07/12 15:28:29     45s] setOptMode -activeHoldViews                         { best }
[07/12 15:28:29     45s] setOptMode -activeSetupViews                        { worst }
[07/12 15:28:29     45s] setOptMode -autoSetupViews                          { worst}
[07/12 15:28:29     45s] setOptMode -autoTDGRSetupViews                      { worst}
[07/12 15:28:29     45s] setOptMode -drcMargin                               0
[07/12 15:28:29     45s] setOptMode -fixCap                                  true
[07/12 15:28:29     45s] setOptMode -fixDrc                                  true
[07/12 15:28:29     45s] setOptMode -fixFanoutLoad                           false
[07/12 15:28:29     45s] setOptMode -fixTran                                 true
[07/12 15:28:29     45s] setOptMode -optimizeFF                              true
[07/12 15:28:29     45s] setOptMode -setupTargetSlack                        0
[07/12 15:28:29     45s] setPlaceMode -place_design_floorplan_mode           false
[07/12 15:28:29     45s] setPlaceMode -place_detail_check_route              false
[07/12 15:28:29     45s] setPlaceMode -place_detail_preserve_routing         true
[07/12 15:28:29     45s] setPlaceMode -place_detail_remove_affected_routing  false
[07/12 15:28:29     45s] setPlaceMode -place_detail_swap_eeq_cells           false
[07/12 15:28:29     45s] setPlaceMode -place_global_clock_gate_aware         true
[07/12 15:28:29     45s] setPlaceMode -place_global_cong_effort              high
[07/12 15:28:29     45s] setPlaceMode -place_global_ignore_scan              true
[07/12 15:28:29     45s] setPlaceMode -place_global_ignore_spare             false
[07/12 15:28:29     45s] setPlaceMode -place_global_module_aware_spare       false
[07/12 15:28:29     45s] setPlaceMode -place_global_place_io_pins            false
[07/12 15:28:29     45s] setPlaceMode -place_global_reorder_scan             true
[07/12 15:28:29     45s] setPlaceMode -powerDriven                           false
[07/12 15:28:29     45s] setPlaceMode -timingDriven                          true
[07/12 15:28:29     45s] setAnalysisMode -analysisType                       onChipVariation
[07/12 15:28:29     45s] setAnalysisMode -checkType                          setup
[07/12 15:28:29     45s] setAnalysisMode -clkSrcPath                         true
[07/12 15:28:29     45s] setAnalysisMode -clockPropagation                   sdcControl
[07/12 15:28:29     45s] setAnalysisMode -cppr                               both
[07/12 15:28:29     45s] setAnalysisMode -skew                               true
[07/12 15:28:29     45s] setAnalysisMode -usefulSkew                         true
[07/12 15:28:29     45s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/12 15:28:29     45s] setRouteMode -earlyGlobalMaxRouteLayer              4
[07/12 15:28:29     45s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/12 15:28:29     45s] 
[07/12 15:28:29     45s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/12 15:28:29     45s] 
[07/12 15:28:29     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:28:29     45s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:28:29     45s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:28:29     45s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:28:29     45s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:28:29     45s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:28:29     45s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:28:29     45s] Summary for sequential cells identification: 
[07/12 15:28:29     45s]   Identified SBFF number: 114
[07/12 15:28:29     45s]   Identified MBFF number: 0
[07/12 15:28:29     45s]   Identified SB Latch number: 0
[07/12 15:28:29     45s]   Identified MB Latch number: 0
[07/12 15:28:29     45s]   Not identified SBFF number: 6
[07/12 15:28:29     45s]   Not identified MBFF number: 0
[07/12 15:28:29     45s]   Not identified SB Latch number: 0
[07/12 15:28:29     45s]   Not identified MB Latch number: 0
[07/12 15:28:29     45s]   Number of sequential cells which are not FFs: 83
[07/12 15:28:29     45s]  Visiting view : worst
[07/12 15:28:29     45s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[07/12 15:28:29     45s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:29     45s]  Visiting view : best
[07/12 15:28:29     45s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[07/12 15:28:29     45s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:29     45s] TLC MultiMap info (StdDelay):
[07/12 15:28:29     45s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:29     45s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[07/12 15:28:29     45s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:29     45s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[07/12 15:28:29     45s]  Setting StdDelay to: 24.6ps
[07/12 15:28:29     45s] 
[07/12 15:28:29     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:28:29     45s] Need call spDPlaceInit before registerPrioInstLoc.
[07/12 15:28:29     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:1984.5M, EPOCH TIME: 1720778309.464105
[07/12 15:28:29     45s] Processing tracks to init pin-track alignment.
[07/12 15:28:29     45s] z: 2, totalTracks: 1
[07/12 15:28:29     45s] z: 4, totalTracks: 1
[07/12 15:28:29     45s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:28:29     45s] All LLGs are deleted
[07/12 15:28:29     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:29     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:29     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1984.5M, EPOCH TIME: 1720778309.466807
[07/12 15:28:29     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1984.5M, EPOCH TIME: 1720778309.466946
[07/12 15:28:29     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1984.5M, EPOCH TIME: 1720778309.467096
[07/12 15:28:29     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:29     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:29     45s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1984.5M, EPOCH TIME: 1720778309.467330
[07/12 15:28:29     45s] Max number of tech site patterns supported in site array is 256.
[07/12 15:28:29     45s] Core basic site is CoreSite
[07/12 15:28:29     45s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1984.5M, EPOCH TIME: 1720778309.477499
[07/12 15:28:29     45s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:28:29     45s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:28:29     45s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1984.5M, EPOCH TIME: 1720778309.477747
[07/12 15:28:29     45s] Fast DP-INIT is on for default
[07/12 15:28:29     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 15:28:29     45s] Atter site array init, number of instance map data is 0.
[07/12 15:28:29     45s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1984.5M, EPOCH TIME: 1720778309.480255
[07/12 15:28:29     45s] 
[07/12 15:28:29     45s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:29     45s] OPERPROF:     Starting CMU at level 3, MEM:1984.5M, EPOCH TIME: 1720778309.481091
[07/12 15:28:29     45s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1984.5M, EPOCH TIME: 1720778309.481362
[07/12 15:28:29     45s] 
[07/12 15:28:29     45s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:28:29     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:1984.5M, EPOCH TIME: 1720778309.481792
[07/12 15:28:29     45s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1984.5M, EPOCH TIME: 1720778309.481836
[07/12 15:28:29     45s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2000.5M, EPOCH TIME: 1720778309.482286
[07/12 15:28:29     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2000.5MB).
[07/12 15:28:29     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.020, MEM:2000.5M, EPOCH TIME: 1720778309.483705
[07/12 15:28:29     45s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2000.5M, EPOCH TIME: 1720778309.483822
[07/12 15:28:29     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:29     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:29     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:29     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:29     45s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1998.5M, EPOCH TIME: 1720778309.485972
[07/12 15:28:29     45s] 
[07/12 15:28:29     45s] Creating Lib Analyzer ...
[07/12 15:28:29     45s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:28:29     45s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[07/12 15:28:29     45s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:28:29     45s] 
[07/12 15:28:30     46s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:46.8 mem=2004.6M
[07/12 15:28:30     46s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:46.8 mem=2004.6M
[07/12 15:28:30     46s] Creating Lib Analyzer, finished. 
[07/12 15:28:30     46s] Effort level <high> specified for reg2reg path_group
[07/12 15:28:30     46s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1662.2M, totSessionCpu=0:00:47 **
[07/12 15:28:30     46s] *** optDesign -postCTS ***
[07/12 15:28:30     46s] DRC Margin: user margin 0.0; extra margin 0.2
[07/12 15:28:30     46s] Hold Target Slack: user slack 0
[07/12 15:28:30     46s] Setup Target Slack: user slack 0; extra slack 0.0
[07/12 15:28:30     46s] setUsefulSkewMode -ecoRoute false
[07/12 15:28:30     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2007.6M, EPOCH TIME: 1720778310.532623
[07/12 15:28:30     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:30     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:30     46s] 
[07/12 15:28:30     46s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:30     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2007.6M, EPOCH TIME: 1720778310.544759
[07/12 15:28:30     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:30     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:30     46s] 
[07/12 15:28:30     46s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:28:30     46s] Deleting Lib Analyzer.
[07/12 15:28:30     46s] 
[07/12 15:28:30     46s] TimeStamp Deleting Cell Server End ...
[07/12 15:28:30     46s] Multi-VT timing optimization disabled based on library information.
[07/12 15:28:30     46s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/12 15:28:30     46s] 
[07/12 15:28:30     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:28:30     46s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:28:30     46s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:28:30     46s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:28:30     46s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:28:30     46s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:28:30     46s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:28:30     46s] Summary for sequential cells identification: 
[07/12 15:28:30     46s]   Identified SBFF number: 114
[07/12 15:28:30     46s]   Identified MBFF number: 0
[07/12 15:28:30     46s]   Identified SB Latch number: 0
[07/12 15:28:30     46s]   Identified MB Latch number: 0
[07/12 15:28:30     46s]   Not identified SBFF number: 6
[07/12 15:28:30     46s]   Not identified MBFF number: 0
[07/12 15:28:30     46s]   Not identified SB Latch number: 0
[07/12 15:28:30     46s]   Not identified MB Latch number: 0
[07/12 15:28:30     46s]   Number of sequential cells which are not FFs: 83
[07/12 15:28:30     46s]  Visiting view : worst
[07/12 15:28:30     46s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[07/12 15:28:30     46s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:30     46s]  Visiting view : best
[07/12 15:28:30     46s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[07/12 15:28:30     46s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:30     46s] TLC MultiMap info (StdDelay):
[07/12 15:28:30     46s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:30     46s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[07/12 15:28:30     46s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:30     46s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[07/12 15:28:30     46s]  Setting StdDelay to: 24.6ps
[07/12 15:28:30     46s] 
[07/12 15:28:30     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:28:30     46s] 
[07/12 15:28:30     46s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:28:30     46s] 
[07/12 15:28:30     46s] TimeStamp Deleting Cell Server End ...
[07/12 15:28:30     47s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2007.6M, EPOCH TIME: 1720778310.638276
[07/12 15:28:30     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:30     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:30     47s] All LLGs are deleted
[07/12 15:28:30     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:30     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:30     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2007.6M, EPOCH TIME: 1720778310.638400
[07/12 15:28:30     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2007.6M, EPOCH TIME: 1720778310.638448
[07/12 15:28:30     47s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2001.6M, EPOCH TIME: 1720778310.638816
[07/12 15:28:30     47s] Start to check current routing status for nets...
[07/12 15:28:30     47s] All nets are already routed correctly.
[07/12 15:28:30     47s] End to check current routing status for nets (mem=2001.6M)
[07/12 15:28:30     47s] 
[07/12 15:28:30     47s] Creating Lib Analyzer ...
[07/12 15:28:30     47s] 
[07/12 15:28:30     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:28:30     47s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:28:30     47s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:28:30     47s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:28:30     47s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:28:30     47s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:28:30     47s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:28:30     47s] Summary for sequential cells identification: 
[07/12 15:28:30     47s]   Identified SBFF number: 114
[07/12 15:28:30     47s]   Identified MBFF number: 0
[07/12 15:28:30     47s]   Identified SB Latch number: 0
[07/12 15:28:30     47s]   Identified MB Latch number: 0
[07/12 15:28:30     47s]   Not identified SBFF number: 6
[07/12 15:28:30     47s]   Not identified MBFF number: 0
[07/12 15:28:30     47s]   Not identified SB Latch number: 0
[07/12 15:28:30     47s]   Not identified MB Latch number: 0
[07/12 15:28:30     47s]   Number of sequential cells which are not FFs: 83
[07/12 15:28:30     47s]  Visiting view : worst
[07/12 15:28:30     47s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[07/12 15:28:30     47s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:30     47s]  Visiting view : best
[07/12 15:28:30     47s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[07/12 15:28:30     47s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:30     47s] TLC MultiMap info (StdDelay):
[07/12 15:28:30     47s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:30     47s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[07/12 15:28:30     47s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:30     47s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[07/12 15:28:30     47s]  Setting StdDelay to: 24.6ps
[07/12 15:28:30     47s] 
[07/12 15:28:30     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:28:30     47s] Total number of usable buffers from Lib Analyzer: 12 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:28:30     47s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[07/12 15:28:30     47s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:28:30     47s] 
[07/12 15:28:31     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.9 mem=2007.6M
[07/12 15:28:31     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.9 mem=2007.6M
[07/12 15:28:31     47s] Creating Lib Analyzer, finished. 
[07/12 15:28:31     47s] ### Creating TopoMgr, started
[07/12 15:28:31     47s] ### Creating TopoMgr, finished
[07/12 15:28:31     47s] 
[07/12 15:28:31     47s] Footprint cell information for calculating maxBufDist
[07/12 15:28:31     47s] *info: There are 12 candidate Buffer cells
[07/12 15:28:31     47s] *info: There are 11 candidate Inverter cells
[07/12 15:28:31     47s] 
[07/12 15:28:31     48s] #optDebug: Start CG creation (mem=2036.2M)
[07/12 15:28:31     48s]  ...initializing CG  maxDriveDist 2401.710000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 240.171000 
[07/12 15:28:31     48s] (cpu=0:00:00.2, mem=2119.0M)
[07/12 15:28:31     48s]  ...processing cgPrt (cpu=0:00:00.2, mem=2119.0M)
[07/12 15:28:31     48s]  ...processing cgEgp (cpu=0:00:00.2, mem=2119.0M)
[07/12 15:28:31     48s]  ...processing cgPbk (cpu=0:00:00.2, mem=2119.0M)
[07/12 15:28:31     48s]  ...processing cgNrb(cpu=0:00:00.2, mem=2119.0M)
[07/12 15:28:31     48s]  ...processing cgObs (cpu=0:00:00.2, mem=2119.0M)
[07/12 15:28:31     48s]  ...processing cgCon (cpu=0:00:00.2, mem=2119.0M)
[07/12 15:28:31     48s]  ...processing cgPdm (cpu=0:00:00.2, mem=2119.0M)
[07/12 15:28:31     48s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2119.0M)
[07/12 15:28:31     48s] Compute RC Scale Done ...
[07/12 15:28:31     48s] All LLGs are deleted
[07/12 15:28:31     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:31     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:31     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2109.5M, EPOCH TIME: 1720778311.874495
[07/12 15:28:31     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2109.5M, EPOCH TIME: 1720778311.874626
[07/12 15:28:31     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2109.5M, EPOCH TIME: 1720778311.874767
[07/12 15:28:31     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:31     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:31     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2109.5M, EPOCH TIME: 1720778311.874937
[07/12 15:28:31     48s] Max number of tech site patterns supported in site array is 256.
[07/12 15:28:31     48s] Core basic site is CoreSite
[07/12 15:28:31     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2109.5M, EPOCH TIME: 1720778311.884850
[07/12 15:28:31     48s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:28:31     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:28:31     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2109.5M, EPOCH TIME: 1720778311.885088
[07/12 15:28:31     48s] Fast DP-INIT is on for default
[07/12 15:28:31     48s] Atter site array init, number of instance map data is 0.
[07/12 15:28:31     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2109.5M, EPOCH TIME: 1720778311.887115
[07/12 15:28:31     48s] 
[07/12 15:28:31     48s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:31     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2109.5M, EPOCH TIME: 1720778311.888221
[07/12 15:28:31     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:31     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:31     48s] Starting delay calculation for Setup views
[07/12 15:28:31     48s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:28:31     48s] #################################################################################
[07/12 15:28:31     48s] # Design Stage: PreRoute
[07/12 15:28:31     48s] # Design Name: single_port_ram
[07/12 15:28:31     48s] # Design Mode: 90nm
[07/12 15:28:31     48s] # Analysis Mode: MMMC OCV 
[07/12 15:28:31     48s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:28:31     48s] # Signoff Settings: SI Off 
[07/12 15:28:31     48s] #################################################################################
[07/12 15:28:31     48s] Calculate early delays in OCV mode...
[07/12 15:28:31     48s] Calculate late delays in OCV mode...
[07/12 15:28:31     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 2119.0M, InitMEM = 2119.0M)
[07/12 15:28:31     48s] Start delay calculation (fullDC) (1 T). (MEM=2118.98)
[07/12 15:28:31     48s] *** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
[07/12 15:28:32     48s] End AAE Lib Interpolated Model. (MEM=2127.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:32     48s] Total number of fetched objects 467
[07/12 15:28:32     48s] Total number of fetched objects 467
[07/12 15:28:32     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:32     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:32     48s] End delay calculation. (MEM=2130.27 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:28:32     48s] End delay calculation (fullDC). (MEM=2130.27 CPU=0:00:00.1 REAL=0:00:01.0)
[07/12 15:28:32     48s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2130.3M) ***
[07/12 15:28:32     48s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:48.5 mem=2138.3M)
[07/12 15:28:32     48s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.327  | 12.789  |  2.327  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2154.3M, EPOCH TIME: 1720778312.186414
[07/12 15:28:32     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:32     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:32     48s] 
[07/12 15:28:32     48s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:32     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2154.3M, EPOCH TIME: 1720778312.198771
[07/12 15:28:32     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:32     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:32     48s] Density: 2.709%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/12 15:28:32     48s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1751.6M, totSessionCpu=0:00:49 **
[07/12 15:28:32     48s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:00:48.6/0:04:17.7 (0.2), mem = 2094.3M
[07/12 15:28:32     48s] 
[07/12 15:28:32     48s] =============================================================================================
[07/12 15:28:32     48s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.18-s099_1
[07/12 15:28:32     48s] =============================================================================================
[07/12 15:28:32     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:32     48s] ---------------------------------------------------------------------------------------------
[07/12 15:28:32     48s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:32     48s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:28:32     48s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:32     48s] [ CellServerInit         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:28:32     48s] [ LibAnalyzerInit        ]      2   0:00:01.8  (  66.1 % )     0:00:01.8 /  0:00:01.8    1.0
[07/12 15:28:32     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:32     48s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  10.3 % )     0:00:00.3 /  0:00:00.3    0.9
[07/12 15:28:32     48s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:32     48s] [ TimingUpdate           ]      1   0:00:00.1  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:28:32     48s] [ FullDelayCalc          ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:28:32     48s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[07/12 15:28:32     48s] [ MISC                   ]          0:00:00.3  (  10.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:28:32     48s] ---------------------------------------------------------------------------------------------
[07/12 15:28:32     48s]  InitOpt #1 TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[07/12 15:28:32     48s] ---------------------------------------------------------------------------------------------
[07/12 15:28:32     48s] 
[07/12 15:28:32     48s] ** INFO : this run is activating low effort ccoptDesign flow
[07/12 15:28:32     48s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:28:32     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.6 mem=2094.3M
[07/12 15:28:32     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2094.3M, EPOCH TIME: 1720778312.205790
[07/12 15:28:32     48s] Processing tracks to init pin-track alignment.
[07/12 15:28:32     48s] z: 2, totalTracks: 1
[07/12 15:28:32     48s] z: 4, totalTracks: 1
[07/12 15:28:32     48s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:28:32     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2094.3M, EPOCH TIME: 1720778312.208340
[07/12 15:28:32     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:32     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:32     48s] 
[07/12 15:28:32     48s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:32     48s] 
[07/12 15:28:32     48s]  Skipping Bad Lib Cell Checking (CMU) !
[07/12 15:28:32     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2094.3M, EPOCH TIME: 1720778312.220533
[07/12 15:28:32     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2094.3M, EPOCH TIME: 1720778312.220593
[07/12 15:28:32     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2094.3M, EPOCH TIME: 1720778312.220951
[07/12 15:28:32     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2094.3MB).
[07/12 15:28:32     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2094.3M, EPOCH TIME: 1720778312.221099
[07/12 15:28:32     48s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:28:32     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.6 mem=2094.3M
[07/12 15:28:32     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2094.3M, EPOCH TIME: 1720778312.221851
[07/12 15:28:32     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:32     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:32     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:32     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:32     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2094.3M, EPOCH TIME: 1720778312.223838
[07/12 15:28:32     48s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:28:32     48s] OPTC: m1 20.0 20.0
[07/12 15:28:32     48s] #optDebug: fT-E <X 2 0 0 1>
[07/12 15:28:32     48s] -congRepairInPostCTS false                 # bool, default=false, private
[07/12 15:28:32     48s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 49.2
[07/12 15:28:32     48s] Begin: GigaOpt Route Type Constraints Refinement
[07/12 15:28:32     48s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:48.6/0:04:17.8 (0.2), mem = 2094.3M
[07/12 15:28:32     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1645698.1
[07/12 15:28:32     48s] ### Creating RouteCongInterface, started
[07/12 15:28:32     48s] {MMLU 0 0 459}
[07/12 15:28:32     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.6 mem=2094.3M
[07/12 15:28:32     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.6 mem=2094.3M
[07/12 15:28:32     48s] 
[07/12 15:28:32     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[07/12 15:28:32     48s] 
[07/12 15:28:32     48s] #optDebug: {0, 1.000}
[07/12 15:28:32     48s] ### Creating RouteCongInterface, finished
[07/12 15:28:32     48s] Updated routing constraints on 0 nets.
[07/12 15:28:32     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1645698.1
[07/12 15:28:32     48s] Bottom Preferred Layer:
[07/12 15:28:32     48s]     None
[07/12 15:28:32     48s] Via Pillar Rule:
[07/12 15:28:32     48s]     None
[07/12 15:28:32     48s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.8), totSession cpu/real = 0:00:48.7/0:04:17.8 (0.2), mem = 2094.3M
[07/12 15:28:32     48s] 
[07/12 15:28:32     48s] =============================================================================================
[07/12 15:28:32     48s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.18-s099_1
[07/12 15:28:32     48s] =============================================================================================
[07/12 15:28:32     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:32     48s] ---------------------------------------------------------------------------------------------
[07/12 15:28:32     48s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  47.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:32     48s] [ MISC                   ]          0:00:00.0  (  52.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:32     48s] ---------------------------------------------------------------------------------------------
[07/12 15:28:32     48s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.8
[07/12 15:28:32     48s] ---------------------------------------------------------------------------------------------
[07/12 15:28:32     48s] 
[07/12 15:28:32     48s] End: GigaOpt Route Type Constraints Refinement
[07/12 15:28:32     48s] Deleting Lib Analyzer.
[07/12 15:28:32     48s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:48.7/0:04:17.8 (0.2), mem = 2094.3M
[07/12 15:28:32     48s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:28:32     48s] Info: 15 io nets excluded
[07/12 15:28:32     48s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:28:32     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.7 mem=2094.3M
[07/12 15:28:32     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.7 mem=2094.3M
[07/12 15:28:32     48s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/12 15:28:32     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1645698.2
[07/12 15:28:32     48s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:28:32     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.7 mem=2094.3M
[07/12 15:28:32     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2094.3M, EPOCH TIME: 1720778312.361858
[07/12 15:28:32     48s] Processing tracks to init pin-track alignment.
[07/12 15:28:32     48s] z: 2, totalTracks: 1
[07/12 15:28:32     48s] z: 4, totalTracks: 1
[07/12 15:28:32     48s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:28:32     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2094.3M, EPOCH TIME: 1720778312.364478
[07/12 15:28:32     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:32     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:32     48s] 
[07/12 15:28:32     48s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:32     48s] 
[07/12 15:28:32     48s]  Skipping Bad Lib Cell Checking (CMU) !
[07/12 15:28:32     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2094.3M, EPOCH TIME: 1720778312.376518
[07/12 15:28:32     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2094.3M, EPOCH TIME: 1720778312.376580
[07/12 15:28:32     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2094.3M, EPOCH TIME: 1720778312.376806
[07/12 15:28:32     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2094.3MB).
[07/12 15:28:32     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2094.3M, EPOCH TIME: 1720778312.376960
[07/12 15:28:32     48s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:28:32     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.7 mem=2094.3M
[07/12 15:28:32     48s] ### Creating RouteCongInterface, started
[07/12 15:28:32     48s] 
[07/12 15:28:32     48s] Creating Lib Analyzer ...
[07/12 15:28:32     48s] Total number of usable buffers from Lib Analyzer: 12 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:28:32     48s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[07/12 15:28:32     48s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:28:32     48s] 
[07/12 15:28:33     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.6 mem=2094.3M
[07/12 15:28:33     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.7 mem=2094.3M
[07/12 15:28:33     49s] Creating Lib Analyzer, finished. 
[07/12 15:28:33     49s] 
[07/12 15:28:33     49s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[07/12 15:28:33     49s] 
[07/12 15:28:33     49s] #optDebug: {0, 1.000}
[07/12 15:28:33     49s] ### Creating RouteCongInterface, finished
[07/12 15:28:33     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.7 mem=2094.3M
[07/12 15:28:33     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.7 mem=2094.3M
[07/12 15:28:33     49s] Usable buffer cells for single buffer setup transform:
[07/12 15:28:33     49s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd7 buffda bufbd7 bufbda bufbdf 
[07/12 15:28:33     49s] Number of usable buffer cells above: 12
[07/12 15:28:33     49s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2151.5M, EPOCH TIME: 1720778313.448192
[07/12 15:28:33     49s] Found 0 hard placement blockage before merging.
[07/12 15:28:33     49s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2151.5M, EPOCH TIME: 1720778313.448294
[07/12 15:28:33     49s] 
[07/12 15:28:33     49s] Netlist preparation processing... 
[07/12 15:28:33     49s] Removed 0 instance
[07/12 15:28:33     49s] *info: Marking 0 isolation instances dont touch
[07/12 15:28:33     49s] *info: Marking 0 level shifter instances dont touch
[07/12 15:28:33     49s] Deleting 0 temporary hard placement blockage(s).
[07/12 15:28:33     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2168.5M, EPOCH TIME: 1720778313.452529
[07/12 15:28:33     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:28:33     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:33     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:33     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:33     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2111.5M, EPOCH TIME: 1720778313.454890
[07/12 15:28:33     49s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:28:33     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1645698.2
[07/12 15:28:33     49s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:49.8/0:04:18.9 (0.2), mem = 2111.5M
[07/12 15:28:33     49s] 
[07/12 15:28:33     49s] =============================================================================================
[07/12 15:28:33     49s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            21.18-s099_1
[07/12 15:28:33     49s] =============================================================================================
[07/12 15:28:33     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:33     49s] ---------------------------------------------------------------------------------------------
[07/12 15:28:33     49s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  80.5 % )     0:00:00.9 /  0:00:00.9    1.0
[07/12 15:28:33     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:33     49s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:28:33     49s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:33     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.9 /  0:00:00.9    1.0
[07/12 15:28:33     49s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:33     49s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:33     49s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:33     49s] [ MISC                   ]          0:00:00.2  (  16.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:28:33     49s] ---------------------------------------------------------------------------------------------
[07/12 15:28:33     49s]  SimplifyNetlist #1 TOTAL           0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[07/12 15:28:33     49s] ---------------------------------------------------------------------------------------------
[07/12 15:28:33     49s] 
[07/12 15:28:33     49s] *** Starting optimizing excluded clock nets MEM= 2111.5M) ***
[07/12 15:28:33     49s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2111.5M) ***
[07/12 15:28:33     49s] *** Starting optimizing excluded clock nets MEM= 2111.5M) ***
[07/12 15:28:33     49s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2111.5M) ***
[07/12 15:28:33     49s] Info: Done creating the CCOpt slew target map.
[07/12 15:28:33     49s] Begin: GigaOpt high fanout net optimization
[07/12 15:28:33     49s] GigaOpt HFN: use maxLocalDensity 1.2
[07/12 15:28:33     49s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/12 15:28:33     49s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:49.8/0:04:18.9 (0.2), mem = 2111.5M
[07/12 15:28:33     49s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:28:33     49s] Info: 15 io nets excluded
[07/12 15:28:33     49s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:28:33     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1645698.3
[07/12 15:28:33     49s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:28:33     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.8 mem=2111.5M
[07/12 15:28:33     49s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/12 15:28:33     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:2111.5M, EPOCH TIME: 1720778313.461487
[07/12 15:28:33     49s] Processing tracks to init pin-track alignment.
[07/12 15:28:33     49s] z: 2, totalTracks: 1
[07/12 15:28:33     49s] z: 4, totalTracks: 1
[07/12 15:28:33     49s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:28:33     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2111.5M, EPOCH TIME: 1720778313.464069
[07/12 15:28:33     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:33     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:33     49s] 
[07/12 15:28:33     49s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:33     49s] 
[07/12 15:28:33     49s]  Skipping Bad Lib Cell Checking (CMU) !
[07/12 15:28:33     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2111.5M, EPOCH TIME: 1720778313.476058
[07/12 15:28:33     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2111.5M, EPOCH TIME: 1720778313.476118
[07/12 15:28:33     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2111.5M, EPOCH TIME: 1720778313.476365
[07/12 15:28:33     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2111.5MB).
[07/12 15:28:33     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2111.5M, EPOCH TIME: 1720778313.476503
[07/12 15:28:33     49s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:28:33     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.8 mem=2111.5M
[07/12 15:28:33     49s] ### Creating RouteCongInterface, started
[07/12 15:28:33     49s] 
[07/12 15:28:33     49s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[07/12 15:28:33     49s] 
[07/12 15:28:33     49s] #optDebug: {0, 1.000}
[07/12 15:28:33     49s] ### Creating RouteCongInterface, finished
[07/12 15:28:33     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.8 mem=2111.5M
[07/12 15:28:33     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.8 mem=2111.5M
[07/12 15:28:33     49s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 15:28:33     49s] Total-nets :: 459, Stn-nets :: 15, ratio :: 3.26797 %, Total-len 36220.7, Stn-len 0
[07/12 15:28:33     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2149.7M, EPOCH TIME: 1720778313.632293
[07/12 15:28:33     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:33     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:33     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:33     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:33     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2111.7M, EPOCH TIME: 1720778313.634554
[07/12 15:28:33     49s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:28:33     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1645698.3
[07/12 15:28:33     49s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:50.0/0:04:19.1 (0.2), mem = 2111.7M
[07/12 15:28:33     49s] 
[07/12 15:28:33     49s] =============================================================================================
[07/12 15:28:33     49s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.18-s099_1
[07/12 15:28:33     49s] =============================================================================================
[07/12 15:28:33     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:33     49s] ---------------------------------------------------------------------------------------------
[07/12 15:28:33     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:33     49s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:28:33     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:33     49s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:33     49s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:33     49s] [ MISC                   ]          0:00:00.1  (  84.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:28:33     49s] ---------------------------------------------------------------------------------------------
[07/12 15:28:33     49s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:28:33     49s] ---------------------------------------------------------------------------------------------
[07/12 15:28:33     49s] 
[07/12 15:28:33     49s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/12 15:28:33     49s] End: GigaOpt high fanout net optimization
[07/12 15:28:33     50s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/12 15:28:33     50s] Deleting Lib Analyzer.
[07/12 15:28:33     50s] Begin: GigaOpt Global Optimization
[07/12 15:28:33     50s] *info: use new DP (enabled)
[07/12 15:28:33     50s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/12 15:28:33     50s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:28:33     50s] Info: 15 io nets excluded
[07/12 15:28:33     50s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:28:33     50s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:50.1/0:04:19.2 (0.2), mem = 2111.7M
[07/12 15:28:33     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1645698.4
[07/12 15:28:33     50s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:28:33     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.1 mem=2111.7M
[07/12 15:28:33     50s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/12 15:28:33     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:2111.7M, EPOCH TIME: 1720778313.710808
[07/12 15:28:33     50s] Processing tracks to init pin-track alignment.
[07/12 15:28:33     50s] z: 2, totalTracks: 1
[07/12 15:28:33     50s] z: 4, totalTracks: 1
[07/12 15:28:33     50s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:28:33     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2111.7M, EPOCH TIME: 1720778313.713357
[07/12 15:28:33     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:33     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:33     50s] 
[07/12 15:28:33     50s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:33     50s] 
[07/12 15:28:33     50s]  Skipping Bad Lib Cell Checking (CMU) !
[07/12 15:28:33     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2111.7M, EPOCH TIME: 1720778313.725358
[07/12 15:28:33     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2111.7M, EPOCH TIME: 1720778313.725415
[07/12 15:28:33     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2111.7M, EPOCH TIME: 1720778313.725652
[07/12 15:28:33     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2111.7MB).
[07/12 15:28:33     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2111.7M, EPOCH TIME: 1720778313.725791
[07/12 15:28:33     50s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:28:33     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.1 mem=2111.7M
[07/12 15:28:33     50s] ### Creating RouteCongInterface, started
[07/12 15:28:33     50s] 
[07/12 15:28:33     50s] Creating Lib Analyzer ...
[07/12 15:28:33     50s] Total number of usable buffers from Lib Analyzer: 12 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:28:33     50s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[07/12 15:28:33     50s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:28:33     50s] 
[07/12 15:28:34     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:51.0 mem=2111.7M
[07/12 15:28:34     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:51.0 mem=2111.7M
[07/12 15:28:34     50s] Creating Lib Analyzer, finished. 
[07/12 15:28:34     51s] 
[07/12 15:28:34     51s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[07/12 15:28:34     51s] 
[07/12 15:28:34     51s] #optDebug: {0, 1.000}
[07/12 15:28:34     51s] ### Creating RouteCongInterface, finished
[07/12 15:28:34     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.0 mem=2111.7M
[07/12 15:28:34     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.0 mem=2111.7M
[07/12 15:28:34     51s] *info: 15 io nets excluded
[07/12 15:28:34     51s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:28:34     51s] *info: 3 clock nets excluded
[07/12 15:28:34     51s] *info: 8 multi-driver nets excluded.
[07/12 15:28:34     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2177.9M, EPOCH TIME: 1720778314.836000
[07/12 15:28:34     51s] Found 0 hard placement blockage before merging.
[07/12 15:28:34     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2177.9M, EPOCH TIME: 1720778314.836100
[07/12 15:28:34     51s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/12 15:28:34     51s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/12 15:28:34     51s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
[07/12 15:28:34     51s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/12 15:28:34     51s] |   0.000|   0.000|    2.71%|   0:00:00.0| 2180.9M|     worst|       NA| NA                     |
[07/12 15:28:34     51s] +--------+--------+---------+------------+--------+----------+---------+------------------------+
[07/12 15:28:34     51s] 
[07/12 15:28:34     51s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2180.9M) ***
[07/12 15:28:34     51s] 
[07/12 15:28:34     51s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2180.9M) ***
[07/12 15:28:34     51s] Deleting 0 temporary hard placement blockage(s).
[07/12 15:28:34     51s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/12 15:28:34     51s] Total-nets :: 459, Stn-nets :: 15, ratio :: 3.26797 %, Total-len 36220.7, Stn-len 0
[07/12 15:28:34     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2161.8M, EPOCH TIME: 1720778314.999922
[07/12 15:28:35     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:28:35     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:35     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:35     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:35     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2121.8M, EPOCH TIME: 1720778315.002555
[07/12 15:28:35     51s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:28:35     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1645698.4
[07/12 15:28:35     51s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:51.3/0:04:20.5 (0.2), mem = 2121.8M
[07/12 15:28:35     51s] 
[07/12 15:28:35     51s] =============================================================================================
[07/12 15:28:35     51s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.18-s099_1
[07/12 15:28:35     51s] =============================================================================================
[07/12 15:28:35     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:35     51s] ---------------------------------------------------------------------------------------------
[07/12 15:28:35     51s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:35     51s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  69.8 % )     0:00:00.9 /  0:00:00.9    1.0
[07/12 15:28:35     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:35     51s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.5
[07/12 15:28:35     51s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:35     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.9 /  0:00:00.9    1.0
[07/12 15:28:35     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:35     51s] [ TransformInit          ]      1   0:00:00.2  (  14.8 % )     0:00:00.2 /  0:00:00.2    0.9
[07/12 15:28:35     51s] [ MISC                   ]          0:00:00.2  (  12.6 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:28:35     51s] ---------------------------------------------------------------------------------------------
[07/12 15:28:35     51s]  GlobalOpt #1 TOTAL                 0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[07/12 15:28:35     51s] ---------------------------------------------------------------------------------------------
[07/12 15:28:35     51s] 
[07/12 15:28:35     51s] End: GigaOpt Global Optimization
[07/12 15:28:35     51s] *** Timing Is met
[07/12 15:28:35     51s] *** Check timing (0:00:00.0)
[07/12 15:28:35     51s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/12 15:28:35     51s] Deleting Lib Analyzer.
[07/12 15:28:35     51s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/12 15:28:35     51s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:28:35     51s] Info: 15 io nets excluded
[07/12 15:28:35     51s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:28:35     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.4 mem=2121.8M
[07/12 15:28:35     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.4 mem=2121.8M
[07/12 15:28:35     51s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/12 15:28:35     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2121.8M, EPOCH TIME: 1720778315.013720
[07/12 15:28:35     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:35     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:35     51s] 
[07/12 15:28:35     51s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:35     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2121.8M, EPOCH TIME: 1720778315.025904
[07/12 15:28:35     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:35     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:35     51s] **INFO: Flow update: Design timing is met.
[07/12 15:28:35     51s] **INFO: Flow update: Design timing is met.
[07/12 15:28:35     51s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[07/12 15:28:35     51s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:28:35     51s] Info: 15 io nets excluded
[07/12 15:28:35     51s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:28:35     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.4 mem=2119.8M
[07/12 15:28:35     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.4 mem=2119.8M
[07/12 15:28:35     51s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:28:35     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.4 mem=2177.1M
[07/12 15:28:35     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:2177.1M, EPOCH TIME: 1720778315.088235
[07/12 15:28:35     51s] Processing tracks to init pin-track alignment.
[07/12 15:28:35     51s] z: 2, totalTracks: 1
[07/12 15:28:35     51s] z: 4, totalTracks: 1
[07/12 15:28:35     51s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:28:35     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2177.1M, EPOCH TIME: 1720778315.090657
[07/12 15:28:35     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:35     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:35     51s] 
[07/12 15:28:35     51s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:35     51s] 
[07/12 15:28:35     51s]  Skipping Bad Lib Cell Checking (CMU) !
[07/12 15:28:35     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2177.1M, EPOCH TIME: 1720778315.103024
[07/12 15:28:35     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2177.1M, EPOCH TIME: 1720778315.103081
[07/12 15:28:35     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2177.1M, EPOCH TIME: 1720778315.103328
[07/12 15:28:35     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2177.1MB).
[07/12 15:28:35     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2177.1M, EPOCH TIME: 1720778315.103476
[07/12 15:28:35     51s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:28:35     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.5 mem=2177.1M
[07/12 15:28:35     51s] Begin: Area Reclaim Optimization
[07/12 15:28:35     51s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:51.5/0:04:20.6 (0.2), mem = 2177.1M
[07/12 15:28:35     51s] 
[07/12 15:28:35     51s] Creating Lib Analyzer ...
[07/12 15:28:35     51s] Total number of usable buffers from Lib Analyzer: 12 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:28:35     51s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[07/12 15:28:35     51s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:28:35     51s] 
[07/12 15:28:36     52s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:52.4 mem=2181.1M
[07/12 15:28:36     52s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:52.4 mem=2181.1M
[07/12 15:28:36     52s] Creating Lib Analyzer, finished. 
[07/12 15:28:36     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1645698.5
[07/12 15:28:36     52s] ### Creating RouteCongInterface, started
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] #optDebug: {0, 1.000}
[07/12 15:28:36     52s] ### Creating RouteCongInterface, finished
[07/12 15:28:36     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.4 mem=2181.1M
[07/12 15:28:36     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.4 mem=2181.1M
[07/12 15:28:36     52s] Usable buffer cells for single buffer setup transform:
[07/12 15:28:36     52s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd7 buffda bufbd7 bufbda bufbdf 
[07/12 15:28:36     52s] Number of usable buffer cells above: 12
[07/12 15:28:36     52s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2181.1M, EPOCH TIME: 1720778316.193565
[07/12 15:28:36     52s] Found 0 hard placement blockage before merging.
[07/12 15:28:36     52s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2181.1M, EPOCH TIME: 1720778316.193653
[07/12 15:28:36     52s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.71
[07/12 15:28:36     52s] +---------+---------+--------+--------+------------+--------+
[07/12 15:28:36     52s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/12 15:28:36     52s] +---------+---------+--------+--------+------------+--------+
[07/12 15:28:36     52s] |    2.71%|        -|   0.000|   0.000|   0:00:00.0| 2181.1M|
[07/12 15:28:36     52s] #optDebug: <stH: 5.6000 MiSeL: 124.5060>
[07/12 15:28:36     52s] |    2.71%|        1|   0.000|   0.000|   0:00:00.0| 2212.2M|
[07/12 15:28:36     52s] #optDebug: <stH: 5.6000 MiSeL: 124.5060>
[07/12 15:28:36     52s] +---------+---------+--------+--------+------------+--------+
[07/12 15:28:36     52s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.71
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/12 15:28:36     52s] --------------------------------------------------------------
[07/12 15:28:36     52s] |                                   | Total     | Sequential |
[07/12 15:28:36     52s] --------------------------------------------------------------
[07/12 15:28:36     52s] | Num insts resized                 |       0  |       0    |
[07/12 15:28:36     52s] | Num insts undone                  |       0  |       0    |
[07/12 15:28:36     52s] | Num insts Downsized               |       0  |       0    |
[07/12 15:28:36     52s] | Num insts Samesized               |       0  |       0    |
[07/12 15:28:36     52s] | Num insts Upsized                 |       0  |       0    |
[07/12 15:28:36     52s] | Num multiple commits+uncommits    |       0  |       -    |
[07/12 15:28:36     52s] --------------------------------------------------------------
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/12 15:28:36     52s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[07/12 15:28:36     52s] Deleting 0 temporary hard placement blockage(s).
[07/12 15:28:36     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1645698.5
[07/12 15:28:36     52s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.1/0:00:01.2 (1.0), totSession cpu/real = 0:00:52.6/0:04:21.7 (0.2), mem = 2212.2M
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] =============================================================================================
[07/12 15:28:36     52s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.18-s099_1
[07/12 15:28:36     52s] =============================================================================================
[07/12 15:28:36     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:36     52s] ---------------------------------------------------------------------------------------------
[07/12 15:28:36     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  81.2 % )     0:00:00.9 /  0:00:00.9    1.0
[07/12 15:28:36     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[07/12 15:28:36     52s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/12 15:28:36     52s] [ OptGetWeight           ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ OptEval                ]     10   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:28:36     52s] [ OptCommit              ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[07/12 15:28:36     52s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/12 15:28:36     52s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ MISC                   ]          0:00:00.1  (  12.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:28:36     52s] ---------------------------------------------------------------------------------------------
[07/12 15:28:36     52s]  AreaOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.1    1.0
[07/12 15:28:36     52s] ---------------------------------------------------------------------------------------------
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2193.1M, EPOCH TIME: 1720778316.259135
[07/12 15:28:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:28:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2132.1M, EPOCH TIME: 1720778316.261551
[07/12 15:28:36     52s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:28:36     52s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2132.09M, totSessionCpu=0:00:53).
[07/12 15:28:36     52s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/12 15:28:36     52s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:28:36     52s] Info: 15 io nets excluded
[07/12 15:28:36     52s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:28:36     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.6 mem=2132.1M
[07/12 15:28:36     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.6 mem=2132.1M
[07/12 15:28:36     52s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:28:36     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.6 mem=2189.3M
[07/12 15:28:36     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:2189.3M, EPOCH TIME: 1720778316.269886
[07/12 15:28:36     52s] Processing tracks to init pin-track alignment.
[07/12 15:28:36     52s] z: 2, totalTracks: 1
[07/12 15:28:36     52s] z: 4, totalTracks: 1
[07/12 15:28:36     52s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:28:36     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2189.3M, EPOCH TIME: 1720778316.272308
[07/12 15:28:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s]  Skipping Bad Lib Cell Checking (CMU) !
[07/12 15:28:36     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2189.3M, EPOCH TIME: 1720778316.284246
[07/12 15:28:36     52s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2189.3M, EPOCH TIME: 1720778316.284305
[07/12 15:28:36     52s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2189.3M, EPOCH TIME: 1720778316.284540
[07/12 15:28:36     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2189.3MB).
[07/12 15:28:36     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2189.3M, EPOCH TIME: 1720778316.284677
[07/12 15:28:36     52s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:28:36     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.6 mem=2189.3M
[07/12 15:28:36     52s] Begin: Area Reclaim Optimization
[07/12 15:28:36     52s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:52.6/0:04:21.8 (0.2), mem = 2189.3M
[07/12 15:28:36     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1645698.6
[07/12 15:28:36     52s] ### Creating RouteCongInterface, started
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] #optDebug: {0, 1.000}
[07/12 15:28:36     52s] ### Creating RouteCongInterface, finished
[07/12 15:28:36     52s] ### Creating LA Mngr. totSessionCpu=0:00:52.6 mem=2189.3M
[07/12 15:28:36     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:52.6 mem=2189.3M
[07/12 15:28:36     52s] Usable buffer cells for single buffer setup transform:
[07/12 15:28:36     52s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd7 buffda bufbd7 bufbda bufbdf 
[07/12 15:28:36     52s] Number of usable buffer cells above: 12
[07/12 15:28:36     52s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2189.3M, EPOCH TIME: 1720778316.435316
[07/12 15:28:36     52s] Found 0 hard placement blockage before merging.
[07/12 15:28:36     52s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2189.3M, EPOCH TIME: 1720778316.435399
[07/12 15:28:36     52s] Reclaim Optimization WNS Slack 0.049  TNS Slack 0.000 Density 2.71
[07/12 15:28:36     52s] +---------+---------+--------+--------+------------+--------+
[07/12 15:28:36     52s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/12 15:28:36     52s] +---------+---------+--------+--------+------------+--------+
[07/12 15:28:36     52s] |    2.71%|        -|   0.049|   0.000|   0:00:00.0| 2189.3M|
[07/12 15:28:36     52s] |    2.71%|        0|   0.049|   0.000|   0:00:00.0| 2189.3M|
[07/12 15:28:36     52s] #optDebug: <stH: 5.6000 MiSeL: 124.5060>
[07/12 15:28:36     52s] |    2.71%|        0|   0.049|   0.000|   0:00:00.0| 2189.3M|
[07/12 15:28:36     52s] |    2.71%|        0|   0.049|   0.000|   0:00:00.0| 2189.3M|
[07/12 15:28:36     52s] |    2.71%|        0|   0.049|   0.000|   0:00:00.0| 2189.3M|
[07/12 15:28:36     52s] #optDebug: <stH: 5.6000 MiSeL: 124.5060>
[07/12 15:28:36     52s] #optDebug: RTR_SNLTF <10.0000 5.6000> <56.0000> 
[07/12 15:28:36     52s] |    2.71%|        0|   0.049|   0.000|   0:00:00.0| 2189.3M|
[07/12 15:28:36     52s] +---------+---------+--------+--------+------------+--------+
[07/12 15:28:36     52s] Reclaim Optimization End WNS Slack 0.049  TNS Slack 0.000 Density 2.71
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/12 15:28:36     52s] --------------------------------------------------------------
[07/12 15:28:36     52s] |                                   | Total     | Sequential |
[07/12 15:28:36     52s] --------------------------------------------------------------
[07/12 15:28:36     52s] | Num insts resized                 |       0  |       0    |
[07/12 15:28:36     52s] | Num insts undone                  |       0  |       0    |
[07/12 15:28:36     52s] | Num insts Downsized               |       0  |       0    |
[07/12 15:28:36     52s] | Num insts Samesized               |       0  |       0    |
[07/12 15:28:36     52s] | Num insts Upsized                 |       0  |       0    |
[07/12 15:28:36     52s] | Num multiple commits+uncommits    |       0  |       -    |
[07/12 15:28:36     52s] --------------------------------------------------------------
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/12 15:28:36     52s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[07/12 15:28:36     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2189.3M, EPOCH TIME: 1720778316.497454
[07/12 15:28:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:28:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2189.3M, EPOCH TIME: 1720778316.499711
[07/12 15:28:36     52s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2189.3M, EPOCH TIME: 1720778316.500509
[07/12 15:28:36     52s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2189.3M, EPOCH TIME: 1720778316.500589
[07/12 15:28:36     52s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2189.3M, EPOCH TIME: 1720778316.502817
[07/12 15:28:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:36     52s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:2189.3M, EPOCH TIME: 1720778316.514717
[07/12 15:28:36     52s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2189.3M, EPOCH TIME: 1720778316.514779
[07/12 15:28:36     52s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2189.3M, EPOCH TIME: 1720778316.514997
[07/12 15:28:36     52s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2189.3M, EPOCH TIME: 1720778316.515097
[07/12 15:28:36     52s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2189.3M, EPOCH TIME: 1720778316.515171
[07/12 15:28:36     52s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:2189.3M, EPOCH TIME: 1720778316.515234
[07/12 15:28:36     52s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.015, MEM:2189.3M, EPOCH TIME: 1720778316.515281
[07/12 15:28:36     52s] TDRefine: refinePlace mode is spiral
[07/12 15:28:36     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1645698.1
[07/12 15:28:36     52s] OPERPROF: Starting RefinePlace at level 1, MEM:2189.3M, EPOCH TIME: 1720778316.515355
[07/12 15:28:36     52s] *** Starting refinePlace (0:00:52.9 mem=2189.3M) ***
[07/12 15:28:36     52s] Total net bbox length = 3.164e+04 (1.601e+04 1.562e+04) (ext = 1.425e+04)
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:36     52s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/12 15:28:36     52s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:36     52s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:36     52s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2189.3M, EPOCH TIME: 1720778316.517487
[07/12 15:28:36     52s] Starting refinePlace ...
[07/12 15:28:36     52s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:36     52s] One DDP V2 for no tweak run.
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[07/12 15:28:36     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f64f87151a0.
[07/12 15:28:36     52s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/12 15:28:36     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/12 15:28:36     52s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:28:36     52s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:28:36     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2173.3MB) @(0:00:52.9 - 0:00:52.9).
[07/12 15:28:36     52s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/12 15:28:36     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2173.3MB
[07/12 15:28:36     52s] Statistics of distance of Instance movement in refine placement:
[07/12 15:28:36     52s]   maximum (X+Y) =         0.00 um
[07/12 15:28:36     52s]   mean    (X+Y) =         0.00 um
[07/12 15:28:36     52s] Summary Report:
[07/12 15:28:36     52s] Instances move: 0 (out of 428 movable)
[07/12 15:28:36     52s] Instances flipped: 0
[07/12 15:28:36     52s] Mean displacement: 0.00 um
[07/12 15:28:36     52s] Max displacement: 0.00 um 
[07/12 15:28:36     52s] Total instances moved : 0
[07/12 15:28:36     52s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.011, REAL:0.010, MEM:2173.3M, EPOCH TIME: 1720778316.527742
[07/12 15:28:36     52s] Total net bbox length = 3.164e+04 (1.601e+04 1.562e+04) (ext = 1.425e+04)
[07/12 15:28:36     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2173.3MB
[07/12 15:28:36     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2173.3MB) @(0:00:52.9 - 0:00:52.9).
[07/12 15:28:36     52s] *** Finished refinePlace (0:00:52.9 mem=2173.3M) ***
[07/12 15:28:36     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1645698.1
[07/12 15:28:36     52s] OPERPROF: Finished RefinePlace at level 1, CPU:0.013, REAL:0.013, MEM:2173.3M, EPOCH TIME: 1720778316.528134
[07/12 15:28:36     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2173.3M, EPOCH TIME: 1720778316.529497
[07/12 15:28:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:28:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2173.3M, EPOCH TIME: 1720778316.531722
[07/12 15:28:36     52s] *** maximum move = 0.00 um ***
[07/12 15:28:36     52s] *** Finished re-routing un-routed nets (2173.3M) ***
[07/12 15:28:36     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:2192.4M, EPOCH TIME: 1720778316.538563
[07/12 15:28:36     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2192.4M, EPOCH TIME: 1720778316.541471
[07/12 15:28:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:36     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2192.4M, EPOCH TIME: 1720778316.553539
[07/12 15:28:36     52s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2192.4M, EPOCH TIME: 1720778316.553611
[07/12 15:28:36     52s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2208.4M, EPOCH TIME: 1720778316.553992
[07/12 15:28:36     52s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2208.4M, EPOCH TIME: 1720778316.554106
[07/12 15:28:36     52s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2208.4M, EPOCH TIME: 1720778316.554176
[07/12 15:28:36     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2208.4M, EPOCH TIME: 1720778316.554239
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2208.4M) ***
[07/12 15:28:36     52s] Deleting 0 temporary hard placement blockage(s).
[07/12 15:28:36     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1645698.6
[07/12 15:28:36     52s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:52.9/0:04:22.0 (0.2), mem = 2208.4M
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] =============================================================================================
[07/12 15:28:36     52s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.18-s099_1
[07/12 15:28:36     52s] =============================================================================================
[07/12 15:28:36     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:36     52s] ---------------------------------------------------------------------------------------------
[07/12 15:28:36     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ OptimizationStep       ]      1   0:00:00.0  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/12 15:28:36     52s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    1.0
[07/12 15:28:36     52s] [ OptGetWeight           ]     30   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ OptEval                ]     30   0:00:00.0  (  15.6 % )     0:00:00.0 /  0:00:00.1    1.2
[07/12 15:28:36     52s] [ OptCommit              ]     30   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ PostCommitDelayUpdate  ]     30   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ RefinePlace            ]      1   0:00:00.1  (  23.1 % )     0:00:00.1 /  0:00:00.1    1.1
[07/12 15:28:36     52s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:36     52s] [ MISC                   ]          0:00:00.1  (  51.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/12 15:28:36     52s] ---------------------------------------------------------------------------------------------
[07/12 15:28:36     52s]  AreaOpt #2 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:28:36     52s] ---------------------------------------------------------------------------------------------
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2189.3M, EPOCH TIME: 1720778316.560600
[07/12 15:28:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2132.3M, EPOCH TIME: 1720778316.562868
[07/12 15:28:36     52s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:28:36     52s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2132.33M, totSessionCpu=0:00:53).
[07/12 15:28:36     52s] postCtsLateCongRepair #1 0
[07/12 15:28:36     52s] postCtsLateCongRepair #1 0
[07/12 15:28:36     52s] postCtsLateCongRepair #1 0
[07/12 15:28:36     52s] postCtsLateCongRepair #1 0
[07/12 15:28:36     52s] Starting local wire reclaim
[07/12 15:28:36     52s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[07/12 15:28:36     52s] ThreeLayerMode is on. Timing-driven placement option disabled.
[07/12 15:28:36     52s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2132.3M, EPOCH TIME: 1720778316.594378
[07/12 15:28:36     52s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2132.3M, EPOCH TIME: 1720778316.594443
[07/12 15:28:36     52s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2132.3M, EPOCH TIME: 1720778316.594499
[07/12 15:28:36     52s] Processing tracks to init pin-track alignment.
[07/12 15:28:36     52s] z: 2, totalTracks: 1
[07/12 15:28:36     52s] z: 4, totalTracks: 1
[07/12 15:28:36     52s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:28:36     52s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2132.3M, EPOCH TIME: 1720778316.596925
[07/12 15:28:36     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s]  Skipping Bad Lib Cell Checking (CMU) !
[07/12 15:28:36     52s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.012, REAL:0.012, MEM:2132.3M, EPOCH TIME: 1720778316.608939
[07/12 15:28:36     52s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2132.3M, EPOCH TIME: 1720778316.609003
[07/12 15:28:36     52s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2132.3M, EPOCH TIME: 1720778316.609232
[07/12 15:28:36     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2132.3MB).
[07/12 15:28:36     52s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.015, REAL:0.015, MEM:2132.3M, EPOCH TIME: 1720778316.609382
[07/12 15:28:36     52s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.015, REAL:0.015, MEM:2132.3M, EPOCH TIME: 1720778316.609414
[07/12 15:28:36     52s] TDRefine: refinePlace mode is spiral
[07/12 15:28:36     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1645698.2
[07/12 15:28:36     52s] OPERPROF:   Starting RefinePlace at level 2, MEM:2132.3M, EPOCH TIME: 1720778316.609475
[07/12 15:28:36     52s] *** Starting refinePlace (0:00:53.0 mem=2132.3M) ***
[07/12 15:28:36     52s] Total net bbox length = 3.164e+04 (1.601e+04 1.562e+04) (ext = 1.425e+04)
[07/12 15:28:36     52s] 
[07/12 15:28:36     52s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:36     52s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:36     52s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:36     52s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2132.3M, EPOCH TIME: 1720778316.611547
[07/12 15:28:36     52s] Starting refinePlace ...
[07/12 15:28:36     52s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:36     52s] One DDP V2 for no tweak run.
[07/12 15:28:36     52s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2132.3M, EPOCH TIME: 1720778316.612183
[07/12 15:28:36     52s] OPERPROF:         Starting spMPad at level 5, MEM:2132.3M, EPOCH TIME: 1720778316.612828
[07/12 15:28:36     52s] OPERPROF:           Starting spContextMPad at level 6, MEM:2132.3M, EPOCH TIME: 1720778316.612900
[07/12 15:28:36     52s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2132.3M, EPOCH TIME: 1720778316.612936
[07/12 15:28:36     52s] MP Top (428): mp=1.050. U=0.027.
[07/12 15:28:36     52s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2132.3M, EPOCH TIME: 1720778316.613239
[07/12 15:28:36     52s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2132.3M, EPOCH TIME: 1720778316.613340
[07/12 15:28:36     52s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2132.3M, EPOCH TIME: 1720778316.613374
[07/12 15:28:36     52s] OPERPROF:             Starting InitSKP at level 7, MEM:2132.3M, EPOCH TIME: 1720778316.613589
[07/12 15:28:36     52s] no activity file in design. spp won't run.
[07/12 15:28:36     52s] no activity file in design. spp won't run.
[07/12 15:28:36     52s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[07/12 15:28:36     52s] OPERPROF:             Finished InitSKP at level 7, CPU:0.025, REAL:0.025, MEM:2132.3M, EPOCH TIME: 1720778316.638930
[07/12 15:28:36     52s] Timing cost in AAE based: 20.0824192395593855
[07/12 15:28:36     52s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.027, REAL:0.027, MEM:2132.3M, EPOCH TIME: 1720778316.640836
[07/12 15:28:36     52s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.028, REAL:0.028, MEM:2132.3M, EPOCH TIME: 1720778316.640917
[07/12 15:28:36     52s] SKP cleared!
[07/12 15:28:36     52s] AAE Timing clean up.
[07/12 15:28:36     52s] Tweakage: fix icg 1, fix clk 0.
[07/12 15:28:36     52s] Tweakage: density cost 1, scale 0.4.
[07/12 15:28:36     52s] Tweakage: activity cost 0, scale 1.0.
[07/12 15:28:36     52s] Tweakage: timing cost on, scale 1.0.
[07/12 15:28:36     52s] OPERPROF:         Starting CoreOperation at level 5, MEM:2132.3M, EPOCH TIME: 1720778316.641195
[07/12 15:28:36     52s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2132.3M, EPOCH TIME: 1720778316.641440
[07/12 15:28:36     53s] Tweakage swap 47 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 7 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 1 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 5 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage swap 0 pairs.
[07/12 15:28:36     53s] Tweakage move 102 insts.
[07/12 15:28:36     53s] Tweakage move 28 insts.
[07/12 15:28:36     53s] Tweakage move 10 insts.
[07/12 15:28:36     53s] Tweakage move 0 insts.
[07/12 15:28:36     53s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.154, REAL:0.154, MEM:2148.3M, EPOCH TIME: 1720778316.795554
[07/12 15:28:36     53s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.154, REAL:0.154, MEM:2148.3M, EPOCH TIME: 1720778316.795661
[07/12 15:28:36     53s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.183, REAL:0.184, MEM:2148.3M, EPOCH TIME: 1720778316.795836
[07/12 15:28:36     53s] Move report: Congestion aware Tweak moves 179 insts, mean move: 6.48 um, max move: 24.64 um 
[07/12 15:28:36     53s] 	Max move on inst (ram_1/g3803__5122): (629.68, 610.64) --> (627.44, 588.24)
[07/12 15:28:36     53s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:00.0, mem=2148.3mb) @(0:00:53.0 - 0:00:53.1).
[07/12 15:28:36     53s] 
[07/12 15:28:36     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[07/12 15:28:36     53s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f64f87151a0.
[07/12 15:28:36     53s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/12 15:28:36     53s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/12 15:28:36     53s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:28:36     53s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:28:36     53s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2116.3MB) @(0:00:53.1 - 0:00:53.1).
[07/12 15:28:36     53s] Move report: Detail placement moves 179 insts, mean move: 6.48 um, max move: 24.64 um 
[07/12 15:28:36     53s] 	Max move on inst (ram_1/g3803__5122): (629.68, 610.64) --> (627.44, 588.24)
[07/12 15:28:36     53s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2116.3MB
[07/12 15:28:36     53s] Statistics of distance of Instance movement in refine placement:
[07/12 15:28:36     53s]   maximum (X+Y) =        24.64 um
[07/12 15:28:36     53s]   inst (ram_1/g3803__5122) with max move: (629.68, 610.64) -> (627.44, 588.24)
[07/12 15:28:36     53s]   mean    (X+Y) =         6.48 um
[07/12 15:28:36     53s] Summary Report:
[07/12 15:28:36     53s] Instances move: 179 (out of 428 movable)
[07/12 15:28:36     53s] Instances flipped: 0
[07/12 15:28:36     53s] Mean displacement: 6.48 um
[07/12 15:28:36     53s] Max displacement: 24.64 um (Instance: ram_1/g3803__5122) (629.68, 610.64) -> (627.44, 588.24)
[07/12 15:28:36     53s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: nd12d1
[07/12 15:28:36     53s] Total instances moved : 179
[07/12 15:28:36     53s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.196, REAL:0.195, MEM:2116.3M, EPOCH TIME: 1720778316.806993
[07/12 15:28:36     53s] Total net bbox length = 3.141e+04 (1.582e+04 1.559e+04) (ext = 1.441e+04)
[07/12 15:28:36     53s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2116.3MB
[07/12 15:28:36     53s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2116.3MB) @(0:00:53.0 - 0:00:53.1).
[07/12 15:28:36     53s] *** Finished refinePlace (0:00:53.1 mem=2116.3M) ***
[07/12 15:28:36     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1645698.2
[07/12 15:28:36     53s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.198, REAL:0.198, MEM:2116.3M, EPOCH TIME: 1720778316.807410
[07/12 15:28:36     53s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2116.3M, EPOCH TIME: 1720778316.807459
[07/12 15:28:36     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:28:36     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:36     53s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2116.3M, EPOCH TIME: 1720778316.809919
[07/12 15:28:36     53s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.216, REAL:0.216, MEM:2116.3M, EPOCH TIME: 1720778316.809989
[07/12 15:28:36     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:28:36     53s] #################################################################################
[07/12 15:28:36     53s] # Design Stage: PreRoute
[07/12 15:28:36     53s] # Design Name: single_port_ram
[07/12 15:28:36     53s] # Design Mode: 90nm
[07/12 15:28:36     53s] # Analysis Mode: MMMC OCV 
[07/12 15:28:36     53s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:28:36     53s] # Signoff Settings: SI Off 
[07/12 15:28:36     53s] #################################################################################
[07/12 15:28:36     53s] Calculate early delays in OCV mode...
[07/12 15:28:36     53s] Calculate late delays in OCV mode...
[07/12 15:28:36     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 2100.1M, InitMEM = 2100.1M)
[07/12 15:28:36     53s] Start delay calculation (fullDC) (1 T). (MEM=2100.12)
[07/12 15:28:36     53s] End AAE Lib Interpolated Model. (MEM=2108.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:37     53s] Total number of fetched objects 467
[07/12 15:28:37     53s] Total number of fetched objects 467
[07/12 15:28:37     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:37     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:37     53s] End delay calculation. (MEM=2156.02 CPU=0:00:00.1 REAL=0:00:01.0)
[07/12 15:28:37     53s] End delay calculation (fullDC). (MEM=2156.02 CPU=0:00:00.1 REAL=0:00:01.0)
[07/12 15:28:37     53s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2156.0M) ***
[07/12 15:28:37     53s] eGR doReRoute: optGuide
[07/12 15:28:37     53s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2164.0M, EPOCH TIME: 1720778317.192294
[07/12 15:28:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     53s] All LLGs are deleted
[07/12 15:28:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2164.0M, EPOCH TIME: 1720778317.192376
[07/12 15:28:37     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2164.0M, EPOCH TIME: 1720778317.192431
[07/12 15:28:37     53s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2122.0M, EPOCH TIME: 1720778317.192830
[07/12 15:28:37     53s] {MMLU 0 0 459}
[07/12 15:28:37     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.5 mem=2122.0M
[07/12 15:28:37     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.5 mem=2122.0M
[07/12 15:28:37     53s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2122.02 MB )
[07/12 15:28:37     53s] (I)      ======================= Layers =======================
[07/12 15:28:37     53s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:28:37     53s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[07/12 15:28:37     53s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:28:37     53s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[07/12 15:28:37     53s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[07/12 15:28:37     53s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[07/12 15:28:37     53s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[07/12 15:28:37     53s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[07/12 15:28:37     53s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[07/12 15:28:37     53s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[07/12 15:28:37     53s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:28:37     53s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[07/12 15:28:37     53s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[07/12 15:28:37     53s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:28:37     53s] (I)      Started Import and model ( Curr Mem: 2122.02 MB )
[07/12 15:28:37     53s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:37     53s] (I)      == Non-default Options ==
[07/12 15:28:37     53s] (I)      Maximum routing layer                              : 4
[07/12 15:28:37     53s] (I)      Number of threads                                  : 1
[07/12 15:28:37     53s] (I)      Method to set GCell size                           : row
[07/12 15:28:37     53s] (I)      Counted 794 PG shapes. We will not process PG shapes layer by layer.
[07/12 15:28:37     53s] (I)      Use row-based GCell size
[07/12 15:28:37     53s] (I)      Use row-based GCell align
[07/12 15:28:37     53s] (I)      layer 0 area = 202000
[07/12 15:28:37     53s] (I)      layer 1 area = 202000
[07/12 15:28:37     53s] (I)      layer 2 area = 202000
[07/12 15:28:37     53s] (I)      layer 3 area = 562000
[07/12 15:28:37     53s] (I)      GCell unit size   : 5600
[07/12 15:28:37     53s] (I)      GCell multiplier  : 1
[07/12 15:28:37     53s] (I)      GCell row height  : 5600
[07/12 15:28:37     53s] (I)      Actual row height : 5600
[07/12 15:28:37     53s] (I)      GCell align ref   : 465040 465040
[07/12 15:28:37     53s] [NR-eGR] Track table information for default rule: 
[07/12 15:28:37     53s] [NR-eGR] M1 has single uniform track structure
[07/12 15:28:37     53s] [NR-eGR] M2 has single uniform track structure
[07/12 15:28:37     53s] [NR-eGR] M3 has single uniform track structure
[07/12 15:28:37     53s] [NR-eGR] TOP_M has single uniform track structure
[07/12 15:28:37     53s] (I)      ============== Default via ===============
[07/12 15:28:37     53s] (I)      +---+------------------+-----------------+
[07/12 15:28:37     53s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/12 15:28:37     53s] (I)      +---+------------------+-----------------+
[07/12 15:28:37     53s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[07/12 15:28:37     53s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[07/12 15:28:37     53s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[07/12 15:28:37     53s] (I)      +---+------------------+-----------------+
[07/12 15:28:37     53s] [NR-eGR] Read 471 PG shapes
[07/12 15:28:37     53s] [NR-eGR] Read 0 clock shapes
[07/12 15:28:37     53s] [NR-eGR] Read 0 other shapes
[07/12 15:28:37     53s] [NR-eGR] #Routing Blockages  : 0
[07/12 15:28:37     53s] [NR-eGR] #Instance Blockages : 2678
[07/12 15:28:37     53s] [NR-eGR] #PG Blockages       : 471
[07/12 15:28:37     53s] [NR-eGR] #Halo Blockages     : 0
[07/12 15:28:37     53s] [NR-eGR] #Boundary Blockages : 0
[07/12 15:28:37     53s] [NR-eGR] #Clock Blockages    : 0
[07/12 15:28:37     53s] [NR-eGR] #Other Blockages    : 0
[07/12 15:28:37     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/12 15:28:37     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/12 15:28:37     53s] [NR-eGR] Read 459 nets ( ignored 0 )
[07/12 15:28:37     53s] (I)      early_global_route_priority property id does not exist.
[07/12 15:28:37     53s] (I)      Read Num Blocks=3149  Num Prerouted Wires=0  Num CS=0
[07/12 15:28:37     53s] (I)      Layer 1 (V) : #blockages 1256 : #preroutes 0
[07/12 15:28:37     53s] (I)      Layer 2 (H) : #blockages 1236 : #preroutes 0
[07/12 15:28:37     53s] (I)      Layer 3 (V) : #blockages 657 : #preroutes 0
[07/12 15:28:37     53s] (I)      Number of ignored nets                =      0
[07/12 15:28:37     53s] (I)      Number of connected nets              =      0
[07/12 15:28:37     53s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/12 15:28:37     53s] (I)      Number of clock nets                  =      3.  Ignored: No
[07/12 15:28:37     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/12 15:28:37     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/12 15:28:37     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/12 15:28:37     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/12 15:28:37     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/12 15:28:37     53s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/12 15:28:37     53s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 15:28:37     53s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/12 15:28:37     53s] (I)      Ndr track 0 does not exist
[07/12 15:28:37     53s] (I)      ---------------------Grid Graph Info--------------------
[07/12 15:28:37     53s] (I)      Routing area        : (0, 0) - (1649760, 1649760)
[07/12 15:28:37     53s] (I)      Core area           : (465040, 465040) - (1184720, 1184720)
[07/12 15:28:37     53s] (I)      Site width          :   560  (dbu)
[07/12 15:28:37     53s] (I)      Row height          :  5600  (dbu)
[07/12 15:28:37     53s] (I)      GCell row height    :  5600  (dbu)
[07/12 15:28:37     53s] (I)      GCell width         :  5600  (dbu)
[07/12 15:28:37     53s] (I)      GCell height        :  5600  (dbu)
[07/12 15:28:37     53s] (I)      Grid                :   295   295     4
[07/12 15:28:37     53s] (I)      Layer numbers       :     1     2     3     4
[07/12 15:28:37     53s] (I)      Vertical capacity   :     0  5600     0  5600
[07/12 15:28:37     53s] (I)      Horizontal capacity :     0     0  5600     0
[07/12 15:28:37     53s] (I)      Default wire width  :   230   280   280   440
[07/12 15:28:37     53s] (I)      Default wire space  :   230   280   280   460
[07/12 15:28:37     53s] (I)      Default wire pitch  :   460   560   560   900
[07/12 15:28:37     53s] (I)      Default pitch size  :   460   560   560  1120
[07/12 15:28:37     53s] (I)      First track coord   :   800   520   800  1640
[07/12 15:28:37     53s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[07/12 15:28:37     53s] (I)      Total num of tracks :  2945  2945  2945  1472
[07/12 15:28:37     53s] (I)      Num of masks        :     1     1     1     1
[07/12 15:28:37     53s] (I)      Num of trim masks   :     0     0     0     0
[07/12 15:28:37     53s] (I)      --------------------------------------------------------
[07/12 15:28:37     53s] 
[07/12 15:28:37     53s] [NR-eGR] ============ Routing rule table ============
[07/12 15:28:37     53s] [NR-eGR] Rule id: 0  Nets: 444
[07/12 15:28:37     53s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/12 15:28:37     53s] (I)                    Layer    2    3     4 
[07/12 15:28:37     53s] (I)                    Pitch  560  560  1120 
[07/12 15:28:37     53s] (I)             #Used tracks    1    1     1 
[07/12 15:28:37     53s] (I)       #Fully used tracks    1    1     1 
[07/12 15:28:37     53s] [NR-eGR] ========================================
[07/12 15:28:37     53s] [NR-eGR] 
[07/12 15:28:37     53s] (I)      =============== Blocked Tracks ===============
[07/12 15:28:37     53s] (I)      +-------+---------+----------+---------------+
[07/12 15:28:37     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/12 15:28:37     53s] (I)      +-------+---------+----------+---------------+
[07/12 15:28:37     53s] (I)      |     1 |       0 |        0 |         0.00% |
[07/12 15:28:37     53s] (I)      |     2 |  868775 |   489747 |        56.37% |
[07/12 15:28:37     53s] (I)      |     3 |  868775 |   461399 |        53.11% |
[07/12 15:28:37     53s] (I)      |     4 |  434240 |   253520 |        58.38% |
[07/12 15:28:37     53s] (I)      +-------+---------+----------+---------------+
[07/12 15:28:37     53s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2127.52 MB )
[07/12 15:28:37     53s] (I)      Reset routing kernel
[07/12 15:28:37     53s] (I)      Started Global Routing ( Curr Mem: 2127.52 MB )
[07/12 15:28:37     53s] (I)      totalPins=1601  totalGlobalPin=1579 (98.63%)
[07/12 15:28:37     53s] (I)      total 2D Cap : 974231 = (410460 H, 563771 V)
[07/12 15:28:37     53s] [NR-eGR] Layer group 1: route 444 net(s) in layer range [2, 4]
[07/12 15:28:37     53s] (I)      
[07/12 15:28:37     53s] (I)      ============  Phase 1a Route ============
[07/12 15:28:37     53s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/12 15:28:37     53s] (I)      Usage: 6287 = (3237 H, 3050 V) = (0.79% H, 0.54% V) = (1.813e+04um H, 1.708e+04um V)
[07/12 15:28:37     53s] (I)      
[07/12 15:28:37     53s] (I)      ============  Phase 1b Route ============
[07/12 15:28:37     53s] (I)      Usage: 6287 = (3237 H, 3050 V) = (0.79% H, 0.54% V) = (1.813e+04um H, 1.708e+04um V)
[07/12 15:28:37     53s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.520720e+04um
[07/12 15:28:37     53s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/12 15:28:37     53s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/12 15:28:37     53s] (I)      
[07/12 15:28:37     53s] (I)      ============  Phase 1c Route ============
[07/12 15:28:37     53s] (I)      Usage: 6287 = (3237 H, 3050 V) = (0.79% H, 0.54% V) = (1.813e+04um H, 1.708e+04um V)
[07/12 15:28:37     53s] (I)      
[07/12 15:28:37     53s] (I)      ============  Phase 1d Route ============
[07/12 15:28:37     53s] (I)      Usage: 6287 = (3237 H, 3050 V) = (0.79% H, 0.54% V) = (1.813e+04um H, 1.708e+04um V)
[07/12 15:28:37     53s] (I)      
[07/12 15:28:37     53s] (I)      ============  Phase 1e Route ============
[07/12 15:28:37     53s] (I)      Usage: 6287 = (3237 H, 3050 V) = (0.79% H, 0.54% V) = (1.813e+04um H, 1.708e+04um V)
[07/12 15:28:37     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.520720e+04um
[07/12 15:28:37     53s] (I)      
[07/12 15:28:37     53s] (I)      ============  Phase 1l Route ============
[07/12 15:28:37     53s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/12 15:28:37     53s] (I)      Layer  2:     381312      3495         0      473670      393630    (54.61%) 
[07/12 15:28:37     53s] (I)      Layer  3:     410300      3245         0      445380      421920    (51.35%) 
[07/12 15:28:37     53s] (I)      Layer  4:     181702        51         0      241355      192295    (55.66%) 
[07/12 15:28:37     53s] (I)      Total:        973314      6791         0     1160405     1007845    (53.52%) 
[07/12 15:28:37     53s] (I)      
[07/12 15:28:37     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/12 15:28:37     53s] [NR-eGR]                        OverCon            
[07/12 15:28:37     53s] [NR-eGR]                         #Gcell     %Gcell
[07/12 15:28:37     53s] [NR-eGR]        Layer             (1-0)    OverCon
[07/12 15:28:37     53s] [NR-eGR] ----------------------------------------------
[07/12 15:28:37     53s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/12 15:28:37     53s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/12 15:28:37     53s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/12 15:28:37     53s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[07/12 15:28:37     53s] [NR-eGR] ----------------------------------------------
[07/12 15:28:37     53s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/12 15:28:37     53s] [NR-eGR] 
[07/12 15:28:37     53s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2136.52 MB )
[07/12 15:28:37     53s] (I)      total 2D Cap : 974966 = (410780 H, 564186 V)
[07/12 15:28:37     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/12 15:28:37     53s] (I)      ============= Track Assignment ============
[07/12 15:28:37     53s] (I)      Started Track Assignment (1T) ( Curr Mem: 2136.52 MB )
[07/12 15:28:37     53s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[07/12 15:28:37     53s] (I)      Run Multi-thread track assignment
[07/12 15:28:37     53s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2136.52 MB )
[07/12 15:28:37     53s] (I)      Started Export ( Curr Mem: 2136.52 MB )
[07/12 15:28:37     53s] [NR-eGR]                Length (um)  Vias 
[07/12 15:28:37     53s] [NR-eGR] ---------------------------------
[07/12 15:28:37     53s] [NR-eGR]  M1     (1H)             0  1568 
[07/12 15:28:37     53s] [NR-eGR]  M2     (2V)         17202  2257 
[07/12 15:28:37     53s] [NR-eGR]  M3     (3H)         18329    17 
[07/12 15:28:37     53s] [NR-eGR]  TOP_M  (4V)           292     0 
[07/12 15:28:37     53s] [NR-eGR] ---------------------------------
[07/12 15:28:37     53s] [NR-eGR]         Total        35823  3842 
[07/12 15:28:37     53s] [NR-eGR] --------------------------------------------------------------------------
[07/12 15:28:37     53s] [NR-eGR] Total half perimeter of net bounding box: 31411um
[07/12 15:28:37     53s] [NR-eGR] Total length: 35823um, number of vias: 3842
[07/12 15:28:37     53s] [NR-eGR] --------------------------------------------------------------------------
[07/12 15:28:37     53s] [NR-eGR] Total eGR-routed clock nets wire length: 2173um, number of vias: 378
[07/12 15:28:37     53s] [NR-eGR] --------------------------------------------------------------------------
[07/12 15:28:37     53s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2110.79 MB )
[07/12 15:28:37     53s] Saved RC grid cleaned up.
[07/12 15:28:37     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2110.79 MB )
[07/12 15:28:37     53s] (I)      ======================================== Runtime Summary ========================================
[07/12 15:28:37     53s] (I)       Step                                              %       Start      Finish      Real       CPU 
[07/12 15:28:37     53s] (I)      -------------------------------------------------------------------------------------------------
[07/12 15:28:37     53s] (I)       Early Global Route kernel                   100.00%  195.24 sec  195.37 sec  0.13 sec  0.13 sec 
[07/12 15:28:37     53s] (I)       +-Import and model                           18.25%  195.24 sec  195.27 sec  0.02 sec  0.02 sec 
[07/12 15:28:37     53s] (I)       | +-Create place DB                           0.98%  195.24 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | +-Import place data                       0.93%  195.24 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Read instances and placement          0.38%  195.24 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Read nets                             0.45%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | +-Create route DB                          12.85%  195.25 sec  195.26 sec  0.02 sec  0.02 sec 
[07/12 15:28:37     53s] (I)       | | +-Import route data (1T)                 12.65%  195.25 sec  195.26 sec  0.02 sec  0.02 sec 
[07/12 15:28:37     53s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.69%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | | +-Read routing blockages              0.00%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | | +-Read instance blockages             0.21%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | | +-Read PG blockages                   0.05%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | | +-Read clock blockages                0.02%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | | +-Read other blockages                0.02%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | | +-Read halo blockages                 0.01%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | | +-Read boundary cut boxes             0.00%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Read blackboxes                       0.01%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Read prerouted                        0.09%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Read unlegalized nets                 0.02%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Read nets                             0.14%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Set up via pillars                    0.00%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Initialize 3D grid graph              0.61%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Model blockage capacity               9.92%  195.25 sec  195.26 sec  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)       | | | | +-Initialize 3D capacity              9.07%  195.25 sec  195.26 sec  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)       | +-Read aux data                             0.00%  195.26 sec  195.26 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | +-Others data preparation                   0.22%  195.26 sec  195.26 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | +-Create route kernel                       3.88%  195.26 sec  195.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       +-Global Routing                             25.38%  195.27 sec  195.30 sec  0.03 sec  0.03 sec 
[07/12 15:28:37     53s] (I)       | +-Initialization                            0.66%  195.27 sec  195.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | +-Net group 1                              20.16%  195.27 sec  195.29 sec  0.03 sec  0.03 sec 
[07/12 15:28:37     53s] (I)       | | +-Generate topology                       0.36%  195.27 sec  195.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | +-Phase 1a                                3.15%  195.28 sec  195.28 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Pattern routing (1T)                  1.41%  195.28 sec  195.28 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.86%  195.28 sec  195.28 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Add via demand to 2D                  0.68%  195.28 sec  195.28 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | +-Phase 1b                                1.09%  195.28 sec  195.28 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Monotonic routing (1T)                0.85%  195.28 sec  195.28 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | +-Phase 1c                                0.02%  195.28 sec  195.28 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | +-Phase 1d                                0.01%  195.28 sec  195.28 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | +-Phase 1e                                0.33%  195.28 sec  195.28 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | +-Route legalization                    0.10%  195.28 sec  195.28 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | | | +-Legalize Blockage Violations        0.05%  195.28 sec  195.28 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | +-Phase 1l                                9.92%  195.28 sec  195.29 sec  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)       | | | +-Layer assignment (1T)                 6.89%  195.29 sec  195.29 sec  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)       | +-Clean cong LA                             0.00%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       +-Export 3D cong map                          6.59%  195.30 sec  195.31 sec  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)       | +-Export 2D cong map                        1.26%  195.31 sec  195.31 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       +-Extract Global 3D Wires                     0.12%  195.31 sec  195.31 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       +-Track Assignment (1T)                      10.82%  195.31 sec  195.32 sec  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)       | +-Initialization                            0.04%  195.31 sec  195.31 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | +-Track Assignment Kernel                  10.57%  195.31 sec  195.32 sec  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)       | +-Free Memory                               0.00%  195.32 sec  195.32 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       +-Export                                     36.36%  195.32 sec  195.37 sec  0.05 sec  0.05 sec 
[07/12 15:28:37     53s] (I)       | +-Export DB wires                           1.23%  195.32 sec  195.32 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | +-Export all nets                         0.92%  195.32 sec  195.32 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | | +-Set wire vias                           0.15%  195.32 sec  195.32 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | +-Report wirelength                         1.46%  195.32 sec  195.33 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | +-Update net boxes                          0.40%  195.33 sec  195.33 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)       | +-Update timing                            33.02%  195.33 sec  195.37 sec  0.04 sec  0.04 sec 
[07/12 15:28:37     53s] (I)       +-Postprocess design                          0.09%  195.37 sec  195.37 sec  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)      ======================= Summary by functions ========================
[07/12 15:28:37     53s] (I)       Lv  Step                                      %      Real       CPU 
[07/12 15:28:37     53s] (I)      ---------------------------------------------------------------------
[07/12 15:28:37     53s] (I)        0  Early Global Route kernel           100.00%  0.13 sec  0.13 sec 
[07/12 15:28:37     53s] (I)        1  Export                               36.36%  0.05 sec  0.05 sec 
[07/12 15:28:37     53s] (I)        1  Global Routing                       25.38%  0.03 sec  0.03 sec 
[07/12 15:28:37     53s] (I)        1  Import and model                     18.25%  0.02 sec  0.02 sec 
[07/12 15:28:37     53s] (I)        1  Track Assignment (1T)                10.82%  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)        1  Export 3D cong map                    6.59%  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)        1  Extract Global 3D Wires               0.12%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        1  Postprocess design                    0.09%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        2  Update timing                        33.02%  0.04 sec  0.04 sec 
[07/12 15:28:37     53s] (I)        2  Net group 1                          20.16%  0.03 sec  0.03 sec 
[07/12 15:28:37     53s] (I)        2  Create route DB                      12.85%  0.02 sec  0.02 sec 
[07/12 15:28:37     53s] (I)        2  Track Assignment Kernel              10.57%  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)        2  Create route kernel                   3.88%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        2  Report wirelength                     1.46%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        2  Export 2D cong map                    1.26%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        2  Export DB wires                       1.23%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        2  Create place DB                       0.98%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        2  Initialization                        0.70%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        2  Update net boxes                      0.40%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        2  Others data preparation               0.22%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        3  Import route data (1T)               12.65%  0.02 sec  0.02 sec 
[07/12 15:28:37     53s] (I)        3  Phase 1l                              9.92%  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)        3  Phase 1a                              3.15%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        3  Phase 1b                              1.09%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        3  Import place data                     0.93%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        3  Export all nets                       0.92%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        3  Generate topology                     0.36%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        3  Phase 1e                              0.33%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        3  Set wire vias                         0.15%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        3  Phase 1c                              0.02%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        3  Phase 1d                              0.01%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        4  Model blockage capacity               9.92%  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)        4  Layer assignment (1T)                 6.89%  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)        4  Pattern routing (1T)                  1.41%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        4  Pattern Routing Avoiding Blockages    0.86%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        4  Monotonic routing (1T)                0.85%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        4  Read blockages ( Layer 2-4 )          0.69%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        4  Add via demand to 2D                  0.68%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        4  Initialize 3D grid graph              0.61%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        4  Read nets                             0.59%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        4  Read instances and placement          0.38%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        4  Route legalization                    0.10%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        4  Read prerouted                        0.09%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        4  Read unlegalized nets                 0.02%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        5  Initialize 3D capacity                9.07%  0.01 sec  0.01 sec 
[07/12 15:28:37     53s] (I)        5  Read instance blockages               0.21%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        5  Legalize Blockage Violations          0.05%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        5  Read PG blockages                     0.05%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/12 15:28:37     53s] Extraction called for design 'single_port_ram' of instances=620 and nets=463 using extraction engine 'preRoute' .
[07/12 15:28:37     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 15:28:37     53s] Type 'man IMPEXT-3530' for more detail.
[07/12 15:28:37     53s] PreRoute RC Extraction called for design single_port_ram.
[07/12 15:28:37     53s] RC Extraction called in multi-corner(2) mode.
[07/12 15:28:37     53s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[07/12 15:28:37     53s] Type 'man IMPEXT-6166' for more detail.
[07/12 15:28:37     53s] RCMode: PreRoute
[07/12 15:28:37     53s]       RC Corner Indexes            0       1   
[07/12 15:28:37     53s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/12 15:28:37     53s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/12 15:28:37     53s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/12 15:28:37     53s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/12 15:28:37     53s] Shrink Factor                : 1.00000
[07/12 15:28:37     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/12 15:28:37     53s] Using capacitance table file ...
[07/12 15:28:37     53s] 
[07/12 15:28:37     53s] Trim Metal Layers:
[07/12 15:28:37     53s] LayerId::1 widthSet size::4
[07/12 15:28:37     53s] LayerId::2 widthSet size::4
[07/12 15:28:37     53s] LayerId::3 widthSet size::4
[07/12 15:28:37     53s] LayerId::4 widthSet size::3
[07/12 15:28:37     53s] Updating RC grid for preRoute extraction ...
[07/12 15:28:37     53s] eee: pegSigSF::1.070000
[07/12 15:28:37     53s] Initializing multi-corner resistance tables ...
[07/12 15:28:37     53s] eee: l::1 avDens::0.074332 usedTrk::2527.285004 availTrk::34000.000000 sigTrk::2527.285004
[07/12 15:28:37     53s] eee: l::2 avDens::0.022501 usedTrk::398.893750 availTrk::17727.566558 sigTrk::398.893750
[07/12 15:28:37     53s] eee: l::3 avDens::0.023888 usedTrk::342.135447 availTrk::14322.627068 sigTrk::342.135447
[07/12 15:28:37     53s] eee: l::4 avDens::0.029371 usedTrk::292.561429 availTrk::9960.849017 sigTrk::292.561429
[07/12 15:28:37     53s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.217719 uaWl=1.000000 uaWlH=0.519813 aWlH=0.000000 lMod=0 pMax=0.900100 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:28:37     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2110.789M)
[07/12 15:28:37     53s] Compute RC Scale Done ...
[07/12 15:28:37     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:2129.9M, EPOCH TIME: 1720778317.360795
[07/12 15:28:37     53s] [hotspot] +------------+---------------+---------------+
[07/12 15:28:37     53s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 15:28:37     53s] [hotspot] +------------+---------------+---------------+
[07/12 15:28:37     53s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 15:28:37     53s] [hotspot] +------------+---------------+---------------+
[07/12 15:28:37     53s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 15:28:37     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 15:28:37     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2145.9M, EPOCH TIME: 1720778317.364208
[07/12 15:28:37     53s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[07/12 15:28:37     53s] Begin: GigaOpt Route Type Constraints Refinement
[07/12 15:28:37     53s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:53.7/0:04:22.8 (0.2), mem = 2145.9M
[07/12 15:28:37     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1645698.7
[07/12 15:28:37     53s] ### Creating RouteCongInterface, started
[07/12 15:28:37     53s] 
[07/12 15:28:37     53s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[07/12 15:28:37     53s] 
[07/12 15:28:37     53s] #optDebug: {0, 1.000}
[07/12 15:28:37     53s] ### Creating RouteCongInterface, finished
[07/12 15:28:37     53s] Updated routing constraints on 0 nets.
[07/12 15:28:37     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1645698.7
[07/12 15:28:37     53s] Bottom Preferred Layer:
[07/12 15:28:37     53s]     None
[07/12 15:28:37     53s] Via Pillar Rule:
[07/12 15:28:37     53s]     None
[07/12 15:28:37     53s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:00:53.7/0:04:22.9 (0.2), mem = 2145.9M
[07/12 15:28:37     53s] 
[07/12 15:28:37     53s] =============================================================================================
[07/12 15:28:37     53s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.18-s099_1
[07/12 15:28:37     53s] =============================================================================================
[07/12 15:28:37     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:37     53s] ---------------------------------------------------------------------------------------------
[07/12 15:28:37     53s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  46.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:37     53s] [ MISC                   ]          0:00:00.0  (  53.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:37     53s] ---------------------------------------------------------------------------------------------
[07/12 15:28:37     53s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.2
[07/12 15:28:37     53s] ---------------------------------------------------------------------------------------------
[07/12 15:28:37     53s] 
[07/12 15:28:37     53s] End: GigaOpt Route Type Constraints Refinement
[07/12 15:28:37     53s] skip EGR on cluster skew clock nets.
[07/12 15:28:37     53s] OPTC: user 20.0
[07/12 15:28:37     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:28:37     53s] #################################################################################
[07/12 15:28:37     53s] # Design Stage: PreRoute
[07/12 15:28:37     53s] # Design Name: single_port_ram
[07/12 15:28:37     53s] # Design Mode: 90nm
[07/12 15:28:37     53s] # Analysis Mode: MMMC OCV 
[07/12 15:28:37     53s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:28:37     53s] # Signoff Settings: SI Off 
[07/12 15:28:37     53s] #################################################################################
[07/12 15:28:37     53s] Calculate early delays in OCV mode...
[07/12 15:28:37     53s] Calculate late delays in OCV mode...
[07/12 15:28:37     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 2155.4M, InitMEM = 2155.4M)
[07/12 15:28:37     53s] Start delay calculation (fullDC) (1 T). (MEM=2155.38)
[07/12 15:28:37     53s] End AAE Lib Interpolated Model. (MEM=2163.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:37     53s] Total number of fetched objects 467
[07/12 15:28:37     53s] Total number of fetched objects 467
[07/12 15:28:37     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:37     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:37     53s] End delay calculation. (MEM=2163.2 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:28:37     53s] End delay calculation (fullDC). (MEM=2163.2 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:28:37     53s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2163.2M) ***
[07/12 15:28:37     53s] Begin: GigaOpt postEco DRV Optimization
[07/12 15:28:37     53s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[07/12 15:28:37     53s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:54.0/0:04:23.1 (0.2), mem = 2171.2M
[07/12 15:28:37     53s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:28:37     53s] Info: 15 io nets excluded
[07/12 15:28:37     53s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:28:37     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1645698.8
[07/12 15:28:37     53s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:28:37     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.0 mem=2171.2M
[07/12 15:28:37     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:2171.2M, EPOCH TIME: 1720778317.651802
[07/12 15:28:37     53s] Processing tracks to init pin-track alignment.
[07/12 15:28:37     53s] z: 2, totalTracks: 1
[07/12 15:28:37     53s] z: 4, totalTracks: 1
[07/12 15:28:37     53s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:28:37     53s] All LLGs are deleted
[07/12 15:28:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2171.2M, EPOCH TIME: 1720778317.654312
[07/12 15:28:37     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2171.2M, EPOCH TIME: 1720778317.654435
[07/12 15:28:37     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2171.2M, EPOCH TIME: 1720778317.654579
[07/12 15:28:37     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     53s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2171.2M, EPOCH TIME: 1720778317.654723
[07/12 15:28:37     53s] Max number of tech site patterns supported in site array is 256.
[07/12 15:28:37     53s] Core basic site is CoreSite
[07/12 15:28:37     54s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2171.2M, EPOCH TIME: 1720778317.664821
[07/12 15:28:37     54s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:28:37     54s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:28:37     54s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2171.2M, EPOCH TIME: 1720778317.665079
[07/12 15:28:37     54s] Fast DP-INIT is on for default
[07/12 15:28:37     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 15:28:37     54s] Atter site array init, number of instance map data is 0.
[07/12 15:28:37     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:2171.2M, EPOCH TIME: 1720778317.667153
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s]  Skipping Bad Lib Cell Checking (CMU) !
[07/12 15:28:37     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2171.2M, EPOCH TIME: 1720778317.668285
[07/12 15:28:37     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2171.2M, EPOCH TIME: 1720778317.668332
[07/12 15:28:37     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2187.2M, EPOCH TIME: 1720778317.668736
[07/12 15:28:37     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2187.2MB).
[07/12 15:28:37     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:2187.2M, EPOCH TIME: 1720778317.668886
[07/12 15:28:37     54s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:28:37     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.0 mem=2187.2M
[07/12 15:28:37     54s] ### Creating RouteCongInterface, started
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s] #optDebug: {0, 1.000}
[07/12 15:28:37     54s] ### Creating RouteCongInterface, finished
[07/12 15:28:37     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.0 mem=2187.2M
[07/12 15:28:37     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.0 mem=2187.2M
[07/12 15:28:37     54s] [GPS-DRV] Optimizer parameters ============================= 
[07/12 15:28:37     54s] [GPS-DRV] maxDensity (design): 0.95
[07/12 15:28:37     54s] [GPS-DRV] maxLocalDensity: 0.98
[07/12 15:28:37     54s] [GPS-DRV] MaxBufDistForPlaceBlk: 1120 Microns
[07/12 15:28:37     54s] [GPS-DRV] All active and enabled setup views
[07/12 15:28:37     54s] [GPS-DRV]     worst
[07/12 15:28:37     54s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/12 15:28:37     54s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/12 15:28:37     54s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/12 15:28:37     54s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/12 15:28:37     54s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/12 15:28:37     54s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2206.3M, EPOCH TIME: 1720778317.825065
[07/12 15:28:37     54s] Found 0 hard placement blockage before merging.
[07/12 15:28:37     54s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2206.3M, EPOCH TIME: 1720778317.825152
[07/12 15:28:37     54s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 15:28:37     54s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/12 15:28:37     54s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 15:28:37     54s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/12 15:28:37     54s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 15:28:37     54s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 15:28:37     54s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.28|     0.00|       0|       0|       0|  2.71%|          |         |
[07/12 15:28:37     54s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 15:28:37     54s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.28|     0.00|       0|       0|       0|  2.71%| 0:00:00.0|  2222.3M|
[07/12 15:28:37     54s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2222.3M) ***
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s] Deleting 0 temporary hard placement blockage(s).
[07/12 15:28:37     54s] Total-nets :: 459, Stn-nets :: 15, ratio :: 3.26797 %, Total-len 35823.1, Stn-len 0
[07/12 15:28:37     54s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2203.2M, EPOCH TIME: 1720778317.844324
[07/12 15:28:37     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:28:37     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     54s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2158.2M, EPOCH TIME: 1720778317.846962
[07/12 15:28:37     54s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:28:37     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1645698.8
[07/12 15:28:37     54s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:54.2/0:04:23.3 (0.2), mem = 2158.2M
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s] =============================================================================================
[07/12 15:28:37     54s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.18-s099_1
[07/12 15:28:37     54s] =============================================================================================
[07/12 15:28:37     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:37     54s] ---------------------------------------------------------------------------------------------
[07/12 15:28:37     54s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    1.5
[07/12 15:28:37     54s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:37     54s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.3 % )     0:00:00.0 /  0:00:00.0    0.9
[07/12 15:28:37     54s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:37     54s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:37     54s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:37     54s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:37     54s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:37     54s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:37     54s] [ MISC                   ]          0:00:00.1  (  75.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:28:37     54s] ---------------------------------------------------------------------------------------------
[07/12 15:28:37     54s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:28:37     54s] ---------------------------------------------------------------------------------------------
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s] End: GigaOpt postEco DRV Optimization
[07/12 15:28:37     54s] **INFO: Flow update: Design timing is met.
[07/12 15:28:37     54s] Running refinePlace -preserveRouting true -hardFence false
[07/12 15:28:37     54s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[07/12 15:28:37     54s] ThreeLayerMode is on. Timing-driven placement option disabled.
[07/12 15:28:37     54s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2158.2M, EPOCH TIME: 1720778317.849238
[07/12 15:28:37     54s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2158.2M, EPOCH TIME: 1720778317.849294
[07/12 15:28:37     54s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2158.2M, EPOCH TIME: 1720778317.849351
[07/12 15:28:37     54s] Processing tracks to init pin-track alignment.
[07/12 15:28:37     54s] z: 2, totalTracks: 1
[07/12 15:28:37     54s] z: 4, totalTracks: 1
[07/12 15:28:37     54s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:28:37     54s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2158.2M, EPOCH TIME: 1720778317.851714
[07/12 15:28:37     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s]  Skipping Bad Lib Cell Checking (CMU) !
[07/12 15:28:37     54s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.012, REAL:0.012, MEM:2158.2M, EPOCH TIME: 1720778317.863714
[07/12 15:28:37     54s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2158.2M, EPOCH TIME: 1720778317.863768
[07/12 15:28:37     54s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2158.2M, EPOCH TIME: 1720778317.863996
[07/12 15:28:37     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2158.2MB).
[07/12 15:28:37     54s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.015, REAL:0.015, MEM:2158.2M, EPOCH TIME: 1720778317.864138
[07/12 15:28:37     54s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.015, REAL:0.015, MEM:2158.2M, EPOCH TIME: 1720778317.864170
[07/12 15:28:37     54s] TDRefine: refinePlace mode is spiral
[07/12 15:28:37     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1645698.3
[07/12 15:28:37     54s] OPERPROF:   Starting RefinePlace at level 2, MEM:2158.2M, EPOCH TIME: 1720778317.864228
[07/12 15:28:37     54s] *** Starting refinePlace (0:00:54.2 mem=2158.2M) ***
[07/12 15:28:37     54s] Total net bbox length = 3.141e+04 (1.582e+04 1.559e+04) (ext = 1.441e+04)
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:37     54s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:37     54s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s] Starting Small incrNP...
[07/12 15:28:37     54s] User Input Parameters:
[07/12 15:28:37     54s] - Congestion Driven    : Off
[07/12 15:28:37     54s] - Timing Driven        : Off
[07/12 15:28:37     54s] - Area-Violation Based : Off
[07/12 15:28:37     54s] - Start Rollback Level : -5
[07/12 15:28:37     54s] - Legalized            : On
[07/12 15:28:37     54s] - Window Based         : Off
[07/12 15:28:37     54s] - eDen incr mode       : Off
[07/12 15:28:37     54s] - Small incr mode      : On
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2158.2M, EPOCH TIME: 1720778317.866422
[07/12 15:28:37     54s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2158.2M, EPOCH TIME: 1720778317.866828
[07/12 15:28:37     54s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.001, REAL:0.001, MEM:2158.2M, EPOCH TIME: 1720778317.867902
[07/12 15:28:37     54s] default core: bins with density > 0.750 =  0.00 % ( 0 / 169 )
[07/12 15:28:37     54s] Density distribution unevenness ratio = 90.233%
[07/12 15:28:37     54s] Density distribution unevenness ratio (U70) = 0.000%
[07/12 15:28:37     54s] Density distribution unevenness ratio (U80) = 0.000%
[07/12 15:28:37     54s] Density distribution unevenness ratio (U90) = 0.000%
[07/12 15:28:37     54s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.002, REAL:0.002, MEM:2158.2M, EPOCH TIME: 1720778317.867994
[07/12 15:28:37     54s] cost 0.673000, thresh 1.000000
[07/12 15:28:37     54s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2158.2M)
[07/12 15:28:37     54s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:28:37     54s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2158.2M, EPOCH TIME: 1720778317.868134
[07/12 15:28:37     54s] Starting refinePlace ...
[07/12 15:28:37     54s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:37     54s] One DDP V2 for no tweak run.
[07/12 15:28:37     54s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:37     54s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2158.2M, EPOCH TIME: 1720778317.871473
[07/12 15:28:37     54s] DDP initSite1 nrRow 128 nrJob 128
[07/12 15:28:37     54s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2158.2M, EPOCH TIME: 1720778317.871529
[07/12 15:28:37     54s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2158.2M, EPOCH TIME: 1720778317.871704
[07/12 15:28:37     54s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2158.2M, EPOCH TIME: 1720778317.871741
[07/12 15:28:37     54s] DDP markSite nrRow 128 nrJob 128
[07/12 15:28:37     54s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2158.2M, EPOCH TIME: 1720778317.872112
[07/12 15:28:37     54s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2158.2M, EPOCH TIME: 1720778317.872155
[07/12 15:28:37     54s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/12 15:28:37     54s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2158.2M, EPOCH TIME: 1720778317.873120
[07/12 15:28:37     54s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2158.2M, EPOCH TIME: 1720778317.873157
[07/12 15:28:37     54s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:2158.2M, EPOCH TIME: 1720778317.875344
[07/12 15:28:37     54s] ** Cut row section cpu time 0:00:00.0.
[07/12 15:28:37     54s]  ** Cut row section real time 0:00:00.0.
[07/12 15:28:37     54s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.002, MEM:2158.2M, EPOCH TIME: 1720778317.875411
[07/12 15:28:37     54s]   Spread Effort: high, pre-route mode, useDDP on.
[07/12 15:28:37     54s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2158.2MB) @(0:00:54.2 - 0:00:54.2).
[07/12 15:28:37     54s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/12 15:28:37     54s] wireLenOptFixPriorityInst 0 inst fixed
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[07/12 15:28:37     54s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f64f87151a0.
[07/12 15:28:37     54s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/12 15:28:37     54s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/12 15:28:37     54s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:28:37     54s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:28:37     54s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2126.2MB) @(0:00:54.2 - 0:00:54.2).
[07/12 15:28:37     54s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/12 15:28:37     54s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2126.2MB
[07/12 15:28:37     54s] Statistics of distance of Instance movement in refine placement:
[07/12 15:28:37     54s]   maximum (X+Y) =         0.00 um
[07/12 15:28:37     54s]   mean    (X+Y) =         0.00 um
[07/12 15:28:37     54s] Summary Report:
[07/12 15:28:37     54s] Instances move: 0 (out of 428 movable)
[07/12 15:28:37     54s] Instances flipped: 0
[07/12 15:28:37     54s] Mean displacement: 0.00 um
[07/12 15:28:37     54s] Max displacement: 0.00 um 
[07/12 15:28:37     54s] Total instances moved : 0
[07/12 15:28:37     54s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.025, REAL:0.024, MEM:2126.2M, EPOCH TIME: 1720778317.892184
[07/12 15:28:37     54s] Total net bbox length = 3.141e+04 (1.582e+04 1.559e+04) (ext = 1.441e+04)
[07/12 15:28:37     54s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2126.2MB
[07/12 15:28:37     54s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2126.2MB) @(0:00:54.2 - 0:00:54.2).
[07/12 15:28:37     54s] *** Finished refinePlace (0:00:54.2 mem=2126.2M) ***
[07/12 15:28:37     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1645698.3
[07/12 15:28:37     54s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.029, REAL:0.028, MEM:2126.2M, EPOCH TIME: 1720778317.892573
[07/12 15:28:37     54s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2126.2M, EPOCH TIME: 1720778317.892618
[07/12 15:28:37     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:428).
[07/12 15:28:37     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:37     54s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2126.2M, EPOCH TIME: 1720778317.894914
[07/12 15:28:37     54s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.046, REAL:0.046, MEM:2126.2M, EPOCH TIME: 1720778317.894979
[07/12 15:28:37     54s] **INFO: Flow update: Design timing is met.
[07/12 15:28:37     54s] **INFO: Flow update: Design timing is met.
[07/12 15:28:37     54s] **INFO: Flow update: Design timing is met.
[07/12 15:28:37     54s] #optDebug: fT-D <X 1 0 0 0>
[07/12 15:28:37     54s] Register exp ratio and priority group on 0 nets on 459 nets : 
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s] Active setup views:
[07/12 15:28:37     54s]  worst
[07/12 15:28:37     54s]   Dominating endpoints: 0
[07/12 15:28:37     54s]   Dominating TNS: -0.000
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s] Extraction called for design 'single_port_ram' of instances=620 and nets=463 using extraction engine 'preRoute' .
[07/12 15:28:37     54s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 15:28:37     54s] Type 'man IMPEXT-3530' for more detail.
[07/12 15:28:37     54s] PreRoute RC Extraction called for design single_port_ram.
[07/12 15:28:37     54s] RC Extraction called in multi-corner(2) mode.
[07/12 15:28:37     54s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[07/12 15:28:37     54s] Type 'man IMPEXT-6166' for more detail.
[07/12 15:28:37     54s] RCMode: PreRoute
[07/12 15:28:37     54s]       RC Corner Indexes            0       1   
[07/12 15:28:37     54s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/12 15:28:37     54s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/12 15:28:37     54s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/12 15:28:37     54s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/12 15:28:37     54s] Shrink Factor                : 1.00000
[07/12 15:28:37     54s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/12 15:28:37     54s] Using capacitance table file ...
[07/12 15:28:37     54s] 
[07/12 15:28:37     54s] Trim Metal Layers:
[07/12 15:28:37     54s] LayerId::1 widthSet size::4
[07/12 15:28:37     54s] LayerId::2 widthSet size::4
[07/12 15:28:37     54s] LayerId::3 widthSet size::4
[07/12 15:28:37     54s] LayerId::4 widthSet size::3
[07/12 15:28:37     54s] Updating RC grid for preRoute extraction ...
[07/12 15:28:37     54s] eee: pegSigSF::1.070000
[07/12 15:28:37     54s] Initializing multi-corner resistance tables ...
[07/12 15:28:37     54s] eee: l::1 avDens::0.074332 usedTrk::2527.285004 availTrk::34000.000000 sigTrk::2527.285004
[07/12 15:28:37     54s] eee: l::2 avDens::0.022501 usedTrk::398.893750 availTrk::17727.566558 sigTrk::398.893750
[07/12 15:28:37     54s] eee: l::3 avDens::0.023888 usedTrk::342.135447 availTrk::14322.627068 sigTrk::342.135447
[07/12 15:28:37     54s] eee: l::4 avDens::0.029371 usedTrk::292.561429 availTrk::9960.849017 sigTrk::292.561429
[07/12 15:28:37     54s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.217719 uaWl=1.000000 uaWlH=0.519813 aWlH=0.000000 lMod=0 pMax=0.900100 pMod=78 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/12 15:28:37     54s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2170.625M)
[07/12 15:28:37     54s] Starting delay calculation for Setup views
[07/12 15:28:38     54s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:28:38     54s] #################################################################################
[07/12 15:28:38     54s] # Design Stage: PreRoute
[07/12 15:28:38     54s] # Design Name: single_port_ram
[07/12 15:28:38     54s] # Design Mode: 90nm
[07/12 15:28:38     54s] # Analysis Mode: MMMC OCV 
[07/12 15:28:38     54s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:28:38     54s] # Signoff Settings: SI Off 
[07/12 15:28:38     54s] #################################################################################
[07/12 15:28:38     54s] Calculate early delays in OCV mode...
[07/12 15:28:38     54s] Calculate late delays in OCV mode...
[07/12 15:28:38     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 2180.1M, InitMEM = 2180.1M)
[07/12 15:28:38     54s] Start delay calculation (fullDC) (1 T). (MEM=2180.14)
[07/12 15:28:38     54s] End AAE Lib Interpolated Model. (MEM=2188.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:38     54s] Total number of fetched objects 467
[07/12 15:28:38     54s] Total number of fetched objects 467
[07/12 15:28:38     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:38     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:38     54s] End delay calculation. (MEM=2175.43 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:28:38     54s] End delay calculation (fullDC). (MEM=2175.43 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:28:38     54s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2175.4M) ***
[07/12 15:28:38     54s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:54.6 mem=2183.4M)
[07/12 15:28:38     54s] OPTC: user 20.0
[07/12 15:28:38     54s] Reported timing to dir ./timingReports
[07/12 15:28:38     54s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1798.9M, totSessionCpu=0:00:55 **
[07/12 15:28:38     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2124.4M, EPOCH TIME: 1720778318.273591
[07/12 15:28:38     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:38     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:38     54s] 
[07/12 15:28:38     54s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:38     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2124.4M, EPOCH TIME: 1720778318.285509
[07/12 15:28:38     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:38     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.280  | 12.825  |  2.280  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2148.6M, EPOCH TIME: 1720778319.697893
[07/12 15:28:39     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] 
[07/12 15:28:39     54s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:39     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2148.6M, EPOCH TIME: 1720778319.710115
[07/12 15:28:39     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] Density: 2.709%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/12 15:28:39     54s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2148.6M, EPOCH TIME: 1720778319.714998
[07/12 15:28:39     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] 
[07/12 15:28:39     54s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:39     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2148.6M, EPOCH TIME: 1720778319.726863
[07/12 15:28:39     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1801.9M, totSessionCpu=0:00:55 **
[07/12 15:28:39     54s] 
[07/12 15:28:39     54s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:28:39     54s] Deleting Lib Analyzer.
[07/12 15:28:39     54s] 
[07/12 15:28:39     54s] TimeStamp Deleting Cell Server End ...
[07/12 15:28:39     54s] *** Finished optDesign ***
[07/12 15:28:39     54s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/12 15:28:39     54s] Info: Destroy the CCOpt slew target map.
[07/12 15:28:39     54s] clean pInstBBox. size 0
[07/12 15:28:39     54s] All LLGs are deleted
[07/12 15:28:39     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2140.6M, EPOCH TIME: 1720778319.777251
[07/12 15:28:39     54s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2140.6M, EPOCH TIME: 1720778319.777333
[07/12 15:28:39     54s] Info: pop threads available for lower-level modules during optimization.
[07/12 15:28:39     54s] *** optDesign #1 [finish] : cpu/real = 0:00:09.1/0:00:10.4 (0.9), totSession cpu/real = 0:00:54.9/0:04:25.3 (0.2), mem = 2140.6M
[07/12 15:28:39     54s] 
[07/12 15:28:39     54s] =============================================================================================
[07/12 15:28:39     54s]  Final TAT Report : optDesign #1                                                21.18-s099_1
[07/12 15:28:39     54s] =============================================================================================
[07/12 15:28:39     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:39     54s] ---------------------------------------------------------------------------------------------
[07/12 15:28:39     54s] [ InitOpt                ]      1   0:00:02.5  (  23.7 % )     0:00:02.8 /  0:00:02.8    1.0
[07/12 15:28:39     54s] [ GlobalOpt              ]      1   0:00:01.3  (  12.5 % )     0:00:01.3 /  0:00:01.3    1.0
[07/12 15:28:39     54s] [ DrvOpt                 ]      2   0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.4    1.0
[07/12 15:28:39     54s] [ SimplifyNetlist        ]      1   0:00:01.1  (  11.0 % )     0:00:01.1 /  0:00:01.1    1.0
[07/12 15:28:39     54s] [ AreaOpt                ]      2   0:00:01.4  (  13.1 % )     0:00:01.4 /  0:00:01.4    1.0
[07/12 15:28:39     54s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:39     54s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.9 % )     0:00:01.8 /  0:00:00.6    0.3
[07/12 15:28:39     54s] [ DrvReport              ]      2   0:00:01.3  (  12.3 % )     0:00:01.3 /  0:00:00.0    0.0
[07/12 15:28:39     54s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[07/12 15:28:39     54s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.4
[07/12 15:28:39     54s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:39     54s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:28:39     54s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:39     54s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:39     54s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:39     54s] [ RefinePlace            ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[07/12 15:28:39     54s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:28:39     54s] [ ExtractRC              ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[07/12 15:28:39     54s] [ TimingUpdate           ]     25   0:00:00.3  (   3.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/12 15:28:39     54s] [ FullDelayCalc          ]      4   0:00:00.6  (   5.7 % )     0:00:00.6 /  0:00:00.6    1.0
[07/12 15:28:39     54s] [ TimingReport           ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/12 15:28:39     54s] [ GenerateReports        ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[07/12 15:28:39     54s] [ MISC                   ]          0:00:00.9  (   9.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/12 15:28:39     54s] ---------------------------------------------------------------------------------------------
[07/12 15:28:39     54s]  optDesign #1 TOTAL                 0:00:10.4  ( 100.0 % )     0:00:10.4 /  0:00:09.1    0.9
[07/12 15:28:39     54s] ---------------------------------------------------------------------------------------------
[07/12 15:28:39     54s] 
[07/12 15:28:39     54s] <CMD> optDesign -postCTS -hold
[07/12 15:28:39     54s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1752.6M, totSessionCpu=0:00:55 **
[07/12 15:28:39     54s] *** optDesign #2 [begin] : totSession cpu/real = 0:00:54.9/0:04:25.3 (0.2), mem = 2095.6M
[07/12 15:28:39     54s] Info: 1 threads available for lower-level modules during optimization.
[07/12 15:28:39     54s] GigaOpt running with 1 threads.
[07/12 15:28:39     54s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:54.9/0:04:25.3 (0.2), mem = 2095.6M
[07/12 15:28:39     54s] **INFO: User settings:
[07/12 15:28:39     54s] setExtractRCMode -engine                            preRoute
[07/12 15:28:39     54s] setUsefulSkewMode -ecoRoute                         false
[07/12 15:28:39     54s] setUsefulSkewMode -maxAllowedDelay                  1
[07/12 15:28:39     54s] setUsefulSkewMode -noBoundary                       false
[07/12 15:28:39     54s] setDelayCalMode -enable_high_fanout                 true
[07/12 15:28:39     54s] setDelayCalMode -engine                             aae
[07/12 15:28:39     54s] setDelayCalMode -ignoreNetLoad                      false
[07/12 15:28:39     54s] setDelayCalMode -socv_accuracy_mode                 low
[07/12 15:28:39     54s] setOptMode -activeSetupViews                        { worst }
[07/12 15:28:39     54s] setOptMode -autoSetupViews                          { worst}
[07/12 15:28:39     54s] setOptMode -autoTDGRSetupViews                      { worst}
[07/12 15:28:39     54s] setOptMode -drcMargin                               0
[07/12 15:28:39     54s] setOptMode -fixCap                                  true
[07/12 15:28:39     54s] setOptMode -fixDrc                                  true
[07/12 15:28:39     54s] setOptMode -fixFanoutLoad                           false
[07/12 15:28:39     54s] setOptMode -fixTran                                 true
[07/12 15:28:39     54s] setOptMode -optimizeFF                              true
[07/12 15:28:39     54s] setOptMode -setupTargetSlack                        0
[07/12 15:28:39     54s] setPlaceMode -place_design_floorplan_mode           false
[07/12 15:28:39     54s] setPlaceMode -place_detail_check_route              false
[07/12 15:28:39     54s] setPlaceMode -place_detail_preserve_routing         true
[07/12 15:28:39     54s] setPlaceMode -place_detail_remove_affected_routing  false
[07/12 15:28:39     54s] setPlaceMode -place_detail_swap_eeq_cells           false
[07/12 15:28:39     54s] setPlaceMode -place_global_clock_gate_aware         true
[07/12 15:28:39     54s] setPlaceMode -place_global_cong_effort              high
[07/12 15:28:39     54s] setPlaceMode -place_global_ignore_scan              true
[07/12 15:28:39     54s] setPlaceMode -place_global_ignore_spare             false
[07/12 15:28:39     54s] setPlaceMode -place_global_module_aware_spare       false
[07/12 15:28:39     54s] setPlaceMode -place_global_place_io_pins            false
[07/12 15:28:39     54s] setPlaceMode -place_global_reorder_scan             true
[07/12 15:28:39     54s] setPlaceMode -powerDriven                           false
[07/12 15:28:39     54s] setPlaceMode -timingDriven                          true
[07/12 15:28:39     54s] setAnalysisMode -analysisType                       onChipVariation
[07/12 15:28:39     54s] setAnalysisMode -checkType                          setup
[07/12 15:28:39     54s] setAnalysisMode -clkSrcPath                         true
[07/12 15:28:39     54s] setAnalysisMode -clockPropagation                   sdcControl
[07/12 15:28:39     54s] setAnalysisMode -cppr                               both
[07/12 15:28:39     54s] setAnalysisMode -skew                               true
[07/12 15:28:39     54s] setAnalysisMode -usefulSkew                         true
[07/12 15:28:39     54s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/12 15:28:39     54s] setRouteMode -earlyGlobalMaxRouteLayer              4
[07/12 15:28:39     54s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/12 15:28:39     54s] 
[07/12 15:28:39     54s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/12 15:28:39     54s] 
[07/12 15:28:39     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:28:39     54s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:28:39     54s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:28:39     54s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:28:39     54s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:28:39     54s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:28:39     54s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:28:39     54s] Summary for sequential cells identification: 
[07/12 15:28:39     54s]   Identified SBFF number: 114
[07/12 15:28:39     54s]   Identified MBFF number: 0
[07/12 15:28:39     54s]   Identified SB Latch number: 0
[07/12 15:28:39     54s]   Identified MB Latch number: 0
[07/12 15:28:39     54s]   Not identified SBFF number: 6
[07/12 15:28:39     54s]   Not identified MBFF number: 0
[07/12 15:28:39     54s]   Not identified SB Latch number: 0
[07/12 15:28:39     54s]   Not identified MB Latch number: 0
[07/12 15:28:39     54s]   Number of sequential cells which are not FFs: 83
[07/12 15:28:39     54s]  Visiting view : worst
[07/12 15:28:39     54s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[07/12 15:28:39     54s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:39     54s]  Visiting view : best
[07/12 15:28:39     54s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[07/12 15:28:39     54s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:39     54s] TLC MultiMap info (StdDelay):
[07/12 15:28:39     54s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:39     54s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[07/12 15:28:39     54s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:39     54s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[07/12 15:28:39     54s]  Setting StdDelay to: 24.6ps
[07/12 15:28:39     54s] 
[07/12 15:28:39     54s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:28:39     54s] Need call spDPlaceInit before registerPrioInstLoc.
[07/12 15:28:39     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:2097.6M, EPOCH TIME: 1720778319.815979
[07/12 15:28:39     54s] Processing tracks to init pin-track alignment.
[07/12 15:28:39     54s] z: 2, totalTracks: 1
[07/12 15:28:39     54s] z: 4, totalTracks: 1
[07/12 15:28:39     54s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:28:39     54s] All LLGs are deleted
[07/12 15:28:39     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2097.6M, EPOCH TIME: 1720778319.818484
[07/12 15:28:39     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2097.6M, EPOCH TIME: 1720778319.818643
[07/12 15:28:39     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2097.6M, EPOCH TIME: 1720778319.818803
[07/12 15:28:39     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2097.6M, EPOCH TIME: 1720778319.818955
[07/12 15:28:39     54s] Max number of tech site patterns supported in site array is 256.
[07/12 15:28:39     54s] Core basic site is CoreSite
[07/12 15:28:39     54s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2097.6M, EPOCH TIME: 1720778319.829301
[07/12 15:28:39     54s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:28:39     54s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:28:39     54s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2097.6M, EPOCH TIME: 1720778319.829546
[07/12 15:28:39     54s] Fast DP-INIT is on for default
[07/12 15:28:39     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 15:28:39     54s] Atter site array init, number of instance map data is 0.
[07/12 15:28:39     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2097.6M, EPOCH TIME: 1720778319.831729
[07/12 15:28:39     54s] 
[07/12 15:28:39     54s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:39     54s] OPERPROF:     Starting CMU at level 3, MEM:2097.6M, EPOCH TIME: 1720778319.832540
[07/12 15:28:39     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2097.6M, EPOCH TIME: 1720778319.832726
[07/12 15:28:39     54s] 
[07/12 15:28:39     54s] Bad Lib Cell Checking (CMU) is done! (0)
[07/12 15:28:39     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2097.6M, EPOCH TIME: 1720778319.833143
[07/12 15:28:39     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2097.6M, EPOCH TIME: 1720778319.833190
[07/12 15:28:39     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2097.6M, EPOCH TIME: 1720778319.833417
[07/12 15:28:39     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2097.6MB).
[07/12 15:28:39     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:2097.6M, EPOCH TIME: 1720778319.834774
[07/12 15:28:39     54s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2097.6M, EPOCH TIME: 1720778319.834904
[07/12 15:28:39     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:39     54s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2095.6M, EPOCH TIME: 1720778319.837033
[07/12 15:28:39     54s] 
[07/12 15:28:39     54s] Creating Lib Analyzer ...
[07/12 15:28:39     54s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:28:39     54s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[07/12 15:28:39     54s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:28:39     54s] 
[07/12 15:28:40     55s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:55.9 mem=2101.6M
[07/12 15:28:40     55s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.9 mem=2101.6M
[07/12 15:28:40     55s] Creating Lib Analyzer, finished. 
[07/12 15:28:40     55s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1758.0M, totSessionCpu=0:00:56 **
[07/12 15:28:40     55s] *** optDesign -postCTS ***
[07/12 15:28:40     55s] DRC Margin: user margin 0.0
[07/12 15:28:40     55s] Hold Target Slack: user slack 0
[07/12 15:28:40     55s] Setup Target Slack: user slack 0;
[07/12 15:28:40     55s] setUsefulSkewMode -ecoRoute false
[07/12 15:28:40     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2101.6M, EPOCH TIME: 1720778320.810451
[07/12 15:28:40     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:40     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:40     55s] 
[07/12 15:28:40     55s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:40     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2101.6M, EPOCH TIME: 1720778320.822356
[07/12 15:28:40     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:40     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:40     55s] 
[07/12 15:28:40     55s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:28:40     55s] Deleting Lib Analyzer.
[07/12 15:28:40     55s] 
[07/12 15:28:40     55s] TimeStamp Deleting Cell Server End ...
[07/12 15:28:40     55s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/12 15:28:40     55s] 
[07/12 15:28:40     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:28:40     55s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:28:40     55s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:28:40     55s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:28:40     55s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:28:40     55s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:28:40     55s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:28:40     55s] Summary for sequential cells identification: 
[07/12 15:28:40     55s]   Identified SBFF number: 114
[07/12 15:28:40     55s]   Identified MBFF number: 0
[07/12 15:28:40     55s]   Identified SB Latch number: 0
[07/12 15:28:40     55s]   Identified MB Latch number: 0
[07/12 15:28:40     55s]   Not identified SBFF number: 6
[07/12 15:28:40     55s]   Not identified MBFF number: 0
[07/12 15:28:40     55s]   Not identified SB Latch number: 0
[07/12 15:28:40     55s]   Not identified MB Latch number: 0
[07/12 15:28:40     55s]   Number of sequential cells which are not FFs: 83
[07/12 15:28:40     55s]  Visiting view : worst
[07/12 15:28:40     55s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[07/12 15:28:40     55s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:40     55s]  Visiting view : best
[07/12 15:28:40     55s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[07/12 15:28:40     55s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:40     55s] TLC MultiMap info (StdDelay):
[07/12 15:28:40     55s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:40     55s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[07/12 15:28:40     55s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:40     55s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[07/12 15:28:40     55s]  Setting StdDelay to: 24.6ps
[07/12 15:28:40     55s] 
[07/12 15:28:40     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:28:40     55s] 
[07/12 15:28:40     55s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:28:40     55s] 
[07/12 15:28:40     55s] TimeStamp Deleting Cell Server End ...
[07/12 15:28:40     55s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2101.6M, EPOCH TIME: 1720778320.872785
[07/12 15:28:40     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:40     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:40     55s] All LLGs are deleted
[07/12 15:28:40     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:40     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:40     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2101.6M, EPOCH TIME: 1720778320.872875
[07/12 15:28:40     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2101.6M, EPOCH TIME: 1720778320.872920
[07/12 15:28:40     55s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2095.6M, EPOCH TIME: 1720778320.873306
[07/12 15:28:40     55s] Start to check current routing status for nets...
[07/12 15:28:40     55s] All nets are already routed correctly.
[07/12 15:28:40     55s] End to check current routing status for nets (mem=2095.6M)
[07/12 15:28:40     55s] 
[07/12 15:28:40     55s] Creating Lib Analyzer ...
[07/12 15:28:40     55s] 
[07/12 15:28:40     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:28:40     55s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:28:40     55s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:28:40     55s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:28:40     55s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:28:40     55s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:28:40     55s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:28:40     55s] Summary for sequential cells identification: 
[07/12 15:28:40     55s]   Identified SBFF number: 114
[07/12 15:28:40     55s]   Identified MBFF number: 0
[07/12 15:28:40     55s]   Identified SB Latch number: 0
[07/12 15:28:40     55s]   Identified MB Latch number: 0
[07/12 15:28:40     55s]   Not identified SBFF number: 6
[07/12 15:28:40     55s]   Not identified MBFF number: 0
[07/12 15:28:40     55s]   Not identified SB Latch number: 0
[07/12 15:28:40     55s]   Not identified MB Latch number: 0
[07/12 15:28:40     55s]   Number of sequential cells which are not FFs: 83
[07/12 15:28:40     55s]  Visiting view : worst
[07/12 15:28:40     55s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[07/12 15:28:40     55s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:40     55s]  Visiting view : best
[07/12 15:28:40     55s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[07/12 15:28:40     55s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:40     55s] TLC MultiMap info (StdDelay):
[07/12 15:28:40     55s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:40     55s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[07/12 15:28:40     55s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:40     55s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[07/12 15:28:40     55s]  Setting StdDelay to: 24.6ps
[07/12 15:28:40     55s] 
[07/12 15:28:40     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:28:40     56s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:28:40     56s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[07/12 15:28:40     56s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:28:40     56s] 
[07/12 15:28:41     56s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:56.9 mem=2101.6M
[07/12 15:28:41     56s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:56.9 mem=2101.6M
[07/12 15:28:41     56s] Creating Lib Analyzer, finished. 
[07/12 15:28:41     56s] #optDebug: Start CG creation (mem=2130.2M)
[07/12 15:28:41     56s]  ...initializing CG  maxDriveDist 2349.137000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 234.913000 
[07/12 15:28:42     57s] (cpu=0:00:00.2, mem=2209.9M)
[07/12 15:28:42     57s]  ...processing cgPrt (cpu=0:00:00.2, mem=2209.9M)
[07/12 15:28:42     57s]  ...processing cgEgp (cpu=0:00:00.2, mem=2209.9M)
[07/12 15:28:42     57s]  ...processing cgPbk (cpu=0:00:00.2, mem=2209.9M)
[07/12 15:28:42     57s]  ...processing cgNrb(cpu=0:00:00.2, mem=2209.9M)
[07/12 15:28:42     57s]  ...processing cgObs (cpu=0:00:00.2, mem=2209.9M)
[07/12 15:28:42     57s]  ...processing cgCon (cpu=0:00:00.2, mem=2209.9M)
[07/12 15:28:42     57s]  ...processing cgPdm (cpu=0:00:00.2, mem=2209.9M)
[07/12 15:28:42     57s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2209.9M)
[07/12 15:28:42     57s] Compute RC Scale Done ...
[07/12 15:28:42     57s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:00:57.1/0:04:27.5 (0.2), mem = 2200.4M
[07/12 15:28:42     57s] 
[07/12 15:28:42     57s] =============================================================================================
[07/12 15:28:42     57s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.18-s099_1
[07/12 15:28:42     57s] =============================================================================================
[07/12 15:28:42     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:42     57s] ---------------------------------------------------------------------------------------------
[07/12 15:28:42     57s] [ CellServerInit         ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:28:42     57s] [ LibAnalyzerInit        ]      2   0:00:01.9  (  85.6 % )     0:00:01.9 /  0:00:01.9    1.0
[07/12 15:28:42     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:42     57s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:28:42     57s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:42     57s] [ MISC                   ]          0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:28:42     57s] ---------------------------------------------------------------------------------------------
[07/12 15:28:42     57s]  InitOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[07/12 15:28:42     57s] ---------------------------------------------------------------------------------------------
[07/12 15:28:42     57s] 
[07/12 15:28:42     57s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:28:42     57s] ### Creating PhyDesignMc. totSessionCpu=0:00:57.1 mem=2200.4M
[07/12 15:28:42     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:2200.4M, EPOCH TIME: 1720778322.030887
[07/12 15:28:42     57s] Processing tracks to init pin-track alignment.
[07/12 15:28:42     57s] z: 2, totalTracks: 1
[07/12 15:28:42     57s] z: 4, totalTracks: 1
[07/12 15:28:42     57s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:28:42     57s] All LLGs are deleted
[07/12 15:28:42     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:42     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:42     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2200.4M, EPOCH TIME: 1720778322.033411
[07/12 15:28:42     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2200.4M, EPOCH TIME: 1720778322.033530
[07/12 15:28:42     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2200.4M, EPOCH TIME: 1720778322.033694
[07/12 15:28:42     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:42     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:42     57s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2200.4M, EPOCH TIME: 1720778322.033862
[07/12 15:28:42     57s] Max number of tech site patterns supported in site array is 256.
[07/12 15:28:42     57s] Core basic site is CoreSite
[07/12 15:28:42     57s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2200.4M, EPOCH TIME: 1720778322.043886
[07/12 15:28:42     57s] After signature check, allow fast init is true, keep pre-filter is true.
[07/12 15:28:42     57s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/12 15:28:42     57s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2200.4M, EPOCH TIME: 1720778322.044104
[07/12 15:28:42     57s] Fast DP-INIT is on for default
[07/12 15:28:42     57s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 15:28:42     57s] Atter site array init, number of instance map data is 0.
[07/12 15:28:42     57s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:2200.4M, EPOCH TIME: 1720778322.046181
[07/12 15:28:42     57s] 
[07/12 15:28:42     57s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:42     57s] 
[07/12 15:28:42     57s]  Skipping Bad Lib Cell Checking (CMU) !
[07/12 15:28:42     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2200.4M, EPOCH TIME: 1720778322.047305
[07/12 15:28:42     57s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2200.4M, EPOCH TIME: 1720778322.047350
[07/12 15:28:42     57s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2200.4M, EPOCH TIME: 1720778322.047598
[07/12 15:28:42     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2200.4MB).
[07/12 15:28:42     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:2200.4M, EPOCH TIME: 1720778322.047735
[07/12 15:28:42     57s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:28:42     57s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:57.1 mem=2200.4M
[07/12 15:28:42     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2200.4M, EPOCH TIME: 1720778322.048511
[07/12 15:28:42     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:42     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:42     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:42     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:42     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2143.4M, EPOCH TIME: 1720778322.050544
[07/12 15:28:42     57s] TotalInstCnt at PhyDesignMc Destruction: 428
[07/12 15:28:42     57s] GigaOpt Hold Optimizer is used
[07/12 15:28:42     57s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[07/12 15:28:42     57s] Deleting Lib Analyzer.
[07/12 15:28:42     57s] End AAE Lib Interpolated Model. (MEM=2143.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:42     57s] 
[07/12 15:28:42     57s] Creating Lib Analyzer ...
[07/12 15:28:42     57s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:28:42     57s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[07/12 15:28:42     57s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:28:42     57s] 
[07/12 15:28:43     58s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:58.1 mem=2143.4M
[07/12 15:28:43     58s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:58.1 mem=2143.4M
[07/12 15:28:43     58s] Creating Lib Analyzer, finished. 
[07/12 15:28:43     58s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:58.1 mem=2143.4M ***
[07/12 15:28:43     58s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:58.1/0:04:28.5 (0.2), mem = 2143.4M
[07/12 15:28:43     58s] Effort level <high> specified for reg2reg path_group
[07/12 15:28:43     58s] Saving timing graph ...
[07/12 15:28:43     58s] TG backup dir: /run/media/user1/c2s/sriram/singlePortRAM/13_singlePortRAM_ClockTreeSynthesis/innovus_temp_1645698_c2s_user1_Nhnk5B/opt_timing_graph_ax3n3j
[07/12 15:28:43     58s] Disk Usage:
[07/12 15:28:43     58s] Filesystem      1K-blocks      Used  Available Use% Mounted on
[07/12 15:28:43     58s] /dev/sdb       1922660932 804920320 1020048500  45% /run/media/user1/c2s
[07/12 15:28:43     58s] Done save timing graph
[07/12 15:28:43     58s] Disk Usage:
[07/12 15:28:43     58s] Filesystem      1K-blocks      Used  Available Use% Mounted on
[07/12 15:28:43     58s] /dev/sdb       1922660932 804922764 1020046056  45% /run/media/user1/c2s
[07/12 15:28:43     58s] OPTC: user 20.0
[07/12 15:28:43     58s] 
[07/12 15:28:43     58s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:28:43     58s] Deleting Lib Analyzer.
[07/12 15:28:43     58s] 
[07/12 15:28:43     58s] TimeStamp Deleting Cell Server End ...
[07/12 15:28:43     58s] Starting delay calculation for Hold views
[07/12 15:28:43     58s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:28:43     58s] #################################################################################
[07/12 15:28:43     58s] # Design Stage: PreRoute
[07/12 15:28:43     58s] # Design Name: single_port_ram
[07/12 15:28:43     58s] # Design Mode: 90nm
[07/12 15:28:43     58s] # Analysis Mode: MMMC OCV 
[07/12 15:28:43     58s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:28:43     58s] # Signoff Settings: SI Off 
[07/12 15:28:43     58s] #################################################################################
[07/12 15:28:43     58s] Calculate late delays in OCV mode...
[07/12 15:28:43     58s] Calculate early delays in OCV mode...
[07/12 15:28:43     58s] Topological Sorting (REAL = 0:00:00.0, MEM = 2167.7M, InitMEM = 2167.7M)
[07/12 15:28:43     58s] Start delay calculation (fullDC) (1 T). (MEM=2167.7)
[07/12 15:28:43     58s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[07/12 15:28:43     58s] End AAE Lib Interpolated Model. (MEM=2175.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:43     58s] Total number of fetched objects 467
[07/12 15:28:43     58s] Total number of fetched objects 467
[07/12 15:28:43     58s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:43     58s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:43     58s] End delay calculation. (MEM=2178.99 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:28:43     58s] End delay calculation (fullDC). (MEM=2178.99 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:28:43     58s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2179.0M) ***
[07/12 15:28:43     58s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:58.6 mem=2187.0M)
[07/12 15:28:43     58s] 
[07/12 15:28:43     58s] Active hold views:
[07/12 15:28:43     58s]  best
[07/12 15:28:43     58s]   Dominating endpoints: 0
[07/12 15:28:43     58s]   Dominating TNS: -0.000
[07/12 15:28:43     58s] 
[07/12 15:28:43     58s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:58.6 mem=2219.0M ***
[07/12 15:28:43     58s] OPTC: user 20.0
[07/12 15:28:43     58s] *WARN* failed to init 16 edge(s) in building hold timer
[07/12 15:28:43     58s] Done building hold timer [1758 node(s), 2312 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:58.7 mem=2219.0M ***
[07/12 15:28:43     58s] Restoring timing graph ...
[07/12 15:28:43     58s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[07/12 15:28:43     58s] Done restore timing graph
[07/12 15:28:43     58s] Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:59.0 mem=2211.0M ***
[07/12 15:28:44     59s] *info: category slack lower bound [L 0.0] default
[07/12 15:28:44     59s] *info: category slack lower bound [H 0.0] reg2reg 
[07/12 15:28:44     59s] --------------------------------------------------- 
[07/12 15:28:44     59s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/12 15:28:44     59s] --------------------------------------------------- 
[07/12 15:28:44     59s]          WNS    reg2regWNS
[07/12 15:28:44     59s]     2.280 ns     12.825 ns
[07/12 15:28:44     59s] --------------------------------------------------- 
[07/12 15:28:44     59s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/12 15:28:44     59s] 
[07/12 15:28:44     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:28:44     59s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:28:44     59s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:28:44     59s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:28:44     59s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:28:44     59s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:28:44     59s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:28:44     59s] Summary for sequential cells identification: 
[07/12 15:28:44     59s]   Identified SBFF number: 114
[07/12 15:28:44     59s]   Identified MBFF number: 0
[07/12 15:28:44     59s]   Identified SB Latch number: 0
[07/12 15:28:44     59s]   Identified MB Latch number: 0
[07/12 15:28:44     59s]   Not identified SBFF number: 6
[07/12 15:28:44     59s]   Not identified MBFF number: 0
[07/12 15:28:44     59s]   Not identified SB Latch number: 0
[07/12 15:28:44     59s]   Not identified MB Latch number: 0
[07/12 15:28:44     59s]   Number of sequential cells which are not FFs: 83
[07/12 15:28:44     59s]  Visiting view : worst
[07/12 15:28:44     59s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[07/12 15:28:44     59s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:44     59s]  Visiting view : best
[07/12 15:28:44     59s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[07/12 15:28:44     59s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:44     59s] TLC MultiMap info (StdDelay):
[07/12 15:28:44     59s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:44     59s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[07/12 15:28:44     59s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:44     59s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[07/12 15:28:44     59s]  Setting StdDelay to: 24.6ps
[07/12 15:28:44     59s] 
[07/12 15:28:44     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:28:44     59s] 
[07/12 15:28:44     59s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:28:44     59s] 
[07/12 15:28:44     59s] TimeStamp Deleting Cell Server End ...
[07/12 15:28:44     59s] 
[07/12 15:28:44     59s] Creating Lib Analyzer ...
[07/12 15:28:44     59s] 
[07/12 15:28:44     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:28:44     59s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:28:44     59s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:28:44     59s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:28:44     59s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:28:44     59s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:28:44     59s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:28:44     59s] Summary for sequential cells identification: 
[07/12 15:28:44     59s]   Identified SBFF number: 114
[07/12 15:28:44     59s]   Identified MBFF number: 0
[07/12 15:28:44     59s]   Identified SB Latch number: 0
[07/12 15:28:44     59s]   Identified MB Latch number: 0
[07/12 15:28:44     59s]   Not identified SBFF number: 6
[07/12 15:28:44     59s]   Not identified MBFF number: 0
[07/12 15:28:44     59s]   Not identified SB Latch number: 0
[07/12 15:28:44     59s]   Not identified MB Latch number: 0
[07/12 15:28:44     59s]   Number of sequential cells which are not FFs: 83
[07/12 15:28:44     59s]  Visiting view : worst
[07/12 15:28:44     59s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[07/12 15:28:44     59s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:44     59s]  Visiting view : best
[07/12 15:28:44     59s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[07/12 15:28:44     59s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:44     59s] TLC MultiMap info (StdDelay):
[07/12 15:28:44     59s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:44     59s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[07/12 15:28:44     59s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:44     59s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[07/12 15:28:44     59s]  Setting StdDelay to: 24.6ps
[07/12 15:28:44     59s] 
[07/12 15:28:44     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:28:44     59s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[07/12 15:28:44     59s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[07/12 15:28:44     59s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[07/12 15:28:44     59s] 
[07/12 15:28:45     60s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:00 mem=2219.0M
[07/12 15:28:45     60s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:00 mem=2219.0M
[07/12 15:28:45     60s] Creating Lib Analyzer, finished. 
[07/12 15:28:45     60s] 
[07/12 15:28:45     60s] *Info: minBufDelay = 54.1 ps, libStdDelay = 24.6 ps, minBufSize = 12544000 (4.0)
[07/12 15:28:45     60s] *Info: worst delay setup view: worst
[07/12 15:28:45     60s] Footprint list for hold buffering (delay unit: ps)
[07/12 15:28:45     60s] =================================================================
[07/12 15:28:45     60s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[07/12 15:28:45     60s] ------------------------------------------------------------------
[07/12 15:28:45     60s] *Info:       55.7       1.00     16.81    4.0  16.05 buffd1 (I,Z)
[07/12 15:28:45     60s] *Info:       54.4       1.00      6.83    5.0   5.91 buffd3 (I,Z)
[07/12 15:28:45     60s] *Info:       60.1       1.00     14.44    5.0  14.05 bufbd1 (I,Z)
[07/12 15:28:45     60s] *Info:       62.7       1.00      8.67    6.0   7.99 bufbd2 (I,Z)
[07/12 15:28:45     60s] *Info:       63.6       1.00      8.67    6.0   7.99 buffd2 (I,Z)
[07/12 15:28:45     60s] *Info:       67.8       1.00      6.04    7.0   4.21 bufbd4 (I,Z)
[07/12 15:28:45     60s] *Info:       58.5       1.00      5.51    7.0   5.07 bufbd3 (I,Z)
[07/12 15:28:45     60s] *Info:       64.5       1.00      6.04    8.0   3.93 buffd4 (I,Z)
[07/12 15:28:45     60s] *Info:      283.8       1.00     25.47    8.0  23.80 dl01d1 (I,Z)
[07/12 15:28:45     60s] *Info:      275.2       1.00     12.61    9.0   8.67 dl01d2 (I,Z)
[07/12 15:28:45     60s] *Info:      581.1       1.00     28.36    9.0  24.71 dl02d1 (I,Z)
[07/12 15:28:45     60s] *Info:       54.1       1.00      3.68   10.0   2.45 buffd7 (I,Z)
[07/12 15:28:45     60s] *Info:      548.3       1.00     14.44   10.0   9.12 dl02d2 (I,Z)
[07/12 15:28:45     60s] *Info:     1202.3       1.00     34.14   10.0  27.45 dl03d1 (I,Z)
[07/12 15:28:45     60s] *Info:      272.2       1.00      8.40   11.0   4.29 dl01d4 (I,Z)
[07/12 15:28:45     60s] *Info:      553.6       1.00     11.03   11.0   4.85 dl02d4 (I,Z)
[07/12 15:28:45     60s] *Info:       55.3       1.00      2.63   13.0   1.71 buffda (I,Z)
[07/12 15:28:45     60s] *Info:     2554.2       1.00     40.44   13.0  31.10 dl04d1 (I,Z)
[07/12 15:28:45     60s] *Info:       61.9       1.00      3.41   14.0   2.39 bufbd7 (I,Z)
[07/12 15:28:45     60s] *Info:     1161.8       1.00      9.98   14.0   7.71 dl03d2 (I,Z)
[07/12 15:28:45     60s] *Info:     1130.2       1.00      7.62   16.0   4.05 dl03d4 (I,Z)
[07/12 15:28:45     60s] *Info:       72.8       1.00      2.10   17.0   1.53 bufbda (I,Z)
[07/12 15:28:45     60s] *Info:     2364.6       1.00     11.03   17.0   7.97 dl04d2 (I,Z)
[07/12 15:28:45     60s] *Info:     2406.9       1.00      8.93   18.0   4.32 dl04d4 (I,Z)
[07/12 15:28:45     60s] *Info:       91.0       1.00      2.10   19.0   1.09 bufbdf (I,Z)
[07/12 15:28:45     60s] *Info:      107.8       1.00      1.31   24.0   0.82 bufbdk (I,Z)
[07/12 15:28:45     60s] =================================================================
[07/12 15:28:45     60s] Hold Timer stdDelay = 24.6ps
[07/12 15:28:45     60s]  Visiting view : best
[07/12 15:28:45     60s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[07/12 15:28:45     60s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:45     60s] Hold Timer stdDelay = 24.6ps (best)
[07/12 15:28:45     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2219.0M, EPOCH TIME: 1720778325.029087
[07/12 15:28:45     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     60s] 
[07/12 15:28:45     60s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:45     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2219.0M, EPOCH TIME: 1720778325.041084
[07/12 15:28:45     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     60s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst
Hold views included:
 best

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.280  | 12.825  |  2.280  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.956  | -0.102  | -0.956  |
|           TNS (ns):|-102.112 | -12.883 |-102.112 |
|    Violating Paths:|   136   |   136   |   136   |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2257.1M, EPOCH TIME: 1720778325.055378
[07/12 15:28:45     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     60s] 
[07/12 15:28:45     60s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:45     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2257.1M, EPOCH TIME: 1720778325.067319
[07/12 15:28:45     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     60s] Density: 2.709%
------------------------------------------------------------------

[07/12 15:28:45     60s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1824.0M, totSessionCpu=0:01:00 **
[07/12 15:28:45     60s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:00.2/0:04:30.5 (0.2), mem = 2176.1M
[07/12 15:28:45     60s] 
[07/12 15:28:45     60s] =============================================================================================
[07/12 15:28:45     60s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.18-s099_1
[07/12 15:28:45     60s] =============================================================================================
[07/12 15:28:45     60s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:45     60s] ---------------------------------------------------------------------------------------------
[07/12 15:28:45     60s] [ ViewPruning            ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.6
[07/12 15:28:45     60s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[07/12 15:28:45     60s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:45     60s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.5
[07/12 15:28:45     60s] [ CellServerInit         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[07/12 15:28:45     60s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  46.6 % )     0:00:01.0 /  0:00:01.0    1.0
[07/12 15:28:45     60s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:45     60s] [ HoldTimerInit          ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.4
[07/12 15:28:45     60s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:45     60s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:45     60s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:45     60s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/12 15:28:45     60s] [ TimingUpdate           ]     11   0:00:00.1  (   6.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:28:45     60s] [ FullDelayCalc          ]      2   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:28:45     60s] [ TimingReport           ]      2   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:28:45     60s] [ SaveTimingGraph        ]      1   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:28:45     60s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:28:45     60s] [ MISC                   ]          0:00:00.3  (  17.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:28:45     60s] ---------------------------------------------------------------------------------------------
[07/12 15:28:45     60s]  BuildHoldData #1 TOTAL             0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[07/12 15:28:45     60s] ---------------------------------------------------------------------------------------------
[07/12 15:28:45     60s] 
[07/12 15:28:45     60s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:00.2/0:04:30.5 (0.2), mem = 2176.1M
[07/12 15:28:45     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1645698.9
[07/12 15:28:45     60s] {MMLU 0 0 459}
[07/12 15:28:45     60s] ### Creating LA Mngr. totSessionCpu=0:01:00 mem=2176.1M
[07/12 15:28:45     60s] ### Creating LA Mngr, finished. totSessionCpu=0:01:00 mem=2176.1M
[07/12 15:28:45     60s] HoldSingleBuffer minRootGain=0.000
[07/12 15:28:45     60s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 5600 dbu)
[07/12 15:28:45     60s] HoldSingleBuffer minRootGain=0.000
[07/12 15:28:45     60s] HoldSingleBuffer minRootGain=0.000
[07/12 15:28:45     60s] HoldSingleBuffer minRootGain=0.000
[07/12 15:28:45     60s] *info: Run optDesign holdfix with 1 thread.
[07/12 15:28:45     60s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[07/12 15:28:45     60s] Info: 15 io nets excluded
[07/12 15:28:45     60s] Info: 3 clock nets excluded from IPO operation.
[07/12 15:28:45     60s] --------------------------------------------------- 
[07/12 15:28:45     60s]    Hold Timing Summary  - Initial 
[07/12 15:28:45     60s] --------------------------------------------------- 
[07/12 15:28:45     60s]  Target slack:       0.0000 ns
[07/12 15:28:45     60s]  View: best 
[07/12 15:28:45     60s]    WNS:      -0.9562
[07/12 15:28:45     60s]    TNS:    -102.1121
[07/12 15:28:45     60s]    VP :          136
[07/12 15:28:45     60s]    Worst hold path end point: ram_1/dataOut_reg[5]/D 
[07/12 15:28:45     60s] --------------------------------------------------- 
[07/12 15:28:45     60s] Info: Done creating the CCOpt slew target map.
[07/12 15:28:45     60s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/12 15:28:45     60s] ### Creating PhyDesignMc. totSessionCpu=0:01:00 mem=2234.4M
[07/12 15:28:45     60s] OPERPROF: Starting DPlace-Init at level 1, MEM:2234.4M, EPOCH TIME: 1720778325.137767
[07/12 15:28:45     60s] Processing tracks to init pin-track alignment.
[07/12 15:28:45     60s] z: 2, totalTracks: 1
[07/12 15:28:45     60s] z: 4, totalTracks: 1
[07/12 15:28:45     60s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/12 15:28:45     60s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2234.4M, EPOCH TIME: 1720778325.140299
[07/12 15:28:45     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     60s] 
[07/12 15:28:45     60s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:45     60s] 
[07/12 15:28:45     60s]  Skipping Bad Lib Cell Checking (CMU) !
[07/12 15:28:45     60s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2234.4M, EPOCH TIME: 1720778325.152305
[07/12 15:28:45     60s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2234.4M, EPOCH TIME: 1720778325.152364
[07/12 15:28:45     60s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2234.4M, EPOCH TIME: 1720778325.152618
[07/12 15:28:45     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2234.4MB).
[07/12 15:28:45     60s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2234.4M, EPOCH TIME: 1720778325.152755
[07/12 15:28:45     60s] TotalInstCnt at PhyDesignMc Initialization: 428
[07/12 15:28:45     60s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:00 mem=2234.4M
[07/12 15:28:45     60s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2234.4M, EPOCH TIME: 1720778325.157789
[07/12 15:28:45     60s] Found 0 hard placement blockage before merging.
[07/12 15:28:45     60s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2234.4M, EPOCH TIME: 1720778325.157959
[07/12 15:28:45     60s] 
[07/12 15:28:45     60s] *** Starting Core Fixing (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:01:00 mem=2234.4M density=2.709% ***
[07/12 15:28:45     60s] Optimizer Target Slack 0.000 StdDelay is 0.02460  
[07/12 15:28:45     60s] ### Creating RouteCongInterface, started
[07/12 15:28:45     60s] 
[07/12 15:28:45     60s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[07/12 15:28:45     60s] 
[07/12 15:28:45     60s] #optDebug: {0, 0.900}
[07/12 15:28:45     60s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.280  | 12.825  |  2.280  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

Density: 2.709%
------------------------------------------------------------------
[07/12 15:28:45     60s] *info: Hold Batch Commit is enabled
[07/12 15:28:45     60s] *info: Levelized Batch Commit is enabled
[07/12 15:28:45     60s] 
[07/12 15:28:45     60s] Phase I ......
[07/12 15:28:45     60s] Executing transform: ECO Safe Resize
[07/12 15:28:45     60s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/12 15:28:45     60s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/12 15:28:45     60s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/12 15:28:45     60s] Worst hold path end point:
[07/12 15:28:45     60s]   ram_1/dataOut_reg[5]/D
[07/12 15:28:45     60s]     net: ram_1/n_282 (nrTerm=2)
[07/12 15:28:45     60s] |   0|  -0.956|  -102.11|     136|          0|       0(     0)|    2.71%|   0:00:00.0|  2244.4M|
[07/12 15:28:45     60s] Worst hold path end point:
[07/12 15:28:45     60s]   ram_1/dataOut_reg[5]/D
[07/12 15:28:45     60s]     net: ram_1/n_282 (nrTerm=2)
[07/12 15:28:45     60s] |   1|  -0.956|  -102.11|     136|          0|       0(     0)|    2.71%|   0:00:00.0|  2244.4M|
[07/12 15:28:45     60s] 
[07/12 15:28:45     60s] Capturing REF for hold ...
[07/12 15:28:45     60s]    Hold Timing Snapshot: (REF)
[07/12 15:28:45     60s]              All PG WNS: -0.956
[07/12 15:28:45     60s]              All PG TNS: -102.112
[07/12 15:28:45     60s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/12 15:28:45     60s] Executing transform: AddBuffer + LegalResize
[07/12 15:28:45     60s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/12 15:28:45     60s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/12 15:28:45     60s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/12 15:28:45     60s] Worst hold path end point:
[07/12 15:28:45     60s]   ram_1/dataOut_reg[5]/D
[07/12 15:28:45     60s]     net: ram_1/n_282 (nrTerm=2)
[07/12 15:28:45     60s] |   0|  -0.956|  -102.11|     136|          0|       0(     0)|    2.71%|   0:00:00.0|  2244.4M|
[07/12 15:28:45     61s] Worst hold path end point:
[07/12 15:28:45     61s]   ram_1/mem_reg[7][5]/D
[07/12 15:28:45     61s]     net: ram_1/FE_PHN57_n_254 (nrTerm=2)
[07/12 15:28:45     61s] |   1|   1.068|     0.00|       0|        138|       0(     0)|    3.55%|   0:00:00.0|  2285.6M|
[07/12 15:28:45     61s] 
[07/12 15:28:45     61s] Capturing REF for hold ...
[07/12 15:28:45     61s]    Hold Timing Snapshot: (REF)
[07/12 15:28:45     61s]              All PG WNS: 1.068
[07/12 15:28:45     61s]              All PG TNS: 0.000
[07/12 15:28:45     61s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/12 15:28:45     61s] 
[07/12 15:28:45     61s] *info:    Total 138 cells added for Phase I
[07/12 15:28:45     61s] *info:        in which 0 is ripple commits (0.000%)
[07/12 15:28:45     61s] --------------------------------------------------- 
[07/12 15:28:45     61s]    Hold Timing Summary  - Phase I 
[07/12 15:28:45     61s] --------------------------------------------------- 
[07/12 15:28:45     61s]  Target slack:       0.0000 ns
[07/12 15:28:45     61s]  View: best 
[07/12 15:28:45     61s]    WNS:       1.0679
[07/12 15:28:45     61s]    TNS:       0.0000
[07/12 15:28:45     61s]    VP :            0
[07/12 15:28:45     61s]    Worst hold path end point: ram_1/mem_reg[7][5]/D 
[07/12 15:28:45     61s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.850  | 10.223  |  0.850  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

Density: 3.548%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/12 15:28:45     61s] 
[07/12 15:28:45     61s] *** Finished Core Fixing (fixHold) cpu=0:00:02.9 real=0:00:02.0 totSessionCpu=0:01:01 mem=2295.6M density=3.548% ***
[07/12 15:28:45     61s] 
[07/12 15:28:45     61s] *info:
[07/12 15:28:45     61s] *info: Added a total of 138 cells to fix/reduce hold violation
[07/12 15:28:45     61s] *info:          in which 136 termBuffering
[07/12 15:28:45     61s] *info:          in which 0 dummyBuffering
[07/12 15:28:45     61s] *info:
[07/12 15:28:45     61s] *info: Summary: 
[07/12 15:28:45     61s] *info:          138 cells of type 'dl03d1' (10.0, 	27.450) used
[07/12 15:28:45     61s] 
[07/12 15:28:45     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2295.6M, EPOCH TIME: 1720778325.964201
[07/12 15:28:45     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:566).
[07/12 15:28:45     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2282.6M, EPOCH TIME: 1720778325.966957
[07/12 15:28:45     61s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2282.6M, EPOCH TIME: 1720778325.967189
[07/12 15:28:45     61s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2282.6M, EPOCH TIME: 1720778325.967254
[07/12 15:28:45     61s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2282.6M, EPOCH TIME: 1720778325.969654
[07/12 15:28:45     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:45     61s] 
[07/12 15:28:45     61s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:45     61s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.012, REAL:0.013, MEM:2282.6M, EPOCH TIME: 1720778325.982159
[07/12 15:28:45     61s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2282.6M, EPOCH TIME: 1720778325.982214
[07/12 15:28:45     61s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2282.6M, EPOCH TIME: 1720778325.982464
[07/12 15:28:45     61s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2282.6M, EPOCH TIME: 1720778325.982580
[07/12 15:28:45     61s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2282.6M, EPOCH TIME: 1720778325.982657
[07/12 15:28:45     61s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.015, MEM:2282.6M, EPOCH TIME: 1720778325.982719
[07/12 15:28:45     61s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.016, MEM:2282.6M, EPOCH TIME: 1720778325.982749
[07/12 15:28:45     61s] TDRefine: refinePlace mode is spiral
[07/12 15:28:45     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1645698.4
[07/12 15:28:45     61s] OPERPROF: Starting RefinePlace at level 1, MEM:2282.6M, EPOCH TIME: 1720778325.982809
[07/12 15:28:45     61s] *** Starting refinePlace (0:01:01 mem=2282.6M) ***
[07/12 15:28:45     61s] Total net bbox length = 3.472e+04 (1.754e+04 1.718e+04) (ext = 1.427e+04)
[07/12 15:28:45     61s] 
[07/12 15:28:45     61s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:45     61s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/12 15:28:45     61s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:45     61s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:45     61s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2282.6M, EPOCH TIME: 1720778325.984995
[07/12 15:28:45     61s] Starting refinePlace ...
[07/12 15:28:45     61s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:45     61s] One DDP V2 for no tweak run.
[07/12 15:28:45     61s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:45     61s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2282.6M, EPOCH TIME: 1720778325.988453
[07/12 15:28:45     61s] DDP initSite1 nrRow 128 nrJob 128
[07/12 15:28:45     61s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2282.6M, EPOCH TIME: 1720778325.988509
[07/12 15:28:45     61s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2282.6M, EPOCH TIME: 1720778325.988793
[07/12 15:28:45     61s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2282.6M, EPOCH TIME: 1720778325.988831
[07/12 15:28:45     61s] DDP markSite nrRow 128 nrJob 128
[07/12 15:28:45     61s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2282.6M, EPOCH TIME: 1720778325.989196
[07/12 15:28:45     61s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2282.6M, EPOCH TIME: 1720778325.989232
[07/12 15:28:45     61s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/12 15:28:45     61s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2282.6M, EPOCH TIME: 1720778325.990183
[07/12 15:28:45     61s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2282.6M, EPOCH TIME: 1720778325.990228
[07/12 15:28:45     61s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:2282.6M, EPOCH TIME: 1720778325.992434
[07/12 15:28:45     61s] ** Cut row section cpu time 0:00:00.0.
[07/12 15:28:45     61s]  ** Cut row section real time 0:00:00.0.
[07/12 15:28:45     61s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:2282.6M, EPOCH TIME: 1720778325.992522
[07/12 15:28:46     61s]   Spread Effort: high, pre-route mode, useDDP on.
[07/12 15:28:46     61s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=2282.6MB) @(0:01:01 - 0:01:01).
[07/12 15:28:46     61s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/12 15:28:46     61s] wireLenOptFixPriorityInst 0 inst fixed
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[07/12 15:28:46     61s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f64f87151a0.
[07/12 15:28:46     61s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/12 15:28:46     61s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/12 15:28:46     61s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:28:46     61s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/12 15:28:46     61s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2266.6MB) @(0:01:01 - 0:01:01).
[07/12 15:28:46     61s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/12 15:28:46     61s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2266.6MB
[07/12 15:28:46     61s] Statistics of distance of Instance movement in refine placement:
[07/12 15:28:46     61s]   maximum (X+Y) =         0.00 um
[07/12 15:28:46     61s]   mean    (X+Y) =         0.00 um
[07/12 15:28:46     61s] Summary Report:
[07/12 15:28:46     61s] Instances move: 0 (out of 566 movable)
[07/12 15:28:46     61s] Instances flipped: 0
[07/12 15:28:46     61s] Mean displacement: 0.00 um
[07/12 15:28:46     61s] Max displacement: 0.00 um 
[07/12 15:28:46     61s] Total instances moved : 0
[07/12 15:28:46     61s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.029, REAL:0.028, MEM:2266.6M, EPOCH TIME: 1720778326.012905
[07/12 15:28:46     61s] Total net bbox length = 3.472e+04 (1.754e+04 1.718e+04) (ext = 1.427e+04)
[07/12 15:28:46     61s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2266.6MB
[07/12 15:28:46     61s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=2266.6MB) @(0:01:01 - 0:01:01).
[07/12 15:28:46     61s] *** Finished refinePlace (0:01:01 mem=2266.6M) ***
[07/12 15:28:46     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1645698.4
[07/12 15:28:46     61s] OPERPROF: Finished RefinePlace at level 1, CPU:0.031, REAL:0.031, MEM:2266.6M, EPOCH TIME: 1720778326.013353
[07/12 15:28:46     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2266.6M, EPOCH TIME: 1720778326.015109
[07/12 15:28:46     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:566).
[07/12 15:28:46     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2266.6M, EPOCH TIME: 1720778326.017440
[07/12 15:28:46     61s] *** maximum move = 0.00 um ***
[07/12 15:28:46     61s] *** Finished re-routing un-routed nets (2266.6M) ***
[07/12 15:28:46     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:2266.6M, EPOCH TIME: 1720778326.023727
[07/12 15:28:46     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2266.6M, EPOCH TIME: 1720778326.026576
[07/12 15:28:46     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:46     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2266.6M, EPOCH TIME: 1720778326.038888
[07/12 15:28:46     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2266.6M, EPOCH TIME: 1720778326.038948
[07/12 15:28:46     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2282.6M, EPOCH TIME: 1720778326.039354
[07/12 15:28:46     61s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2282.6M, EPOCH TIME: 1720778326.039484
[07/12 15:28:46     61s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2282.6M, EPOCH TIME: 1720778326.039561
[07/12 15:28:46     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2282.6M, EPOCH TIME: 1720778326.039624
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=2282.6M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.850  | 10.223  |  0.850  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

Density: 3.548%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/12 15:28:46     61s] *** Finish Post CTS Hold Fixing (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:01:01 mem=2292.6M density=3.548%) ***
[07/12 15:28:46     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1645698.9
[07/12 15:28:46     61s] **INFO: total 138 insts, 276 nets marked don't touch
[07/12 15:28:46     61s] **INFO: total 138 insts, 276 nets marked don't touch DB property
[07/12 15:28:46     61s] **INFO: total 138 insts, 276 nets unmarked don't touch
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] Deleting 0 temporary hard placement blockage(s).
[07/12 15:28:46     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2273.5M, EPOCH TIME: 1720778326.065508
[07/12 15:28:46     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2198.5M, EPOCH TIME: 1720778326.068264
[07/12 15:28:46     61s] TotalInstCnt at PhyDesignMc Destruction: 566
[07/12 15:28:46     61s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:01.1/0:04:31.5 (0.2), mem = 2198.5M
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] =============================================================================================
[07/12 15:28:46     61s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.18-s099_1
[07/12 15:28:46     61s] =============================================================================================
[07/12 15:28:46     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:46     61s] ---------------------------------------------------------------------------------------------
[07/12 15:28:46     61s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[07/12 15:28:46     61s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:46     61s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:46     61s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:28:46     61s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:46     61s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:46     61s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:46     61s] [ OptimizationStep       ]      2   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[07/12 15:28:46     61s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/12 15:28:46     61s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:46     61s] [ OptEval                ]      2   0:00:00.4  (  44.4 % )     0:00:00.4 /  0:00:00.4    1.0
[07/12 15:28:46     61s] [ OptCommit              ]      2   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/12 15:28:46     61s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[07/12 15:28:46     61s] [ IncrDelayCalc          ]      8   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.2
[07/12 15:28:46     61s] [ HoldReEval             ]      2   0:00:00.2  (  15.3 % )     0:00:00.2 /  0:00:00.1    0.9
[07/12 15:28:46     61s] [ HoldCollectNode        ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:46     61s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:46     61s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.4
[07/12 15:28:46     61s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:46     61s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:46     61s] [ HoldDBCommit           ]      2   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[07/12 15:28:46     61s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:46     61s] [ RefinePlace            ]      1   0:00:00.1  (   8.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/12 15:28:46     61s] [ TimingUpdate           ]      7   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:46     61s] [ TimingReport           ]      3   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/12 15:28:46     61s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.5
[07/12 15:28:46     61s] [ MISC                   ]          0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:28:46     61s] ---------------------------------------------------------------------------------------------
[07/12 15:28:46     61s]  HoldOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/12 15:28:46     61s] ---------------------------------------------------------------------------------------------
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2198.5M, EPOCH TIME: 1720778326.071189
[07/12 15:28:46     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:46     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2198.5M, EPOCH TIME: 1720778326.083219
[07/12 15:28:46     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] *** Steiner Routed Nets: 48.744%; Threshold: 100; Threshold for Hold: 100
[07/12 15:28:46     61s] ### Creating LA Mngr. totSessionCpu=0:01:01 mem=2198.5M
[07/12 15:28:46     61s] ### Creating LA Mngr, finished. totSessionCpu=0:01:01 mem=2198.5M
[07/12 15:28:46     61s] Re-routed 0 nets
[07/12 15:28:46     61s] GigaOpt_HOLD: Recover setup timing after hold fixing
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:28:46     61s] Deleting Lib Analyzer.
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] TimeStamp Deleting Cell Server End ...
[07/12 15:28:46     61s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:28:46     61s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:28:46     61s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:28:46     61s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:28:46     61s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:28:46     61s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:28:46     61s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:28:46     61s] Summary for sequential cells identification: 
[07/12 15:28:46     61s]   Identified SBFF number: 114
[07/12 15:28:46     61s]   Identified MBFF number: 0
[07/12 15:28:46     61s]   Identified SB Latch number: 0
[07/12 15:28:46     61s]   Identified MB Latch number: 0
[07/12 15:28:46     61s]   Not identified SBFF number: 6
[07/12 15:28:46     61s]   Not identified MBFF number: 0
[07/12 15:28:46     61s]   Not identified SB Latch number: 0
[07/12 15:28:46     61s]   Not identified MB Latch number: 0
[07/12 15:28:46     61s]   Number of sequential cells which are not FFs: 83
[07/12 15:28:46     61s]  Visiting view : worst
[07/12 15:28:46     61s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[07/12 15:28:46     61s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:46     61s]  Visiting view : best
[07/12 15:28:46     61s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[07/12 15:28:46     61s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:46     61s] TLC MultiMap info (StdDelay):
[07/12 15:28:46     61s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:46     61s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[07/12 15:28:46     61s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:46     61s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[07/12 15:28:46     61s]  Setting StdDelay to: 24.6ps
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] TimeStamp Deleting Cell Server End ...
[07/12 15:28:46     61s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[07/12 15:28:46     61s] OPTC: user 20.0
[07/12 15:28:46     61s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/12 15:28:46     61s] SBFF Setting to complicate: skbrb2 complicate code: 30.05
[07/12 15:28:46     61s] SBFF Setting to complicate: jkbrb4 complicate code: 30.05
[07/12 15:28:46     61s] SBFF Setting to complicate: jkbrb2 complicate code: 30.05
[07/12 15:28:46     61s] SBFF Setting to complicate: jkbrb1 complicate code: 30.05
[07/12 15:28:46     61s] SBFF Setting to complicate: skbrb4 complicate code: 30.05
[07/12 15:28:46     61s] SBFF Setting to complicate: skbrb1 complicate code: 30.05
[07/12 15:28:46     61s] Summary for sequential cells identification: 
[07/12 15:28:46     61s]   Identified SBFF number: 114
[07/12 15:28:46     61s]   Identified MBFF number: 0
[07/12 15:28:46     61s]   Identified SB Latch number: 0
[07/12 15:28:46     61s]   Identified MB Latch number: 0
[07/12 15:28:46     61s]   Not identified SBFF number: 6
[07/12 15:28:46     61s]   Not identified MBFF number: 0
[07/12 15:28:46     61s]   Not identified SB Latch number: 0
[07/12 15:28:46     61s]   Not identified MB Latch number: 0
[07/12 15:28:46     61s]   Number of sequential cells which are not FFs: 83
[07/12 15:28:46     61s]  Visiting view : worst
[07/12 15:28:46     61s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 0
[07/12 15:28:46     61s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:46     61s]  Visiting view : best
[07/12 15:28:46     61s]    : PowerDomain = none : Weighted F : unweighted  = 24.60 (1.000) with rcCorner = 1
[07/12 15:28:46     61s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[07/12 15:28:46     61s] TLC MultiMap info (StdDelay):
[07/12 15:28:46     61s]   : min_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:46     61s]   : min_delay + min_timing + 0 + rc_best := 24.6ps
[07/12 15:28:46     61s]   : max_delay + min_timing + 0 + no RcCorner := 22.8ps
[07/12 15:28:46     61s]   : max_delay + min_timing + 0 + rc_worst := 24.6ps
[07/12 15:28:46     61s]  Setting StdDelay to: 24.6ps
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/12 15:28:46     61s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[07/12 15:28:46     61s] GigaOpt: WNS bump threshold: 0.0123
[07/12 15:28:46     61s] GigaOpt: Skipping postEco optimization
[07/12 15:28:46     61s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/12 15:28:46     61s] GigaOpt: Skipping nonLegal postEco optimization
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] Active setup views:
[07/12 15:28:46     61s]  worst
[07/12 15:28:46     61s]   Dominating endpoints: 0
[07/12 15:28:46     61s]   Dominating TNS: -0.000
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] OPTC: user 20.0
[07/12 15:28:46     61s] OPTC: user 20.0
[07/12 15:28:46     61s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2236.68 MB )
[07/12 15:28:46     61s] (I)      ======================= Layers =======================
[07/12 15:28:46     61s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:28:46     61s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[07/12 15:28:46     61s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:28:46     61s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[07/12 15:28:46     61s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[07/12 15:28:46     61s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[07/12 15:28:46     61s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[07/12 15:28:46     61s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[07/12 15:28:46     61s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[07/12 15:28:46     61s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[07/12 15:28:46     61s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:28:46     61s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[07/12 15:28:46     61s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[07/12 15:28:46     61s] (I)      +-----+----+--------------+---------+--------+-------+
[07/12 15:28:46     61s] (I)      Started Import and model ( Curr Mem: 2236.68 MB )
[07/12 15:28:46     61s] (I)      Default pattern map key = single_port_ram_default.
[07/12 15:28:46     61s] (I)      == Non-default Options ==
[07/12 15:28:46     61s] (I)      Build term to term wires                           : false
[07/12 15:28:46     61s] (I)      Maximum routing layer                              : 4
[07/12 15:28:46     61s] (I)      Number of threads                                  : 1
[07/12 15:28:46     61s] (I)      Method to set GCell size                           : row
[07/12 15:28:46     61s] (I)      Counted 794 PG shapes. We will not process PG shapes layer by layer.
[07/12 15:28:46     61s] (I)      Use row-based GCell size
[07/12 15:28:46     61s] (I)      Use row-based GCell align
[07/12 15:28:46     61s] (I)      layer 0 area = 202000
[07/12 15:28:46     61s] (I)      layer 1 area = 202000
[07/12 15:28:46     61s] (I)      layer 2 area = 202000
[07/12 15:28:46     61s] (I)      layer 3 area = 562000
[07/12 15:28:46     61s] (I)      GCell unit size   : 5600
[07/12 15:28:46     61s] (I)      GCell multiplier  : 1
[07/12 15:28:46     61s] (I)      GCell row height  : 5600
[07/12 15:28:46     61s] (I)      Actual row height : 5600
[07/12 15:28:46     61s] (I)      GCell align ref   : 465040 465040
[07/12 15:28:46     61s] [NR-eGR] Track table information for default rule: 
[07/12 15:28:46     61s] [NR-eGR] M1 has single uniform track structure
[07/12 15:28:46     61s] [NR-eGR] M2 has single uniform track structure
[07/12 15:28:46     61s] [NR-eGR] M3 has single uniform track structure
[07/12 15:28:46     61s] [NR-eGR] TOP_M has single uniform track structure
[07/12 15:28:46     61s] (I)      ============== Default via ===============
[07/12 15:28:46     61s] (I)      +---+------------------+-----------------+
[07/12 15:28:46     61s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[07/12 15:28:46     61s] (I)      +---+------------------+-----------------+
[07/12 15:28:46     61s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[07/12 15:28:46     61s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[07/12 15:28:46     61s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[07/12 15:28:46     61s] (I)      +---+------------------+-----------------+
[07/12 15:28:46     61s] [NR-eGR] Read 471 PG shapes
[07/12 15:28:46     61s] [NR-eGR] Read 0 clock shapes
[07/12 15:28:46     61s] [NR-eGR] Read 0 other shapes
[07/12 15:28:46     61s] [NR-eGR] #Routing Blockages  : 0
[07/12 15:28:46     61s] [NR-eGR] #Instance Blockages : 2678
[07/12 15:28:46     61s] [NR-eGR] #PG Blockages       : 471
[07/12 15:28:46     61s] [NR-eGR] #Halo Blockages     : 0
[07/12 15:28:46     61s] [NR-eGR] #Boundary Blockages : 0
[07/12 15:28:46     61s] [NR-eGR] #Clock Blockages    : 0
[07/12 15:28:46     61s] [NR-eGR] #Other Blockages    : 0
[07/12 15:28:46     61s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/12 15:28:46     61s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/12 15:28:46     61s] [NR-eGR] Read 597 nets ( ignored 0 )
[07/12 15:28:46     61s] (I)      early_global_route_priority property id does not exist.
[07/12 15:28:46     61s] (I)      Read Num Blocks=3149  Num Prerouted Wires=0  Num CS=0
[07/12 15:28:46     61s] (I)      Layer 1 (V) : #blockages 1256 : #preroutes 0
[07/12 15:28:46     61s] (I)      Layer 2 (H) : #blockages 1236 : #preroutes 0
[07/12 15:28:46     61s] (I)      Layer 3 (V) : #blockages 657 : #preroutes 0
[07/12 15:28:46     61s] (I)      Number of ignored nets                =      0
[07/12 15:28:46     61s] (I)      Number of connected nets              =      0
[07/12 15:28:46     61s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/12 15:28:46     61s] (I)      Number of clock nets                  =      3.  Ignored: No
[07/12 15:28:46     61s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/12 15:28:46     61s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/12 15:28:46     61s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/12 15:28:46     61s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/12 15:28:46     61s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/12 15:28:46     61s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/12 15:28:46     61s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 15:28:46     61s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/12 15:28:46     61s] (I)      Ndr track 0 does not exist
[07/12 15:28:46     61s] (I)      ---------------------Grid Graph Info--------------------
[07/12 15:28:46     61s] (I)      Routing area        : (0, 0) - (1649760, 1649760)
[07/12 15:28:46     61s] (I)      Core area           : (465040, 465040) - (1184720, 1184720)
[07/12 15:28:46     61s] (I)      Site width          :   560  (dbu)
[07/12 15:28:46     61s] (I)      Row height          :  5600  (dbu)
[07/12 15:28:46     61s] (I)      GCell row height    :  5600  (dbu)
[07/12 15:28:46     61s] (I)      GCell width         :  5600  (dbu)
[07/12 15:28:46     61s] (I)      GCell height        :  5600  (dbu)
[07/12 15:28:46     61s] (I)      Grid                :   295   295     4
[07/12 15:28:46     61s] (I)      Layer numbers       :     1     2     3     4
[07/12 15:28:46     61s] (I)      Vertical capacity   :     0  5600     0  5600
[07/12 15:28:46     61s] (I)      Horizontal capacity :     0     0  5600     0
[07/12 15:28:46     61s] (I)      Default wire width  :   230   280   280   440
[07/12 15:28:46     61s] (I)      Default wire space  :   230   280   280   460
[07/12 15:28:46     61s] (I)      Default wire pitch  :   460   560   560   900
[07/12 15:28:46     61s] (I)      Default pitch size  :   460   560   560  1120
[07/12 15:28:46     61s] (I)      First track coord   :   800   520   800  1640
[07/12 15:28:46     61s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[07/12 15:28:46     61s] (I)      Total num of tracks :  2945  2945  2945  1472
[07/12 15:28:46     61s] (I)      Num of masks        :     1     1     1     1
[07/12 15:28:46     61s] (I)      Num of trim masks   :     0     0     0     0
[07/12 15:28:46     61s] (I)      --------------------------------------------------------
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] [NR-eGR] ============ Routing rule table ============
[07/12 15:28:46     61s] [NR-eGR] Rule id: 0  Nets: 582
[07/12 15:28:46     61s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/12 15:28:46     61s] (I)                    Layer    2    3     4 
[07/12 15:28:46     61s] (I)                    Pitch  560  560  1120 
[07/12 15:28:46     61s] (I)             #Used tracks    1    1     1 
[07/12 15:28:46     61s] (I)       #Fully used tracks    1    1     1 
[07/12 15:28:46     61s] [NR-eGR] ========================================
[07/12 15:28:46     61s] [NR-eGR] 
[07/12 15:28:46     61s] (I)      =============== Blocked Tracks ===============
[07/12 15:28:46     61s] (I)      +-------+---------+----------+---------------+
[07/12 15:28:46     61s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/12 15:28:46     61s] (I)      +-------+---------+----------+---------------+
[07/12 15:28:46     61s] (I)      |     1 |       0 |        0 |         0.00% |
[07/12 15:28:46     61s] (I)      |     2 |  868775 |   489747 |        56.37% |
[07/12 15:28:46     61s] (I)      |     3 |  868775 |   461399 |        53.11% |
[07/12 15:28:46     61s] (I)      |     4 |  434240 |   253520 |        58.38% |
[07/12 15:28:46     61s] (I)      +-------+---------+----------+---------------+
[07/12 15:28:46     61s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2236.68 MB )
[07/12 15:28:46     61s] (I)      Reset routing kernel
[07/12 15:28:46     61s] (I)      Started Global Routing ( Curr Mem: 2236.68 MB )
[07/12 15:28:46     61s] (I)      totalPins=1877  totalGlobalPin=1829 (97.44%)
[07/12 15:28:46     61s] (I)      total 2D Cap : 974231 = (410460 H, 563771 V)
[07/12 15:28:46     61s] [NR-eGR] Layer group 1: route 582 net(s) in layer range [2, 4]
[07/12 15:28:46     61s] (I)      
[07/12 15:28:46     61s] (I)      ============  Phase 1a Route ============
[07/12 15:28:46     61s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/12 15:28:46     61s] (I)      Usage: 6854 = (3535 H, 3319 V) = (0.86% H, 0.59% V) = (1.980e+04um H, 1.859e+04um V)
[07/12 15:28:46     61s] (I)      
[07/12 15:28:46     61s] (I)      ============  Phase 1b Route ============
[07/12 15:28:46     61s] (I)      Usage: 6854 = (3535 H, 3319 V) = (0.86% H, 0.59% V) = (1.980e+04um H, 1.859e+04um V)
[07/12 15:28:46     61s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.838240e+04um
[07/12 15:28:46     61s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/12 15:28:46     61s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/12 15:28:46     61s] (I)      
[07/12 15:28:46     61s] (I)      ============  Phase 1c Route ============
[07/12 15:28:46     61s] (I)      Usage: 6854 = (3535 H, 3319 V) = (0.86% H, 0.59% V) = (1.980e+04um H, 1.859e+04um V)
[07/12 15:28:46     61s] (I)      
[07/12 15:28:46     61s] (I)      ============  Phase 1d Route ============
[07/12 15:28:46     61s] (I)      Usage: 6854 = (3535 H, 3319 V) = (0.86% H, 0.59% V) = (1.980e+04um H, 1.859e+04um V)
[07/12 15:28:46     61s] (I)      
[07/12 15:28:46     61s] (I)      ============  Phase 1e Route ============
[07/12 15:28:46     61s] (I)      Usage: 6854 = (3535 H, 3319 V) = (0.86% H, 0.59% V) = (1.980e+04um H, 1.859e+04um V)
[07/12 15:28:46     61s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.838240e+04um
[07/12 15:28:46     61s] (I)      
[07/12 15:28:46     61s] (I)      ============  Phase 1l Route ============
[07/12 15:28:46     61s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/12 15:28:46     61s] (I)      Layer  2:     381312      3930         0      473670      393630    (54.61%) 
[07/12 15:28:46     61s] (I)      Layer  3:     410300      3540         0      445380      421920    (51.35%) 
[07/12 15:28:46     61s] (I)      Layer  4:     181702        46         0      241355      192295    (55.66%) 
[07/12 15:28:46     61s] (I)      Total:        973314      7516         0     1160405     1007845    (53.52%) 
[07/12 15:28:46     61s] (I)      
[07/12 15:28:46     61s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/12 15:28:46     61s] [NR-eGR]                        OverCon            
[07/12 15:28:46     61s] [NR-eGR]                         #Gcell     %Gcell
[07/12 15:28:46     61s] [NR-eGR]        Layer             (1-0)    OverCon
[07/12 15:28:46     61s] [NR-eGR] ----------------------------------------------
[07/12 15:28:46     61s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/12 15:28:46     61s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/12 15:28:46     61s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/12 15:28:46     61s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[07/12 15:28:46     61s] [NR-eGR] ----------------------------------------------
[07/12 15:28:46     61s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/12 15:28:46     61s] [NR-eGR] 
[07/12 15:28:46     61s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2236.68 MB )
[07/12 15:28:46     61s] (I)      total 2D Cap : 974966 = (410780 H, 564186 V)
[07/12 15:28:46     61s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/12 15:28:46     61s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2236.68 MB )
[07/12 15:28:46     61s] (I)      ======================================== Runtime Summary ========================================
[07/12 15:28:46     61s] (I)       Step                                              %       Start      Finish      Real       CPU 
[07/12 15:28:46     61s] (I)      -------------------------------------------------------------------------------------------------
[07/12 15:28:46     61s] (I)       Early Global Route kernel                   100.00%  204.23 sec  204.30 sec  0.07 sec  0.07 sec 
[07/12 15:28:46     61s] (I)       +-Import and model                           35.47%  204.24 sec  204.26 sec  0.02 sec  0.02 sec 
[07/12 15:28:46     61s] (I)       | +-Create place DB                           2.24%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | +-Import place data                       2.15%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Read instances and placement          0.76%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Read nets                             1.20%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | +-Create route DB                          24.69%  204.24 sec  204.25 sec  0.02 sec  0.02 sec 
[07/12 15:28:46     61s] (I)       | | +-Import route data (1T)                 24.28%  204.24 sec  204.25 sec  0.02 sec  0.02 sec 
[07/12 15:28:46     61s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.30%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | | +-Read routing blockages              0.00%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | | +-Read instance blockages             0.39%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | | +-Read PG blockages                   0.09%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | | +-Read clock blockages                0.03%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | | +-Read other blockages                0.03%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | | +-Read halo blockages                 0.01%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | | +-Read boundary cut boxes             0.00%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Read blackboxes                       0.02%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Read prerouted                        0.23%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Read unlegalized nets                 0.05%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Read nets                             0.30%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Set up via pillars                    0.01%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Initialize 3D grid graph              1.20%  204.24 sec  204.24 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Model blockage capacity              18.86%  204.24 sec  204.25 sec  0.01 sec  0.01 sec 
[07/12 15:28:46     61s] (I)       | | | | +-Initialize 3D capacity             17.23%  204.24 sec  204.25 sec  0.01 sec  0.01 sec 
[07/12 15:28:46     61s] (I)       | +-Read aux data                             0.00%  204.25 sec  204.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | +-Others data preparation                   0.44%  204.25 sec  204.25 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | +-Create route kernel                       7.47%  204.25 sec  204.26 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       +-Global Routing                             49.05%  204.26 sec  204.29 sec  0.03 sec  0.03 sec 
[07/12 15:28:46     61s] (I)       | +-Initialization                            1.10%  204.26 sec  204.26 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | +-Net group 1                              39.31%  204.26 sec  204.29 sec  0.03 sec  0.03 sec 
[07/12 15:28:46     61s] (I)       | | +-Generate topology                       0.70%  204.26 sec  204.26 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | +-Phase 1a                                6.44%  204.27 sec  204.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Pattern routing (1T)                  2.92%  204.27 sec  204.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.84%  204.27 sec  204.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Add via demand to 2D                  1.33%  204.27 sec  204.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | +-Phase 1b                                2.12%  204.27 sec  204.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Monotonic routing (1T)                1.66%  204.27 sec  204.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | +-Phase 1c                                0.03%  204.27 sec  204.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | +-Phase 1d                                0.03%  204.27 sec  204.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | +-Phase 1e                                0.68%  204.27 sec  204.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | +-Route legalization                    0.20%  204.27 sec  204.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | | | +-Legalize Blockage Violations        0.11%  204.27 sec  204.27 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       | | +-Phase 1l                               18.99%  204.27 sec  204.29 sec  0.01 sec  0.01 sec 
[07/12 15:28:46     61s] (I)       | | | +-Layer assignment (1T)                12.80%  204.28 sec  204.29 sec  0.01 sec  0.01 sec 
[07/12 15:28:46     61s] (I)       | +-Clean cong LA                             0.00%  204.29 sec  204.29 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)       +-Export 3D cong map                         12.34%  204.29 sec  204.30 sec  0.01 sec  0.01 sec 
[07/12 15:28:46     61s] (I)       | +-Export 2D cong map                        2.40%  204.30 sec  204.30 sec  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)      ======================= Summary by functions ========================
[07/12 15:28:46     61s] (I)       Lv  Step                                      %      Real       CPU 
[07/12 15:28:46     61s] (I)      ---------------------------------------------------------------------
[07/12 15:28:46     61s] (I)        0  Early Global Route kernel           100.00%  0.07 sec  0.07 sec 
[07/12 15:28:46     61s] (I)        1  Global Routing                       49.05%  0.03 sec  0.03 sec 
[07/12 15:28:46     61s] (I)        1  Import and model                     35.47%  0.02 sec  0.02 sec 
[07/12 15:28:46     61s] (I)        1  Export 3D cong map                   12.34%  0.01 sec  0.01 sec 
[07/12 15:28:46     61s] (I)        2  Net group 1                          39.31%  0.03 sec  0.03 sec 
[07/12 15:28:46     61s] (I)        2  Create route DB                      24.69%  0.02 sec  0.02 sec 
[07/12 15:28:46     61s] (I)        2  Create route kernel                   7.47%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        2  Export 2D cong map                    2.40%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        2  Create place DB                       2.24%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        2  Initialization                        1.10%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        2  Others data preparation               0.44%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        3  Import route data (1T)               24.28%  0.02 sec  0.02 sec 
[07/12 15:28:46     61s] (I)        3  Phase 1l                             18.99%  0.01 sec  0.01 sec 
[07/12 15:28:46     61s] (I)        3  Phase 1a                              6.44%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        3  Import place data                     2.15%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        3  Phase 1b                              2.12%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        3  Generate topology                     0.70%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        3  Phase 1e                              0.68%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        3  Phase 1d                              0.03%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        3  Phase 1c                              0.03%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        4  Model blockage capacity              18.86%  0.01 sec  0.01 sec 
[07/12 15:28:46     61s] (I)        4  Layer assignment (1T)                12.80%  0.01 sec  0.01 sec 
[07/12 15:28:46     61s] (I)        4  Pattern routing (1T)                  2.92%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        4  Pattern Routing Avoiding Blockages    1.84%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        4  Monotonic routing (1T)                1.66%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        4  Read nets                             1.50%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        4  Add via demand to 2D                  1.33%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        4  Read blockages ( Layer 2-4 )          1.30%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        4  Initialize 3D grid graph              1.20%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        4  Read instances and placement          0.76%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        4  Read prerouted                        0.23%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        4  Route legalization                    0.20%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        5  Initialize 3D capacity               17.23%  0.01 sec  0.01 sec 
[07/12 15:28:46     61s] (I)        5  Read instance blockages               0.39%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        5  Legalize Blockage Violations          0.11%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        5  Read PG blockages                     0.09%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/12 15:28:46     61s] OPERPROF: Starting HotSpotCal at level 1, MEM:2236.7M, EPOCH TIME: 1720778326.261335
[07/12 15:28:46     61s] [hotspot] +------------+---------------+---------------+
[07/12 15:28:46     61s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 15:28:46     61s] [hotspot] +------------+---------------+---------------+
[07/12 15:28:46     61s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 15:28:46     61s] [hotspot] +------------+---------------+---------------+
[07/12 15:28:46     61s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 15:28:46     61s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 15:28:46     61s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2236.7M, EPOCH TIME: 1720778326.264392
[07/12 15:28:46     61s] [hotspot] Hotspot report including placement blocked areas
[07/12 15:28:46     61s] OPERPROF: Starting HotSpotCal at level 1, MEM:2236.7M, EPOCH TIME: 1720778326.264555
[07/12 15:28:46     61s] [hotspot] +------------+---------------+---------------+
[07/12 15:28:46     61s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 15:28:46     61s] [hotspot] +------------+---------------+---------------+
[07/12 15:28:46     61s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 15:28:46     61s] [hotspot] +------------+---------------+---------------+
[07/12 15:28:46     61s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 15:28:46     61s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 15:28:46     61s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2236.7M, EPOCH TIME: 1720778326.267311
[07/12 15:28:46     61s] Reported timing to dir ./timingReports
[07/12 15:28:46     61s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1781.0M, totSessionCpu=0:01:01 **
[07/12 15:28:46     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2159.0M, EPOCH TIME: 1720778326.314386
[07/12 15:28:46     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:46     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2159.0M, EPOCH TIME: 1720778326.326309
[07/12 15:28:46     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] TimeStamp Deleting Cell Server Begin ...
[07/12 15:28:46     61s] 
[07/12 15:28:46     61s] TimeStamp Deleting Cell Server End ...
[07/12 15:28:46     61s] Starting delay calculation for Hold views
[07/12 15:28:46     61s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:28:46     61s] #################################################################################
[07/12 15:28:46     61s] # Design Stage: PreRoute
[07/12 15:28:46     61s] # Design Name: single_port_ram
[07/12 15:28:46     61s] # Design Mode: 90nm
[07/12 15:28:46     61s] # Analysis Mode: MMMC OCV 
[07/12 15:28:46     61s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:28:46     61s] # Signoff Settings: SI Off 
[07/12 15:28:46     61s] #################################################################################
[07/12 15:28:46     61s] Calculate late delays in OCV mode...
[07/12 15:28:46     61s] Calculate early delays in OCV mode...
[07/12 15:28:46     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 2164.5M, InitMEM = 2164.5M)
[07/12 15:28:46     61s] Start delay calculation (fullDC) (1 T). (MEM=2164.48)
[07/12 15:28:46     61s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[07/12 15:28:46     61s] End AAE Lib Interpolated Model. (MEM=2172.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:46     61s] Total number of fetched objects 605
[07/12 15:28:46     61s] Total number of fetched objects 605
[07/12 15:28:46     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:46     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:46     61s] End delay calculation. (MEM=2188.39 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:28:46     61s] End delay calculation (fullDC). (MEM=2188.39 CPU=0:00:00.1 REAL=0:00:00.0)
[07/12 15:28:46     61s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2188.4M) ***
[07/12 15:28:46     61s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:02 mem=2196.4M)
[07/12 15:28:46     61s] Starting delay calculation for Setup views
[07/12 15:28:46     62s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/12 15:28:46     62s] #################################################################################
[07/12 15:28:46     62s] # Design Stage: PreRoute
[07/12 15:28:46     62s] # Design Name: single_port_ram
[07/12 15:28:46     62s] # Design Mode: 90nm
[07/12 15:28:46     62s] # Analysis Mode: MMMC OCV 
[07/12 15:28:46     62s] # Parasitics Mode: No SPEF/RCDB 
[07/12 15:28:46     62s] # Signoff Settings: SI Off 
[07/12 15:28:46     62s] #################################################################################
[07/12 15:28:46     62s] Calculate early delays in OCV mode...
[07/12 15:28:46     62s] Calculate late delays in OCV mode...
[07/12 15:28:46     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 2139.2M, InitMEM = 2139.2M)
[07/12 15:28:46     62s] Start delay calculation (fullDC) (1 T). (MEM=2139.18)
[07/12 15:28:46     62s] *** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
[07/12 15:28:46     62s] End AAE Lib Interpolated Model. (MEM=2147.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:46     62s] Total number of fetched objects 605
[07/12 15:28:47     62s] Total number of fetched objects 605
[07/12 15:28:47     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:47     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 15:28:47     62s] End delay calculation. (MEM=2199.61 CPU=0:00:00.1 REAL=0:00:01.0)
[07/12 15:28:47     62s] End delay calculation (fullDC). (MEM=2199.61 CPU=0:00:00.1 REAL=0:00:01.0)
[07/12 15:28:47     62s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2199.6M) ***
[07/12 15:28:47     62s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:02 mem=2207.6M)
[07/12 15:28:48     62s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst 
Hold views included:
 best

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.850  | 10.223  |  0.850  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.068  |  1.068  |  1.537  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   144   |   136   |   144   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/12 15:28:48     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2178.8M, EPOCH TIME: 1720778328.531557
[07/12 15:28:48     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] 
[07/12 15:28:48     62s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:48     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2178.8M, EPOCH TIME: 1720778328.543790
[07/12 15:28:48     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] Density: 3.548%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/12 15:28:48     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2178.8M, EPOCH TIME: 1720778328.548657
[07/12 15:28:48     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] 
[07/12 15:28:48     62s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:48     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2178.8M, EPOCH TIME: 1720778328.560763
[07/12 15:28:48     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2178.8M, EPOCH TIME: 1720778328.565764
[07/12 15:28:48     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] 
[07/12 15:28:48     62s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[07/12 15:28:48     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2178.8M, EPOCH TIME: 1720778328.578364
[07/12 15:28:48     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] *** Final Summary (holdfix) CPU=0:00:01.0, REAL=0:00:02.0, MEM=2178.8M
[07/12 15:28:48     62s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1842.2M, totSessionCpu=0:01:02 **
[07/12 15:28:48     62s] *** Finished optDesign ***
[07/12 15:28:48     62s] Info: Destroy the CCOpt slew target map.
[07/12 15:28:48     62s] clean pInstBBox. size 0
[07/12 15:28:48     62s] All LLGs are deleted
[07/12 15:28:48     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/12 15:28:48     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2170.8M, EPOCH TIME: 1720778328.624674
[07/12 15:28:48     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2170.8M, EPOCH TIME: 1720778328.624761
[07/12 15:28:48     62s] Info: pop threads available for lower-level modules during optimization.
[07/12 15:28:48     62s] *** optDesign #2 [finish] : cpu/real = 0:00:07.6/0:00:08.8 (0.9), totSession cpu/real = 0:01:02.5/0:04:34.1 (0.2), mem = 2170.8M
[07/12 15:28:48     62s] 
[07/12 15:28:48     62s] =============================================================================================
[07/12 15:28:48     62s]  Final TAT Report : optDesign #2                                                21.18-s099_1
[07/12 15:28:48     62s] =============================================================================================
[07/12 15:28:48     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/12 15:28:48     62s] ---------------------------------------------------------------------------------------------
[07/12 15:28:48     62s] [ InitOpt                ]      1   0:00:02.2  (  25.4 % )     0:00:02.2 /  0:00:02.2    1.0
[07/12 15:28:48     62s] [ HoldOpt                ]      1   0:00:00.9  (   9.7 % )     0:00:01.0 /  0:00:01.0    1.0
[07/12 15:28:48     62s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.4
[07/12 15:28:48     62s] [ BuildHoldData          ]      1   0:00:01.6  (  18.3 % )     0:00:02.0 /  0:00:02.0    1.0
[07/12 15:28:48     62s] [ OptSummaryReport       ]      5   0:00:00.3  (   3.0 % )     0:00:02.4 /  0:00:01.1    0.5
[07/12 15:28:48     62s] [ DrvReport              ]      2   0:00:01.3  (  14.4 % )     0:00:01.3 /  0:00:00.0    0.0
[07/12 15:28:48     62s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[07/12 15:28:48     62s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/12 15:28:48     62s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  10.9 % )     0:00:01.0 /  0:00:01.0    1.0
[07/12 15:28:48     62s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:48     62s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/12 15:28:48     62s] [ RefinePlace            ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[07/12 15:28:48     62s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/12 15:28:48     62s] [ TimingUpdate           ]     28   0:00:00.4  (   4.3 % )     0:00:00.8 /  0:00:00.8    1.0
[07/12 15:28:48     62s] [ FullDelayCalc          ]      4   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.1
[07/12 15:28:48     62s] [ TimingReport           ]      7   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.1
[07/12 15:28:48     62s] [ GenerateReports        ]      2   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:28:48     62s] [ MISC                   ]          0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/12 15:28:48     62s] ---------------------------------------------------------------------------------------------
[07/12 15:28:48     62s]  optDesign #2 TOTAL                 0:00:08.8  ( 100.0 % )     0:00:08.8 /  0:00:07.6    0.9
[07/12 15:28:48     62s] ---------------------------------------------------------------------------------------------
[07/12 15:28:48     62s] 
[07/12 15:29:33     68s] <CMD> saveDesign ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc
[07/12 15:29:33     68s] #% Begin save design ... (date=07/12 15:29:33, mem=1798.9M)
[07/12 15:29:33     68s] % Begin Save ccopt configuration ... (date=07/12 15:29:33, mem=1798.9M)
[07/12 15:29:33     68s] % End Save ccopt configuration ... (date=07/12 15:29:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1799.5M, current mem=1799.5M)
[07/12 15:29:33     68s] % Begin Save netlist data ... (date=07/12 15:29:33, mem=1799.5M)
[07/12 15:29:33     68s] Writing Binary DB to ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.v.bin in single-threaded mode...
[07/12 15:29:33     68s] % End Save netlist data ... (date=07/12 15:29:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1800.0M, current mem=1800.0M)
[07/12 15:29:33     68s] Saving symbol-table file ...
[07/12 15:29:33     68s] Saving congestion map file ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.route.congmap.gz ...
[07/12 15:29:33     68s] % Begin Save AAE data ... (date=07/12 15:29:33, mem=1800.2M)
[07/12 15:29:33     68s] Saving AAE Data ...
[07/12 15:29:33     68s] % End Save AAE data ... (date=07/12 15:29:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1800.2M, current mem=1800.2M)
[07/12 15:29:33     68s] Saving preference file ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/gui.pref.tcl ...
[07/12 15:29:33     68s] Saving mode setting ...
[07/12 15:29:33     68s] Saving global file ...
[07/12 15:29:33     68s] % Begin Save floorplan data ... (date=07/12 15:29:33, mem=1801.5M)
[07/12 15:29:33     68s] Saving floorplan file ...
[07/12 15:29:33     68s] Convert 0 swires and 0 svias from compressed groups
[07/12 15:29:34     68s] % End Save floorplan data ... (date=07/12 15:29:34, total cpu=0:00:00.0, real=0:00:01.0, peak res=1802.3M, current mem=1802.3M)
[07/12 15:29:34     68s] Saving PG file ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:29:34 2024)
[07/12 15:29:34     68s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2137.3M) ***
[07/12 15:29:34     68s] Saving Drc markers ...
[07/12 15:29:34     68s] ... No Drc file written since there is no markers found.
[07/12 15:29:34     68s] % Begin Save placement data ... (date=07/12 15:29:34, mem=1802.3M)
[07/12 15:29:34     68s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/12 15:29:34     68s] Save Adaptive View Pruning View Names to Binary file
[07/12 15:29:34     68s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2140.3M) ***
[07/12 15:29:34     68s] % End Save placement data ... (date=07/12 15:29:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1802.5M, current mem=1802.5M)
[07/12 15:29:34     68s] % Begin Save routing data ... (date=07/12 15:29:34, mem=1802.5M)
[07/12 15:29:34     68s] Saving route file ...
[07/12 15:29:34     68s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2137.3M) ***
[07/12 15:29:34     68s] % End Save routing data ... (date=07/12 15:29:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1802.5M, current mem=1801.4M)
[07/12 15:29:34     68s] Saving property file ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.prop
[07/12 15:29:34     68s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2140.3M) ***
[07/12 15:29:34     68s] Saving rc congestion map ClockTreeSynthesis/single_port_ram_fp_power_placement_cts.enc.dat/single_port_ram.congmap.gz ...
[07/12 15:29:34     68s] % Begin Save power constraints data ... (date=07/12 15:29:34, mem=1802.4M)
[07/12 15:29:34     68s] % End Save power constraints data ... (date=07/12 15:29:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1802.4M, current mem=1802.4M)
[07/12 15:29:34     69s] Generated self-contained design single_port_ram_fp_power_placement_cts.enc.dat
[07/12 15:29:35     69s] #% End save design ... (date=07/12 15:29:35, total cpu=0:00:00.5, real=0:00:02.0, peak res=1805.6M, current mem=1805.6M)
[07/12 15:29:35     69s] *** Message Summary: 0 warning(s), 0 error(s)
[07/12 15:29:35     69s] 
[07/12 15:29:55     71s] <CMD> saveNetlist -includePowerGround ./ClockTreeSynthesis/fifo_postCTS_withPG.v
[07/12 15:29:55     71s] Writing Netlist "./ClockTreeSynthesis/fifo_postCTS_withPG.v" ...
[07/12 15:29:55     71s] Pwr name (VDD_CORE).
[07/12 15:29:55     71s] Pwr name (VDDO_CORE).
[07/12 15:29:55     71s] Gnd name (VSS_CORE).
[07/12 15:29:55     71s] Gnd name (VSSO_CORE).
[07/12 15:29:55     71s] 2 Pwr names and 2 Gnd names.
[07/12 15:30:03     72s] <CMD> saveNetlist ./ClockTreeSynthesis/fifo_postCTS_withoutPG.v
[07/12 15:30:03     72s] Writing Netlist "./ClockTreeSynthesis/fifo_postCTS_withoutPG.v" ...
[07/12 15:30:08     72s] <CMD> saveDesign ./ClockTreeSynthesis/fifo_CTS.enc
[07/12 15:30:08     72s] #% Begin save design ... (date=07/12 15:30:08, mem=1806.3M)
[07/12 15:30:08     72s] % Begin Save ccopt configuration ... (date=07/12 15:30:08, mem=1806.3M)
[07/12 15:30:08     72s] % End Save ccopt configuration ... (date=07/12 15:30:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1806.3M, current mem=1806.3M)
[07/12 15:30:08     72s] % Begin Save netlist data ... (date=07/12 15:30:08, mem=1806.3M)
[07/12 15:30:08     72s] Writing Binary DB to ./ClockTreeSynthesis/fifo_CTS.enc.dat/single_port_ram.v.bin in single-threaded mode...
[07/12 15:30:08     72s] % End Save netlist data ... (date=07/12 15:30:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1806.5M, current mem=1806.5M)
[07/12 15:30:08     72s] Saving symbol-table file ...
[07/12 15:30:08     72s] Saving congestion map file ./ClockTreeSynthesis/fifo_CTS.enc.dat/single_port_ram.route.congmap.gz ...
[07/12 15:30:08     72s] % Begin Save AAE data ... (date=07/12 15:30:08, mem=1806.5M)
[07/12 15:30:08     72s] Saving AAE Data ...
[07/12 15:30:08     72s] % End Save AAE data ... (date=07/12 15:30:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1806.5M, current mem=1806.5M)
[07/12 15:30:08     72s] Saving preference file ./ClockTreeSynthesis/fifo_CTS.enc.dat/gui.pref.tcl ...
[07/12 15:30:08     72s] Saving mode setting ...
[07/12 15:30:08     72s] Saving global file ...
[07/12 15:30:09     72s] % Begin Save floorplan data ... (date=07/12 15:30:09, mem=1806.6M)
[07/12 15:30:09     72s] Saving floorplan file ...
[07/12 15:30:09     72s] Convert 0 swires and 0 svias from compressed groups
[07/12 15:30:09     73s] % End Save floorplan data ... (date=07/12 15:30:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1806.6M, current mem=1806.6M)
[07/12 15:30:09     73s] Saving PG file ./ClockTreeSynthesis/fifo_CTS.enc.dat/single_port_ram.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Fri Jul 12 15:30:09 2024)
[07/12 15:30:09     73s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2182.3M) ***
[07/12 15:30:09     73s] Saving Drc markers ...
[07/12 15:30:09     73s] ... No Drc file written since there is no markers found.
[07/12 15:30:09     73s] % Begin Save placement data ... (date=07/12 15:30:09, mem=1806.6M)
[07/12 15:30:09     73s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/12 15:30:09     73s] Save Adaptive View Pruning View Names to Binary file
[07/12 15:30:09     73s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2185.3M) ***
[07/12 15:30:09     73s] % End Save placement data ... (date=07/12 15:30:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1806.6M, current mem=1806.6M)
[07/12 15:30:09     73s] % Begin Save routing data ... (date=07/12 15:30:09, mem=1806.6M)
[07/12 15:30:09     73s] Saving route file ...
[07/12 15:30:09     73s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2182.3M) ***
[07/12 15:30:09     73s] % End Save routing data ... (date=07/12 15:30:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1806.6M, current mem=1806.6M)
[07/12 15:30:09     73s] Saving property file ./ClockTreeSynthesis/fifo_CTS.enc.dat/single_port_ram.prop
[07/12 15:30:09     73s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2185.3M) ***
[07/12 15:30:09     73s] Saving rc congestion map ./ClockTreeSynthesis/fifo_CTS.enc.dat/single_port_ram.congmap.gz ...
[07/12 15:30:09     73s] % Begin Save power constraints data ... (date=07/12 15:30:09, mem=1806.6M)
[07/12 15:30:09     73s] % End Save power constraints data ... (date=07/12 15:30:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1806.6M, current mem=1806.6M)
[07/12 15:30:10     73s] Generated self-contained design fifo_CTS.enc.dat
[07/12 15:30:10     73s] #% End save design ... (date=07/12 15:30:10, total cpu=0:00:00.5, real=0:00:02.0, peak res=1806.9M, current mem=1806.9M)
[07/12 15:30:10     73s] *** Message Summary: 0 warning(s), 0 error(s)
[07/12 15:30:10     73s] 
[07/12 15:30:16     74s] 
[07/12 15:30:16     74s] *** Memory Usage v#1 (Current mem = 2192.383M, initial mem = 486.988M) ***
[07/12 15:30:16     74s] 
[07/12 15:30:16     74s] *** Summary of all messages that are not suppressed in this session:
[07/12 15:30:16     74s] Severity  ID               Count  Summary                                  
[07/12 15:30:16     74s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/12 15:30:16     74s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[07/12 15:30:16     74s] WARNING   IMPEXT-6166          3  Capacitance table file(s) without the EX...
[07/12 15:30:16     74s] WARNING   IMPEXT-2662          4  Cap table %s does not have the EXTENDED ...
[07/12 15:30:16     74s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[07/12 15:30:16     74s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[07/12 15:30:16     74s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[07/12 15:30:16     74s] ERROR     IMPCCOPT-2066        1  Command '%s' used with the property '%s'...
[07/12 15:30:16     74s] ERROR     IMPCCOPT-2139        1  Pattern '%s' does not match any skew gro...
[07/12 15:30:16     74s] WARNING   IMPCCOPT-2171        1  Unable to get/extract RC parasitics for ...
[07/12 15:30:16     74s] WARNING   IMPCCOPT-2169        1  Cannot extract parasitics for %s net '%s...
[07/12 15:30:16     74s] ERROR     IMPCCOPT-2238        1  Arguments passed to set_ccopt_property c...
[07/12 15:30:16     74s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/12 15:30:16     74s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[07/12 15:30:16     74s] WARNING   TCLCMD-1142          1  Virtual clock '%s' is being created with...
[07/12 15:30:16     74s] *** Message Summary: 1504 warning(s), 3 error(s)
[07/12 15:30:16     74s] 
[07/12 15:30:16     74s] --- Ending "Innovus" (totcpu=0:01:14, real=0:06:05, mem=2192.4M) ---
