[13:50:21.099] <TB0>     INFO: *** Welcome to pxar ***
[13:50:21.099] <TB0>     INFO: *** Today: 2016/06/08
[13:50:21.105] <TB0>     INFO: *** Version: b2a7-dirty
[13:50:21.105] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C15.dat
[13:50:21.106] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:50:21.106] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//defaultMaskFile.dat
[13:50:21.106] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters_C15.dat
[13:50:21.180] <TB0>     INFO:         clk: 4
[13:50:21.180] <TB0>     INFO:         ctr: 4
[13:50:21.180] <TB0>     INFO:         sda: 19
[13:50:21.180] <TB0>     INFO:         tin: 9
[13:50:21.180] <TB0>     INFO:         level: 15
[13:50:21.180] <TB0>     INFO:         triggerdelay: 0
[13:50:21.180] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:50:21.180] <TB0>     INFO: Log level: DEBUG
[13:50:21.191] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:50:21.203] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:50:21.206] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:50:21.209] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:50:22.761] <TB0>     INFO: DUT info: 
[13:50:22.761] <TB0>     INFO: The DUT currently contains the following objects:
[13:50:22.761] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:50:22.761] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:50:22.761] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:50:22.761] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:50:22.761] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.761] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.761] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.761] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.762] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.762] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.762] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.762] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.762] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.762] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.762] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.762] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.762] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.762] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.762] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.762] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:50:22.762] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:50:22.763] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:50:22.764] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:50:22.766] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29745152
[13:50:22.766] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xf46f90
[13:50:22.766] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xebb770
[13:50:22.766] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f9e59d94010
[13:50:22.766] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f9e5ffff510
[13:50:22.766] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29810688 fPxarMemory = 0x7f9e59d94010
[13:50:22.767] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365mA
[13:50:22.768] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[13:50:22.768] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.4 C
[13:50:22.768] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:50:23.169] <TB0>     INFO: enter 'restricted' command line mode
[13:50:23.169] <TB0>     INFO: enter test to run
[13:50:23.169] <TB0>     INFO:   test: FPIXTest no parameter change
[13:50:23.169] <TB0>     INFO:   running: fpixtest
[13:50:23.169] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:50:23.171] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:50:23.171] <TB0>     INFO: ######################################################################
[13:50:23.171] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:50:23.171] <TB0>     INFO: ######################################################################
[13:50:23.175] <TB0>     INFO: ######################################################################
[13:50:23.175] <TB0>     INFO: PixTestPretest::doTest()
[13:50:23.175] <TB0>     INFO: ######################################################################
[13:50:23.178] <TB0>     INFO:    ----------------------------------------------------------------------
[13:50:23.178] <TB0>     INFO:    PixTestPretest::programROC() 
[13:50:23.178] <TB0>     INFO:    ----------------------------------------------------------------------
[13:50:41.196] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:50:41.196] <TB0>     INFO: IA differences per ROC:  17.7 17.7 16.9 19.3 18.5 16.9 16.9 15.3 19.3 17.7 16.9 18.5 16.9 19.3 19.3 19.3
[13:50:41.262] <TB0>     INFO:    ----------------------------------------------------------------------
[13:50:41.262] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:50:41.262] <TB0>     INFO:    ----------------------------------------------------------------------
[13:50:41.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[13:50:41.467] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.9688 mA
[13:50:41.568] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.5687 mA
[13:50:41.668] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  82 Ia 24.5687 mA
[13:50:41.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 23.7688 mA
[13:50:41.870] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  81 Ia 23.7688 mA
[13:50:41.971] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  82 Ia 23.7688 mA
[13:50:42.071] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  83 Ia 23.7688 mA
[13:50:42.172] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  84 Ia 24.5687 mA
[13:50:42.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  82 Ia 23.7688 mA
[13:50:42.374] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  83 Ia 24.5687 mA
[13:50:42.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  81 Ia 23.7688 mA
[13:50:42.575] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  82 Ia 23.7688 mA
[13:50:42.678] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.7688 mA
[13:50:42.778] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  79 Ia 23.7688 mA
[13:50:42.884] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 24.5687 mA
[13:50:42.985] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  78 Ia 23.7688 mA
[13:50:43.086] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  79 Ia 23.7688 mA
[13:50:43.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  80 Ia 24.5687 mA
[13:50:43.287] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  78 Ia 23.7688 mA
[13:50:43.388] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  79 Ia 23.7688 mA
[13:50:43.489] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  80 Ia 24.5687 mA
[13:50:43.589] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  78 Ia 23.7688 mA
[13:50:43.690] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  79 Ia 23.7688 mA
[13:50:43.791] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  80 Ia 24.5687 mA
[13:50:43.893] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.3688 mA
[13:50:43.994] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 25.3687 mA
[13:50:44.095] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 23.7688 mA
[13:50:44.195] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  88 Ia 23.7688 mA
[13:50:44.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  89 Ia 24.5687 mA
[13:50:44.397] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  87 Ia 23.7688 mA
[13:50:44.498] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  88 Ia 23.7688 mA
[13:50:44.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  89 Ia 24.5687 mA
[13:50:44.700] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  87 Ia 23.7688 mA
[13:50:44.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  88 Ia 23.7688 mA
[13:50:44.901] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  89 Ia 24.5687 mA
[13:50:44.002] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  87 Ia 23.7688 mA
[13:50:45.103] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.5687 mA
[13:50:45.204] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  76 Ia 24.5687 mA
[13:50:45.305] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  74 Ia 23.7688 mA
[13:50:45.406] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  75 Ia 23.7688 mA
[13:50:45.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  76 Ia 23.7688 mA
[13:50:45.607] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  77 Ia 24.5687 mA
[13:50:45.708] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  75 Ia 23.7688 mA
[13:50:45.809] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  76 Ia 24.5687 mA
[13:50:45.910] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  74 Ia 23.7688 mA
[13:50:46.011] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  75 Ia 23.7688 mA
[13:50:46.111] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  76 Ia 24.5687 mA
[13:50:46.213] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  74 Ia 23.7688 mA
[13:50:46.314] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.9688 mA
[13:50:46.415] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.5687 mA
[13:50:46.516] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 24.5687 mA
[13:50:46.617] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  80 Ia 23.7688 mA
[13:50:46.717] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  81 Ia 24.5687 mA
[13:50:46.818] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  79 Ia 22.9688 mA
[13:50:46.919] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  85 Ia 24.5687 mA
[13:50:47.019] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  83 Ia 24.5687 mA
[13:50:47.120] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  81 Ia 24.5687 mA
[13:50:47.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  79 Ia 23.7688 mA
[13:50:47.322] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  80 Ia 24.5687 mA
[13:50:47.422] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  78 Ia 22.9688 mA
[13:50:47.524] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9688 mA
[13:50:47.626] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.5687 mA
[13:50:47.726] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  82 Ia 23.7688 mA
[13:50:47.826] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  83 Ia 23.7688 mA
[13:50:47.927] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  84 Ia 24.5687 mA
[13:50:48.028] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  82 Ia 23.7688 mA
[13:50:48.128] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  83 Ia 24.5687 mA
[13:50:48.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  81 Ia 23.7688 mA
[13:50:48.330] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  82 Ia 23.7688 mA
[13:50:48.431] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  83 Ia 23.7688 mA
[13:50:48.532] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  84 Ia 24.5687 mA
[13:50:48.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  82 Ia 23.7688 mA
[13:50:48.735] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1688 mA
[13:50:48.836] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.5687 mA
[13:50:48.936] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 24.5687 mA
[13:50:49.037] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 24.5687 mA
[13:50:49.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  83 Ia 23.7688 mA
[13:50:49.239] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 23.7688 mA
[13:50:49.340] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  85 Ia 23.7688 mA
[13:50:49.440] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  86 Ia 24.5687 mA
[13:50:49.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  84 Ia 23.7688 mA
[13:50:49.641] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  85 Ia 24.5687 mA
[13:50:49.742] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  83 Ia 23.7688 mA
[13:50:49.843] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  84 Ia 24.5687 mA
[13:50:49.944] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 20.5687 mA
[13:50:50.045] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  99 Ia 25.3687 mA
[13:50:50.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  92 Ia 23.7688 mA
[13:50:50.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  93 Ia 23.7688 mA
[13:50:50.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  94 Ia 24.5687 mA
[13:50:50.447] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  92 Ia 23.7688 mA
[13:50:50.548] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  93 Ia 23.7688 mA
[13:50:50.649] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  94 Ia 24.5687 mA
[13:50:50.750] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  92 Ia 23.7688 mA
[13:50:50.850] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  93 Ia 24.5687 mA
[13:50:50.951] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  91 Ia 23.7688 mA
[13:50:51.051] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  92 Ia 23.7688 mA
[13:50:51.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.5687 mA
[13:50:51.254] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  76 Ia 24.5687 mA
[13:50:51.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  74 Ia 23.7688 mA
[13:50:51.455] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  75 Ia 23.7688 mA
[13:50:51.556] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  76 Ia 24.5687 mA
[13:50:51.657] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  74 Ia 23.7688 mA
[13:50:51.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  75 Ia 24.5687 mA
[13:50:51.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  73 Ia 23.7688 mA
[13:50:51.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  74 Ia 24.5687 mA
[13:50:52.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  72 Ia 23.7688 mA
[13:50:52.161] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  73 Ia 23.7688 mA
[13:50:52.261] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  74 Ia 23.7688 mA
[13:50:52.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.9688 mA
[13:50:52.464] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 24.5687 mA
[13:50:52.564] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  82 Ia 24.5687 mA
[13:50:52.665] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 23.7688 mA
[13:50:52.765] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  81 Ia 24.5687 mA
[13:50:52.866] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 22.9688 mA
[13:50:52.967] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  85 Ia 24.5687 mA
[13:50:53.067] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  83 Ia 24.5687 mA
[13:50:53.168] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  81 Ia 24.5687 mA
[13:50:53.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  79 Ia 22.9688 mA
[13:50:53.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  85 Ia 24.5687 mA
[13:50:53.470] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  83 Ia 23.7688 mA
[13:50:53.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.1688 mA
[13:50:53.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 24.5687 mA
[13:50:53.774] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  87 Ia 24.5687 mA
[13:50:53.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 24.5687 mA
[13:50:53.975] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 23.7688 mA
[13:50:54.076] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  84 Ia 23.7688 mA
[13:50:54.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  85 Ia 23.7688 mA
[13:50:54.278] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  86 Ia 24.5687 mA
[13:50:54.378] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  84 Ia 23.7688 mA
[13:50:54.479] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  85 Ia 24.5687 mA
[13:50:54.580] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  83 Ia 22.9688 mA
[13:50:54.680] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  89 Ia 24.5687 mA
[13:50:54.782] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.7688 mA
[13:50:54.883] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 23.7688 mA
[13:50:54.983] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 24.5687 mA
[13:50:55.084] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  78 Ia 23.7688 mA
[13:50:55.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 23.7688 mA
[13:50:55.285] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 24.5687 mA
[13:50:55.387] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 23.7688 mA
[13:50:55.487] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  79 Ia 23.7688 mA
[13:50:55.589] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  80 Ia 24.5687 mA
[13:50:55.689] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  78 Ia 22.9688 mA
[13:50:55.790] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  84 Ia 25.3687 mA
[13:50:55.891] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  77 Ia 23.7688 mA
[13:50:55.992] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.9688 mA
[13:50:56.093] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 24.5687 mA
[13:50:56.194] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  82 Ia 23.7688 mA
[13:50:56.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  83 Ia 24.5687 mA
[13:50:56.395] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  81 Ia 23.7688 mA
[13:50:56.496] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  82 Ia 24.5687 mA
[13:50:56.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  80 Ia 23.7688 mA
[13:50:56.697] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  81 Ia 23.7688 mA
[13:50:56.799] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  82 Ia 23.7688 mA
[13:50:56.899] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  83 Ia 23.7688 mA
[13:50:56.000] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  84 Ia 24.5687 mA
[13:50:57.101] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  82 Ia 23.7688 mA
[13:50:57.203] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.5687 mA
[13:50:57.304] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  76 Ia 24.5687 mA
[13:50:57.404] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  74 Ia 23.7688 mA
[13:50:57.505] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  75 Ia 23.7688 mA
[13:50:57.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  76 Ia 23.7688 mA
[13:50:57.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  77 Ia 24.5687 mA
[13:50:57.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  75 Ia 24.5687 mA
[13:50:57.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  73 Ia 22.9688 mA
[13:50:58.009] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  79 Ia 24.5687 mA
[13:50:58.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  77 Ia 24.5687 mA
[13:50:58.211] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  75 Ia 23.7688 mA
[13:50:58.312] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  76 Ia 24.5687 mA
[13:50:58.413] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.5687 mA
[13:50:58.514] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  76 Ia 23.7688 mA
[13:50:58.615] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  77 Ia 23.7688 mA
[13:50:58.716] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  78 Ia 23.7688 mA
[13:50:58.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  79 Ia 24.5687 mA
[13:50:58.918] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  77 Ia 24.5687 mA
[13:50:59.018] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  75 Ia 23.7688 mA
[13:50:59.119] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  76 Ia 23.7688 mA
[13:50:59.220] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  77 Ia 23.7688 mA
[13:50:59.321] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  78 Ia 24.5687 mA
[13:50:59.422] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  76 Ia 23.7688 mA
[13:50:59.523] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  77 Ia 23.7688 mA
[13:50:59.625] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.5687 mA
[13:50:59.725] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  76 Ia 23.7688 mA
[13:50:59.826] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  77 Ia 24.5687 mA
[13:50:59.927] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  75 Ia 23.7688 mA
[13:51:00.027] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  76 Ia 23.7688 mA
[13:51:00.128] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  77 Ia 24.5687 mA
[13:51:00.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  75 Ia 23.7688 mA
[13:51:00.330] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  76 Ia 23.7688 mA
[13:51:00.431] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  77 Ia 24.5687 mA
[13:51:00.532] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  75 Ia 23.7688 mA
[13:51:00.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  76 Ia 23.7688 mA
[13:51:00.733] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 24.5687 mA
[13:51:00.767] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  82
[13:51:00.767] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  80
[13:51:00.767] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  87
[13:51:00.768] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  74
[13:51:00.768] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[13:51:00.768] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  82
[13:51:00.768] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  84
[13:51:00.768] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  92
[13:51:00.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  74
[13:51:00.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  83
[13:51:00.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  89
[13:51:00.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  77
[13:51:00.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  82
[13:51:00.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  76
[13:51:00.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  77
[13:51:00.770] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[13:51:02.599] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 378.6 mA = 23.6625 mA/ROC
[13:51:02.599] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  18.5  19.3  19.3  18.5  19.3  20.1  19.3  18.5  19.3  19.3  18.5  19.3
[13:51:02.630] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:02.630] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:51:02.630] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:02.768] <TB0>     INFO: Expecting 231680 events.
[13:51:11.097] <TB0>     INFO: 231680 events read in total (7612ms).
[13:51:11.247] <TB0>     INFO: Test took 8614ms.
[13:51:11.447] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 79 and Delta(CalDel) = 61
[13:51:11.453] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 98 and Delta(CalDel) = 63
[13:51:11.456] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 58
[13:51:11.460] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 75 and Delta(CalDel) = 60
[13:51:11.467] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 100 and Delta(CalDel) = 58
[13:51:11.471] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 92 and Delta(CalDel) = 59
[13:51:11.474] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 63
[13:51:11.478] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 90 and Delta(CalDel) = 64
[13:51:11.481] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 104 and Delta(CalDel) = 61
[13:51:11.485] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 67
[13:51:11.488] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 74 and Delta(CalDel) = 60
[13:51:11.492] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 92 and Delta(CalDel) = 62
[13:51:11.495] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:51:11.499] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 90 and Delta(CalDel) = 63
[13:51:11.504] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:51:11.507] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 84 and Delta(CalDel) = 62
[13:51:11.550] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:51:11.585] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:11.585] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:51:11.585] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:11.723] <TB0>     INFO: Expecting 231680 events.
[13:51:19.962] <TB0>     INFO: 231680 events read in total (7524ms).
[13:51:19.968] <TB0>     INFO: Test took 8379ms.
[13:51:19.992] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:51:20.303] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 31
[13:51:20.307] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[13:51:20.311] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:51:20.315] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:51:20.318] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:51:20.322] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:51:20.326] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[13:51:20.333] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[13:51:20.336] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 175 +/- 32.5
[13:51:20.340] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 31
[13:51:20.344] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30
[13:51:20.351] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:51:20.355] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 32
[13:51:20.359] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:51:20.362] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[13:51:20.403] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:51:20.403] <TB0>     INFO: CalDel:      143   135   128   143   129   129   138   146   135   175   132   140   143   149   138   138
[13:51:20.403] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:51:20.407] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C0.dat
[13:51:20.407] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C1.dat
[13:51:20.407] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C2.dat
[13:51:20.407] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C3.dat
[13:51:20.408] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C4.dat
[13:51:20.408] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C5.dat
[13:51:20.408] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C6.dat
[13:51:20.408] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C7.dat
[13:51:20.408] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C8.dat
[13:51:20.408] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C9.dat
[13:51:20.408] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C10.dat
[13:51:20.408] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C11.dat
[13:51:20.408] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C12.dat
[13:51:20.409] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C13.dat
[13:51:20.409] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C14.dat
[13:51:20.409] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C15.dat
[13:51:20.409] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:51:20.409] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:20.409] <TB0>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:51:20.409] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:51:20.495] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:51:20.495] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:51:20.495] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:51:20.495] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:51:20.499] <TB0>     INFO: ######################################################################
[13:51:20.499] <TB0>     INFO: PixTestTiming::doTest()
[13:51:20.499] <TB0>     INFO: ######################################################################
[13:51:20.499] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:20.499] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:51:20.499] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:20.499] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:51:22.397] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:51:24.673] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:51:26.946] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:51:29.223] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:51:31.495] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:51:33.778] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:51:36.053] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:51:38.331] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:51:39.856] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:51:42.149] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:51:44.431] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:51:46.704] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:51:48.980] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:51:51.263] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:51:53.537] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:51:55.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:52:07.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:52:09.153] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:52:10.673] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:52:12.193] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:52:13.713] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:52:15.234] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:52:16.753] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:52:18.274] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:52:19.795] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:52:24.611] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:52:37.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:52:50.371] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:53:02.899] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:53:14.592] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:53:27.609] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:53:40.494] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:53:42.015] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:53:43.542] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:53:45.063] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:53:46.582] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:53:48.103] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:53:49.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:53:51.165] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:53:52.687] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:53:54.400] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:53:56.677] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:53:58.952] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:54:01.225] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:54:03.499] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:54:05.773] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:54:08.047] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:54:10.321] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:54:12.605] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:54:14.881] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:54:17.159] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:54:19.432] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:54:21.705] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:54:34.676] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:54:36.950] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:54:39.228] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:54:41.502] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:54:43.780] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:54:46.053] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:54:48.327] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:54:50.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:54:52.874] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:54:55.165] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:54:57.439] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:54:59.712] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:55:01.986] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:55:04.260] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:55:06.533] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:55:08.812] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:55:11.085] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:13.360] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:15.633] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:17.155] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:19.428] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:21.702] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:55:23.974] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:55:26.254] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:55:28.528] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:55:30.801] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:55:33.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:55:34.598] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:55:36.118] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:55:37.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:55:39.157] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:55:40.678] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:55:42.197] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:55:43.716] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:55:45.236] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:55:46.760] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:55:50.539] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:55:54.315] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:55:58.092] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:56:01.868] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:56:05.644] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:56:09.420] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:56:13.202] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:56:14.734] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:56:16.260] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:56:17.780] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:56:19.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:56:20.823] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:56:22.344] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:23.886] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:25.407] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:27.680] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:29.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:32.229] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:34.502] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:36.775] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:39.050] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:56:41.323] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:56:43.598] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:56:45.871] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:56:48.155] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:56:50.429] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:56:52.703] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:56:54.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:56:57.249] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:56:59.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:57:01.797] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:57:04.073] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:57:06.345] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:57:08.619] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:57:10.893] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:57:13.166] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:57:15.439] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:57:17.712] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:20.370] <TB0>     INFO: TBM Phase Settings: 16
[13:57:20.370] <TB0>     INFO: 400MHz Phase: 4
[13:57:20.370] <TB0>     INFO: 160MHz Phase: 0
[13:57:20.370] <TB0>     INFO: Functional Phase Area: 3
[13:57:20.373] <TB0>     INFO: Test took 359874 ms.
[13:57:20.373] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:57:20.374] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:20.374] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:57:20.374] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:20.374] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:57:23.774] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:57:27.552] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:57:31.336] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:57:35.117] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:57:38.897] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:57:42.680] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:57:46.464] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:57:47.984] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:57:49.510] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:57:51.035] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:57:52.562] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:57:54.082] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:57:55.602] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:57:57.121] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:57:58.641] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:58:00.163] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:58:01.688] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:58:03.212] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:58:05.498] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:58:07.774] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:58:10.055] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:58:12.329] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:58:14.605] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:58:16.127] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:58:17.646] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:58:19.168] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:58:21.445] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:58:23.717] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:58:25.003] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:58:28.277] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:58:30.556] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:58:32.076] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:58:33.596] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:58:35.117] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:58:37.390] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:58:39.667] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:58:41.942] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:58:44.217] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:58:46.500] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:58:48.023] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:58:49.543] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:58:51.065] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:58:53.346] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:58:55.620] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:58:57.895] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:59:00.170] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:59:02.444] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:59:03.971] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:59:05.491] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:59:07.013] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:59:09.285] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:59:11.559] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:59:13.832] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:59:16.107] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:59:18.380] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:59:19.900] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:59:21.421] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:59:22.942] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:59:24.469] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:59:25.991] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:59:27.510] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:59:29.030] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:59:30.549] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:59:32.460] <TB0>     INFO: ROC Delay Settings: 228
[13:59:32.460] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:59:32.460] <TB0>     INFO: ROC Port 0 Delay: 4
[13:59:32.460] <TB0>     INFO: ROC Port 1 Delay: 4
[13:59:32.460] <TB0>     INFO: Functional ROC Area: 5
[13:59:32.463] <TB0>     INFO: Test took 132089 ms.
[13:59:32.463] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:59:32.463] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:32.463] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:59:32.463] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:33.602] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4028 4028 4028 4028 4028 4028 4028 4028 e062 c000 a101 80c0 4028 4028 4028 4028 4029 4029 4029 4028 e062 c000 
[13:59:33.602] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4028 4028 4028 4028 4028 4028 4028 4028 e022 c000 a102 8000 4028 4028 4028 4029 4028 4028 4029 4028 e022 c000 
[13:59:33.602] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4028 4028 4028 4028 4029 4028 4028 4028 e022 c000 a103 8040 4028 4029 4028 4029 4028 4029 4028 4028 e022 c000 
[13:59:33.602] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:59:48.060] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:48.060] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:00:02.267] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:02.267] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:00:16.494] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:16.494] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:00:30.674] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:30.674] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:00:44.878] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:44.878] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:00:59.074] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:59.074] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:01:13.414] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:13.414] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:01:27.602] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:27.602] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:01:41.795] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:41.795] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:01:56.057] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:56.437] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:56.450] <TB0>     INFO: Decoding statistics:
[14:01:56.450] <TB0>     INFO:   General information:
[14:01:56.450] <TB0>     INFO: 	 16bit words read:         240000000
[14:01:56.450] <TB0>     INFO: 	 valid events total:       20000000
[14:01:56.450] <TB0>     INFO: 	 empty events:             20000000
[14:01:56.450] <TB0>     INFO: 	 valid events with pixels: 0
[14:01:56.450] <TB0>     INFO: 	 valid pixel hits:         0
[14:01:56.450] <TB0>     INFO:   Event errors: 	           0
[14:01:56.450] <TB0>     INFO: 	 start marker:             0
[14:01:56.450] <TB0>     INFO: 	 stop marker:              0
[14:01:56.450] <TB0>     INFO: 	 overflow:                 0
[14:01:56.450] <TB0>     INFO: 	 invalid 5bit words:       0
[14:01:56.450] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:01:56.450] <TB0>     INFO:   TBM errors: 		           0
[14:01:56.450] <TB0>     INFO: 	 flawed TBM headers:       0
[14:01:56.450] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:01:56.450] <TB0>     INFO: 	 event ID mismatches:      0
[14:01:56.450] <TB0>     INFO:   ROC errors: 		           0
[14:01:56.450] <TB0>     INFO: 	 missing ROC header(s):    0
[14:01:56.450] <TB0>     INFO: 	 misplaced readback start: 0
[14:01:56.450] <TB0>     INFO:   Pixel decoding errors:	   0
[14:01:56.450] <TB0>     INFO: 	 pixel data incomplete:    0
[14:01:56.450] <TB0>     INFO: 	 pixel address:            0
[14:01:56.451] <TB0>     INFO: 	 pulse height fill bit:    0
[14:01:56.451] <TB0>     INFO: 	 buffer corruption:        0
[14:01:56.451] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:56.451] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:01:56.451] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:56.451] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:56.451] <TB0>     INFO:    Read back bit status: 1
[14:01:56.451] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:56.451] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:56.451] <TB0>     INFO:    Timings are good!
[14:01:56.451] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:56.451] <TB0>     INFO: Test took 143988 ms.
[14:01:56.451] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:01:56.451] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:01:56.451] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:01:56.451] <TB0>     INFO: PixTestTiming::doTest took 635956 ms.
[14:01:56.451] <TB0>     INFO: PixTestTiming::doTest() done
[14:01:56.451] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:01:56.451] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:01:56.451] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:01:56.452] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:01:56.452] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:01:56.452] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:01:56.452] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:01:56.804] <TB0>     INFO: ######################################################################
[14:01:56.804] <TB0>     INFO: PixTestAlive::doTest()
[14:01:56.804] <TB0>     INFO: ######################################################################
[14:01:56.807] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:56.807] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:01:56.807] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:56.809] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:01:57.153] <TB0>     INFO: Expecting 41600 events.
[14:02:01.242] <TB0>     INFO: 41600 events read in total (3373ms).
[14:02:01.243] <TB0>     INFO: Test took 4434ms.
[14:02:01.251] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:01.251] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:02:01.251] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:02:01.627] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:02:01.627] <TB0>     INFO: number of dead pixels (per ROC):     0    0    2    0    0    0    0    0    0    0    1    0    0    0    0    0
[14:02:01.627] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    2    0    0    0    0    0    0    0    1    0    0    0    0    0
[14:02:01.630] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:01.630] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:01.630] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:01.633] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:01.983] <TB0>     INFO: Expecting 41600 events.
[14:02:04.970] <TB0>     INFO: 41600 events read in total (2272ms).
[14:02:04.971] <TB0>     INFO: Test took 3338ms.
[14:02:04.971] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:04.971] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:02:04.971] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:02:04.971] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:02:05.375] <TB0>     INFO: PixTestAlive::maskTest() done
[14:02:05.375] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:02:05.377] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:05.377] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:05.377] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:05.379] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:05.726] <TB0>     INFO: Expecting 41600 events.
[14:02:09.769] <TB0>     INFO: 41600 events read in total (3329ms).
[14:02:09.770] <TB0>     INFO: Test took 4391ms.
[14:02:09.777] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:09.777] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:02:09.777] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:02:10.154] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:02:10.154] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:02:10.154] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:02:10.154] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:02:10.162] <TB0>     INFO: ######################################################################
[14:02:10.162] <TB0>     INFO: PixTestTrim::doTest()
[14:02:10.162] <TB0>     INFO: ######################################################################
[14:02:10.169] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:10.169] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:02:10.169] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:10.246] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:02:10.247] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:02:10.268] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:10.268] <TB0>     INFO:     run 1 of 1
[14:02:10.268] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:10.612] <TB0>     INFO: Expecting 5025280 events.
[14:02:55.619] <TB0>     INFO: 1375352 events read in total (44293ms).
[14:03:39.465] <TB0>     INFO: 2731736 events read in total (88139ms).
[14:04:23.598] <TB0>     INFO: 4097544 events read in total (132273ms).
[14:04:53.294] <TB0>     INFO: 5025280 events read in total (161968ms).
[14:04:53.339] <TB0>     INFO: Test took 163071ms.
[14:04:53.400] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:53.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:54.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:56.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:57.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:58.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:00.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:01.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:03.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:04.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:05.766] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:07.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:08.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:09.823] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:11.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:12.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:13.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:15.287] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 209842176
[14:05:15.290] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0079 minThrLimit = 88.9849 minThrNLimit = 109.654 -> result = 89.0079 -> 89
[14:05:15.290] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.941 minThrLimit = 103.874 minThrNLimit = 130.092 -> result = 103.941 -> 103
[14:05:15.291] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7543 minThrLimit = 92.7261 minThrNLimit = 116.972 -> result = 92.7543 -> 92
[14:05:15.291] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.8823 minThrLimit = 81.8687 minThrNLimit = 106.868 -> result = 81.8823 -> 81
[14:05:15.291] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2977 minThrLimit = 93.2957 minThrNLimit = 119.431 -> result = 93.2977 -> 93
[14:05:15.292] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8628 minThrLimit = 87.8604 minThrNLimit = 114.18 -> result = 87.8628 -> 87
[14:05:15.292] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0346 minThrLimit = 87.027 minThrNLimit = 118.038 -> result = 87.0346 -> 87
[14:05:15.293] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1954 minThrLimit = 91.1946 minThrNLimit = 114.289 -> result = 91.1954 -> 91
[14:05:15.293] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.8956 minThrLimit = 86.8738 minThrNLimit = 111.424 -> result = 86.8956 -> 86
[14:05:15.293] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3685 minThrLimit = 93.3455 minThrNLimit = 112.879 -> result = 93.3685 -> 93
[14:05:15.294] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9774 minThrLimit = 86.9743 minThrNLimit = 116.681 -> result = 86.9774 -> 86
[14:05:15.294] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.6141 minThrLimit = 83.611 minThrNLimit = 114.19 -> result = 83.6141 -> 83
[14:05:15.295] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2472 minThrLimit = 92.2351 minThrNLimit = 117.776 -> result = 92.2472 -> 92
[14:05:15.295] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.532 minThrLimit = 89.5265 minThrNLimit = 117.492 -> result = 89.532 -> 89
[14:05:15.296] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.8252 minThrLimit = 86.8238 minThrNLimit = 113.71 -> result = 86.8252 -> 86
[14:05:15.296] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3754 minThrLimit = 88.295 minThrNLimit = 114.067 -> result = 88.3754 -> 88
[14:05:15.296] <TB0>     INFO: ROC 0 VthrComp = 89
[14:05:15.296] <TB0>     INFO: ROC 1 VthrComp = 103
[14:05:15.296] <TB0>     INFO: ROC 2 VthrComp = 92
[14:05:15.297] <TB0>     INFO: ROC 3 VthrComp = 81
[14:05:15.297] <TB0>     INFO: ROC 4 VthrComp = 93
[14:05:15.297] <TB0>     INFO: ROC 5 VthrComp = 87
[14:05:15.297] <TB0>     INFO: ROC 6 VthrComp = 87
[14:05:15.297] <TB0>     INFO: ROC 7 VthrComp = 91
[14:05:15.297] <TB0>     INFO: ROC 8 VthrComp = 86
[14:05:15.297] <TB0>     INFO: ROC 9 VthrComp = 93
[14:05:15.297] <TB0>     INFO: ROC 10 VthrComp = 86
[14:05:15.298] <TB0>     INFO: ROC 11 VthrComp = 83
[14:05:15.298] <TB0>     INFO: ROC 12 VthrComp = 92
[14:05:15.298] <TB0>     INFO: ROC 13 VthrComp = 89
[14:05:15.298] <TB0>     INFO: ROC 14 VthrComp = 86
[14:05:15.298] <TB0>     INFO: ROC 15 VthrComp = 88
[14:05:15.298] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:05:15.298] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:05:15.316] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:15.316] <TB0>     INFO:     run 1 of 1
[14:05:15.316] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:15.659] <TB0>     INFO: Expecting 5025280 events.
[14:05:51.855] <TB0>     INFO: 880856 events read in total (35481ms).
[14:06:27.722] <TB0>     INFO: 1760240 events read in total (71348ms).
[14:07:03.644] <TB0>     INFO: 2639056 events read in total (107270ms).
[14:07:39.511] <TB0>     INFO: 3510624 events read in total (143137ms).
[14:08:14.255] <TB0>     INFO: 4378744 events read in total (177882ms).
[14:08:40.549] <TB0>     INFO: 5025280 events read in total (204175ms).
[14:08:40.623] <TB0>     INFO: Test took 205307ms.
[14:08:40.802] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:41.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:42.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:44.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:45.945] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:47.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:49.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:50.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:52.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:53.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:55.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:56.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:58.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:00.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:01.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:03.233] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:04.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:06.368] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233750528
[14:09:06.371] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 65.3854 for pixel 2/2 mean/min/max = 48.3414/31.181/65.5019
[14:09:06.372] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.9563 for pixel 39/79 mean/min/max = 46.2495/32.4241/60.075
[14:09:06.372] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.1523 for pixel 8/79 mean/min/max = 46.904/32.536/61.272
[14:09:06.372] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.5454 for pixel 18/16 mean/min/max = 44.554/33.4663/55.6416
[14:09:06.373] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.9913 for pixel 0/16 mean/min/max = 44.6424/33.1584/56.1264
[14:09:06.373] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.6007 for pixel 14/5 mean/min/max = 43.7337/32.954/54.5134
[14:09:06.373] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 53.7829 for pixel 7/2 mean/min/max = 42.8841/31.8232/53.945
[14:09:06.374] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.8359 for pixel 14/0 mean/min/max = 44.4283/33.9203/54.9363
[14:09:06.374] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.6307 for pixel 0/33 mean/min/max = 44.3477/32.9374/55.758
[14:09:06.374] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.0913 for pixel 15/79 mean/min/max = 44.8549/33.3494/56.3604
[14:09:06.375] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 52.9758 for pixel 0/7 mean/min/max = 43.132/32.9969/53.2671
[14:09:06.375] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 53.9721 for pixel 3/2 mean/min/max = 43.2874/32.5014/54.0734
[14:09:06.376] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.6812 for pixel 25/79 mean/min/max = 44.1145/33.5241/54.705
[14:09:06.376] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.4979 for pixel 10/72 mean/min/max = 44.8129/34.002/55.6237
[14:09:06.376] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.1062 for pixel 10/4 mean/min/max = 43.1897/32.7961/53.5832
[14:09:06.377] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.9263 for pixel 17/1 mean/min/max = 44.6674/34.0423/55.2925
[14:09:06.377] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:09:06.509] <TB0>     INFO: Expecting 411648 events.
[14:09:14.184] <TB0>     INFO: 411648 events read in total (6961ms).
[14:09:14.190] <TB0>     INFO: Expecting 411648 events.
[14:09:21.854] <TB0>     INFO: 411648 events read in total (6993ms).
[14:09:21.863] <TB0>     INFO: Expecting 411648 events.
[14:09:29.481] <TB0>     INFO: 411648 events read in total (6957ms).
[14:09:29.492] <TB0>     INFO: Expecting 411648 events.
[14:09:37.171] <TB0>     INFO: 411648 events read in total (7008ms).
[14:09:37.185] <TB0>     INFO: Expecting 411648 events.
[14:09:44.753] <TB0>     INFO: 411648 events read in total (6912ms).
[14:09:44.769] <TB0>     INFO: Expecting 411648 events.
[14:09:52.471] <TB0>     INFO: 411648 events read in total (7042ms).
[14:09:52.489] <TB0>     INFO: Expecting 411648 events.
[14:10:00.133] <TB0>     INFO: 411648 events read in total (6992ms).
[14:10:00.156] <TB0>     INFO: Expecting 411648 events.
[14:10:07.704] <TB0>     INFO: 411648 events read in total (6903ms).
[14:10:07.727] <TB0>     INFO: Expecting 411648 events.
[14:10:15.397] <TB0>     INFO: 411648 events read in total (7020ms).
[14:10:15.423] <TB0>     INFO: Expecting 411648 events.
[14:10:22.925] <TB0>     INFO: 411648 events read in total (6854ms).
[14:10:22.955] <TB0>     INFO: Expecting 411648 events.
[14:10:30.654] <TB0>     INFO: 411648 events read in total (7049ms).
[14:10:30.685] <TB0>     INFO: Expecting 411648 events.
[14:10:38.365] <TB0>     INFO: 411648 events read in total (7042ms).
[14:10:38.400] <TB0>     INFO: Expecting 411648 events.
[14:10:45.907] <TB0>     INFO: 411648 events read in total (6875ms).
[14:10:45.947] <TB0>     INFO: Expecting 411648 events.
[14:10:53.683] <TB0>     INFO: 411648 events read in total (7099ms).
[14:10:53.727] <TB0>     INFO: Expecting 411648 events.
[14:11:01.196] <TB0>     INFO: 411648 events read in total (6840ms).
[14:11:01.241] <TB0>     INFO: Expecting 411648 events.
[14:11:08.905] <TB0>     INFO: 411648 events read in total (7037ms).
[14:11:08.950] <TB0>     INFO: Test took 122573ms.
[14:11:09.449] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.78 < 35 for itrim = 110; old thr = 33.6144 ... break
[14:11:09.493] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5637 < 35 for itrim+1 = 117; old thr = 34.3942 ... break
[14:11:09.521] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0141 < 35 for itrim+1 = 106; old thr = 34.6838 ... break
[14:11:09.566] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1767 < 35 for itrim = 104; old thr = 34.4997 ... break
[14:11:09.601] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2226 < 35 for itrim = 92; old thr = 34.6996 ... break
[14:11:09.647] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2206 < 35 for itrim+1 = 93; old thr = 34.8606 ... break
[14:11:09.696] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1646 < 35 for itrim = 109; old thr = 33.8559 ... break
[14:11:09.732] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9137 < 35 for itrim+1 = 96; old thr = 34.8726 ... break
[14:11:09.768] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.466 < 35 for itrim+1 = 91; old thr = 34.7639 ... break
[14:11:09.792] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 94; old thr = 33.2698 ... break
[14:11:09.846] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0876 < 35 for itrim = 108; old thr = 34.89 ... break
[14:11:09.896] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2721 < 35 for itrim = 104; old thr = 34.5215 ... break
[14:11:09.934] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0988 < 35 for itrim = 99; old thr = 33.8962 ... break
[14:11:09.974] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1922 < 35 for itrim = 107; old thr = 33.716 ... break
[14:11:10.019] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.4875 < 35 for itrim = 97; old thr = 32.3866 ... break
[14:11:10.063] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.678 < 35 for itrim+1 = 104; old thr = 34.466 ... break
[14:11:10.141] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:11:10.152] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:10.152] <TB0>     INFO:     run 1 of 1
[14:11:10.153] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:10.495] <TB0>     INFO: Expecting 5025280 events.
[14:11:45.593] <TB0>     INFO: 868288 events read in total (34382ms).
[14:12:20.608] <TB0>     INFO: 1735728 events read in total (69397ms).
[14:12:55.754] <TB0>     INFO: 2603080 events read in total (104543ms).
[14:13:30.183] <TB0>     INFO: 3461456 events read in total (138972ms).
[14:14:05.231] <TB0>     INFO: 4314656 events read in total (174020ms).
[14:14:34.456] <TB0>     INFO: 5025280 events read in total (203245ms).
[14:14:34.543] <TB0>     INFO: Test took 204390ms.
[14:14:34.723] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:35.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:36.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:38.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:39.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:41.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:42.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:44.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:45.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:47.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:48.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:50.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:52.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:53.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:55.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:56.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:58.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:59.693] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261517312
[14:14:59.694] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.298418 .. 50.674028
[14:14:59.769] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:14:59.779] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:59.779] <TB0>     INFO:     run 1 of 1
[14:14:59.779] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:00.123] <TB0>     INFO: Expecting 1963520 events.
[14:15:41.027] <TB0>     INFO: 1148896 events read in total (40188ms).
[14:16:10.102] <TB0>     INFO: 1963520 events read in total (69263ms).
[14:16:10.131] <TB0>     INFO: Test took 70352ms.
[14:16:10.175] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:10.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:11.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:12.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:13.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:14.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:15.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:16.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:17.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:18.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:19.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:20.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:21.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:23.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:24.017] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:25.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:26.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:27.030] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 210571264
[14:16:27.112] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.124275 .. 45.444472
[14:16:27.190] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:16:27.200] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:27.200] <TB0>     INFO:     run 1 of 1
[14:16:27.201] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:27.576] <TB0>     INFO: Expecting 1597440 events.
[14:17:08.647] <TB0>     INFO: 1141256 events read in total (40356ms).
[14:17:26.673] <TB0>     INFO: 1597440 events read in total (58383ms).
[14:17:26.695] <TB0>     INFO: Test took 59494ms.
[14:17:26.738] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:26.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:27.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:29.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:30.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:31.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:32.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:33.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:34.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:35.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:36.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:37.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:38.258] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:39.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:40.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:41.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:42.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:43.085] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 204496896
[14:17:43.167] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.938396 .. 41.051383
[14:17:43.243] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:17:43.254] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:43.254] <TB0>     INFO:     run 1 of 1
[14:17:43.254] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:43.600] <TB0>     INFO: Expecting 1364480 events.
[14:18:26.955] <TB0>     INFO: 1168032 events read in total (42640ms).
[14:18:34.294] <TB0>     INFO: 1364480 events read in total (49979ms).
[14:18:34.305] <TB0>     INFO: Test took 51051ms.
[14:18:34.333] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:34.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:35.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:36.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:37.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:38.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:39.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:39.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:40.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:41.814] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:42.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:43.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:44.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:45.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:46.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:47.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:48.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:49.242] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 214695936
[14:18:49.326] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.842272 .. 40.692680
[14:18:49.401] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:18:49.411] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:49.411] <TB0>     INFO:     run 1 of 1
[14:18:49.412] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:49.754] <TB0>     INFO: Expecting 1231360 events.
[14:19:32.011] <TB0>     INFO: 1155080 events read in total (41542ms).
[14:19:35.299] <TB0>     INFO: 1231360 events read in total (44831ms).
[14:19:35.310] <TB0>     INFO: Test took 45898ms.
[14:19:35.338] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:35.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:36.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:37.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:38.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:39.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:40.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:41.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:42.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:43.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:44.774] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:45.803] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:46.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:47.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:48.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:49.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:50.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:51.793] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301596672
[14:19:51.878] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:19:51.878] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:19:51.889] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:51.889] <TB0>     INFO:     run 1 of 1
[14:19:51.889] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:52.233] <TB0>     INFO: Expecting 1364480 events.
[14:20:33.121] <TB0>     INFO: 1075440 events read in total (40173ms).
[14:20:44.046] <TB0>     INFO: 1364480 events read in total (51098ms).
[14:20:44.061] <TB0>     INFO: Test took 52172ms.
[14:20:44.094] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:44.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:45.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:46.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:47.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:48.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:49.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:50.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:51.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:52.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:53.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:54.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:55.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:56.352] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:57.372] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:58.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:59.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:00.438] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356028416
[14:21:00.474] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C0.dat
[14:21:00.474] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C1.dat
[14:21:00.475] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C2.dat
[14:21:00.475] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C3.dat
[14:21:00.476] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C4.dat
[14:21:00.476] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C5.dat
[14:21:00.476] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C6.dat
[14:21:00.476] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C7.dat
[14:21:00.476] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C8.dat
[14:21:00.476] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C9.dat
[14:21:00.477] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C10.dat
[14:21:00.477] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C11.dat
[14:21:00.477] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C12.dat
[14:21:00.477] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C13.dat
[14:21:00.477] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C14.dat
[14:21:00.477] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C15.dat
[14:21:00.477] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C0.dat
[14:21:00.484] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C1.dat
[14:21:00.491] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C2.dat
[14:21:00.498] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C3.dat
[14:21:00.505] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C4.dat
[14:21:00.512] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C5.dat
[14:21:00.519] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C6.dat
[14:21:00.526] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C7.dat
[14:21:00.532] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C8.dat
[14:21:00.539] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C9.dat
[14:21:00.546] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C10.dat
[14:21:00.553] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C11.dat
[14:21:00.560] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C12.dat
[14:21:00.567] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C13.dat
[14:21:00.574] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C14.dat
[14:21:00.581] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C15.dat
[14:21:00.588] <TB0>     INFO: PixTestTrim::trimTest() done
[14:21:00.588] <TB0>     INFO: vtrim:     110 117 106 104  92  93 109  96  91  94 108 104  99 107  97 104 
[14:21:00.588] <TB0>     INFO: vthrcomp:   89 103  92  81  93  87  87  91  86  93  86  83  92  89  86  88 
[14:21:00.588] <TB0>     INFO: vcal mean:  34.99  34.97  34.94  34.98  35.01  34.98  35.06  34.97  34.98  34.99  34.95  34.91  34.97  35.00  35.01  35.02 
[14:21:00.588] <TB0>     INFO: vcal RMS:    0.88   0.88   1.14   0.80   0.76   0.79   0.79   0.78   0.78   0.86   0.92   0.78   0.77   0.77   0.76   0.80 
[14:21:00.588] <TB0>     INFO: bits mean:   8.57   9.63   9.25   9.77   9.09  10.21  10.60   9.84   9.43   9.77  10.15  10.35   9.83   9.84  10.27   9.58 
[14:21:00.588] <TB0>     INFO: bits RMS:    2.95   2.49   2.60   2.44   2.83   2.43   2.35   2.40   2.76   2.45   2.38   2.37   2.44   2.35   2.37   2.45 
[14:21:00.601] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:00.601] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:21:00.601] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:00.604] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:21:00.604] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:21:00.614] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:21:00.614] <TB0>     INFO:     run 1 of 1
[14:21:00.614] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:00.958] <TB0>     INFO: Expecting 4160000 events.
[14:21:46.239] <TB0>     INFO: 1089815 events read in total (44566ms).
[14:22:30.477] <TB0>     INFO: 2171605 events read in total (88804ms).
[14:23:17.588] <TB0>     INFO: 3241875 events read in total (135915ms).
[14:23:55.705] <TB0>     INFO: 4160000 events read in total (174032ms).
[14:23:55.767] <TB0>     INFO: Test took 175153ms.
[14:23:55.903] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:56.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:58.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:59.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:01.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:03.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:05.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:07.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:09.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:11.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:13.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:15.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:16.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:18.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:20.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:22.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:24.552] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:26.442] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294068224
[14:24:26.443] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:24:26.518] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:24:26.518] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:24:26.529] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:26.529] <TB0>     INFO:     run 1 of 1
[14:24:26.529] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:26.872] <TB0>     INFO: Expecting 3432000 events.
[14:25:13.754] <TB0>     INFO: 1144530 events read in total (46168ms).
[14:25:59.619] <TB0>     INFO: 2274260 events read in total (92033ms).
[14:26:45.210] <TB0>     INFO: 3398145 events read in total (137625ms).
[14:26:46.924] <TB0>     INFO: 3432000 events read in total (139338ms).
[14:26:46.972] <TB0>     INFO: Test took 140444ms.
[14:26:47.079] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:47.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:49.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:50.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:52.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:54.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:55.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:57.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:59.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:01.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:02.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:04.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:06.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:07.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:09.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:11.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:13.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:14.733] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 350642176
[14:27:14.734] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:27:14.807] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:27:14.807] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:27:14.817] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:14.818] <TB0>     INFO:     run 1 of 1
[14:27:14.818] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:15.160] <TB0>     INFO: Expecting 3203200 events.
[14:28:02.988] <TB0>     INFO: 1187065 events read in total (47113ms).
[14:28:49.174] <TB0>     INFO: 2354835 events read in total (93299ms).
[14:29:22.818] <TB0>     INFO: 3203200 events read in total (126943ms).
[14:29:22.860] <TB0>     INFO: Test took 128042ms.
[14:29:22.948] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:23.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:24.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:26.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:28.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:30.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:32.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:34.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:36.038] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:37.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:39.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:41.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:43.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:45.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:47.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:49.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:50.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:52.611] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314658816
[14:29:52.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:29:52.686] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:29:52.686] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:29:52.697] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:52.697] <TB0>     INFO:     run 1 of 1
[14:29:52.697] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:53.044] <TB0>     INFO: Expecting 3182400 events.
[14:30:41.263] <TB0>     INFO: 1190690 events read in total (47504ms).
[14:31:28.039] <TB0>     INFO: 2361400 events read in total (94281ms).
[14:32:01.030] <TB0>     INFO: 3182400 events read in total (127272ms).
[14:32:01.071] <TB0>     INFO: Test took 128375ms.
[14:32:01.158] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:01.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:02.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:04.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:06.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:07.730] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:09.367] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:11.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:12.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:14.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:15.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:17.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:19.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:21.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:23.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:25.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:27.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:28.914] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294068224
[14:32:28.916] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:32:29.012] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:32:29.012] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:32:29.023] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:29.023] <TB0>     INFO:     run 1 of 1
[14:32:29.023] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:29.380] <TB0>     INFO: Expecting 3182400 events.
[14:33:17.464] <TB0>     INFO: 1190345 events read in total (47369ms).
[14:34:04.496] <TB0>     INFO: 2360570 events read in total (94401ms).
[14:34:36.385] <TB0>     INFO: 3182400 events read in total (126290ms).
[14:34:36.423] <TB0>     INFO: Test took 127400ms.
[14:34:36.507] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:36.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:38.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:39.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:41.448] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:43.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:44.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:46.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:48.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:49.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:51.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:52.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:54.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:56.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:57.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:59.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:01.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:03.026] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389414912
[14:35:03.027] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.08192, thr difference RMS: 1.73492
[14:35:03.027] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.084, thr difference RMS: 1.3071
[14:35:03.027] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.0402, thr difference RMS: 1.60034
[14:35:03.027] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.48204, thr difference RMS: 1.17956
[14:35:03.028] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.99726, thr difference RMS: 1.26964
[14:35:03.028] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.93045, thr difference RMS: 1.29409
[14:35:03.028] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.9515, thr difference RMS: 1.23542
[14:35:03.028] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.50681, thr difference RMS: 1.5275
[14:35:03.029] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.15844, thr difference RMS: 1.37335
[14:35:03.029] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.22428, thr difference RMS: 1.77256
[14:35:03.029] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 6.84749, thr difference RMS: 1.24482
[14:35:03.029] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.5324, thr difference RMS: 1.26938
[14:35:03.029] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.09999, thr difference RMS: 1.26877
[14:35:03.030] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.82893, thr difference RMS: 1.30094
[14:35:03.030] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.05486, thr difference RMS: 1.20426
[14:35:03.030] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.4513, thr difference RMS: 1.29108
[14:35:03.030] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.13844, thr difference RMS: 1.7606
[14:35:03.030] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.1298, thr difference RMS: 1.33364
[14:35:03.031] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.0282, thr difference RMS: 1.58488
[14:35:03.031] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.556, thr difference RMS: 1.15902
[14:35:03.031] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.05373, thr difference RMS: 1.25389
[14:35:03.031] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.02027, thr difference RMS: 1.28264
[14:35:03.031] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.91099, thr difference RMS: 1.18935
[14:35:03.032] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.48622, thr difference RMS: 1.48355
[14:35:03.032] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.13159, thr difference RMS: 1.3922
[14:35:03.032] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.24182, thr difference RMS: 1.76759
[14:35:03.032] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 6.79042, thr difference RMS: 1.24419
[14:35:03.032] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.5013, thr difference RMS: 1.26579
[14:35:03.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.07233, thr difference RMS: 1.2722
[14:35:03.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.91181, thr difference RMS: 1.28022
[14:35:03.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.10881, thr difference RMS: 1.19825
[14:35:03.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.45986, thr difference RMS: 1.25549
[14:35:03.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.20017, thr difference RMS: 1.75409
[14:35:03.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.2554, thr difference RMS: 1.31581
[14:35:03.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.1862, thr difference RMS: 1.59317
[14:35:03.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.72952, thr difference RMS: 1.14278
[14:35:03.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.2058, thr difference RMS: 1.27628
[14:35:03.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.16847, thr difference RMS: 1.28809
[14:35:03.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.91094, thr difference RMS: 1.20892
[14:35:03.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.51498, thr difference RMS: 1.48382
[14:35:03.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.23488, thr difference RMS: 1.36645
[14:35:03.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.35302, thr difference RMS: 1.75934
[14:35:03.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 6.83949, thr difference RMS: 1.23876
[14:35:03.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.51033, thr difference RMS: 1.26153
[14:35:03.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.17402, thr difference RMS: 1.24814
[14:35:03.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.11691, thr difference RMS: 1.29165
[14:35:03.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.23128, thr difference RMS: 1.20251
[14:35:03.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.61448, thr difference RMS: 1.25872
[14:35:03.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.20122, thr difference RMS: 1.74483
[14:35:03.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.3477, thr difference RMS: 1.30223
[14:35:03.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.2377, thr difference RMS: 1.61732
[14:35:03.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.86055, thr difference RMS: 1.15583
[14:35:03.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.34797, thr difference RMS: 1.24225
[14:35:03.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.20585, thr difference RMS: 1.26749
[14:35:03.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.87359, thr difference RMS: 1.21239
[14:35:03.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.61684, thr difference RMS: 1.49384
[14:35:03.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.23489, thr difference RMS: 1.35793
[14:35:03.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.40343, thr difference RMS: 1.71612
[14:35:03.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 6.84907, thr difference RMS: 1.22836
[14:35:03.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.5586, thr difference RMS: 1.2492
[14:35:03.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.26482, thr difference RMS: 1.26318
[14:35:03.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.19566, thr difference RMS: 1.27394
[14:35:03.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.2797, thr difference RMS: 1.18709
[14:35:03.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.68332, thr difference RMS: 1.26192
[14:35:03.158] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:35:03.162] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1973 seconds
[14:35:03.163] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:35:03.866] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:35:03.866] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:35:03.869] <TB0>     INFO: ######################################################################
[14:35:03.869] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:35:03.869] <TB0>     INFO: ######################################################################
[14:35:03.869] <TB0>     INFO:    ----------------------------------------------------------------------
[14:35:03.869] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:35:03.869] <TB0>     INFO:    ----------------------------------------------------------------------
[14:35:03.870] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:35:03.881] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:35:03.881] <TB0>     INFO:     run 1 of 1
[14:35:03.881] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:04.247] <TB0>     INFO: Expecting 59072000 events.
[14:35:33.155] <TB0>     INFO: 1072800 events read in total (28194ms).
[14:36:01.266] <TB0>     INFO: 2141000 events read in total (56305ms).
[14:36:29.619] <TB0>     INFO: 3209400 events read in total (84658ms).
[14:36:58.249] <TB0>     INFO: 4281600 events read in total (113288ms).
[14:37:27.050] <TB0>     INFO: 5350000 events read in total (142089ms).
[14:37:55.310] <TB0>     INFO: 6418400 events read in total (170349ms).
[14:38:24.079] <TB0>     INFO: 7490200 events read in total (199118ms).
[14:38:52.964] <TB0>     INFO: 8559000 events read in total (228003ms).
[14:39:21.703] <TB0>     INFO: 9627000 events read in total (256742ms).
[14:39:50.591] <TB0>     INFO: 10699400 events read in total (285630ms).
[14:40:19.363] <TB0>     INFO: 11768000 events read in total (314402ms).
[14:40:48.086] <TB0>     INFO: 12836400 events read in total (343125ms).
[14:41:16.898] <TB0>     INFO: 13908600 events read in total (371937ms).
[14:41:45.565] <TB0>     INFO: 14977600 events read in total (400604ms).
[14:42:14.343] <TB0>     INFO: 16046000 events read in total (429382ms).
[14:42:43.148] <TB0>     INFO: 17118400 events read in total (458187ms).
[14:43:11.881] <TB0>     INFO: 18186800 events read in total (486920ms).
[14:43:40.690] <TB0>     INFO: 19255200 events read in total (515729ms).
[14:44:09.491] <TB0>     INFO: 20327800 events read in total (544530ms).
[14:44:38.151] <TB0>     INFO: 21396200 events read in total (573190ms).
[14:45:06.878] <TB0>     INFO: 22464800 events read in total (601917ms).
[14:45:35.644] <TB0>     INFO: 23536600 events read in total (630683ms).
[14:46:04.493] <TB0>     INFO: 24604800 events read in total (659532ms).
[14:46:33.235] <TB0>     INFO: 25672800 events read in total (688274ms).
[14:47:02.049] <TB0>     INFO: 26743200 events read in total (717088ms).
[14:47:30.757] <TB0>     INFO: 27813200 events read in total (745796ms).
[14:47:59.477] <TB0>     INFO: 28881800 events read in total (774516ms).
[14:48:28.203] <TB0>     INFO: 29953600 events read in total (803242ms).
[14:48:57.090] <TB0>     INFO: 31022200 events read in total (832129ms).
[14:49:25.958] <TB0>     INFO: 32090400 events read in total (860997ms).
[14:49:54.673] <TB0>     INFO: 33161200 events read in total (889712ms).
[14:50:23.386] <TB0>     INFO: 34230800 events read in total (918425ms).
[14:50:52.431] <TB0>     INFO: 35299200 events read in total (947470ms).
[14:51:21.346] <TB0>     INFO: 36368200 events read in total (976385ms).
[14:51:50.065] <TB0>     INFO: 37438800 events read in total (1005104ms).
[14:52:18.997] <TB0>     INFO: 38506800 events read in total (1034036ms).
[14:52:47.765] <TB0>     INFO: 39574800 events read in total (1062804ms).
[14:53:16.552] <TB0>     INFO: 40646600 events read in total (1091591ms).
[14:53:45.217] <TB0>     INFO: 41715400 events read in total (1120256ms).
[14:54:14.028] <TB0>     INFO: 42783600 events read in total (1149067ms).
[14:54:42.858] <TB0>     INFO: 43853800 events read in total (1177897ms).
[14:55:11.624] <TB0>     INFO: 44923400 events read in total (1206663ms).
[14:55:40.368] <TB0>     INFO: 45991400 events read in total (1235407ms).
[14:56:09.227] <TB0>     INFO: 47058800 events read in total (1264266ms).
[14:56:38.033] <TB0>     INFO: 48130000 events read in total (1293072ms).
[14:57:06.838] <TB0>     INFO: 49198600 events read in total (1321877ms).
[14:57:35.627] <TB0>     INFO: 50266400 events read in total (1350666ms).
[14:58:04.390] <TB0>     INFO: 51336200 events read in total (1379429ms).
[14:58:33.055] <TB0>     INFO: 52406200 events read in total (1408094ms).
[14:59:01.899] <TB0>     INFO: 53474200 events read in total (1436938ms).
[14:59:30.661] <TB0>     INFO: 54542200 events read in total (1465700ms).
[14:59:59.452] <TB0>     INFO: 55614200 events read in total (1494491ms).
[15:00:28.151] <TB0>     INFO: 56682600 events read in total (1523190ms).
[15:00:56.970] <TB0>     INFO: 57750600 events read in total (1552009ms).
[15:01:25.725] <TB0>     INFO: 58822000 events read in total (1580764ms).
[15:01:32.883] <TB0>     INFO: 59072000 events read in total (1587922ms).
[15:01:32.904] <TB0>     INFO: Test took 1589024ms.
[15:01:32.964] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:33.095] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:33.095] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:34.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:34.298] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:35.454] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:35.454] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:36.619] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:36.619] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:37.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:37.788] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:38.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:38.957] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:40.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:40.111] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:41.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:41.262] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:42.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:42.444] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:43.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:43.601] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:44.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:44.783] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:45.930] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:45.930] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:47.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:47.117] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:48.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:48.309] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:49.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:49.474] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:50.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:50.637] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:51.805] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 487604224
[15:01:51.834] <TB0>     INFO: PixTestScurves::scurves() done 
[15:01:51.834] <TB0>     INFO: Vcal mean:  35.04  35.07  35.05  35.05  35.10  35.29  35.15  35.01  35.13  35.04  35.02  34.92  35.01  35.09  35.10  35.07 
[15:01:51.834] <TB0>     INFO: Vcal RMS:    0.76   0.74   1.06   0.67   0.63   0.68   0.67   0.67   0.64   0.74   0.81   0.65   0.65   0.64   0.63   0.66 
[15:01:51.834] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:01:51.907] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:01:51.907] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:01:51.907] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:01:51.907] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:01:51.907] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:01:51.908] <TB0>     INFO: ######################################################################
[15:01:51.908] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:01:51.908] <TB0>     INFO: ######################################################################
[15:01:51.912] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:01:52.257] <TB0>     INFO: Expecting 41600 events.
[15:01:56.357] <TB0>     INFO: 41600 events read in total (3374ms).
[15:01:56.358] <TB0>     INFO: Test took 4446ms.
[15:01:56.366] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:56.366] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:01:56.366] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:01:56.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 25, 2] has eff 0/10
[15:01:56.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 25, 2]
[15:01:56.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 24, 4] has eff 0/10
[15:01:56.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 24, 4]
[15:01:56.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 25, 0] has eff 0/10
[15:01:56.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 25, 0]
[15:01:56.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[15:01:56.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:01:56.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:01:56.375] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:01:56.715] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:01:57.058] <TB0>     INFO: Expecting 41600 events.
[15:02:01.206] <TB0>     INFO: 41600 events read in total (3434ms).
[15:02:01.206] <TB0>     INFO: Test took 4491ms.
[15:02:01.214] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:01.214] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:02:01.214] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:02:01.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.221
[15:02:01.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:02:01.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.526
[15:02:01.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:02:01.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.915
[15:02:01.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[15:02:01.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.697
[15:02:01.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 188
[15:02:01.219] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.72
[15:02:01.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:02:01.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.404
[15:02:01.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 197
[15:02:01.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.702
[15:02:01.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:02:01.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.099
[15:02:01.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 173
[15:02:01.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.453
[15:02:01.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:02:01.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.2
[15:02:01.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:02:01.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.818
[15:02:01.220] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[15:02:01.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.181
[15:02:01.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[15:02:01.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.432
[15:02:01.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[15:02:01.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.24
[15:02:01.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[15:02:01.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180
[15:02:01.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 180
[15:02:01.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.925
[15:02:01.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 184
[15:02:01.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:02:01.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:02:01.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:02:01.310] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:02:01.654] <TB0>     INFO: Expecting 41600 events.
[15:02:05.803] <TB0>     INFO: 41600 events read in total (3434ms).
[15:02:05.804] <TB0>     INFO: Test took 4494ms.
[15:02:05.812] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:05.812] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:02:05.812] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:02:05.816] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:02:05.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 1
[15:02:05.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3424
[15:02:05.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 71
[15:02:05.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.5341
[15:02:05.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 62
[15:02:05.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.117
[15:02:05.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 81
[15:02:05.818] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.7737
[15:02:05.818] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 87
[15:02:05.818] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1796
[15:02:05.818] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,67] phvalue 69
[15:02:05.818] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.763
[15:02:05.818] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [13 ,32] phvalue 86
[15:02:05.818] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8252
[15:02:05.818] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 74
[15:02:05.818] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.5955
[15:02:05.818] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 71
[15:02:05.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.3089
[15:02:05.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 81
[15:02:05.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3861
[15:02:05.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 70
[15:02:05.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.6802
[15:02:05.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 84
[15:02:05.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8689
[15:02:05.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 85
[15:02:05.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6089
[15:02:05.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 70
[15:02:05.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.2282
[15:02:05.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 90
[15:02:05.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.9557
[15:02:05.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 84
[15:02:05.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8421
[15:02:05.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[15:02:05.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[15:02:06.228] <TB0>     INFO: Expecting 2560 events.
[15:02:07.187] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:07.187] <TB0>     INFO: Test took 1366ms.
[15:02:07.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:07.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 1 1
[15:02:07.695] <TB0>     INFO: Expecting 2560 events.
[15:02:08.653] <TB0>     INFO: 2560 events read in total (243ms).
[15:02:08.654] <TB0>     INFO: Test took 1466ms.
[15:02:08.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:08.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 2 2
[15:02:09.161] <TB0>     INFO: Expecting 2560 events.
[15:02:10.121] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:10.121] <TB0>     INFO: Test took 1467ms.
[15:02:10.121] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:10.122] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[15:02:10.629] <TB0>     INFO: Expecting 2560 events.
[15:02:11.585] <TB0>     INFO: 2560 events read in total (242ms).
[15:02:11.586] <TB0>     INFO: Test took 1464ms.
[15:02:11.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:11.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 67, 4 4
[15:02:12.093] <TB0>     INFO: Expecting 2560 events.
[15:02:13.050] <TB0>     INFO: 2560 events read in total (242ms).
[15:02:13.051] <TB0>     INFO: Test took 1465ms.
[15:02:13.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:13.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 13, 32, 5 5
[15:02:13.559] <TB0>     INFO: Expecting 2560 events.
[15:02:14.516] <TB0>     INFO: 2560 events read in total (242ms).
[15:02:14.517] <TB0>     INFO: Test took 1465ms.
[15:02:14.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:14.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[15:02:15.025] <TB0>     INFO: Expecting 2560 events.
[15:02:15.983] <TB0>     INFO: 2560 events read in total (243ms).
[15:02:15.983] <TB0>     INFO: Test took 1466ms.
[15:02:15.983] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:15.983] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 7 7
[15:02:16.492] <TB0>     INFO: Expecting 2560 events.
[15:02:17.450] <TB0>     INFO: 2560 events read in total (243ms).
[15:02:17.450] <TB0>     INFO: Test took 1467ms.
[15:02:17.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:17.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 8 8
[15:02:17.958] <TB0>     INFO: Expecting 2560 events.
[15:02:18.917] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:18.917] <TB0>     INFO: Test took 1467ms.
[15:02:18.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:18.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 9 9
[15:02:19.426] <TB0>     INFO: Expecting 2560 events.
[15:02:20.388] <TB0>     INFO: 2560 events read in total (247ms).
[15:02:20.388] <TB0>     INFO: Test took 1468ms.
[15:02:20.388] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:20.388] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 10 10
[15:02:20.896] <TB0>     INFO: Expecting 2560 events.
[15:02:21.854] <TB0>     INFO: 2560 events read in total (243ms).
[15:02:21.854] <TB0>     INFO: Test took 1466ms.
[15:02:21.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:21.854] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 11 11
[15:02:22.362] <TB0>     INFO: Expecting 2560 events.
[15:02:23.319] <TB0>     INFO: 2560 events read in total (242ms).
[15:02:23.320] <TB0>     INFO: Test took 1466ms.
[15:02:23.320] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:23.321] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 12 12
[15:02:23.828] <TB0>     INFO: Expecting 2560 events.
[15:02:24.786] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:24.786] <TB0>     INFO: Test took 1465ms.
[15:02:24.787] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:24.787] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 13 13
[15:02:25.294] <TB0>     INFO: Expecting 2560 events.
[15:02:26.251] <TB0>     INFO: 2560 events read in total (242ms).
[15:02:26.251] <TB0>     INFO: Test took 1464ms.
[15:02:26.251] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:26.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 14 14
[15:02:26.763] <TB0>     INFO: Expecting 2560 events.
[15:02:27.721] <TB0>     INFO: 2560 events read in total (243ms).
[15:02:27.722] <TB0>     INFO: Test took 1470ms.
[15:02:27.722] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:27.722] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[15:02:28.229] <TB0>     INFO: Expecting 2560 events.
[15:02:29.187] <TB0>     INFO: 2560 events read in total (243ms).
[15:02:29.187] <TB0>     INFO: Test took 1465ms.
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:02:29.188] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:02:29.192] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:29.696] <TB0>     INFO: Expecting 655360 events.
[15:02:41.481] <TB0>     INFO: 655360 events read in total (11070ms).
[15:02:41.492] <TB0>     INFO: Expecting 655360 events.
[15:02:53.184] <TB0>     INFO: 655360 events read in total (11121ms).
[15:02:53.202] <TB0>     INFO: Expecting 655360 events.
[15:03:04.809] <TB0>     INFO: 655360 events read in total (11043ms).
[15:03:04.831] <TB0>     INFO: Expecting 655360 events.
[15:03:16.424] <TB0>     INFO: 655360 events read in total (11033ms).
[15:03:16.448] <TB0>     INFO: Expecting 655360 events.
[15:03:27.999] <TB0>     INFO: 655360 events read in total (10991ms).
[15:03:28.028] <TB0>     INFO: Expecting 655360 events.
[15:03:39.658] <TB0>     INFO: 655360 events read in total (11077ms).
[15:03:39.693] <TB0>     INFO: Expecting 655360 events.
[15:03:51.356] <TB0>     INFO: 655360 events read in total (11115ms).
[15:03:51.392] <TB0>     INFO: Expecting 655360 events.
[15:04:03.029] <TB0>     INFO: 655360 events read in total (11091ms).
[15:04:03.070] <TB0>     INFO: Expecting 655360 events.
[15:04:14.699] <TB0>     INFO: 655360 events read in total (11096ms).
[15:04:14.744] <TB0>     INFO: Expecting 655360 events.
[15:04:26.339] <TB0>     INFO: 655360 events read in total (11059ms).
[15:04:26.391] <TB0>     INFO: Expecting 655360 events.
[15:04:38.062] <TB0>     INFO: 655360 events read in total (11142ms).
[15:04:38.116] <TB0>     INFO: Expecting 655360 events.
[15:04:49.623] <TB0>     INFO: 655360 events read in total (10979ms).
[15:04:49.683] <TB0>     INFO: Expecting 655360 events.
[15:05:01.232] <TB0>     INFO: 655360 events read in total (11023ms).
[15:05:01.301] <TB0>     INFO: Expecting 655360 events.
[15:05:12.944] <TB0>     INFO: 655360 events read in total (11116ms).
[15:05:13.012] <TB0>     INFO: Expecting 655360 events.
[15:05:24.690] <TB0>     INFO: 655360 events read in total (11152ms).
[15:05:24.762] <TB0>     INFO: Expecting 655360 events.
[15:05:36.224] <TB0>     INFO: 655360 events read in total (10936ms).
[15:05:36.300] <TB0>     INFO: Test took 187108ms.
[15:05:36.397] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:36.701] <TB0>     INFO: Expecting 655360 events.
[15:05:48.452] <TB0>     INFO: 655360 events read in total (11036ms).
[15:05:48.463] <TB0>     INFO: Expecting 655360 events.
[15:06:00.123] <TB0>     INFO: 655360 events read in total (11091ms).
[15:06:00.139] <TB0>     INFO: Expecting 655360 events.
[15:06:11.782] <TB0>     INFO: 655360 events read in total (11079ms).
[15:06:11.802] <TB0>     INFO: Expecting 655360 events.
[15:06:23.479] <TB0>     INFO: 655360 events read in total (11122ms).
[15:06:23.503] <TB0>     INFO: Expecting 655360 events.
[15:06:35.112] <TB0>     INFO: 655360 events read in total (11051ms).
[15:06:35.141] <TB0>     INFO: Expecting 655360 events.
[15:06:46.782] <TB0>     INFO: 655360 events read in total (11094ms).
[15:06:46.814] <TB0>     INFO: Expecting 655360 events.
[15:06:58.448] <TB0>     INFO: 655360 events read in total (11085ms).
[15:06:58.485] <TB0>     INFO: Expecting 655360 events.
[15:07:10.039] <TB0>     INFO: 655360 events read in total (11006ms).
[15:07:10.079] <TB0>     INFO: Expecting 655360 events.
[15:07:21.752] <TB0>     INFO: 655360 events read in total (11130ms).
[15:07:21.798] <TB0>     INFO: Expecting 655360 events.
[15:07:33.446] <TB0>     INFO: 655360 events read in total (11118ms).
[15:07:33.495] <TB0>     INFO: Expecting 655360 events.
[15:07:45.106] <TB0>     INFO: 655360 events read in total (11083ms).
[15:07:45.160] <TB0>     INFO: Expecting 655360 events.
[15:07:56.854] <TB0>     INFO: 655360 events read in total (11168ms).
[15:07:56.914] <TB0>     INFO: Expecting 655360 events.
[15:08:08.575] <TB0>     INFO: 655360 events read in total (11134ms).
[15:08:08.639] <TB0>     INFO: Expecting 655360 events.
[15:08:20.316] <TB0>     INFO: 655360 events read in total (11150ms).
[15:08:20.381] <TB0>     INFO: Expecting 655360 events.
[15:08:32.072] <TB0>     INFO: 655360 events read in total (11164ms).
[15:08:32.142] <TB0>     INFO: Expecting 655360 events.
[15:08:43.820] <TB0>     INFO: 655360 events read in total (11152ms).
[15:08:43.901] <TB0>     INFO: Test took 187504ms.
[15:08:44.077] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.077] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:08:44.077] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:08:44.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:08:44.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:08:44.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:08:44.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:08:44.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.080] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:08:44.080] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.080] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:08:44.080] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.080] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:08:44.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:08:44.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:08:44.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:08:44.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:08:44.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:08:44.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.083] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:08:44.083] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:44.083] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:08:44.083] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.090] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.097] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.104] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.111] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.117] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.125] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.131] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.138] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.145] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.152] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.159] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.165] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.172] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.179] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.186] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:08:44.193] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:08:44.199] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:44.207] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:08:44.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C0.dat
[15:08:44.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C1.dat
[15:08:44.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C2.dat
[15:08:44.236] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C3.dat
[15:08:44.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C4.dat
[15:08:44.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C5.dat
[15:08:44.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C6.dat
[15:08:44.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C7.dat
[15:08:44.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C8.dat
[15:08:44.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C9.dat
[15:08:44.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C10.dat
[15:08:44.237] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C11.dat
[15:08:44.238] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C12.dat
[15:08:44.238] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C13.dat
[15:08:44.238] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C14.dat
[15:08:44.238] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C15.dat
[15:08:44.588] <TB0>     INFO: Expecting 41600 events.
[15:08:48.430] <TB0>     INFO: 41600 events read in total (3127ms).
[15:08:48.430] <TB0>     INFO: Test took 4189ms.
[15:08:49.090] <TB0>     INFO: Expecting 41600 events.
[15:08:52.901] <TB0>     INFO: 41600 events read in total (3096ms).
[15:08:52.902] <TB0>     INFO: Test took 4163ms.
[15:08:53.555] <TB0>     INFO: Expecting 41600 events.
[15:08:57.407] <TB0>     INFO: 41600 events read in total (3137ms).
[15:08:57.407] <TB0>     INFO: Test took 4196ms.
[15:08:57.718] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:57.852] <TB0>     INFO: Expecting 2560 events.
[15:08:58.811] <TB0>     INFO: 2560 events read in total (244ms).
[15:08:58.811] <TB0>     INFO: Test took 1093ms.
[15:08:58.813] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:59.320] <TB0>     INFO: Expecting 2560 events.
[15:09:00.277] <TB0>     INFO: 2560 events read in total (242ms).
[15:09:00.277] <TB0>     INFO: Test took 1464ms.
[15:09:00.282] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:00.786] <TB0>     INFO: Expecting 2560 events.
[15:09:01.745] <TB0>     INFO: 2560 events read in total (244ms).
[15:09:01.745] <TB0>     INFO: Test took 1463ms.
[15:09:01.747] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:02.254] <TB0>     INFO: Expecting 2560 events.
[15:09:03.213] <TB0>     INFO: 2560 events read in total (245ms).
[15:09:03.214] <TB0>     INFO: Test took 1467ms.
[15:09:03.215] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:03.722] <TB0>     INFO: Expecting 2560 events.
[15:09:04.680] <TB0>     INFO: 2560 events read in total (243ms).
[15:09:04.681] <TB0>     INFO: Test took 1466ms.
[15:09:04.682] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:05.189] <TB0>     INFO: Expecting 2560 events.
[15:09:06.149] <TB0>     INFO: 2560 events read in total (245ms).
[15:09:06.150] <TB0>     INFO: Test took 1468ms.
[15:09:06.152] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:06.658] <TB0>     INFO: Expecting 2560 events.
[15:09:07.618] <TB0>     INFO: 2560 events read in total (245ms).
[15:09:07.619] <TB0>     INFO: Test took 1467ms.
[15:09:07.620] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:08.127] <TB0>     INFO: Expecting 2560 events.
[15:09:09.086] <TB0>     INFO: 2560 events read in total (244ms).
[15:09:09.087] <TB0>     INFO: Test took 1467ms.
[15:09:09.090] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:09.595] <TB0>     INFO: Expecting 2560 events.
[15:09:10.555] <TB0>     INFO: 2560 events read in total (245ms).
[15:09:10.555] <TB0>     INFO: Test took 1465ms.
[15:09:10.557] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:11.064] <TB0>     INFO: Expecting 2560 events.
[15:09:12.022] <TB0>     INFO: 2560 events read in total (243ms).
[15:09:12.023] <TB0>     INFO: Test took 1466ms.
[15:09:12.025] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:12.531] <TB0>     INFO: Expecting 2560 events.
[15:09:13.489] <TB0>     INFO: 2560 events read in total (244ms).
[15:09:13.489] <TB0>     INFO: Test took 1464ms.
[15:09:13.491] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:13.998] <TB0>     INFO: Expecting 2560 events.
[15:09:14.956] <TB0>     INFO: 2560 events read in total (243ms).
[15:09:14.956] <TB0>     INFO: Test took 1465ms.
[15:09:14.958] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:15.465] <TB0>     INFO: Expecting 2560 events.
[15:09:16.423] <TB0>     INFO: 2560 events read in total (243ms).
[15:09:16.424] <TB0>     INFO: Test took 1466ms.
[15:09:16.426] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:16.933] <TB0>     INFO: Expecting 2560 events.
[15:09:17.893] <TB0>     INFO: 2560 events read in total (245ms).
[15:09:17.893] <TB0>     INFO: Test took 1467ms.
[15:09:17.895] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:18.403] <TB0>     INFO: Expecting 2560 events.
[15:09:19.362] <TB0>     INFO: 2560 events read in total (245ms).
[15:09:19.362] <TB0>     INFO: Test took 1467ms.
[15:09:19.364] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:19.872] <TB0>     INFO: Expecting 2560 events.
[15:09:20.831] <TB0>     INFO: 2560 events read in total (244ms).
[15:09:20.831] <TB0>     INFO: Test took 1467ms.
[15:09:20.833] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:21.340] <TB0>     INFO: Expecting 2560 events.
[15:09:22.298] <TB0>     INFO: 2560 events read in total (243ms).
[15:09:22.299] <TB0>     INFO: Test took 1466ms.
[15:09:22.301] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:22.808] <TB0>     INFO: Expecting 2560 events.
[15:09:23.766] <TB0>     INFO: 2560 events read in total (243ms).
[15:09:23.767] <TB0>     INFO: Test took 1466ms.
[15:09:23.769] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:24.275] <TB0>     INFO: Expecting 2560 events.
[15:09:25.234] <TB0>     INFO: 2560 events read in total (244ms).
[15:09:25.235] <TB0>     INFO: Test took 1466ms.
[15:09:25.237] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:25.743] <TB0>     INFO: Expecting 2560 events.
[15:09:26.699] <TB0>     INFO: 2560 events read in total (241ms).
[15:09:26.699] <TB0>     INFO: Test took 1462ms.
[15:09:26.703] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:27.208] <TB0>     INFO: Expecting 2560 events.
[15:09:28.166] <TB0>     INFO: 2560 events read in total (243ms).
[15:09:28.167] <TB0>     INFO: Test took 1464ms.
[15:09:28.170] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:28.675] <TB0>     INFO: Expecting 2560 events.
[15:09:29.634] <TB0>     INFO: 2560 events read in total (244ms).
[15:09:29.635] <TB0>     INFO: Test took 1465ms.
[15:09:29.637] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:30.144] <TB0>     INFO: Expecting 2560 events.
[15:09:31.101] <TB0>     INFO: 2560 events read in total (242ms).
[15:09:31.102] <TB0>     INFO: Test took 1465ms.
[15:09:31.104] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:31.611] <TB0>     INFO: Expecting 2560 events.
[15:09:32.571] <TB0>     INFO: 2560 events read in total (245ms).
[15:09:32.572] <TB0>     INFO: Test took 1468ms.
[15:09:32.574] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:33.081] <TB0>     INFO: Expecting 2560 events.
[15:09:34.041] <TB0>     INFO: 2560 events read in total (245ms).
[15:09:34.041] <TB0>     INFO: Test took 1467ms.
[15:09:34.044] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:34.550] <TB0>     INFO: Expecting 2560 events.
[15:09:35.508] <TB0>     INFO: 2560 events read in total (243ms).
[15:09:35.509] <TB0>     INFO: Test took 1466ms.
[15:09:35.513] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:36.019] <TB0>     INFO: Expecting 2560 events.
[15:09:36.976] <TB0>     INFO: 2560 events read in total (242ms).
[15:09:36.976] <TB0>     INFO: Test took 1463ms.
[15:09:36.978] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:37.488] <TB0>     INFO: Expecting 2560 events.
[15:09:38.447] <TB0>     INFO: 2560 events read in total (243ms).
[15:09:38.447] <TB0>     INFO: Test took 1469ms.
[15:09:38.449] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:38.957] <TB0>     INFO: Expecting 2560 events.
[15:09:39.916] <TB0>     INFO: 2560 events read in total (244ms).
[15:09:39.916] <TB0>     INFO: Test took 1467ms.
[15:09:39.919] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:40.427] <TB0>     INFO: Expecting 2560 events.
[15:09:41.387] <TB0>     INFO: 2560 events read in total (246ms).
[15:09:41.387] <TB0>     INFO: Test took 1469ms.
[15:09:41.390] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:41.895] <TB0>     INFO: Expecting 2560 events.
[15:09:42.856] <TB0>     INFO: 2560 events read in total (246ms).
[15:09:42.856] <TB0>     INFO: Test took 1467ms.
[15:09:42.858] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:43.365] <TB0>     INFO: Expecting 2560 events.
[15:09:44.322] <TB0>     INFO: 2560 events read in total (242ms).
[15:09:44.322] <TB0>     INFO: Test took 1464ms.
[15:09:45.350] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:09:45.350] <TB0>     INFO: PH scale (per ROC):    63  78  77  80  82  95  90  76  84  68  81  91  86  85  80  83
[15:09:45.350] <TB0>     INFO: PH offset (per ROC):  186 184 171 160 176 155 167 177 162 182 163 158 172 156 163 167
[15:09:45.525] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:09:45.528] <TB0>     INFO: ######################################################################
[15:09:45.528] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:09:45.528] <TB0>     INFO: ######################################################################
[15:09:45.528] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:09:45.540] <TB0>     INFO: scanning low vcal = 10
[15:09:45.882] <TB0>     INFO: Expecting 41600 events.
[15:09:49.592] <TB0>     INFO: 41600 events read in total (2995ms).
[15:09:49.593] <TB0>     INFO: Test took 4053ms.
[15:09:49.594] <TB0>     INFO: scanning low vcal = 20
[15:09:50.101] <TB0>     INFO: Expecting 41600 events.
[15:09:53.809] <TB0>     INFO: 41600 events read in total (2993ms).
[15:09:53.809] <TB0>     INFO: Test took 4215ms.
[15:09:53.811] <TB0>     INFO: scanning low vcal = 30
[15:09:54.318] <TB0>     INFO: Expecting 41600 events.
[15:09:58.046] <TB0>     INFO: 41600 events read in total (3013ms).
[15:09:58.047] <TB0>     INFO: Test took 4236ms.
[15:09:58.050] <TB0>     INFO: scanning low vcal = 40
[15:09:58.552] <TB0>     INFO: Expecting 41600 events.
[15:10:02.801] <TB0>     INFO: 41600 events read in total (3534ms).
[15:10:02.802] <TB0>     INFO: Test took 4752ms.
[15:10:02.806] <TB0>     INFO: scanning low vcal = 50
[15:10:03.223] <TB0>     INFO: Expecting 41600 events.
[15:10:07.487] <TB0>     INFO: 41600 events read in total (3549ms).
[15:10:07.487] <TB0>     INFO: Test took 4681ms.
[15:10:07.490] <TB0>     INFO: scanning low vcal = 60
[15:10:07.915] <TB0>     INFO: Expecting 41600 events.
[15:10:12.187] <TB0>     INFO: 41600 events read in total (3558ms).
[15:10:12.188] <TB0>     INFO: Test took 4697ms.
[15:10:12.192] <TB0>     INFO: scanning low vcal = 70
[15:10:12.592] <TB0>     INFO: Expecting 41600 events.
[15:10:16.860] <TB0>     INFO: 41600 events read in total (3553ms).
[15:10:16.861] <TB0>     INFO: Test took 4669ms.
[15:10:16.863] <TB0>     INFO: scanning low vcal = 80
[15:10:17.285] <TB0>     INFO: Expecting 41600 events.
[15:10:21.543] <TB0>     INFO: 41600 events read in total (3542ms).
[15:10:21.544] <TB0>     INFO: Test took 4681ms.
[15:10:21.547] <TB0>     INFO: scanning low vcal = 90
[15:10:21.970] <TB0>     INFO: Expecting 41600 events.
[15:10:26.225] <TB0>     INFO: 41600 events read in total (3540ms).
[15:10:26.226] <TB0>     INFO: Test took 4679ms.
[15:10:26.230] <TB0>     INFO: scanning low vcal = 100
[15:10:26.652] <TB0>     INFO: Expecting 41600 events.
[15:10:31.049] <TB0>     INFO: 41600 events read in total (3683ms).
[15:10:31.050] <TB0>     INFO: Test took 4820ms.
[15:10:31.053] <TB0>     INFO: scanning low vcal = 110
[15:10:31.476] <TB0>     INFO: Expecting 41600 events.
[15:10:35.720] <TB0>     INFO: 41600 events read in total (3529ms).
[15:10:35.723] <TB0>     INFO: Test took 4670ms.
[15:10:35.726] <TB0>     INFO: scanning low vcal = 120
[15:10:36.151] <TB0>     INFO: Expecting 41600 events.
[15:10:40.424] <TB0>     INFO: 41600 events read in total (3558ms).
[15:10:40.425] <TB0>     INFO: Test took 4699ms.
[15:10:40.428] <TB0>     INFO: scanning low vcal = 130
[15:10:40.850] <TB0>     INFO: Expecting 41600 events.
[15:10:45.107] <TB0>     INFO: 41600 events read in total (3542ms).
[15:10:45.108] <TB0>     INFO: Test took 4680ms.
[15:10:45.111] <TB0>     INFO: scanning low vcal = 140
[15:10:45.535] <TB0>     INFO: Expecting 41600 events.
[15:10:49.787] <TB0>     INFO: 41600 events read in total (3537ms).
[15:10:49.788] <TB0>     INFO: Test took 4677ms.
[15:10:49.791] <TB0>     INFO: scanning low vcal = 150
[15:10:50.214] <TB0>     INFO: Expecting 41600 events.
[15:10:54.465] <TB0>     INFO: 41600 events read in total (3536ms).
[15:10:54.465] <TB0>     INFO: Test took 4674ms.
[15:10:54.468] <TB0>     INFO: scanning low vcal = 160
[15:10:54.894] <TB0>     INFO: Expecting 41600 events.
[15:10:59.135] <TB0>     INFO: 41600 events read in total (3526ms).
[15:10:59.136] <TB0>     INFO: Test took 4668ms.
[15:10:59.139] <TB0>     INFO: scanning low vcal = 170
[15:10:59.565] <TB0>     INFO: Expecting 41600 events.
[15:11:03.836] <TB0>     INFO: 41600 events read in total (3556ms).
[15:11:03.837] <TB0>     INFO: Test took 4698ms.
[15:11:03.842] <TB0>     INFO: scanning low vcal = 180
[15:11:04.267] <TB0>     INFO: Expecting 41600 events.
[15:11:08.525] <TB0>     INFO: 41600 events read in total (3543ms).
[15:11:08.526] <TB0>     INFO: Test took 4684ms.
[15:11:08.529] <TB0>     INFO: scanning low vcal = 190
[15:11:08.953] <TB0>     INFO: Expecting 41600 events.
[15:11:13.205] <TB0>     INFO: 41600 events read in total (3538ms).
[15:11:13.206] <TB0>     INFO: Test took 4677ms.
[15:11:13.209] <TB0>     INFO: scanning low vcal = 200
[15:11:13.630] <TB0>     INFO: Expecting 41600 events.
[15:11:17.902] <TB0>     INFO: 41600 events read in total (3557ms).
[15:11:17.903] <TB0>     INFO: Test took 4694ms.
[15:11:17.907] <TB0>     INFO: scanning low vcal = 210
[15:11:18.332] <TB0>     INFO: Expecting 41600 events.
[15:11:22.587] <TB0>     INFO: 41600 events read in total (3540ms).
[15:11:22.588] <TB0>     INFO: Test took 4681ms.
[15:11:22.590] <TB0>     INFO: scanning low vcal = 220
[15:11:23.016] <TB0>     INFO: Expecting 41600 events.
[15:11:27.295] <TB0>     INFO: 41600 events read in total (3564ms).
[15:11:27.295] <TB0>     INFO: Test took 4705ms.
[15:11:27.299] <TB0>     INFO: scanning low vcal = 230
[15:11:27.725] <TB0>     INFO: Expecting 41600 events.
[15:11:31.993] <TB0>     INFO: 41600 events read in total (3553ms).
[15:11:31.993] <TB0>     INFO: Test took 4694ms.
[15:11:31.998] <TB0>     INFO: scanning low vcal = 240
[15:11:32.422] <TB0>     INFO: Expecting 41600 events.
[15:11:36.670] <TB0>     INFO: 41600 events read in total (3533ms).
[15:11:36.671] <TB0>     INFO: Test took 4673ms.
[15:11:36.678] <TB0>     INFO: scanning low vcal = 250
[15:11:37.102] <TB0>     INFO: Expecting 41600 events.
[15:11:41.361] <TB0>     INFO: 41600 events read in total (3545ms).
[15:11:41.362] <TB0>     INFO: Test took 4684ms.
[15:11:41.366] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:11:41.790] <TB0>     INFO: Expecting 41600 events.
[15:11:46.035] <TB0>     INFO: 41600 events read in total (3530ms).
[15:11:46.036] <TB0>     INFO: Test took 4670ms.
[15:11:46.039] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:11:46.465] <TB0>     INFO: Expecting 41600 events.
[15:11:50.828] <TB0>     INFO: 41600 events read in total (3648ms).
[15:11:50.828] <TB0>     INFO: Test took 4789ms.
[15:11:50.831] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:11:51.257] <TB0>     INFO: Expecting 41600 events.
[15:11:55.481] <TB0>     INFO: 41600 events read in total (3509ms).
[15:11:55.482] <TB0>     INFO: Test took 4651ms.
[15:11:55.486] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:11:55.911] <TB0>     INFO: Expecting 41600 events.
[15:12:00.165] <TB0>     INFO: 41600 events read in total (3539ms).
[15:12:00.166] <TB0>     INFO: Test took 4680ms.
[15:12:00.169] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:12:00.595] <TB0>     INFO: Expecting 41600 events.
[15:12:04.812] <TB0>     INFO: 41600 events read in total (3503ms).
[15:12:04.812] <TB0>     INFO: Test took 4643ms.
[15:12:05.348] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:12:05.352] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:12:05.352] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:12:05.352] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:12:05.352] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:12:05.353] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:12:05.353] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:12:05.353] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:12:05.353] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:12:05.353] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:12:05.354] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:12:05.354] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:12:05.354] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:12:05.354] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:12:05.354] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:12:05.355] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:12:05.355] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:12:43.729] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:12:43.729] <TB0>     INFO: non-linearity mean:  0.955 0.958 0.960 0.959 0.962 0.958 0.955 0.953 0.959 0.962 0.960 0.954 0.958 0.958 0.962 0.956
[15:12:43.729] <TB0>     INFO: non-linearity RMS:   0.006 0.007 0.005 0.006 0.005 0.005 0.007 0.007 0.006 0.006 0.006 0.005 0.006 0.005 0.005 0.005
[15:12:43.729] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:12:43.753] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:12:43.775] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:12:43.798] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:12:43.821] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:12:43.843] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:12:43.866] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:12:43.889] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:12:43.911] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:12:43.934] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:12:43.957] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:12:43.979] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:12:43.002] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:12:44.025] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:12:44.047] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:12:44.070] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-01_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:12:44.093] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:12:44.093] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:12:44.100] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:12:44.100] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:12:44.103] <TB0>     INFO: ######################################################################
[15:12:44.103] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:12:44.103] <TB0>     INFO: ######################################################################
[15:12:44.105] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:12:44.116] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:12:44.116] <TB0>     INFO:     run 1 of 1
[15:12:44.116] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:44.461] <TB0>     INFO: Expecting 3120000 events.
[15:13:34.859] <TB0>     INFO: 1269575 events read in total (49684ms).
[15:14:24.927] <TB0>     INFO: 2537700 events read in total (99751ms).
[15:14:47.250] <TB0>     INFO: 3120000 events read in total (122074ms).
[15:14:47.353] <TB0>     INFO: Test took 123238ms.
[15:14:47.466] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:47.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:49.181] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:50.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:52.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:53.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:55.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:14:56.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:14:57.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:14:59.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:00.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:02.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:03.649] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:15:05.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:15:06.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:15:07.992] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:15:09.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:15:10.825] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386981888
[15:15:10.867] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:15:10.867] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0331, RMS = 1.27438
[15:15:10.867] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:15:10.867] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:15:10.868] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.2378, RMS = 2.72554
[15:15:10.868] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:10.869] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:15:10.869] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 118.551, RMS = 10
[15:15:10.869] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 169
[15:15:10.869] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:15:10.869] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7789, RMS = 1.98264
[15:15:10.869] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:15:10.871] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:15:10.871] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3516, RMS = 1.66575
[15:15:10.871] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:15:10.871] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:15:10.871] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5265, RMS = 1.4177
[15:15:10.871] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:10.872] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:15:10.872] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.3472, RMS = 1.97358
[15:15:10.872] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:15:10.872] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:15:10.872] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.9815, RMS = 2.00973
[15:15:10.872] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:15:10.873] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:15:10.873] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4523, RMS = 1.14302
[15:15:10.873] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:10.873] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:15:10.873] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9951, RMS = 1.67222
[15:15:10.873] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:10.874] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:15:10.874] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7913, RMS = 1.45426
[15:15:10.874] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:10.874] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:15:10.874] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.975, RMS = 1.83667
[15:15:10.874] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:10.876] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:15:10.876] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8344, RMS = 1.03871
[15:15:10.876] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:10.876] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:15:10.876] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2717, RMS = 1.4175
[15:15:10.876] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:15:10.877] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:15:10.877] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8609, RMS = 1.51454
[15:15:10.877] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:10.877] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:15:10.877] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3781, RMS = 1.77148
[15:15:10.877] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:10.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:15:10.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5959, RMS = 1.47674
[15:15:10.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:15:10.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:15:10.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9442, RMS = 1.6007
[15:15:10.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:15:10.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:15:10.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3976, RMS = 1.48004
[15:15:10.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:10.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:15:10.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3524, RMS = 1.53733
[15:15:10.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:15:10.881] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:15:10.881] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8573, RMS = 1.40234
[15:15:10.881] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:10.881] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:15:10.881] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8648, RMS = 1.31196
[15:15:10.881] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:15:10.882] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:15:10.882] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7017, RMS = 1.29666
[15:15:10.882] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:15:10.882] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:15:10.882] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9759, RMS = 1.83764
[15:15:10.882] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:15:10.883] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:15:10.883] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1916, RMS = 1.18995
[15:15:10.883] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:10.883] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:15:10.883] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1488, RMS = 1.45045
[15:15:10.883] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:10.884] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:15:10.884] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9043, RMS = 1.39422
[15:15:10.884] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:10.884] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:15:10.884] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8927, RMS = 1.82277
[15:15:10.884] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:15:10.885] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:15:10.885] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7079, RMS = 0.991589
[15:15:10.885] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:15:10.885] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:15:10.885] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4471, RMS = 1.36717
[15:15:10.885] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:10.886] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:15:10.886] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8245, RMS = 1.11399
[15:15:10.886] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:10.886] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:15:10.886] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3814, RMS = 1.72348
[15:15:10.886] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:10.891] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:15:10.891] <TB0>     INFO: number of dead bumps (per ROC):     0    4   18   41    0    0    0    0  303  171   41    1    0    0    7   14
[15:15:10.892] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:15:10.988] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:15:10.988] <TB0>     INFO: enter test to run
[15:15:10.988] <TB0>     INFO:   test:  no parameter change
[15:15:10.989] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 380.2mA
[15:15:10.991] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459.8mA
[15:15:10.991] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[15:15:10.991] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:15:11.445] <TB0>    QUIET: Connection to board 133 closed.
[15:15:11.446] <TB0>     INFO: pXar: this is the end, my friend
[15:15:11.446] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
