// Seed: 579561733
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    output supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    input tri1 id_5
);
  assign id_2 = 1 == 1'b0;
  wor id_7;
  assign id_7 = id_5;
  assign id_4 = id_3;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11, id_12, id_13, id_14;
  supply0 id_15 = 1;
  assign id_15 = 1;
  id_16(
      .id_0(1), .id_1(1), .id_2(id_1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input tri id_2,
    input tri id_3,
    input tri0 id_4,
    input wor id_5,
    output logic id_6
    , id_8
);
  initial begin
    id_8 = id_8;
    id_6 <= 1;
    id_6 <= (1);
  end
  assign id_1 = id_3;
  module_0(
      id_2, id_1, id_1, id_0, id_1, id_4
  );
endmodule
