Classic Timing Analyzer report for Processor
Tue Dec 08 17:24:22 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                           ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.838 ns                         ; Minput[5]                                                                                                      ; dataPath:myDP|dp3:DP3|register:regA|Output[5] ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.854 ns                        ; controlUnit:myCU|state.halt                                                                                    ; DisplayState[2]                               ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.241 ns                        ; Minput[2]                                                                                                      ; dataPath:myDP|dp3:DP3|register:regA|Output[2] ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A   ; None          ; 137.70 MHz ( period = 7.262 ns ) ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[6] ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                ;                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 137.70 MHz ( period = 7.262 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.947 ns                ;
; N/A                                     ; 137.70 MHz ( period = 7.262 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.947 ns                ;
; N/A                                     ; 137.70 MHz ( period = 7.262 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.947 ns                ;
; N/A                                     ; 137.70 MHz ( period = 7.262 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.947 ns                ;
; N/A                                     ; 137.70 MHz ( period = 7.262 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.947 ns                ;
; N/A                                     ; 140.69 MHz ( period = 7.108 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.793 ns                ;
; N/A                                     ; 140.69 MHz ( period = 7.108 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.793 ns                ;
; N/A                                     ; 140.69 MHz ( period = 7.108 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.793 ns                ;
; N/A                                     ; 140.69 MHz ( period = 7.108 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.793 ns                ;
; N/A                                     ; 140.69 MHz ( period = 7.108 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.793 ns                ;
; N/A                                     ; 141.22 MHz ( period = 7.081 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.765 ns                ;
; N/A                                     ; 141.22 MHz ( period = 7.081 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.765 ns                ;
; N/A                                     ; 141.22 MHz ( period = 7.081 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.765 ns                ;
; N/A                                     ; 141.22 MHz ( period = 7.081 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.765 ns                ;
; N/A                                     ; 141.22 MHz ( period = 7.081 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.765 ns                ;
; N/A                                     ; 144.97 MHz ( period = 6.898 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 144.97 MHz ( period = 6.898 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 144.97 MHz ( period = 6.898 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 144.97 MHz ( period = 6.898 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 144.97 MHz ( period = 6.898 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.54 MHz ( period = 6.871 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.555 ns                ;
; N/A                                     ; 145.54 MHz ( period = 6.871 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.555 ns                ;
; N/A                                     ; 145.54 MHz ( period = 6.871 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.555 ns                ;
; N/A                                     ; 145.54 MHz ( period = 6.871 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.555 ns                ;
; N/A                                     ; 145.54 MHz ( period = 6.871 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.555 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.470 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.470 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.470 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.470 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.470 ns                ;
; N/A                                     ; 147.67 MHz ( period = 6.772 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 147.67 MHz ( period = 6.772 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 147.67 MHz ( period = 6.772 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 147.67 MHz ( period = 6.772 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 147.67 MHz ( period = 6.772 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 157.85 MHz ( period = 6.335 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.019 ns                ;
; N/A                                     ; 157.85 MHz ( period = 6.335 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.019 ns                ;
; N/A                                     ; 157.85 MHz ( period = 6.335 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.019 ns                ;
; N/A                                     ; 157.85 MHz ( period = 6.335 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.019 ns                ;
; N/A                                     ; 157.85 MHz ( period = 6.335 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.019 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.434 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.434 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.434 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.434 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.434 ns                ;
; N/A                                     ; 187.30 MHz ( period = 5.339 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[7]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 187.30 MHz ( period = 5.339 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[7]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 187.30 MHz ( period = 5.339 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[7]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 187.30 MHz ( period = 5.339 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[7]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 187.30 MHz ( period = 5.339 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[7]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[6]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[6]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[6]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[6]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 202.39 MHz ( period = 4.941 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[6]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.604 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.604 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.604 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.604 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.604 ns                ;
; N/A                                     ; 203.87 MHz ( period = 4.905 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[5]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 203.87 MHz ( period = 4.905 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[5]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 203.87 MHz ( period = 4.905 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[5]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 203.87 MHz ( period = 4.905 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[5]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 203.87 MHz ( period = 4.905 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[5]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 204.25 MHz ( period = 4.896 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.586 ns                ;
; N/A                                     ; 204.25 MHz ( period = 4.896 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.586 ns                ;
; N/A                                     ; 204.25 MHz ( period = 4.896 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.586 ns                ;
; N/A                                     ; 204.25 MHz ( period = 4.896 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.586 ns                ;
; N/A                                     ; 204.25 MHz ( period = 4.896 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.586 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.582 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.582 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.582 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.582 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.582 ns                ;
; N/A                                     ; 204.46 MHz ( period = 4.891 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataPath:myDP|dp1:DP1|register:IR|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 204.46 MHz ( period = 4.891 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataPath:myDP|dp1:DP1|register:IR|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 204.46 MHz ( period = 4.891 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataPath:myDP|dp1:DP1|register:IR|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 204.46 MHz ( period = 4.891 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataPath:myDP|dp1:DP1|register:IR|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 204.46 MHz ( period = 4.891 ns )                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataPath:myDP|dp1:DP1|register:IR|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.581 ns                ;
; N/A                                     ; 238.72 MHz ( period = 4.189 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; 245.70 MHz ( period = 4.070 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.826 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 249.50 MHz ( period = 4.008 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 255.82 MHz ( period = 3.909 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; controlUnit:myCU|state.fetch                                                                                   ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; controlUnit:myCU|state.fetch                                                                                   ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; controlUnit:myCU|state.fetch                                                                                   ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; controlUnit:myCU|state.fetch                                                                                   ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; controlUnit:myCU|state.fetch                                                                                   ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; controlUnit:myCU|state.jpos                                                                                    ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; controlUnit:myCU|state.jpos                                                                                    ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; controlUnit:myCU|state.jpos                                                                                    ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; controlUnit:myCU|state.jpos                                                                                    ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; controlUnit:myCU|state.jpos                                                                                    ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 266.45 MHz ( period = 3.753 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 288.02 MHz ( period = 3.472 ns )                    ; controlUnit:myCU|state.sub                                                                                     ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.227 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; controlUnit:myCU|state.jz                                                                                      ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; controlUnit:myCU|state.jz                                                                                      ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; controlUnit:myCU|state.jz                                                                                      ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; controlUnit:myCU|state.jz                                                                                      ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; controlUnit:myCU|state.jz                                                                                      ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 305.44 MHz ( period = 3.274 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.035 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.968 ns                ;
; N/A                                     ; 312.79 MHz ( period = 3.197 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 316.86 MHz ( period = 3.156 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 316.86 MHz ( period = 3.156 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 316.86 MHz ( period = 3.156 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 316.86 MHz ( period = 3.156 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 316.86 MHz ( period = 3.156 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 316.96 MHz ( period = 3.155 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.917 ns                ;
; N/A                                     ; 320.31 MHz ( period = 3.122 ns )                    ; controlUnit:myCU|state.fetch                                                                                   ; controlUnit:myCU|state.start                                                                                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 320.51 MHz ( period = 3.120 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.881 ns                ;
; N/A                                     ; 322.48 MHz ( period = 3.101 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.862 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 324.89 MHz ( period = 3.078 ns )                    ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; dataPath:myDP|dp3:DP3|register:regA|Output[6]                                                                  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.840 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.574 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.574 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[2]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.293 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[0]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.293 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.246 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[4]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[1]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:PC|Output[3]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.246 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.140 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.decode                                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.140 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.795 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.765 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.759 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.795 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.750 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.743 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.742 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.743 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.742 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.742 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.742 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.742 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.742 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.742 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.742 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.778 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.778 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.778 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; controlUnit:myCU|state.store                                                                                   ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.778 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.543 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[0]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.543 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[1]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.494 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[2]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[4]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[1]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.494 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp1:DP1|register:IR|Output[3]                                                                    ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[2]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[3]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.147 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[0]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.146 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[1]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.145 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[4]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.142 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[7]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.141 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; dataPath:myDP|dp3:DP3|register:regA|Output[5]                                                                  ; dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.829 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                ;                                                                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+-----------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                            ; To Clock ;
+-------+--------------+------------+-----------+-----------------------------------------------+----------+
; N/A   ; None         ; 4.838 ns   ; Minput[5] ; dataPath:myDP|dp3:DP3|register:regA|Output[5] ; CLOCK_50 ;
; N/A   ; None         ; 4.815 ns   ; Minput[6] ; dataPath:myDP|dp3:DP3|register:regA|Output[6] ; CLOCK_50 ;
; N/A   ; None         ; 4.624 ns   ; Minput[7] ; dataPath:myDP|dp3:DP3|register:regA|Output[7] ; CLOCK_50 ;
; N/A   ; None         ; 4.440 ns   ; Minput[3] ; dataPath:myDP|dp3:DP3|register:regA|Output[3] ; CLOCK_50 ;
; N/A   ; None         ; 4.393 ns   ; Minput[1] ; dataPath:myDP|dp3:DP3|register:regA|Output[1] ; CLOCK_50 ;
; N/A   ; None         ; 3.950 ns   ; Enter     ; controlUnit:myCU|state.start                  ; CLOCK_50 ;
; N/A   ; None         ; 3.933 ns   ; Minput[4] ; dataPath:myDP|dp3:DP3|register:regA|Output[4] ; CLOCK_50 ;
; N/A   ; None         ; 3.841 ns   ; Minput[0] ; dataPath:myDP|dp3:DP3|register:regA|Output[0] ; CLOCK_50 ;
; N/A   ; None         ; 3.804 ns   ; Enter     ; controlUnit:myCU|state.manInput               ; CLOCK_50 ;
; N/A   ; None         ; 3.489 ns   ; Minput[2] ; dataPath:myDP|dp3:DP3|register:regA|Output[2] ; CLOCK_50 ;
+-------+--------------+------------+-----------+-----------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                              ;
+-------+--------------+------------+-----------------------------------------------+-----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To              ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+-----------------+------------+
; N/A   ; None         ; 10.854 ns  ; controlUnit:myCU|state.halt                   ; DisplayState[2] ; CLOCK_50   ;
; N/A   ; None         ; 10.373 ns  ; controlUnit:myCU|state.manInput               ; DisplayState[2] ; CLOCK_50   ;
; N/A   ; None         ; 10.274 ns  ; controlUnit:myCU|state.jpos                   ; DisplayState[2] ; CLOCK_50   ;
; N/A   ; None         ; 9.874 ns   ; controlUnit:myCU|state.jz                     ; DisplayState[2] ; CLOCK_50   ;
; N/A   ; None         ; 9.757 ns   ; controlUnit:myCU|state.halt                   ; DisplayState[1] ; CLOCK_50   ;
; N/A   ; None         ; 9.141 ns   ; controlUnit:myCU|state.halt                   ; DisplayState[0] ; CLOCK_50   ;
; N/A   ; None         ; 8.935 ns   ; controlUnit:myCU|state.sub                    ; DisplayState[1] ; CLOCK_50   ;
; N/A   ; None         ; 8.760 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[7] ; Moutput[7]      ; CLOCK_50   ;
; N/A   ; None         ; 8.682 ns   ; controlUnit:myCU|state.fetch                  ; DisplayState[3] ; CLOCK_50   ;
; N/A   ; None         ; 8.461 ns   ; controlUnit:myCU|state.fetch                  ; DisplayState[0] ; CLOCK_50   ;
; N/A   ; None         ; 8.459 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[4] ; Moutput[4]      ; CLOCK_50   ;
; N/A   ; None         ; 8.368 ns   ; controlUnit:myCU|state.decode                 ; DisplayState[1] ; CLOCK_50   ;
; N/A   ; None         ; 8.319 ns   ; controlUnit:myCU|state.sub                    ; DisplayState[0] ; CLOCK_50   ;
; N/A   ; None         ; 8.114 ns   ; controlUnit:myCU|state.start                  ; DisplayState[3] ; CLOCK_50   ;
; N/A   ; None         ; 8.058 ns   ; controlUnit:myCU|state.add                    ; DisplayState[1] ; CLOCK_50   ;
; N/A   ; None         ; 7.993 ns   ; controlUnit:myCU|state.jpos                   ; DisplayState[1] ; CLOCK_50   ;
; N/A   ; None         ; 7.855 ns   ; controlUnit:myCU|state.jz                     ; DisplayState[0] ; CLOCK_50   ;
; N/A   ; None         ; 7.518 ns   ; controlUnit:myCU|state.store                  ; DisplayState[0] ; CLOCK_50   ;
; N/A   ; None         ; 7.431 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[2] ; Moutput[2]      ; CLOCK_50   ;
; N/A   ; None         ; 7.377 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[3] ; Moutput[3]      ; CLOCK_50   ;
; N/A   ; None         ; 7.299 ns   ; controlUnit:myCU|state.decode                 ; DisplayState[3] ; CLOCK_50   ;
; N/A   ; None         ; 7.258 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[0] ; Moutput[0]      ; CLOCK_50   ;
; N/A   ; None         ; 7.255 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[6] ; Moutput[6]      ; CLOCK_50   ;
; N/A   ; None         ; 6.976 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[1] ; Moutput[1]      ; CLOCK_50   ;
; N/A   ; None         ; 6.968 ns   ; dataPath:myDP|dp3:DP3|register:regA|Output[5] ; Moutput[5]      ; CLOCK_50   ;
; N/A   ; None         ; 6.938 ns   ; controlUnit:myCU|state.halt                   ; Halt            ; CLOCK_50   ;
+-------+--------------+------------+-----------------------------------------------+-----------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+-----------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                            ; To Clock ;
+---------------+-------------+-----------+-----------+-----------------------------------------------+----------+
; N/A           ; None        ; -3.241 ns ; Minput[2] ; dataPath:myDP|dp3:DP3|register:regA|Output[2] ; CLOCK_50 ;
; N/A           ; None        ; -3.556 ns ; Enter     ; controlUnit:myCU|state.manInput               ; CLOCK_50 ;
; N/A           ; None        ; -3.593 ns ; Minput[0] ; dataPath:myDP|dp3:DP3|register:regA|Output[0] ; CLOCK_50 ;
; N/A           ; None        ; -3.685 ns ; Minput[4] ; dataPath:myDP|dp3:DP3|register:regA|Output[4] ; CLOCK_50 ;
; N/A           ; None        ; -3.702 ns ; Enter     ; controlUnit:myCU|state.start                  ; CLOCK_50 ;
; N/A           ; None        ; -4.145 ns ; Minput[1] ; dataPath:myDP|dp3:DP3|register:regA|Output[1] ; CLOCK_50 ;
; N/A           ; None        ; -4.192 ns ; Minput[3] ; dataPath:myDP|dp3:DP3|register:regA|Output[3] ; CLOCK_50 ;
; N/A           ; None        ; -4.376 ns ; Minput[7] ; dataPath:myDP|dp3:DP3|register:regA|Output[7] ; CLOCK_50 ;
; N/A           ; None        ; -4.567 ns ; Minput[6] ; dataPath:myDP|dp3:DP3|register:regA|Output[6] ; CLOCK_50 ;
; N/A           ; None        ; -4.590 ns ; Minput[5] ; dataPath:myDP|dp3:DP3|register:regA|Output[5] ; CLOCK_50 ;
+---------------+-------------+-----------+-----------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 08 17:24:21 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Info: Clock "CLOCK_50" has Internal fmax of 137.7 MHz between source memory "dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "dataPath:myDP|dp3:DP3|register:regA|Output[6]" (period= 7.262 ns)
    Info: + Longest memory to register delay is 6.947 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y23; Fanout = 8; MEM Node = 'dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y23; Fanout = 3; MEM Node = 'dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5'
        Info: 3: + IC(0.799 ns) + CELL(0.178 ns) = 4.351 ns; Loc. = LCCOMB_X38_Y23_N20; Fanout = 2; COMB Node = 'dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~18'
        Info: 4: + IC(0.839 ns) + CELL(0.495 ns) = 5.685 ns; Loc. = LCCOMB_X40_Y23_N18; Fanout = 2; COMB Node = 'dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~20'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 6.143 ns; Loc. = LCCOMB_X40_Y23_N20; Fanout = 1; COMB Node = 'dataPath:myDP|dp3:DP3|addSub:addSubtractor|Add0~22'
        Info: 6: + IC(0.530 ns) + CELL(0.178 ns) = 6.851 ns; Loc. = LCCOMB_X40_Y23_N26; Fanout = 1; COMB Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[6]~6'
        Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.947 ns; Loc. = LCFF_X40_Y23_N27; Fanout = 5; REG Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[6]'
        Info: Total cell delay = 4.779 ns ( 68.79 % )
        Info: Total interconnect delay = 2.168 ns ( 31.21 % )
    Info: - Smallest clock skew is -0.119 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.855 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X40_Y23_N27; Fanout = 5; REG Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[6]'
            Info: Total cell delay = 1.628 ns ( 57.02 % )
            Info: Total interconnect delay = 1.227 ns ( 42.98 % )
        Info: - Longest clock path from clock "CLOCK_50" to source memory is 2.974 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.927 ns) + CELL(0.783 ns) = 2.974 ns; Loc. = M4K_X41_Y23; Fanout = 8; MEM Node = 'dataPath:myDP|ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 60.83 % )
            Info: Total interconnect delay = 1.165 ns ( 39.17 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "dataPath:myDP|dp3:DP3|register:regA|Output[5]" (data pin = "Minput[5]", clock pin = "CLOCK_50") is 4.838 ns
    Info: + Longest pin to register delay is 7.731 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_U14; Fanout = 1; PIN Node = 'Minput[5]'
        Info: 2: + IC(6.248 ns) + CELL(0.544 ns) = 7.635 ns; Loc. = LCCOMB_X40_Y23_N24; Fanout = 1; COMB Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[5]~5'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.731 ns; Loc. = LCFF_X40_Y23_N25; Fanout = 5; REG Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[5]'
        Info: Total cell delay = 1.483 ns ( 19.18 % )
        Info: Total interconnect delay = 6.248 ns ( 80.82 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X40_Y23_N25; Fanout = 5; REG Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[5]'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
Info: tco from clock "CLOCK_50" to destination pin "DisplayState[2]" through register "controlUnit:myCU|state.halt" is 10.854 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 2.863 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X38_Y24_N1; Fanout = 5; REG Node = 'controlUnit:myCU|state.halt'
        Info: Total cell delay = 1.628 ns ( 56.86 % )
        Info: Total interconnect delay = 1.235 ns ( 43.14 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.714 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y24_N1; Fanout = 5; REG Node = 'controlUnit:myCU|state.halt'
        Info: 2: + IC(1.265 ns) + CELL(0.521 ns) = 1.786 ns; Loc. = LCCOMB_X39_Y23_N30; Fanout = 1; COMB Node = 'controlUnit:myCU|WideOr1'
        Info: 3: + IC(2.912 ns) + CELL(3.016 ns) = 7.714 ns; Loc. = PIN_AA17; Fanout = 0; PIN Node = 'DisplayState[2]'
        Info: Total cell delay = 3.537 ns ( 45.85 % )
        Info: Total interconnect delay = 4.177 ns ( 54.15 % )
Info: th for register "dataPath:myDP|dp3:DP3|register:regA|Output[2]" (data pin = "Minput[2]", clock pin = "CLOCK_50") is -3.241 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X39_Y23_N13; Fanout = 5; REG Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[2]'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.381 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_C14; Fanout = 1; PIN Node = 'Minput[2]'
        Info: 2: + IC(5.264 ns) + CELL(0.178 ns) = 6.285 ns; Loc. = LCCOMB_X39_Y23_N12; Fanout = 1; COMB Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[2]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.381 ns; Loc. = LCFF_X39_Y23_N13; Fanout = 5; REG Node = 'dataPath:myDP|dp3:DP3|register:regA|Output[2]'
        Info: Total cell delay = 1.117 ns ( 17.51 % )
        Info: Total interconnect delay = 5.264 ns ( 82.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Tue Dec 08 17:24:22 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


