// Seed: 148645520
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output uwire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_9 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire _id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_11,
      id_3,
      id_7,
      id_4,
      id_5
  );
  input wire id_1;
  logic [id_9 : 1 'b0] id_14 = 1;
endmodule
