# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA_Controller_v2.ip_user_files/bd/VComps_test/ip/VComps_test_V_comps_0_0/ipshared/3bbb/COMP.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/VComps_test/ip/VComps_test_V_comps_0_0/src/V_comps_DS_COMP_16B_0_0/sim/V_comps_DS_COMP_16B_0_0.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/VComps_test/ip/VComps_test_V_comps_0_0/src/V_comps_HightEQ_0/sim/V_comps_HightEQ_0.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/VComps_test/ip/VComps_test_V_comps_0_0/src/V_comps_Hight_FPEQ1_0/sim/V_comps_Hight_FPEQ1_0.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/VComps_test/ip/VComps_test_V_comps_0_0/src/V_comps_Hight_FP_SyncEQ_0/sim/V_comps_Hight_FP_SyncEQ_0.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/VComps_test/ipshared/c2ef/sim/V_comps.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/VComps_test/ip/VComps_test_V_comps_0_0/sim/VComps_test_V_comps_0_0.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/VComps_test/ip/VComps_test_c_counter_binary_0_0/sim/VComps_test_c_counter_binary_0_0.vhd" \
"../../../../VGA_Controller_v2.ip_user_files/bd/VComps_test/sim/VComps_test.vhd" \
"../../../../VGA_Controller_v2.srcs/sources_1/bd/VComps_test/hdl/VComps_test_wrapper.vhd" \
"../../../../VGA_Controller_v2.srcs/sources_1/bd/VComps_test/hdl/VComps_test_TB.vhd" \

# Do not sort compile order
nosort
