===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.7893 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3738 ( 10.7%)    0.3738 ( 13.4%)  FIR Parser
    1.3898 ( 39.7%)    1.1467 ( 41.1%)  'firrtl.circuit' Pipeline
    0.8303 ( 23.7%)    0.8303 ( 29.8%)    LowerFIRRTLTypes
    0.5165 ( 14.8%)    0.2734 (  9.8%)    'firrtl.module' Pipeline
    0.1110 (  3.2%)    0.0562 (  2.0%)      CSE
    0.0024 (  0.1%)    0.0014 (  0.0%)        (A) DominanceInfo
    0.3687 ( 10.5%)    0.1966 (  7.0%)      SimpleCanonicalizer
    0.0368 (  1.1%)    0.0206 (  0.7%)      CheckWidths
    0.1970 (  5.6%)    0.1970 (  7.1%)  LowerFIRRTLToHW
    0.0672 (  1.9%)    0.0672 (  2.4%)  HWMemSimImpl
    0.9006 ( 25.7%)    0.4614 ( 16.5%)  'hw.module' Pipeline
    0.0610 (  1.7%)    0.0376 (  1.3%)    HWCleanup
    0.1768 (  5.1%)    0.0907 (  3.3%)    CSE
    0.0058 (  0.2%)    0.0036 (  0.1%)      (A) DominanceInfo
    0.6627 ( 18.9%)    0.3330 ( 11.9%)    SimpleCanonicalizer
    0.1119 (  3.2%)    0.1119 (  4.0%)  HWLegalizeNames
    0.0647 (  1.8%)    0.0372 (  1.3%)  'hw.module' Pipeline
    0.0647 (  1.8%)    0.0372 (  1.3%)    PrettifyVerilog
    0.2212 (  6.3%)    0.2212 (  7.9%)  Output
    0.0039 (  0.1%)    0.0039 (  0.1%)  Rest
    3.4989 (100.0%)    2.7893 (100.0%)  Total

{
  totalTime: 2.801,
  maxMemory: 90808320
}
