Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Oct 10 17:23:12 2022
| Host         : 102-004 running 64-bit major release  (build 9200)
| Command      : report_methodology -file q1_methodology_drc_routed.rpt -rpx q1_methodology_drc_routed.rpx
| Design       : q1
| Device       : xc7a35ticpg236-1L
| Speed File   : -1L
| Design State : Routed
-----------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-----------------------------+------------+
| Rule      | Severity | Description                 | Violations |
+-----------+----------+-----------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell | 2          |
| TIMING-20 | Warning  | Non-clocked latch           | 4          |
+-----------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch led_reg[0] cannot be properly analyzed as its control pin led_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch led_reg[5] cannot be properly analyzed as its control pin led_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch led_reg[6] cannot be properly analyzed as its control pin led_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch led_reg[7] cannot be properly analyzed as its control pin led_reg[7]/G is not reached by a timing clock
Related violations: <none>


