// Seed: 2240677926
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    output wor  id_2
);
  wand id_4 = 1;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd53,
    parameter id_8 = 32'd26
) (
    input tri id_0,
    input wand _id_1,
    input wire id_2,
    output wire id_3,
    output wire id_4,
    input tri0 id_5,
    output wor id_6,
    input supply1 id_7,
    output supply0 _id_8,
    output supply0 id_9
);
  reg [1 : {  1  {  id_8  }  }] id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4
  );
  logic [-1 : -1] id_12;
  ;
  localparam id_13 = 1;
  supply1 id_14;
  ;
  always @(posedge id_13) #1;
  assign id_14 = -1 ? id_0 : -1;
  always @(posedge id_11 == -1'b0 or "") id_11 <= id_14;
endmodule
