============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:54:57 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4173 ps) Late External Delay Assertion at pin write_addr_2[0]
          Group: C2O
     Startpoint: (R) ALUFF/q_reg[32]/CK
          Clock: (R) clk
       Endpoint: (F) write_addr_2[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     100                  
       Uncertainty:-     200                  
     Required Time:=    4700                  
      Launch Clock:-       0                  
         Data Path:-     527                  
             Slack:=    4173                  

#----------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                         (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------
  ALUFF/q_reg[32]/CK -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[32]/Q  -       CK->Q F     DFFHQX4        3  7.5    64   246     246 
  drc_bufs97/Y       -       A->Y  F     BUFX20         2 54.2    98   134     379 
  drc_bufs272/Y      -       A->Y  F     BUFX20         1 51.6    95   148     527 
  write_addr_2[0]    -       -     F     (port)         -    -     -     0     527 
#----------------------------------------------------------------------------------

