###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID vlsi28.ee.iitb.ac.in)
#  Generated on:      Tue Oct 22 00:06:46 2013
#  Command:           summaryReport -nohtml -outfile ../reports/c499_clk_opF...
###############################################################


==============================
General Design Information
==============================
Design Status: Routed 
Design Name: c499_clk_opFF 
# Instances: 1748 
# Hard Macros: 0 
# Std Cells: 
    ------------------------------
    Standard Cells in Netlist
    ------------------------------
               Cell Type  Instance Count Area (um^2) 
                    FILL            1454      11632.0000 
                  AND2X1               4        128.0000 
                DFFPOSX1             105      10080.0000 
                   INVX2              15        240.0000 
                   INVX8               4        160.0000 
                 NAND2X1              30        720.0000 
                 NAND3X1               6        192.0000 
                  NOR2X1              20        480.0000 
                 OAI21X1               6        192.0000 
                  XOR2X1              77       4312.0000 
                 XNOR2X1              27       1512.0000 
# Pads: 0 
# Net: 338 
# Special Net: 2 
# IO Pins: 
    ------------------------------
    Issued IO Information
    ------------------------------
    # Unplaced IO Pin 0 
    # Floating IO 0 
    # IO Connected to Non-IO Inst 
        ------------------------------
        IO Connected to Non-IO Inst
        ------------------------------
                     IO Name     Non-IO Inst Name 
                   Qout_N755        oDFF_32/q_reg 
                   Qout_N754        oDFF_31/q_reg 
                   Qout_N753        oDFF_30/q_reg 
                   Qout_N752        oDFF_29/q_reg 
                   Qout_N751        oDFF_28/q_reg 
                   Qout_N750        oDFF_27/q_reg 
                   Qout_N749        oDFF_26/q_reg 
                   Qout_N748        oDFF_25/q_reg 
                   Qout_N747        oDFF_24/q_reg 
                   Qout_N746        oDFF_23/q_reg 
                   Qout_N745        oDFF_22/q_reg 
                   Qout_N744        oDFF_21/q_reg 
                   Qout_N743        oDFF_20/q_reg 
                   Qout_N742        oDFF_19/q_reg 
                   Qout_N741        oDFF_18/q_reg 
                   Qout_N740        oDFF_17/q_reg 
                   Qout_N739        oDFF_16/q_reg 
                   Qout_N738        oDFF_15/q_reg 
                   Qout_N737        oDFF_14/q_reg 
                   Qout_N736        oDFF_13/q_reg 
                   Qout_N735        oDFF_12/q_reg 
                   Qout_N734        oDFF_11/q_reg 
                   Qout_N733        oDFF_10/q_reg 
                   Qout_N732         oDFF_9/q_reg 
                   Qout_N731         oDFF_8/q_reg 
                   Qout_N730         oDFF_7/q_reg 
                   Qout_N729         oDFF_6/q_reg 
                   Qout_N728         oDFF_5/q_reg 
                   Qout_N727         oDFF_4/q_reg 
                   Qout_N726         oDFF_3/q_reg 
                   Qout_N725         oDFF_2/q_reg 
                   Qout_N724         oDFF_1/q_reg 
                        N137        iDFF_41/q_reg 
                        N136        iDFF_40/q_reg 
                        N135        iDFF_39/q_reg 
                        N134        iDFF_38/q_reg 
                        N133        iDFF_37/q_reg 
                        N132        iDFF_36/q_reg 
                        N131        iDFF_35/q_reg 
                        N130        iDFF_34/q_reg 
                        N129        iDFF_33/q_reg 
                        N125        iDFF_32/q_reg 
                        N121        iDFF_31/q_reg 
                        N117        iDFF_30/q_reg 
                        N113        iDFF_29/q_reg 
                        N109        iDFF_28/q_reg 
                        N105        iDFF_27/q_reg 
                        N101        iDFF_26/q_reg 
                         N97        iDFF_25/q_reg 
                         N93        iDFF_24/q_reg 
                         N89        iDFF_23/q_reg 
                         N85        iDFF_22/q_reg 
                         N81        iDFF_21/q_reg 
                         N77        iDFF_20/q_reg 
                         N73        iDFF_19/q_reg 
                         N69        iDFF_18/q_reg 
                         N65        iDFF_17/q_reg 
                         N61        iDFF_16/q_reg 
                         N57        iDFF_15/q_reg 
                         N53        iDFF_14/q_reg 
                         N49        iDFF_13/q_reg 
                         N45        iDFF_12/q_reg 
                         N41        iDFF_11/q_reg 
                         N37        iDFF_10/q_reg 
                         N33         iDFF_9/q_reg 
                         N29         iDFF_8/q_reg 
                         N25         iDFF_7/q_reg 
                         N21         iDFF_6/q_reg 
                         N17         iDFF_5/q_reg 
                         N13         iDFF_4/q_reg 
                          N9         iDFF_3/q_reg 
                          N5         iDFF_2/q_reg 
                          N1         iDFF_1/q_reg 
                         clk           clk__L1_I0 
# Pins: 
    ------------------------------
    Correctness of Pin Connectivity for All Instances
    ------------------------------
    # Floating Terms 0 
    # Output Term Marked Tie Hi/Lo 0 
    # Output Term Shorted to PG Net 0 875 
# PG Pins: 
    ------------------------------
    Correctness of PG Pin Connectivity for All Instances
    ------------------------------
    # Instances that No Net Defined for Any PG Pin 0 
    # Floating PG Terms 0 
    # PG Pins Connect to Non-PG Net 0 
    # Power Pins Connect Ground Net 0 
    # Ground Pins Connect Power Net 0 3496 
Average Pins Per Net(Signal): 2.589 

==============================
General Library Information
==============================
# Routing Layers: 6 
# Masterslice Layers: 4 
# Pin Layers: 
    General Caution:
        1) Library have metal1, metal2, metal3, metal4 and metal5 pins, you should setPreRouteAsObs {1 2 3}                                 to ensure these pins are accessible after placement

    ------------------------------
    Pin Layers
    ------------------------------
    metal5 
    metal4 
    metal3 
    metal2 
    metal1 
# Layers: 
    ------------------------------
    Layer metal6 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 1.600 um 
    Wire Pitch Y 1.600 um 
    Offset X 0.800 um 
    Offset Y 0.800 um 
    Wire Width 0.500 um 
    Spacing 0.500 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via5 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via5
        ------------------------------
                Vias in via5 Default 
                       M6_M5     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal5 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 1.000 um 
    Wire Pitch Y 1.000 um 
    Offset X 0.500 um 
    Offset Y 0.500 um 
    Wire Width 0.300 um 
    Spacing 0.300 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via4 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via4
        ------------------------------
                Vias in via4 Default 
                       M5_M4     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal4 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.800 um 
    Wire Pitch Y 0.800 um 
    Offset X 0.400 um 
    Offset Y 0.400 um 
    Wire Width 0.300 um 
    Spacing 0.300 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via3 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via3
        ------------------------------
                Vias in via3 Default 
                       M4_M3     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal3 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 1.000 um 
    Wire Pitch Y 1.000 um 
    Offset X 0.500 um 
    Offset Y 0.500 um 
    Wire Width 0.300 um 
    Spacing 0.300 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via2 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via2
        ------------------------------
                Vias in via2 Default 
                       M3_M2     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal2 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.800 um 
    Wire Pitch Y 0.800 um 
    Offset X 0.400 um 
    Offset Y 0.400 um 
    Wire Width 0.300 um 
    Spacing 0.300 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via
        ------------------------------
                 Vias in via Default 
                       M2_M1     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal1 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 1.000 um 
    Wire Pitch Y 1.000 um 
    Offset X 0.500 um 
    Offset Y 0.500 um 
    Wire Width 0.300 um 
    Spacing 0.300 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer cc Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer cc
        ------------------------------ 
    ------------------------------
    Layer M0 Information
    ------------------------------
    Type Masterslice 
    ------------------------------
    Layer M66 Information
    ------------------------------
    Type Masterslice 
    ------------------------------
    Layer M65 Information
    ------------------------------
    Type Masterslice 
    ------------------------------
    Layer M64 Information
    ------------------------------
    Type Masterslice 
# Pins without Physical Port: 0 
# Pins in Library without Timing Lib: 0 
# Pins Missing Direction: 0 
Antenna Summary Report: 
    General Caution:
        1) All Antenna Constructs are absent for the layer section of LEF.
        2) All Antenna Constructs are absent for the macro section of LEF.
# Cells Missing LEF Info: 0 
# Cells with Dimension Errors: 0 

==============================
Netlist Information
==============================
# HFO (>200) Nets: 0 
# No-driven Nets: 0 
# Multi-driven Nets: 0 
# Assign Statements: 0 
Is Design Uniquified: YES 
# Pins in Netlist without timing lib: 0 

==============================

==============================
: Internal External 
No of Nets:        336          0 
No of Connections:        613          0 
Total Net Length (X): 5.2067e+03 0.0000e+00 
Total Net Length (Y): 6.8518e+03 0.0000e+00 
Total Net Length: 1.2058e+04 0.0000e+00 

==============================
Timing Information
==============================
# Clocks in design: 0 
# Generated clocks: 0 
# "dont_use" cells from .libs: 0 
# "dont_touch" cells from .libs: 0 
# Cells in .lib with max_tran: 0 
# Cells in .lib with max_cap: 
    ------------------------------
    Cell List with max_cap
    ------------------------------
               Cell Name Max Capacitance (pf) 
                  AND2X1 0.505476 
                  AND2X2 0.975557 
                 AOI21X1 0.494067 
                 AOI22X1 0.484829 
                   BUFX2 0.975984 
                   BUFX4 1.950390 
                DFFNEGX1 0.992362 
                  NOR3X1 0.496256 
                DFFPOSX1 0.967534 
                    FAX1 0.497776 
                    HAX1 0.502594 
                   INVX1 0.503808 
                   INVX2 0.984408 
                   INVX4 1.968820 
                   INVX8 3.937630 
                 NAND2X1 0.499794 
                 NAND3X1 0.490658 
                  NOR2X1 0.499994 
                 OAI21X1 0.494927 
                 OAI22X1 0.485105 
                   OR2X1 0.496203 
                   OR2X2 0.966451 
                  TBUFX1 0.498495 
                  TBUFX2 0.997443 
                  XOR2X1 0.484395 
                  MUX2X1 0.488958 
                 XNOR2X1 0.484641 
                   LATCH 0.973513 
                   DFFSR 0.468113 
                 CLKBUF1 1.959280 
                 CLKBUF2 1.961950 
                 CLKBUF3 1.960850 
# Cells in .lib with max_fanout: 0 
SDC max_cap: N/A 
SDC max_tran: N/A 
SDC max_fanout: N/A 
Default Ext. Scale Factor: 1.000 
Detail Ext. Scale Factor: 1.000 

==============================
Floorplan/Placement Information
==============================
Total area of Standard cells: 29648.000 um^2 
Total area of Standard cells(Subtracting Physical Cells): 18016.000 um^2 
Total area of Macros: 0.000 um^2 
Total area of Blockages: 0.000 um^2 
Total area of Pad cells: 0.000 um^2 
Total area of Core: 29767.000 um^2 
Total area of Chip: 63775.000 um^2 
Effective Utilization: 1.0726e+00 
Number of Cell Rows: 17 
% Pure Gate Density #1 (Subtracting BLOCKAGES): 99.600% 
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 60.523% 
% Pure Gate Density #3 (Subtracting MACROS): 99.600% 
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 60.523% 
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 99.600% 
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES and Physical Cells): 60.523% 
% Core Density (Counting Std Cells and MACROs): 99.600% 
% Core Density #2(Subtracting Physical Cells): 60.523% 
% Chip Density (Counting Std Cells and MACROs and IOs): 46.488% 
% Chip Density #2(Subtracting Physical Cells): 28.249% 
# Macros within 5 sites of IO pad: No 
Macro halo defined?: No 

==============================
Wire Length Distribution
==============================
Total metal1 wire length: 1016.8000 um 
Total metal2 wire length: 5211.1500 um 
Total metal3 wire length: 4299.9000 um 
Total metal4 wire length: 1820.2000 um 
Total metal5 wire length: 381.4500 um 
Total metal6 wire length: 0.0000 um 
Total wire length: 12729.5000 um 
Average wire length/net: 37.6612 um 
Area of Power Net Distribution: 
    ------------------------------
    Area of Power Net Distribution
    ------------------------------
    Layer Name Area of Power Net Routable Area Percentage 
    metal1 1321.6500 29767.0000 4.4400% 
    metal2 0.0000 29767.0000 0.0000% 
    metal3 0.0000 29767.0000 0.0000% 
    metal4 0.0000 29767.0000 0.0000% 
    metal5 4895.0000 29767.0000 16.4444% 
    metal6 7200.0000 29767.0000 24.1879% 
