// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out__________________1_j_01_zz__1_zz_1_zzzz_zz_100_zz_1



                                                                                                                                                         endmodule
