<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>SQDECD (vector)</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">SQDECD (vector)</h2><p id="desc">Signed saturating decrement vector by multiple of 64-bit predicate constraint element count.
          <p></p><p><p class="aml">Determines the number of active 64-bit elements implied by the named predicate constraint, multiplies that by an immediate in the range 1 to 16 inclusive, and then uses the result to decrement all destination vector elements. The results are saturated to the 64-bit signed integer range. </p><p class="aml">The named predicate constraint limits the number of active elements in a single predicate to:</p><p class="aml">* A fixed number (VL1 to VL256)</p><p class="aml">* The largest power of two (POW2)</p><p class="aml">* The largest multiple of three or four (MUL3 or MUL4)</p><p class="aml">* All available, implicitly a multiple of two (ALL).</p><p class="aml">Unspecified or out of range constraint encodings generate an empty predicate or zero element count rather than Undefined Instruction exception.</p></p></p><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="5">pattern</td><td class="lr" colspan="5">Zdn</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">SVE</h4><p class="asm-code"><a id="sqdecd_z_zs_" name="sqdecd_z_zs_"></a>SQDECD  <a href="#zdn" title="Source and destination scalable vector register (field &quot;Zdn&quot;)">&lt;Zdn></a>.D{, <a href="#pattern" title="Optional pattern specifier, default ALL (field &quot;pattern&quot;) [#uimm5,ALL,MUL3,MUL4,POW2,VL1,VL2,VL3,VL4,VL5,VL6,VL7,VL8,VL16,VL32,VL64,VL128,VL256]">&lt;pattern></a>{, MUL #<a href="#imm" title="Immediate multiplier [1-16], default 1 (field &quot;imm4&quot;)">&lt;imm></a>}}</p></div><p class="pseudocode">if !HaveSVE() then UNDEFINED;
integer esize = 64;
integer dn = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Zdn);
bits(5) pat = pattern;
integer imm = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imm4) + 1;
boolean unsigned = FALSE;</p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zdn></td><td><a id="zdn" name="zdn"></a><p class="aml">Is the name of the source and destination scalable vector register, encoded in the "Zdn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;pattern></td><td><a id="pattern" name="pattern"></a>
        Is the optional pattern specifier, defaulting to ALL, 
    encoded in 
    <q>pattern</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">pattern</th><th class="symbol">&lt;pattern></th></tr></thead><tbody><tr><td class="bitfield">00000</td><td class="symbol">POW2</td></tr><tr><td class="bitfield">00001</td><td class="symbol">VL1</td></tr><tr><td class="bitfield">00010</td><td class="symbol">VL2</td></tr><tr><td class="bitfield">00011</td><td class="symbol">VL3</td></tr><tr><td class="bitfield">00100</td><td class="symbol">VL4</td></tr><tr><td class="bitfield">00101</td><td class="symbol">VL5</td></tr><tr><td class="bitfield">00110</td><td class="symbol">VL6</td></tr><tr><td class="bitfield">00111</td><td class="symbol">VL7</td></tr><tr><td class="bitfield">01000</td><td class="symbol">VL8</td></tr><tr><td class="bitfield">01001</td><td class="symbol">VL16</td></tr><tr><td class="bitfield">01010</td><td class="symbol">VL32</td></tr><tr><td class="bitfield">01011</td><td class="symbol">VL64</td></tr><tr><td class="bitfield">01100</td><td class="symbol">VL128</td></tr><tr><td class="bitfield">01101</td><td class="symbol">VL256</td></tr><tr><td class="bitfield">0111x</td><td class="symbol">#uimm5</td></tr><tr><td class="bitfield">101x1</td><td class="symbol">#uimm5</td></tr><tr><td class="bitfield">10110</td><td class="symbol">#uimm5</td></tr><tr><td class="bitfield">1x0x1</td><td class="symbol">#uimm5</td></tr><tr><td class="bitfield">1x010</td><td class="symbol">#uimm5</td></tr><tr><td class="bitfield">1xx00</td><td class="symbol">#uimm5</td></tr><tr><td class="bitfield">11101</td><td class="symbol">MUL4</td></tr><tr><td class="bitfield">11110</td><td class="symbol">MUL3</td></tr><tr><td class="bitfield">11111</td><td class="symbol">ALL</td></tr></tbody></table></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm></td><td><a id="imm" name="imm"></a><p class="aml">Is the immediate multiplier, in the range 1 to 16, defaulting to 1, encoded in the "imm4" field.</p></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode">CheckSVEEnabled();
integer elements = VL DIV esize;
integer count = DecodePredCount(pat, esize);
bits(VL) operand1 = Z[dn];
bits(VL) result;

for e = 0 to elements-1
    integer element1 = <a href="shared_pseudocode.html#impl-shared.Int.2" title="function: integer Int(bits(N) x, boolean unsigned)">Int</a>(<a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand1, e, esize], unsigned);
    (<a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[result, e, esize], -) = <a href="shared_pseudocode.html#impl-shared.SatQ.3" title="function: (bits(N), boolean) SatQ(integer i, integer N, boolean unsigned)">SatQ</a>(element1 - (count * imm), esize, unsigned);

Z[dn] = result;</p></div><h3>Operational information</h3><p class="aml">
          This instruction might be immediately preceded in program order by a <span class="asm-code">MOVPRFX</span> <ins>instruction.</ins><del>instruction</del> <ins>The</ins><del>that conforms to all of the following requirements, otherwise the behavior of either or both instructions is</del> <span class="asm-code"><ins>MOVPRFX</ins><del>unpredictable</del></span> <ins>instruction must conform to all of the following requirements, otherwise the behavior of the</ins><del>:</del> <ul><li><del>The </del><span class="asm-code"><del>MOVPRFX</del></span><del> instruction must specify the same destination register as this instruction.</del></li><li><del>The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.</del></li></ul><del>
          The </del><span class="asm-code">MOVPRFX</span><ins> and this instruction is </ins><span class="arm-defined-word"><ins>unpredictable</ins></span><del>instructions that can be used with this instruction are as follows</del>:
        </p><ul><li><ins>The</ins><del>An unpredicated</del> <span class="asm-code">MOVPRFX</span> <ins>instruction must be unpredicated.</ins><del>instruction.</del></li><li><ins>The </ins><span class="asm-code"><ins>MOVPRFX</ins></span><ins> instruction must specify the same destination register as this instruction.</ins></li><li><ins>The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.</ins></li></ul><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa <ins>v31.05b</ins><del>v31.04</del>, AdvSIMD v29.02, pseudocode <ins>v2019-12_rc3_1</ins><del>v2019-09_rc2_1</del>, sve <ins>v2019-12_rc3</ins><del>v2019-09_rc3</del>
      ; Build timestamp: <ins>2019-12-13T14</ins><del>2019-09-27T17</del>:<ins>50</ins><del>32</del>
    </p><p class="copyconf">
      Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>