#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Mon Jun  7 17:00:24 2021
# Process ID: 1429513
# Current directory: /home/engin
# Command line: vivado
# Log file: /home/engin/vivado.log
# Journal file: /home/engin/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/engin/ddr3test/ddr3test.xpr
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/engin/ddr3test/ddr3test.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name audioclocks
set_property -dict [list CONFIG.Component_Name {audioclocks} CONFIG.CLK_OUT1_PORT {out_mclk} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {11.2896} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKFBOUT_MULT_F {31.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {93.375} CONFIG.CLKOUT1_JITTER {299.507} CONFIG.CLKOUT1_PHASE_ERROR {189.550}] [get_ips audioclocks]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'audioclocks' to 'audioclocks' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/engin/ddr3test/ddr3test.srcs/sources_1/ip/audioclocks/audioclocks.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'audioclocks'...
generate_target all [get_files  /home/engin/ddr3test/ddr3test.srcs/sources_1/ip/audioclocks/audioclocks.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audioclocks'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'audioclocks'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'audioclocks'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'audioclocks'...
catch { config_ip_cache -export [get_ips -all audioclocks] }
export_ip_user_files -of_objects [get_files /home/engin/ddr3test/ddr3test.srcs/sources_1/ip/audioclocks/audioclocks.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/engin/ddr3test/ddr3test.srcs/sources_1/ip/audioclocks/audioclocks.xci]
launch_runs audioclocks_synth_1 -jobs 16
[Mon Jun  7 17:11:25 2021] Launched audioclocks_synth_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/audioclocks_synth_1/runme.log
export_simulation -of_objects [get_files /home/engin/ddr3test/ddr3test.srcs/sources_1/ip/audioclocks/audioclocks.xci] -directory /home/engin/ddr3test/ddr3test.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/ddr3test/ddr3test.ip_user_files -ipstatic_source_dir /home/engin/ddr3test/ddr3test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/ddr3test/ddr3test.cache/compile_simlib/modelsim} {questa=/home/engin/ddr3test/ddr3test.cache/compile_simlib/questa} {ies=/home/engin/ddr3test/ddr3test.cache/compile_simlib/ies} {xcelium=/home/engin/ddr3test/ddr3test.cache/compile_simlib/xcelium} {vcs=/home/engin/ddr3test/ddr3test.cache/compile_simlib/vcs} {riviera=/home/engin/ddr3test/ddr3test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  7 17:23:48 2021] Launched synth_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/synth_1/runme.log
[Mon Jun  7 17:23:48 2021] Launched impl_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/impl_1/runme.log
set_property -dict [list CONFIG.JITTER_SEL {No_Jitter} CONFIG.PRIM_SOURCE {Global_buffer} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {31.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {93.375} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {299.507} CONFIG.CLKOUT1_PHASE_ERROR {189.550}] [get_ips audioclocks]
generate_target all [get_files  /home/engin/ddr3test/ddr3test.srcs/sources_1/ip/audioclocks/audioclocks.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'audioclocks'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audioclocks'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'audioclocks'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'audioclocks'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'audioclocks'...
catch { config_ip_cache -export [get_ips -all audioclocks] }
export_ip_user_files -of_objects [get_files /home/engin/ddr3test/ddr3test.srcs/sources_1/ip/audioclocks/audioclocks.xci] -no_script -sync -force -quiet
reset_run audioclocks_synth_1
launch_runs audioclocks_synth_1 -jobs 16
[Mon Jun  7 17:24:59 2021] Launched audioclocks_synth_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/audioclocks_synth_1/runme.log
export_simulation -of_objects [get_files /home/engin/ddr3test/ddr3test.srcs/sources_1/ip/audioclocks/audioclocks.xci] -directory /home/engin/ddr3test/ddr3test.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/ddr3test/ddr3test.ip_user_files -ipstatic_source_dir /home/engin/ddr3test/ddr3test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/ddr3test/ddr3test.cache/compile_simlib/modelsim} {questa=/home/engin/ddr3test/ddr3test.cache/compile_simlib/questa} {ies=/home/engin/ddr3test/ddr3test.cache/compile_simlib/ies} {xcelium=/home/engin/ddr3test/ddr3test.cache/compile_simlib/xcelium} {vcs=/home/engin/ddr3test/ddr3test.cache/compile_simlib/vcs} {riviera=/home/engin/ddr3test/ddr3test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  7 17:25:16 2021] Launched audioclocks_synth_1, synth_1...
Run output will be captured here:
audioclocks_synth_1: /home/engin/ddr3test/ddr3test.runs/audioclocks_synth_1/runme.log
synth_1: /home/engin/ddr3test/ddr3test.runs/synth_1/runme.log
[Mon Jun  7 17:25:16 2021] Launched impl_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/ddr3test/ddr3test.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/ddr3test/ddr3test.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  7 17:30:18 2021] Launched synth_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/synth_1/runme.log
[Mon Jun  7 17:30:18 2021] Launched impl_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/ddr3test/ddr3test.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close [ open /home/engin/ddr3test/ddr3test.srcs/sources_1/new/axis_i2s2.v w ]
add_files /home/engin/ddr3test/ddr3test.srcs/sources_1/new/axis_i2s2.v
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {22.59001} CONFIG.MMCM_DIVCLK_DIVIDE {6} CONFIG.MMCM_CLKFBOUT_MULT_F {48.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {35.875} CONFIG.CLKOUT1_JITTER {420.831} CONFIG.CLKOUT1_PHASE_ERROR {380.190}] [get_ips audioclocks]
generate_target all [get_files  /home/engin/ddr3test/ddr3test.srcs/sources_1/ip/audioclocks/audioclocks.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'audioclocks'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audioclocks'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'audioclocks'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'audioclocks'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'audioclocks'...
catch { config_ip_cache -export [get_ips -all audioclocks] }
export_ip_user_files -of_objects [get_files /home/engin/ddr3test/ddr3test.srcs/sources_1/ip/audioclocks/audioclocks.xci] -no_script -sync -force -quiet
reset_run audioclocks_synth_1
launch_runs audioclocks_synth_1 -jobs 16
[Mon Jun  7 17:36:08 2021] Launched audioclocks_synth_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/audioclocks_synth_1/runme.log
export_simulation -of_objects [get_files /home/engin/ddr3test/ddr3test.srcs/sources_1/ip/audioclocks/audioclocks.xci] -directory /home/engin/ddr3test/ddr3test.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/ddr3test/ddr3test.ip_user_files -ipstatic_source_dir /home/engin/ddr3test/ddr3test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/ddr3test/ddr3test.cache/compile_simlib/modelsim} {questa=/home/engin/ddr3test/ddr3test.cache/compile_simlib/questa} {ies=/home/engin/ddr3test/ddr3test.cache/compile_simlib/ies} {xcelium=/home/engin/ddr3test/ddr3test.cache/compile_simlib/xcelium} {vcs=/home/engin/ddr3test/ddr3test.cache/compile_simlib/vcs} {riviera=/home/engin/ddr3test/ddr3test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  7 17:45:18 2021] Launched synth_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/synth_1/runme.log
[Mon Jun  7 17:45:18 2021] Launched impl_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/ddr3test/ddr3test.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/ddr3test/ddr3test.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  7 17:56:00 2021] Launched synth_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/synth_1/runme.log
[Mon Jun  7 17:56:00 2021] Launched impl_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/ddr3test/ddr3test.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/ddr3test/ddr3test.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  7 17:59:20 2021] Launched synth_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/synth_1/runme.log
[Mon Jun  7 17:59:20 2021] Launched impl_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/ddr3test/ddr3test.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  7 18:02:08 2021] Launched synth_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/synth_1/runme.log
[Mon Jun  7 18:02:08 2021] Launched impl_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/ddr3test/ddr3test.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  7 18:11:22 2021] Launched synth_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/synth_1/runme.log
[Mon Jun  7 18:11:22 2021] Launched impl_1...
Run output will be captured here: /home/engin/ddr3test/ddr3test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/ddr3test/ddr3test.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  7 18:40:09 2021...
