{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679457696319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679457696327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 12:01:36 2023 " "Processing started: Wed Mar 22 12:01:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679457696327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679457696327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fenpin -c fenpin " "Command: quartus_map --read_settings_files=on --write_settings_files=off fenpin -c fenpin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679457696327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679457697451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679457697451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin.v 1 1 " "Found 1 design units, including 1 entities, in source file fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin " "Found entity 1: fenpin" {  } { { "fenpin.v" "" { Text "C:/intelFPGA_lite/18.1/code/ch2/shuzi/fenpin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679457706731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679457706731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt4 " "Found entity 1: cnt4" {  } { { "cnt4.v" "" { Text "C:/intelFPGA_lite/18.1/code/ch2/shuzi/cnt4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679457706741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679457706741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decl7s.v 1 1 " "Found 1 design units, including 1 entities, in source file decl7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECL7s " "Found entity 1: DECL7s" {  } { { "DECL7s.v" "" { Text "C:/intelFPGA_lite/18.1/code/ch2/shuzi/DECL7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679457706751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679457706751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/code/ch2/shuzi/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679457706759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679457706759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679457706813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECL7s DECL7s:inst " "Elaborating entity \"DECL7s\" for hierarchy \"DECL7s:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/code/ch2/shuzi/Block1.bdf" { { 232 616 848 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679457706817 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 DECL7s.v(4) " "Net \"seg.data_a\" at DECL7s.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "DECL7s.v" "" { Text "C:/intelFPGA_lite/18.1/code/ch2/shuzi/DECL7s.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679457706818 "|DECL7s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 DECL7s.v(4) " "Net \"seg.waddr_a\" at DECL7s.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "DECL7s.v" "" { Text "C:/intelFPGA_lite/18.1/code/ch2/shuzi/DECL7s.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679457706818 "|DECL7s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 DECL7s.v(4) " "Net \"seg.we_a\" at DECL7s.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "DECL7s.v" "" { Text "C:/intelFPGA_lite/18.1/code/ch2/shuzi/DECL7s.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679457706818 "|DECL7s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt4 cnt4:inst1 " "Elaborating entity \"cnt4\" for hierarchy \"cnt4:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.1/code/ch2/shuzi/Block1.bdf" { { 232 408 544 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679457706821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt4.v(8) " "Verilog HDL assignment warning at cnt4.v(8): truncated value with size 32 to match size of target (4)" {  } { { "cnt4.v" "" { Text "C:/intelFPGA_lite/18.1/code/ch2/shuzi/cnt4.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679457706822 "|cnt4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin fenpin:inst2 " "Elaborating entity \"fenpin\" for hierarchy \"fenpin:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.1/code/ch2/shuzi/Block1.bdf" { { 232 144 288 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679457706825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fenpin.v(12) " "Verilog HDL assignment warning at fenpin.v(12): truncated value with size 32 to match size of target (24)" {  } { { "fenpin.v" "" { Text "C:/intelFPGA_lite/18.1/code/ch2/shuzi/fenpin.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679457706826 "|fenpin"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "DECL7s:inst\|seg " "RAM logic \"DECL7s:inst\|seg\" is uninferred because MIF is not supported for the selected family" {  } { { "DECL7s.v" "seg" { Text "C:/intelFPGA_lite/18.1/code/ch2/shuzi/DECL7s.v" 4 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1679457706997 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1679457706997 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_\[8\] GND " "Pin \"seg_\[8\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/code/ch2/shuzi/Block1.bdf" { { 256 880 1056 272 "seg_\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679457707184 "|Block1|seg_[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_\[7\] GND " "Pin \"seg_\[7\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/code/ch2/shuzi/Block1.bdf" { { 256 880 1056 272 "seg_\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679457707184 "|Block1|seg_[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679457707184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679457707236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679457707624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679457707624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679457707659 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679457707659 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679457707659 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679457707659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679457707672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 22 12:01:47 2023 " "Processing ended: Wed Mar 22 12:01:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679457707672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679457707672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679457707672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679457707672 ""}
