verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/shifter_1.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_lut_23.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/decoder_24.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/counter_25.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/compare_4.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/boolean_2.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/adder_3.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/tester_22.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/tester_19.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/tester_16.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/tester_13.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/tester_10.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_6.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/multi_seven_seg_7.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/basic_tester_9.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/basic_tester_8.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/basic_tester_21.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/basic_tester_20.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/basic_tester_18.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/basic_tester_17.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/basic_tester_15.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/basic_tester_14.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/basic_tester_12.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/basic_tester_11.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/alu_5.v"
verilog work "C:/Users/PC_01/Desktop/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
