# Cache-Design-Memory-Hierarchy-Design

## ⚠️ WARNING: DO NOT COPY OR REDISTRIBUTE THIS CODE

This code is part of an academic submission and is monitored by the university's plagiarism detection system. Unauthorized copying, sharing, or distributing this code will result in academic misconduct and violation of the university's code of conduct.

Any unauthorized use will be flagged by the plagiarism checker, potentially leading to disciplinary actions.

© 2024 Vaibhav Sharma.


---

## Project Overview

This project simulates a memory hierarchy design with configurable cache parameters, including L1 and L2 cache sizes, associativity, and a prefetcher. You can run the simulation with different configurations by following the steps below.

## Running the Code with Different Cache Configurations

### Step-by-Step Instructions

1. **Clean the project (optional but recommended)**:
   ```bash
   make clean

