###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       132397   # Number of WRITE/WRITEP commands
num_reads_done                 =       452995   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       359357   # Number of read row buffer hits
num_read_cmds                  =       452998   # Number of READ/READP commands
num_writes_done                =       132478   # Number of read requests issued
num_write_row_hits             =        97462   # Number of write row buffer hits
num_act_cmds                   =       129006   # Number of ACT commands
num_pre_cmds                   =       128978   # Number of PRE commands
num_ondemand_pres              =       107419   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9366993   # Cyles of rank active rank.0
rank_active_cycles.1           =      9056160   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       633007   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       943840   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       540485   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4902   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2125   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2749   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1082   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          870   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1490   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2382   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1598   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1624   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        26207   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           15   # Write cmd latency (cycles)
write_latency[20-39]           =          416   # Write cmd latency (cycles)
write_latency[40-59]           =          761   # Write cmd latency (cycles)
write_latency[60-79]           =         1726   # Write cmd latency (cycles)
write_latency[80-99]           =         3545   # Write cmd latency (cycles)
write_latency[100-119]         =         5086   # Write cmd latency (cycles)
write_latency[120-139]         =         7127   # Write cmd latency (cycles)
write_latency[140-159]         =         7961   # Write cmd latency (cycles)
write_latency[160-179]         =         8588   # Write cmd latency (cycles)
write_latency[180-199]         =         8573   # Write cmd latency (cycles)
write_latency[200-]            =        88599   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       217141   # Read request latency (cycles)
read_latency[40-59]            =        63849   # Read request latency (cycles)
read_latency[60-79]            =        64782   # Read request latency (cycles)
read_latency[80-99]            =        20338   # Read request latency (cycles)
read_latency[100-119]          =        14946   # Read request latency (cycles)
read_latency[120-139]          =        12158   # Read request latency (cycles)
read_latency[140-159]          =         6771   # Read request latency (cycles)
read_latency[160-179]          =         5288   # Read request latency (cycles)
read_latency[180-199]          =         4447   # Read request latency (cycles)
read_latency[200-]             =        43274   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.60926e+08   # Write energy
read_energy                    =  1.82649e+09   # Read energy
act_energy                     =   3.5296e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.03843e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.53043e+08   # Precharge standby energy rank.1
act_stb_energy.0               =    5.845e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65104e+09   # Active standby energy rank.1
average_read_latency           =      88.3458   # Average read request latency (cycles)
average_interarrival           =      17.0789   # Average request interarrival latency (cycles)
total_energy                   =   1.5798e+10   # Total energy (pJ)
average_power                  =       1579.8   # Average power (mW)
average_bandwidth              =      4.99604   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       164668   # Number of WRITE/WRITEP commands
num_reads_done                 =       487786   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       382074   # Number of read row buffer hits
num_read_cmds                  =       487789   # Number of READ/READP commands
num_writes_done                =       164736   # Number of read requests issued
num_write_row_hits             =       120151   # Number of write row buffer hits
num_act_cmds                   =       150728   # Number of ACT commands
num_pre_cmds                   =       150698   # Number of PRE commands
num_ondemand_pres              =       127293   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9217857   # Cyles of rank active rank.0
rank_active_cycles.1           =      9170887   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       782143   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       829113   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       608355   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4204   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2226   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2614   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1009   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          889   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1502   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2407   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1568   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1711   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        26102   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          458   # Write cmd latency (cycles)
write_latency[40-59]           =          870   # Write cmd latency (cycles)
write_latency[60-79]           =         1881   # Write cmd latency (cycles)
write_latency[80-99]           =         4019   # Write cmd latency (cycles)
write_latency[100-119]         =         5859   # Write cmd latency (cycles)
write_latency[120-139]         =         8605   # Write cmd latency (cycles)
write_latency[140-159]         =        10144   # Write cmd latency (cycles)
write_latency[160-179]         =        10588   # Write cmd latency (cycles)
write_latency[180-199]         =        10956   # Write cmd latency (cycles)
write_latency[200-]            =       111278   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       209407   # Read request latency (cycles)
read_latency[40-59]            =        72741   # Read request latency (cycles)
read_latency[60-79]            =        75504   # Read request latency (cycles)
read_latency[80-99]            =        24365   # Read request latency (cycles)
read_latency[100-119]          =        17354   # Read request latency (cycles)
read_latency[120-139]          =        14109   # Read request latency (cycles)
read_latency[140-159]          =         7691   # Read request latency (cycles)
read_latency[160-179]          =         6226   # Read request latency (cycles)
read_latency[180-199]          =         4922   # Read request latency (cycles)
read_latency[200-]             =        55466   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.22023e+08   # Write energy
read_energy                    =  1.96677e+09   # Read energy
act_energy                     =  4.12392e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.75429e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.97974e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75194e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72263e+09   # Active standby energy rank.1
average_read_latency           =       101.79   # Average read request latency (cycles)
average_interarrival           =      15.3235   # Average request interarrival latency (cycles)
total_energy                   =  1.61538e+10   # Total energy (pJ)
average_power                  =      1615.38   # Average power (mW)
average_bandwidth              =      5.56819   # Average bandwidth
