#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri May  7 17:06:23 2021
# Process ID: 3684
# Current directory: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5992 C:\Users\Ying\Desktop\HDL_projects\RightRotate_FPGA\RightRotate_FPGA.xpr
# Log file: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/vivado.log
# Journal file: C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RightRotate_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property used_in_simulation false [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv]
set_property used_in_synthesis false [get_files  {{C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc}}]
set_property used_in_simulation false [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
set_property used_in_implementation false [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
set_property used_in_synthesis false [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
update_compile_order -fileset sources_1
set_property used_in_simulation true [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
set_property used_in_synthesis true [get_files  {{C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc}}]
set_property used_in_synthesis false [get_files  {{C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc}}]
set_property used_in_implementation true [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
set_property used_in_synthesis true [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
set_property used_in_simulation false [get_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
set_property USED_IN_SYNTHESIS 1 [get_files {{C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/constrs_1/imports/HDL projects/Nexys4DDR_Master.xdc}}]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_project
open_project C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -before C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reorder_files -before C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv
add_files -norecurse {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv}
add_files -norecurse -scan_for_includes {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/Hex2LED.sv C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/new/RightRotate_top.sv}
reset_run synth_1
synth_design -rtl -name rtl_1
refresh_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
create_bd_design "design_1"
export_ip_user_files -of_objects  [get_files C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/bd/design_1/design_1.bd
file delete -force C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.srcs/sources_1/bd/design_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
refresh_design
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_design rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {SSEG_AN[5]}]]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_design impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_design rtl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_design impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_design rtl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
current_design impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Ying/Desktop/HDL_projects/RightRotate_FPGA/RightRotate_FPGA.runs/impl_1/RightRotate_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
