{"vcs1":{"timestamp_begin":1696223243.549312368, "rt":19.29, "ut":17.37, "st":0.75}}
{"vcselab":{"timestamp_begin":1696223262.935736360, "rt":1.73, "ut":0.44, "st":0.20}}
{"link":{"timestamp_begin":1696223264.738071135, "rt":0.50, "ut":0.27, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696223242.723914019}
{"VCS_COMP_START_TIME": 1696223242.723914019}
{"VCS_COMP_END_TIME": 1696223265.421933226}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390396}}
{"stitch_vcselab": {"peak_mem": 227836}}
