Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/bowang1308/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/bowang1308/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/bowang1308/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/34-openroad-cts/SPI_Master_With_Multi_CS.odb'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock i_Clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0046] Found 30 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint
---------------------------------------------------------------------------
        0 |       0 |       0 |            0 |  -0.005 |  -0.005 | _276_/D
    final |       0 |      32 |            0 |   0.101 |   0.000 | _265_/D
---------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 32 hold buffers.
Placement Analysis
---------------------------------
total displacement        385.9 u
average displacement        1.0 u
max displacement           20.9 u
original HPWL            3580.7 u
legalized HPWL           4117.8 u
delta HPWL                   15 %

[INFO DPL-0020] Mirrored 101 instances
[INFO DPL-0021] HPWL before            4117.8 u
[INFO DPL-0022] HPWL after             3935.6 u
[INFO DPL-0023] HPWL delta               -4.4 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                50     187.68
  Tap cell                                 67      83.83
  Clock buffer                              7     146.39
  Timing Repair Buffer                     75     531.76
  Inverter                                  9      33.78
  Clock inverter                            1      30.03
  Sequential cell                          49    1233.68
  Multi-Input combinational cell          110     902.12
  Total                                   368    3149.27
Writing OpenROAD database to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/36-openroad-resizertimingpostcts/SPI_Master_With_Multi_CS.odb'…
Writing netlist to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/36-openroad-resizertimingpostcts/SPI_Master_With_Multi_CS.nl.v'…
Writing powered netlist to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/36-openroad-resizertimingpostcts/SPI_Master_With_Multi_CS.pnl.v'…
Writing layout to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/36-openroad-resizertimingpostcts/SPI_Master_With_Multi_CS.def'…
Writing timing constraints to '/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/36-openroad-resizertimingpostcts/SPI_Master_With_Multi_CS.sdc'…
