0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sim_1/imports/Lab_SD2019_2_asgn/tb_Top_FFT.v,1574366037,verilog,,,,tb_Top_FFT,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/BF.v,1574300141,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Counter.v,,BF,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Counter.v,1574345599,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/MULT.v,,Counter,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/MULT.v,1574410417,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Shift_Reg.v,,MULT,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Reorderer.v,1574411568,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Shift_Reg.v,,Reorderer,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Shift_Reg.v,1574300141,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Stage.v,,Shift_Reg,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Stage.v,1574380979,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Stage6.v,,Stage,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Stage6.v,1574387290,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Top_FFT.v,,Stage6,,,,,,,,
C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Top_FFT.v,1574412815,verilog,,C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sim_1/imports/Lab_SD2019_2_asgn/tb_Top_FFT.v,,Top_FFT,,,,,,,,
