lib_name: bag2_digital
cell_name: latch_DICE_tgate
pins: [ "D", "CLK", "Q", "Qb", "VDD", "VSS" ]
instances:
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  XINV_CLK:
    lib_name: bag2_digital
    cell_name: inv
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "CLKb"
        num_bits: 1
      in:
        direction: input
        net_name: "CLK"
        num_bits: 1
  X14:
    lib_name: bag2_digital
    cell_name: latch_DICE_tgate_sel
    instpins:
      CLKb:
        direction: input
        net_name: "CLKb"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      Q:
        direction: output
        net_name: "Q"
        num_bits: 1
      Qb:
        direction: output
        net_name: "Qb"
        num_bits: 1
      CLK:
        direction: input
        net_name: "CLK"
        num_bits: 1
      D:
        direction: input
        net_name: "D"
        num_bits: 1
