

================================================================
== Vitis HLS Report for 'array_io'
================================================================
* Date:           Fri Mar 25 03:11:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        array_io_prj
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.21>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 2 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_0"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_1"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_2"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_3"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_4, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_4"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_5, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_5"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_6, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_6"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_7, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_7"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_8, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_8"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_9, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_9"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_10, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_10"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_11, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_11"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_12, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_12"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_13, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_13"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_14, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_14"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_15, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_15"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_16, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_16"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_17, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_17"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_18, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_18"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_19, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_19"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_20, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_20"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_21, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_21"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_22, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_22"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_23, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_23"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_24, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_24"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_25, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_25"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_26, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_26"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_27, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_27"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_28, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_28"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_29, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_29"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_30, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_30"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_31, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_31"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_0"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_0, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_1"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_1, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_2"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_2, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_3"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_3, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_4"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_4, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_5"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_5, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_6"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_6, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_7"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_7, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_8"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_8, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_9"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_9, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_10"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_10, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_11"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_11, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_12"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_12, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_13"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_13, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_14"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_14, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_15"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_15, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_16"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_16, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_17"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_17, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_18"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_18, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_19"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_19, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_20"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_20, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_21"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_21, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_22"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_22, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_23"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_23, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_24"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_24, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_25"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_25, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_26"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_26, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_27"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_27, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_28"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_28, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_29"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_29, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_30"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_30, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_31"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_31, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%acc_0_load = load i32 %acc_0" [array_io.c:67]   --->   Operation 131 'load' 'acc_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%d_i_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_0" [array_io.c:67]   --->   Operation 132 'read' 'd_i_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i16 %d_i_0_read" [array_io.c:67]   --->   Operation 133 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %acc_0_load" [array_io.c:67]   --->   Operation 134 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.12ns)   --->   "%add_ln69 = add i16 %d_i_0_read, i16 %trunc_ln67" [array_io.c:69]   --->   Operation 135 'add' 'add_ln69' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_0, i16 %add_ln69" [array_io.c:69]   --->   Operation 136 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%acc_1_load = load i32 %acc_1" [array_io.c:67]   --->   Operation 137 'load' 'acc_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%d_i_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_1" [array_io.c:67]   --->   Operation 138 'read' 'd_i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i16 %d_i_1_read" [array_io.c:67]   --->   Operation 139 'sext' 'sext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i32 %acc_1_load" [array_io.c:67]   --->   Operation 140 'trunc' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.12ns)   --->   "%add_ln69_1 = add i16 %d_i_1_read, i16 %trunc_ln67_1" [array_io.c:69]   --->   Operation 141 'add' 'add_ln69_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_1, i16 %add_ln69_1" [array_io.c:69]   --->   Operation 142 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%acc_2_load = load i32 %acc_2" [array_io.c:67]   --->   Operation 143 'load' 'acc_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%d_i_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_2" [array_io.c:67]   --->   Operation 144 'read' 'd_i_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i16 %d_i_2_read" [array_io.c:67]   --->   Operation 145 'sext' 'sext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = trunc i32 %acc_2_load" [array_io.c:67]   --->   Operation 146 'trunc' 'trunc_ln67_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.12ns)   --->   "%add_ln69_2 = add i16 %d_i_2_read, i16 %trunc_ln67_2" [array_io.c:69]   --->   Operation 147 'add' 'add_ln69_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_2, i16 %add_ln69_2" [array_io.c:69]   --->   Operation 148 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%acc_3_load = load i32 %acc_3" [array_io.c:67]   --->   Operation 149 'load' 'acc_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%d_i_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_3" [array_io.c:67]   --->   Operation 150 'read' 'd_i_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln67_3 = sext i16 %d_i_3_read" [array_io.c:67]   --->   Operation 151 'sext' 'sext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = trunc i32 %acc_3_load" [array_io.c:67]   --->   Operation 152 'trunc' 'trunc_ln67_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.12ns)   --->   "%add_ln69_3 = add i16 %d_i_3_read, i16 %trunc_ln67_3" [array_io.c:69]   --->   Operation 153 'add' 'add_ln69_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_3, i16 %add_ln69_3" [array_io.c:69]   --->   Operation 154 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%acc_4_load = load i32 %acc_4" [array_io.c:67]   --->   Operation 155 'load' 'acc_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%d_i_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_4" [array_io.c:67]   --->   Operation 156 'read' 'd_i_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln67_4 = sext i16 %d_i_4_read" [array_io.c:67]   --->   Operation 157 'sext' 'sext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln67_4 = trunc i32 %acc_4_load" [array_io.c:67]   --->   Operation 158 'trunc' 'trunc_ln67_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.12ns)   --->   "%add_ln69_4 = add i16 %d_i_4_read, i16 %trunc_ln67_4" [array_io.c:69]   --->   Operation 159 'add' 'add_ln69_4' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_4, i16 %add_ln69_4" [array_io.c:69]   --->   Operation 160 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%acc_5_load = load i32 %acc_5" [array_io.c:67]   --->   Operation 161 'load' 'acc_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%d_i_5_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_5" [array_io.c:67]   --->   Operation 162 'read' 'd_i_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln67_5 = sext i16 %d_i_5_read" [array_io.c:67]   --->   Operation 163 'sext' 'sext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln67_5 = trunc i32 %acc_5_load" [array_io.c:67]   --->   Operation 164 'trunc' 'trunc_ln67_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.12ns)   --->   "%add_ln69_5 = add i16 %d_i_5_read, i16 %trunc_ln67_5" [array_io.c:69]   --->   Operation 165 'add' 'add_ln69_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_5, i16 %add_ln69_5" [array_io.c:69]   --->   Operation 166 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%acc_6_load = load i32 %acc_6" [array_io.c:67]   --->   Operation 167 'load' 'acc_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%d_i_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_6" [array_io.c:67]   --->   Operation 168 'read' 'd_i_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln67_6 = sext i16 %d_i_6_read" [array_io.c:67]   --->   Operation 169 'sext' 'sext_ln67_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln67_6 = trunc i32 %acc_6_load" [array_io.c:67]   --->   Operation 170 'trunc' 'trunc_ln67_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (1.12ns)   --->   "%add_ln69_6 = add i16 %d_i_6_read, i16 %trunc_ln67_6" [array_io.c:69]   --->   Operation 171 'add' 'add_ln69_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_6, i16 %add_ln69_6" [array_io.c:69]   --->   Operation 172 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%acc_7_load = load i32 %acc_7" [array_io.c:67]   --->   Operation 173 'load' 'acc_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%d_i_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_7" [array_io.c:67]   --->   Operation 174 'read' 'd_i_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln67_7 = sext i16 %d_i_7_read" [array_io.c:67]   --->   Operation 175 'sext' 'sext_ln67_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln67_7 = trunc i32 %acc_7_load" [array_io.c:67]   --->   Operation 176 'trunc' 'trunc_ln67_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (1.12ns)   --->   "%add_ln69_7 = add i16 %d_i_7_read, i16 %trunc_ln67_7" [array_io.c:69]   --->   Operation 177 'add' 'add_ln69_7' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_7, i16 %add_ln69_7" [array_io.c:69]   --->   Operation 178 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%d_i_8_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_8" [array_io.c:67]   --->   Operation 179 'read' 'd_i_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i16 %d_i_8_read" [array_io.c:69]   --->   Operation 180 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (1.12ns)   --->   "%add_ln69_8 = add i16 %d_i_8_read, i16 %add_ln69" [array_io.c:69]   --->   Operation 181 'add' 'add_ln69_8' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_8, i16 %add_ln69_8" [array_io.c:69]   --->   Operation 182 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%d_i_9_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_9" [array_io.c:67]   --->   Operation 183 'read' 'd_i_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i16 %d_i_9_read" [array_io.c:69]   --->   Operation 184 'sext' 'sext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (1.12ns)   --->   "%add_ln69_9 = add i16 %d_i_9_read, i16 %add_ln69_1" [array_io.c:69]   --->   Operation 185 'add' 'add_ln69_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_9, i16 %add_ln69_9" [array_io.c:69]   --->   Operation 186 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%d_i_10_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_10" [array_io.c:67]   --->   Operation 187 'read' 'd_i_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln69_2 = sext i16 %d_i_10_read" [array_io.c:69]   --->   Operation 188 'sext' 'sext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.12ns)   --->   "%add_ln69_10 = add i16 %d_i_10_read, i16 %add_ln69_2" [array_io.c:69]   --->   Operation 189 'add' 'add_ln69_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_10, i16 %add_ln69_10" [array_io.c:69]   --->   Operation 190 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%d_i_11_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_11" [array_io.c:67]   --->   Operation 191 'read' 'd_i_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln69_3 = sext i16 %d_i_11_read" [array_io.c:69]   --->   Operation 192 'sext' 'sext_ln69_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (1.12ns)   --->   "%add_ln69_11 = add i16 %d_i_11_read, i16 %add_ln69_3" [array_io.c:69]   --->   Operation 193 'add' 'add_ln69_11' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_11, i16 %add_ln69_11" [array_io.c:69]   --->   Operation 194 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%d_i_12_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_12" [array_io.c:67]   --->   Operation 195 'read' 'd_i_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln69_4 = sext i16 %d_i_12_read" [array_io.c:69]   --->   Operation 196 'sext' 'sext_ln69_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.12ns)   --->   "%add_ln69_12 = add i16 %d_i_12_read, i16 %add_ln69_4" [array_io.c:69]   --->   Operation 197 'add' 'add_ln69_12' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_12, i16 %add_ln69_12" [array_io.c:69]   --->   Operation 198 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%d_i_13_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_13" [array_io.c:67]   --->   Operation 199 'read' 'd_i_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln69_5 = sext i16 %d_i_13_read" [array_io.c:69]   --->   Operation 200 'sext' 'sext_ln69_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (1.12ns)   --->   "%add_ln69_13 = add i16 %d_i_13_read, i16 %add_ln69_5" [array_io.c:69]   --->   Operation 201 'add' 'add_ln69_13' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_13, i16 %add_ln69_13" [array_io.c:69]   --->   Operation 202 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%d_i_14_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_14" [array_io.c:67]   --->   Operation 203 'read' 'd_i_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln69_6 = sext i16 %d_i_14_read" [array_io.c:69]   --->   Operation 204 'sext' 'sext_ln69_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (1.12ns)   --->   "%add_ln69_14 = add i16 %d_i_14_read, i16 %add_ln69_6" [array_io.c:69]   --->   Operation 205 'add' 'add_ln69_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_14, i16 %add_ln69_14" [array_io.c:69]   --->   Operation 206 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%d_i_15_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_15" [array_io.c:67]   --->   Operation 207 'read' 'd_i_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln69_7 = sext i16 %d_i_15_read" [array_io.c:69]   --->   Operation 208 'sext' 'sext_ln69_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (1.12ns)   --->   "%add_ln69_15 = add i16 %d_i_15_read, i16 %add_ln69_7" [array_io.c:69]   --->   Operation 209 'add' 'add_ln69_15' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_15, i16 %add_ln69_15" [array_io.c:69]   --->   Operation 210 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%d_i_16_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_16" [array_io.c:67]   --->   Operation 211 'read' 'd_i_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln69_8 = sext i16 %d_i_16_read" [array_io.c:69]   --->   Operation 212 'sext' 'sext_ln69_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (1.12ns)   --->   "%add_ln69_16 = add i16 %d_i_16_read, i16 %add_ln69_8" [array_io.c:69]   --->   Operation 213 'add' 'add_ln69_16' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_16, i16 %add_ln69_16" [array_io.c:69]   --->   Operation 214 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%d_i_17_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_17" [array_io.c:67]   --->   Operation 215 'read' 'd_i_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln69_9 = sext i16 %d_i_17_read" [array_io.c:69]   --->   Operation 216 'sext' 'sext_ln69_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (1.12ns)   --->   "%add_ln69_17 = add i16 %d_i_17_read, i16 %add_ln69_9" [array_io.c:69]   --->   Operation 217 'add' 'add_ln69_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_17, i16 %add_ln69_17" [array_io.c:69]   --->   Operation 218 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%d_i_18_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_18" [array_io.c:67]   --->   Operation 219 'read' 'd_i_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln69_10 = sext i16 %d_i_18_read" [array_io.c:69]   --->   Operation 220 'sext' 'sext_ln69_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (1.12ns)   --->   "%add_ln69_18 = add i16 %d_i_18_read, i16 %add_ln69_10" [array_io.c:69]   --->   Operation 221 'add' 'add_ln69_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_18, i16 %add_ln69_18" [array_io.c:69]   --->   Operation 222 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%d_i_19_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_19" [array_io.c:67]   --->   Operation 223 'read' 'd_i_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln69_11 = sext i16 %d_i_19_read" [array_io.c:69]   --->   Operation 224 'sext' 'sext_ln69_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (1.12ns)   --->   "%add_ln69_19 = add i16 %d_i_19_read, i16 %add_ln69_11" [array_io.c:69]   --->   Operation 225 'add' 'add_ln69_19' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_19, i16 %add_ln69_19" [array_io.c:69]   --->   Operation 226 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%d_i_20_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_20" [array_io.c:67]   --->   Operation 227 'read' 'd_i_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln69_12 = sext i16 %d_i_20_read" [array_io.c:69]   --->   Operation 228 'sext' 'sext_ln69_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (1.12ns)   --->   "%add_ln69_20 = add i16 %d_i_20_read, i16 %add_ln69_12" [array_io.c:69]   --->   Operation 229 'add' 'add_ln69_20' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_20, i16 %add_ln69_20" [array_io.c:69]   --->   Operation 230 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%d_i_21_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_21" [array_io.c:67]   --->   Operation 231 'read' 'd_i_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln69_13 = sext i16 %d_i_21_read" [array_io.c:69]   --->   Operation 232 'sext' 'sext_ln69_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (1.12ns)   --->   "%add_ln69_21 = add i16 %d_i_21_read, i16 %add_ln69_13" [array_io.c:69]   --->   Operation 233 'add' 'add_ln69_21' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_21, i16 %add_ln69_21" [array_io.c:69]   --->   Operation 234 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%d_i_22_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_22" [array_io.c:67]   --->   Operation 235 'read' 'd_i_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln69_14 = sext i16 %d_i_22_read" [array_io.c:69]   --->   Operation 236 'sext' 'sext_ln69_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (1.12ns)   --->   "%add_ln69_22 = add i16 %d_i_22_read, i16 %add_ln69_14" [array_io.c:69]   --->   Operation 237 'add' 'add_ln69_22' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_22, i16 %add_ln69_22" [array_io.c:69]   --->   Operation 238 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%d_i_23_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_23" [array_io.c:67]   --->   Operation 239 'read' 'd_i_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln69_15 = sext i16 %d_i_23_read" [array_io.c:69]   --->   Operation 240 'sext' 'sext_ln69_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.12ns)   --->   "%add_ln69_23 = add i16 %d_i_23_read, i16 %add_ln69_15" [array_io.c:69]   --->   Operation 241 'add' 'add_ln69_23' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_23, i16 %add_ln69_23" [array_io.c:69]   --->   Operation 242 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%d_i_24_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_24" [array_io.c:67]   --->   Operation 243 'read' 'd_i_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln67_8 = sext i16 %d_i_24_read" [array_io.c:67]   --->   Operation 244 'sext' 'sext_ln67_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67 = add i32 %acc_0_load, i32 %sext_ln67" [array_io.c:67]   --->   Operation 245 'add' 'add_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 246 [1/1] (1.12ns)   --->   "%add_ln67_1 = add i17 %sext_ln69_8, i17 %sext_ln67_8" [array_io.c:67]   --->   Operation 246 'add' 'add_ln67_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln67_9 = sext i17 %add_ln67_1" [array_io.c:67]   --->   Operation 247 'sext' 'sext_ln67_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (1.12ns)   --->   "%add_ln67_2 = add i18 %sext_ln67_9, i18 %sext_ln69" [array_io.c:67]   --->   Operation 248 'add' 'add_ln67_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln67_10 = sext i18 %add_ln67_2" [array_io.c:67]   --->   Operation 249 'sext' 'sext_ln67_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp = add i32 %sext_ln67_10, i32 %add_ln67" [array_io.c:67]   --->   Operation 250 'add' 'temp' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp, i32 %acc_0" [array_io.c:68]   --->   Operation 251 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (1.12ns)   --->   "%add_ln69_24 = add i16 %d_i_24_read, i16 %add_ln69_16" [array_io.c:69]   --->   Operation 252 'add' 'add_ln69_24' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_24, i16 %add_ln69_24" [array_io.c:69]   --->   Operation 253 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%d_i_25_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_25" [array_io.c:67]   --->   Operation 254 'read' 'd_i_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln67_11 = sext i16 %d_i_25_read" [array_io.c:67]   --->   Operation 255 'sext' 'sext_ln67_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_4 = add i32 %acc_1_load, i32 %sext_ln67_1" [array_io.c:67]   --->   Operation 256 'add' 'add_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 257 [1/1] (1.12ns)   --->   "%add_ln67_5 = add i17 %sext_ln69_9, i17 %sext_ln67_11" [array_io.c:67]   --->   Operation 257 'add' 'add_ln67_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln67_12 = sext i17 %add_ln67_5" [array_io.c:67]   --->   Operation 258 'sext' 'sext_ln67_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (1.12ns)   --->   "%add_ln67_6 = add i18 %sext_ln67_12, i18 %sext_ln69_1" [array_io.c:67]   --->   Operation 259 'add' 'add_ln67_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln67_13 = sext i18 %add_ln67_6" [array_io.c:67]   --->   Operation 260 'sext' 'sext_ln67_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_1 = add i32 %sext_ln67_13, i32 %add_ln67_4" [array_io.c:67]   --->   Operation 261 'add' 'temp_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_1, i32 %acc_1" [array_io.c:68]   --->   Operation 262 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (1.12ns)   --->   "%add_ln69_25 = add i16 %d_i_25_read, i16 %add_ln69_17" [array_io.c:69]   --->   Operation 263 'add' 'add_ln69_25' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_25, i16 %add_ln69_25" [array_io.c:69]   --->   Operation 264 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%d_i_26_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_26" [array_io.c:67]   --->   Operation 265 'read' 'd_i_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln67_14 = sext i16 %d_i_26_read" [array_io.c:67]   --->   Operation 266 'sext' 'sext_ln67_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_8 = add i32 %acc_2_load, i32 %sext_ln67_2" [array_io.c:67]   --->   Operation 267 'add' 'add_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 268 [1/1] (1.12ns)   --->   "%add_ln67_9 = add i17 %sext_ln69_10, i17 %sext_ln67_14" [array_io.c:67]   --->   Operation 268 'add' 'add_ln67_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln67_15 = sext i17 %add_ln67_9" [array_io.c:67]   --->   Operation 269 'sext' 'sext_ln67_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (1.12ns)   --->   "%add_ln67_10 = add i18 %sext_ln67_15, i18 %sext_ln69_2" [array_io.c:67]   --->   Operation 270 'add' 'add_ln67_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln67_16 = sext i18 %add_ln67_10" [array_io.c:67]   --->   Operation 271 'sext' 'sext_ln67_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_2 = add i32 %sext_ln67_16, i32 %add_ln67_8" [array_io.c:67]   --->   Operation 272 'add' 'temp_2' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_2, i32 %acc_2" [array_io.c:68]   --->   Operation 273 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (1.12ns)   --->   "%add_ln69_26 = add i16 %d_i_26_read, i16 %add_ln69_18" [array_io.c:69]   --->   Operation 274 'add' 'add_ln69_26' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_26, i16 %add_ln69_26" [array_io.c:69]   --->   Operation 275 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%d_i_27_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_27" [array_io.c:67]   --->   Operation 276 'read' 'd_i_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln67_17 = sext i16 %d_i_27_read" [array_io.c:67]   --->   Operation 277 'sext' 'sext_ln67_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_12 = add i32 %acc_3_load, i32 %sext_ln67_3" [array_io.c:67]   --->   Operation 278 'add' 'add_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 279 [1/1] (1.12ns)   --->   "%add_ln67_13 = add i17 %sext_ln69_11, i17 %sext_ln67_17" [array_io.c:67]   --->   Operation 279 'add' 'add_ln67_13' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln67_18 = sext i17 %add_ln67_13" [array_io.c:67]   --->   Operation 280 'sext' 'sext_ln67_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (1.12ns)   --->   "%add_ln67_14 = add i18 %sext_ln67_18, i18 %sext_ln69_3" [array_io.c:67]   --->   Operation 281 'add' 'add_ln67_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln67_19 = sext i18 %add_ln67_14" [array_io.c:67]   --->   Operation 282 'sext' 'sext_ln67_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_3 = add i32 %sext_ln67_19, i32 %add_ln67_12" [array_io.c:67]   --->   Operation 283 'add' 'temp_3' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_3, i32 %acc_3" [array_io.c:68]   --->   Operation 284 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (1.12ns)   --->   "%add_ln69_27 = add i16 %d_i_27_read, i16 %add_ln69_19" [array_io.c:69]   --->   Operation 285 'add' 'add_ln69_27' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_27, i16 %add_ln69_27" [array_io.c:69]   --->   Operation 286 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%d_i_28_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_28" [array_io.c:67]   --->   Operation 287 'read' 'd_i_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln67_20 = sext i16 %d_i_28_read" [array_io.c:67]   --->   Operation 288 'sext' 'sext_ln67_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_16 = add i32 %acc_4_load, i32 %sext_ln67_4" [array_io.c:67]   --->   Operation 289 'add' 'add_ln67_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 290 [1/1] (1.12ns)   --->   "%add_ln67_17 = add i17 %sext_ln69_12, i17 %sext_ln67_20" [array_io.c:67]   --->   Operation 290 'add' 'add_ln67_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln67_21 = sext i17 %add_ln67_17" [array_io.c:67]   --->   Operation 291 'sext' 'sext_ln67_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.12ns)   --->   "%add_ln67_18 = add i18 %sext_ln67_21, i18 %sext_ln69_4" [array_io.c:67]   --->   Operation 292 'add' 'add_ln67_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln67_22 = sext i18 %add_ln67_18" [array_io.c:67]   --->   Operation 293 'sext' 'sext_ln67_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_4 = add i32 %sext_ln67_22, i32 %add_ln67_16" [array_io.c:67]   --->   Operation 294 'add' 'temp_4' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_4, i32 %acc_4" [array_io.c:68]   --->   Operation 295 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (1.12ns)   --->   "%add_ln69_28 = add i16 %d_i_28_read, i16 %add_ln69_20" [array_io.c:69]   --->   Operation 296 'add' 'add_ln69_28' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_28, i16 %add_ln69_28" [array_io.c:69]   --->   Operation 297 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%d_i_29_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_29" [array_io.c:67]   --->   Operation 298 'read' 'd_i_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln67_23 = sext i16 %d_i_29_read" [array_io.c:67]   --->   Operation 299 'sext' 'sext_ln67_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_20 = add i32 %acc_5_load, i32 %sext_ln67_5" [array_io.c:67]   --->   Operation 300 'add' 'add_ln67_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 301 [1/1] (1.12ns)   --->   "%add_ln67_21 = add i17 %sext_ln69_13, i17 %sext_ln67_23" [array_io.c:67]   --->   Operation 301 'add' 'add_ln67_21' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln67_24 = sext i17 %add_ln67_21" [array_io.c:67]   --->   Operation 302 'sext' 'sext_ln67_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (1.12ns)   --->   "%add_ln67_22 = add i18 %sext_ln67_24, i18 %sext_ln69_5" [array_io.c:67]   --->   Operation 303 'add' 'add_ln67_22' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln67_25 = sext i18 %add_ln67_22" [array_io.c:67]   --->   Operation 304 'sext' 'sext_ln67_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_5 = add i32 %sext_ln67_25, i32 %add_ln67_20" [array_io.c:67]   --->   Operation 305 'add' 'temp_5' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_5, i32 %acc_5" [array_io.c:68]   --->   Operation 306 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (1.12ns)   --->   "%add_ln69_29 = add i16 %d_i_29_read, i16 %add_ln69_21" [array_io.c:69]   --->   Operation 307 'add' 'add_ln69_29' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_29, i16 %add_ln69_29" [array_io.c:69]   --->   Operation 308 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%d_i_30_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_30" [array_io.c:67]   --->   Operation 309 'read' 'd_i_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln67_26 = sext i16 %d_i_30_read" [array_io.c:67]   --->   Operation 310 'sext' 'sext_ln67_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_24 = add i32 %acc_6_load, i32 %sext_ln67_6" [array_io.c:67]   --->   Operation 311 'add' 'add_ln67_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 312 [1/1] (1.12ns)   --->   "%add_ln67_25 = add i17 %sext_ln69_14, i17 %sext_ln67_26" [array_io.c:67]   --->   Operation 312 'add' 'add_ln67_25' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln67_27 = sext i17 %add_ln67_25" [array_io.c:67]   --->   Operation 313 'sext' 'sext_ln67_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (1.12ns)   --->   "%add_ln67_26 = add i18 %sext_ln67_27, i18 %sext_ln69_6" [array_io.c:67]   --->   Operation 314 'add' 'add_ln67_26' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln67_28 = sext i18 %add_ln67_26" [array_io.c:67]   --->   Operation 315 'sext' 'sext_ln67_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_6 = add i32 %sext_ln67_28, i32 %add_ln67_24" [array_io.c:67]   --->   Operation 316 'add' 'temp_6' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_6, i32 %acc_6" [array_io.c:68]   --->   Operation 317 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (1.12ns)   --->   "%add_ln69_30 = add i16 %d_i_30_read, i16 %add_ln69_22" [array_io.c:69]   --->   Operation 318 'add' 'add_ln69_30' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_30, i16 %add_ln69_30" [array_io.c:69]   --->   Operation 319 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%d_i_31_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %d_i_31" [array_io.c:67]   --->   Operation 320 'read' 'd_i_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln67_29 = sext i16 %d_i_31_read" [array_io.c:67]   --->   Operation 321 'sext' 'sext_ln67_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_28 = add i32 %acc_7_load, i32 %sext_ln67_7" [array_io.c:67]   --->   Operation 322 'add' 'add_ln67_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 323 [1/1] (1.12ns)   --->   "%add_ln67_29 = add i17 %sext_ln69_15, i17 %sext_ln67_29" [array_io.c:67]   --->   Operation 323 'add' 'add_ln67_29' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln67_30 = sext i17 %add_ln67_29" [array_io.c:67]   --->   Operation 324 'sext' 'sext_ln67_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (1.12ns)   --->   "%add_ln67_30 = add i18 %sext_ln67_30, i18 %sext_ln69_7" [array_io.c:67]   --->   Operation 325 'add' 'add_ln67_30' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln67_31 = sext i18 %add_ln67_30" [array_io.c:67]   --->   Operation 326 'sext' 'sext_ln67_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_7 = add i32 %sext_ln67_31, i32 %add_ln67_28" [array_io.c:67]   --->   Operation 327 'add' 'temp_7' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_7, i32 %acc_7" [array_io.c:68]   --->   Operation 328 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.12ns)   --->   "%add_ln69_31 = add i16 %d_i_31_read, i16 %add_ln69_23" [array_io.c:69]   --->   Operation 329 'add' 'add_ln69_31' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (1.72ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o_31, i16 %add_ln69_31" [array_io.c:69]   --->   Operation 330 'write' 'write_ln69' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [array_io.c:71]   --->   Operation 331 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.21ns
The critical path consists of the following:
	'load' operation ('acc_0_load', array_io.c:67) on static variable 'acc_0' [202]  (0 ns)
	'add' operation ('add_ln69', array_io.c:69) [206]  (1.12 ns)
	'add' operation ('add_ln69_8', array_io.c:69) [252]  (1.12 ns)
	'add' operation ('add_ln69_16', array_io.c:69) [284]  (1.12 ns)
	'add' operation ('add_ln69_24', array_io.c:69) [323]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o_24' (array_io.c:69) [324]  (1.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
