// Seed: 4036244166
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_8(
      .id_0(1 == 1), .id_1(id_1 == 1), .id_2(), .id_3(), .id_4(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  wire id_9;
  initial assume (id_4);
  assign id_7[1] = 1;
  module_0(
      id_4, id_9, id_5, id_9, id_4, id_4, id_8
  );
endmodule
