================================================================================ 
Commit: 8d7b06e320a2a19a1e922819ba295da441a17882 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:35:22 2022 +0800 
-------------------------------------------------------------------------------- 
Update SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b6ec22a387f28c105dc66f3270e3b3b8cb546cd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:25:21 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL] Integrate Bios Guard Module 0xB8 (2.0.184) for RPL"

This reverts commit 93abe05d77ddb737f49565adb1e722122b46ae51.

The original code will cause device hung at postcode 0036 if
enable HSTI in IFWI.

Hsd-es-id: 16015903978
Original commit date: Wed Feb 23 00:16:58 2022 -0700
Change-Id: I2c569c187b908bc1bf35f8cf50fe3db47a61b7a7
Original commit hash: 81426f26db0521a68a983b82aa777a0bb53d6b38

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: a7ddf026378a60629712e72ae0b8903c645586a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:25:19 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]uCode support for RPL-S - 0xe

Updated the Ucode 0x0000000e of A0

Hsd-es-id: 15010763271
Original commit date: Mon Feb 21 19:09:38 2022 +0800
Change-Id: I85cbe2b0fc8fe21817d5f13e03f3736762565b7a
Original commit hash: f5d615a179ec0a3c4992c07b6fec05bc6ec1150f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 51cfb874ece8d208e2093b6ee553d9ca13cb4c3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:25:16 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M][Lx/Rx] Integrate 0x419 Microcode patch for ADL-P/M

Hsd-es-id: 16015884528
Original commit date: Mon Feb 21 11:32:38 2022 +0530
Change-Id: I7c851c550252599af9fc84cbe30521bdc44e3ae4
Original commit hash: b9f4428684aa2789ac0a77ac95415761b7f2b091

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0a332745fd985bf7636c2cc7f90da2098877ba10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:25:14 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/AdlPch: [E3_SERVER] Disable HDA.

Change : 1. Added code load Hda Defaults in sync with platform requirement.
            Now with these default Hda disable flow is executing as expected.
         2. For Simics issue where on disabling HDA also it was getting listed
            under PCI config added Psf Hide functionality on Disabling for
            new platform builds only.

Hsd-es-id: 16015789500
Original commit date: Thu Feb 17 17:15:50 2022 +0530
Change-Id: Ifcd5cef5b6faa47dc39973ebbfa28c27a934bd5f
Original commit hash: c103889dc116a5cb9a6e129c468d299b69cdbaf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c

================================================================================ 
Commit: 044df06791b0248a0b1f01111d05b2bece83b767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:25:13 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.131

(cherry picked from commit 7b3707074fd272aebc69a04c49d8d2603a012364)

Mon Feb 21 06:01:35 2022 +0000
Original commit date: Mon Feb 21 06:01:35 2022 +0000
Original commit hash: aec1c0e975f137f705872d4510265f7c4ec6934e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a6f26ae61ff86ebe7ef992f6dde6a78f76db70cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:25:11 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010634140]Skip Full MRC Training on "Coin-battery" Less Design

[Feature Description]
  When RTC power loss is occurs, Memory supposed to be re-trained.

[Resolution]
  PcdSaMiscDisableMrcRetrainingOnRtcPowerLoss
  0 = (Default) MRC memory training is forced after RTC power loss
  1 = RTC power loss is ignored when determining MRC boot mode

Hsd-es-id: 15010634140
Original commit date: Sat Dec 25 21:40:05 2021 +0800
Change-Id: I8f3f702fe0cf8d886af7a32005c0c7afc9a678ec
Original commit hash: 909343b4d9100c2238447e83ac695d4e116f77b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h

================================================================================ 
Commit: 5cf32a5d592eae7aa5dafade0e445915c8b24c00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:25:09 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Bug fix for TurboRatioLimitRatio

TurboRatioLimitRatio should init from MaxTurboGroup0 to MaxTurboGroup7

Hsd-es-id: 15010752305
Original commit date: Fri Feb 18 15:22:01 2022 +0800
Change-Id: I8548db654d1cf60eef3f63d45e30e5ebef4045a6
Original commit hash: 8ef07cde49d1137c3d6c2586bed61271bf9ad547

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 322d9691165d96b92bd12e96f8a3e1a95124c96e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:25:07 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Include BasePerformanceLibNull when PcdFspPerformanceEnable is set to False.

Assign null PerformanceLib instance for non-performance build to reduce the code size for FSP-M

Hsd-es-id: 15010732064
Original commit date: Fri Feb 18 15:44:05 2022 +0800
Change-Id: I782be8063658d335238093a799ea024b7a55c7fa
Original commit hash: ab5bc0b5c0e9031182f8daf04927cba09ddda96f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc

================================================================================ 
Commit: e44b5c115e6283c97e8483effb8a125b1e42354c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:25:05 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Feb 20 11:17:36 2022 -0800
Change-Id: I9afc82dd530c0a8156dffc81c061833b23906e41
Original commit hash: ed872df5a4f60737644b1c1344b9fe288f144e63

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 24fce6da98d90f990fca3592ad7f5c8744215380 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:25:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3087_01

Hsd-es-id: N/A
Original commit date: Sun Feb 20 09:11:21 2022 -0800
Change-Id: Iccf39e28c9fb9356dc0f41324c981e26d6861406
Original commit hash: 066b17d9a9dd9242b6eec40df428cac7d4b377ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0b21ae519595e3adc72fee72df12cf64d449b98a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:25:01 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3087_00

Hsd-es-id: N/A
Original commit date: Sun Feb 20 08:51:54 2022 -0800
Change-Id: I7ad65e59bd927211d0d0d38ce5294b525fc7342f
Original commit hash: 6b286c4145783a80f111a31c7d598b4fd41b95d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: db467d76f42fbbf0a9be81ea2c9bc0cc6a0d823a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:59 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3086_01

Hsd-es-id: N/A
Original commit date: Sat Feb 19 09:10:21 2022 -0800
Change-Id: Ia9e6f3ce2f2eca1e9ece8b6efff4cafad8e25b85
Original commit hash: 22cdc66281a4859f5201b4a618108d0b66465366

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6d2512f4cafd874833a50a69cf446ca26b82a7af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3086_00

Hsd-es-id: N/A
Original commit date: Sat Feb 19 08:51:17 2022 -0800
Change-Id: Iaba463c8e2c55941fe1b89e0cf1b423fa98e07b8
Original commit hash: 9e6b7233808bd795513a0cea12ca9dbe60580896

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9ff5d72de8cda6547da764e2d0158ee21bb8e7d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:55 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.130

(cherry picked from commit f26a764adb12b1b468e3adc3d43a7428065d98e4)

Sat Feb 19 15:36:20 2022 +0000
Original commit date: Sat Feb 19 15:36:20 2022 +0000
Original commit hash: b2a4f07d6517eba8b02193085c238004cee40610

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aeffdb0e8a1340fd6000d074bb0f694d3d9084fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:54 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010755214][LPDDR5] Disable write 0 for BG mode.

[Feature Description]
Disable write 0 for BG mode.

[Resolution]
Disable write 0 for BG mode.

[Impacted Area]
LPDDR5 write 0

[Register Impacted]
MC

Hsd-es-id: 15010755214
Original commit date: Fri Feb 18 19:41:44 2022 +0800
Change-Id: I2d5f637155e419b5491693c27a22ac5ffcc70eb3
Original commit hash: 47f9cb4d8f752cf0bbcc3d22f3e96fcceec2c119

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5588e73bf1d3ca3ad6e3208bace0b5c2c83cc106 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:52 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S Upgrade][RPL_P][A0][Security][LPE]: LPE is not getting triggered with latest Bios : v3077_00_408 .

Hsd-es-id: 16015841829
Original commit date: Fri Feb 18 17:15:04 2022 +0530
Change-Id: Id26d76119c38a5002e91270917ba8f7cf9947a5d
Original commit hash: d6505e34017e9d980ed0207721453522fd562b49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 2b2397d42b81746e57158c337f05969314305ee6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:50 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.129

(cherry picked from commit a319ac61aadc5cc39c72cb1d64067a4978553ec6)

Sat Feb 19 12:26:47 2022 +0000
Original commit date: Sat Feb 19 12:26:47 2022 +0000
Original commit hash: bb6c658ed6eeb2f3f36f5a149a9d2316d7d5d775

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46da094a458e8459191f93d33238d2fd55a232b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:49 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15010751929][ADLN]: use PcdAdlNSupport to isolate adln code

[Changes]
use PcdAdlNSupport macro to not build adln code to other platform
thus saves about 2k in final image.

[Impact]
Bios, MiniBios.

Hsd-es-id: 15010751929
Original commit date: Thu Feb 17 14:27:45 2022 +0800
Change-Id: I5a6f42097ff2ac9a513c8f7d8675fd99870afa49
Original commit hash: fe48783fdac1e8094de03745b91b37f35d4c6133

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0a7e25283ad10153461fc42dfce52e6d8c774979 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:46 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Feb 18 19:44:55 2022 -0800
Change-Id: I76e5626643cacc557930d6984fde5278f1805403
Original commit hash: a750318b603d56898c5d713482397fb8584dcda7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e0f0dfe5c6cbb5816ec712f064b4c30a214823ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:44 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Integrate Bios Guard Module 0xB8 (2.0.184) for RPL

Integrate Bios Guard module  0xB8 (2.0.184) - Debug Signed
Module 0xB8 supports RPL-S/P CPU
Add Cpu generation dependent Bios Guard module switching in bios

Hsd-es-id: 1309531764
Original commit date: Wed Feb 16 15:03:13 2022 +0100
Change-Id: I494810137ec99dda0b4b542b6e8be39adbab7367
Original commit hash: 680f35eb048eb815bbcbf7cfd204489368251f3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: 6807fe123789f9c9528f0ec95ce08dc4bc0e3c55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:41 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3085_01

Hsd-es-id: N/A
Original commit date: Fri Feb 18 09:12:49 2022 -0800
Change-Id: If4b5657e096755ff34f424245e542168cac1657f
Original commit hash: 0f2103f738b67107f3eb4b52564ac4daea21dc87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b0f7fffecce505a3c00fd0a77d17b9ec18886970 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:39 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3085_00

Hsd-es-id: N/A
Original commit date: Fri Feb 18 08:54:25 2022 -0800
Change-Id: I4e30e1c9349454fc648e1e5d3156246ebbcdc407
Original commit hash: 2e3c0f0fd9f16e3d73c374c5cdeb02e21a66556e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 44e4bbe4ed15702a9304640ec847d5c018cdfd04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:38 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Correct the PowerLimits Override value for RPL 58W 4+0 SKU

Hsd-es-id: 15010697121
Original commit date: Fri Feb 18 15:07:20 2022 +0800
Change-Id: I05dae428eec7cc57c3bf988b7b4c5d343c8f2125
Original commit hash: 08d7a3d72b06a98ea47e3f24bafd6e7d425cdae9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 7109cc18ab8506b55051c433511c9276903fa5f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:36 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3084_03

Hsd-es-id: N/A
Original commit date: Thu Feb 17 22:54:00 2022 -0800
Change-Id: I8f72939aef6b39f65bdb7d78136006d23698dac2
Original commit hash: 3b94c3608082b2424c35ca71bba9664aa486064b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 40a6e863c14b5c7488383dd4b457dab299299048 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:34 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3084_02

Hsd-es-id: N/A
Original commit date: Thu Feb 17 21:10:08 2022 -0800
Change-Id: If4f8e147fb22a5ff87eb9cfcee2901553d3d9b46
Original commit hash: a2d75c09e88e1b27b3e08a2cde040c0d4c344f5e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 037694411d09c21febb324e5cc5ba8be17e37d1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:33 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x0000001D update for ADLS C0

Updated the Ucode 0x0000001d of Cx

Hsd-es-id: 15010747677
Original commit date: Thu Feb 17 16:46:00 2022 +0800
Change-Id: Ie77884fa4b15cd93aea37842552cf88b5d8a4987
Original commit hash: f2125762f1a9f5f4779c6ddd34453867db4f7234

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b265a2454246acd2bc8818fe192f2114a8303b19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:30 2022 +0800 
-------------------------------------------------------------------------------- 
zpodd: set power_en pin to GpioHostOwnAcpi

OS restore power_en pin status to the context before entering S3,
so zpodd power off and enter to S3, then wake from S3 zpodd power off.
Set power_en pin of zpodd to GpioHostOwnAcpi, so that OS won't try restore this GPIO status any more

Hsd-es-id: 18020642627
Original commit date: Thu Feb 17 08:45:37 2022 +0800
Change-Id: I61c474bfd5b51808d8552ea6307ae169188d3706
Original commit hash: 9cdf93391038294b95cfe1a759597b7ab64cc3b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 42807ab98aaa50b829ca9ec3d6dd9c571facfc03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:27 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3084_01

Hsd-es-id: N/A
Original commit date: Thu Feb 17 09:15:18 2022 -0800
Change-Id: I894d351b6ee96dab4c67bfac3ba65fa69c4d2859
Original commit hash: f944b96a8454b000c9420c4079f0c3df9650fc4e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a3674c61454fd3ac8b71c819f596aaba6958c698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:25 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3084_00

Hsd-es-id: N/A
Original commit date: Thu Feb 17 08:53:30 2022 -0800
Change-Id: I50f50dc90e3a54ef55e711602566e0d4949c5a9e
Original commit hash: 9bbd9bfc5ebd5c9195011db50af92c1c1e88939b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 429a6ea234c674bc9e359b223073abcda7b5dd99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:22 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL][RPE]: PET messages are not shown for Reload to Golden Config when selected
  along with Erase all NVM.
Current Problem:
1. Some PET messages will be missed once clear NVM / BIOS reload of Gold
   Config is taken place.so that end User/Admin might not aware what is
   happening really on the system and doesn't know the status succesfull
   or not.
2. BIOS Reload Gold Config will not be attempted in case of Clear BIOS
   NVM is taken place.
3. RPE flow will be terminated if BIOS reload Gold Config or Clear BIOS
   NVM is taken place.
4. Attempting to create a setup variable in NVRAM when clearBIOSNVM and
   BIOS reload Golden Config is done.

solution:
1. BIOS sends PET alert for BIOS Reload to Golden Config though
   ClearNVM is attempted.

Hsd-es-id: 16015796154
Original commit date: Thu Feb 10 12:44:59 2022 +0530
Change-Id: Ibfcc41241944d898a735db7a87278d9029b78266
Original commit hash: defd8696039c8de47d573d54258c32289ee2f040

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 38529c0c0539af4999a65da58bb6283568d306f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:21 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-HX] [Cinnamon Bay] Dell Precision 7670/7770 ES2 MODS HW drips 8~10% delta to SW drips."

This reverts commit 54ca4bfc832819affc110c01fe05ce25d2cfa185.
Previously, this patch is used to fix issue reported from Dell, later Dell confirmed that
this issue is caused by:set termination of GPP_A_1 to none, it is an board issue.
and this patch caused current SPI related test failure, so far we have 3 failed HSD related with this.
listed 15010685821, 16015715642 here

Hsd-es-id: 16015785465
Original commit date: Wed Feb 16 19:45:27 2022 -0700
Change-Id: I83d2e85199e66c26eb27e3c0575259fccd6959e0
Original commit hash: 9e377281b68d10762bf17e22f8bdfa8d5c965e36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c

================================================================================ 
Commit: 27d6c6c718c641e517782b59a82ed4a80e068df8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:19 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.128

(cherry picked from commit 73a1027b9b994afbff25501772d21d27c3145bdc)

Thu Feb 17 06:18:51 2022 +0000
Original commit date: Thu Feb 17 06:18:51 2022 +0000
Original commit hash: 8a18895e3779899df78c40fb8ede8e197c59ab15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 58964e19e6a29055e470d61792c7a6b8da7b07b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:18 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015836687][ADL-P ADL-M LPDDR5] Update VccIO target code to 870mV on Lpddr5 for frequency > 4800

[Feature Description]
Update VccIO to 870 mV on Lpddr5 for Frequency > 4800.

[Resolution]
1. Add logic to update Target code in pcode, using new Write mail box command
2. Read back and check if write was successful
3. If any error go back to default flow, using old Read mail box command

Other:
Update Max requested frequency in Outputs parameter

[Impacted Area]
Ddr IO Initiazation

[Register Impacted]
PHY

Hsd-es-id: 16015836687
Original commit date: Tue Feb 15 15:42:57 2022 +0530
Change-Id: Ic162802c5b44f3b990762c179ec469e5b7f96031
Original commit hash: b9b41dd3a45a66f4f9b4c72520fa733d7318d0d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 682d81260e15bd4832c6fbf2c5f42d1b4928a0c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:15 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] BIOS shall configure the VR parameters as per VR Spec WW07'22

Changes include:
* RPL all segments and SKUs FVM feature values and IA ICCMAX, iPL2, iRMS and Power limit were updated,
need to go over all the sheets and SKU and to update the data.
* Added RPL DT 8+16  150W - same spec as RPL DT 8+16 125W
* Added new RPL DT 4+0/2+0 reuse from ADL which will be named RPL
* No iRMS support for DT, BIOS should have iRMS disable by default
* Add the Itrip before ICC LIMIT in BIOS setup
* Add comment in VR current limit that this is ICCMAX
* Align with the CPU/PCH DID spec WW07'22
* Clean all undefined CPU SKUs

Hsd-es-id: 15010697121
Original commit date: Sat Feb 12 01:18:45 2022 +0800
Change-Id: I318c3ff9e46d43c3084d5a540c5ad5014ba9ff74
Original commit hash: db5d88bef932f9c7d6ba9f38d141d2884dedccbb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: a3be3b6b5a949e9211b5a855d7cebeef705172f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:13 2022 +0800 
-------------------------------------------------------------------------------- 
PlatformPkg/PSR: Chassis Intrusion is getting detected in the second boot once PSR is enabled in Debug BIOS

Issue: GetPsrData command is getting wrong CSME response.
Solution: BIOS should retreive HeciSendChassisIntrDetEvent response to prevent following commands get wrong response.

Original commit date: Tue Feb 15 15:30:08 2022 +0800
Change-Id: Ib1b4f24f4164cf07d6d5c378f221de39103b26bb
Original commit hash: 6fbd0fc1423037268281f5832f6e243ee737b99e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PsrMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 36602d510516a54a3716afa12dfbd73a58523fbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:11 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Feb 16 16:34:21 2022 -0800
Change-Id: Ia1869916d07a4446bb7076d3af4c1714e96310ce
Original commit hash: 892173531ba226655546f402cce6e141d85f612e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 207d592d5037b1de8f41a19ce47d4af334c84d4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:10 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL][P][Px]Board config update

RPL-P DDR5 RVP: add BOM-4 SKU.
RPL-P LP5 RVP: add BOM-4 SKU.
RPl-Px LP5 RVP: update GPIO configure, enable eDP MUX, config eDP MMUX GPIO for RTD3.

Hsd-es-id: 15010736097
Original commit date: Wed Feb 16 09:42:33 2022 +0800
Change-Id: I464cde966122af25ea86726f2f71db9e214fee0e
Original commit hash: 29699a6cfa3f33dae5c47606ae701b99e8f03de7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpWwanRtd3.asl
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc

================================================================================ 
Commit: 6dd89b82a25b4475ec7a7f6d65fbdb9108e8102d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:07 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3083_01

Hsd-es-id: N/A
Original commit date: Wed Feb 16 09:14:38 2022 -0800
Change-Id: Iece9f05a4a57587de830e6fb4fe2b146b7006b2e
Original commit hash: da45602bb6cf7efccb308eb14b4480c5fee132f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 052803e9281bbdc1f7cb1ed9167b4aed57ad9b85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:05 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3083_00

Hsd-es-id: N/A
Original commit date: Wed Feb 16 08:49:21 2022 -0800
Change-Id: I5816f5a78778b435c77b02c81a33354396350370
Original commit hash: 9748e08f2982fff7ad510a8d4fa41f951b16c044

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 16458877b36aa99a8825156f68f226098f0260af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:02 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.127

(cherry picked from commit a9bd04acab852be226c188da89f771e82276351d)

Wed Feb 16 12:04:48 2022 +0000
Original commit date: Wed Feb 16 12:04:48 2022 +0000
Original commit hash: 49440390d67103fba47a260100108f326961a0ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 57e92f523ff440a0b58243b8e2ef558525a1ce79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:24:01 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-M ADL-P ADL-S | LP4 LP5 DDR4 DDR5] VCCDLL Comp values are only Saved for highest GV Point

[Issue Description]
    -> System Shows constant failures with single sagv transition post boot.
    -> Issue is observed on G4 Only

[RootCause]
    -> Initial calculated comp code values at the the beginning of RdOdt Training are too high
    -> Low comp odt values are leading to failure
    -> If Mrc training is disabling the static legs, then values are not being restored properly in fast/warm boot
    -> This is causing the post training comp to calculate new comp based on the wrong VREF-COMP Curve, thus leading to much lower comp values

[Resolution]
    -> Update Reserved Comp code value to 6 from 3
    -> Save and Resotre DDRPHY_COMP_NEW_CR_VCCDLLCOMPDATACCC1 value for each SAGV point

[Impacted Area]
    MRC SaveRestore, RdOdt Training

[Register Impacted]
    PHY

Hsd-es-id: 15010726096
Original commit date: Mon Feb 14 16:02:08 2022 +0530
Change-Id: I7516c683af4ec7833487968e1dba007058eefbac
Original commit hash: 0b8c149dbb9d8c8277ae51997c520b3745e57b08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: eff3f36f3c4eb6843578f3120ae9507064adf118 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:58 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA] PadRstCfg change for GPP_E7, GPP_F5, GPP_F2 and GPP_F16.

GPIO reset domain of GPP_E7, GPP_F5,GPP_F2 and GPP_F16 must change to PlatformReset according to Platform Mapping doc.

Hsd-es-id: 15010740434
Original commit date: Wed Feb 16 16:44:08 2022 +0800
Change-Id: I6470603ec3ab87cb0d9b5fa5e309f26a6c98d0d8
Original commit hash: 90ac4ea235c263b700880cb80c4277205e69af38

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: d99fb1e84383c351fc97eaa6bbe2e41c1e90ab20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:57 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Smbus: Remove use of PcdCtlSupport from SMBUS IP Block.

Change : Remove use of PcdCtlSupport from SMBUS IP Block.

Hsd-es-id: 15010726188
Original commit date: Mon Feb 14 19:25:40 2022 +0530
Change-Id: I44b40ad33e6e9d70ca5bd91f7361b3893f8ccb3c
Original commit hash: ef0cad89976946af0066e20c4a683689889439f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf

================================================================================ 
Commit: 42a229daa6cd5f829fad39cb52cca0560576bbc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:55 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.126

(cherry picked from commit 3cd07bb9e4429d9117dd55627eddfadafc9e8000)

Wed Feb 16 10:21:35 2022 +0000
Original commit date: Wed Feb 16 10:21:35 2022 +0000
Original commit hash: f479c2e5c5b40412104200839418bcab0c64480b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 52c7604d974c2a8f311418a0e3649573cf4c76e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:53 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015817053][ADL-S ADL-S BGA| DDR4] DIMM ODT, Read ODT and Read Amplifier training update for DDR4.

[Feature Description]
DIMM ODT, Read ODT and Read Amplifier training update for BGA.

[Resolution]
1. Update the RdOdt and WrDS in RcompTargetSDdr4, and RcompTargetSDdr4Sn641A2.
2. Add RcompTargetSDdr4Sn638A2
3. Adjust the training order for Read ODT training and Read Amplifier Power for ADL-S BGA DDR4.
4. Change the RttWr from 120 to 80
5. Enable the Cliff filter for ADL-S BGA DDR4.
6. Update the ReadEQTraining range to (0, 14).
7. Update the rxbias_cmn_tailctl and dqsrx_cmn_rxmctleeq for ADL-S BGA DDR4.
8. Update the rxbias_cmn_biasicomp and rxbias_cmn_vrefsel for DDR4.
9. Enable the UPMFilterEnable for ADL-S BGA DDR4.

[Impacted Area]
Read ODT and Read Amplifier training

[Register Impacted]
PHY

Hsd-es-id: 16015817053
Original commit date: Mon Feb 14 21:37:09 2022 +0800
Change-Id: I75fcae05d8c1239cffed5ba1293a4f9f14e16ecd
Original commit hash: 7838a4e5e6d629d3b60238ff8411f2f6e38a6e82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 277952075f4e576c92a80de119a64a2615aac650 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:49 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][L0][GCS] Board Name and Board ID are incorrect in Platform Information Menu

Set Board Name to "AlderLake-P LP5 GCS", and the Board ID is updated by Board Name.

Hsd-es-id: 15010705835
Original commit date: Fri Feb 11 20:03:14 2022 +0800
Change-Id: I4e07f27a47cedb71123aa128ab97fcdf4eaacb08
Original commit hash: cf4988714009dc6c44f47ddfc525d0e32c68edc8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 7e6ea5ba2b0c787a4f9f27746ba95478f241e599 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:46 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Revert "PmcFivr: [ADL-N] [rev0] Enable PCH external bypass rails by default""

This reverts commit c4041062bf82cdaad0bfe0be849ee1b935b8cfa9.

This change restores the following PnP recommended settings that need to be configured for ADL-N
  - External Bypass settings enabled by default for PCH rails
  - External VNN voltage configured to 0.78V-0.78V-1.05V

Hsd-es-id: 16014233510
Original commit date: Tue Feb 15 00:24:17 2022 -0700
Change-Id: Iec16091e2ce8698ae5716980379391f312937170
Original commit hash: 730ee648f387499fe4646fc391fb78dc571622c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: 0353d22a93d270cb34d6a503e706fbdf60583578 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:42 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.125

(cherry picked from commit 6d669acc0d3472fc6e92424aae057c0525d97f48)

Wed Feb 16 01:44:18 2022 +0000
Original commit date: Wed Feb 16 01:44:18 2022 +0000
Original commit hash: 5d6260b17393ea60aecbe88e66fbcada61382e36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f79e7e08f76d94a8f0828a24655ea2fbc45e77e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:40 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][15010716471][Adl] fix bug in if condition

[issue]
use & as bool AND in if condition.

[fix]
change to use &&.

Hsd-es-id: 15010716471
Original commit date: Mon Feb 14 14:08:48 2022 +0800
Change-Id: Ie44c3fab893a8929ef9bb930c89747455ba1740f
Original commit hash: e4f2aa1911082782c3d735b49e043f633d3fa880

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c1d47f4c51005670223c90e36cd90a93fecb4ea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:37 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLN] Fix KW reported issues for PCH

Addressed NULL pointer dereferencing

Hsd-es-id: 16015739970
Original commit date: Mon Feb 14 17:57:25 2022 +0530
Change-Id: I0c66876e09433988bc29b49a20816be60d6e86c5
Original commit hash: 6f40bc46dab37c653e692340120fe42de839caae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 07dd0612e6db0cf524e41aac8b82e85802cb29ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:35 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI updates IP v19.0

Updated LTR parameters to align with latest recommendations.

Hsd-es-id: 22014655702
Original commit date: Tue Feb 15 13:33:52 2022 +0100
Change-Id: I795acd71b3cddecf54a1d0d257bc44da2c848b99
Original commit hash: e4e388535894583f75af5b1dbcb79b7cc7a8f787

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: d9826f700fedb1fe8dd2bc41b7c2559e3c8ea66e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:34 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3082_01

Hsd-es-id: N/A
Original commit date: Tue Feb 15 09:12:54 2022 -0800
Change-Id: Ie4928180fc0bdc3f9a54896422d4ac56b0c8bd91
Original commit hash: 688a7a4acae51f4c74205d9a0469bb25ab45ef7c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a7ebb7b8d8e165234a0cb57d0c694bb0fc17151d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:32 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3082_00

Hsd-es-id: N/A
Original commit date: Tue Feb 15 08:51:41 2022 -0800
Change-Id: I7910da301603c792fad0b5674968f2c392f70b6d
Original commit hash: 29cb93036b47cdb2b0f9af88b96034da0c5e1fa2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 49910bfa0d2184075c72132899d01af45e14072c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:31 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.124

(cherry picked from commit 60d6641dd4625e8c520dab77a433d4725955ce3a)

Tue Feb 15 13:20:51 2022 +0000
Original commit date: Tue Feb 15 13:20:51 2022 +0000
Original commit hash: ee3e797a9f4df4ce03ef0237fa05811a06892271

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8be85e847905f9c75ed145a4adf7aa872ce6bedd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:28 2022 +0800 
-------------------------------------------------------------------------------- 
[USB4 Ver2][SW CM][POC] Move Barlow Ridge detect function to DTbtCommonLib

Move Barlow Ridge detect function to DTbtCommonLib from DUsb4HrPeiLib and DTbtDxe.

Hsd-es-id: 15010694637
Original commit date: Thu Feb 10 10:01:02 2022 +0800
Change-Id: I4856e4f72917629048aa693f2512dfbdff78aac7
Original commit hash: ab15b54349956c00b9f25b914dad31a4529d7822

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLib/DTbtCommonLib.inf
AlderLakePlatSamplePkg/Features/Tbt/Library/DTbtCommonLibNull/DTbtCommonLibNull.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c

================================================================================ 
Commit: 795bfc7c3368306a5d5ca2e3588a7a90142bc66a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:26 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N][Part-2]AlderLakeFspPkg: ADD EMMC UPD to ADLN partial headers

Add following Upds to FSPS ADLN partial header.
ScsEmmcEnabled  <- opened in JSL
ScsEmmcHs400Enabled <- opened in JSL
EmmcUseCustomDlls <- opened in JSL
EmmcTxCmdDelayRegValue <- opened in JSL
EmmcTxDataDelay1RegValue <- opened in JSL
EmmcTxDataDelay2RegValue <- opened in JSL
EmmcRxCmdDataDelay1RegValue <- opened in JSL
EmmcRxCmdDataDelay2RegValue <- opened in JSL
EmmcRxStrobeDelayRegValue <- opened in JSL

Hsd-es-id: 16015768904
Original commit date: Fri Feb 11 15:17:20 2022 +0530
Change-Id: Iecf28abddf3f06566834490d0f5c1f0ef66a1b5c
Original commit hash: eb3175357073b94e0eca7fb094f228f9cb634f56

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdListAdln/FSPS.txt

================================================================================ 
Commit: 57a0f6bc854e4712eb6897e4ad717189b7d12aa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:24 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] The PCI DEVICE 26 configuration are different between ADL-S and "ADL-M/ADL-P/ADL-N"

Remove RP25 to RP28 for ADL-M/ADL-P/ADL-N in ASL code.

Hsd-es-id: 15010703589
Original commit date: Fri Feb 11 17:42:06 2022 +0800
Change-Id: I3e79492716f298f8fb4b11ab84c551599cbf7316
Original commit hash: c270d2453f8f19b1b7adfc152898bfe802f25815

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: c6619e701027dd7eb6a386ad28fc0154a4922721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:22 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3081_01

Hsd-es-id: N/A
Original commit date: Mon Feb 14 18:59:36 2022 -0800
Change-Id: Iba75822cdae8b67f5593ab80e6bcd2a611dcda83
Original commit hash: 149c8a071f493c5a70ae3615d46e5845daa3a546

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5c2188fa4ba164e050574c80274e885ae754f0d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:21 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Update ACPI processor _OSC to not clear bit 13 and bit 12

update code for AP

Hsd-es-id: 22014638759
Original commit date: Mon Feb 14 13:57:45 2022 +0800
Change-Id: Ie1f55309f467061a196faf276580056ca3f5f539
Original commit hash: 357b2e9cfb6cc2684f10190853a185387a1bd751

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: d60d02fafd7cebfd21e8071976d75d84a07306c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Feb 14 16:59:07 2022 -0800
Change-Id: I3c67323732ce438a46f732df6edcb51991818ec4
Original commit hash: 9b8aee863781219c58710d899f9bbbb11be53884

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6917b4d28e5de78ea7e6a8b6c4f3adb7ed7eee8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:18 2022 +0800 
-------------------------------------------------------------------------------- 
Many errors and Recoveries with L0s BIOS change to increase Gen3 nFTS from 0x90 to 0xA5

Hsd-es-id: 22014646342
Original commit date: Mon Jan 31 12:44:15 2022 +0530
Change-Id: I2705e286715f9d4e1a588545841bdfe3765d8a03
Original commit hash: b93e18ae668a62acf191dcd8f08ed2ffa200ed32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 31a42a4fd06cd1b4bb9ee713bc808664cdaeea7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:16 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch/Smm: Adding support for both a DataPort write and a CommandPort write to SMM Trigger ()

 - Adding an additional Command parameter to SmmTrigger () and updating its function calls
 - Adding an additional write in SmmTrigger() to R_PCH_IO_APM_STS

Hsd-es-id: 22014531284
Original commit date: Wed Feb 2 12:21:33 2022 -0800
Change-Id: Ia2be4905c40e1d46ab11695b6fb83a274de76dea
Original commit hash: 360d103c32625782b19f305beaf99ba135e461c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.h

================================================================================ 
Commit: 87c8dfbf7bf702a1748d226df25207f3818c09c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:15 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3081_00

Hsd-es-id: N/A
Original commit date: Mon Feb 14 09:00:45 2022 -0800
Change-Id: I344484995a5487e8ea401d0695e78e3a198e92a5
Original commit hash: 37c1ff3c230d29bb534eadceb3728ca419692112

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b10e78d95815634d15386746b0368e6d4dad05ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:13 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.123

(cherry picked from commit f2eca3b336d9d289db5e935ea49bd3f0f305a128)

Mon Feb 14 12:41:36 2022 +0000
Original commit date: Mon Feb 14 12:41:36 2022 +0000
Original commit hash: b52f93cd848527bdfc909ea7da006191cf7104d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f57fdb3e544da87e14d22644079ddd35e9e2e0f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:11 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010721813][ADL-P ADL-M | LP5] Enable WeakReadDqDqs- Weak Read Timing Centering before Early 2Ds for LP5 Higher Frequency

[Feature Description]
Enable WeakReadDqDqs for LP5 Frequencies 4800 and above

[Resolution]
Enable WeakReadDqDqs for LP5 Frequencies 4800 and above. The boot time impact is 35ms on LP5 2R.

[Impacted Area]
WeakReadDqDqs Training

[Register Impacted]
PHY

Hsd-es-id: 15010721813
Original commit date: Mon Feb 14 12:33:57 2022 +0530
Change-Id: Ia684321d76a12348dede39ec9b95657b25b231ea
Original commit hash: 11457249923a64718fb60e58a40118f22b4c807d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: f646c27355ff3dc8acfaafdbf3d2c7ea1423c8c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:08 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Fix VGA dGFX detection failure on PCIe slot in PEI phase

PERST de-assert of PCIe Slot is in GPIO PreMem config, to add delay after it.
The defalut delay is 30ms.

Hsd-es-id: 22014287217
Original commit date: Tue Feb 8 11:31:03 2022 +0800
Change-Id: I3b0895ac801ebe7cfdc6c21dff7565a16e73b36b
Original commit hash: 095ee5741f83e96710b1b0c7f1893c9dec353250

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 07051dfe594668044da9874d99e4db7f1f45a950 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:07 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.122

(cherry picked from commit cc69b8a621517a32d2e384c702474ffbb7f3af3b)

Mon Feb 14 07:05:50 2022 +0000
Original commit date: Mon Feb 14 07:05:50 2022 +0000
Original commit hash: 55dec30a402097bc94bca405068ca7620a552daa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9176c42551a71e91a2b04d76ff463c1f5c3b1942 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:05 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010707356][ADL-S BGA| DDR5] DIMM ODT, Read ODT and Read Amplifier training update for BGA.

[Feature Description]
DIMM ODT, Read ODT and Read Amplifier training update for BGA.

[Resolution]
DDR5 SBGA only:
1. Change order of read training steps, new order : MrcReadAmplifierPower, MrcReadODTTraining, MrcReadEQTraining.
2. Added functions to MrcCommon to save/restore read/write voltage/timing centering values.
3. DimmOdtDdr5:
   3.1 Added more values to scan for SBGA.
   3.2 Refactor code to support new values to scan (SBGA, 2dimmPerSide module).
   3.3 Per Volume data,
       Issue: In some CPUs @High temperature (>50) RdV1DCentering can't find a passing window. The eye goes higher then calculated RxVref.
      Solution:
       3.4.1. Add 8mv (4 ticks) to be able to catch smaller eyes shifted above vref.
       3.4.2. Restore odt values including centering in case one of the margins after dimm odt gets zero value.

Other:
1. AC VOC fix to find a more accurate center in between ranks.
2. DimmDfe change implementation from GetMarginCh to GetMarginByte
3. DDR5 dimmodt added UPM tables into MRC code to better tradeoff odt values with margin results
4. Change 2DPC 1R 1R CCC initial dimm odt value.

[Impacted Area]
Read ODT and Read Amplifier training

[Register Impacted]
PHY

Hsd-es-id: 15010707356
Original commit date: Mon Jan 31 18:18:00 2022 +0530
Change-Id: I9596e6cbcb99c50a6ad7d40c49a53e0bfe77c151
Original commit hash: d892b83df9c167c96a1060e2cba607bdbab3c55d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 611387800e241f0c65de96449744d02e8f4dd7ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:02 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.121

(cherry picked from commit 91f65ab95f745901ba6ce4b30481608b94d62826)

Mon Feb 14 06:29:35 2022 +0000
Original commit date: Mon Feb 14 06:29:35 2022 +0000
Original commit hash: 1507f90e0026d08d6684692521b15e229ff93fa9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2b8906af844f2665178477fc6bfd37728af0f4aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:23:01 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][22014650754][LP5] During Freq switch flow bg mode MR isn't getting programmed correctly after switch

[Feature Description]
During Freq switch flow bg mode MR isn't getting programmed correctly after switching.

[Resolution]
During Freq switch flow bg mode MR isn't getting programmed correctly after switching.
During the LP5 Jedec Init, the MR values should be based on the High frequency, not the current frequency. Since
LP5 switches to low frequency to do jedec init, if the current frequency is used to evaluate
MR values, than the MRs will not be programmed properly for POR frequency.

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
DRAM

Hsd-es-id: 22014650754
Original commit date: Sun Feb 13 16:43:10 2022 +0800
Change-Id: Icbe41fea7a092cc72bc05d65ccf840022be21525
Original commit hash: c2801007e455392ec7ee1f639e91a3279b7aa86a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: e82616d115af771bf1edc3b77dbee75607b55fd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:59 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c: Stale comment removed

Stale FSP comment which was applicable prior to SKL (2015 product,
mostly applicable for BDW etc.) removed. CF9 lockdown register configuration
had moved from LPC/eSPI to PMC PWRMBASE as per Intel Management Engine
(Intel ME) 16.0 under section 3.5.1 System Global Reset on Intel Management Engine
Enabled System.

Original commit date: Tue Feb 1 22:36:22 2022 +0530
Change-Id: I54a38cb838106ec039cec89309b7602ada7f5025
Original commit hash: 134bfbef00cc2674a645219277e0640b95cac130

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c

================================================================================ 
Commit: 5f815127556ee852df84deddcd6517ed03714018 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:56 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3077_01

Hsd-es-id: N/A
Original commit date: Sun Feb 13 09:13:57 2022 -0800
Change-Id: Id0a07c3a1c624194ab6bbd30079de047c1ebf9ea
Original commit hash: 97af5b0fc4a847bb6e38427d7b66c6e1ff2098ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 649cfe4e64843d95e7608b5f023e57f43db69b70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:55 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3077_00

Hsd-es-id: N/A
Original commit date: Sun Feb 13 08:51:18 2022 -0800
Change-Id: I5cb91f8f6ef2742fb7b74ba56c16304c09c3b871
Original commit hash: 2fc8d2b37991b8f31b7e395dabebc2690ab6bd86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 67b89f6ac6ec6d9bbc466490e70321441956fd19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:53 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Feb 13 00:18:05 2022 -0800
Change-Id: Idf08d449acee14e711adb15f839216d6da2b2286
Original commit hash: 3fc9876db02f1dfdee70e3d0de0994d1eaabe36a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a3e399a7bbd1873a5efea567dbea73ba9740bb09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:51 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3076_01

Hsd-es-id: N/A
Original commit date: Sat Feb 12 09:11:07 2022 -0800
Change-Id: I38275e346756d32740ce6971922ae7e06fe451bd
Original commit hash: 517ed88d4292b297c4465f86127210f9c2357dd8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 07830169fee60ae583c70f99837e2fc3cd19c87b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:50 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3076_00

Hsd-es-id: N/A
Original commit date: Sat Feb 12 08:53:02 2022 -0800
Change-Id: Idd240a8075efd6b63a521568f0df032d9d0642cd
Original commit hash: b8a1602fda21635138f4a89585af6d750e4e946b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 162b93f400463e820cee097afd803507a4f27bc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:48 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Feb 11 10:30:15 2022 -0800
Change-Id: I1033e0624716468bd3e69f74e9d4bfae57ccc70b
Original commit hash: ecf105bcb4477b97e4bb82ee8627ed1d716fc136

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 01f7b81cef70125f600969ed3f6100e665360d65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3075_01

Hsd-es-id: N/A
Original commit date: Fri Feb 11 09:11:16 2022 -0800
Change-Id: I56d441e4782d35f58ff0d0cdb1b2ed5c80a013c4
Original commit hash: 023e0e8066054baa4ac45875e152084f24d3c661

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8fe74aaad8cfadd692d03b26ae0afc910bf0dea0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:45 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3075_00

Hsd-es-id: N/A
Original commit date: Fri Feb 11 08:49:31 2022 -0800
Change-Id: I6b2098c51c623301527f706ef044cb36717657ce
Original commit hash: 55f1d87f210fa6c7b07ac4857acf43748994eb0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 251358ba35ddf1e046cbb30a431128ecfed58587 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:43 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.120

(cherry picked from commit 1b7e2c101b3281c62acc5184abe4523d9158af7f)

Fri Feb 11 09:56:07 2022 +0000
Original commit date: Fri Feb 11 09:56:07 2022 +0000
Original commit hash: 5dc1e2ef2c18455d27391ed7a88c31a721f78a68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f050da5f0a7fb710fc1a64134aa85d69bf038031 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:42 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N]AlderLakeFspPkg: Create ADLN partial header UPD list

In ADLN Some of the UPDs are new which is not there in ADLP like
UPDs related to EMMC. If we add those UPD in partial header list,
ADLP partial header will give error because those UPD is not part
of ADLP to solve this we need to maintain separate list for ADLN.
This patch Include all the UPDs from ADLP list and Emmc UPDs which
already open in JSL.

Add following Upds to FSPS partial header.
ScsEmmcEnabled  <- opened in JSL
ScsEmmcHs400Enabled <- opened in JSL
EmmcUseCustomDlls <- opened in JSL
EmmcTxCmdDelayRegValue <- opened in JSL
EmmcTxDataDelay1RegValue <- opened in JSL
EmmcTxDataDelay2RegValue <- opened in JSL
EmmcRxCmdDataDelay1RegValue <- opened in JSL
EmmcRxCmdDataDelay2RegValue <- opened in JSL
EmmcRxStrobeDelayRegValue <- opened in JSL

Hsd-es-id: 16015768904
Original commit date: Thu Feb 3 12:49:06 2022 +0530
Change-Id: I08ab88ba0197f867b1b3782a8c1f87e37bd6c404
Original commit hash: a83846f8cc9ab4ecde5400bd246318bd598d3d77

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdListAdln/FSPM.txt
AlderLakeFspPkg/Upd/UpdListAdln/FSPS.txt

================================================================================ 
Commit: e5ac850f6145403f9920b1a4ef12ad8468ad431d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:40 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010703627][DDR5 DDR4] Add the B0 stepping support in MRC

[Feature Description]
Add the B0 stepping support in MRC

[Resolution]
Add the B0 stepping support in MRC

[Impacted Area]
NA

[Register Impacted]
MC, PHY

Hsd-es-id: 15010703627
Original commit date: Fri Feb 11 13:59:37 2022 +0800
Change-Id: I40a6f02fa6e341a5dfad0fff4ffb0f70501806c9
Original commit hash: 49533be57dc59b1aedba37ff6a68ed45634ae7e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 6ae880b00f2fa45f4fb0dd4ec47a0dda90e7ee80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:38 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][L0][GCS] System cannot enter into Connect Standby when RTD3 is enabled.

I2C0 touch pad interrupt is required to be GPIO mode.

Hsd-es-id: 15010687463
Original commit date: Tue Feb 8 20:02:05 2022 +0800
Change-Id: Ifac5562ad4f7e1a2dac6c48a0f3150832ccc9e1a
Original commit hash: b5cda908f158dd0e2759f6e3edfafb2e314f0d5d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: ce7b781f0b7aa7b731796389941bafd3a073dbc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:37 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Update ACPI processor _OSC to not clear bit 13 and bit 12

Update the processor _OSC code to not clear out bits 13 and bits 12 (see below):
      If (And(STS0, 1))
      {
        And(CAP0, 0x3BFF, CAP0)
        Return()
      }

Hsd-es-id: 22014638759
Original commit date: Thu Feb 10 13:30:06 2022 +0800
Change-Id: I432e5a116be90e08f90b2a3905afed332f6d2d4c
Original commit hash: 84e6b4411dc096c92c1d363c236c1fb3b7a99219

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: 2732bfe7ec2e74bd09b8f28c9e7f0821af626fba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:35 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:DMI: ADP-S D2 UPDMI DPCCAPR.RPEFDPC programming mismatch

This change is fixing programming of DPCCAPR register for PCH UPDMI in accordance with BWG 2.5.

Hsd-es-id: 18020544915
Original commit date: Wed Feb 9 17:18:37 2022 +0100
Change-Id: I7c0da4bf138966c7bae4e30e8fbe4ac1882e3a0d
Original commit hash: b7dda1cf03f1cb971e1c075309ccfd0c872b360b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: d846be913eac3153276c802149ed35a61c0f3d0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:32 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.119

(cherry picked from commit fa1021a19c6b1da3b9506a99a2fdeaf2130dc604)

Fri Feb 11 05:28:36 2022 +0000
Original commit date: Fri Feb 11 05:28:36 2022 +0000
Original commit hash: 0ec46e360d9e9337b434b2dd88866e5f9c0261b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: faea4f1f62b835dbc682c38f97f00c54791e7e21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:28 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S/P/M][RPL-P] vPRO Enable/Disable notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling vPRO.

Hsd-es-id: 22014475501, 15010612443
Original commit date: Fri Jan 28 17:09:02 2022 +0800
Change-Id: I7f72e365c74234807886fdc4de7efa19c6ecfc55
Original commit hash: 77d4398a3a3bda9bd867bf24576e94141918a22e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Include/Library/EcMiscLib.h
AlderLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
AlderLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/MeSetup.uni

================================================================================ 
Commit: 2c95b90eb670d1f9b5aa3c54d7af5df2986c9416 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:25 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.118

(cherry picked from commit d4babc4d9b7a48bc1a1d48e3735350856086c314)

Thu Feb 10 17:35:14 2022 +0000
Original commit date: Thu Feb 10 17:35:14 2022 +0000
Original commit hash: 31617458bab0050aab7e818206823eefcf202313

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b34da288c9caf8989ff823441ccc4017955b337c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3074_02

Hsd-es-id: N/A
Original commit date: Thu Feb 10 09:26:31 2022 -0800
Change-Id: I23770d5966235b43e3167eb69655ca780274a7c9
Original commit hash: 34c9ac0c39f9d3e78f93f7e923c165614168ca1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e9d21224f704b28dcffec0a7f33504d48b8344c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:22 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][22014472572][ADL-S ADL-P ADL-M | LP4 LP5] Enable LPDDR for MATS8 MemTest

[Feature Description]
1. Support LP4/5 in CPGC-based MATS8 memtest for use in Post Package Repair

[Resolution]
1. Enable CPGC tests on a per-SubChannel basis, including individual Channel 1 and Channel 3 tests for LPDDR
2. Program correct starting Bank Address for LPDDR

[Impacted Area]
LP4/5 with PPR enabled

[Register Impacted]
CPGC

Hsd-es-id: 22014472572
Original commit date: Fri Jan 14 11:02:52 2022 -0800
Change-Id: Ibd501d53e3dcd41ea698866094bd8df00d81eac9
Original commit hash: 3e766a975fbe08b1f5ca81ba7fa52df019dd032b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 1aa3663e15a961b5bc938df5d6117a46134fc721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3074_01

Hsd-es-id: N/A
Original commit date: Thu Feb 10 08:51:06 2022 -0800
Change-Id: Ifca5cb7e12f92ad17415a0faa46c4dc3026bc7ba
Original commit hash: f45e0e0289c05398d2502f901e300e5f7f1282cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f858715b8dccbf43c6ff4c589eaa279efa1c5633 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:18 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.117

(cherry picked from commit b6e2aeee9bbf9b1249396ac2b22e9a00f2761814)

Thu Feb 10 13:58:13 2022 +0000
Original commit date: Thu Feb 10 13:58:13 2022 +0000
Original commit hash: 6437acb75a925de9fa66417db91e2e2323617b8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1c00c0470903b02237caf38dc63acb93651754da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:10 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3074_00

Hsd-es-id: N/A
Original commit date: Thu Feb 10 01:00:28 2022 -0800
Change-Id: Ie0fff840581d1703ea7e9e516f0a1ee4f927a936
Original commit hash: f4d36df3743c42abd1e946922f7553831e39524b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5504a3e025a5f6cfe7cc30e9c338170d7af2f41a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:08 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events."

This reverts commit 2e12e84623276a8d108defdfa6013b4a934f6854.

The original code will cause FSP API mode BIOS can't boot to OS.

Hsd-es-id: 16015767815
Original commit date: Thu Feb 10 09:52:34 2022 +0800
Change-Id: If2395cb0f13a80cedfffb66e326a882addad4edf
Original commit hash: f80ccc23a42535622d1138a4660bf88d0fc77f48

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: 5ce89eb3ba8f43a8b4fae32b977002d69e70b9fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:06 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Dailybuild v3073 FSP_Wrapper_Resiliency_VS_Debug_RPLS build failed

Resiliency debug build does not have sufficient free space in PreMemory FV.
Remove debug messages in certain PreMem PEIM to mitigate.

Hsd-es-id: 15010694729
Original commit date: Wed Feb 9 20:34:03 2022 +0800
Change-Id: I426429cd7a2568ab6bec5a5ec0566f40acf4d84f
Original commit hash: 0d474cacee329d17c2608674d8d65ba114efd6d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: aca9c4daba20f555ab9262dacb720c786e9a2b66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3073_02

Hsd-es-id: N/A
Original commit date: Wed Feb 9 21:15:02 2022 -0800
Change-Id: I935acfe0b13db860d786f1d990272ff530184b90
Original commit hash: e9e5cb75d14b9621329f7ede33773b978017cf07

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e6b9392b4c945766105335d2aaacd0079e97cfb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:22:00 2022 +0800 
-------------------------------------------------------------------------------- 
C1S/ME: HeciUpdateUpidOemPlatformId() fails with DEVICE_ERROR

Issue: Command returns DEVICE_ERROR because command format is not correct.
Solution: Change ManufacturingType to UINT32 to align CSME spec.

Original commit date: Tue Feb 8 10:59:06 2022 +0800
Change-Id: Iaeb3bdcfde5a7002e217ba51d155241f0e6f5f8a
Original commit hash: 30f2d8c3658087fca938c61e31452476cf882b53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/UpidMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: a50c8232544669f3c5b6c5ae19a551f138093a6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:59 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Feb 9 14:41:38 2022 -0800
Change-Id: I45feda6e1c75f99f7232f1854587231aac758491
Original commit hash: cd18b60c6e723754484c2062750de51205194711

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e1a4e3a462f9a1a5ff99c482a0b24b6098081eb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3073_01

Hsd-es-id: N/A
Original commit date: Wed Feb 9 09:13:16 2022 -0800
Change-Id: I81d81155b9ee3a373fff378fbf0624f7a50c067a
Original commit hash: 9398e3c63c066845fa3f75b3e31054497c720a18

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0cef8bf4d5d9202b15564414bdb1c4abf5616ffa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:55 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3073_00

Hsd-es-id: N/A
Original commit date: Wed Feb 9 08:48:38 2022 -0800
Change-Id: I642459a3f12640bd01d291a2f3cbb93ecd67f71b
Original commit hash: 7984056088381c60f0ff32fc2cee66eeb90fdbb8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f9dd69b11e1eae0405a142eac0481349c7c64f7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:54 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Enabled HWP-OOB functionality.

1. Enabled PECI interface by sending mailbox command to PCODE
2. Configured HWP OOB mode where we have set MISC_PWR_MGMT[8]=1

Hsd-es-id: 14015882286
Original commit date: Sat Jan 22 00:45:00 2022 +0530
Change-Id: I8e54037fbd2bdde273c2afe53cda9dc35846d8a8
Original commit hash: 751cf383fba5e26cd0424627d1b21d679a477a3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: bfdd64c6ea1f904f0ef3ae0956d9a4e399715968 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:52 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL SBGA][USB4] PCIe disabled notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling PCIE.

Hsd-es-id: 22014522024
Original commit date: Thu Jan 20 11:40:53 2022 +0800
Change-Id: Ieeb8f1b942aedf711d618c3f9820162104f144b2
Original commit hash: 4e3232950831bca51d4bc4b2b8d41d1461cc58c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 8c029a1266ec1f865e7c57a9a77b25f94117f6a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:51 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3072_01

Hsd-es-id: N/A
Original commit date: Tue Feb 8 09:11:36 2022 -0800
Change-Id: Ief5eacfd20f3c16b0dd68faaf589f604d7a3d8d6
Original commit hash: 512d494c0ca92571f9e9bcbe92971c74644adcae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b9847fc625b3b5cc8d4c4e654f360c818f9f1f4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3072_00

Hsd-es-id: N/A
Original commit date: Tue Feb 8 08:51:37 2022 -0800
Change-Id: I62a46e8766cb3f47be2da89f33cbe1ec27615cba
Original commit hash: 6427063551897ae42cb1a6282e1fcabc112c79b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5ddb8b06df21d156c3827689461aee0758e1c85b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:47 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] BWG2.5 changes

Hsd-es-id: 14015949269
Original commit date: Mon Dec 27 15:24:26 2021 +0530
Change-Id: Ib73b191f88cf81fd88063f542244d6d11f5e2377
Original commit hash: 1c82ff1c3ff1f56e69ae198aebaac40b2a095963

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 2843b216fc5bdb2a7e85eb1f1db84fe62ba6db4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:45 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL][TCSS] Fix MPHY FW components version in FVI HOB

Hsd-es-id: 16013674613
Original commit date: Tue Feb 8 09:50:26 2022 +0530
Change-Id: I166940340bfc6eb77f62b8e72741da555cb9c09d
Original commit hash: 54a4ffbef50677e49eabe2e40bd085e7b199724b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c

================================================================================ 
Commit: f791e16be605fc5a547afcb473174507ceaf2037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:44 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Integrate ADL  P/M/N GOP 1047."

This reverts commit d2738faa74d192e405074628a33b1b9ba3796938.

Hsd-es-id: 16015763424
Original commit date: Mon Feb 7 23:01:03 2022 -0700
Change-Id: Ib0f575796e4d9d632b3113a353ecae62afbb5824
Original commit hash: aebc53e297e4b17d4487e4b1eff959d1e83dac1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 58978be747ee736bd37ca3b2a19a0cb84bfaf542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:39 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for L0/R0 Production patchID 0x00000418

Hsd-es-id: N/A
Original commit date: Tue Feb 8 10:06:31 2022 +0530
Change-Id: Iecbccf48528f3f7583bf7b3822aa0a4cc53024a7
Original commit hash: 458445f3950bcd13fbf3c87fa2e38597e70e68cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 4598256bdb0c97a01d0c08d08d89031c9c1c2141 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:37 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Feb 7 21:28:32 2022 -0800
Change-Id: Iae888d6e12c355924871e647620a3f554b5f531b
Original commit hash: ccc84c752291dd424cccaec0e5a2bcc53f4f4c0e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3ca733c30111af4ed39fcd2f574a050b4d5089f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:36 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.116

(cherry picked from commit 28787905101ee223dccf6841ec66e0c8fa1af262)

Tue Feb 8 05:05:10 2022 +0000
Original commit date: Tue Feb 8 05:05:10 2022 +0000
Original commit hash: 78669132aef03bee1bc4d78c368133eff585db05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cede8b36e1755eabe11b59afe4f31e367d4dafaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:34 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010681389][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] MRC FLL WA

[Feature Description]
MRC FLL WA

[Resolution]
MRC FLL WA
1.
This should happen just before "PBD step calibration". This can be done with the following programming:

cpu.ddrphy_env.data.sb.ddrdata_cr_pmfsm1.dllen_ovren = 1 //enable overrides

cpu.ddrphy_env.data.sb.ddrdata_cr_pmfsm1.ldoen_ovrval = 1 // assert dllldoen

cpu.ddrphy_env.data.sb.ddrdata_cr_pmfsm1.dllen_ovrval = 0 // deassert mdllen (should already be 0 from static cfg)

cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_0.dllen_ovren = 1 // enable overrides

cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_0.ldoen_ovrval = 1 // assert dllldoen

cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_0.dllen_ovrval = 0 // deassert mdllen (should already be 0 from static cfg)

cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_1.dllen_ovren = 1 // enable overrides

cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_1.ldoen_ovrval = 1 // assert dllldoen

cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_1.dllen_ovrval = 0 // deassert mdllen (should already be 0 from static cfg)

2. At the end of training the following should be programmed:
cpu.ddrphy_env.data.sb.ddrdata_cr_pmfsm1.dllen_ovren = 0 // disable overrides

cpu.ddrphy_env.data.sb.ddrdata_cr_pmfsm1.ldoen_ovrval = 0

cpu.ddrphy_env.data.sb.ddrdata_cr_pmfsm1.dllen_ovrval = 0

cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_0.dllen_ovren = 0 // disable overrides

cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_0.ldoen_ovrval = 0

cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_0.dllen_ovrval = 0

cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_1.dllen_ovren = 0 // disable overrides

cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_1.ldoen_ovrval = 0 // assert dllldoen

cpu.ddrphy_env.ccc_global.sb.ddrccc_cr_pm_fsm_ovrd_1.dllen_ovrval = 0

[Impacted Area]
COMP

[Register Impacted]
PHY

Hsd-es-id: 15010681389
Original commit date: Tue Jan 25 15:00:56 2022 +0800
Change-Id: I44c24276dfd8627dee75916b2b3f919069981c91
Original commit hash: 3383e66b2235a0cd794f23f61bbbc7d443a11885

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b176bd9fa4fb615ce6f0862d706f1731c00dd58b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:32 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for ADL-S Cx

Updated the Ucode 0x0000001c of Cx

Hsd-es-id: 15010682167
Original commit date: Mon Feb 7 17:58:09 2022 +0800
Change-Id: I87abe40e2dba43657d4fc4826fa27523f88aae2b
Original commit hash: 9aa39e50db207bb13487c93debf4dac72365b683

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 894981b207aae91fd5c45deb2bb8e5c0854fad4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:29 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-Px][USB2]OC map change

Map USB2 port 5/7/8 OC to OC3.

Hsd-es-id: 15010640514
Original commit date: Tue Jan 25 15:17:27 2022 +0800
Change-Id: I4481d0a7c8f0052e2ca6cfeac65f92c411968abb
Original commit hash: 699804f859d7e6b4b66e0c95acfb0668760578c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc

================================================================================ 
Commit: 8b85e3fef40c01e8d036cf94e370fd8b297cd526 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:27 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS Guide Updates for ADL CPU, ADPLP and ADPS (v19) Programs (Rev22)

Hsd-es-id: 15010682200
Original commit date: Mon Feb 7 19:44:56 2022 +0800
Change-Id: I2dbb1cff21c0826546f32b600057934613533677
Original commit hash: 6f62ae5353200b9a48a01a08861d922315f1515a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: d23634d636c4d75373e7d4d44f3d9c106432db0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:26 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3071_01

Hsd-es-id: N/A
Original commit date: Mon Feb 7 09:12:24 2022 -0800
Change-Id: I7d97e16d94ba14aa3cc0a77e541c031d9d7d8702
Original commit hash: d1665d34c413d8387219d541b463221f640a41a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 29ab06c2fa7c2d7755bf26f446b04aedb8b651f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:24 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-SBGA][DDR4]Change PadRstCfg of GPD_1 to GpioDswReset

GPD_1 is not used as native AC present function, instead it is used as LAN disable.
Change to GpioDswReset, its GPIO mode will be reset only at G3.

Hsd-es-id: 14015949098
Original commit date: Fri Jan 28 13:26:51 2022 +0800
Change-Id: I5996b7f87e60d3f257f007ad22f23b3499e2c607
Original commit hash: 0487ff97706c7131b8d36326c9a4994cf5be1288

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 7b9c2e7d1b3b2ebc2abaf69e24057428941e60a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:22 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3071_00

Hsd-es-id: N/A
Original commit date: Mon Feb 7 08:51:05 2022 -0800
Change-Id: Ia82bf41a936d23eed063b039b57f9223789299ca
Original commit hash: 408cdf748d84981cbe134a0c73edf48bdfc3c1a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 60908767f3680db2bc07c828a247d0fc22a6510f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:21 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events.

Hsd-es-id: 16015347418
Original commit date: Tue Jan 18 22:01:53 2022 +0530
Change-Id: I3e618f06685d0fc2efd3f6984da2bb40f0216c08
Original commit hash: f5f4b3adef9ee6560da5039f428ec124122cd563

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: acf7aa5fe02cfb94a1faee8d8abf172ce9947fff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:19 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][L1][GC2][Cobalt][Display] Display Brightness option not Showing in Display settings with external GFX card(GN20) connected

Hsd-es-id: 16015742525
Original commit date: Mon Feb 7 13:45:46 2022 +0530
Change-Id: Ia3dbc731d1d2ea8865a40ea7d7851e8a5d646340
Original commit hash: c83faf90182ae1339c26d069c80ed023d1f58dab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 533df34cc1b27264adcce2b94711328c89965a14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:17 2022 +0800 
-------------------------------------------------------------------------------- 
[LPE]  LPE - Allow CSME Unconfigure to select along with Erase All option

Hsd-es-id: 16015693458
Original commit date: Fri Feb 4 21:59:03 2022 +0530
Change-Id: Ic166de5efc4888884576227d18e1cc5e1a8145c3
Original commit hash: 2e7872eb842366c5c7da1f7659f9350f9a5ebc3d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Setup/MeSetup.hfr
AlderLakePlatSamplePkg/Setup/MeSetup.uni

================================================================================ 
Commit: 148e48c4d3dfac827fac691b17446e83156be7b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:15 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P/RPL-Px] GPIO Mapping for RPL-P and RPL-Px.
GPIO mapping for RPL-P is same as ADL-P and RPL-Px is using diffrent
GPIO.

Hsd-es-id: 16015629955
Original commit date: Thu Jan 20 12:11:11 2022 +0530
Change-Id: I98609771ccb34abe961590e4ca5af2f0f795b7f6
Original commit hash: 570b22cd81b6815eaf8a0160e2b8901bfc72376f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl

================================================================================ 
Commit: 2d1a48bf854e8361dae45c51c49bfc43cc02c6da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:13 2022 +0800 
-------------------------------------------------------------------------------- 
PlatformPkg/AMT: "Dynamic Lan Switch" option appears in RPL BIOS menu on ADL CPU.

Add CPU generation check to suppress this setup option.

Hsd-es-id: 1309487882
Original commit date: Thu Jan 27 16:07:17 2022 +0800
Change-Id: Ia6c86b74e3ee898d37c27318cc388b4035fd23f4
Original commit hash: d158fffda04bd3b973abb045ae7e2a9f9aa08854

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/MeSetup.h

================================================================================ 
Commit: 35b978e846fe63ac74cea94eb1e9106a23502145 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:11 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3067_01

Hsd-es-id: N/A
Original commit date: Sun Feb 6 09:12:36 2022 -0800
Change-Id: I5092459718b1ab82982c2241442f0d53597866b1
Original commit hash: 04ee59fbf0dd358012df938349567eb27dbb9478

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b84e91eb4f4aa4da06ecbb93cdb3bfa00c9f8fe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:09 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3067_00

Hsd-es-id: N/A
Original commit date: Sun Feb 6 08:48:49 2022 -0800
Change-Id: I1e90bc2584611f7045aa2a7d102052bb569a8fa3
Original commit hash: d8e9225f99a26c4d1cbc8b436c47e095e1a5204b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 60fa188bea3c7c9acf5fd8505fc80b03a435b197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:08 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Feb 6 07:39:23 2022 -0800
Change-Id: I6f81ceda24c3768a808d0083c320cbfcec4e1b7e
Original commit hash: f362ac42cc71d80f9be6b7ae12caf6146153916a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4b948effcd3449591f8a11258d1378857534e5fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:06 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3066_01

Hsd-es-id: N/A
Original commit date: Sat Feb 5 09:11:10 2022 -0800
Change-Id: I7aa8924f336500562e0006b7ce92d3fa14ab5d5b
Original commit hash: 5f48628ea347e76e87ff8c956070ad2904811bc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a792dc79a09fc3d9d99c630acc573d9df1949999 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:05 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3066_00

Hsd-es-id: N/A
Original commit date: Sat Feb 5 08:52:05 2022 -0800
Change-Id: I7cb994a79ea227e38e5d7489cbca6a61acbec946
Original commit hash: 1ee6750f30d4001be7c7426bcd7b0eec6b4c439b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8633988aac0f7a27b413fbd71d86f89eec0315fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Feb 4 21:00:38 2022 -0800
Change-Id: I122281f9069e2e9c6a97ceb29be5c47ac7311722
Original commit hash: 9df44f7bfb23e8b02645111cf7b94732755962c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3102c86d9af80d7fff5554447f1fe3f659ac24ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:01 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.115

(cherry picked from commit 1631fba600f850ead042afa15d1e037683e38e65)

Fri Feb 4 18:11:24 2022 +0000
Original commit date: Fri Feb 4 18:11:24 2022 +0000
Original commit hash: 7323c80297c06468559245c5a4124aca574efdb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8ae3eec03f3305c68fa9521593d1105de6bdcc06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:21:00 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-M | LP4 LP5] MRC cke configuration change for ADL-M R0 9W only

[Feature Description]
  Program pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter to 1280 for ADL-M  R0 9W part

[Resolution]
  Update the CSR value as the feature description

[Impacted Area]:
  ADL-M LP5 LP4

[Registers impacted]
  MC [x] PHY [] Both []

internal only:

Hsd-es-id: 16015735121
Original commit date: Thu Feb 3 15:56:29 2022 +0530
Change-Id: Ibd878a5e4696771dec6c51413295d6924d921c9b
Original commit hash: 13f28901f25f1fcedfb7606f792510403ead4a5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c

================================================================================ 
Commit: df0226f16c9b6f44b741fd9e8fea42f422cda159 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3065_01

Hsd-es-id: N/A
Original commit date: Fri Feb 4 09:11:15 2022 -0800
Change-Id: Ibf0044c3dbba133fc46f58148b9c46a519d1c1cd
Original commit hash: 2d78671f990897edfdd1e26b3d8cfc7e0ff79d4c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 60105e9d83a478d03f5089f0996a0907a36c2c87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3065_00

Hsd-es-id: N/A
Original commit date: Fri Feb 4 08:51:34 2022 -0800
Change-Id: I203692a8c69a5c757e0edfe123587004eb2689f5
Original commit hash: 1bde49212689764a71de0feed234ea9713b14a7f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d44b86d727d64dda695f10fe3f027c4177d54c4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:53 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADL  P/M/N GOP 1047.

Hsd-es-id: N/A
Original commit date: Fri Feb 4 12:59:58 2022 +0530
Change-Id: If0d240726ac1735243a0dede3bbff73f926c1bf7
Original commit hash: f2fc85c53b437cfd4d3996d4acb84093a6ace024

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 96778e2576bad36ebc1d4a504d6a34999afedead 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:52 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLN] BIOS always read constant value from EC through port 62

Check GPE0 BIT14 for lid status change.
Only query EC while the status got changed, otherwise return saved PCD.
This BIOS change needs EC to support wake# virtual wire from index4 based on lid status.

Hsd-es-id: 16015744402
Original commit date: Thu Feb 3 12:54:02 2022 +0530
Change-Id: I20fbef00f63bf61419b26172ceae1d5437b628a9
Original commit hash: 59b729a79a08f96523015d9a0689c09918926f18

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/GopPolicyInitDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: 710e3c4f49fcd3594db2b69d010f9fa103581b3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:49 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLN] Fix KW reported issues for CPU

Hsd-es-id: 16015739826
Original commit date: Thu Feb 3 20:18:06 2022 +0530
Change-Id: I6b380cde3b5a54f764268e5dfb4b8230f5b2527b
Original commit hash: 4cb3b3df1a5458f05b3f23c8112669b6dad45ff6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeatures.c

================================================================================ 
Commit: 026d8af9b0bf975363db5d2ade9ed84fd4585f80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3064_01

Hsd-es-id: N/A
Original commit date: Thu Feb 3 09:11:50 2022 -0800
Change-Id: I8193a91766d7b14062d38973b64db910f7513f51
Original commit hash: 59344338fae46f11aa02d8ee677b1d1d499cf56c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 84293fe56e8c33ecb1a49da19bb9382994cad10d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:45 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3064_00

Hsd-es-id: N/A
Original commit date: Thu Feb 3 08:48:57 2022 -0800
Change-Id: I7f03c4cfc8dfa94abe22bea9f3121af9f1d297ce
Original commit hash: 727c40423724ca56247d822a7ab7f2b031441577

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dd69791d567a5701ac2f3f747c26e4e9127067f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:44 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Feb 3 07:39:26 2022 -0800
Change-Id: I17c78072436fee6cee8b28632b201ba995053341
Original commit hash: 91b41b41a35a25c015494baabb48c1cac32e5865

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 38559b157a8cb54d96bb8bfd277a7a2512022a94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:42 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for L0/R0 Production patchID 0x00000417

Hsd-es-id: N/A
Original commit date: Thu Feb 3 13:34:43 2022 +0530
Change-Id: Id0d9021b3bcaf80738b18141d16c550c032d62f7
Original commit hash: 38908c8ffd3beb28b09259f7b3e381db374d7825

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8cd22513a5ef28aa47b30f263aff5048c7a9f1b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:39 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3063_01

Hsd-es-id: N/A
Original commit date: Wed Feb 2 09:11:10 2022 -0800
Change-Id: I42aeb1f698f50384249090beb28f9bd7ba4cfe29
Original commit hash: 35b5a72d41c5cdcc217b99bd3dd7f1c92af67986

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a00e26e0208c06c54a8b04d5d805447e273b4c1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:38 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3063_00

Hsd-es-id: N/A
Original commit date: Wed Feb 2 08:48:59 2022 -0800
Change-Id: I96b3d276e6dc48cb7a2e1e83c0608e61faf2d836
Original commit hash: 5eef180fb6df5aec498ea3afabd18d1ddd2aa1f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 00045f25024fa3e25f90453bd2e2b063f4a661c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:32 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N] Adding MeExtMeasurement driver for ADLN.

CSME Extended Measured boot feature is POR for ADLN

Hsd-es-id: 16015680647
Original commit date: Tue Feb 1 14:47:36 2022 +0530
Change-Id: Ic09e9b53d78902cad063bf5ed1b7149bad68206a
Original commit hash: 6d31ced10ef6dc27e839825be094446d88cec44b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: bee6198f4c27576c33cfee95207e26f16d42d76d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:30 2022 +0800 
-------------------------------------------------------------------------------- 
[E3 Server] Follow SMBus 3.0 industry spec to fix SMBDAT low timeout issue.

Mehlow had an RCR to follow SMBus 3.0 industry spec,
This fix will resolve SMBDAT low timeout (customer issue)

Hsd-es-id: 16015668893
Original commit date: Tue Jan 25 20:36:55 2022 +0530
Change-Id: I8a9a989601a23ea4858bc22288bdc4eac3ddc94b
Original commit hash: 88a1c8d50fa0bc9ff28aa469f04a7f72a8a7ca21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf

================================================================================ 
Commit: d5a9955fd6fb3fe6becb2e1700f0be1fd08364c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:29 2022 +0800 
-------------------------------------------------------------------------------- 
[Server] Initial RAS Codebase Porting

- Need to add NVS variable WheaSci in SystemAgent IP

Hsd-es-id: 16015687876
Original commit date: Thu Jan 27 22:22:37 2022 +0530
Change-Id: Ief678ee4a616600e749c048d94791b0dbff32a99
Original commit hash: 17b3b89e4fbd07e833d2cf2bef06959831a75e56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: b5a4caebb9bc07ef1559480975dad91cc21c55cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:27 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] SFF 28W DG2 128 AEP - Power Meter support

- Added Power Meter support

Hsd-es-id: 16015675473
Original commit date: Thu Jan 27 12:59:42 2022 +0530
Change-Id: I9dc74f44966e213809c7b25a51fc42150442908e
Original commit hash: 4af180f6a95389a6792520c86f340b79bddd270c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: 96ccdac93a255c12f7298522058be14d0baf07fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:25 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Feb 1 19:18:37 2022 -0800
Change-Id: Ib27cc882f8ae1a210f5161cf98ee52fc31bdd3d6
Original commit hash: 643467f86e9f3a43dcd90569c3185f8620752afd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6c4e4200e72688b4f8d1545d1a79dc5bac247ed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:23 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.114

(cherry picked from commit 4193e8b1251070c4d6fd5bb9e3b778232a81be75)

Tue Feb 1 21:02:02 2022 +0000
Original commit date: Tue Feb 1 21:02:02 2022 +0000
Original commit hash: 6c7a3a88801f1e72bdefe445423a6aff8bfb7c9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db9466d5c4c2a6d23e0e0deac28e4e8c6a9fe9ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:22 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Enable IBECC: Range 0 in mode 2 for all ADL SKUs.

[Issue Description]
 The In-Band ECC in operation mode 2 bug was fixed.
 Need to enable it for all SKUs.

[Resolution]
 Enable Range 0 in mode 2 for all ADL SKUs.

[Impacted Area]
 ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  MC [x] Phy [] Both []

Hsd-es-id: 16015717225
Original commit date: Wed Feb 2 01:04:33 2022 +0530
Change-Id: Idf44e3e6abbd5db3bf26ed0661a43399408bdfa7
Original commit hash: fbc852b7b7fdc732768db4d979ee31bebbb61f53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8b0f3e616ac2da8e88a9301822a205604977d248 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:20 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3062_02

Hsd-es-id: N/A
Original commit date: Tue Feb 1 09:11:23 2022 -0800
Change-Id: I371187e860f13aab6254f8f755b9ef6dbfc9ecdc
Original commit hash: 49eb06c2e055ef5c29d61db24ce8772f03f8b154

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 84c63d8afd593e55b976b1677e15d45855e9f78c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:18 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3062_01

Hsd-es-id: N/A
Original commit date: Tue Feb 1 08:50:52 2022 -0800
Change-Id: If397560b618eb43255fcdd354b0d9134a5f7d8c3
Original commit hash: ee94cde79b5b7258409c6af9d373485fc7c71dd8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cc940c5d819874c49eb5302ac20f6d4bcfdb6738 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:15 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3062_00

Hsd-es-id: N/A
Original commit date: Tue Feb 1 06:12:07 2022 -0800
Change-Id: Icb8b90c8607e85377be18191fee7df6ac190e649
Original commit hash: 3f290caa0a36ab9829aff29854215d0a8c16f21e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 672a722ce6536cc25ceca5f263d553b8977eeaeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:08 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] LPE PET events are logged in AMT Event Log

Hsd-es-id: 22014392480
Original commit date: Wed Dec 22 15:09:55 2021 +0530
Change-Id: If154a599f353cbfe3e980166045c60a4b95f04d9
Original commit hash: fc85f983637079e80c174bc81b0643a58a2e1f15

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: acadba5249a71ce889c93cbd69c61665402f898c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:06 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.113

(cherry picked from commit 607ef9faf0c77d66776712ee2aed566ebaff0b3d)

Tue Feb 1 06:42:36 2022 +0000
Original commit date: Tue Feb 1 06:42:36 2022 +0000
Original commit hash: add5eb5173d1556c35a64f021e0ab1861caccba7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 573995b63c278c5d86d9c7505b091194e03f1b74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:05 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015692035][ADL-P ADL-M | LP5] ECT optimizations to reduce MRC boot time

[Issue Description]
ECT EalryCsCmd2D algorithm sweeps 256 PIs in steps of 16 for both CS and CMD resulting in more boot time.
CS trained value is not centered properly if left edge of CS sweep saturated in both ECT and LCT.

[Resolution]
1) Increase EalryCsCmd 2D step size to 32 to reduce boot time and EarlyChipSelect 1D sweep training step
   introduced to find better CS eye.
2) Update CADB buffer values and CADB Clock ratio to make CS signal one full CK wide in CADB mode on Gear4.
3) Added logic to check if left edge of CS sweep is saturated in both ECT and LCT and align CS to 0.5 CK
   towards left from right edge of CS eye.

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
PHY

Hsd-es-id: 16015692035
Original commit date: Thu Oct 14 08:31:54 2021 +0530
Change-Id: I049ea8942afb8766d0390b615a28f476d2ad7d94
Original commit hash: 214e66057454ee4c85f7e13c02e021ed587b6dbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1e6eb9dfd1457855ef526b27fd7385e028361987 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3061_02

Hsd-es-id: N/A
Original commit date: Mon Jan 31 21:27:39 2022 -0800
Change-Id: Ia7acca6cf3870a393daecf6556094d948d08bfb4
Original commit hash: ddd8e658605726487c4969be207428df7c8adec1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6b45da56de6f5434dba5afd30169b320074e6793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:20:00 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3061_01

Hsd-es-id: N/A
Original commit date: Mon Jan 31 09:11:56 2022 -0800
Change-Id: If02532277928d21e7b18305b71103678f93fdfa8
Original commit hash: f8d04f1476a601297aaf9418b27bdf03a339c530

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 09a703ac566d5da53cd3a39906237478518d3866 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3061_00

Hsd-es-id: N/A
Original commit date: Mon Jan 31 08:50:20 2022 -0800
Change-Id: If1cdd00d885b54c5a278218719accfe0d14c53fa
Original commit hash: 31684516c09fdd8250da04f45f7ea412f2941fbc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c2ebc20e49576ce2bcd9722f01554559055301b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:57 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.112

(cherry picked from commit ce6a646fe8345c3476ed4d3af5d183220671e6a9)

Mon Jan 31 16:47:26 2022 +0000
Original commit date: Mon Jan 31 16:47:26 2022 +0000
Original commit hash: 21968d9895ec71d59b59de10215017cb35b71d64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 486cfa767e08c06bee571022920e2468a26c9e57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:55 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015692030][ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Software FSM update to train DCC duty cycles with both non-inverted and inverted patterns

[Issue Description]
DCC duty cycle values trained from MRC software FSM does not converged to spec limit values on some parts.

[Resolution]
Train duty cycles of buffers with both non-inverted pattern and inverted pattern and average them to get
better converged duty cycle values.

[Impacted Area]
ADL-P ADL-M | DDR4 DDR5 LP4 LP5

[Register Impacted]
PHY

Hsd-es-id: 16015692030
Original commit date: Tue Dec 7 18:57:32 2021 +0530
Change-Id: I417b8e90b84ef0d04f3cd22e21857f973321570f
Original commit hash: 92cd6bc981073243346febe14bfd2a53335b979a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 980e327fadee05a3098c7fccfd555d1e2e6cbe2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:53 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jan 31 07:31:24 2022 -0800
Change-Id: Ib2918316fc1cdbf59dc40b688704b43b8ec7d598
Original commit hash: 2ed16b95799824f50bd48ddbcda2ec41df1a01e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3517cb08d7604b1243b5aadf30bb89ee6d459c9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:44 2022 +0800 
-------------------------------------------------------------------------------- 
FspFirmwareVersionPeim: Bug fix for FSP version

FSP Version under FVI Table is mismatching with FSP Version in Bios Page

Hsd-es-id: 16015614560
Original commit date: Fri Jan 28 16:03:17 2022 +0800
Change-Id: Iac2e9ddbcdfc025faa48c0bf35ca61368dbb62a5
Original commit hash: 0a9208e528df72f64cadd5481a1a3b70f5bf8278

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c

================================================================================ 
Commit: 5d49533e23c8468f5275367b3c3f771ead222c32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:43 2022 +0800 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW04_2022
ADL P 28W - TDC Updates
ADL P 45W ICCMax Update

Hsd-es-id: 16015697958
Original commit date: Mon Jan 31 13:21:00 2022 +0530
Change-Id: I57e31f04cbc579f920cc52610acb81ef3e9529aa
Original commit hash: 71eb7ed9154c2efafc062989746d35e0f8ddb2cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 4a5610116488c4b5fdbc9973b5cd2dcd2e91553f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:41 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3057_01

Hsd-es-id: N/A
Original commit date: Sun Jan 30 09:09:24 2022 -0800
Change-Id: Ia7cb0c7ffcdd43754388a632595d996041f6baec
Original commit hash: 471eb882fe8f68864a676d1479cfb75da4ae0921

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bfb647b8bebc7a1557ab0b51b9323e6e0978514a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:39 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3057_00

Hsd-es-id: N/A
Original commit date: Sun Jan 30 08:48:35 2022 -0800
Change-Id: Idf54c48cefa8877d72c1de556e310e96d0b35b9d
Original commit hash: 38779a67472378eb446e8ac059ac3cbe23c12931

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 65c068b611bd865a77154b20284a5fb55da4407d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:38 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.111

(cherry picked from commit 741b83c2fdc538b887b91a1d1d9975a2e5d8497c)

Sun Jan 30 12:33:28 2022 +0000
Original commit date: Sun Jan 30 12:33:28 2022 +0000
Original commit hash: ee2bd69ac13e9080d149f9258bd46c3c30030ce0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 32b3b4c9aaa8aaef73b3c3b33b20f23bb80f4530 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:36 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010656346][ADL-P ADL-M | LP5] Adaptive FwdClk Offset Optimization version 2

[Issue Description]
  LockUi value of 5 which, is an output of FwdClk Offset, is causing margin degration in EV

[Resolution]
  It's to optimize FwdClk Offset to make it doesn't reach LockUi value > 4.
  In EarlyReadTimingCentering2D, when rerun MrcLockUiCalibration, if LockUiCount is 4 or more,  reduce Codelimit by 4 ticks.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 15010656346
Original commit date: Thu Jan 13 23:56:25 2022 +0530
Change-Id: Ie825c26977c51e3e229597dcaec4036d705e4416
Original commit hash: 36f4556b22a89af8a405812e11c1325da4886d9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 140bccd67403f23223fadd84dd0319b42f062d31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:34 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.110

(cherry picked from commit c0e5d9045f1f80a0f972ba5c4a2a069a1fd56c7c)

Sun Jan 30 10:25:40 2022 +0000
Original commit date: Sun Jan 30 10:25:40 2022 +0000
Original commit hash: 0807ff18f2d4252622e5b1e5aecc822394e4a210

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 87f4a9c7435929cf06c82811036ad28ea618e3bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:32 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010656340][ADL-P ADL-M | LP5] LP5 WCK2CK leveling training uses the initial rising edge as the training result to avoid the speckling impact.

[Feature Description]
WCK2CK final result uses the initial rising edgeLP5 WCK2CK leveling training uses the initial rising edge as the training result to avoid the speckling impact.

[Resolution]
LP5 WCK2CK leveling training uses the initial rising edge as the training result to avoid the speckling impact.

[Impacted Area]
WCK2CK

[Register Impacted]
PHY

Hsd-es-id: 15010656340
Original commit date: Thu Jan 27 16:56:32 2022 +0800
Change-Id: Ib53c304ce5dc207947c02a6e3217ffcb73fb97cf
Original commit hash: 80709aceba8fe7fef8dc90b24e48afee6cd63224

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 877b9e0215d548ecffeb8ef7b3370f9257222fb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jan 29 21:03:45 2022 -0800
Change-Id: I168cdfbf157bd431e37e7acf1659b94dbe9bfb16
Original commit hash: 033f3820c81ea32dcd4cf56e1bf39e2187eeced4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 42d406867567401e568770a4260ebf6b44ba3c90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:29 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3056_01

Hsd-es-id: N/A
Original commit date: Sat Jan 29 09:10:59 2022 -0800
Change-Id: I45eef15d1d868e24db4860916168d9d434465790
Original commit hash: e86adaef5eaee8317015a2b7f5e352665025effb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4355f2c91d94094ba399c37f24879c5747536ecd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:28 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3056_00

Hsd-es-id: N/A
Original commit date: Sat Jan 29 08:51:42 2022 -0800
Change-Id: I128d46eed37c3d8e9018c109ebc4047aef5da03d
Original commit hash: 9fe36a43cc0b50d0612529e59f3161d4ac77939b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 48ec4afdbb4bf50f83feb418e228cd277e68fbf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:26 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA][PO] Enable TCSS capsule update

Set correct TCSS PD type.
Set correct number of TCSS PD for update.
Set correct retimer index structure.

Hsd-es-id: 15010610222
Original commit date: Mon Jan 10 18:10:41 2022 +0800
Change-Id: I2aeee5696320d6eb739bbfbe23d41b3c4638d6cd
Original commit hash: 5b1103e4780a885f3f11c73b4c20805e64860372

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 59aaba3b2e21c416c8d21595748314b777a28e91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:24 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.109

(cherry picked from commit dc265cb9d9c257a5a5679602b86f437347a7854a)

Sat Jan 29 07:46:03 2022 +0000
Original commit date: Sat Jan 29 07:46:03 2022 +0000
Original commit hash: d0e01b155a5013396abf257573fd8ada26e0f279

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c18a548a2234eff12aa1082e5219fa0c0f703489 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:23 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010654838][ADL-S ADL-P ADL-M | DDR5] Not remove the DLL Reset command and mpcApplyVrefCa in DDR5 MR sequence

[Feature Description]
Not remove the DLL Reset command and mpcApplyVrefCa in DDR5 MR sequence

[Resolution]
Not remove the DLL Reset command and mpcApplyVrefCa in DDR5 MR sequence

[Impacted Area]
DDR5

[Register Impacted]
DRAM

Hsd-es-id: 15010654838
Original commit date: Sat Jan 29 00:03:16 2022 -0700
Change-Id: I672d1541ad3d75463132e8a9ba10ba2c0a91dbff
Original commit hash: d7bdd5fa0b117eb4023e1941a28bafff8b9f6702

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 3c4872e261d8765b3b537b1b8fa1209c2a951535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:18 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jan 28 10:45:14 2022 -0800
Change-Id: Ice313e927c1f028467fbb799087c8e2c90d54845
Original commit hash: f637186fcebd4a89924688511d9c2a7eb3bcc21e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a205f2aacb2cee505d0e834a9ccc4e028637933f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:16 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3055_01

Hsd-es-id: N/A
Original commit date: Fri Jan 28 09:11:21 2022 -0800
Change-Id: Iaa861365dc2d388d52ea2756031e22ee83ec79bb
Original commit hash: 335dee2d9b06dd0fa72df0e3f0c1dd6da687a871

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4615adba473f3cab658bcf9a7cd452cc6529cff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:15 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3055_00

Hsd-es-id: N/A
Original commit date: Fri Jan 28 08:52:17 2022 -0800
Change-Id: Ibdfe61352c0344060aa0696acc3ebff4a0e76b25
Original commit hash: 378cb53e5e0b5803df8c3f1eca178e8b74575042

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d0511e5bb5e2c32e0c224daf263a815644d966dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:13 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS] Default enable FVM for RPL-S 8161 SKUs and Default disable FVM for rest RPL SKUs

Hsd-es-id: 16015672515
Original commit date: Fri Jan 28 15:06:45 2022 +0800
Change-Id: I123f60667b91c3bd86041db92b4d6aad3ef9420a
Original commit hash: 65de13de861b107e2ff3948b4c71ece6d838f02d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: da699a782f29a1d43d32a1df6edddb8905c2922a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:11 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.108

(cherry picked from commit dd1ed615a177a9a18faca2276b9fc255821ce3d0)

Fri Jan 28 14:21:22 2022 +0000
Original commit date: Fri Jan 28 14:21:22 2022 +0000
Original commit hash: b4727d4b8c58546896b9504dbb58ab8cdce82f2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8c9f02748d7aaed93d5cf27d6184b9abd4eca448 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:10 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010651228][ADL-S | DDR5] DDR5 double size DIMM frequency limit update

[Feature Description]
DDR5 double size DIMM frequency limit update
1. Change the existing Ddr5DoubleSize2Dpc policy to be Ddr5DoubleSizeDimmPerChannel, which will inform 1 or 2 DPC when it is non-zero.
2. The max frequency for DDR5 double size DIMM 1DPC update.

[Resolution]
DDR5 double size DIMM frequency limit update
1. Change the existing Ddr5DoubleSize2Dpc policy to be Ddr5DoubleSizeDimmPerChannel, which will inform 1 or 2 DPC when it is non-zero.
2. The max frequency for DDR5 double size DIMM 1DPC update.

[Impacted Area]
DDR5 Double Size DIMM

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010651228
Original commit date: Tue Jan 11 16:51:15 2022 -0800
Change-Id: Ie1bf43510574117fa018749a4241103f77c92fc8
Original commit hash: fa2a663ee25d269269b3135f00eefdb84be90df3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a95328c58c42f5116e1b5923ddb6a6a74aac2bb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:07 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] PlatSamplePkg/Features: Move the UFS PEI phase related driver

Hsd-es-id: 16015490404
Original commit date: Fri Jan 28 18:41:32 2022 +0800
Change-Id: I7d79de3074d5ec3c32607e3e6cfddaed3cc0dcc1
Original commit hash: c0915f6f60ba83402c52ddc693e94b4ebb792e60

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/DmaMem.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.h
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.inf
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.uni
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPeiExtra.uni
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHcMem.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHcMem.h
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHci.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHci.h
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPei.c
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPei.h
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPei.inf
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPei.uni
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPeiExtra.uni
Features/Storage/UfsFeaturePkg/Include/UfsFeature.dsc
Features/Storage/UfsFeaturePkg/UfsFeaturePkg.dec

================================================================================ 
Commit: 3672de488e436ac6f27d39d40b728f26f9c3d230 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:05 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] UfsBlockIoPei: Rewrite UfsBlockIoPeimReadBlocks to make it read size decide by platform

[Description]
PC 0xF021: Assert: "PeiIoMmuMap - OUT_OF_RESOURCE"
PC 0x0C7F: Due to out of resource fail to read Obb
and Capsule backup from UFS would stack at this PC.

[Change]
1. UFS read block from device maxium transfer size decide by PcdUfsReadPeiMaxTransferSize
2. Remove the PcdVTdPeiDmaBufferSize size change
3. On ADL platform default transfer size is 64K (Value depend on DmaBufferSize)

Hsd-es-id: 16015490404
Original commit date: Fri Jan 28 14:23:42 2022 +0800
Change-Id: I285b86450f76abfd77f5e7cc2f02993f45794b88
Original commit hash: 6118e4eb8f379e5aee6b49f48293d853251870b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsBlockIoPei.c
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsBlockIoPei.inf
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsHci.c
Features/Storage/UfsFeaturePkg/UfsFeaturePkg.dec

================================================================================ 
Commit: 36e5618a6fe373002bbd4c0917cea97a959ce1c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:03 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-M] "Current TDC current Limit" should not visible under SA VR Settings BIOS knob
and should display values under Core/IA and GT VR Settings

Hsd-es-id: 16015676845
Original commit date: Thu Jan 27 14:03:48 2022 +0530
Change-Id: I7520d5ac4040b2344de8342fe3306dc8e7497a34
Original commit hash: d46a2c4c4485aaf93d20c74371876682796361a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 6551e62c0caa640bdd35bc2b8626ef08ebcf0c06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:01 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc: Skip PMSYNC Messages (Upstream) with
opcode 0x1 from PCH to CPU before RESET_CPL w

Configure PM_SYNC_MODE[6] (1->0) inside PCH/PMC before RESET_CPL to skip
all PMSYNC (upstream) messages with Opcode 0x1.

Hsd-es-id: 16015641867
Original commit date: Fri Jan 28 12:53:35 2022 +0530
Change-Id: I5a83761714ad42045f6cc7de252408d9afd657fd
Original commit hash: 3de04402780bdd141aa31b8cff029c717338f614

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 3f56dd4d4d72ff20904b18f084002299d44c12c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:19:00 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Exposing SSDT Table for HG

Hsd-es-id: 16015670722
Original commit date: Thu Jan 6 22:45:12 2022 +0530
Change-Id: I62d25de37688a0c3d3249f16b9a3a7963b1242e3
Original commit hash: 370ba55382b4e8b16d3a7f4778d060c5f412b234

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AmdAcpiTablePch.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AmdpxPch.ASL
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AtifPch.ASL
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AtpxSsdt.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/PxportPch.ASL
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/AmdAcpiTable.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Amdpx.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Atif.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Atpx.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Pxport.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/Include/HybridGraphicsInfo.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: d0ec59cde9f69cff500d3c1f5abe43bfb6f52ad3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:58 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS] Clear Strap BIT19 to indicate the specific CPU SKU doesn't support FVM

RPLS 6+4 cross ship SKU based on RPL 8+16 & all SKUs based on ADL 8+8 & all
SKUs based on ADL 6+0 die don't support FVM. Clear Strap BIT19 to indicate
those CPU SKUs don't support FVM.

And BIOS will also hide the BIOS menu (FVM enable/disable knob, IccLimit value
Setting) for those non-support CPU SKUs.

Hsd-es-id: 15010646476
Original commit date: Fri Jan 28 09:14:58 2022 +0800
Change-Id: Ib24ca41dbd0fcf22556af4e8b05f384c9ad13727
Original commit hash: 3f029d55f3afea49ee7821e6fc3e33f4c370f294

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: 71e13ca052342b01d42ce160c498a4c18ed412bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:50 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3054_01

Hsd-es-id: N/A
Original commit date: Thu Jan 27 09:09:41 2022 -0800
Change-Id: Idb1ca5b9a27dc84d9239cfe498572f46480823a5
Original commit hash: 042de3837985fc362d4d8ddc4d79d1e9dc1e30d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fea4f8fd6b237064086fec65a51a0ab8c83a844b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3054_00

Hsd-es-id: N/A
Original commit date: Thu Jan 27 08:48:48 2022 -0800
Change-Id: I8e48f2edd7c3cfbc49be2f1d29baf0badfb3dd21
Original commit hash: 249739201aa7f46f2956112dc3945ce7315fe3fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0f8550d67e259ba602cabd730f08171244e23b91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:47 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Updated the ucode for RPL S A0

Updated the Ucode 0x0000000d of A0

Hsd-es-id: 15010633429
Original commit date: Wed Jan 26 11:34:44 2022 +0800
Change-Id: I34b86c6e1c3f0ad1f74a430a7a75e7349b6f4bd6
Original commit hash: 36488ef3b7b71d069b067a84aa5f9e27772b227a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1278fde4fee1e6d7a47ab211f6c80e33a31d35d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:44 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS] Move TBT PERST GPIO init PreMem

Hsd-es-id: 15010468679
Original commit date: Fri Jan 21 17:41:01 2022 +0800
Change-Id: Ib4802b8aa3433885aadf5a6ae6d047ca5aab74b6
Original commit hash: fa2b6fec655118622aa504298be9c921a6beea26

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc

================================================================================ 
Commit: 6d15db2f34948324f7ceae7be35331a98bfb8961 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:41 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.107

(cherry picked from commit 72b12624ab9dd685aa3ffc972755cd1490870946)

Thu Jan 27 07:12:57 2022 +0000
Original commit date: Thu Jan 27 07:12:57 2022 +0000
Original commit hash: 3bf24b3d9bcafd445df0da9e53f608f73a27c666

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d27a42d78ce96573fcc68b0f43d8f964742429b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:39 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015344834][ADL-S ADL-P ADL-M | DDR5] Remove the DLL Reset command and mpcApplyVrefCa in DDR5 MR sequence to follow spec

[Feature Description]
Remove the DLL Reset command and mpcApplyVrefCa in DDR5 MR sequence to follow spec

[Resolution]
Remove the DLL Reset command mpcDllReset and mpcApplyVrefCa in DDR5 MR sequence Ddr5SagvMrOrder to follow spec

[Impacted Area]
DDR5

[Register Impacted]
DRAM

Hsd-es-id: 16015344834
Original commit date: Wed Dec 8 23:44:09 2021 +0800
Change-Id: Iffdd7a7e23e3b8c5b5164c173f9ea58cc4e0c007
Original commit hash: 5e2ad1c523bd6da8a61b821c69c054a0dda70ecc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: fd7f08ec559509a85ae405d68a0cd0f50d646d5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:38 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jan 26 21:20:32 2022 -0800
Change-Id: I9f3e965b78c87557ed19b93a7fdfcb50c5c3b7a1
Original commit hash: 805551a8e7e0d476894a7e6d64b8b3ab868cafc4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2b0e2fa983c422c46c519cd78e6e905e1f619079 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:35 2022 +0800 
-------------------------------------------------------------------------------- 
RaptorLakePBoards: Fix Critical KW issue

Fix KW issue:
 'GpioPad' is used uninitialized in this function

Hsd-es-id: 15010636140
Original commit date: Wed Jan 26 16:13:19 2022 +0800
Change-Id: I1fa82fcde663a38f0205796609214e3afaad3b78
Original commit hash: a083a3fd82498c58552a447ea0df08ddfd37d28b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 396015ffbcee5e0184c3bdb92307a14aea24ea6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:33 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup: Change value of KEY_TPM_GOTO

To fix build error:
TcgSetup.hfr(64): ERROR 12288: 4171
  	: already defined

Hsd-es-id: 15010610004
Original commit date: Fri Jan 21 14:26:29 2022 +0800
Change-Id: I446e8b272a9a54960e610a5f7f6699dce0bb4649
Original commit hash: ab242e2fb51bd248359e6fb09be7900c410505f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: cd51767f04f447b0385543dae1cebe21205ca776 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:29 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3053_01

Hsd-es-id: N/A
Original commit date: Wed Jan 26 09:11:45 2022 -0800
Change-Id: I5ae1b8b8f278b04baceefe1a890be1659f97b8e6
Original commit hash: d6e91274e4de332b2d7e338e26b059fde034a654

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5fee2cb71afdaeb13b47aa33e9e9ad9e3c9abd5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:27 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3053_00

Hsd-es-id: N/A
Original commit date: Wed Jan 26 08:50:38 2022 -0800
Change-Id: I3b933870c8d319f1aaf745af57ec7342a96c6034
Original commit hash: b9b442de6eff5b92d4ab0fd51e97bdabd1df420c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f8b11b360c115c479aba90e258fb2a3410e811a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:26 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][LP5][DDR5]PowerMeter support

Add PowerMeter config for RPL-P LP5 and DDR5 RVP.

Hsd-es-id: 1509974786
Original commit date: Mon Jan 10 14:12:53 2022 +0800
Change-Id: Ibffaff35e3a56ac4e3bcc32bf6f08cfb3231a74c
Original commit hash: c87827e916348c71c5ca4723a60b23c57dfc5bdf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: 038ccaf4e5b777b821ffde3f89d34f77e7ecf375 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:24 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][LP5]Board support #1

Reuse ADL-P LP5 T4 config, apply GPIO delta change.

Hsd-es-id: 15010634151
Original commit date: Wed Dec 29 10:47:02 2021 +0800
Change-Id: I0f48c4ce8cafe3e61b459b97ee48bc53ca71bbae
Original commit hash: 5a55781c5596bd7a772aa33800dd25476c8605da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: cd69d904b95d8d50c521f9d75df300b873ae7710 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:22 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][K0][L0][L1][DDR5][SnS]: BSOD : Unexpected Store Exception (0% Dump) observed while running S4 S5 WR Cycles

Bus Check notification is sent to OSPM to wake up the VMD controller from D3hot

Hsd-es-id: 16015670752
Original commit date: Wed Jan 19 17:53:29 2022 -0800
Change-Id: I2887a7adb4c2f496e1167325db2585084aa4e32c
Original commit hash: 82bcc76fae2a7053428ff00c0a475d20696171a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl

================================================================================ 
Commit: 9b8020a127a65ecbf9adc02e35266245051ba667 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:20 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jan 25 09:59:09 2022 -0800
Change-Id: Ia3b43cbb8db870fcbf489c5c1a419a25fa0a7cbf
Original commit hash: b867b2060cff389fcad35019b33d104fe261add7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b9ece7f00c235e2367ada678b01ef657833cfe0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:17 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc; Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

Part 4.
  --Add ADL-N Device ID checks.

Hsd-es-id: 14015875179
Original commit date: Tue Jan 25 16:10:17 2022 +0530
Change-Id: Ibe8bf4142beca98621bb5b21e8343a2abed41095
Original commit hash: 539efaa9c0e4cc812554ebc0410a43a8c9049108

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 6bc22d257308b481d6429224753d87f2270774dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:16 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3052_01

Hsd-es-id: N/A
Original commit date: Tue Jan 25 09:09:29 2022 -0800
Change-Id: I00dce50d9f864c3b31d562f1e73b7a6aea2da6c9
Original commit hash: 43548b9c79d345f51f658700376f448d6b9d8d5c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4f367cbc13264412275fb19e2c17c765f69703be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:13 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3052_00

Hsd-es-id: N/A
Original commit date: Tue Jan 25 08:50:31 2022 -0800
Change-Id: I415579f8048e4cc9f162cb05eff3231977b7da05
Original commit hash: fc67c8b71eea813376424b5223e12189b250d624

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c2c38403791e07f2c40c2574a907a4408112b4d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:10 2022 +0800 
-------------------------------------------------------------------------------- 
C1S/ME: [PSR] MEFWCAPS does not display PSR support status

Add PSR support status bit in MEFW Capabilities.

Original commit date: Mon Jan 24 12:00:02 2022 +0800
Change-Id: I1d381c3602510081177d2cbb83ef303fa2372be0
Original commit hash: f1cc86351a2e5c2e757c6578bf8ffac5c6591ffb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c

================================================================================ 
Commit: 2c00eaa89374603edcb6d37c09b71fb1d69fa870 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:06 2022 +0800 
-------------------------------------------------------------------------------- 
[CilentOneSiliconPkg/PcieRp]RP flags Completion Timeout and Unexpected Completion in UES in Gen4 boot only

Updated pcie root port initialization code to check for equalization having completed and the link being trained to L0 before sending any downstream transactions as per BWG recommendation.

Hsd-es-id: 14015814697
Original commit date: Mon Jan 17 13:03:16 2022 -0800
Change-Id: I546286f8d199940c064780c9c43268ba4bf3e3ca
Original commit hash: 1f214d819d9923d0b2b3e7b95a484f3e1d8d659e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 3edf647f78f4b6a3df13d1bc6e7153df9f297a68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:04 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3051_01

Hsd-es-id: N/A
Original commit date: Mon Jan 24 09:21:38 2022 -0800
Change-Id: If16b65792a6d5464fdcf273ecc2e48a5fb785879
Original commit hash: efa6b93f6c69c0238f6d075147078fb24cfca91d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1fb46d2ba148c3ccb480d3d6fc4d476cc0c2e209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:02 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3051_00

Hsd-es-id: N/A
Original commit date: Mon Jan 24 08:52:15 2022 -0800
Change-Id: I5c7791476e7083af42ae97ad6e5ef080bef6f7f5
Original commit hash: c9b5d6c903ab05a4fe14a2ac9ff6b389d265988c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aeb5f3734a3de14ef33a9b866931055137372d58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:18:01 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N][Security]: VTInfo Test Status Failing with Error-51 on VTinfotool v.1.1.51

Failure: Check VTx presence and enable matches SMBIOS Type 131 table.
-- Table 131: CPU Capability(0x04) Bit 4(VMX Capability) must equal CPUID1:ECX[5].

Reason:
CSME SMBIOS table 131 was not getting updates because MeSmbiosUpdateConfigDxe module
was skipped for ADL-N from boardkpg.fdf

Hsd-es-id: 16015658098
Original commit date: Mon Jan 24 19:03:24 2022 +0530
Change-Id: I209920c21c06d82cf66ff86be2e9bdf824e33c1c
Original commit hash: c689cd3608e7bf3f4b35ae6c229b2b8d77562654

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 302f9af715328ed444425bc6afc538437e8c3e7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:59 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.106

(cherry picked from commit 0e406685b3462acf4df1217dfbce964130b60d4c)

Mon Jan 24 13:59:35 2022 +0000
Original commit date: Mon Jan 24 13:59:35 2022 +0000
Original commit hash: 2c8e7c791d449ac81e7b85899f357206faf3eb90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 730f85614d9349f8773bd88bd2ba23c72e4f8d7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:58 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLN][PO] Adding Safe settings required for ADLN

1. Added MRC Adjustment frequesncy for ADLN PO
2. BIOS settings for ADLN PO

Hsd-es-id: N/A
Original commit date: Mon Jan 24 17:41:16 2022 +0530
Change-Id: Ife5cca8eee37eeb157a8c1fe7a2bcf90fa121df5
Original commit hash: 0e7c57ac2d552ed4c04370fee53f808271380ebb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 718e78605994e17a25cfbd468da4203dbffc8ecb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:56 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.105

(cherry picked from commit 86f59766552379746d7066c7a6852094a6210813)

Mon Jan 24 12:42:06 2022 +0000
Original commit date: Mon Jan 24 12:42:06 2022 +0000
Original commit hash: d00ed1a8d5f695050c2a946c7ce8b2ebf767ded0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 754cb2c11fef31e5a92cb511bd1aee6cd8f41a79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:54 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N] Support real ADL-N A0 in MRC

Drop ADL-N Rev0 support and switch real A0 silicon.

Hsd-es-id: N/A
Original commit date: Mon Jul 26 15:34:25 2021 +0800
Change-Id: If7a78a6980d8f9a2c29e65bfe324f1a3073201f6
Original commit hash: be4bc918e09479f171cc3f25991a05104f87cc70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h

================================================================================ 
Commit: 4e7b5f0c92641431f5f97b2220d6140fc98cbe92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:50 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/AdlPch: Adding PCH_N ACPI support.

Hsd-es-id: 16015633118
Original commit date: Mon Jan 24 15:50:49 2022 +0530
Change-Id: I450eb032f75b5513bedfe6591ca171c06725f493
Original commit hash: 4a43a1257afa5a185046eb9658c190b148b3616c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/PchUsbSingleHsPort.hfr
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/CnviAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/SataAdl.asl
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviCommon.asl
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c

================================================================================ 
Commit: 0b9db00ca2cdbb6520c162c225890cca68389231 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:49 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.104

(cherry picked from commit d77436244d26589b6ecb26b3a2777cc45b67b823)

Mon Jan 24 09:00:35 2022 +0000
Original commit date: Mon Jan 24 09:00:35 2022 +0000
Original commit hash: bed046a5f3580aa295faeefe2671c239a8b80472

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 837a293944a456c3b9008fe99b1081cff5cc9bb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:47 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][1508986805][LPDDR5] lpddr5 mc is is not waiting tcslck before shutting wck down on pde

[Feature Description]
lpddr5 mc is is not waiting tcslck before shutting wck down on pde
tWCKSTOP:  Max(2nCK, 6ns): Valid Write Clock Requirement after CAS(WS_OFF) Command
tCSLCK: Max(5ns, 3nCK):  Valid Clock Requirement after PDE

[Resolution]
lpddr5 mc is is not waiting tcslck before shutting wck down on pde
tWCKSTOP:  Max(2nCK, 6ns): Valid Write Clock Requirement after CAS(WS_OFF) Command
tCSLCK: Max(5ns, 3nCK):  Valid Clock Requirement after PDE

[Impacted Area]
LP5 Timing

[Register Impacted]
MC

Hsd-es-id: 1508986805
Original commit date: Sat Jan 22 23:33:07 2022 +0800
Change-Id: I90c139eb2849e029fe06e22898b95455f3c82d54
Original commit hash: 85ee6049137252608a1e988718119edd8ad5bd0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h

================================================================================ 
Commit: 3ddd78ea4882336088541d1703aef5160b78cb20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:43 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL]: Bug fix for PpmOverrideTable

The pointer(PpmOverrideTable) need to be initialized before each use,
otherwise there will be unpredictable consequences.

Hsd-es-id: 15010604726
Original commit date: Thu Jan 20 14:51:38 2022 +0800
Change-Id: I6bdc32878e768e49bafb42c404e24dcfb0fd0c04
Original commit hash: f32ebae3db8a6779eed1b04625291b56f319edba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 7c2fcfcf9d46674ffc9bdd015d3dda6f3844b569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:42 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.103

(cherry picked from commit f9816febf1bfe462fd59f377e7a4e5181d550bd8)

Mon Jan 24 06:28:30 2022 +0000
Original commit date: Mon Jan 24 06:28:30 2022 +0000
Original commit hash: 476217b0e221014659c3f01ba32b6a7ce2da7f64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 15bc898d1d20fac9f7e1f7ff1a235ed9b7e7284b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:40 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P]: The v3.4.2 BCT tool does not support the latest 2.3 FSP( .bsf ) file

Removed quotation marks from FSPM UPD help string to fix the issue.

Hsd-es-id: 16015638936
Original commit date: Fri Jan 21 15:39:21 2022 +0530
Change-Id: I57b96cdf05410b4114ec95d717e952668f194e6b
Original commit hash: 092cdcae7b619ba7921e0464d4095624af31dcde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 6e33fb1e6c41d115a5a0a5731beab5c81dde904a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:38 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][16015542272][ADL-P ADL-M | LP5] Tx Vddq is not set properly for higher frequencies in 2R configuration.

[Issue Description]
  TX_VDDQ for frequencies above 5200 in 2R config should be 1000 mV but current MRC is configuring 800 mV.
  'Outputs->VccddqVoltage' policy is updated based on 'Outputs->ValidRankMask' in MrcSetOverrides. But
  'Outputs->ValidRankMask' updated with right value later in MRC, hence using wrong ValidRankMask updates
  VccddqVoltage with wrong value.

[Resolution]
  Use 'Outputs->Any2Ranks' policy to find number of ranks present and update the VccddqVoltage accordingly.

[Other Changes]
  Added code changes to enable LVR for early DVFS if Vddq is different across SaGv points.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 16015542272
Original commit date: Thu Jan 20 08:56:32 2022 +0530
Change-Id: Ia5fb101091ff6334826f212447c35ef81bb76517
Original commit hash: 676e2904f1eb9c4c94f2b39006ed8f81a5d81773

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4e20f18b99472dcba0ca2c6e17a1def18c42b9e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:36 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL]: Update _CPC Reference performance

Reference performance should be update to MaxNonTurboRatio * ScalingFactor when Ctdp support
and 0 to non-Ctdp

Hsd-es-id: 15010597835
Original commit date: Wed Jan 19 11:47:28 2022 +0800
Change-Id: Ia69d2731bdc5dbcccc9a6f27e52c130be15d047a
Original commit hash: 6c31576a05a3b08d1baa183bd545fbf6ebd99407

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: c858ae76efef126c290f6b1d70a20840d74c9a26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:35 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix unsupported CPU SKU issue for RPLS 6+8 & 6+4 & 4+0 & 2+0

Hsd-es-id: 15010587229
Original commit date: Sun Jan 23 15:49:36 2022 +0800
Change-Id: Ia8e0f89d0825fb3dd3036fa693f0fffa1aa9b153
Original commit hash: 6dff7484d4650d2394579600f8f33912e502c62e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 7f2b66bdb7623deba9ccf94867ed4ca3024384db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3047_01

Hsd-es-id: N/A
Original commit date: Sun Jan 23 09:20:28 2022 -0800
Change-Id: I363da57dc55a0eb2ccc9cb59cc6c9164e9306e5d
Original commit hash: 6571ebc7827e7eab9d68615f844c89318a31d89a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cb0e5aea17957efd9c2a3edb8490d88f472b3299 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:31 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL] Fix unsupported CPU SKU issue for RPLS 6+8 & 6+4 & 4+0 & 2+0"

This reverts commit b9a44707409add2257317d14e85048f7d0441415.

Original commit date: Mon Feb 21 09:23:58 2022 +0800
Change-Id: I2a62af68cd3004be698d304366af0cf401463058
Original commit hash: 769a3648e92b0893aa1d469e566526b7b61472eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: f59da4a237880fd7796aeee7d446629338be45c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:30 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL-S] Updated the ucode for RPL S A0"

This reverts commit dabe2d6539d75cd143030de750d36ccd01c618a8.

Mon Feb 21 09:23:47 2022 +0800
Original commit date: Mon Feb 21 09:23:47 2022 +0800
Original commit hash: 3131cd4f27dcafffef50fb036304327f995d73ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 680c0aed6be94e4172fb0655a0144c4ebbf31ee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:28 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPLS] Clear Strap BIT19 to indicate the specific CPU SKU doesn't support FVM"

This reverts commit ca51d4029e346b20e068ed60207ab7c193484ce5.

Mon Feb 21 09:23:36 2022 +0800
Original commit date: Mon Feb 21 09:23:36 2022 +0800
Original commit hash: 2b0b3e71fe2523a50aba294b7c4ab24a25bb03b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: 2bc536d192606870c01aaeef30fd20ad8e533ac4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:26 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-M] "Current TDC current Limit" should not visible under SA VR Settings BIOS knob"

This reverts commit 1dc8d371f5393bb30ecee6bf73513ab58331f22e.

Mon Feb 21 09:23:21 2022 +0800
Original commit date: Mon Feb 21 09:23:21 2022 +0800
Original commit hash: bc896502f7f4d29e13cd0132de03e9b9c3c30883

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 160a1befba1f63274bea490babd0bab9778cdbc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 10 13:17:24 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPLS] Default enable FVM for RPL-S 8161 SKUs and Default disable FVM for rest RPL SKUs"

This reverts commit 111a57c467cc7198f4b51a5b3d1efa8002e52d2d.

Mon Feb 21 09:23:11 2022 +0800
Original commit date: Mon Feb 21 09:23:11 2022 +0800
Original commit hash: d768eb28205c1aff9f832538dd7e21a9a49edc0a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
