<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p931" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_931{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_931{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_931{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_931{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_931{left:96px;bottom:1038px;letter-spacing:0.16px;}
#t6_931{left:96px;bottom:1009px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t7_931{left:96px;bottom:988px;letter-spacing:0.06px;word-spacing:-0.77px;}
#t8_931{left:96px;bottom:966px;letter-spacing:0.13px;word-spacing:-0.58px;}
#t9_931{left:96px;bottom:945px;letter-spacing:0.13px;}
#ta_931{left:96px;bottom:905px;letter-spacing:0.1px;word-spacing:0.08px;}
#tb_931{left:96px;bottom:876px;letter-spacing:0.09px;word-spacing:-0.42px;}
#tc_931{left:96px;bottom:855px;letter-spacing:0.1px;word-spacing:-0.43px;}
#td_931{left:96px;bottom:834px;letter-spacing:0.12px;word-spacing:-0.47px;}
#te_931{left:96px;bottom:812px;letter-spacing:0.07px;word-spacing:-0.4px;}
#tf_931{left:96px;bottom:772px;letter-spacing:0.13px;}
#tg_931{left:173px;bottom:772px;letter-spacing:0.1px;word-spacing:-0.59px;}
#th_931{left:96px;bottom:740px;letter-spacing:0.09px;word-spacing:-0.41px;}
#ti_931{left:96px;bottom:719px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tj_931{left:96px;bottom:698px;letter-spacing:0.08px;word-spacing:-0.41px;}
#tk_931{left:96px;bottom:676px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tl_931{left:96px;bottom:641px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tm_931{left:96px;bottom:620px;letter-spacing:0.11px;word-spacing:-0.78px;}
#tn_931{left:96px;bottom:598px;letter-spacing:0.12px;word-spacing:-0.46px;}
#to_931{left:96px;bottom:577px;letter-spacing:0.1px;word-spacing:-0.41px;}
#tp_931{left:96px;bottom:555px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_931{left:96px;bottom:520px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tr_931{left:96px;bottom:499px;letter-spacing:0.12px;word-spacing:-0.51px;}
#ts_931{left:96px;bottom:478px;letter-spacing:0.1px;word-spacing:-0.44px;}
#tt_931{left:96px;bottom:456px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tu_931{left:96px;bottom:435px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tv_931{left:96px;bottom:413px;letter-spacing:0.12px;word-spacing:-0.99px;}
#tw_931{left:96px;bottom:392px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tx_931{left:739px;bottom:401px;letter-spacing:-0.08px;}
#ty_931{left:754px;bottom:392px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tz_931{left:96px;bottom:371px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t10_931{left:96px;bottom:336px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t11_931{left:96px;bottom:314px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t12_931{left:96px;bottom:279px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t13_931{left:96px;bottom:244px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t14_931{left:96px;bottom:209px;letter-spacing:0.06px;word-spacing:-0.38px;}
#t15_931{left:96px;bottom:187px;letter-spacing:0.08px;word-spacing:-0.4px;}
#t16_931{left:96px;bottom:152px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t17_931{left:96px;bottom:131px;letter-spacing:0.09px;word-spacing:-0.43px;}
#t18_931{left:96px;bottom:109px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t19_931{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_931{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_931{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_931{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_931{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_931{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_931{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.s7_931{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts931" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg931Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg931" style="-webkit-user-select: none;"><object width="935" height="1210" data="931/931.svg" type="image/svg+xml" id="pdf931" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_931" class="t s1_931">Software Debug and Performance Resources </span><span id="t2_931" class="t s2_931">476 </span>
<span id="t3_931" class="t s3_931">24593—Rev. 3.41—June 2023 </span><span id="t4_931" class="t s3_931">AMD64 Technology </span>
<span id="t5_931" class="t s4_931">Saving State at SMM Entry and Exit </span>
<span id="t6_931" class="t s5_931">SMM entry and exit must save and restore LWP state when the processor is going to change power </span>
<span id="t7_931" class="t s5_931">state. SMM must use XSAVE/XRSTOR and must also save and restore LWP_CFG. Since LWP is ring </span>
<span id="t8_931" class="t s5_931">3 only and is inactive in System Management Mode, its state should not need to be saved and restored </span>
<span id="t9_931" class="t s5_931">otherwise. </span>
<span id="ta_931" class="t s4_931">Notes on Restoring LWP State </span>
<span id="tb_931" class="t s5_931">The LWPCB may not be in memory at all times. Therefore, the LWP hardware does not attempt to </span>
<span id="tc_931" class="t s5_931">access it while still in the OS kernel/VMM/SMM, since that access might fault. Some LWP state is </span>
<span id="td_931" class="t s5_931">restored once the processor is in ring 3 and can take a #PF exception without crashing. This usually </span>
<span id="te_931" class="t s5_931">happens the next time LWP needs to store an event record into the ring buffer. </span>
<span id="tf_931" class="t s4_931">13.4.8.3 </span><span id="tg_931" class="t s4_931">LWPCB Access </span>
<span id="th_931" class="t s5_931">Several LWPCB fields are written asynchronously by the LWP hardware and by the user software. </span>
<span id="ti_931" class="t s5_931">This section discusses techniques for reducing the associated memory traffic. This is interesting to </span>
<span id="tj_931" class="t s5_931">software because it influences what state is kept internally in LWP, and it explains the protocol </span>
<span id="tk_931" class="t s5_931">between the hardware filling the event ring buffer and the software emptying it. </span>
<span id="tl_931" class="t s5_931">The hardware keeps an internal copy of the event ring buffer head pointer. It need not flush the head </span>
<span id="tm_931" class="t s5_931">pointer to the LWPCB every time it stores an event record. The flush can be done periodically or it can </span>
<span id="tn_931" class="t s5_931">be deferred until a threshold or buffer full condition happens or until the application executes </span>
<span id="to_931" class="t s5_931">LLWPCB or SLWPCB. Exceeding the buffer threshold always forces the head pointer to memory so </span>
<span id="tp_931" class="t s5_931">that the interrupt handler emptying the ring buffer sees the threshold condition. </span>
<span id="tq_931" class="t s5_931">The hardware may keep an internal copy of the event ring buffer tail pointer. It need not read the </span>
<span id="tr_931" class="t s5_931">software-maintained tail pointer unless it detects a threshold or buffer full condition. At that point, it </span>
<span id="ts_931" class="t s5_931">rereads the tail pointer to see if software has emptied some records from the ring buffer. If so, it </span>
<span id="tt_931" class="t s5_931">recomputes the condition and acts accordingly. This implies that software polling the ring buffer </span>
<span id="tu_931" class="t s5_931">should begin processing event records when it detects a threshold condition itself. To avoid a race </span>
<span id="tv_931" class="t s5_931">condition with software, the hardware rereads the tail pointer every time it stores an event record while </span>
<span id="tw_931" class="t s5_931">the threshold condition appears to be true. (An implementation can relax this to “every n </span>
<span id="tx_931" class="t s6_931">th </span>
<span id="ty_931" class="t s5_931">time” for </span>
<span id="tz_931" class="t s5_931">some small value of n.) It also rereads it whenever the ring buffer appears to be full. </span>
<span id="t10_931" class="t s5_931">The interval values used to reset the counters can be cached in the hardware when the LLWPCB </span>
<span id="t11_931" class="t s5_931">instruction is executed, or they can be read from the LWPCB each time the counter overflows. </span>
<span id="t12_931" class="t s5_931">The ring buffer base and size are cached in the hardware. </span>
<span id="t13_931" class="t s5_931">The MissedEvents value is a counter for an exceptional condition and is kept in memory. </span>
<span id="t14_931" class="t s5_931">The cached LWP state is refreshed from the LWPCB when LWP is enabled either explicitly via </span>
<span id="t15_931" class="t s5_931">LLWPCB or implicitly when needed in ring 3 after LWP state is restored via XRSTOR. </span>
<span id="t16_931" class="t s5_931">Caching implies that software cannot reliably change sampling intervals or other cached state by </span>
<span id="t17_931" class="t s5_931">modifying the LWPCB. The change might not be noticed by the LWP hardware. On the other hand, </span>
<span id="t18_931" class="t s5_931">changing state in the LWPCB while LWP is running may change the operation at an unpredictable </span>
<span id="t19_931" class="t s7_931">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
