// Seed: 1907948654
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    output supply1 id_2
);
  wire id_4, id_5, id_6, id_7;
  module_2(
      id_0, id_0, id_0
  );
endmodule
module module_1 (
    input  supply0 id_0,
    output supply0 id_1
);
  assign id_1 = id_0;
  module_0(
      id_0, id_1, id_1
  );
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2
);
  reg id_4 = 1 == id_4 * 1;
  always @(posedge id_2 or posedge {1{id_0}}) begin
    if (id_1) begin : id_5
      id_5 = 1;
    end
    id_4 <= $display(1);
  end
endmodule
