// Seed: 1162830679
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4 = 1;
  wire id_5;
endmodule
module module_1;
  assign id_1 = 1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri id_3,
    output wand id_4,
    input wire id_5,
    output uwire id_6,
    input tri1 id_7,
    output wor id_8,
    output tri0 id_9,
    input wand id_10,
    output wire id_11,
    input tri id_12,
    output wire id_13,
    input wire id_14,
    output supply1 id_15,
    input supply0 id_16,
    input tri id_17,
    output wand id_18,
    input tri0 id_19,
    output supply1 id_20,
    input supply0 id_21,
    output tri id_22,
    input uwire id_23,
    output supply0 id_24
    , id_31,
    input supply1 id_25,
    output tri id_26,
    input uwire id_27,
    output tri1 id_28,
    input wor id_29
);
  supply1 id_32 = 1'b0;
  wire id_33;
  wire id_34;
  uwire id_35 = id_10;
  assign id_6 = 1'b0;
  wire id_36;
  wire  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ;
  id_51 :
  assert property (@(posedge id_46) id_37)
  else $display;
endmodule
module module_3 (
    output wor id_0,
    input supply1 id_1
);
  module_2 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
