Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 01:13:03 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.988        0.000                      0                 1526        0.112        0.000                      0                 1526       54.305        0.000                       0                   562  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.988        0.000                      0                 1522        0.112        0.000                      0                 1522       54.305        0.000                       0                   562  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.759        0.000                      0                    4        1.005        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.988ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.252ns  (logic 60.204ns (58.878%)  route 42.048ns (41.122%))
  Logic Levels:           319  (CARRY4=284 LUT2=1 LUT3=25 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.145     7.748    sm/D_states_q[6]
    SLICE_X35Y6          LUT4 (Prop_lut4_I2_O)        0.154     7.902 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.431     8.333    sm/ram_reg_i_92_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.660 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.574     9.233    sm/ram_reg_i_76_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.357 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.653    11.010    L_reg/M_sm_ra1[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.081    12.215    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.148    12.363 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.800    13.163    sm/M_alum_a[31]
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.491 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.491    alum/S[0]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.004 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.004    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.121 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.121    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.238 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.238    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.355 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.355    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.472 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.589 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.706 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.706    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.823 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.823    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.077 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.029    16.106    alum/temp_out0[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.473 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.473    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.023 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.023    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.137 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.978 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.902    18.879    alum/temp_out0[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.208 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.208    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.758 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.758    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.872 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.872    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.986 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.986    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.100 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.100    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.214 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.328 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.328    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.442 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.442    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.599 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.854    21.453    alum/temp_out0[29]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.238 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.238    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.352    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.466 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.466    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.580 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.580    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.694 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.694    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.808    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.922    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.193 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.042    24.235    alum/temp_out0[28]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.564 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.564    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.114 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.114    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.228 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.342 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.342    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.456 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.456    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.570 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.570    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.684 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.684    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.798 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.069 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.253    27.323    alum/temp_out0[27]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.123 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.123    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.240 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.357 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.357    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.474 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.474    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.591 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.591    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.708 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.708    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.825 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.942 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.942    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.099 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.193    30.292    alum/temp_out0[26]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332    30.624 r  alum/D_registers_q[7][25]_i_59/O
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q[7][25]_i_59_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.174 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.174    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.630    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.015 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.031    33.047    alum/temp_out0[25]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.376 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.376    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.926 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.881 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.559    35.440    alum/temp_out0[24]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.769 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    35.769    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.319 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.926    38.095    alum/temp_out0[23]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.424 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.424    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.974 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.974    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.088 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.088    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.202 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.316    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.430 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.544 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.781    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.938 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.310    41.248    alum/temp_out0[22]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.048 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.165 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.165    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.282 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.282    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.399 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.399    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.516 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.516    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.633 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.633    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.750 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.750    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.867 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.867    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.024 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.955    43.979    alum/temp_out0[21]
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.332    44.311 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.311    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.861 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.975 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.975    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.089 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.089    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.203 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.203    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.317 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.317    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.545 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.545    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.659 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.659    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.816 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.706    alum/temp_out0[20]
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.035 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.035    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.585 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.585    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.699 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.699    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.813 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.927 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.927    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.041 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.041    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.269 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.269    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.383 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.383    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.540 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    49.546    alum/temp_out0[19]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.875 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.875    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.539    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.653 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.767 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.767    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.881 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.881    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.995 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.995    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.109 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.109    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.999    52.387    alum/temp_out0[18]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    52.716 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.716    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.266 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.380 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.380    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.494 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.494    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.608 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.608    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.722    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.836    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.950    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.064 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.064    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.221 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    55.149    alum/temp_out0[17]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.478 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.011 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.128 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.128    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.245 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.245    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.362 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.362    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.479 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.596 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.596    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.713 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.713    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.830 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.830    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.987 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.071    58.058    alum/temp_out0[16]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    58.390 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.390    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.923 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.923    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.040 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.040    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.157 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.157    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.274 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.274    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.391    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.508    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.625    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.742 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.742    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.899 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.990    60.890    alum/temp_out0[15]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.222 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.222    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.755 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.872 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.872    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.989 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.989    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.106 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.106    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.223 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.223    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.340 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.340    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.457 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.457    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.130    63.860    alum/temp_out0[14]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    64.192 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.192    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.742 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.856 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.856    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.970 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.970    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.084 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.084    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.198 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.198    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.312 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.312    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.426 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.426    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.540 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.540    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.697 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.843    66.540    alum/temp_out0[13]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.869 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.419 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.419    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.533 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.533    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.647 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.647    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.761 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.761    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.875 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.875    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.989 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.103 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.103    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.217 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.217    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.374 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.903    69.277    alum/temp_out0[12]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    69.606 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.606    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.156 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.270 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.270    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.384 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.384    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.498 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.498    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.612 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.612    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.726 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.840 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.954 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.954    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.111 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.983    72.095    alum/temp_out0[11]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.424 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.424    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.957 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.957    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.074 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.074    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.191 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.191    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.308 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.425 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.542 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.542    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.659 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.659    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.776 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.776    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.933 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.909    74.842    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.174 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.724 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.838 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.838    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.952 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.952    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.066 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.066    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.180 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.180    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.294 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.679 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.775    alum/temp_out0[9]
    SLICE_X45Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.560 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.560    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.674 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.674    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.788 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.788    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.902 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.902    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.016 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.016    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.130 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.130    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.244 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.244    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.358 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.358    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.515 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.833    80.347    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.676 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.676    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.226 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.226    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.340 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.340    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.454 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.454    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.682 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.682    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.796 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.796    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.910 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.910    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.024 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.181 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.205    83.386    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.715 r  alum/D_registers_q[7][3]_i_162/O
                         net (fo=1, routed)           0.000    83.715    alum/D_registers_q[7][3]_i_162_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.228 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.228    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.345 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.345    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.462 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.462    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.579 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.579    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.696 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.813 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.930 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.930    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.087 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.935    86.022    alum/temp_out0[6]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.354 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.354    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.904 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.904    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.018 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.018    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.132 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.132    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.246 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.246    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.360 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.360    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.474 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.474    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.588 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.588    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.702 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.859 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.019    88.878    alum/temp_out0[5]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.663 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.663    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.777 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.777    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.891 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.618 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.936    91.554    alum/temp_out0[4]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.883 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.883    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.416 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.416    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.533 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.533    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.650 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.767 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.767    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.884 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.884    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.001 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.001    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.118 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.118    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.235 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.235    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.392 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.980    94.371    alum/temp_out0[3]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.159 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.159    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.273 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.273    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.387 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.387    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.501 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.615 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.615    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.729 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.729    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.843 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.843    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.957 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.957    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.114 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.940    97.054    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.383 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.383    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.933 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.933    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.047    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.161    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.275 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.275    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.389 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.389    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.503 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.503    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.617 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.617    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.731    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.888 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.968    99.856    alum/temp_out0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.641 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.755 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.755    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.869 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.869    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.983 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.983    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.097 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.097    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.211 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.211    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.325 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.325    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.439 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.596 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.573   102.169    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.329   102.498 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   103.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124   103.159 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.725   103.884    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124   104.008 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.758   105.766    sm/M_alum_out[0]
    SLICE_X46Y5          LUT5 (Prop_lut5_I4_O)        0.148   105.914 r  sm/ram_reg_i_29__0/O
                         net (fo=2, routed)           0.452   106.366    sm/brams/override_address[0]
    SLICE_X46Y5          LUT5 (Prop_lut5_I2_O)        0.357   106.723 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.676   107.399    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.773   115.388    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.388    
                         arrival time                        -107.399    
  -------------------------------------------------------------------
                         slack                                  7.988    

Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.799ns  (logic 60.267ns (58.626%)  route 42.532ns (41.374%))
  Logic Levels:           320  (CARRY4=284 LUT2=2 LUT3=25 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.145     7.748    sm/D_states_q[6]
    SLICE_X35Y6          LUT4 (Prop_lut4_I2_O)        0.154     7.902 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.431     8.333    sm/ram_reg_i_92_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.660 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.574     9.233    sm/ram_reg_i_76_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.357 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.653    11.010    L_reg/M_sm_ra1[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.081    12.215    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.148    12.363 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.800    13.163    sm/M_alum_a[31]
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.491 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.491    alum/S[0]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.004 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.004    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.121 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.121    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.238 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.238    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.355 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.355    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.472 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.589 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.706 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.706    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.823 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.823    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.077 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.029    16.106    alum/temp_out0[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.473 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.473    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.023 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.023    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.137 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.978 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.902    18.879    alum/temp_out0[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.208 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.208    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.758 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.758    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.872 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.872    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.986 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.986    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.100 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.100    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.214 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.328 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.328    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.442 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.442    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.599 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.854    21.453    alum/temp_out0[29]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.238 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.238    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.352    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.466 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.466    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.580 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.580    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.694 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.694    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.808    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.922    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.193 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.042    24.235    alum/temp_out0[28]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.564 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.564    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.114 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.114    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.228 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.342 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.342    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.456 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.456    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.570 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.570    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.684 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.684    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.798 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.069 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.253    27.323    alum/temp_out0[27]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.123 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.123    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.240 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.357 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.357    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.474 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.474    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.591 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.591    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.708 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.708    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.825 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.942 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.942    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.099 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.193    30.292    alum/temp_out0[26]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332    30.624 r  alum/D_registers_q[7][25]_i_59/O
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q[7][25]_i_59_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.174 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.174    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.630    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.015 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.031    33.047    alum/temp_out0[25]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.376 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.376    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.926 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.881 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.559    35.440    alum/temp_out0[24]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.769 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    35.769    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.319 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.926    38.095    alum/temp_out0[23]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.424 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.424    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.974 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.974    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.088 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.088    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.202 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.316    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.430 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.544 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.781    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.938 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.310    41.248    alum/temp_out0[22]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.048 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.165 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.165    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.282 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.282    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.399 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.399    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.516 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.516    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.633 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.633    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.750 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.750    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.867 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.867    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.024 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.955    43.979    alum/temp_out0[21]
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.332    44.311 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.311    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.861 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.975 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.975    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.089 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.089    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.203 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.203    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.317 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.317    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.545 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.545    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.659 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.659    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.816 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.706    alum/temp_out0[20]
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.035 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.035    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.585 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.585    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.699 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.699    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.813 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.927 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.927    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.041 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.041    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.269 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.269    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.383 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.383    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.540 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    49.546    alum/temp_out0[19]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.875 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.875    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.539    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.653 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.767 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.767    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.881 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.881    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.995 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.995    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.109 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.109    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.999    52.387    alum/temp_out0[18]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    52.716 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.716    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.266 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.380 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.380    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.494 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.494    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.608 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.608    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.722    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.836    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.950    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.064 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.064    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.221 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    55.149    alum/temp_out0[17]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.478 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.011 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.128 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.128    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.245 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.245    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.362 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.362    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.479 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.596 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.596    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.713 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.713    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.830 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.830    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.987 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.071    58.058    alum/temp_out0[16]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    58.390 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.390    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.923 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.923    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.040 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.040    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.157 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.157    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.274 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.274    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.391    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.508    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.625    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.742 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.742    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.899 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.990    60.890    alum/temp_out0[15]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.222 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.222    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.755 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.872 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.872    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.989 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.989    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.106 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.106    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.223 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.223    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.340 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.340    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.457 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.457    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.130    63.860    alum/temp_out0[14]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    64.192 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.192    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.742 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.856 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.856    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.970 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.970    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.084 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.084    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.198 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.198    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.312 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.312    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.426 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.426    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.540 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.540    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.697 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.843    66.540    alum/temp_out0[13]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.869 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.419 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.419    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.533 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.533    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.647 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.647    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.761 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.761    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.875 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.875    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.989 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.103 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.103    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.217 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.217    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.374 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.903    69.277    alum/temp_out0[12]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    69.606 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.606    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.156 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.270 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.270    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.384 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.384    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.498 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.498    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.612 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.612    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.726 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.840 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.954 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.954    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.111 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.983    72.095    alum/temp_out0[11]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.424 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.424    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.957 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.957    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.074 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.074    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.191 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.191    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.308 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.425 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.542 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.542    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.659 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.659    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.776 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.776    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.933 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.909    74.842    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.174 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.724 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.838 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.838    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.952 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.952    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.066 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.066    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.180 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.180    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.294 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.679 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.775    alum/temp_out0[9]
    SLICE_X45Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.560 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.560    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.674 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.674    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.788 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.788    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.902 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.902    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.016 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.016    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.130 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.130    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.244 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.244    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.358 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.358    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.515 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.833    80.347    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.676 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.676    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.226 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.226    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.340 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.340    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.454 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.454    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.682 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.682    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.796 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.796    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.910 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.910    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.024 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.181 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.205    83.386    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.715 r  alum/D_registers_q[7][3]_i_162/O
                         net (fo=1, routed)           0.000    83.715    alum/D_registers_q[7][3]_i_162_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.228 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.228    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.345 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.345    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.462 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.462    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.579 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.579    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.696 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.813 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.930 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.930    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.087 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.935    86.022    alum/temp_out0[6]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.354 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.354    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.904 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.904    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.018 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.018    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.132 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.132    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.246 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.246    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.360 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.360    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.474 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.474    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.588 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.588    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.702 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.859 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.019    88.878    alum/temp_out0[5]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.663 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.663    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.777 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.777    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.891 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.618 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.936    91.554    alum/temp_out0[4]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.883 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.883    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.416 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.416    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.533 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.533    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.650 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.767 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.767    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.884 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.884    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.001 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.001    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.118 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.118    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.235 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.235    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.392 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.980    94.371    alum/temp_out0[3]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.159 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.159    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.273 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.273    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.387 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.387    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.501 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.615 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.615    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.729 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.729    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.843 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.843    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.957 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.957    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.114 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.940    97.054    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.383 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.383    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.933 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.933    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.047    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.161    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.275 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.275    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.389 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.389    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.503 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.503    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.617 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.617    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.731    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.888 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.968    99.856    alum/temp_out0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.641 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.755 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.755    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.869 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.869    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.983 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.983    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.097 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.097    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.211 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.211    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.325 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.325    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.439 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.596 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.573   102.169    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.329   102.498 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   103.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124   103.159 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.725   103.884    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124   104.008 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.701   105.709    sm/M_alum_out[0]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.118   105.827 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.705   106.532    sm/D_states_q[4]_i_18_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I0_O)        0.326   106.858 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.395   107.254    sm/D_states_q[3]_i_5_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.124   107.378 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.568   107.946    sm/D_states_d__0[3]
    SLICE_X31Y9          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X31Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X31Y9          FDSE (Setup_fdse_C_D)       -0.081   116.102    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.102    
                         arrival time                        -107.946    
  -------------------------------------------------------------------
                         slack                                  8.156    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.289ns  (logic 60.175ns (58.829%)  route 42.114ns (41.172%))
  Logic Levels:           319  (CARRY4=284 LUT2=1 LUT3=26 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.145     7.748    sm/D_states_q[6]
    SLICE_X35Y6          LUT4 (Prop_lut4_I2_O)        0.154     7.902 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.431     8.333    sm/ram_reg_i_92_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.660 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.574     9.233    sm/ram_reg_i_76_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.357 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.653    11.010    L_reg/M_sm_ra1[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.081    12.215    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.148    12.363 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.800    13.163    sm/M_alum_a[31]
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.491 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.491    alum/S[0]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.004 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.004    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.121 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.121    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.238 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.238    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.355 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.355    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.472 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.589 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.706 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.706    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.823 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.823    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.077 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.029    16.106    alum/temp_out0[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.473 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.473    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.023 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.023    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.137 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.978 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.902    18.879    alum/temp_out0[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.208 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.208    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.758 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.758    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.872 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.872    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.986 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.986    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.100 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.100    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.214 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.328 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.328    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.442 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.442    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.599 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.854    21.453    alum/temp_out0[29]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.238 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.238    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.352    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.466 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.466    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.580 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.580    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.694 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.694    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.808    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.922    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.193 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.042    24.235    alum/temp_out0[28]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.564 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.564    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.114 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.114    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.228 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.342 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.342    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.456 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.456    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.570 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.570    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.684 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.684    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.798 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.069 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.253    27.323    alum/temp_out0[27]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.123 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.123    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.240 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.357 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.357    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.474 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.474    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.591 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.591    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.708 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.708    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.825 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.942 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.942    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.099 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.193    30.292    alum/temp_out0[26]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332    30.624 r  alum/D_registers_q[7][25]_i_59/O
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q[7][25]_i_59_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.174 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.174    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.630    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.015 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.031    33.047    alum/temp_out0[25]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.376 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.376    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.926 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.881 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.559    35.440    alum/temp_out0[24]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.769 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    35.769    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.319 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.926    38.095    alum/temp_out0[23]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.424 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.424    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.974 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.974    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.088 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.088    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.202 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.316    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.430 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.544 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.781    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.938 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.310    41.248    alum/temp_out0[22]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.048 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.165 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.165    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.282 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.282    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.399 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.399    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.516 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.516    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.633 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.633    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.750 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.750    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.867 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.867    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.024 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.955    43.979    alum/temp_out0[21]
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.332    44.311 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.311    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.861 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.975 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.975    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.089 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.089    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.203 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.203    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.317 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.317    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.545 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.545    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.659 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.659    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.816 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.706    alum/temp_out0[20]
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.035 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.035    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.585 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.585    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.699 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.699    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.813 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.927 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.927    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.041 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.041    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.269 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.269    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.383 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.383    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.540 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    49.546    alum/temp_out0[19]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.875 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.875    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.539    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.653 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.767 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.767    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.881 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.881    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.995 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.995    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.109 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.109    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.999    52.387    alum/temp_out0[18]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    52.716 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.716    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.266 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.380 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.380    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.494 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.494    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.608 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.608    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.722    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.836    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.950    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.064 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.064    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.221 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    55.149    alum/temp_out0[17]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.478 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.011 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.128 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.128    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.245 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.245    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.362 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.362    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.479 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.596 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.596    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.713 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.713    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.830 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.830    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.987 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.071    58.058    alum/temp_out0[16]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    58.390 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.390    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.923 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.923    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.040 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.040    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.157 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.157    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.274 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.274    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.391    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.508    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.625    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.742 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.742    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.899 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.990    60.890    alum/temp_out0[15]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.222 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.222    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.755 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.872 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.872    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.989 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.989    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.106 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.106    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.223 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.223    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.340 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.340    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.457 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.457    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.130    63.860    alum/temp_out0[14]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    64.192 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.192    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.742 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.856 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.856    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.970 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.970    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.084 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.084    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.198 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.198    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.312 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.312    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.426 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.426    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.540 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.540    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.697 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.843    66.540    alum/temp_out0[13]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.869 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.419 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.419    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.533 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.533    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.647 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.647    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.761 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.761    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.875 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.875    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.989 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.103 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.103    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.217 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.217    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.374 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.903    69.277    alum/temp_out0[12]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    69.606 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.606    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.156 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.270 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.270    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.384 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.384    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.498 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.498    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.612 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.612    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.726 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.840 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.954 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.954    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.111 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.983    72.095    alum/temp_out0[11]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.424 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.424    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.957 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.957    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.074 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.074    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.191 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.191    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.308 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.425 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.542 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.542    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.659 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.659    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.776 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.776    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.933 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.909    74.842    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.174 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.724 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.838 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.838    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.952 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.952    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.066 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.066    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.180 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.180    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.294 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.679 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.775    alum/temp_out0[9]
    SLICE_X45Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.560 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.560    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.674 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.674    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.788 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.788    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.902 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.902    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.016 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.016    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.130 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.130    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.244 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.244    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.358 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.358    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.515 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.833    80.347    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.676 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.676    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.226 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.226    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.340 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.340    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.454 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.454    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.682 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.682    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.796 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.796    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.910 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.910    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.024 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.181 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.205    83.386    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.715 r  alum/D_registers_q[7][3]_i_162/O
                         net (fo=1, routed)           0.000    83.715    alum/D_registers_q[7][3]_i_162_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.228 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.228    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.345 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.345    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.462 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.462    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.579 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.579    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.696 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.813 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.930 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.930    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.087 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.935    86.022    alum/temp_out0[6]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.354 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.354    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.904 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.904    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.018 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.018    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.132 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.132    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.246 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.246    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.360 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.360    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.474 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.474    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.588 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.588    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.702 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.859 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.019    88.878    alum/temp_out0[5]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.663 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.663    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.777 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.777    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.891 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.618 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.936    91.554    alum/temp_out0[4]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.883 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.883    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.416 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.416    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.533 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.533    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.650 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.767 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.767    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.884 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.884    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.001 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.001    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.118 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.118    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.235 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.235    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.392 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.980    94.371    alum/temp_out0[3]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.159 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.159    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.273 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.273    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.387 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.387    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.501 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.615 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.615    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.729 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.729    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.843 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.843    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.957 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.957    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.114 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.940    97.054    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.383 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.383    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.933 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.933    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.047    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.161    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.275 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.275    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.389 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.389    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.503 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.503    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.617 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.617    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.731    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.888 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.968    99.856    alum/temp_out0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.641 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.755 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.755    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.869 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.869    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.983 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.983    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.097 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.097    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.211 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.211    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.325 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.325    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.439 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.596 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.573   102.169    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.329   102.498 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   103.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124   103.159 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.725   103.884    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124   104.008 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.758   105.766    sm/M_alum_out[0]
    SLICE_X46Y5          LUT5 (Prop_lut5_I4_O)        0.148   105.914 r  sm/ram_reg_i_29__0/O
                         net (fo=2, routed)           0.452   106.366    sm/brams/override_address[0]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.328   106.694 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.742   107.436    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.436    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.431ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.571ns  (logic 60.267ns (58.756%)  route 42.304ns (41.244%))
  Logic Levels:           320  (CARRY4=284 LUT2=2 LUT3=25 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.145     7.748    sm/D_states_q[6]
    SLICE_X35Y6          LUT4 (Prop_lut4_I2_O)        0.154     7.902 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.431     8.333    sm/ram_reg_i_92_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.660 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.574     9.233    sm/ram_reg_i_76_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.357 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.653    11.010    L_reg/M_sm_ra1[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.081    12.215    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.148    12.363 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.800    13.163    sm/M_alum_a[31]
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.491 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.491    alum/S[0]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.004 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.004    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.121 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.121    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.238 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.238    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.355 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.355    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.472 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.589 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.706 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.706    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.823 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.823    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.077 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.029    16.106    alum/temp_out0[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.473 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.473    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.023 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.023    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.137 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.978 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.902    18.879    alum/temp_out0[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.208 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.208    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.758 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.758    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.872 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.872    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.986 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.986    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.100 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.100    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.214 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.328 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.328    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.442 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.442    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.599 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.854    21.453    alum/temp_out0[29]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.238 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.238    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.352    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.466 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.466    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.580 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.580    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.694 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.694    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.808    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.922    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.193 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.042    24.235    alum/temp_out0[28]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.564 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.564    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.114 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.114    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.228 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.342 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.342    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.456 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.456    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.570 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.570    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.684 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.684    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.798 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.069 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.253    27.323    alum/temp_out0[27]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.123 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.123    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.240 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.357 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.357    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.474 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.474    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.591 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.591    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.708 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.708    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.825 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.942 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.942    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.099 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.193    30.292    alum/temp_out0[26]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332    30.624 r  alum/D_registers_q[7][25]_i_59/O
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q[7][25]_i_59_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.174 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.174    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.630    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.015 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.031    33.047    alum/temp_out0[25]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.376 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.376    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.926 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.881 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.559    35.440    alum/temp_out0[24]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.769 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    35.769    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.319 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.926    38.095    alum/temp_out0[23]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.424 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.424    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.974 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.974    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.088 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.088    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.202 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.316    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.430 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.544 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.781    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.938 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.310    41.248    alum/temp_out0[22]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.048 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.165 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.165    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.282 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.282    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.399 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.399    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.516 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.516    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.633 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.633    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.750 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.750    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.867 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.867    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.024 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.955    43.979    alum/temp_out0[21]
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.332    44.311 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.311    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.861 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.975 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.975    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.089 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.089    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.203 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.203    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.317 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.317    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.545 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.545    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.659 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.659    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.816 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.706    alum/temp_out0[20]
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.035 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.035    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.585 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.585    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.699 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.699    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.813 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.927 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.927    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.041 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.041    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.269 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.269    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.383 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.383    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.540 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    49.546    alum/temp_out0[19]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.875 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.875    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.539    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.653 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.767 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.767    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.881 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.881    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.995 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.995    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.109 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.109    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.999    52.387    alum/temp_out0[18]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    52.716 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.716    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.266 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.380 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.380    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.494 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.494    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.608 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.608    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.722    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.836    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.950    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.064 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.064    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.221 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    55.149    alum/temp_out0[17]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.478 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.011 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.128 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.128    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.245 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.245    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.362 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.362    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.479 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.596 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.596    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.713 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.713    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.830 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.830    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.987 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.071    58.058    alum/temp_out0[16]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    58.390 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.390    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.923 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.923    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.040 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.040    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.157 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.157    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.274 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.274    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.391    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.508    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.625    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.742 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.742    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.899 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.990    60.890    alum/temp_out0[15]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.222 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.222    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.755 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.872 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.872    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.989 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.989    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.106 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.106    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.223 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.223    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.340 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.340    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.457 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.457    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.130    63.860    alum/temp_out0[14]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    64.192 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.192    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.742 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.856 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.856    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.970 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.970    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.084 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.084    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.198 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.198    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.312 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.312    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.426 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.426    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.540 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.540    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.697 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.843    66.540    alum/temp_out0[13]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.869 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.419 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.419    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.533 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.533    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.647 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.647    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.761 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.761    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.875 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.875    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.989 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.103 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.103    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.217 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.217    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.374 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.903    69.277    alum/temp_out0[12]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    69.606 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.606    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.156 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.270 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.270    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.384 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.384    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.498 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.498    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.612 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.612    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.726 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.840 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.954 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.954    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.111 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.983    72.095    alum/temp_out0[11]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.424 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.424    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.957 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.957    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.074 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.074    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.191 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.191    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.308 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.425 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.542 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.542    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.659 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.659    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.776 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.776    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.933 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.909    74.842    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.174 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.724 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.838 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.838    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.952 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.952    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.066 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.066    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.180 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.180    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.294 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.679 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.775    alum/temp_out0[9]
    SLICE_X45Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.560 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.560    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.674 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.674    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.788 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.788    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.902 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.902    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.016 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.016    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.130 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.130    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.244 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.244    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.358 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.358    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.515 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.833    80.347    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.676 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.676    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.226 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.226    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.340 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.340    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.454 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.454    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.682 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.682    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.796 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.796    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.910 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.910    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.024 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.181 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.205    83.386    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.715 r  alum/D_registers_q[7][3]_i_162/O
                         net (fo=1, routed)           0.000    83.715    alum/D_registers_q[7][3]_i_162_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.228 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.228    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.345 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.345    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.462 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.462    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.579 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.579    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.696 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.813 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.930 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.930    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.087 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.935    86.022    alum/temp_out0[6]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.354 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.354    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.904 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.904    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.018 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.018    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.132 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.132    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.246 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.246    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.360 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.360    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.474 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.474    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.588 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.588    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.702 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.859 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.019    88.878    alum/temp_out0[5]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.663 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.663    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.777 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.777    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.891 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.618 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.936    91.554    alum/temp_out0[4]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.883 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.883    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.416 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.416    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.533 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.533    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.650 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.767 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.767    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.884 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.884    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.001 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.001    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.118 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.118    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.235 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.235    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.392 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.980    94.371    alum/temp_out0[3]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.159 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.159    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.273 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.273    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.387 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.387    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.501 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.615 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.615    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.729 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.729    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.843 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.843    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.957 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.957    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.114 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.940    97.054    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.383 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.383    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.933 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.933    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.047    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.161    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.275 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.275    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.389 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.389    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.503 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.503    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.617 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.617    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.731    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.888 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.968    99.856    alum/temp_out0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.641 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.755 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.755    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.869 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.869    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.983 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.983    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.097 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.097    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.211 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.211    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.325 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.325    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.439 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.596 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.573   102.169    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.329   102.498 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   103.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124   103.159 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.725   103.884    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124   104.008 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.701   105.709    sm/M_alum_out[0]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.118   105.827 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.626   106.453    sm/D_states_q[4]_i_18_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I3_O)        0.326   106.779 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.436   107.216    sm/D_states_q[4]_i_7_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I5_O)        0.124   107.340 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   107.719    sm/D_states_d__0[4]
    SLICE_X30Y12         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X30Y12         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X30Y12         FDSE (Setup_fdse_C_D)       -0.031   116.150    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.150    
                         arrival time                        -107.719    
  -------------------------------------------------------------------
                         slack                                  8.431    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.429ns  (logic 60.071ns (58.646%)  route 42.358ns (41.354%))
  Logic Levels:           320  (CARRY4=284 LUT2=1 LUT3=25 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.145     7.748    sm/D_states_q[6]
    SLICE_X35Y6          LUT4 (Prop_lut4_I2_O)        0.154     7.902 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.431     8.333    sm/ram_reg_i_92_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.660 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.574     9.233    sm/ram_reg_i_76_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.357 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.653    11.010    L_reg/M_sm_ra1[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.081    12.215    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.148    12.363 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.800    13.163    sm/M_alum_a[31]
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.491 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.491    alum/S[0]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.004 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.004    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.121 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.121    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.238 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.238    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.355 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.355    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.472 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.589 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.706 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.706    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.823 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.823    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.077 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.029    16.106    alum/temp_out0[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.473 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.473    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.023 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.023    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.137 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.978 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.902    18.879    alum/temp_out0[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.208 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.208    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.758 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.758    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.872 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.872    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.986 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.986    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.100 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.100    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.214 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.328 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.328    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.442 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.442    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.599 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.854    21.453    alum/temp_out0[29]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.238 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.238    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.352    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.466 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.466    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.580 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.580    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.694 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.694    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.808    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.922    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.193 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.042    24.235    alum/temp_out0[28]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.564 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.564    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.114 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.114    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.228 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.342 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.342    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.456 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.456    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.570 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.570    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.684 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.684    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.798 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.069 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.253    27.323    alum/temp_out0[27]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.123 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.123    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.240 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.357 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.357    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.474 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.474    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.591 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.591    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.708 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.708    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.825 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.942 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.942    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.099 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.193    30.292    alum/temp_out0[26]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332    30.624 r  alum/D_registers_q[7][25]_i_59/O
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q[7][25]_i_59_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.174 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.174    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.630    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.015 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.031    33.047    alum/temp_out0[25]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.376 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.376    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.926 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.881 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.559    35.440    alum/temp_out0[24]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.769 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    35.769    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.319 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.926    38.095    alum/temp_out0[23]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.424 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.424    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.974 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.974    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.088 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.088    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.202 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.316    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.430 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.544 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.781    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.938 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.310    41.248    alum/temp_out0[22]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.048 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.165 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.165    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.282 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.282    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.399 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.399    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.516 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.516    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.633 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.633    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.750 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.750    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.867 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.867    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.024 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.955    43.979    alum/temp_out0[21]
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.332    44.311 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.311    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.861 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.975 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.975    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.089 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.089    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.203 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.203    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.317 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.317    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.545 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.545    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.659 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.659    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.816 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.706    alum/temp_out0[20]
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.035 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.035    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.585 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.585    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.699 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.699    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.813 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.927 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.927    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.041 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.041    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.269 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.269    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.383 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.383    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.540 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    49.546    alum/temp_out0[19]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.875 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.875    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.539    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.653 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.767 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.767    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.881 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.881    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.995 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.995    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.109 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.109    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.999    52.387    alum/temp_out0[18]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    52.716 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.716    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.266 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.380 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.380    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.494 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.494    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.608 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.608    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.722    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.836    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.950    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.064 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.064    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.221 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    55.149    alum/temp_out0[17]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.478 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.011 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.128 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.128    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.245 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.245    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.362 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.362    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.479 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.596 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.596    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.713 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.713    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.830 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.830    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.987 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.071    58.058    alum/temp_out0[16]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    58.390 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.390    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.923 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.923    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.040 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.040    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.157 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.157    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.274 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.274    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.391    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.508    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.625    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.742 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.742    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.899 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.990    60.890    alum/temp_out0[15]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.222 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.222    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.755 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.872 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.872    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.989 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.989    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.106 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.106    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.223 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.223    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.340 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.340    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.457 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.457    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.130    63.860    alum/temp_out0[14]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    64.192 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.192    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.742 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.856 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.856    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.970 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.970    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.084 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.084    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.198 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.198    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.312 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.312    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.426 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.426    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.540 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.540    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.697 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.843    66.540    alum/temp_out0[13]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.869 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.419 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.419    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.533 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.533    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.647 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.647    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.761 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.761    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.875 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.875    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.989 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.103 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.103    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.217 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.217    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.374 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.903    69.277    alum/temp_out0[12]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    69.606 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.606    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.156 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.270 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.270    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.384 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.384    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.498 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.498    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.612 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.612    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.726 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.840 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.954 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.954    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.111 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.983    72.095    alum/temp_out0[11]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.424 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.424    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.957 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.957    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.074 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.074    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.191 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.191    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.308 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.425 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.542 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.542    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.659 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.659    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.776 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.776    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.933 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.909    74.842    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.174 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.724 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.838 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.838    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.952 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.952    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.066 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.066    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.180 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.180    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.294 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.679 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.775    alum/temp_out0[9]
    SLICE_X45Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.560 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.560    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.674 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.674    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.788 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.788    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.902 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.902    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.016 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.016    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.130 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.130    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.244 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.244    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.358 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.358    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.515 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.833    80.347    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.676 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.676    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.226 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.226    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.340 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.340    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.454 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.454    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.682 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.682    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.796 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.796    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.910 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.910    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.024 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.181 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.205    83.386    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.715 r  alum/D_registers_q[7][3]_i_162/O
                         net (fo=1, routed)           0.000    83.715    alum/D_registers_q[7][3]_i_162_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.228 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.228    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.345 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.345    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.462 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.462    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.579 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.579    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.696 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.813 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.930 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.930    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.087 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.935    86.022    alum/temp_out0[6]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.354 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.354    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.904 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.904    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.018 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.018    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.132 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.132    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.246 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.246    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.360 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.360    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.474 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.474    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.588 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.588    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.702 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.859 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.019    88.878    alum/temp_out0[5]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.663 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.663    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.777 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.777    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.891 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.618 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.936    91.554    alum/temp_out0[4]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.883 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.883    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.416 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.416    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.533 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.533    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.650 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.767 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.767    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.884 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.884    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.001 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.001    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.118 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.118    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.235 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.235    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.392 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.980    94.371    alum/temp_out0[3]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.159 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.159    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.273 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.273    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.387 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.387    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.501 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.615 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.615    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.729 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.729    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.843 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.843    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.957 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.957    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.114 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.940    97.054    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.383 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.383    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.933 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.933    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.047    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.161    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.275 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.275    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.389 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.389    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.503 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.503    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.617 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.617    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.731    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.888 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.968    99.856    alum/temp_out0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.641 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.755 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.755    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.869 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.869    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.983 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.983    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.097 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.097    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.211 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.211    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.325 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.325    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.439 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.596 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.573   102.169    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.329   102.498 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   103.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124   103.159 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.725   103.884    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124   104.008 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.568   105.576    sm/M_alum_out[0]
    SLICE_X32Y10         LUT6 (Prop_lut6_I4_O)        0.124   105.700 f  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.488   106.188    sm/D_states_q[1]_i_10_n_0
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124   106.312 r  sm/D_states_q[1]_i_3/O
                         net (fo=2, routed)           0.670   106.981    sm/D_states_q[1]_i_3_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I1_O)        0.124   107.105 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471   107.576    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)       -0.067   116.116    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.116    
                         arrival time                        -107.577    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.228ns  (logic 60.267ns (58.953%)  route 41.961ns (41.047%))
  Logic Levels:           320  (CARRY4=284 LUT2=2 LUT3=25 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.145     7.748    sm/D_states_q[6]
    SLICE_X35Y6          LUT4 (Prop_lut4_I2_O)        0.154     7.902 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.431     8.333    sm/ram_reg_i_92_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.660 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.574     9.233    sm/ram_reg_i_76_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.357 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.653    11.010    L_reg/M_sm_ra1[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.081    12.215    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.148    12.363 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.800    13.163    sm/M_alum_a[31]
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.491 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.491    alum/S[0]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.004 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.004    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.121 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.121    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.238 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.238    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.355 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.355    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.472 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.589 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.706 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.706    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.823 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.823    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.077 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.029    16.106    alum/temp_out0[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.473 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.473    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.023 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.023    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.137 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.978 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.902    18.879    alum/temp_out0[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.208 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.208    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.758 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.758    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.872 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.872    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.986 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.986    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.100 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.100    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.214 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.328 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.328    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.442 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.442    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.599 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.854    21.453    alum/temp_out0[29]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.238 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.238    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.352    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.466 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.466    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.580 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.580    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.694 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.694    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.808    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.922    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.193 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.042    24.235    alum/temp_out0[28]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.564 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.564    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.114 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.114    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.228 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.342 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.342    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.456 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.456    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.570 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.570    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.684 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.684    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.798 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.069 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.253    27.323    alum/temp_out0[27]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.123 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.123    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.240 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.357 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.357    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.474 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.474    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.591 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.591    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.708 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.708    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.825 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.942 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.942    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.099 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.193    30.292    alum/temp_out0[26]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332    30.624 r  alum/D_registers_q[7][25]_i_59/O
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q[7][25]_i_59_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.174 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.174    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.630    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.015 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.031    33.047    alum/temp_out0[25]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.376 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.376    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.926 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.881 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.559    35.440    alum/temp_out0[24]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.769 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    35.769    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.319 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.926    38.095    alum/temp_out0[23]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.424 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.424    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.974 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.974    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.088 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.088    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.202 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.316    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.430 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.544 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.781    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.938 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.310    41.248    alum/temp_out0[22]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.048 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.165 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.165    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.282 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.282    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.399 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.399    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.516 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.516    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.633 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.633    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.750 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.750    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.867 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.867    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.024 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.955    43.979    alum/temp_out0[21]
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.332    44.311 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.311    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.861 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.975 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.975    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.089 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.089    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.203 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.203    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.317 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.317    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.545 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.545    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.659 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.659    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.816 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.706    alum/temp_out0[20]
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.035 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.035    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.585 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.585    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.699 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.699    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.813 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.927 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.927    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.041 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.041    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.269 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.269    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.383 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.383    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.540 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    49.546    alum/temp_out0[19]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.875 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.875    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.539    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.653 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.767 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.767    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.881 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.881    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.995 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.995    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.109 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.109    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.999    52.387    alum/temp_out0[18]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    52.716 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.716    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.266 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.380 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.380    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.494 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.494    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.608 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.608    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.722    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.836    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.950    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.064 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.064    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.221 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    55.149    alum/temp_out0[17]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.478 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.011 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.128 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.128    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.245 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.245    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.362 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.362    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.479 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.596 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.596    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.713 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.713    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.830 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.830    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.987 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.071    58.058    alum/temp_out0[16]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    58.390 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.390    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.923 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.923    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.040 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.040    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.157 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.157    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.274 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.274    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.391    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.508    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.625    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.742 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.742    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.899 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.990    60.890    alum/temp_out0[15]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.222 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.222    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.755 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.872 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.872    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.989 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.989    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.106 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.106    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.223 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.223    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.340 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.340    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.457 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.457    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.130    63.860    alum/temp_out0[14]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    64.192 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.192    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.742 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.856 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.856    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.970 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.970    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.084 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.084    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.198 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.198    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.312 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.312    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.426 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.426    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.540 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.540    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.697 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.843    66.540    alum/temp_out0[13]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.869 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.419 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.419    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.533 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.533    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.647 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.647    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.761 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.761    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.875 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.875    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.989 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.103 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.103    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.217 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.217    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.374 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.903    69.277    alum/temp_out0[12]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    69.606 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.606    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.156 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.270 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.270    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.384 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.384    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.498 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.498    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.612 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.612    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.726 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.840 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.954 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.954    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.111 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.983    72.095    alum/temp_out0[11]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.424 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.424    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.957 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.957    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.074 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.074    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.191 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.191    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.308 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.425 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.542 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.542    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.659 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.659    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.776 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.776    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.933 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.909    74.842    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.174 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.724 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.838 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.838    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.952 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.952    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.066 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.066    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.180 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.180    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.294 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.679 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.775    alum/temp_out0[9]
    SLICE_X45Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.560 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.560    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.674 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.674    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.788 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.788    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.902 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.902    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.016 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.016    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.130 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.130    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.244 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.244    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.358 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.358    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.515 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.833    80.347    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.676 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.676    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.226 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.226    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.340 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.340    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.454 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.454    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.682 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.682    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.796 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.796    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.910 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.910    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.024 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.181 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.205    83.386    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.715 r  alum/D_registers_q[7][3]_i_162/O
                         net (fo=1, routed)           0.000    83.715    alum/D_registers_q[7][3]_i_162_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.228 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.228    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.345 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.345    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.462 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.462    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.579 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.579    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.696 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.813 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.930 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.930    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.087 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.935    86.022    alum/temp_out0[6]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.354 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.354    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.904 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.904    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.018 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.018    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.132 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.132    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.246 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.246    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.360 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.360    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.474 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.474    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.588 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.588    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.702 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.859 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.019    88.878    alum/temp_out0[5]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.663 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.663    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.777 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.777    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.891 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.618 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.936    91.554    alum/temp_out0[4]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.883 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.883    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.416 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.416    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.533 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.533    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.650 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.767 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.767    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.884 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.884    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.001 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.001    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.118 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.118    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.235 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.235    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.392 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.980    94.371    alum/temp_out0[3]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.159 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.159    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.273 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.273    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.387 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.387    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.501 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.615 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.615    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.729 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.729    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.843 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.843    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.957 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.957    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.114 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.940    97.054    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.383 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.383    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.933 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.933    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.047    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.161    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.275 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.275    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.389 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.389    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.503 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.503    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.617 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.617    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.731    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.888 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.968    99.856    alum/temp_out0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.641 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.755 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.755    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.869 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.869    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.983 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.983    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.097 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.097    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.211 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.211    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.325 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.325    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.439 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.596 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.573   102.169    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.329   102.498 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   103.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124   103.159 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.725   103.884    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124   104.008 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.701   105.709    sm/M_alum_out[0]
    SLICE_X32Y9          LUT2 (Prop_lut2_I1_O)        0.118   105.827 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.476   106.303    sm/D_states_q[4]_i_18_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I2_O)        0.326   106.629 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.622   107.251    sm/D_states_q[2]_i_5_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I4_O)        0.124   107.375 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   107.375    sm/D_states_d__0[2]
    SLICE_X31Y9          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)        0.029   116.212    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.212    
                         arrival time                        -107.375    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             9.084ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.911ns  (logic 60.177ns (59.049%)  route 41.734ns (40.951%))
  Logic Levels:           319  (CARRY4=284 LUT2=1 LUT3=25 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.145     7.748    sm/D_states_q[6]
    SLICE_X35Y6          LUT4 (Prop_lut4_I2_O)        0.154     7.902 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.431     8.333    sm/ram_reg_i_92_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.660 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.574     9.233    sm/ram_reg_i_76_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.357 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.653    11.010    L_reg/M_sm_ra1[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.081    12.215    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.148    12.363 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.800    13.163    sm/M_alum_a[31]
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.491 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.491    alum/S[0]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.004 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.004    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.121 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.121    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.238 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.238    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.355 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.355    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.472 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.589 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.706 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.706    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.823 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.823    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.077 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.029    16.106    alum/temp_out0[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.473 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.473    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.023 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.023    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.137 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.978 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.902    18.879    alum/temp_out0[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.208 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.208    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.758 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.758    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.872 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.872    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.986 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.986    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.100 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.100    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.214 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.328 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.328    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.442 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.442    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.599 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.854    21.453    alum/temp_out0[29]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.238 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.238    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.352    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.466 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.466    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.580 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.580    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.694 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.694    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.808    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.922    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.193 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.042    24.235    alum/temp_out0[28]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.564 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.564    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.114 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.114    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.228 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.342 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.342    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.456 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.456    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.570 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.570    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.684 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.684    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.798 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.069 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.253    27.323    alum/temp_out0[27]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.123 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.123    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.240 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.357 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.357    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.474 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.474    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.591 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.591    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.708 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.708    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.825 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.942 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.942    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.099 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.193    30.292    alum/temp_out0[26]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332    30.624 r  alum/D_registers_q[7][25]_i_59/O
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q[7][25]_i_59_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.174 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.174    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.630    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.015 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.031    33.047    alum/temp_out0[25]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.376 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.376    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.926 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.881 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.559    35.440    alum/temp_out0[24]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.769 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    35.769    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.319 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.926    38.095    alum/temp_out0[23]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.424 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.424    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.974 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.974    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.088 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.088    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.202 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.316    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.430 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.544 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.781    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.938 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.310    41.248    alum/temp_out0[22]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.048 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.165 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.165    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.282 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.282    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.399 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.399    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.516 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.516    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.633 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.633    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.750 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.750    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.867 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.867    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.024 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.955    43.979    alum/temp_out0[21]
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.332    44.311 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.311    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.861 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.975 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.975    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.089 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.089    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.203 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.203    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.317 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.317    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.545 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.545    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.659 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.659    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.816 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.706    alum/temp_out0[20]
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.035 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.035    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.585 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.585    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.699 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.699    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.813 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.927 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.927    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.041 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.041    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.269 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.269    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.383 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.383    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.540 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    49.546    alum/temp_out0[19]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.875 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.875    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.539    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.653 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.767 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.767    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.881 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.881    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.995 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.995    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.109 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.109    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.999    52.387    alum/temp_out0[18]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    52.716 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.716    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.266 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.380 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.380    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.494 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.494    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.608 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.608    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.722    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.836    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.950    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.064 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.064    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.221 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    55.149    alum/temp_out0[17]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.478 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.011 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.128 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.128    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.245 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.245    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.362 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.362    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.479 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.596 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.596    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.713 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.713    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.830 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.830    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.987 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.071    58.058    alum/temp_out0[16]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    58.390 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.390    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.923 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.923    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.040 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.040    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.157 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.157    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.274 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.274    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.391    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.508    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.625    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.742 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.742    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.899 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.990    60.890    alum/temp_out0[15]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.222 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.222    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.755 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.872 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.872    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.989 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.989    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.106 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.106    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.223 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.223    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.340 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.340    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.457 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.457    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.130    63.860    alum/temp_out0[14]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    64.192 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.192    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.742 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.856 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.856    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.970 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.970    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.084 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.084    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.198 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.198    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.312 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.312    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.426 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.426    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.540 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.540    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.697 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.843    66.540    alum/temp_out0[13]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.869 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.419 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.419    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.533 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.533    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.647 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.647    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.761 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.761    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.875 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.875    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.989 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.103 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.103    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.217 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.217    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.374 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.903    69.277    alum/temp_out0[12]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    69.606 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.606    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.156 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.270 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.270    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.384 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.384    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.498 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.498    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.612 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.612    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.726 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.840 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.954 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.954    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.111 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.983    72.095    alum/temp_out0[11]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.424 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.424    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.957 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.957    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.074 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.074    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.191 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.191    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.308 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.425 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.542 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.542    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.659 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.659    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.776 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.776    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.933 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.909    74.842    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.174 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.724 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.838 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.838    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.952 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.952    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.066 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.066    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.180 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.180    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.294 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.679 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.775    alum/temp_out0[9]
    SLICE_X45Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.560 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.560    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.674 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.674    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.788 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.788    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.902 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.902    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.016 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.016    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.130 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.130    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.244 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.244    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.358 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.358    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.515 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.833    80.347    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.676 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.676    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.226 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.226    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.340 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.340    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.454 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.454    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.682 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.682    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.796 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.796    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.910 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.910    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.024 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.181 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.205    83.386    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.715 r  alum/D_registers_q[7][3]_i_162/O
                         net (fo=1, routed)           0.000    83.715    alum/D_registers_q[7][3]_i_162_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.228 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.228    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.345 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.345    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.462 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.462    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.579 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.579    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.696 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.813 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.930 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.930    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.087 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.935    86.022    alum/temp_out0[6]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.354 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.354    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.904 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.904    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.018 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.018    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.132 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.132    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.246 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.246    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.360 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.360    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.474 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.474    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.588 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.588    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.702 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.859 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.019    88.878    alum/temp_out0[5]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.663 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.663    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.777 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.777    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.891 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.618 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.936    91.554    alum/temp_out0[4]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.883 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.883    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.416 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.416    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.533 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.533    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.650 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.767 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.767    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.884 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.884    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.001 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.001    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.118 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.118    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.235 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.235    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.392 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.980    94.371    alum/temp_out0[3]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.159 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.159    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.273 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.273    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.387 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.387    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.501 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.615 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.615    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.729 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.729    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.843 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.843    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.957 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.957    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.114 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.940    97.054    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.383 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.383    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.933 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.933    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.047    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.161    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.275 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.275    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.389 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.389    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.503 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.503    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.617 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.617    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.731    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.888 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.968    99.856    alum/temp_out0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.641 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.755 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.755    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.869 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.869    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.983 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.983    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.097 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.097    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.211 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.211    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.325 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.325    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.439 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.596 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.573   102.169    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.329   102.498 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   103.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124   103.159 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.725   103.884    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124   104.008 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.547   105.555    sm/M_alum_out[0]
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.150   105.705 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.457   106.161    sm/D_states_q[7]_i_11_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I2_O)        0.328   106.489 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.568   107.058    sm/D_states_d__0[7]
    SLICE_X29Y11         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.298   116.258    
                         clock uncertainty           -0.035   116.223    
    SLICE_X29Y11         FDSE (Setup_fdse_C_D)       -0.081   116.142    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.142    
                         arrival time                        -107.058    
  -------------------------------------------------------------------
                         slack                                  9.084    

Slack (MET) :             9.110ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.956ns  (logic 60.071ns (58.918%)  route 41.885ns (41.082%))
  Logic Levels:           320  (CARRY4=284 LUT2=1 LUT3=25 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.145     7.748    sm/D_states_q[6]
    SLICE_X35Y6          LUT4 (Prop_lut4_I2_O)        0.154     7.902 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.431     8.333    sm/ram_reg_i_92_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.660 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.574     9.233    sm/ram_reg_i_76_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.357 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.653    11.010    L_reg/M_sm_ra1[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.081    12.215    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.148    12.363 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.800    13.163    sm/M_alum_a[31]
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.491 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.491    alum/S[0]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.004 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.004    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.121 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.121    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.238 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.238    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.355 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.355    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.472 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.589 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.706 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.706    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.823 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.823    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.077 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.029    16.106    alum/temp_out0[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.473 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.473    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.023 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.023    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.137 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.978 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.902    18.879    alum/temp_out0[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.208 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.208    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.758 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.758    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.872 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.872    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.986 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.986    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.100 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.100    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.214 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.328 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.328    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.442 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.442    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.599 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.854    21.453    alum/temp_out0[29]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.238 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.238    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.352    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.466 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.466    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.580 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.580    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.694 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.694    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.808    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.922    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.193 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.042    24.235    alum/temp_out0[28]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.564 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.564    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.114 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.114    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.228 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.342 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.342    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.456 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.456    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.570 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.570    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.684 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.684    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.798 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.069 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.253    27.323    alum/temp_out0[27]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.123 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.123    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.240 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.357 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.357    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.474 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.474    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.591 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.591    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.708 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.708    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.825 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.942 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.942    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.099 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.193    30.292    alum/temp_out0[26]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332    30.624 r  alum/D_registers_q[7][25]_i_59/O
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q[7][25]_i_59_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.174 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.174    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.630    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.015 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.031    33.047    alum/temp_out0[25]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.376 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.376    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.926 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.881 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.559    35.440    alum/temp_out0[24]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.769 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    35.769    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.319 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.926    38.095    alum/temp_out0[23]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.424 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.424    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.974 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.974    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.088 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.088    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.202 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.316    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.430 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.544 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.781    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.938 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.310    41.248    alum/temp_out0[22]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.048 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.165 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.165    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.282 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.282    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.399 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.399    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.516 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.516    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.633 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.633    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.750 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.750    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.867 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.867    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.024 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.955    43.979    alum/temp_out0[21]
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.332    44.311 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.311    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.861 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.975 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.975    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.089 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.089    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.203 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.203    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.317 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.317    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.545 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.545    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.659 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.659    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.816 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.706    alum/temp_out0[20]
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.035 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.035    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.585 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.585    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.699 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.699    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.813 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.927 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.927    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.041 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.041    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.269 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.269    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.383 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.383    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.540 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    49.546    alum/temp_out0[19]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.875 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.875    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.539    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.653 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.767 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.767    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.881 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.881    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.995 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.995    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.109 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.109    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.999    52.387    alum/temp_out0[18]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    52.716 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.716    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.266 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.380 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.380    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.494 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.494    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.608 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.608    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.722    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.836    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.950    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.064 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.064    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.221 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    55.149    alum/temp_out0[17]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.478 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.011 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.128 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.128    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.245 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.245    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.362 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.362    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.479 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.596 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.596    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.713 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.713    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.830 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.830    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.987 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.071    58.058    alum/temp_out0[16]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    58.390 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.390    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.923 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.923    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.040 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.040    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.157 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.157    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.274 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.274    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.391    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.508    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.625    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.742 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.742    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.899 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.990    60.890    alum/temp_out0[15]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.222 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.222    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.755 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.872 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.872    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.989 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.989    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.106 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.106    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.223 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.223    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.340 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.340    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.457 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.457    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.130    63.860    alum/temp_out0[14]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    64.192 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.192    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.742 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.856 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.856    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.970 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.970    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.084 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.084    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.198 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.198    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.312 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.312    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.426 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.426    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.540 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.540    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.697 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.843    66.540    alum/temp_out0[13]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.869 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.419 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.419    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.533 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.533    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.647 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.647    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.761 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.761    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.875 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.875    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.989 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.103 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.103    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.217 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.217    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.374 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.903    69.277    alum/temp_out0[12]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    69.606 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.606    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.156 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.270 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.270    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.384 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.384    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.498 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.498    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.612 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.612    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.726 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.840 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.954 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.954    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.111 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.983    72.095    alum/temp_out0[11]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.424 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.424    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.957 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.957    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.074 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.074    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.191 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.191    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.308 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.425 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.542 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.542    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.659 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.659    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.776 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.776    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.933 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.909    74.842    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.174 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.724 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.838 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.838    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.952 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.952    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.066 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.066    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.180 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.180    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.294 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.679 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.775    alum/temp_out0[9]
    SLICE_X45Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.560 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.560    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.674 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.674    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.788 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.788    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.902 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.902    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.016 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.016    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.130 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.130    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.244 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.244    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.358 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.358    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.515 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.833    80.347    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.676 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.676    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.226 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.226    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.340 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.340    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.454 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.454    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.682 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.682    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.796 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.796    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.910 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.910    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.024 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.181 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.205    83.386    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.715 r  alum/D_registers_q[7][3]_i_162/O
                         net (fo=1, routed)           0.000    83.715    alum/D_registers_q[7][3]_i_162_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.228 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.228    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.345 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.345    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.462 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.462    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.579 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.579    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.696 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.813 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.930 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.930    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.087 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.935    86.022    alum/temp_out0[6]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.354 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.354    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.904 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.904    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.018 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.018    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.132 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.132    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.246 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.246    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.360 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.360    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.474 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.474    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.588 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.588    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.702 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.859 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.019    88.878    alum/temp_out0[5]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.663 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.663    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.777 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.777    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.891 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.618 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.936    91.554    alum/temp_out0[4]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.883 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.883    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.416 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.416    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.533 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.533    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.650 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.767 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.767    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.884 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.884    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.001 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.001    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.118 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.118    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.235 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.235    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.392 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.980    94.371    alum/temp_out0[3]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.159 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.159    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.273 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.273    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.387 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.387    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.501 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.615 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.615    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.729 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.729    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.843 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.843    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.957 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.957    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.114 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.940    97.054    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.383 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.383    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.933 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.933    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.047    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.161    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.275 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.275    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.389 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.389    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.503 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.503    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.617 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.617    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.731    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.888 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.968    99.856    alum/temp_out0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.641 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.755 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.755    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.869 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.869    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.983 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.983    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.097 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.097    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.211 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.211    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.325 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.325    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.439 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.596 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.573   102.169    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.329   102.498 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   103.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124   103.159 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.725   103.884    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124   104.008 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.568   105.576    sm/M_alum_out[0]
    SLICE_X32Y10         LUT6 (Prop_lut6_I4_O)        0.124   105.700 f  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.488   106.188    sm/D_states_q[1]_i_10_n_0
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124   106.312 r  sm/D_states_q[1]_i_3/O
                         net (fo=2, routed)           0.668   106.979    sm/D_states_q[1]_i_3_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I1_O)        0.124   107.103 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.103    sm/D_states_d__0[1]
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)        0.031   116.214    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.214    
                         arrival time                        -107.104    
  -------------------------------------------------------------------
                         slack                                  9.110    

Slack (MET) :             9.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.677ns  (logic 60.177ns (59.184%)  route 41.501ns (40.816%))
  Logic Levels:           319  (CARRY4=284 LUT2=1 LUT3=25 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.145     7.748    sm/D_states_q[6]
    SLICE_X35Y6          LUT4 (Prop_lut4_I2_O)        0.154     7.902 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.431     8.333    sm/ram_reg_i_92_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.660 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.574     9.233    sm/ram_reg_i_76_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.357 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.653    11.010    L_reg/M_sm_ra1[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.081    12.215    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.148    12.363 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.800    13.163    sm/M_alum_a[31]
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.491 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.491    alum/S[0]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.004 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.004    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.121 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.121    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.238 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.238    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.355 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.355    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.472 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.589 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.706 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.706    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.823 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.823    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.077 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.029    16.106    alum/temp_out0[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.473 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.473    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.023 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.023    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.137 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.978 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.902    18.879    alum/temp_out0[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.208 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.208    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.758 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.758    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.872 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.872    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.986 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.986    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.100 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.100    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.214 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.328 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.328    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.442 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.442    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.599 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.854    21.453    alum/temp_out0[29]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.238 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.238    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.352    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.466 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.466    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.580 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.580    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.694 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.694    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.808    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.922    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.193 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.042    24.235    alum/temp_out0[28]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.564 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.564    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.114 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.114    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.228 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.342 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.342    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.456 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.456    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.570 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.570    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.684 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.684    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.798 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.069 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.253    27.323    alum/temp_out0[27]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.123 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.123    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.240 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.357 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.357    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.474 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.474    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.591 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.591    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.708 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.708    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.825 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.942 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.942    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.099 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.193    30.292    alum/temp_out0[26]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332    30.624 r  alum/D_registers_q[7][25]_i_59/O
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q[7][25]_i_59_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.174 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.174    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.630    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.015 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.031    33.047    alum/temp_out0[25]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.376 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.376    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.926 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.881 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.559    35.440    alum/temp_out0[24]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.769 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    35.769    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.319 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.926    38.095    alum/temp_out0[23]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.424 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.424    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.974 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.974    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.088 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.088    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.202 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.316    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.430 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.544 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.781    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.938 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.310    41.248    alum/temp_out0[22]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.048 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.165 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.165    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.282 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.282    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.399 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.399    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.516 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.516    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.633 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.633    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.750 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.750    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.867 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.867    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.024 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.955    43.979    alum/temp_out0[21]
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.332    44.311 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.311    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.861 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.975 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.975    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.089 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.089    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.203 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.203    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.317 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.317    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.545 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.545    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.659 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.659    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.816 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.706    alum/temp_out0[20]
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.035 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.035    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.585 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.585    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.699 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.699    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.813 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.927 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.927    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.041 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.041    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.269 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.269    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.383 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.383    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.540 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    49.546    alum/temp_out0[19]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.875 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.875    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.539    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.653 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.767 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.767    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.881 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.881    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.995 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.995    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.109 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.109    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.999    52.387    alum/temp_out0[18]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    52.716 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.716    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.266 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.380 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.380    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.494 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.494    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.608 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.608    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.722    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.836    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.950    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.064 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.064    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.221 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    55.149    alum/temp_out0[17]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.478 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.011 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.128 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.128    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.245 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.245    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.362 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.362    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.479 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.596 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.596    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.713 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.713    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.830 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.830    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.987 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.071    58.058    alum/temp_out0[16]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    58.390 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.390    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.923 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.923    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.040 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.040    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.157 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.157    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.274 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.274    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.391    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.508    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.625    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.742 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.742    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.899 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.990    60.890    alum/temp_out0[15]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.222 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.222    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.755 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.872 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.872    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.989 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.989    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.106 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.106    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.223 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.223    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.340 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.340    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.457 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.457    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.130    63.860    alum/temp_out0[14]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    64.192 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.192    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.742 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.856 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.856    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.970 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.970    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.084 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.084    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.198 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.198    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.312 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.312    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.426 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.426    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.540 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.540    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.697 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.843    66.540    alum/temp_out0[13]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.869 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.419 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.419    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.533 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.533    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.647 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.647    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.761 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.761    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.875 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.875    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.989 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.103 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.103    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.217 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.217    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.374 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.903    69.277    alum/temp_out0[12]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    69.606 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.606    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.156 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.270 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.270    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.384 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.384    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.498 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.498    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.612 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.612    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.726 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.840 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.954 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.954    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.111 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.983    72.095    alum/temp_out0[11]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.424 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.424    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.957 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.957    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.074 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.074    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.191 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.191    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.308 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.425 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.542 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.542    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.659 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.659    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.776 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.776    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.933 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.909    74.842    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.174 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.724 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.838 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.838    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.952 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.952    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.066 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.066    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.180 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.180    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.294 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.679 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.775    alum/temp_out0[9]
    SLICE_X45Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.560 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.560    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.674 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.674    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.788 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.788    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.902 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.902    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.016 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.016    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.130 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.130    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.244 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.244    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.358 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.358    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.515 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.833    80.347    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.676 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.676    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.226 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.226    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.340 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.340    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.454 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.454    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.682 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.682    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.796 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.796    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.910 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.910    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.024 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.181 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.205    83.386    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.715 r  alum/D_registers_q[7][3]_i_162/O
                         net (fo=1, routed)           0.000    83.715    alum/D_registers_q[7][3]_i_162_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.228 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.228    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.345 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.345    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.462 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.462    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.579 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.579    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.696 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.813 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.930 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.930    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.087 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.935    86.022    alum/temp_out0[6]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.354 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.354    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.904 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.904    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.018 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.018    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.132 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.132    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.246 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.246    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.360 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.360    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.474 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.474    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.588 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.588    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.702 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.859 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.019    88.878    alum/temp_out0[5]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.663 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.663    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.777 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.777    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.891 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.618 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.936    91.554    alum/temp_out0[4]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.883 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.883    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.416 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.416    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.533 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.533    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.650 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.767 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.767    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.884 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.884    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.001 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.001    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.118 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.118    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.235 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.235    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.392 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.980    94.371    alum/temp_out0[3]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.159 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.159    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.273 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.273    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.387 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.387    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.501 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.615 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.615    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.729 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.729    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.843 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.843    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.957 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.957    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.114 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.940    97.054    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.383 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.383    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.933 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.933    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.047    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.161    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.275 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.275    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.389 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.389    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.503 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.503    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.617 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.617    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.731    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.888 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.968    99.856    alum/temp_out0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.641 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.755 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.755    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.869 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.869    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.983 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.983    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.097 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.097    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.211 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.211    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.325 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.325    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.439 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.596 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.573   102.169    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.329   102.498 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   103.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124   103.159 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.725   103.884    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124   104.008 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.547   105.555    sm/M_alum_out[0]
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.150   105.705 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.452   106.156    sm/D_states_q[7]_i_11_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.328   106.484 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.340   106.825    sm/D_states_d__0[6]
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.298   116.258    
                         clock uncertainty           -0.035   116.223    
    SLICE_X29Y11         FDRE (Setup_fdre_C_D)       -0.067   116.156    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.156    
                         arrival time                        -106.825    
  -------------------------------------------------------------------
                         slack                                  9.331    

Slack (MET) :             9.797ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.104ns  (logic 59.823ns (59.170%)  route 41.281ns (40.830%))
  Logic Levels:           318  (CARRY4=284 LUT2=1 LUT3=25 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.145     7.748    sm/D_states_q[6]
    SLICE_X35Y6          LUT4 (Prop_lut4_I2_O)        0.154     7.902 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.431     8.333    sm/ram_reg_i_92_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.660 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.574     9.233    sm/ram_reg_i_76_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.357 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.653    11.010    L_reg/M_sm_ra1[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.134 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           1.081    12.215    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.148    12.363 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.800    13.163    sm/M_alum_a[31]
    SLICE_X60Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.491 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.491    alum/S[0]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.004 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    14.004    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.121 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.121    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.238 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.238    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.355 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.355    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.472 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.472    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.589 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.706 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.706    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.823 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.823    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.077 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.029    16.106    alum/temp_out0[31]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.367    16.473 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.473    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.023 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.023    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.137 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.137    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.251 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.251    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.365 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.365    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.479 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.479    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.593 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.593    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.707 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.707    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.821 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.821    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.978 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.902    18.879    alum/temp_out0[30]
    SLICE_X62Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.208 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.208    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.758 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.758    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.872 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.872    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.986 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.986    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.100 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.100    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.214 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.214    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.328 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.328    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.442 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.442    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.599 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.854    21.453    alum/temp_out0[29]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.238 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.238    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.352    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.466 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.466    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.580 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.580    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.694 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.694    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.808 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.808    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.922 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.922    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.036 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.036    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.193 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.042    24.235    alum/temp_out0[28]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.564 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.564    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.114 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.114    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.228 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.228    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.342 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.342    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.456 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.456    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.570 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.570    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.684 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.684    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.798 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.798    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.912 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.912    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.069 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.253    27.323    alum/temp_out0[27]
    SLICE_X56Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.123 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.123    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.240 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.240    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.357 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.357    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.474 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.474    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.591 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.591    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.708 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.708    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.825 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.825    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.942 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.942    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.099 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.193    30.292    alum/temp_out0[26]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332    30.624 r  alum/D_registers_q[7][25]_i_59/O
                         net (fo=1, routed)           0.000    30.624    alum/D_registers_q[7][25]_i_59_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.174 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.174    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.288 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.288    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.402 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.402    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.516 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.516    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.630 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.630    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.744 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.744    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.858 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.015 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.031    33.047    alum/temp_out0[25]
    SLICE_X53Y8          LUT3 (Prop_lut3_I0_O)        0.329    33.376 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.376    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.926 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.881 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.559    35.440    alum/temp_out0[24]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.769 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    35.769    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.319 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.319    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.433 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.433    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.547 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.547    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.661 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.661    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.775 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.775    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.889    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.012    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.169 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.926    38.095    alum/temp_out0[23]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.424 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.424    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.974 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.974    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.088 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.088    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.202 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.316    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.430 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.430    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.544 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    39.781    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.938 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.310    41.248    alum/temp_out0[22]
    SLICE_X60Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    42.048 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.048    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.165 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.165    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.282 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.282    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.399 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.399    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.516 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.516    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.633 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.633    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.750 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.750    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.867 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.867    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.024 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.955    43.979    alum/temp_out0[21]
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.332    44.311 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.311    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.861 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.861    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.975 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.975    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.089 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.089    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.203 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.203    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.317 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.317    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.431 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.431    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.545 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.545    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.659 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.659    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.816 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.890    46.706    alum/temp_out0[20]
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.035 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.035    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.585 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.585    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.699 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.699    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.813 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.813    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.927 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.927    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.041 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.041    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.269 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.269    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.383 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.383    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.540 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.006    49.546    alum/temp_out0[19]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.329    49.875 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.875    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.425 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.425    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.539 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.539    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.653 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.653    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.767 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.767    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.881 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.881    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.995 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.995    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.109 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.109    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.223 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.232    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.389 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.999    52.387    alum/temp_out0[18]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    52.716 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.716    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.266 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.266    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.380 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.380    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.494 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.494    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.608 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.608    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.722    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.836    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.950    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.064 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.064    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.221 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.928    55.149    alum/temp_out0[17]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.478 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.478    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.011 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.011    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.128 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.128    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.245 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.245    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.362 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.362    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.479 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.479    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.596 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.596    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.713 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.713    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.830 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.830    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.987 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.071    58.058    alum/temp_out0[16]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.332    58.390 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.390    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.923 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.923    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.040 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.040    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.157 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.157    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.274 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.274    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.391    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.508    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.625    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.742 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.742    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.899 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.990    60.890    alum/temp_out0[15]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.222 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.222    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.755 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.755    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.872 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.872    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.989 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.989    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.106 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.106    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.223 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.223    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.340 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.340    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.457 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.457    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.574 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.731 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.130    63.860    alum/temp_out0[14]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.332    64.192 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.192    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.742 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.856 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.856    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.970 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.970    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.084 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.084    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.198 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.198    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.312 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.312    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.426 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.426    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.540 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.540    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.697 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.843    66.540    alum/temp_out0[13]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.329    66.869 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.419 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.419    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.533 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.533    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.647 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.647    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.761 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.761    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.875 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.875    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.989 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.103 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.103    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.217 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.217    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.374 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.903    69.277    alum/temp_out0[12]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    69.606 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.606    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.156 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.156    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.270 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.270    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.384 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.384    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.498 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.498    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.612 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.612    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.726 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.726    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.840 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.954 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.954    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.111 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.983    72.095    alum/temp_out0[11]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    72.424 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.424    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.957 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.957    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.074 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.074    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.191 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.191    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.308 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.308    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.425 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.425    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.542 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.542    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.659 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.659    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.776 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.776    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.933 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.909    74.842    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.174 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.174    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.724 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.838 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.838    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.952 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.952    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.066 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.066    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.180 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.180    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.294 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.294    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.408 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.408    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.522 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.522    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.679 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.096    77.775    alum/temp_out0[9]
    SLICE_X45Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.560 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.560    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.674 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.674    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.788 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.788    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.902 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.902    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.016 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.016    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.130 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.130    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.244 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.244    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.358 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.358    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.515 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.833    80.347    alum/temp_out0[8]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.676 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.676    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.226 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.226    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.340 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.340    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.454 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.454    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.682 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.682    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.796 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.796    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.910 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.910    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.024 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.181 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.205    83.386    alum/temp_out0[7]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.715 r  alum/D_registers_q[7][3]_i_162/O
                         net (fo=1, routed)           0.000    83.715    alum/D_registers_q[7][3]_i_162_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    84.228 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.228    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.345 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.345    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.462 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.462    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.579 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.579    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.696 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.696    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.813 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.813    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.930 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.930    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.087 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.935    86.022    alum/temp_out0[6]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    86.354 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.354    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.904 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.904    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.018 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.018    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.132 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.132    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.246 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.246    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.360 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.360    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.474 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.474    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.588 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.588    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.702 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.859 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.019    88.878    alum/temp_out0[5]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.663 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.663    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.777 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.777    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.891 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.891    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.005 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.005    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.119 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.119    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.233 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.233    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.347 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.347    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.461 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.461    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.618 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.936    91.554    alum/temp_out0[4]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.883 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.883    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.416 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.416    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.533 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.533    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.650 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.650    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.767 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.767    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.884 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.884    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.001 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.001    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.118 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.118    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.235 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.235    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.392 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.980    94.371    alum/temp_out0[3]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.159 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.159    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.273 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.273    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.387 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.387    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.501 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.501    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.615 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.615    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.729 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.729    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.843 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.843    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.957 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.957    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.114 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.940    97.054    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.383 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.383    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.933 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.933    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.047 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.047    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.161 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.161    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.275 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.275    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.389 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.389    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.503 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.503    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.617 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.617    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.731 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.731    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.888 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.968    99.856    alum/temp_out0[1]
    SLICE_X43Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.641 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.755 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.755    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.869 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.869    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.983 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.983    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.097 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.097    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.211 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.211    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.325 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.325    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.439 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.439    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.596 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.573   102.169    sm/temp_out0[0]
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.329   102.498 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.537   103.035    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124   103.159 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.725   103.884    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124   104.008 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.406   105.413    sm/M_alum_out[0]
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.124   105.537 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.714   106.251    L_reg/D[0]
    SLICE_X47Y3          FDRE                                         r  L_reg/D_registers_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.448   115.964    L_reg/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  L_reg/D_registers_q_reg[2][0]/C
                         clock pessimism              0.187   116.151    
                         clock uncertainty           -0.035   116.116    
    SLICE_X47Y3          FDRE (Setup_fdre_C_D)       -0.067   116.049    L_reg/D_registers_q_reg[2][0]
  -------------------------------------------------------------------
                         required time                        116.049    
                         arrival time                        -106.252    
  -------------------------------------------------------------------
                         slack                                  9.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.837%)  route 0.316ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.316     1.965    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.837%)  route 0.316ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.316     1.965    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.837%)  route 0.316ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.316     1.965    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.837%)  route 0.316ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.316     1.965    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.550     1.494    forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.691    forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.817     2.007    forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.075     1.569    forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.553     1.497    forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X37Y21         FDRE                                         r  forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.820     2.010    forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.075     1.572    forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.550     1.494    forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.692    forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.816     2.006    forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.071     1.565    forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.550     1.494    forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.700    forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.816     2.006    forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.075     1.569    forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.550     1.494    forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.700    forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.816     2.006    forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.075     1.569    forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.461%)  route 0.338ns (70.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X28Y2          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.338     1.986    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y3    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y6    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y4    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y7    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y6    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y6    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y6    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.759ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.580ns (14.796%)  route 3.340ns (85.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.691     8.294    sm/D_states_q[6]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.418 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.649     9.067    fifo_reset_cond/AS[0]
    SLICE_X31Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X31Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                106.759    

Slack (MET) :             106.759ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.580ns (14.796%)  route 3.340ns (85.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.691     8.294    sm/D_states_q[6]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.418 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.649     9.067    fifo_reset_cond/AS[0]
    SLICE_X31Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X31Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                106.759    

Slack (MET) :             106.759ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.580ns (14.796%)  route 3.340ns (85.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.691     8.294    sm/D_states_q[6]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.418 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.649     9.067    fifo_reset_cond/AS[0]
    SLICE_X31Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X31Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                106.759    

Slack (MET) :             106.759ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.580ns (14.796%)  route 3.340ns (85.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.691     8.294    sm/D_states_q[6]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     8.418 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.649     9.067    fifo_reset_cond/AS[0]
    SLICE_X31Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X31Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                106.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.601%)  route 0.763ns (80.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         0.529     2.172    sm/D_states_q_reg[2]_0[0]
    SLICE_X31Y5          LUT6 (Prop_lut6_I2_O)        0.045     2.217 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.234     2.452    fifo_reset_cond/AS[0]
    SLICE_X31Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X31Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.601%)  route 0.763ns (80.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         0.529     2.172    sm/D_states_q_reg[2]_0[0]
    SLICE_X31Y5          LUT6 (Prop_lut6_I2_O)        0.045     2.217 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.234     2.452    fifo_reset_cond/AS[0]
    SLICE_X31Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X31Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.601%)  route 0.763ns (80.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         0.529     2.172    sm/D_states_q_reg[2]_0[0]
    SLICE_X31Y5          LUT6 (Prop_lut6_I2_O)        0.045     2.217 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.234     2.452    fifo_reset_cond/AS[0]
    SLICE_X31Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X31Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.601%)  route 0.763ns (80.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X29Y13         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         0.529     2.172    sm/D_states_q_reg[2]_0[0]
    SLICE_X31Y5          LUT6 (Prop_lut6_I2_O)        0.045     2.217 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.234     2.452    fifo_reset_cond/AS[0]
    SLICE_X31Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X31Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  1.005    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.762ns  (logic 12.133ns (30.513%)  route 27.630ns (69.487%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.306     7.983    L_reg/M_sm_timer[13]
    SLICE_X46Y3          LUT2 (Prop_lut2_I1_O)        0.146     8.129 f  L_reg/L_27491b5f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.040     9.169    L_reg/L_27491b5f_remainder0_carry_i_23__1_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I2_O)        0.328     9.497 f  L_reg/L_27491b5f_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.963    10.460    L_reg/L_27491b5f_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.612 f  L_reg/L_27491b5f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.296    L_reg/L_27491b5f_remainder0_carry_i_20__1_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.670 r  L_reg/L_27491b5f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.099    12.769    L_reg/L_27491b5f_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.328    13.097 r  L_reg/L_27491b5f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.097    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.630 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.630    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.831    14.680    L_reg/L_27491b5f_remainder0_3[4]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.325    15.005 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.332    16.337    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I4_O)        0.327    16.664 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.615    17.279    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I3_O)        0.118    17.397 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.043    18.440    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.354    18.794 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    19.523    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.352    19.875 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.000    20.875    L_reg/i__carry_i_11__3_n_0
    SLICE_X36Y0          LUT2 (Prop_lut2_I1_O)        0.326    21.201 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.530    21.731    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.238 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.238    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.352    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.686 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.847    23.533    L_reg/L_27491b5f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.303    23.836 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           1.036    24.872    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.996 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.990    25.986    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124    26.110 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.828    26.938    L_reg/i__carry_i_13__3_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I0_O)        0.152    27.090 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.803    27.893    L_reg/i__carry_i_23__3_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.326    28.219 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.836    29.055    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y0          LUT3 (Prop_lut3_I1_O)        0.148    29.203 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.667    29.870    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y0          LUT5 (Prop_lut5_I0_O)        0.328    30.198 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.748 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.748    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.862    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.175 f  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    32.038    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.306    32.344 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    33.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.264 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.598    33.861    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.985 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.800    34.785    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I3_O)        0.124    34.909 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.293    36.202    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I2_O)        0.124    36.326 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.102    41.428    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    44.983 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    44.983    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.628ns  (logic 12.366ns (31.204%)  route 27.263ns (68.796%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.306     7.983    L_reg/M_sm_timer[13]
    SLICE_X46Y3          LUT2 (Prop_lut2_I1_O)        0.146     8.129 f  L_reg/L_27491b5f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.040     9.169    L_reg/L_27491b5f_remainder0_carry_i_23__1_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I2_O)        0.328     9.497 f  L_reg/L_27491b5f_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.963    10.460    L_reg/L_27491b5f_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.612 f  L_reg/L_27491b5f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.296    L_reg/L_27491b5f_remainder0_carry_i_20__1_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.670 r  L_reg/L_27491b5f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.099    12.769    L_reg/L_27491b5f_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.328    13.097 r  L_reg/L_27491b5f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.097    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.630 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.630    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.831    14.680    L_reg/L_27491b5f_remainder0_3[4]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.325    15.005 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.332    16.337    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I4_O)        0.327    16.664 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.615    17.279    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I3_O)        0.118    17.397 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.043    18.440    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.354    18.794 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    19.523    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.352    19.875 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.000    20.875    L_reg/i__carry_i_11__3_n_0
    SLICE_X36Y0          LUT2 (Prop_lut2_I1_O)        0.326    21.201 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.530    21.731    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.238 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.238    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.352    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.686 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.847    23.533    L_reg/L_27491b5f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.303    23.836 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           1.036    24.872    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.996 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.990    25.986    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124    26.110 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.828    26.938    L_reg/i__carry_i_13__3_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I0_O)        0.152    27.090 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.803    27.893    L_reg/i__carry_i_23__3_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.326    28.219 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.836    29.055    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y0          LUT3 (Prop_lut3_I1_O)        0.148    29.203 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.667    29.870    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y0          LUT5 (Prop_lut5_I0_O)        0.328    30.198 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.748 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.748    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.862    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.175 f  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    32.038    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.306    32.344 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    33.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.264 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.598    33.861    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.985 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.800    34.785    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I3_O)        0.124    34.909 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.900    35.810    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I2_O)        0.150    35.960 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.127    41.087    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    44.850 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    44.850    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.607ns  (logic 12.376ns (31.247%)  route 27.231ns (68.753%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.306     7.983    L_reg/M_sm_timer[13]
    SLICE_X46Y3          LUT2 (Prop_lut2_I1_O)        0.146     8.129 f  L_reg/L_27491b5f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.040     9.169    L_reg/L_27491b5f_remainder0_carry_i_23__1_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I2_O)        0.328     9.497 f  L_reg/L_27491b5f_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.963    10.460    L_reg/L_27491b5f_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.612 f  L_reg/L_27491b5f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.296    L_reg/L_27491b5f_remainder0_carry_i_20__1_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.670 r  L_reg/L_27491b5f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.099    12.769    L_reg/L_27491b5f_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.328    13.097 r  L_reg/L_27491b5f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.097    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.630 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.630    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.831    14.680    L_reg/L_27491b5f_remainder0_3[4]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.325    15.005 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.332    16.337    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I4_O)        0.327    16.664 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.615    17.279    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I3_O)        0.118    17.397 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.043    18.440    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.354    18.794 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    19.523    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.352    19.875 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.000    20.875    L_reg/i__carry_i_11__3_n_0
    SLICE_X36Y0          LUT2 (Prop_lut2_I1_O)        0.326    21.201 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.530    21.731    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.238 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.238    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.352    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.686 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.847    23.533    L_reg/L_27491b5f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.303    23.836 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           1.036    24.872    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.996 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.990    25.986    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124    26.110 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.828    26.938    L_reg/i__carry_i_13__3_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I0_O)        0.152    27.090 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.803    27.893    L_reg/i__carry_i_23__3_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.326    28.219 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.836    29.055    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y0          LUT3 (Prop_lut3_I1_O)        0.148    29.203 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.667    29.870    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y0          LUT5 (Prop_lut5_I0_O)        0.328    30.198 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.748 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.748    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.862    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.175 f  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    32.038    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.306    32.344 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    33.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.264 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.598    33.861    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.985 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.800    34.785    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I3_O)        0.124    34.909 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.897    35.807    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I2_O)        0.150    35.957 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.098    41.055    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    44.828 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    44.828    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.567ns  (logic 12.360ns (31.239%)  route 27.207ns (68.761%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.306     7.983    L_reg/M_sm_timer[13]
    SLICE_X46Y3          LUT2 (Prop_lut2_I1_O)        0.146     8.129 f  L_reg/L_27491b5f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.040     9.169    L_reg/L_27491b5f_remainder0_carry_i_23__1_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I2_O)        0.328     9.497 f  L_reg/L_27491b5f_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.963    10.460    L_reg/L_27491b5f_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.612 f  L_reg/L_27491b5f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.296    L_reg/L_27491b5f_remainder0_carry_i_20__1_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.670 r  L_reg/L_27491b5f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.099    12.769    L_reg/L_27491b5f_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.328    13.097 r  L_reg/L_27491b5f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.097    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.630 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.630    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.831    14.680    L_reg/L_27491b5f_remainder0_3[4]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.325    15.005 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.332    16.337    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I4_O)        0.327    16.664 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.615    17.279    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I3_O)        0.118    17.397 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.043    18.440    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.354    18.794 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    19.523    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.352    19.875 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.000    20.875    L_reg/i__carry_i_11__3_n_0
    SLICE_X36Y0          LUT2 (Prop_lut2_I1_O)        0.326    21.201 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.530    21.731    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.238 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.238    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.352    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.686 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.847    23.533    L_reg/L_27491b5f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.303    23.836 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           1.036    24.872    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.996 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.990    25.986    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124    26.110 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.828    26.938    L_reg/i__carry_i_13__3_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I0_O)        0.152    27.090 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.803    27.893    L_reg/i__carry_i_23__3_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.326    28.219 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.836    29.055    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y0          LUT3 (Prop_lut3_I1_O)        0.148    29.203 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.667    29.870    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y0          LUT5 (Prop_lut5_I0_O)        0.328    30.198 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.748 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.748    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.862    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.175 f  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    32.038    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.306    32.344 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    33.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.264 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.598    33.861    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.985 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.800    34.785    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I3_O)        0.124    34.909 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.293    36.202    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I2_O)        0.153    36.355 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.679    41.034    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    44.789 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    44.789    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.177ns  (logic 12.121ns (30.939%)  route 27.056ns (69.061%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.306     7.983    L_reg/M_sm_timer[13]
    SLICE_X46Y3          LUT2 (Prop_lut2_I1_O)        0.146     8.129 f  L_reg/L_27491b5f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.040     9.169    L_reg/L_27491b5f_remainder0_carry_i_23__1_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I2_O)        0.328     9.497 f  L_reg/L_27491b5f_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.963    10.460    L_reg/L_27491b5f_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.612 f  L_reg/L_27491b5f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.296    L_reg/L_27491b5f_remainder0_carry_i_20__1_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.670 r  L_reg/L_27491b5f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.099    12.769    L_reg/L_27491b5f_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.328    13.097 r  L_reg/L_27491b5f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.097    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.630 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.630    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.831    14.680    L_reg/L_27491b5f_remainder0_3[4]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.325    15.005 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.332    16.337    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I4_O)        0.327    16.664 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.615    17.279    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I3_O)        0.118    17.397 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.043    18.440    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.354    18.794 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    19.523    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.352    19.875 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.000    20.875    L_reg/i__carry_i_11__3_n_0
    SLICE_X36Y0          LUT2 (Prop_lut2_I1_O)        0.326    21.201 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.530    21.731    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.238 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.238    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.352    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.686 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.847    23.533    L_reg/L_27491b5f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.303    23.836 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           1.036    24.872    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.996 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.990    25.986    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124    26.110 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.828    26.938    L_reg/i__carry_i_13__3_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I0_O)        0.152    27.090 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.803    27.893    L_reg/i__carry_i_23__3_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.326    28.219 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.836    29.055    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y0          LUT3 (Prop_lut3_I1_O)        0.148    29.203 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.667    29.870    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y0          LUT5 (Prop_lut5_I0_O)        0.328    30.198 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.748 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.748    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.862    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.175 f  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    32.038    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.306    32.344 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    33.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.264 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.598    33.861    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.985 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.800    34.785    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I3_O)        0.124    34.909 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.897    35.807    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I0_O)        0.124    35.931 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.924    40.855    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    44.399 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    44.399    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.718ns  (logic 12.128ns (31.323%)  route 26.591ns (68.677%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.306     7.983    L_reg/M_sm_timer[13]
    SLICE_X46Y3          LUT2 (Prop_lut2_I1_O)        0.146     8.129 f  L_reg/L_27491b5f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.040     9.169    L_reg/L_27491b5f_remainder0_carry_i_23__1_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I2_O)        0.328     9.497 f  L_reg/L_27491b5f_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.963    10.460    L_reg/L_27491b5f_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.612 f  L_reg/L_27491b5f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.296    L_reg/L_27491b5f_remainder0_carry_i_20__1_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.670 r  L_reg/L_27491b5f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.099    12.769    L_reg/L_27491b5f_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.328    13.097 r  L_reg/L_27491b5f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.097    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.630 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.630    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.831    14.680    L_reg/L_27491b5f_remainder0_3[4]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.325    15.005 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.332    16.337    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I4_O)        0.327    16.664 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.615    17.279    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I3_O)        0.118    17.397 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.043    18.440    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.354    18.794 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    19.523    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.352    19.875 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.000    20.875    L_reg/i__carry_i_11__3_n_0
    SLICE_X36Y0          LUT2 (Prop_lut2_I1_O)        0.326    21.201 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.530    21.731    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.238 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.238    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.352    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.686 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.847    23.533    L_reg/L_27491b5f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.303    23.836 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           1.036    24.872    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.996 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.990    25.986    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124    26.110 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.828    26.938    L_reg/i__carry_i_13__3_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I0_O)        0.152    27.090 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.803    27.893    L_reg/i__carry_i_23__3_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.326    28.219 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.836    29.055    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y0          LUT3 (Prop_lut3_I1_O)        0.148    29.203 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.667    29.870    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y0          LUT5 (Prop_lut5_I0_O)        0.328    30.198 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.748 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.748    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.862    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.175 f  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    32.038    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.306    32.344 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    33.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.264 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.598    33.861    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.985 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.800    34.785    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I3_O)        0.124    34.909 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.900    35.810    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I3_O)        0.124    35.934 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.455    40.389    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    43.940 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    43.940    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.329ns  (logic 12.130ns (31.648%)  route 26.198ns (68.352%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.637     5.221    L_reg/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.306     7.983    L_reg/M_sm_timer[13]
    SLICE_X46Y3          LUT2 (Prop_lut2_I1_O)        0.146     8.129 f  L_reg/L_27491b5f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.040     9.169    L_reg/L_27491b5f_remainder0_carry_i_23__1_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I2_O)        0.328     9.497 f  L_reg/L_27491b5f_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.963    10.460    L_reg/L_27491b5f_remainder0_carry_i_12__1_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.612 f  L_reg/L_27491b5f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.296    L_reg/L_27491b5f_remainder0_carry_i_20__1_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.670 r  L_reg/L_27491b5f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.099    12.769    L_reg/L_27491b5f_remainder0_carry_i_10__1_n_0
    SLICE_X42Y0          LUT4 (Prop_lut4_I1_O)        0.328    13.097 r  L_reg/L_27491b5f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.097    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.630 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.630    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.849 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.831    14.680    L_reg/L_27491b5f_remainder0_3[4]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.325    15.005 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.332    16.337    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I4_O)        0.327    16.664 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.615    17.279    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I3_O)        0.118    17.397 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.043    18.440    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y2          LUT5 (Prop_lut5_I4_O)        0.354    18.794 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.729    19.523    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.352    19.875 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.000    20.875    L_reg/i__carry_i_11__3_n_0
    SLICE_X36Y0          LUT2 (Prop_lut2_I1_O)        0.326    21.201 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.530    21.731    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.238 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.238    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.352 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.352    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.686 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.847    23.533    L_reg/L_27491b5f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.303    23.836 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           1.036    24.872    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.996 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.990    25.986    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_0
    SLICE_X33Y1          LUT2 (Prop_lut2_I0_O)        0.124    26.110 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.828    26.938    L_reg/i__carry_i_13__3_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I0_O)        0.152    27.090 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.803    27.893    L_reg/i__carry_i_23__3_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.326    28.219 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.836    29.055    L_reg/i__carry_i_13__3_n_0
    SLICE_X34Y0          LUT3 (Prop_lut3_I1_O)        0.148    29.203 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.667    29.870    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X35Y0          LUT5 (Prop_lut5_I0_O)        0.328    30.198 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.748 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.748    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.862 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.862    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.175 r  timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    32.038    timerseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.306    32.344 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.796    33.140    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.264 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.598    33.861    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.985 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.313    34.298    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I4_O)        0.124    34.422 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.844    35.267    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X46Y1          LUT3 (Prop_lut3_I1_O)        0.124    35.391 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.606    39.997    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    43.550 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.550    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.403ns  (logic 11.517ns (31.637%)  route 24.886ns (68.363%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.895     7.569    L_reg/M_sm_pbc[6]
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.124     7.693 f  L_reg/L_27491b5f_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.858     8.551    L_reg/L_27491b5f_remainder0_carry_i_24__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.675 f  L_reg/L_27491b5f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.856     9.531    L_reg/L_27491b5f_remainder0_carry_i_12__0_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I0_O)        0.150     9.681 f  L_reg/L_27491b5f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.557    10.237    L_reg/L_27491b5f_remainder0_carry_i_20__0_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I4_O)        0.320    10.557 r  L_reg/L_27491b5f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.832    11.390    L_reg/L_27491b5f_remainder0_carry_i_10__0_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I1_O)        0.326    11.716 r  L_reg/L_27491b5f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.716    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.294 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.639    12.932    L_reg/L_27491b5f_remainder0_1[2]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.327    13.259 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.724    14.983    L_reg/i__carry_i_13__2_n_0
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.326    15.309 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.703    16.012    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.817    16.953    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.148    17.101 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.810    17.911    L_reg/i__carry_i_19__1_n_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.356    18.267 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.991    19.258    L_reg/i__carry_i_11__1_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.584 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.466    20.050    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.570 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.570    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.687 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.687    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.002 f  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.732    21.734    L_reg/L_27491b5f_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.307    22.041 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.972    23.013    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.137 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.813    23.950    L_reg/i__carry_i_14__0_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.146    24.096 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.809    24.905    L_reg/i__carry_i_25__1_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.328    25.233 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.816    26.049    L_reg/i__carry_i_20__1_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.680    26.853    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I1_O)        0.153    27.006 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.411    27.418    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X51Y1          LUT5 (Prop_lut5_I0_O)        0.331    27.749 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.749    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.299 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.299    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.413 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.413    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.527 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.527    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.749 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.038    29.787    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.086 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.993    31.079    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.203 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.248    32.451    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.575 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.664    33.239    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.363 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.022    34.384    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I1_O)        0.124    34.508 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.540    38.048    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.558 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.558    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.382ns  (logic 11.734ns (32.253%)  route 24.648ns (67.747%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.895     7.569    L_reg/M_sm_pbc[6]
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.124     7.693 f  L_reg/L_27491b5f_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.858     8.551    L_reg/L_27491b5f_remainder0_carry_i_24__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.675 f  L_reg/L_27491b5f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.856     9.531    L_reg/L_27491b5f_remainder0_carry_i_12__0_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I0_O)        0.150     9.681 f  L_reg/L_27491b5f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.557    10.237    L_reg/L_27491b5f_remainder0_carry_i_20__0_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I4_O)        0.320    10.557 r  L_reg/L_27491b5f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.832    11.390    L_reg/L_27491b5f_remainder0_carry_i_10__0_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I1_O)        0.326    11.716 r  L_reg/L_27491b5f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.716    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.294 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.639    12.932    L_reg/L_27491b5f_remainder0_1[2]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.327    13.259 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.724    14.983    L_reg/i__carry_i_13__2_n_0
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.326    15.309 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.703    16.012    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.817    16.953    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.148    17.101 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.810    17.911    L_reg/i__carry_i_19__1_n_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.356    18.267 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.991    19.258    L_reg/i__carry_i_11__1_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.584 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.466    20.050    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.570 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.570    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.687 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.687    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.002 f  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.732    21.734    L_reg/L_27491b5f_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.307    22.041 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.972    23.013    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.137 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.813    23.950    L_reg/i__carry_i_14__0_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.146    24.096 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.809    24.905    L_reg/i__carry_i_25__1_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.328    25.233 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.816    26.049    L_reg/i__carry_i_20__1_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.680    26.853    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I1_O)        0.153    27.006 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.411    27.418    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X51Y1          LUT5 (Prop_lut5_I0_O)        0.331    27.749 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.749    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.299 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.299    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.413 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.413    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.527 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.527    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.749 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.038    29.787    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.086 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.993    31.079    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.203 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.248    32.451    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.575 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.664    33.239    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.363 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.020    34.382    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X55Y2          LUT4 (Prop_lut4_I1_O)        0.154    34.536 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.304    37.840    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.538 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.538    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.047ns  (logic 11.787ns (32.698%)  route 24.260ns (67.302%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.895     7.569    L_reg/M_sm_pbc[6]
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.124     7.693 f  L_reg/L_27491b5f_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.858     8.551    L_reg/L_27491b5f_remainder0_carry_i_24__0_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.675 f  L_reg/L_27491b5f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.856     9.531    L_reg/L_27491b5f_remainder0_carry_i_12__0_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I0_O)        0.150     9.681 f  L_reg/L_27491b5f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.557    10.237    L_reg/L_27491b5f_remainder0_carry_i_20__0_n_0
    SLICE_X57Y3          LUT5 (Prop_lut5_I4_O)        0.320    10.557 r  L_reg/L_27491b5f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.832    11.390    L_reg/L_27491b5f_remainder0_carry_i_10__0_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I1_O)        0.326    11.716 r  L_reg/L_27491b5f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.716    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.294 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_carry/O[2]
                         net (fo=1, routed)           0.639    12.932    L_reg/L_27491b5f_remainder0_1[2]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.327    13.259 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.724    14.983    L_reg/i__carry_i_13__2_n_0
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.326    15.309 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.703    16.012    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.817    16.953    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.148    17.101 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.810    17.911    L_reg/i__carry_i_19__1_n_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I0_O)        0.356    18.267 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.991    19.258    L_reg/i__carry_i_11__1_n_0
    SLICE_X50Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.584 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.466    20.050    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.570 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.570    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.687 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.687    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.002 f  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.732    21.734    L_reg/L_27491b5f_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.307    22.041 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.972    23.013    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.137 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.813    23.950    L_reg/i__carry_i_14__0_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.146    24.096 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.809    24.905    L_reg/i__carry_i_25__1_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I0_O)        0.328    25.233 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.816    26.049    L_reg/i__carry_i_20__1_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I2_O)        0.124    26.173 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.680    26.853    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I1_O)        0.153    27.006 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.411    27.418    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X51Y1          LUT5 (Prop_lut5_I0_O)        0.331    27.749 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.749    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.299 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.299    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.413 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.413    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.527 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.527    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.749 r  bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.038    29.787    bseg_driver/decimal_renderer/L_27491b5f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.086 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.993    31.079    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.203 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.248    32.451    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.575 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.664    33.239    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.363 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.795    34.157    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X55Y2          LUT4 (Prop_lut4_I1_O)        0.150    34.307 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.142    37.449    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.202 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.202    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.408ns (61.693%)  route 0.874ns (38.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X41Y4          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.874     2.522    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.789 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.789    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.407ns (61.249%)  route 0.890ns (38.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.890     2.538    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.805 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.805    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.407ns (60.734%)  route 0.910ns (39.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X41Y5          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.910     2.557    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.824 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.824    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.420ns (60.987%)  route 0.908ns (39.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X41Y4          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.908     2.556    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.835 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.835    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.409ns (59.970%)  route 0.941ns (40.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X41Y4          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.941     2.588    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.857 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.857    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.432ns (55.912%)  route 1.129ns (44.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X49Y7          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           1.129     2.779    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     4.070 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     4.070    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.432ns (55.663%)  route 1.141ns (44.337%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.703 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.232     1.934    aseg_driver/ctr/S[1]
    SLICE_X65Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.979 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.909     2.888    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.111 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.111    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.602ns  (logic 1.509ns (57.987%)  route 1.093ns (42.013%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.232     1.934    aseg_driver/ctr/S[1]
    SLICE_X65Y7          LUT2 (Prop_lut2_I0_O)        0.048     1.982 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.862     2.844    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.297     4.141 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.141    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.383ns (52.276%)  route 1.262ns (47.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.262     2.912    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     4.154 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.154    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.360ns (50.480%)  route 1.335ns (49.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X47Y9          FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=6, routed)           1.335     2.982    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.202 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.202    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.705ns  (logic 1.643ns (34.920%)  route 3.062ns (65.080%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.980     3.499    reset_cond/butt_reset_IBUF
    SLICE_X28Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.623 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.082     4.705    reset_cond/M_reset_cond_in
    SLICE_X42Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.539ns  (logic 1.643ns (36.197%)  route 2.896ns (63.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.980     3.499    reset_cond/butt_reset_IBUF
    SLICE_X28Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.623 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.916     4.539    reset_cond/M_reset_cond_in
    SLICE_X37Y12         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y12         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.643ns (37.872%)  route 2.695ns (62.128%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.980     3.499    reset_cond/butt_reset_IBUF
    SLICE_X28Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.623 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.715     4.338    reset_cond/M_reset_cond_in
    SLICE_X28Y11         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y11         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.643ns (37.872%)  route 2.695ns (62.128%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.980     3.499    reset_cond/butt_reset_IBUF
    SLICE_X28Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.623 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.715     4.338    reset_cond/M_reset_cond_in
    SLICE_X28Y11         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.444     4.849    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y11         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.298ns  (logic 1.474ns (34.289%)  route 2.824ns (65.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.824     4.298    butt_cond/sync/D[0]
    SLICE_X46Y32         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.440     4.845    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X46Y32         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.658ns (39.994%)  route 2.488ns (60.006%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.488     4.023    forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.147 r  forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.147    forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.430     4.835    forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.144ns  (logic 1.624ns (39.191%)  route 2.520ns (60.809%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.520     4.020    forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.144 r  forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.144    forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.428     4.833    forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.018ns  (logic 1.630ns (40.578%)  route 2.387ns (59.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.387     3.894    forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.018 r  forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.018    forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X38Y25         FDRE                                         r  forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.428     4.833    forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.966ns  (logic 1.640ns (41.351%)  route 2.326ns (58.649%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.326     3.842    forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.966 r  forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.966    forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.428     4.833    forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.964ns  (logic 1.653ns (41.703%)  route 2.311ns (58.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.311     3.840    forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.964 r  forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.964    forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         1.428     4.833    forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.327ns (26.112%)  route 0.925ns (73.888%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.925     1.207    forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.252 r  forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.252    forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X37Y21         FDRE                                         r  forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.820     2.010    forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  forLoop_idx_0_152628627[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.330ns (25.393%)  route 0.969ns (74.607%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.969     1.254    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.299 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.299    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y19         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.822     2.012    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.329ns (24.165%)  route 1.031ns (75.835%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.031     1.315    forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.360 r  forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.360    forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.816     2.006    forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  forLoop_idx_0_152628627[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.341ns (24.898%)  route 1.030ns (75.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.030     1.326    forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.371 r  forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.371    forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.816     2.006    forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.319ns (23.170%)  route 1.057ns (76.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.057     1.331    forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.376 r  forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.376    forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X38Y25         FDRE                                         r  forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.816     2.006    forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  forLoop_idx_0_1112954275[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.347ns (24.228%)  route 1.084ns (75.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.084     1.386    forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.431 r  forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.431    forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.817     2.007    forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1112954275[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.313ns (21.413%)  route 1.148ns (78.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.148     1.416    forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.461 r  forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.461    forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.816     2.006    forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_1112954275[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.242ns (16.330%)  route 1.238ns (83.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.238     1.480    butt_cond/sync/D[0]
    SLICE_X46Y32         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.826     2.016    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X46Y32         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.331ns (21.821%)  route 1.187ns (78.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.202    reset_cond/butt_reset_IBUF
    SLICE_X28Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.247 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.271     1.518    reset_cond/M_reset_cond_in
    SLICE_X28Y11         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y11         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.331ns (21.821%)  route 1.187ns (78.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.202    reset_cond/butt_reset_IBUF
    SLICE_X28Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.247 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.271     1.518    reset_cond/M_reset_cond_in
    SLICE_X28Y11         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=561, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y11         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





