#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5603e9c014d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5603e9c18ca0 .scope module, "regfile_tb" "regfile_tb" 3 1;
 .timescale 0 0;
v0x5603e9c4f710_0 .var "byteenable", 3 0;
v0x5603e9c4f7f0_0 .var "clk", 0 0;
v0x5603e9c4f890_0 .var "read_addr_1", 4 0;
v0x5603e9c4f990_0 .var "read_addr_2", 4 0;
v0x5603e9c4fa60_0 .net "read_data_1", 31 0, v0x5603e9c4ebb0_0;  1 drivers
v0x5603e9c4fb00_0 .net "read_data_2", 31 0, v0x5603e9c4ec90_0;  1 drivers
v0x5603e9c4fbd0_0 .var "rst", 0 0;
v0x5603e9c4fca0_0 .var "write_addr", 4 0;
v0x5603e9c4fd70_0 .var "write_data", 31 0;
v0x5603e9c4fe40_0 .var "write_enable", 0 0;
S_0x5603e9befcf0 .scope module, "r" "regfile" 3 46, 4 1 0, S_0x5603e9c18ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "read_addr_1";
    .port_info 3 /INPUT 5 "read_addr_2";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 5 "write_addr";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
    .port_info 9 /INPUT 4 "byteenable";
v0x5603e9bf00a0_0 .net "byteenable", 3 0, v0x5603e9c4f710_0;  1 drivers
v0x5603e9c4e820_0 .net "clk", 0 0, v0x5603e9c4f7f0_0;  1 drivers
v0x5603e9c4e8e0_0 .var/i "i", 31 0;
v0x5603e9c4e9a0_0 .net "read_addr_1", 4 0, v0x5603e9c4f890_0;  1 drivers
v0x5603e9c4ea80_0 .net "read_addr_2", 4 0, v0x5603e9c4f990_0;  1 drivers
v0x5603e9c4ebb0_0 .var "read_data_1", 31 0;
v0x5603e9c4ec90_0 .var "read_data_2", 31 0;
v0x5603e9c4ed70 .array "register", 0 31, 31 0;
v0x5603e9c4f230_0 .net "rst", 0 0, v0x5603e9c4fbd0_0;  1 drivers
v0x5603e9c4f2f0_0 .net "write_addr", 4 0, v0x5603e9c4fca0_0;  1 drivers
v0x5603e9c4f3d0_0 .net "write_data", 31 0, v0x5603e9c4fd70_0;  1 drivers
v0x5603e9c4f4b0_0 .net "write_enable", 0 0, v0x5603e9c4fe40_0;  1 drivers
E_0x5603e9c2f130 .event posedge, v0x5603e9c4e820_0;
v0x5603e9c4ed70_0 .array/port v0x5603e9c4ed70, 0;
v0x5603e9c4ed70_1 .array/port v0x5603e9c4ed70, 1;
v0x5603e9c4ed70_2 .array/port v0x5603e9c4ed70, 2;
E_0x5603e9c2f570/0 .event anyedge, v0x5603e9c4e9a0_0, v0x5603e9c4ed70_0, v0x5603e9c4ed70_1, v0x5603e9c4ed70_2;
v0x5603e9c4ed70_3 .array/port v0x5603e9c4ed70, 3;
v0x5603e9c4ed70_4 .array/port v0x5603e9c4ed70, 4;
v0x5603e9c4ed70_5 .array/port v0x5603e9c4ed70, 5;
v0x5603e9c4ed70_6 .array/port v0x5603e9c4ed70, 6;
E_0x5603e9c2f570/1 .event anyedge, v0x5603e9c4ed70_3, v0x5603e9c4ed70_4, v0x5603e9c4ed70_5, v0x5603e9c4ed70_6;
v0x5603e9c4ed70_7 .array/port v0x5603e9c4ed70, 7;
v0x5603e9c4ed70_8 .array/port v0x5603e9c4ed70, 8;
v0x5603e9c4ed70_9 .array/port v0x5603e9c4ed70, 9;
v0x5603e9c4ed70_10 .array/port v0x5603e9c4ed70, 10;
E_0x5603e9c2f570/2 .event anyedge, v0x5603e9c4ed70_7, v0x5603e9c4ed70_8, v0x5603e9c4ed70_9, v0x5603e9c4ed70_10;
v0x5603e9c4ed70_11 .array/port v0x5603e9c4ed70, 11;
v0x5603e9c4ed70_12 .array/port v0x5603e9c4ed70, 12;
v0x5603e9c4ed70_13 .array/port v0x5603e9c4ed70, 13;
v0x5603e9c4ed70_14 .array/port v0x5603e9c4ed70, 14;
E_0x5603e9c2f570/3 .event anyedge, v0x5603e9c4ed70_11, v0x5603e9c4ed70_12, v0x5603e9c4ed70_13, v0x5603e9c4ed70_14;
v0x5603e9c4ed70_15 .array/port v0x5603e9c4ed70, 15;
v0x5603e9c4ed70_16 .array/port v0x5603e9c4ed70, 16;
v0x5603e9c4ed70_17 .array/port v0x5603e9c4ed70, 17;
v0x5603e9c4ed70_18 .array/port v0x5603e9c4ed70, 18;
E_0x5603e9c2f570/4 .event anyedge, v0x5603e9c4ed70_15, v0x5603e9c4ed70_16, v0x5603e9c4ed70_17, v0x5603e9c4ed70_18;
v0x5603e9c4ed70_19 .array/port v0x5603e9c4ed70, 19;
v0x5603e9c4ed70_20 .array/port v0x5603e9c4ed70, 20;
v0x5603e9c4ed70_21 .array/port v0x5603e9c4ed70, 21;
v0x5603e9c4ed70_22 .array/port v0x5603e9c4ed70, 22;
E_0x5603e9c2f570/5 .event anyedge, v0x5603e9c4ed70_19, v0x5603e9c4ed70_20, v0x5603e9c4ed70_21, v0x5603e9c4ed70_22;
v0x5603e9c4ed70_23 .array/port v0x5603e9c4ed70, 23;
v0x5603e9c4ed70_24 .array/port v0x5603e9c4ed70, 24;
v0x5603e9c4ed70_25 .array/port v0x5603e9c4ed70, 25;
v0x5603e9c4ed70_26 .array/port v0x5603e9c4ed70, 26;
E_0x5603e9c2f570/6 .event anyedge, v0x5603e9c4ed70_23, v0x5603e9c4ed70_24, v0x5603e9c4ed70_25, v0x5603e9c4ed70_26;
v0x5603e9c4ed70_27 .array/port v0x5603e9c4ed70, 27;
v0x5603e9c4ed70_28 .array/port v0x5603e9c4ed70, 28;
v0x5603e9c4ed70_29 .array/port v0x5603e9c4ed70, 29;
v0x5603e9c4ed70_30 .array/port v0x5603e9c4ed70, 30;
E_0x5603e9c2f570/7 .event anyedge, v0x5603e9c4ed70_27, v0x5603e9c4ed70_28, v0x5603e9c4ed70_29, v0x5603e9c4ed70_30;
v0x5603e9c4ed70_31 .array/port v0x5603e9c4ed70, 31;
E_0x5603e9c2f570/8 .event anyedge, v0x5603e9c4ed70_31, v0x5603e9c4ea80_0;
E_0x5603e9c2f570 .event/or E_0x5603e9c2f570/0, E_0x5603e9c2f570/1, E_0x5603e9c2f570/2, E_0x5603e9c2f570/3, E_0x5603e9c2f570/4, E_0x5603e9c2f570/5, E_0x5603e9c2f570/6, E_0x5603e9c2f570/7, E_0x5603e9c2f570/8;
    .scope S_0x5603e9befcf0;
T_0 ;
Ewait_0 .event/or E_0x5603e9c2f570, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5603e9c4e9a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x5603e9c4e9a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5603e9c4ed70, 4;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x5603e9c4ebb0_0, 0, 32;
    %load/vec4 v0x5603e9c4ea80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x5603e9c4ea80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5603e9c4ed70, 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x5603e9c4ec90_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5603e9befcf0;
T_1 ;
    %wait E_0x5603e9c2f130;
    %load/vec4 v0x5603e9c4f2f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5603e9c4f4b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5603e9bf00a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %load/vec4 v0x5603e9c4f2f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603e9c4ed70, 0, 4;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x5603e9c4f3d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5603e9c4f2f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603e9c4ed70, 0, 4;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x5603e9c4f3d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5603e9c4f2f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603e9c4ed70, 4, 5;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x5603e9c4f3d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5603e9c4f2f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603e9c4ed70, 4, 5;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x5603e9c4f3d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5603e9c4f2f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603e9c4ed70, 4, 5;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x5603e9c4f3d0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5603e9c4f2f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603e9c4ed70, 4, 5;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x5603e9c4f3d0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x5603e9c4f2f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603e9c4ed70, 4, 5;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x5603e9c4f3d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5603e9c4f2f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603e9c4ed70, 0, 4;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x5603e9c4f3d0_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x5603e9c4f2f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603e9c4ed70, 0, 4;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x5603e9c4f3d0_0;
    %load/vec4 v0x5603e9c4f2f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603e9c4ed70, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.0 ;
    %load/vec4 v0x5603e9c4f230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5603e9c4e8e0_0, 0, 32;
T_1.15 ;
    %load/vec4 v0x5603e9c4e8e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.16, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5603e9c4e8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5603e9c4ed70, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5603e9c4e8e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5603e9c4e8e0_0, 0, 32;
    %jmp T_1.15;
T_1.16 ;
T_1.13 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5603e9c18ca0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603e9c4f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5603e9c4f890_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5603e9c4f990_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603e9c4fe40_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5603e9c4fca0_0, 0, 5;
    %pushi/vec4 2882343476, 0, 32;
    %store/vec4 v0x5603e9c4fd70_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5603e9c4f710_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603e9c4f7f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603e9c4f7f0_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5603e9c4f890_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 29 "$display", "Reading address %d : %h", v0x5603e9c4f890_0, v0x5603e9c4fa60_0 {0 0 0};
    %vpi_call/w 3 30 "$display", "Reading address %d : %h", v0x5603e9c4f990_0, v0x5603e9c4fb00_0 {0 0 0};
    %load/vec4 v0x5603e9c4fa60_0;
    %cmpi/e 2882343476, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %jmp T_2.1;
T_2.0 ;
    %vpi_call/w 3 31 "$error" {0 0 0};
T_2.1 ;
    %pushi/vec4 303174162, 0, 32;
    %store/vec4 v0x5603e9c4fd70_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5603e9c4f710_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603e9c4f7f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5603e9c4f7f0_0, 0, 1;
    %vpi_call/w 3 38 "$display", "Reading address %d : %h", v0x5603e9c4f890_0, v0x5603e9c4fa60_0 {0 0 0};
    %vpi_call/w 3 39 "$display", "Reading address %d : %h", v0x5603e9c4f990_0, v0x5603e9c4fb00_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603e9c4fbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5603e9c4f7f0_0, 0, 1;
    %delay 1, 0;
    %vpi_call/w 3 43 "$display", "Reading address %d : %h", v0x5603e9c4f890_0, v0x5603e9c4fa60_0 {0 0 0};
    %vpi_call/w 3 44 "$display", "Reading address %d : %h", v0x5603e9c4f990_0, v0x5603e9c4fb00_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "regfile_tb.v";
    "regfile.v";
