{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 806,
   "id": "a1bb9db0",
   "metadata": {},
   "outputs": [],
   "source": [
    "#load a specified mips text file\n",
    "#generate the assembly code equivalent to the input file (disassembler)\n",
    "\n",
    "#Generate instruction by instruction simulation of the MIPS code (simulator)\n",
    "#produce/print the contents of registers and data memories after each execution of each instruction\n",
    "#TODO: find out why lock_data keeps changing despite being a locked saved format of input data."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 807,
   "id": "b851b7fc",
   "metadata": {},
   "outputs": [],
   "source": [
    "#category-1\n",
    "cat_1 = '000'\n",
    "J='000'\n",
    "BEQ='001'\n",
    "BNE='010'\n",
    "BGTZ='011'\n",
    "SW='100'\n",
    "LW='101'\n",
    "BREAK='110'\n",
    "cat1 = [cat_1,J,BEQ,BNE,BGTZ,SW,LW,BREAK]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 808,
   "id": "5e1826c6",
   "metadata": {},
   "outputs": [],
   "source": [
    "#category-2\n",
    "cat_2 = '001'\n",
    "ADD='000'\n",
    "SUB='001'\n",
    "AND='010'\n",
    "OR='011'\n",
    "SRL='100'\n",
    "SRA='101'\n",
    "MUL='110'\n",
    "cat2 = [cat_2,ADD,SUB,AND,OR,SRL,SRA,MUL]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 809,
   "id": "198f5029",
   "metadata": {},
   "outputs": [],
   "source": [
    "#category-3\n",
    "cat_3 = '010'\n",
    "ADDI='000'\n",
    "ANDI='001'\n",
    "ORI='010'\n",
    "cat3 = [cat_3,ADDI,ANDI,ORI]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 810,
   "id": "54c1859a",
   "metadata": {},
   "outputs": [],
   "source": [
    "#Global variables\n",
    "\n",
    "input_instr = []\n",
    "\n",
    "cat = [cat1,cat2,cat3]\n",
    "\n",
    "registers = [0] * 32 #only write\n",
    "data = [0] * 16 #only read"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 811,
   "id": "7da61542",
   "metadata": {},
   "outputs": [],
   "source": [
    "def convert(val):\n",
    "    tmp = val.strip()\n",
    "    tmp = ''.join('1' if x == '0' else '0' for x in tmp)\n",
    "    tmp = int(tmp,2) + 1\n",
    "    return tmp*-1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 812,
   "id": "9dabbec6",
   "metadata": {},
   "outputs": [],
   "source": [
    "def twos_complement(sample):\n",
    "    if(sample[0]=='1'): #negative bit\n",
    "        return convert(sample)\n",
    "        \n",
    "    elif(sample[0]=='0'): #positive bit\n",
    "        return int(sample,2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 813,
   "id": "02b4b59f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[-1, -2, -3, 1, 2, 4, -4, 10, 7, 9, 1, 0, -1, 1, -1, 0]\n"
     ]
    }
   ],
   "source": [
    "#read from file and print contents\n",
    "address = 260\n",
    "data_break = address\n",
    "f_dis = open(\"sample.txt\", \"r\")\n",
    "w_dis = open(\"disassembly.txt\", \"w\")\n",
    "\n",
    "for x in f_dis:\n",
    "    input_instr.append(x)\n",
    "\n",
    "break_index = 0\n",
    "broken = False\n",
    "for index in range(len(input_instr)):\n",
    "    instr = input_instr[index]\n",
    "    input_cat = instr[:6]\n",
    "    if( input_cat == cat_1 + BREAK and not broken):\n",
    "        break_index = index + 1 # +! because current instruction is break, not a read in value\n",
    "        broken = True\n",
    "        data_break = address + 4 #with sample this should result in 316, but change otherwise\n",
    "    address = address + 4\n",
    "    \n",
    "\n",
    "for index in range(len(input_instr) - break_index-1):\n",
    "    data[index] = twos_complement(input_instr[index+break_index])\n",
    "\n",
    "lock_data = data\n",
    "print(lock_data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 814,
   "id": "bfec948a",
   "metadata": {},
   "outputs": [],
   "source": [
    "#category 1 function\n",
    "def cat_1_func(sample,break_exc):\n",
    "    \n",
    "    input_cat = sample[0:3]\n",
    "    opcode = sample[3:6]\n",
    "    \n",
    "    rs = int(sample[6:11],2)\n",
    "    rt = int(sample[11:16],2)\n",
    "    \n",
    "    offset = sample[16:32]\n",
    "    branch_offset = offset\n",
    "    offset = offset.strip() + '00'\n",
    "    \n",
    "    output = \"\"\n",
    "    branch = 0\n",
    "    \n",
    "    if(opcode == J):\n",
    "        instr_index = sample[8:]\n",
    "        instr_index = instr_index.strip() + '00'\n",
    "        instr_index_int = int(instr_index, 2)\n",
    "        output = \"J #\" + str(instr_index_int)\n",
    "        branch = instr_index_int\n",
    "        \n",
    "    if(opcode == BEQ):\n",
    "        output = \"BEQ \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt) + \", \"\n",
    "        offset_string = \"#\" + str(int(offset,2))\n",
    "        output = output + rs_string + rt_string + offset_string\n",
    "        if( registers[rs] == registers[rt] ):\n",
    "            branch = int(offset,2)\n",
    "        \n",
    "    if(opcode == BNE):\n",
    "        output = \"BNE \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt) + \", \"\n",
    "        offset_string = \"#\" + str(int(offset,2))\n",
    "        output = output + rs_string + rt_string + offset_string\n",
    "        if( registers[rs] != registers[rt] ):\n",
    "            branch = int(offset,2)\n",
    "        \n",
    "        \n",
    "    if(opcode == BGTZ):\n",
    "        output = \"BGTZ \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt) + \", \"\n",
    "        offset_string = \"#\" + str(int(offset,2))\n",
    "        output = output + rs_string + offset_string\n",
    "        if( registers[rs] > 0 ):\n",
    "            branch = int(offset,2)\n",
    "        \n",
    "        \n",
    "    if(opcode == SW): #stores into data\n",
    "        #dest = rs\n",
    "        #source = rt\n",
    "        output = \"SW \"\n",
    "        mem = int(sample[16:32],2)\n",
    "        rs_string = \"R\" + str(rs)\n",
    "        rt_string = \"R\" + str(rt) + \", \"\n",
    "        output = output + rt_string + str(mem) + \"(\" + rs_string + \")\"\n",
    "        data_index = int((int(branch_offset,2)-data_break)/4 + registers[rs])\n",
    "        print(data_index)\n",
    "        data[data_index] = registers[rt]\n",
    "    \n",
    "    if(opcode == LW): #loads into registers\n",
    "        #dest = rt\n",
    "        #source = rs\n",
    "        output = \"LW \"\n",
    "        mem = int(sample[16:32],2)\n",
    "        rs_string = \"R\" + str(rs)\n",
    "        rt_string = \"R\" + str(rt) + \", \"\n",
    "        output = output + rt_string + str(mem) + \"(\" + rs_string + \")\"\n",
    "        #registers <-- from data\n",
    "        data_index = int((int(branch_offset,2)-data_break)/4 + registers[rs])\n",
    "        registers[rt] = data[data_index]\n",
    "        \n",
    "        \n",
    "    if(opcode == BREAK):\n",
    "        output = \"BREAK\"\n",
    "        break_exc = True\n",
    "        \n",
    "    #w_dis.write(output + '\\n')\n",
    "    return (output,break_exc,branch)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 815,
   "id": "85797d94",
   "metadata": {},
   "outputs": [],
   "source": [
    "#category 2 function\n",
    "def cat_2_func(sample):\n",
    "    opcode = sample[3:6]\n",
    "    rd = int(sample[6:11],2)\n",
    "    rs = int(sample[11:16],2)\n",
    "    rt = int(sample[16:21],2)\n",
    "    output = \"\"\n",
    "    \n",
    "\n",
    "    if(opcode == ADD):\n",
    "        output = \"ADD \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        registers[rd] = registers[rs] + registers[rt]\n",
    "        \n",
    "    if(opcode == SUB):\n",
    "        output = \"SUB \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        registers[rd] = registers[rs] - registers[rt]\n",
    "        \n",
    "    if(opcode == AND):\n",
    "        output = \"AND \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        registers[rd] = registers[rs] and registers[rt]\n",
    "        \n",
    "    if(opcode == OR):\n",
    "        output = \"OR \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        registers[rd] = registers[rs] or registers[rt]\n",
    "        \n",
    "    if(opcode == SRL):\n",
    "        output = \"SRL \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        #registers[rd] = registers[rs] << registers[rt]\n",
    "        \n",
    "        #( rd <-- rs << rt )\n",
    "        \n",
    "    if(opcode == SRA):\n",
    "        output = \"SRA \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        #( rd <-- rs >> )\n",
    "        \n",
    "    if(opcode == MUL):\n",
    "        output = \"MUL \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        registers[rd] = registers[rs] * registers[rt]\n",
    "        #()\n",
    "    return output    \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 816,
   "id": "d28bdcc5",
   "metadata": {},
   "outputs": [],
   "source": [
    "#category 3 function\n",
    "def cat_3_func(sample):\n",
    "    opcode = sample[3:6]\n",
    "    rd = int(sample[6:11],2)\n",
    "    rs = int(sample[11:16],2)\n",
    "    imm = twos_complement(sample[16:])\n",
    "    output = \"\"\n",
    "    \n",
    "    if(opcode == ADDI):\n",
    "        output = \"ADDI \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        imm_string = \"#\" + str(imm)\n",
    "        output = output + rd_string + rs_string + imm_string\n",
    "        registers[rd] = registers[rs] + imm\n",
    "        \n",
    "        \n",
    "    if(opcode == ANDI):\n",
    "        output = \"ANDI \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        imm_string = \"#\" + str(imm)\n",
    "        output = output + rd_string + rs_string + imm_string\n",
    "        registers[rd] = registers[rs] and imm\n",
    "        \n",
    "    if(opcode == ORI):\n",
    "        output = \"ORI \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        imm_string = \"#\" + str(twos_complement(imm))\n",
    "        output = output + rd_string + rs_string + imm_string\n",
    "        registers[rd] = registers[rs] or imm\n",
    "        \n",
    "    return output    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 817,
   "id": "ff83f856",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "8\n",
      "[-1, -2, -3, 1, 2, 4, -4, 10, 10, 9, 1, 0, -1, 1, -1, 0]\n"
     ]
    }
   ],
   "source": [
    "#write on disassembly file\n",
    "address = 260\n",
    "break_exc = False\n",
    "w_dis = open(\"disassembly.txt\", \"a\")\n",
    "\n",
    "for instruction in input_instr:\n",
    "    instr = instruction\n",
    "    w_dis.write(instruction.strip() + '\\t' + str(address).strip() + '\\t')\n",
    "\n",
    "    #decode input\n",
    "    input_cat = instr[:3]\n",
    "    \n",
    "    if(break_exc):\n",
    "        output = str(twos_complement(instruction))\n",
    "        w_dis.write(output + '\\n')\n",
    "        \n",
    "    if(input_cat == cat_1 and not break_exc): # branch functions possible\n",
    "        output, break_exc, _ = cat_1_func(instruction,break_exc)\n",
    "        w_dis.write(output + '\\n')\n",
    "\n",
    "    if(input_cat == cat_2 and not break_exc):\n",
    "        output = cat_2_func(instruction)\n",
    "        w_dis.write(output + '\\n')\n",
    "\n",
    "    if(input_cat == cat_3 and not break_exc):\n",
    "        output = cat_3_func(instruction)\n",
    "        w_dis.write(output + '\\n')\n",
    "\n",
    "    \n",
    "\n",
    "    address = address + 4\n",
    "\n",
    "w_dis.close()\n",
    "print(lock_data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 818,
   "id": "2f3c5cb4",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "00100000001000000000000000000000\t260\tADD R1, R0, R0\n",
      "00100000110000000000000000000000\t264\tADD R6, R0, R0\n",
      "01000000010000000000000000000011\t268\tADDI R2, R0, #3\n",
      "00000100001000100000000000001001\t272\tBEQ R1, R2, #36\n",
      "00010100110000110000000100111100\t276\tLW R3, 316(R6)\n",
      "00010100110001000000000101001100\t280\tLW R4, 332(R6)\n",
      "00111000101000110010000000000000\t284\tMUL R5, R3, R4\n",
      "00001100101000000000000000000001\t288\tBGTZ R5, #4\n",
      "01000000101001010000000000001100\t292\tADDI R5, R5, #12\n",
      "00010000110001010000000101011100\t296\tSW R5, 348(R6)\n",
      "01000000001000010000000000000001\t300\tADDI R1, R1, #1\n",
      "01000000110001100000000000000100\t304\tADDI R6, R6, #4\n",
      "00000000000000000000000001000100\t308\tJ #272\n",
      "00011000000000000000000000000000\t312\tBREAK\n",
      "11111111111111111111111111111111\t316\t-1\n",
      "11111111111111111111111111111110\t320\t-2\n",
      "11111111111111111111111111111101\t324\t-3\n",
      "00000000000000000000000000000001\t328\t1\n",
      "00000000000000000000000000000010\t332\t2\n",
      "00000000000000000000000000000100\t336\t4\n",
      "11111111111111111111111111111100\t340\t-4\n",
      "00000000000000000000000000001010\t344\t10\n",
      "00000000000000000000000000000111\t348\t7\n",
      "00000000000000000000000000001001\t352\t9\n",
      "00000000000000000000000000000001\t356\t1\n",
      "00000000000000000000000000000000\t360\t0\n",
      "11111111111111111111111111111111\t364\t-1\n",
      "00000000000000000000000000000001\t368\t1\n",
      "11111111111111111111111111111111\t372\t-1\n",
      "00000000000000000000000000000000\t376\t0\n",
      "\n"
     ]
    }
   ],
   "source": [
    "#test file contents\n",
    "w_dis = open(\"disassembly.txt\", \"r\")\n",
    "print(w_dis.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 819,
   "id": "fdf4b9dc",
   "metadata": {},
   "outputs": [],
   "source": [
    "#register print\n",
    "def register_print():\n",
    "    output = \"Registers\\n\"\n",
    "    r_00 = \"R00:\"\n",
    "    r_08 = \"R08:\"\n",
    "    r_16 = \"R16:\"\n",
    "    r_24 = \"R24:\"\n",
    "    \n",
    "    for i in range(8):\n",
    "        r_00 = r_00 + \"\\t\" + str(registers[i])\n",
    "        r_08 = r_08 + \"\\t\" + str(registers[i+8])\n",
    "        r_16 = r_16 + \"\\t\" + str(registers[i+16])\n",
    "        r_24 = r_24 + \"\\t\" + str(registers[i+24])\n",
    "    output = output + r_00 + \"\\n\" + r_08 + \"\\n\" + r_16 + \"\\n\" + r_24 + \"\\n\\n\"    \n",
    "    return output\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 820,
   "id": "e2fdbd27",
   "metadata": {},
   "outputs": [],
   "source": [
    "#data print\n",
    "def data_print():\n",
    "    output = \"Data\\n\"\n",
    "    d_316 = \"316:\"\n",
    "    d_348 = \"348:\"\n",
    "    \n",
    "    for i in range(8):\n",
    "        d_316 = d_316 + \"\\t\" + str(data[i])\n",
    "        d_348 = d_348 + \"\\t\" + str(data[i+8])\n",
    "        \n",
    "    output = output + d_316 + \"\\n\" + d_348 + \"\\n\\n\"\n",
    "    return output"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 821,
   "id": "73e9f087",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[-1, -2, -3, 1, 2, 4, -4, 10, 10, 9, 1, 0, -1, 1, -1, 0]\n",
      "8\n",
      "12\n",
      "16\n"
     ]
    },
    {
     "ename": "IndexError",
     "evalue": "list assignment index out of range",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mIndexError\u001b[0m                                Traceback (most recent call last)",
      "\u001b[0;32m/tmp/ipykernel_528602/4179978175.py\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[1;32m     24\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     25\u001b[0m     \u001b[0;32mif\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0minput_cat\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0mcat_1\u001b[0m \u001b[0;32mand\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mbreak_exc\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m \u001b[0;31m#branch functions possible\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 26\u001b[0;31m         \u001b[0moutput\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mbreak_exc\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mbranch\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mcat_1_func\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0minstruction\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0mbreak_exc\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     27\u001b[0m         \u001b[0mw_sim\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mwrite\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0moutput\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0;34m'\\n\\n'\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     28\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/tmp/ipykernel_528602/2169384377.py\u001b[0m in \u001b[0;36mcat_1_func\u001b[0;34m(sample, break_exc)\u001b[0m\n\u001b[1;32m     61\u001b[0m         \u001b[0mdata_index\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mbranch_offset\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;36m2\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m-\u001b[0m\u001b[0mdata_break\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m/\u001b[0m\u001b[0;36m4\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mregisters\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mrs\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     62\u001b[0m         \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mdata_index\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 63\u001b[0;31m         \u001b[0mdata\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mdata_index\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mregisters\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mrt\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     64\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     65\u001b[0m     \u001b[0;32mif\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mopcode\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0mLW\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m \u001b[0;31m#loads into registers\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mIndexError\u001b[0m: list assignment index out of range"
     ]
    }
   ],
   "source": [
    "#simulator\n",
    "print(lock_data)\n",
    "data = lock_data # restore original data values inputted from file\n",
    "\n",
    "\n",
    "address = 260\n",
    "w_sim = open(\"simulation.txt\",\"w\")\n",
    "simulation_header = \"--------------------\\n\"\n",
    "break_exc = False\n",
    "registers = [0] * 32 #only write\n",
    "\n",
    "cycle = 1\n",
    "i = 0\n",
    "\n",
    "while(i<len(input_instr)):\n",
    "    branch = 0\n",
    "    instr = input_instr[i]\n",
    "    instruction = instr\n",
    "    input_cat = instr[:3]\n",
    "    \n",
    "    if(not break_exc):\n",
    "        w_sim.write(simulation_header)\n",
    "        w_sim.write('Cycle ' + str(cycle) + ':\\t' + str(address) + \"\\t\")\n",
    "        \n",
    "    if(input_cat == cat_1 and not break_exc): #branch functions possible\n",
    "        output, break_exc, branch = cat_1_func(instruction,break_exc)\n",
    "        w_sim.write(output + '\\n\\n')\n",
    "    \n",
    "    if(input_cat == cat_2 and not break_exc):\n",
    "        output = cat_2_func(instruction)\n",
    "        w_sim.write(output + '\\n\\n')\n",
    "    \n",
    "    if(input_cat == cat_3 and not break_exc):\n",
    "        output = cat_3_func(instruction)\n",
    "        w_sim.write(output + '\\n\\n')\n",
    "    \n",
    "    #perform all instructions before showing results ^^^\n",
    "    if(not break_exc):\n",
    "        w_sim.write(register_print())\n",
    "        \n",
    "        \n",
    "    if(not break_exc):\n",
    "        w_sim.write(data_print())\n",
    "    \n",
    "    address = address + 4\n",
    "    cycle = cycle+1\n",
    "    i = i+1\n",
    "    \n",
    "    if( branch > 0 ):\n",
    "        if( branch < 272 ):\n",
    "            branch = branch+address\n",
    "        i = int(i + (branch-address)/4)\n",
    "        address = branch"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 780,
   "id": "81f3030c",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "--------------------\n",
      "Cycle 1:\t260\tADD R1, R0, R0\n",
      "\n",
      "Registers\n",
      "R00:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 2:\t264\tADD R6, R0, R0\n",
      "\n",
      "Registers\n",
      "R00:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 3:\t268\tADDI R2, R0, #3\n",
      "\n",
      "Registers\n",
      "R00:\t0\t0\t3\t0\t0\t0\t0\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 4:\t272\tBEQ R1, R2, #36\n",
      "\n",
      "Registers\n",
      "R00:\t0\t0\t3\t0\t0\t0\t0\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 5:\t276\tLW R3, 316(R6)\n",
      "\n",
      "Registers\n",
      "R00:\t0\t0\t3\t0\t0\t0\t0\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 6:\t280\tLW R4, 332(R6)\n",
      "\n",
      "Registers\n",
      "R00:\t0\t0\t3\t0\t1\t0\t0\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 7:\t284\tMUL R5, R3, R4\n",
      "\n",
      "Registers\n",
      "R00:\t0\t0\t3\t0\t1\t0\t0\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 8:\t288\tBGTZ R5, #4\n",
      "\n",
      "Registers\n",
      "R00:\t0\t0\t3\t0\t1\t0\t0\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 9:\t292\tADDI R5, R5, #12\n",
      "\n",
      "Registers\n",
      "R00:\t0\t0\t3\t0\t1\t12\t0\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 10:\t296\tSW R5, 348(R6)\n",
      "\n",
      "Registers\n",
      "R00:\t0\t0\t3\t0\t1\t12\t0\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 11:\t300\tADDI R1, R1, #1\n",
      "\n",
      "Registers\n",
      "R00:\t0\t1\t3\t0\t1\t12\t0\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 12:\t304\tADDI R6, R6, #4\n",
      "\n",
      "Registers\n",
      "R00:\t0\t1\t3\t0\t1\t12\t4\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 13:\t308\tJ #272\n",
      "\n",
      "Registers\n",
      "R00:\t0\t1\t3\t0\t1\t12\t4\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 14:\t272\tBEQ R1, R2, #36\n",
      "\n",
      "Registers\n",
      "R00:\t0\t1\t3\t0\t1\t12\t4\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 15:\t276\tLW R3, 316(R6)\n",
      "\n",
      "Registers\n",
      "R00:\t0\t1\t3\t1\t1\t12\t4\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 16:\t280\tLW R4, 332(R6)\n",
      "\n",
      "Registers\n",
      "R00:\t0\t1\t3\t1\t12\t12\t4\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 17:\t284\tMUL R5, R3, R4\n",
      "\n",
      "Registers\n",
      "R00:\t0\t1\t3\t1\t12\t12\t4\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 18:\t288\tBGTZ R5, #4\n",
      "\n",
      "Registers\n",
      "R00:\t0\t1\t3\t1\t12\t12\t4\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t0\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 19:\t296\tSW R5, 348(R6)\n",
      "\n",
      "Registers\n",
      "R00:\t0\t1\t3\t1\t12\t12\t4\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 20:\t300\tADDI R1, R1, #1\n",
      "\n",
      "Registers\n",
      "R00:\t0\t2\t3\t1\t12\t12\t4\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 21:\t304\tADDI R6, R6, #4\n",
      "\n",
      "Registers\n",
      "R00:\t0\t2\t3\t1\t12\t12\t8\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 22:\t308\tJ #272\n",
      "\n",
      "Registers\n",
      "R00:\t0\t2\t3\t1\t12\t12\t8\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 23:\t272\tBEQ R1, R2, #36\n",
      "\n",
      "Registers\n",
      "R00:\t0\t2\t3\t1\t12\t12\t8\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 24:\t276\tLW R3, 316(R6)\n",
      "\n",
      "Registers\n",
      "R00:\t0\t2\t3\t12\t12\t12\t8\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 25:\t280\tLW R4, 332(R6)\n",
      "\n",
      "Registers\n",
      "R00:\t0\t2\t3\t12\t12\t12\t8\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 26:\t284\tMUL R5, R3, R4\n",
      "\n",
      "Registers\n",
      "R00:\t0\t2\t3\t12\t12\t144\t8\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 27:\t288\tBGTZ R5, #4\n",
      "\n",
      "Registers\n",
      "R00:\t0\t2\t3\t12\t12\t144\t8\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t0\n",
      "\n",
      "--------------------\n",
      "Cycle 28:\t296\tSW R5, 348(R6)\n",
      "\n",
      "Registers\n",
      "R00:\t0\t2\t3\t12\t12\t144\t8\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t144\n",
      "\n",
      "--------------------\n",
      "Cycle 29:\t300\tADDI R1, R1, #1\n",
      "\n",
      "Registers\n",
      "R00:\t0\t3\t3\t12\t12\t144\t8\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t144\n",
      "\n",
      "--------------------\n",
      "Cycle 30:\t304\tADDI R6, R6, #4\n",
      "\n",
      "Registers\n",
      "R00:\t0\t3\t3\t12\t12\t144\t12\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t144\n",
      "\n",
      "--------------------\n",
      "Cycle 31:\t308\tJ #272\n",
      "\n",
      "Registers\n",
      "R00:\t0\t3\t3\t12\t12\t144\t12\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t144\n",
      "\n",
      "--------------------\n",
      "Cycle 32:\t272\tBEQ R1, R2, #36\n",
      "\n",
      "Registers\n",
      "R00:\t0\t3\t3\t12\t12\t144\t12\t0\n",
      "R08:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R16:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "R24:\t0\t0\t0\t0\t0\t0\t0\t0\n",
      "\n",
      "Data\n",
      "316:\t-1\t-2\t-3\t1\t2\t4\t-4\t12\n",
      "348:\t7\t9\t1\t12\t-1\t1\t-1\t144\n",
      "\n",
      "--------------------\n",
      "Cycle 33:\t312\tBREAK\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "w_sim = open(\"simulation.txt\", \"r\")\n",
    "print(w_sim.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9237b24d",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
