

================================================================
== Vivado HLS Report for 'operator_int_div5'
================================================================
* Date:           Fri Aug 31 16:23:01 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_int_div
* Solution:       div5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.143|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   32|   32|   32|   32|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_80  |lut_div5_chunk  |    1|    1|    1|    1|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|      14|      39|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     177|
|Register         |        -|      -|      87|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     101|     216|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+-------+----+----+
    |         Instance         |     Module     | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------+---------+-------+----+----+
    |grp_lut_div5_chunk_fu_80  |lut_div5_chunk  |        0|      0|  14|  39|
    +--------------------------+----------------+---------+-------+----+----+
    |Total                     |                |        0|      0|  14|  39|
    +--------------------------+----------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  109|         23|    1|         23|
    |grp_lut_div5_chunk_fu_80_d_V     |   53|         12|    3|         36|
    |grp_lut_div5_chunk_fu_80_r_in_V  |   15|          3|    3|          9|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  177|         38|    7|         68|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  22|   0|   22|          0|
    |d_chunk_V_10_reg_291                   |   3|   0|    3|          0|
    |d_chunk_V_1_reg_246                    |   3|   0|    3|          0|
    |d_chunk_V_2_reg_251                    |   3|   0|    3|          0|
    |d_chunk_V_3_reg_256                    |   3|   0|    3|          0|
    |d_chunk_V_4_reg_261                    |   3|   0|    3|          0|
    |d_chunk_V_5_reg_266                    |   3|   0|    3|          0|
    |d_chunk_V_6_reg_271                    |   3|   0|    3|          0|
    |d_chunk_V_7_reg_276                    |   3|   0|    3|          0|
    |d_chunk_V_8_reg_281                    |   3|   0|    3|          0|
    |d_chunk_V_9_reg_286                    |   3|   0|    3|          0|
    |d_chunk_V_reg_241                      |   2|   0|    3|          1|
    |grp_lut_div5_chunk_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |q_chunk_V_1_reg_306                    |   3|   0|    3|          0|
    |q_chunk_V_2_reg_311                    |   3|   0|    3|          0|
    |q_chunk_V_3_reg_316                    |   3|   0|    3|          0|
    |q_chunk_V_4_reg_321                    |   3|   0|    3|          0|
    |q_chunk_V_5_reg_326                    |   3|   0|    3|          0|
    |q_chunk_V_6_reg_331                    |   3|   0|    3|          0|
    |q_chunk_V_7_reg_336                    |   3|   0|    3|          0|
    |q_chunk_V_8_reg_341                    |   3|   0|    3|          0|
    |q_chunk_V_reg_301                      |   3|   0|    3|          0|
    |reg_107                                |   3|   0|    3|          0|
    |tmp_reg_296                            |   2|   0|    2|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  87|   0|   88|          1|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_int_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_int_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_int_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_int_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_int_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_int_div5 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_int_div5 | return value |
|in_r       |  in |   32|   ap_none  |        in_r       |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_r) nounwind"   --->   Operation 23 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 30, i32 31) nounwind" [test.cpp:128->test.cpp:165]   --->   Operation 24 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i2 %p_Result_i to i3" [test.cpp:128->test.cpp:165]   --->   Operation 25 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.14ns)   --->   "%call_ret1_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:129->test.cpp:165]   --->   Operation 26 'call' 'call_ret1_i' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 27, i32 29) nounwind" [test.cpp:131->test.cpp:165]   --->   Operation 27 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 24, i32 26) nounwind" [test.cpp:134->test.cpp:165]   --->   Operation 28 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 21, i32 23) nounwind" [test.cpp:137->test.cpp:165]   --->   Operation 29 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 18, i32 20) nounwind" [test.cpp:140->test.cpp:165]   --->   Operation 30 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 15, i32 17) nounwind" [test.cpp:143->test.cpp:165]   --->   Operation 31 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 12, i32 14) nounwind" [test.cpp:146->test.cpp:165]   --->   Operation 32 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 9, i32 11) nounwind" [test.cpp:149->test.cpp:165]   --->   Operation 33 'partselect' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%d_chunk_V_8 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 6, i32 8) nounwind" [test.cpp:152->test.cpp:165]   --->   Operation 34 'partselect' 'd_chunk_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%d_chunk_V_9 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %in_read, i32 3, i32 5) nounwind" [test.cpp:155->test.cpp:165]   --->   Operation 35 'partselect' 'd_chunk_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%d_chunk_V_10 = trunc i32 %in_read to i3" [test.cpp:158->test.cpp:165]   --->   Operation 36 'trunc' 'd_chunk_V_10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 37 [1/2] (1.33ns)   --->   "%call_ret1_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V, i3 0) nounwind" [test.cpp:129->test.cpp:165]   --->   Operation 37 'call' 'call_ret1_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%q_chunk_V_11 = extractvalue { i3, i3 } %call_ret1_i, 0" [test.cpp:129->test.cpp:165]   --->   Operation 38 'extractvalue' 'q_chunk_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i3, i3 } %call_ret1_i, 1" [test.cpp:129->test.cpp:165]   --->   Operation 39 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = trunc i3 %q_chunk_V_11 to i2" [test.cpp:130->test.cpp:165]   --->   Operation 40 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 41 [2/2] (2.14ns)   --->   "%call_ret2_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:132->test.cpp:165]   --->   Operation 41 'call' 'call_ret2_i' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 42 [1/2] (1.33ns)   --->   "%call_ret2_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_1, i3 %r_V) nounwind" [test.cpp:132->test.cpp:165]   --->   Operation 42 'call' 'call_ret2_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%q_chunk_V = extractvalue { i3, i3 } %call_ret2_i, 0" [test.cpp:132->test.cpp:165]   --->   Operation 43 'extractvalue' 'q_chunk_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i3, i3 } %call_ret2_i, 1" [test.cpp:132->test.cpp:165]   --->   Operation 44 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.14>
ST_5 : Operation 45 [2/2] (2.14ns)   --->   "%call_ret3_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:135->test.cpp:165]   --->   Operation 45 'call' 'call_ret3_i' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.33>
ST_6 : Operation 46 [1/2] (1.33ns)   --->   "%call_ret3_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_2, i3 %r_V_1) nounwind" [test.cpp:135->test.cpp:165]   --->   Operation 46 'call' 'call_ret3_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%q_chunk_V_1 = extractvalue { i3, i3 } %call_ret3_i, 0" [test.cpp:135->test.cpp:165]   --->   Operation 47 'extractvalue' 'q_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i3, i3 } %call_ret3_i, 1" [test.cpp:135->test.cpp:165]   --->   Operation 48 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.14>
ST_7 : Operation 49 [2/2] (2.14ns)   --->   "%call_ret4_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:138->test.cpp:165]   --->   Operation 49 'call' 'call_ret4_i' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.33>
ST_8 : Operation 50 [1/2] (1.33ns)   --->   "%call_ret4_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_3, i3 %r_V_2) nounwind" [test.cpp:138->test.cpp:165]   --->   Operation 50 'call' 'call_ret4_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%q_chunk_V_2 = extractvalue { i3, i3 } %call_ret4_i, 0" [test.cpp:138->test.cpp:165]   --->   Operation 51 'extractvalue' 'q_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i3, i3 } %call_ret4_i, 1" [test.cpp:138->test.cpp:165]   --->   Operation 52 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.14>
ST_9 : Operation 53 [2/2] (2.14ns)   --->   "%call_ret5_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:141->test.cpp:165]   --->   Operation 53 'call' 'call_ret5_i' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.33>
ST_10 : Operation 54 [1/2] (1.33ns)   --->   "%call_ret5_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_4, i3 %r_V_3) nounwind" [test.cpp:141->test.cpp:165]   --->   Operation 54 'call' 'call_ret5_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%q_chunk_V_3 = extractvalue { i3, i3 } %call_ret5_i, 0" [test.cpp:141->test.cpp:165]   --->   Operation 55 'extractvalue' 'q_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i3, i3 } %call_ret5_i, 1" [test.cpp:141->test.cpp:165]   --->   Operation 56 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.14>
ST_11 : Operation 57 [2/2] (2.14ns)   --->   "%call_ret6_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:144->test.cpp:165]   --->   Operation 57 'call' 'call_ret6_i' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.33>
ST_12 : Operation 58 [1/2] (1.33ns)   --->   "%call_ret6_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_5, i3 %r_V_4) nounwind" [test.cpp:144->test.cpp:165]   --->   Operation 58 'call' 'call_ret6_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%q_chunk_V_4 = extractvalue { i3, i3 } %call_ret6_i, 0" [test.cpp:144->test.cpp:165]   --->   Operation 59 'extractvalue' 'q_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i3, i3 } %call_ret6_i, 1" [test.cpp:144->test.cpp:165]   --->   Operation 60 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.14>
ST_13 : Operation 61 [2/2] (2.14ns)   --->   "%call_ret7_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:147->test.cpp:165]   --->   Operation 61 'call' 'call_ret7_i' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.33>
ST_14 : Operation 62 [1/2] (1.33ns)   --->   "%call_ret7_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_6, i3 %r_V_5) nounwind" [test.cpp:147->test.cpp:165]   --->   Operation 62 'call' 'call_ret7_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%q_chunk_V_5 = extractvalue { i3, i3 } %call_ret7_i, 0" [test.cpp:147->test.cpp:165]   --->   Operation 63 'extractvalue' 'q_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i3, i3 } %call_ret7_i, 1" [test.cpp:147->test.cpp:165]   --->   Operation 64 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.14>
ST_15 : Operation 65 [2/2] (2.14ns)   --->   "%call_ret8_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:150->test.cpp:165]   --->   Operation 65 'call' 'call_ret8_i' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.33>
ST_16 : Operation 66 [1/2] (1.33ns)   --->   "%call_ret8_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_7, i3 %r_V_6) nounwind" [test.cpp:150->test.cpp:165]   --->   Operation 66 'call' 'call_ret8_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "%q_chunk_V_6 = extractvalue { i3, i3 } %call_ret8_i, 0" [test.cpp:150->test.cpp:165]   --->   Operation 67 'extractvalue' 'q_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_7 = extractvalue { i3, i3 } %call_ret8_i, 1" [test.cpp:150->test.cpp:165]   --->   Operation 68 'extractvalue' 'r_V_7' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.14>
ST_17 : Operation 69 [2/2] (2.14ns)   --->   "%call_ret9_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:153->test.cpp:165]   --->   Operation 69 'call' 'call_ret9_i' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.33>
ST_18 : Operation 70 [1/2] (1.33ns)   --->   "%call_ret9_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_8, i3 %r_V_7) nounwind" [test.cpp:153->test.cpp:165]   --->   Operation 70 'call' 'call_ret9_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 71 [1/1] (0.00ns)   --->   "%q_chunk_V_7 = extractvalue { i3, i3 } %call_ret9_i, 0" [test.cpp:153->test.cpp:165]   --->   Operation 71 'extractvalue' 'q_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%r_V_8 = extractvalue { i3, i3 } %call_ret9_i, 1" [test.cpp:153->test.cpp:165]   --->   Operation 72 'extractvalue' 'r_V_8' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.14>
ST_19 : Operation 73 [2/2] (2.14ns)   --->   "%call_ret10_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_9, i3 %r_V_8) nounwind" [test.cpp:156->test.cpp:165]   --->   Operation 73 'call' 'call_ret10_i' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.33>
ST_20 : Operation 74 [1/2] (1.33ns)   --->   "%call_ret10_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_9, i3 %r_V_8) nounwind" [test.cpp:156->test.cpp:165]   --->   Operation 74 'call' 'call_ret10_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 75 [1/1] (0.00ns)   --->   "%q_chunk_V_8 = extractvalue { i3, i3 } %call_ret10_i, 0" [test.cpp:156->test.cpp:165]   --->   Operation 75 'extractvalue' 'q_chunk_V_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 76 [1/1] (0.00ns)   --->   "%r_V_9 = extractvalue { i3, i3 } %call_ret10_i, 1" [test.cpp:156->test.cpp:165]   --->   Operation 76 'extractvalue' 'r_V_9' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.14>
ST_21 : Operation 77 [2/2] (2.14ns)   --->   "%call_ret_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_10, i3 %r_V_9) nounwind" [test.cpp:159->test.cpp:165]   --->   Operation 77 'call' 'call_ret_i' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.33>
ST_22 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in_r) nounwind, !map !124"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !130"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @operator_int_div5_st) nounwind"   --->   Operation 80 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 81 [1/2] (1.33ns)   --->   "%call_ret_i = call fastcc { i3, i3 } @lut_div5_chunk(i3 %d_chunk_V_10, i3 %r_V_9) nounwind" [test.cpp:159->test.cpp:165]   --->   Operation 81 'call' 'call_ret_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 82 [1/1] (0.00ns)   --->   "%q_chunk_V_9 = extractvalue { i3, i3 } %call_ret_i, 0" [test.cpp:159->test.cpp:165]   --->   Operation 82 'extractvalue' 'q_chunk_V_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i2.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i2 %tmp, i3 %q_chunk_V, i3 %q_chunk_V_1, i3 %q_chunk_V_2, i3 %q_chunk_V_3, i3 %q_chunk_V_4, i3 %q_chunk_V_5, i3 %q_chunk_V_6, i3 %q_chunk_V_7, i3 %q_chunk_V_8, i3 %q_chunk_V_9) nounwind" [test.cpp:160->test.cpp:165]   --->   Operation 83 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "ret i32 %p_Result_s" [test.cpp:165]   --->   Operation 84 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read      (read          ) [ 00000000000000000000000]
p_Result_i   (partselect    ) [ 00000000000000000000000]
d_chunk_V    (zext          ) [ 00100000000000000000000]
d_chunk_V_1  (partselect    ) [ 00111000000000000000000]
d_chunk_V_2  (partselect    ) [ 00111110000000000000000]
d_chunk_V_3  (partselect    ) [ 00111111100000000000000]
d_chunk_V_4  (partselect    ) [ 00111111111000000000000]
d_chunk_V_5  (partselect    ) [ 00111111111110000000000]
d_chunk_V_6  (partselect    ) [ 00111111111111100000000]
d_chunk_V_7  (partselect    ) [ 00111111111111111000000]
d_chunk_V_8  (partselect    ) [ 00111111111111111110000]
d_chunk_V_9  (partselect    ) [ 00111111111111111111100]
d_chunk_V_10 (trunc         ) [ 00111111111111111111111]
call_ret1_i  (call          ) [ 00000000000000000000000]
q_chunk_V_11 (extractvalue  ) [ 00000000000000000000000]
r_V          (extractvalue  ) [ 00011000000000000000000]
tmp          (trunc         ) [ 00011111111111111111111]
call_ret2_i  (call          ) [ 00000000000000000000000]
q_chunk_V    (extractvalue  ) [ 00000111111111111111111]
r_V_1        (extractvalue  ) [ 00000110000000000000000]
call_ret3_i  (call          ) [ 00000000000000000000000]
q_chunk_V_1  (extractvalue  ) [ 00000001111111111111111]
r_V_2        (extractvalue  ) [ 00000001100000000000000]
call_ret4_i  (call          ) [ 00000000000000000000000]
q_chunk_V_2  (extractvalue  ) [ 00000000011111111111111]
r_V_3        (extractvalue  ) [ 00000000011000000000000]
call_ret5_i  (call          ) [ 00000000000000000000000]
q_chunk_V_3  (extractvalue  ) [ 00000000000111111111111]
r_V_4        (extractvalue  ) [ 00000000000110000000000]
call_ret6_i  (call          ) [ 00000000000000000000000]
q_chunk_V_4  (extractvalue  ) [ 00000000000001111111111]
r_V_5        (extractvalue  ) [ 00000000000001100000000]
call_ret7_i  (call          ) [ 00000000000000000000000]
q_chunk_V_5  (extractvalue  ) [ 00000000000000011111111]
r_V_6        (extractvalue  ) [ 00000000000000011000000]
call_ret8_i  (call          ) [ 00000000000000000000000]
q_chunk_V_6  (extractvalue  ) [ 00000000000000000111111]
r_V_7        (extractvalue  ) [ 00000000000000000110000]
call_ret9_i  (call          ) [ 00000000000000000000000]
q_chunk_V_7  (extractvalue  ) [ 00000000000000000001111]
r_V_8        (extractvalue  ) [ 00000000000000000001100]
call_ret10_i (call          ) [ 00000000000000000000000]
q_chunk_V_8  (extractvalue  ) [ 00000000000000000000011]
r_V_9        (extractvalue  ) [ 00000000000000000000011]
StgValue_78  (specbitsmap   ) [ 00000000000000000000000]
StgValue_79  (specbitsmap   ) [ 00000000000000000000000]
StgValue_80  (spectopmodule ) [ 00000000000000000000000]
call_ret_i   (call          ) [ 00000000000000000000000]
q_chunk_V_9  (extractvalue  ) [ 00000000000000000000000]
p_Result_s   (bitconcatenate) [ 00000000000000000000000]
StgValue_84  (ret           ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div5_chunk"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_int_div5_st"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="in_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_lut_div5_chunk_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="3" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="0" index="3" bw="1" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="0" index="5" bw="1" slack="0"/>
<pin id="87" dir="0" index="6" bw="1" slack="0"/>
<pin id="88" dir="0" index="7" bw="1" slack="0"/>
<pin id="89" dir="0" index="8" bw="1" slack="0"/>
<pin id="90" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i/1 call_ret2_i/3 call_ret3_i/5 call_ret4_i/7 call_ret5_i/9 call_ret6_i/11 call_ret7_i/13 call_ret8_i/15 call_ret9_i/17 call_ret10_i/19 call_ret_i/21 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_11/2 q_chunk_V/4 q_chunk_V_1/6 q_chunk_V_2/8 q_chunk_V_3/10 q_chunk_V_4/12 q_chunk_V_5/14 q_chunk_V_6/16 q_chunk_V_7/18 q_chunk_V_8/20 q_chunk_V_9/22 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/2 r_V_1/4 r_V_2/6 r_V_3/8 r_V_4/10 r_V_5/12 r_V_6/14 r_V_7/16 r_V_8/18 r_V_9/20 "/>
</bind>
</comp>

<comp id="107" class="1005" name="reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="1"/>
<pin id="109" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 r_V_6 r_V_7 r_V_8 r_V_9 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_Result_i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="0" index="3" bw="6" slack="0"/>
<pin id="117" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="d_chunk_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="d_chunk_V_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="0" index="3" bw="6" slack="0"/>
<pin id="132" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="d_chunk_V_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="0" index="3" bw="6" slack="0"/>
<pin id="142" dir="1" index="4" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="d_chunk_V_3_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="6" slack="0"/>
<pin id="151" dir="0" index="3" bw="6" slack="0"/>
<pin id="152" dir="1" index="4" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_3/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="d_chunk_V_4_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="0" index="3" bw="6" slack="0"/>
<pin id="162" dir="1" index="4" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_4/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="d_chunk_V_5_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="0" index="3" bw="6" slack="0"/>
<pin id="172" dir="1" index="4" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_5/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="d_chunk_V_6_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="0" index="3" bw="5" slack="0"/>
<pin id="182" dir="1" index="4" bw="3" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_6/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="d_chunk_V_7_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="0" index="3" bw="5" slack="0"/>
<pin id="192" dir="1" index="4" bw="3" slack="14"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_7/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="d_chunk_V_8_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="0" index="3" bw="5" slack="0"/>
<pin id="202" dir="1" index="4" bw="3" slack="16"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_8/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="d_chunk_V_9_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="0" index="3" bw="4" slack="0"/>
<pin id="212" dir="1" index="4" bw="3" slack="18"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_9/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="d_chunk_V_10_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="1" index="1" bw="3" slack="20"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d_chunk_V_10/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="1" index="1" bw="2" slack="20"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_Result_s_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="20"/>
<pin id="228" dir="0" index="2" bw="3" slack="18"/>
<pin id="229" dir="0" index="3" bw="3" slack="16"/>
<pin id="230" dir="0" index="4" bw="3" slack="14"/>
<pin id="231" dir="0" index="5" bw="3" slack="12"/>
<pin id="232" dir="0" index="6" bw="3" slack="10"/>
<pin id="233" dir="0" index="7" bw="3" slack="8"/>
<pin id="234" dir="0" index="8" bw="3" slack="6"/>
<pin id="235" dir="0" index="9" bw="3" slack="4"/>
<pin id="236" dir="0" index="10" bw="3" slack="2"/>
<pin id="237" dir="0" index="11" bw="3" slack="0"/>
<pin id="238" dir="1" index="12" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/22 "/>
</bind>
</comp>

<comp id="241" class="1005" name="d_chunk_V_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="1"/>
<pin id="243" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="246" class="1005" name="d_chunk_V_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="2"/>
<pin id="248" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="d_chunk_V_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="4"/>
<pin id="253" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="d_chunk_V_3_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="6"/>
<pin id="258" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="d_chunk_V_3 "/>
</bind>
</comp>

<comp id="261" class="1005" name="d_chunk_V_4_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="8"/>
<pin id="263" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="d_chunk_V_4 "/>
</bind>
</comp>

<comp id="266" class="1005" name="d_chunk_V_5_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="10"/>
<pin id="268" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="d_chunk_V_5 "/>
</bind>
</comp>

<comp id="271" class="1005" name="d_chunk_V_6_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="12"/>
<pin id="273" dir="1" index="1" bw="3" slack="12"/>
</pin_list>
<bind>
<opset="d_chunk_V_6 "/>
</bind>
</comp>

<comp id="276" class="1005" name="d_chunk_V_7_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="14"/>
<pin id="278" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="d_chunk_V_7 "/>
</bind>
</comp>

<comp id="281" class="1005" name="d_chunk_V_8_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="16"/>
<pin id="283" dir="1" index="1" bw="3" slack="16"/>
</pin_list>
<bind>
<opset="d_chunk_V_8 "/>
</bind>
</comp>

<comp id="286" class="1005" name="d_chunk_V_9_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="18"/>
<pin id="288" dir="1" index="1" bw="3" slack="18"/>
</pin_list>
<bind>
<opset="d_chunk_V_9 "/>
</bind>
</comp>

<comp id="291" class="1005" name="d_chunk_V_10_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="20"/>
<pin id="293" dir="1" index="1" bw="3" slack="20"/>
</pin_list>
<bind>
<opset="d_chunk_V_10 "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="20"/>
<pin id="298" dir="1" index="1" bw="2" slack="20"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="301" class="1005" name="q_chunk_V_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="18"/>
<pin id="303" dir="1" index="1" bw="3" slack="18"/>
</pin_list>
<bind>
<opset="q_chunk_V "/>
</bind>
</comp>

<comp id="306" class="1005" name="q_chunk_V_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="16"/>
<pin id="308" dir="1" index="1" bw="3" slack="16"/>
</pin_list>
<bind>
<opset="q_chunk_V_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="q_chunk_V_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="14"/>
<pin id="313" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="q_chunk_V_2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="q_chunk_V_3_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="12"/>
<pin id="318" dir="1" index="1" bw="3" slack="12"/>
</pin_list>
<bind>
<opset="q_chunk_V_3 "/>
</bind>
</comp>

<comp id="321" class="1005" name="q_chunk_V_4_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="10"/>
<pin id="323" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="q_chunk_V_4 "/>
</bind>
</comp>

<comp id="326" class="1005" name="q_chunk_V_5_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="8"/>
<pin id="328" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="q_chunk_V_5 "/>
</bind>
</comp>

<comp id="331" class="1005" name="q_chunk_V_6_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="6"/>
<pin id="333" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="q_chunk_V_6 "/>
</bind>
</comp>

<comp id="336" class="1005" name="q_chunk_V_7_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="4"/>
<pin id="338" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="q_chunk_V_7 "/>
</bind>
</comp>

<comp id="341" class="1005" name="q_chunk_V_8_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="2"/>
<pin id="343" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="q_chunk_V_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="80" pin=8"/></net>

<net id="102"><net_src comp="80" pin="9"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="80" pin="9"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="74" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="125"><net_src comp="112" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="74" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="74" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="74" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="74" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="74" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="74" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="74" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="74" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="58" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="74" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="74" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="99" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="239"><net_src comp="72" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="99" pin="1"/><net_sink comp="225" pin=11"/></net>

<net id="244"><net_src comp="122" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="249"><net_src comp="127" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="254"><net_src comp="137" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="259"><net_src comp="147" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="264"><net_src comp="157" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="269"><net_src comp="167" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="274"><net_src comp="177" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="279"><net_src comp="187" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="284"><net_src comp="197" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="289"><net_src comp="207" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="294"><net_src comp="217" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="299"><net_src comp="221" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="304"><net_src comp="99" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="309"><net_src comp="99" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="225" pin=3"/></net>

<net id="314"><net_src comp="99" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="319"><net_src comp="99" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="225" pin=5"/></net>

<net id="324"><net_src comp="99" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="225" pin=6"/></net>

<net id="329"><net_src comp="99" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="225" pin=7"/></net>

<net id="334"><net_src comp="99" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="225" pin=8"/></net>

<net id="339"><net_src comp="99" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="225" pin=9"/></net>

<net id="344"><net_src comp="99" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="225" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_int_div5 : in_r | {1 }
	Port: operator_int_div5 : r0 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_int_div5 : r1 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_int_div5 : r2 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_int_div5 : q0 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_int_div5 : q1 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: operator_int_div5 : q2 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  - Chain level:
	State 1
		d_chunk_V : 1
		call_ret1_i : 2
	State 2
		q_chunk_V_11 : 1
		r_V : 1
		tmp : 2
	State 3
	State 4
		q_chunk_V : 1
		r_V_1 : 1
	State 5
	State 6
		q_chunk_V_1 : 1
		r_V_2 : 1
	State 7
	State 8
		q_chunk_V_2 : 1
		r_V_3 : 1
	State 9
	State 10
		q_chunk_V_3 : 1
		r_V_4 : 1
	State 11
	State 12
		q_chunk_V_4 : 1
		r_V_5 : 1
	State 13
	State 14
		q_chunk_V_5 : 1
		r_V_6 : 1
	State 15
	State 16
		q_chunk_V_6 : 1
		r_V_7 : 1
	State 17
	State 18
		q_chunk_V_7 : 1
		r_V_8 : 1
	State 19
	State 20
		q_chunk_V_8 : 1
		r_V_9 : 1
	State 21
	State 22
		q_chunk_V_9 : 1
		p_Result_s : 2
		StgValue_84 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   | grp_lut_div5_chunk_fu_80 |  6.366  |    36   |    54   |
|----------|--------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_74    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|extractvalue|         grp_fu_99        |    0    |    0    |    0    |
|          |        grp_fu_103        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_i_fu_112    |    0    |    0    |    0    |
|          |    d_chunk_V_1_fu_127    |    0    |    0    |    0    |
|          |    d_chunk_V_2_fu_137    |    0    |    0    |    0    |
|          |    d_chunk_V_3_fu_147    |    0    |    0    |    0    |
|partselect|    d_chunk_V_4_fu_157    |    0    |    0    |    0    |
|          |    d_chunk_V_5_fu_167    |    0    |    0    |    0    |
|          |    d_chunk_V_6_fu_177    |    0    |    0    |    0    |
|          |    d_chunk_V_7_fu_187    |    0    |    0    |    0    |
|          |    d_chunk_V_8_fu_197    |    0    |    0    |    0    |
|          |    d_chunk_V_9_fu_207    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     d_chunk_V_fu_122     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    d_chunk_V_10_fu_217   |    0    |    0    |    0    |
|          |        tmp_fu_221        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|     p_Result_s_fu_225    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  6.366  |    36   |    54   |
|----------|--------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
| r2 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|d_chunk_V_10_reg_291|    3   |
| d_chunk_V_1_reg_246|    3   |
| d_chunk_V_2_reg_251|    3   |
| d_chunk_V_3_reg_256|    3   |
| d_chunk_V_4_reg_261|    3   |
| d_chunk_V_5_reg_266|    3   |
| d_chunk_V_6_reg_271|    3   |
| d_chunk_V_7_reg_276|    3   |
| d_chunk_V_8_reg_281|    3   |
| d_chunk_V_9_reg_286|    3   |
|  d_chunk_V_reg_241 |    3   |
| q_chunk_V_1_reg_306|    3   |
| q_chunk_V_2_reg_311|    3   |
| q_chunk_V_3_reg_316|    3   |
| q_chunk_V_4_reg_321|    3   |
| q_chunk_V_5_reg_326|    3   |
| q_chunk_V_6_reg_331|    3   |
| q_chunk_V_7_reg_336|    3   |
| q_chunk_V_8_reg_341|    3   |
|  q_chunk_V_reg_301 |    3   |
|       reg_107      |    3   |
|     tmp_reg_296    |    2   |
+--------------------+--------+
|        Total       |   65   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
| grp_lut_div5_chunk_fu_80 |  p1  |  12  |   3  |   36   ||    53   |
| grp_lut_div5_chunk_fu_80 |  p2  |   2  |   3  |    6   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   42   ||  2.552  ||    62   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |   36   |   54   |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    2   |    -   |   62   |
|  Register |    -   |    -   |   65   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |   107  |   122  |
+-----------+--------+--------+--------+--------+
