FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$DS102350$I1$LE";
2"ASYNC_PULSE_IN\I";
3"CLK\I";
4"DATA\I";
5"VCC5\G";
6"GND\g";
7"UN$1$10H124$I3$D";
8"LE\I";
9"VCC\G";
10"UN$1$10H124$I3$Q";
11"GND\G";
%"DS102350"
"1","(3250,800)","0","ttl","I1";
;
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250"
CDS_LIB"ttl";
"D/P2"4;
"CLK/P1"3;
"Q/P0"0;
"P7"0;
"P6"0;
"P5"0;
"P4"0;
"P3"0;
"IN"2;
"PS"5;
"MS"11;
"OUT"7;
"PWM"0;
"LE* \B"1;
%"F06"
"1","(2650,1025)","0","ttl","I2";
MAX_DELAY"10000";
CDS_LIB"ttl"
PACK_TYPE"SOIC";
"A <SIZE-1..0>"8;
"Y <SIZE-1..0>* \B"1;
%"10H124"
"1","(4175,850)","0","ecl","I3";
;
SECTION"1"
CDS_LMAN_SYM_OUTLINE"-100,100,50,-100"
CDS_LIB"ecl";
"Y* \B"0;
"Q"10;
"D"7;
"C"9;
%"TESTPOINT_L"
"1","(4725,900)","0","misc","I4";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"10;
%"TESTPOINT_L"
"1","(4725,800)","0","misc","I5";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"6;
%"GND"
"1","(4550,600)","0","misc","I6";
;
HDL_POWER"GND"
BODY_TYPE"PLUMBING"
CDS_LIB"misc";
"G\NAC"6;
END.
