============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 25 2025  08:37:47 pm
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-81 ps) Setup Check with Pin u1/out_reg[3]/CLK->D
     Startpoint: (R) u1/out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) u1/out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
             Setup:-      86                  
       Uncertainty:-       8                  
     Required Time:=     739                  
      Launch Clock:-       0                  
         Data Path:-     821                  
             Slack:=     -81                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  u1/out_reg[1]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  u1/out_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2      5 17.7    78   413     413 
  u1/g25/Y          -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  5.9    71    87     500 
  u1/g23/Y          -       B->Y   F     sky130_fd_sc_hd__nand2_2      2 10.2    52    72     572 
  u1/g105/Y         -       B1->Y  R     sky130_fd_sc_hd__a21oi_2      1  6.0   115   119     692 
  u1/g104/Y         -       B->Y   R     sky130_fd_sc_hd__xnor2_1      1  3.3   129   129     821 
  u1/out_reg[3]/D   -       -      R     sky130_fd_sc_hd__dfrtp_1      1    -     -     0     821 
#-------------------------------------------------------------------------------------------------



Path 2: VIOLATED (-81 ps) Setup Check with Pin u1/out_reg[2]/CLK->D
     Startpoint: (R) u1/out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) u1/out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
             Setup:-     126                  
       Uncertainty:-       8                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     781                  
             Slack:=     -81                  

#----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  u1/out_reg[1]/CLK -       -       R     (arrival)                       8    -     0     -       0 
  u1/out_reg[1]/Q   -       CLK->Q  F     sky130_fd_sc_hd__dfrtp_2        5 17.7    78   413     413 
  u1/fopt531/Y      -       A->Y    R     sky130_fd_sc_hd__inv_2          2 11.1    61    81     494 
  u1/g24/Y          -       A->Y    F     sky130_fd_sc_hd__nand2_2        1  5.6    38    50     544 
  u1/g23/Y          -       A->Y    R     sky130_fd_sc_hd__nand2_2        2 11.2    78    74     619 
  u1/g47/Y          -       A->Y    F     sky130_fd_sc_hd__nor2_2         2  6.5    33    51     669 
  u1/g46/Y          -       A2_N->Y F     sky130_fd_sc_hd__o2bb2ai_1      1  3.2    48   111     781 
  u1/out_reg[2]/D   -       -       F     sky130_fd_sc_hd__dfrtp_1        1    -     -     0     781 
#----------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-11 ps) Setup Check with Pin u1/out_reg[1]/CLK->D
     Startpoint: (R) u1/out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) u1/out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
             Setup:-     128                  
       Uncertainty:-       8                  
     Required Time:=     698                  
      Launch Clock:-       0                  
         Data Path:-     708                  
             Slack:=     -11                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  u1/out_reg[0]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  u1/out_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2      3 12.9    68   402     402 
  u1/g26/Y          -       A->Y   R     sky130_fd_sc_hd__inv_2        2  6.8    43    63     464 
  u1/g520/X         -       A->X   R     sky130_fd_sc_hd__buf_4        2  8.5    39   104     568 
  u1/g549/Y         -       A->Y   F     sky130_fd_sc_hd__inv_2        1  5.6    19    30     598 
  u1/g548/Y         -       A->Y   F     sky130_fd_sc_hd__xnor2_1      1  3.2    49   110     708 
  u1/out_reg[1]/D   -       -      F     sky130_fd_sc_hd__dfrtp_2      1    -     -     0     708 
#-------------------------------------------------------------------------------------------------



Path 4: MET (71 ps) Setup Check with Pin out_reg[1]/CLK->D
     Startpoint: (R) u1/out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
             Setup:-     117                  
       Uncertainty:-       8                  
     Required Time:=     709                  
      Launch Clock:-       0                  
         Data Path:-     638                  
             Slack:=      71                  

#--------------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge              Cell                Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  u1/out_reg[1]/CLK -       -      R     (arrival)                            8    -     0     -       0 
  u1/out_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2             5 17.7    78   413     413 
  u1/g544/Y         -       A->Y   R     sky130_fd_sc_hd__clkinv_1            2  8.0    56    76     489 
  u1/g1/X           -       A->X   R     sky130_fd_sc_hd__dlymetal6s2s_1      1  3.7    66   106     596 
  u1/fopt545/Y      -       A->Y   F     sky130_fd_sc_hd__inv_1               1  3.2    27    42     638 
  out_reg[1]/D      -       -      F     sky130_fd_sc_hd__dfrtp_1             1    -     -     0     638 
#--------------------------------------------------------------------------------------------------------



Path 5: MET (84 ps) Late External Delay Assertion at pin out[0]
     Startpoint: (R) out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
      Output Delay:-     417                  
       Uncertainty:-       8                  
     Required Time:=     409                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=      84                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[0]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  out_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  out[0]         -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 6: MET (84 ps) Late External Delay Assertion at pin out[1]
     Startpoint: (R) out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) out[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
      Output Delay:-     417                  
       Uncertainty:-       8                  
     Required Time:=     409                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=      84                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[1]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  out_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  out[1]         -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 7: MET (84 ps) Late External Delay Assertion at pin out[2]
     Startpoint: (R) out_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) out[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
      Output Delay:-     417                  
       Uncertainty:-       8                  
     Required Time:=     409                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=      84                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[2]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  out_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  out[2]         -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 8: MET (84 ps) Late External Delay Assertion at pin out[3]
     Startpoint: (R) out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
      Output Delay:-     417                  
       Uncertainty:-       8                  
     Required Time:=     409                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=      84                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  out_reg[3]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  out_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  out[3]         -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 9: MET (172 ps) Setup Check with Pin u1/out_reg[0]/CLK->D
     Startpoint: (R) u1/out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) u1/out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
             Setup:-     120                  
       Uncertainty:-       8                  
     Required Time:=     706                  
      Launch Clock:-       0                  
         Data Path:-     534                  
             Slack:=     172                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  u1/out_reg[0]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  u1/out_reg[0]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfrtp_2      3 13.7    87   363     363 
  u1/g26/Y          -       A->Y   F     sky130_fd_sc_hd__inv_2        2  6.4    30    43     406 
  u1/g520/X         -       A->X   F     sky130_fd_sc_hd__buf_4        2  8.1    31   128     534 
  u1/out_reg[0]/D   -       -      F     sky130_fd_sc_hd__dfrtp_2      2    -     -     0     534 
#-------------------------------------------------------------------------------------------------



Path 10: MET (289 ps) Setup Check with Pin out_reg[0]/CLK->D
     Startpoint: (R) u1/out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     833            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     833            0     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=     691                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=     289                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  u1/out_reg[0]/CLK -       -      R     (arrival)                     8    -     0     -       0 
  u1/out_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2      3 12.9    68   402     402 
  out_reg[0]/D      -       -      F     sky130_fd_sc_hd__dfrtp_1      3    -     -     0     402 
#-------------------------------------------------------------------------------------------------

