Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Jul 17 03:00:53 2019
| Host             : DESKTOP-0PTRBG6 running 64-bit major release  (build 9200)
| Command          : report_power -file m3_for_arty_a7_wrapper_power_routed.rpt -pb m3_for_arty_a7_wrapper_power_summary_routed.pb -rpx m3_for_arty_a7_wrapper_power_routed.rpx
| Design           : m3_for_arty_a7_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.283        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.172        |
| Device Static (W)        | 0.111        |
| Total Off-Chip Power (W) | 0.633        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 79.1         |
| Junction Temperature (C) | 30.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.089 |       31 |       --- |             --- |
| Slice Logic              |     0.035 |    76813 |       --- |             --- |
|   LUT as Logic           |     0.031 |    36881 |     63400 |           58.17 |
|   Register               |     0.002 |    31986 |    126800 |           25.23 |
|   CARRY4                 |     0.001 |     1239 |     15850 |            7.82 |
|   LUT as Distributed RAM |     0.001 |     1112 |     19000 |            5.85 |
|   F7/F8 Muxes            |    <0.001 |      427 |     63400 |            0.67 |
|   LUT as Shift Register  |    <0.001 |      661 |     19000 |            3.48 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |    <0.001 |     2206 |       --- |             --- |
| Signals                  |     0.050 |    58570 |       --- |             --- |
| Block RAM                |     0.018 |     41.5 |       135 |           30.74 |
| MMCM                     |     0.198 |        2 |         6 |           33.33 |
| PLL                      |     0.115 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |       43 |       240 |           17.92 |
| I/O                      |     0.553 |      128 |       210 |           60.95 |
| PHASER                   |     0.110 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.111 |          |           |                 |
| Total                    |     1.283 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.248 |       0.228 |      0.020 |
| Vccaux    |       1.800 |     0.292 |       0.273 |      0.018 |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.595 |       0.591 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                                                  | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| SWCLK                                                                                                                                                     | DAPLink_tri_o[15]                                                                                                                                                                                                                                                       |            50.0 |
| clk_out3_m3_for_arty_a7_clk_wiz_0_0                                                                                                                       | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out3_m3_for_arty_a7_clk_wiz_0_0                                                                                                                                                                                   |            41.7 |
| clk_out4_m3_for_arty_a7_clk_wiz_0_0                                                                                                                       | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out4_m3_for_arty_a7_clk_wiz_0_0                                                                                                                                                                                   |            40.0 |
| clk_out5_m3_for_arty_a7_clk_wiz_0_0                                                                                                                       | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out5_m3_for_arty_a7_clk_wiz_0_0                                                                                                                                                                                   |             5.0 |
| clk_pll_i                                                                                                                                                 | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            12.3 |
| clkfbout_m3_for_arty_a7_clk_wiz_0_0                                                                                                                       | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkfbout_m3_for_arty_a7_clk_wiz_0_0                                                                                                                                                                                   |            10.0 |
| cpu_clk                                                                                                                                                   | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0                                                                                                                                                                                   |            20.0 |
| dap_qspi_clk                                                                                                                                              | DAPLink_tri_o[9]                                                                                                                                                                                                                                                        |            20.0 |
| dap_spi_clk                                                                                                                                               | DAPLink_tri_o[3]                                                                                                                                                                                                                                                        |            20.0 |
| freq_refclk                                                                                                                                               | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| iserdes_clkdiv                                                                                                                                            | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.3 |
| iserdes_clkdiv_1                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.3 |
| mem_refclk                                                                                                                                                | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| oserdes_clk                                                                                                                                               | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_1                                                                                                                                             | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_2                                                                                                                                             | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_3                                                                                                                                             | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clkdiv                                                                                                                                            | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_1                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.3 |
| oserdes_clkdiv_2                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.2 |
| oserdes_clkdiv_3                                                                                                                                          | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.3 |
| pll_clk3_out                                                                                                                                              | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            12.3 |
| pll_clkfbout                                                                                                                                              | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| qspi_clk                                                                                                                                                  | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0                                                                                                                                                                                   |            20.0 |
| sync_pulse                                                                                                                                                | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            49.2 |
| sys_clock                                                                                                                                                 | sys_clock                                                                                                                                                                                                                                                               |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             3.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | m3_for_arty_a7_i/ov5640/mig_7series_0/u_m3_for_arty_a7_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]_0 |             3.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                 | Power (W) |
+----------------------------------------------------------------------------------------------------------------------+-----------+
| m3_for_arty_a7_wrapper                                                                                               |     1.172 |
|   SPI_0_0_io0_iobuf                                                                                                  |    <0.001 |
|   SPI_0_0_io1_iobuf                                                                                                  |    <0.001 |
|   SPI_0_0_sck_iobuf                                                                                                  |    <0.001 |
|   SPI_0_0_ss_iobuf_0                                                                                                 |    <0.001 |
|   SPI_0_0_ss_iobuf_1                                                                                                 |    <0.001 |
|   TFTSPI_tri_iobuf_0                                                                                                 |    <0.001 |
|   TFTSPI_tri_iobuf_1                                                                                                 |    <0.001 |
|   TFTSPI_tri_iobuf_2                                                                                                 |    <0.001 |
|   m3_for_arty_a7_i                                                                                                   |     1.154 |
|     Clocks_and_Resets                                                                                                |     0.087 |
|       clk_wiz_0                                                                                                      |     0.087 |
|         inst                                                                                                         |     0.087 |
|       i_interconnect_aresetn                                                                                         |    <0.001 |
|       i_inv_dbgresetn                                                                                                |     0.000 |
|       i_inv_sysresetn1                                                                                               |     0.000 |
|       i_peripheral_aresetn1                                                                                          |    <0.001 |
|       i_sysresetn_or                                                                                                 |    <0.001 |
|       proc_sys_reset_DAPLink                                                                                         |    <0.001 |
|         U0                                                                                                           |    <0.001 |
|           EXT_LPF                                                                                                    |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                |    <0.001 |
|           SEQ                                                                                                        |    <0.001 |
|             SEQ_COUNTER                                                                                              |    <0.001 |
|       proc_sys_reset_base                                                                                            |    <0.001 |
|         U0                                                                                                           |    <0.001 |
|           EXT_LPF                                                                                                    |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                |    <0.001 |
|           SEQ                                                                                                        |    <0.001 |
|             SEQ_COUNTER                                                                                              |    <0.001 |
|     Cortex_M3_0                                                                                                      |     0.057 |
|       inst                                                                                                           |     0.057 |
|         u_CORTEXM3INTEGRATION                                                                                        |     0.046 |
|           uCORTEXM3                                                                                                  |     0.044 |
|             u_cm3_bus_matrix                                                                                         |     0.005 |
|               u_cm3_mtx_bit_master                                                                                   |     0.005 |
|               u_cm3_mtx_decode_dap                                                                                   |    <0.001 |
|               u_cm3_mtx_decode_dcore                                                                                 |    <0.001 |
|               u_cm3_mtx_decode_icore                                                                                 |    <0.001 |
|               u_cm3_mtx_input_stage_dap                                                                              |    <0.001 |
|               u_cm3_mtx_input_stage_dcore                                                                            |    <0.001 |
|               u_cm3_mtx_input_stage_icore                                                                            |    <0.001 |
|               u_cm3_mtx_output_stage_dcode                                                                           |    <0.001 |
|               u_cm3_mtx_output_stage_ppb                                                                             |    <0.001 |
|               u_cm3_mtx_output_stage_sys                                                                             |    <0.001 |
|             u_cm3_dap_ahb_ap                                                                                         |    <0.001 |
|               u_cm3_dap_ahb_ap_mst                                                                                   |    <0.001 |
|               u_cm3_dap_ahb_ap_slv                                                                                   |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_end_trans                                                                        |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_habort                                                                           |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_htrans                                                                           |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_idle                                                                             |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_tra                                                                              |    <0.001 |
|               u_cm3_dap_ahb_ap_sync_trans_rtn                                                                        |    <0.001 |
|             u_cm3_dpu                                                                                                |     0.029 |
|               u_cm3_dpu_alu                                                                                          |     0.005 |
|                 u_cm3_dpu_alu_ctl                                                                                    |     0.002 |
|                 u_cm3_dpu_alu_dp                                                                                     |     0.003 |
|               u_cm3_dpu_dec                                                                                          |    <0.001 |
|                 u_cm3_dpu_br_dec                                                                                     |    <0.001 |
|               u_cm3_dpu_etmintf                                                                                      |    <0.001 |
|               u_cm3_dpu_exec                                                                                         |    <0.001 |
|               u_cm3_dpu_fetch                                                                                        |     0.005 |
|                 u_cm3_dpu_fetch_ahbintf                                                                              |     0.003 |
|                 u_cm3_dpu_fetch_ctl                                                                                  |     0.002 |
|               u_cm3_dpu_lsu                                                                                          |     0.012 |
|                 u_cm3_dpu_lsu_ahbintf                                                                                |     0.004 |
|                 u_cm3_dpu_lsu_ctl                                                                                    |     0.008 |
|               u_cm3_dpu_regbank                                                                                      |     0.005 |
|                 u_cm3_dpu_regfile                                                                                    |     0.002 |
|               u_cm3_dpu_status                                                                                       |    <0.001 |
|             u_cm3_dwt                                                                                                |     0.001 |
|               u_cm3_dwt_comp0                                                                                        |    <0.001 |
|               u_cm3_dwt_comp1                                                                                        |    <0.001 |
|               u_cm3_dwt_comp2                                                                                        |    <0.001 |
|               u_cm3_dwt_comp3                                                                                        |    <0.001 |
|               u_cm3_dwt_packet_gen                                                                                   |    <0.001 |
|                 u_dwt_state_data                                                                                     |    <0.001 |
|                 u_dwt_state_events                                                                                   |    <0.001 |
|                 u_dwt_state_int_trace                                                                                |    <0.001 |
|                 u_dwt_state_pc_periodic                                                                              |    <0.001 |
|                 u_dwt_state_pc_sample                                                                                |    <0.001 |
|               u_dwt_apb_if                                                                                           |    <0.001 |
|             u_cm3_fpb                                                                                                |    <0.001 |
|             u_cm3_itm                                                                                                |     0.002 |
|               u_itm_arb                                                                                              |    <0.001 |
|               u_itm_emit                                                                                             |    <0.001 |
|               u_itm_fifo                                                                                             |    <0.001 |
|                 u_itm_fifo_byte_0                                                                                    |    <0.001 |
|                 u_itm_fifo_byte_1                                                                                    |    <0.001 |
|                 u_itm_fifo_byte_2                                                                                    |    <0.001 |
|                 u_itm_fifo_byte_3                                                                                    |    <0.001 |
|                 u_itm_fifo_byte_4                                                                                    |    <0.001 |
|               u_itm_if                                                                                               |    <0.001 |
|               u_itm_ts                                                                                               |    <0.001 |
|             u_cm3_mpu                                                                                                |     0.004 |
|               u_cm3_mpu_full                                                                                         |     0.004 |
|                 u_cm3_mpu_ahb_ctl                                                                                    |    <0.001 |
|                 u_cm3_mpu_align                                                                                      |     0.001 |
|                 u_cm3_mpu_ppb_intf                                                                                   |    <0.001 |
|                 u_cm3_mpu_regions                                                                                    |     0.002 |
|                   u_cm3_mpu_region_0                                                                                 |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_icomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_maskgen                                                                                |    <0.001 |
|                   u_cm3_mpu_region_1                                                                                 |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_icomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_maskgen                                                                                |    <0.001 |
|                   u_cm3_mpu_region_2                                                                                 |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_icomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_maskgen                                                                                |    <0.001 |
|                   u_cm3_mpu_region_3                                                                                 |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_icomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_maskgen                                                                                |    <0.001 |
|                   u_cm3_mpu_region_4                                                                                 |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_icomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_maskgen                                                                                |    <0.001 |
|                   u_cm3_mpu_region_5                                                                                 |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_icomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_maskgen                                                                                |    <0.001 |
|                   u_cm3_mpu_region_6                                                                                 |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_icomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_maskgen                                                                                |    <0.001 |
|                   u_cm3_mpu_region_7                                                                                 |    <0.001 |
|                     u_cm3_mpu_dcomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_icomp                                                                                  |    <0.001 |
|                     u_cm3_mpu_maskgen                                                                                |    <0.001 |
|             u_cm3_nvic                                                                                               |     0.002 |
|               u_cm3_nvic_main                                                                                        |    <0.001 |
|                 u_cm3_nvic_int_state                                                                                 |    <0.001 |
|               u_cm3_nvic_ppb_intf                                                                                    |    <0.001 |
|               u_cm3_nvic_reg                                                                                         |     0.001 |
|             u_cm3_ppb_ahb_to_apb                                                                                     |    <0.001 |
|             u_cm3_ppb_decoder                                                                                        |    <0.001 |
|             u_cm3_sync_dbg_en                                                                                        |    <0.001 |
|           uDAPSWJDP                                                                                                  |    <0.001 |
|             uDAPDpApbIf                                                                                              |    <0.001 |
|             uDAPDpApbSync                                                                                            |    <0.001 |
|               uSyncBusAbort                                                                                          |    <0.001 |
|               uSyncBusReq                                                                                            |    <0.001 |
|             uDAPDpIMux                                                                                               |    <0.001 |
|             uDAPSwDpProtocol                                                                                         |    <0.001 |
|             uDAPSwDpSync                                                                                             |    <0.001 |
|               uCDBGPWRUPACK                                                                                          |    <0.001 |
|               uCSYSPWRUPACK                                                                                          |    <0.001 |
|               uSyncBusAck                                                                                            |    <0.001 |
|           u_cm3_rom_table                                                                                            |    <0.001 |
|           u_cm3_sync_dappwrup                                                                                        |    <0.001 |
|           u_cm3_sync_dbgen                                                                                           |    <0.001 |
|           u_cm3_sync_hclken                                                                                          |    <0.001 |
|           u_cm3_tpiu                                                                                                 |    <0.001 |
|             u_cm3_tpiu_apb_if                                                                                        |    <0.001 |
|             u_cm3_tpiu_atb_fifo1                                                                                     |    <0.001 |
|             u_cm3_tpiu_atb_sync                                                                                      |    <0.001 |
|               u_read_pointer1_gray0                                                                                  |    <0.001 |
|               u_read_pointer1_gray1                                                                                  |    <0.001 |
|               u_read_pointer1_gray2                                                                                  |    <0.001 |
|               u_sync_ack_async                                                                                       |    <0.001 |
|               u_tpiu_baud                                                                                            |    <0.001 |
|               u_trace_out_idle                                                                                       |    <0.001 |
|             u_cm3_tpiu_trace_fifo1                                                                                   |    <0.001 |
|             u_cm3_tpiu_trace_out                                                                                     |    <0.001 |
|             u_cm3_tpiu_trace_sync                                                                                    |    <0.001 |
|               u_baud_div_reset                                                                                       |    <0.001 |
|               u_sync_valid_async                                                                                     |    <0.001 |
|               u_write_pointer1_gray0                                                                                 |    <0.001 |
|               u_write_pointer1_gray1                                                                                 |    <0.001 |
|               u_write_pointer1_gray2                                                                                 |    <0.001 |
|             u_tpiu_formatter                                                                                         |    <0.001 |
|         u_c_AhbSToAxi                                                                                                |    <0.001 |
|           uA11AhbLiteMToAxi                                                                                          |    <0.001 |
|         u_cm3_code_mux                                                                                               |    <0.001 |
|         u_cm3_tscnt_48                                                                                               |    <0.001 |
|         u_cmsdk_ahb_to_dtcm                                                                                          |    <0.001 |
|         u_cmsdk_ahb_to_itcm                                                                                          |    <0.001 |
|         u_s_AhbSToAxi                                                                                                |    <0.001 |
|           uA11AhbLiteMToAxi                                                                                          |    <0.001 |
|         u_x_dtcm                                                                                                     |     0.008 |
|         u_x_itcm                                                                                                     |     0.002 |
|     axi_bram_ctrl_0                                                                                                  |    <0.001 |
|       U0                                                                                                             |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                                   |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                                    |    <0.001 |
|     axi_gpio_1                                                                                                       |    <0.001 |
|       U0                                                                                                             |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                              |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                         |    <0.001 |
|             I_DECODER                                                                                                |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                                           |    <0.001 |
|         gpio_core_1                                                                                                  |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                                    |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                                    |    <0.001 |
|     axi_interconnect_0                                                                                               |     0.012 |
|       m00_couplers                                                                                                   |    <0.001 |
|         auto_pc                                                                                                      |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                     |    <0.001 |
|               RD.ar_channel_0                                                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               RD.r_channel_0                                                                                         |    <0.001 |
|                 rd_data_fifo_0                                                                                       |    <0.001 |
|                 transaction_fifo_0                                                                                   |    <0.001 |
|               SI_REG                                                                                                 |    <0.001 |
|                 ar.ar_pipe                                                                                           |    <0.001 |
|                 aw.aw_pipe                                                                                           |    <0.001 |
|                 b.b_pipe                                                                                             |    <0.001 |
|                 r.r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               WR.b_channel_0                                                                                         |    <0.001 |
|                 bid_fifo_0                                                                                           |    <0.001 |
|                 bresp_fifo_0                                                                                         |    <0.001 |
|       m01_couplers                                                                                                   |    <0.001 |
|         auto_pc                                                                                                      |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                     |    <0.001 |
|               RD.ar_channel_0                                                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               RD.r_channel_0                                                                                         |    <0.001 |
|                 rd_data_fifo_0                                                                                       |    <0.001 |
|                 transaction_fifo_0                                                                                   |    <0.001 |
|               SI_REG                                                                                                 |    <0.001 |
|                 ar.ar_pipe                                                                                           |    <0.001 |
|                 aw.aw_pipe                                                                                           |    <0.001 |
|                 b.b_pipe                                                                                             |    <0.001 |
|                 r.r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               WR.b_channel_0                                                                                         |    <0.001 |
|                 bid_fifo_0                                                                                           |    <0.001 |
|                 bresp_fifo_0                                                                                         |    <0.001 |
|       m02_couplers                                                                                                   |     0.001 |
|         auto_pc                                                                                                      |     0.001 |
|           inst                                                                                                       |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                     |     0.001 |
|               RD.ar_channel_0                                                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               RD.r_channel_0                                                                                         |    <0.001 |
|                 rd_data_fifo_0                                                                                       |    <0.001 |
|                 transaction_fifo_0                                                                                   |    <0.001 |
|               SI_REG                                                                                                 |    <0.001 |
|                 ar.ar_pipe                                                                                           |    <0.001 |
|                 aw.aw_pipe                                                                                           |    <0.001 |
|                 b.b_pipe                                                                                             |    <0.001 |
|                 r.r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               WR.b_channel_0                                                                                         |    <0.001 |
|                 bid_fifo_0                                                                                           |    <0.001 |
|                 bresp_fifo_0                                                                                         |    <0.001 |
|       m03_couplers                                                                                                   |    <0.001 |
|         auto_pc                                                                                                      |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                     |    <0.001 |
|               RD.ar_channel_0                                                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               RD.r_channel_0                                                                                         |    <0.001 |
|                 rd_data_fifo_0                                                                                       |    <0.001 |
|                 transaction_fifo_0                                                                                   |    <0.001 |
|               SI_REG                                                                                                 |    <0.001 |
|                 ar.ar_pipe                                                                                           |    <0.001 |
|                 aw.aw_pipe                                                                                           |    <0.001 |
|                 b.b_pipe                                                                                             |    <0.001 |
|                 r.r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               WR.b_channel_0                                                                                         |    <0.001 |
|                 bid_fifo_0                                                                                           |    <0.001 |
|                 bresp_fifo_0                                                                                         |    <0.001 |
|       m04_couplers                                                                                                   |    <0.001 |
|         auto_pc                                                                                                      |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                     |    <0.001 |
|               RD.ar_channel_0                                                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               RD.r_channel_0                                                                                         |    <0.001 |
|                 rd_data_fifo_0                                                                                       |    <0.001 |
|                 transaction_fifo_0                                                                                   |    <0.001 |
|               SI_REG                                                                                                 |    <0.001 |
|                 ar.ar_pipe                                                                                           |    <0.001 |
|                 aw.aw_pipe                                                                                           |    <0.001 |
|                 b.b_pipe                                                                                             |    <0.001 |
|                 r.r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               WR.b_channel_0                                                                                         |    <0.001 |
|                 bid_fifo_0                                                                                           |    <0.001 |
|                 bresp_fifo_0                                                                                         |    <0.001 |
|       m05_couplers                                                                                                   |    <0.001 |
|         auto_pc                                                                                                      |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                     |    <0.001 |
|               RD.ar_channel_0                                                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               RD.r_channel_0                                                                                         |    <0.001 |
|                 rd_data_fifo_0                                                                                       |    <0.001 |
|                 transaction_fifo_0                                                                                   |    <0.001 |
|               SI_REG                                                                                                 |    <0.001 |
|                 ar.ar_pipe                                                                                           |    <0.001 |
|                 aw.aw_pipe                                                                                           |    <0.001 |
|                 b.b_pipe                                                                                             |    <0.001 |
|                 r.r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               WR.b_channel_0                                                                                         |    <0.001 |
|                 bid_fifo_0                                                                                           |    <0.001 |
|                 bresp_fifo_0                                                                                         |    <0.001 |
|       m06_couplers                                                                                                   |    <0.001 |
|         auto_pc                                                                                                      |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                     |    <0.001 |
|               RD.ar_channel_0                                                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               RD.r_channel_0                                                                                         |    <0.001 |
|                 rd_data_fifo_0                                                                                       |    <0.001 |
|                 transaction_fifo_0                                                                                   |    <0.001 |
|               SI_REG                                                                                                 |    <0.001 |
|                 ar.ar_pipe                                                                                           |    <0.001 |
|                 aw.aw_pipe                                                                                           |    <0.001 |
|                 b.b_pipe                                                                                             |    <0.001 |
|                 r.r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|               WR.b_channel_0                                                                                         |    <0.001 |
|                 bid_fifo_0                                                                                           |    <0.001 |
|                 bresp_fifo_0                                                                                         |    <0.001 |
|       m07_couplers                                                                                                   |    <0.001 |
|         auto_pc                                                                                                      |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                     |    <0.001 |
|               RD.ar_channel_0                                                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               RD.r_channel_0                                                                                         |    <0.001 |
|                 rd_data_fifo_0                                                                                       |    <0.001 |
|                 transaction_fifo_0                                                                                   |    <0.001 |
|               SI_REG                                                                                                 |    <0.001 |
|                 ar.ar_pipe                                                                                           |    <0.001 |
|                 aw.aw_pipe                                                                                           |    <0.001 |
|                 b.b_pipe                                                                                             |    <0.001 |
|                 r.r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               WR.b_channel_0                                                                                         |    <0.001 |
|                 bid_fifo_0                                                                                           |    <0.001 |
|                 bresp_fifo_0                                                                                         |    <0.001 |
|       m09_couplers                                                                                                   |    <0.001 |
|         auto_pc                                                                                                      |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                     |    <0.001 |
|               RD.ar_channel_0                                                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               RD.r_channel_0                                                                                         |    <0.001 |
|                 rd_data_fifo_0                                                                                       |    <0.001 |
|                 transaction_fifo_0                                                                                   |    <0.001 |
|               SI_REG                                                                                                 |    <0.001 |
|                 ar.ar_pipe                                                                                           |    <0.001 |
|                 aw.aw_pipe                                                                                           |    <0.001 |
|                 b.b_pipe                                                                                             |    <0.001 |
|                 r.r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               WR.b_channel_0                                                                                         |    <0.001 |
|                 bid_fifo_0                                                                                           |    <0.001 |
|                 bresp_fifo_0                                                                                         |    <0.001 |
|       m10_couplers                                                                                                   |    <0.001 |
|         auto_pc                                                                                                      |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                     |    <0.001 |
|               RD.ar_channel_0                                                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               RD.r_channel_0                                                                                         |    <0.001 |
|                 rd_data_fifo_0                                                                                       |    <0.001 |
|                 transaction_fifo_0                                                                                   |    <0.001 |
|               SI_REG                                                                                                 |    <0.001 |
|                 ar.ar_pipe                                                                                           |    <0.001 |
|                 aw.aw_pipe                                                                                           |    <0.001 |
|                 b.b_pipe                                                                                             |    <0.001 |
|                 r.r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               WR.b_channel_0                                                                                         |    <0.001 |
|                 bid_fifo_0                                                                                           |    <0.001 |
|                 bresp_fifo_0                                                                                         |    <0.001 |
|       m11_couplers                                                                                                   |    <0.001 |
|         auto_pc                                                                                                      |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                     |    <0.001 |
|               RD.ar_channel_0                                                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               RD.r_channel_0                                                                                         |    <0.001 |
|                 rd_data_fifo_0                                                                                       |    <0.001 |
|                 transaction_fifo_0                                                                                   |    <0.001 |
|               SI_REG                                                                                                 |    <0.001 |
|                 ar.ar_pipe                                                                                           |    <0.001 |
|                 aw.aw_pipe                                                                                           |    <0.001 |
|                 b.b_pipe                                                                                             |    <0.001 |
|                 r.r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               WR.b_channel_0                                                                                         |    <0.001 |
|                 bid_fifo_0                                                                                           |    <0.001 |
|                 bresp_fifo_0                                                                                         |    <0.001 |
|       m12_couplers                                                                                                   |    <0.001 |
|         auto_pc                                                                                                      |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                     |    <0.001 |
|               RD.ar_channel_0                                                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|                   wrap_cmd_0                                                                                         |     0.000 |
|               RD.r_channel_0                                                                                         |    <0.001 |
|                 rd_data_fifo_0                                                                                       |    <0.001 |
|                 transaction_fifo_0                                                                                   |    <0.001 |
|               SI_REG                                                                                                 |    <0.001 |
|                 ar.ar_pipe                                                                                           |    <0.001 |
|                 aw.aw_pipe                                                                                           |    <0.001 |
|                 b.b_pipe                                                                                             |    <0.001 |
|                 r.r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                                                         |    <0.001 |
|                 cmd_translator_0                                                                                     |    <0.001 |
|                   incr_cmd_0                                                                                         |    <0.001 |
|               WR.b_channel_0                                                                                         |    <0.001 |
|                 bid_fifo_0                                                                                           |    <0.001 |
|                 bresp_fifo_0                                                                                         |    <0.001 |
|       s00_couplers                                                                                                   |     0.000 |
|         auto_pc                                                                                                      |     0.000 |
|       xbar                                                                                                           |     0.002 |
|         inst                                                                                                         |     0.002 |
|           gen_samd.crossbar_samd                                                                                     |     0.002 |
|             addr_arbiter_ar                                                                                          |    <0.001 |
|             addr_arbiter_aw                                                                                          |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                       |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                         |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[10].reg_slice_mi                                                                        |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[11].reg_slice_mi                                                                        |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[12].reg_slice_mi                                                                        |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[13].reg_slice_mi                                                                        |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                         |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                                         |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                                         |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                                         |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                                                         |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                                                         |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[7].reg_slice_mi                                                                         |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[8].reg_slice_mi                                                                         |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_master_slots[9].reg_slice_mi                                                                         |    <0.001 |
|               b.b_pipe                                                                                               |    <0.001 |
|               r.r_pipe                                                                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                          |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                         |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                           |    <0.001 |
|               wrouter_aw_fifo                                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                       |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                       |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                       |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                                       |    <0.001 |
|                 gen_srls[0].gen_rep[4].srl_nx1                                                                       |    <0.001 |
|             splitter_aw_mi                                                                                           |    <0.001 |
|     axi_quad_spi_0                                                                                                   |     0.003 |
|       U0                                                                                                             |     0.003 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                                |     0.003 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                       |    <0.001 |
|               I_DECODER                                                                                              |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                                   |     0.003 |
|             CONTROL_REG_I                                                                                            |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                                                                  |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                                             |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                             |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                                            |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                                                   |    <0.001 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                                  |    <0.001 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                                 |    <0.001 |
|                   gaf_wptr_p3.wrpp3_inst                                                                             |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                                      |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                                          |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                                          |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                                                       |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                   |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                                      |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                                                |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                                    |    <0.001 |
|                   rdp_inst                                                                                           |    <0.001 |
|                   rdpp1_inst                                                                                         |    <0.001 |
|                   rst_d1_inst                                                                                        |    <0.001 |
|                   wrp_inst                                                                                           |    <0.001 |
|                   wrpp1_inst                                                                                         |    <0.001 |
|                   wrpp2_inst                                                                                         |    <0.001 |
|                   xpm_fifo_rst_inst                                                                                  |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                                          |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                                          |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                         |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                                                   |    <0.001 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                                  |    <0.001 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                                 |    <0.001 |
|                   gaf_wptr_p3.wrpp3_inst                                                                             |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                   |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                                      |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                                          |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                                                       |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                                          |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                                      |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                                                |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                                    |    <0.001 |
|                   rdp_inst                                                                                           |    <0.001 |
|                   rdpp1_inst                                                                                         |    <0.001 |
|                   rst_d1_inst                                                                                        |    <0.001 |
|                   wrp_inst                                                                                           |    <0.001 |
|                   wrpp1_inst                                                                                         |    <0.001 |
|                   wrpp2_inst                                                                                         |    <0.001 |
|                   xpm_fifo_rst_inst                                                                                  |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                                          |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                                          |    <0.001 |
|             INTERRUPT_CONTROL_I                                                                                      |    <0.001 |
|             LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I                                           |    <0.001 |
|             LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                                                               |    <0.001 |
|               QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst                  |    <0.001 |
|                 xpm_memory_base_inst                                                                                 |    <0.001 |
|             LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                                             |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                                              |    <0.001 |
|             SOFT_RESET_I                                                                                             |    <0.001 |
|             STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                                            |    <0.001 |
|     axi_quad_spi_1                                                                                                   |     0.002 |
|       U0                                                                                                             |     0.002 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                                |     0.002 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                       |    <0.001 |
|               I_DECODER                                                                                              |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                                   |     0.002 |
|             CONTROL_REG_I                                                                                            |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                                                                  |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                                             |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                             |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                                            |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                                                   |    <0.001 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                                  |    <0.001 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                                 |    <0.001 |
|                   gaf_wptr_p3.wrpp3_inst                                                                             |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                                      |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                                          |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                                          |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                                                       |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                   |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                                      |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                                                |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                                    |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                                        |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                                        |    <0.001 |
|                   rdp_inst                                                                                           |    <0.001 |
|                   rdpp1_inst                                                                                         |    <0.001 |
|                   rst_d1_inst                                                                                        |    <0.001 |
|                   wrp_inst                                                                                           |    <0.001 |
|                   wrpp1_inst                                                                                         |    <0.001 |
|                   wrpp2_inst                                                                                         |    <0.001 |
|                   xpm_fifo_rst_inst                                                                                  |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                                          |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                                          |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                         |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                                                   |    <0.001 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                                                  |    <0.001 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                                 |    <0.001 |
|                   gaf_wptr_p3.wrpp3_inst                                                                             |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                   |    <0.001 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                                      |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                                          |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                                                       |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                                          |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                                      |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                                                |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                                    |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                                        |    <0.001 |
|                     gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                                        |    <0.001 |
|                   rdp_inst                                                                                           |    <0.001 |
|                   rdpp1_inst                                                                                         |    <0.001 |
|                   rst_d1_inst                                                                                        |    <0.001 |
|                   wrp_inst                                                                                           |    <0.001 |
|                   wrpp1_inst                                                                                         |    <0.001 |
|                   wrpp2_inst                                                                                         |    <0.001 |
|                   xpm_fifo_rst_inst                                                                                  |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                                          |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                                          |    <0.001 |
|             INTERRUPT_CONTROL_I                                                                                      |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                                          |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                                              |    <0.001 |
|             SOFT_RESET_I                                                                                             |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                                             |    <0.001 |
|     axi_uartlite_0                                                                                                   |    <0.001 |
|       U0                                                                                                             |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                              |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                         |    <0.001 |
|             I_DECODER                                                                                                |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                          |    <0.001 |
|         UARTLITE_CORE_I                                                                                              |    <0.001 |
|           BAUD_RATE_I                                                                                                |    <0.001 |
|           UARTLITE_RX_I                                                                                              |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                       |    <0.001 |
|             SRL_FIFO_I                                                                                               |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                       |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                              |    <0.001 |
|                 DYNSHREG_F_I                                                                                         |    <0.001 |
|           UARTLITE_TX_I                                                                                              |    <0.001 |
|             SRL_FIFO_I                                                                                               |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                       |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                              |    <0.001 |
|                 DYNSHREG_F_I                                                                                         |    <0.001 |
|     blk_mem_gen_0                                                                                                    |    <0.001 |
|       U0                                                                                                             |    <0.001 |
|         inst_blk_mem_gen                                                                                             |    <0.001 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                      |    <0.001 |
|             valid.cstr                                                                                               |    <0.001 |
|               ramloop[0].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                      |    <0.001 |
|               ramloop[1].ram.r                                                                                       |    <0.001 |
|                 prim_noinit.ram                                                                                      |    <0.001 |
|     daplink_if_0                                                                                                     |     0.009 |
|       DAPLink_to_Arty_shield_0                                                                                       |    <0.001 |
|         inst                                                                                                         |    <0.001 |
|         shield_41_to_26_IOBUF[30]_inst                                                                               |    <0.001 |
|         shield_41_to_26_IOBUF[31]_inst                                                                               |    <0.001 |
|         shield_41_to_26_IOBUF[32]_inst                                                                               |    <0.001 |
|         shield_41_to_26_IOBUF[33]_inst                                                                               |    <0.001 |
|         shield_41_to_26_IOBUF[40]_inst                                                                               |    <0.001 |
|       axi_gpio_0                                                                                                     |    <0.001 |
|         U0                                                                                                           |    <0.001 |
|           AXI_LITE_IPIF_I                                                                                            |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                       |    <0.001 |
|               I_DECODER                                                                                              |    <0.001 |
|           gpio_core_1                                                                                                |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                                              |    <0.001 |
|       axi_interconnect_0                                                                                             |    <0.001 |
|         xbar                                                                                                         |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                                                 |    <0.001 |
|               addr_arbiter_inst                                                                                      |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                                           |    <0.001 |
|               reg_slice_r                                                                                            |    <0.001 |
|               splitter_ar                                                                                            |    <0.001 |
|               splitter_aw                                                                                            |    <0.001 |
|       axi_protocol_convert_0                                                                                         |     0.000 |
|       axi_quad_spi_0                                                                                                 |     0.003 |
|         U0                                                                                                           |     0.003 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                              |     0.003 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                       |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                     |    <0.001 |
|                 I_DECODER                                                                                            |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                                 |     0.003 |
|               CONTROL_REG_I                                                                                          |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                                                |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                                           |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                           |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                                          |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                                                 |    <0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                                |    <0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                               |    <0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                                           |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                                    |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                                        |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                                        |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg_dc                                                                     |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                 |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                                    |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                                              |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                                  |    <0.001 |
|                     rdp_inst                                                                                         |    <0.001 |
|                     rdpp1_inst                                                                                       |    <0.001 |
|                     rst_d1_inst                                                                                      |    <0.001 |
|                     wrp_inst                                                                                         |    <0.001 |
|                     wrpp1_inst                                                                                       |    <0.001 |
|                     wrpp2_inst                                                                                       |    <0.001 |
|                     xpm_fifo_rst_inst                                                                                |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                                        |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                                        |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                       |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                                                 |    <0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                                |    <0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                               |    <0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                                           |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                 |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                                    |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                                        |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg_dc                                                                     |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                                        |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                                    |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                                              |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                                  |    <0.001 |
|                     rdp_inst                                                                                         |    <0.001 |
|                     rdpp1_inst                                                                                       |    <0.001 |
|                     rst_d1_inst                                                                                      |    <0.001 |
|                     wrp_inst                                                                                         |    <0.001 |
|                     wrpp1_inst                                                                                       |    <0.001 |
|                     wrpp2_inst                                                                                       |    <0.001 |
|                     xpm_fifo_rst_inst                                                                                |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                                        |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                                        |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                                    |    <0.001 |
|               LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I                                                             |    <0.001 |
|                 QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst                |    <0.001 |
|                   xpm_memory_base_inst                                                                               |    <0.001 |
|               LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I                                                           |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                                            |    <0.001 |
|               SOFT_RESET_I                                                                                           |    <0.001 |
|               STATUS_REG_MODE_12_GEN.STATUS_SLAVE_SEL_REG_I                                                          |    <0.001 |
|       axi_single_spi_0                                                                                               |     0.002 |
|         U0                                                                                                           |     0.002 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                              |     0.002 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                       |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                     |    <0.001 |
|                 I_DECODER                                                                                            |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                                 |     0.002 |
|               CONTROL_REG_I                                                                                          |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                                                |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                                           |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                           |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                                          |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                                                 |    <0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                                |    <0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                               |    <0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                                           |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                                    |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                                        |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                                        |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg_dc                                                                     |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                 |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                                    |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                                              |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                                  |    <0.001 |
|                     rdp_inst                                                                                         |    <0.001 |
|                     rdpp1_inst                                                                                       |    <0.001 |
|                     rst_d1_inst                                                                                      |    <0.001 |
|                     wrp_inst                                                                                         |    <0.001 |
|                     wrpp1_inst                                                                                       |    <0.001 |
|                     wrpp2_inst                                                                                       |    <0.001 |
|                     xpm_fifo_rst_inst                                                                                |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                                        |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                                        |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                       |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                                                 |    <0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                                |    <0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                               |    <0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                                           |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                                 |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                                    |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                                        |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg_dc                                                                     |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                                        |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                                    |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                                              |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                                  |    <0.001 |
|                     rdp_inst                                                                                         |    <0.001 |
|                     rdpp1_inst                                                                                       |    <0.001 |
|                     rst_d1_inst                                                                                      |    <0.001 |
|                     wrp_inst                                                                                         |    <0.001 |
|                     wrpp1_inst                                                                                       |    <0.001 |
|                     wrpp2_inst                                                                                       |    <0.001 |
|                     xpm_fifo_rst_inst                                                                                |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                                        |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                                        |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                                    |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                                        |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                                            |    <0.001 |
|               SOFT_RESET_I                                                                                           |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                                           |    <0.001 |
|       axi_xip_quad_spi_0                                                                                             |     0.002 |
|         U0                                                                                                           |     0.002 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                              |     0.002 |
|             XIP_MODE_GEN.AXI_LITE_IPIF_I                                                                             |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                     |    <0.001 |
|                 I_DECODER                                                                                            |    <0.001 |
|             XIP_MODE_GEN.AXI_QSPI_XIP_I                                                                              |     0.002 |
|               I_DECODER                                                                                              |    <0.001 |
|               RX_FIFO_EMPTY_SYNC_AXI4_2_AXI_CDC                                                                      |    <0.001 |
|               RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                                       |    <0.001 |
|               XIP_CLK_DOMAIN_SIGNALS                                                                                 |    <0.001 |
|               XIP_RECEIVE_FIFO_II                                                                                    |    <0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                                                |    <0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                                               |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                                    |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                                        |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                                        |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                                    |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                                  |    <0.001 |
|                     rdp_inst                                                                                         |    <0.001 |
|                     rdpp1_inst                                                                                       |    <0.001 |
|                     rst_d1_inst                                                                                      |    <0.001 |
|                     wrp_inst                                                                                         |    <0.001 |
|                     wrpp1_inst                                                                                       |    <0.001 |
|                     wrpp2_inst                                                                                       |    <0.001 |
|                     xpm_fifo_rst_inst                                                                                |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                                        |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                                        |    <0.001 |
|             XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST                                                                 |    <0.001 |
|             XIP_MODE_GEN.XIP_CR_I                                                                                    |    <0.001 |
|             XIP_MODE_GEN.XIP_SR_I                                                                                    |    <0.001 |
|     lcd_spi                                                                                                          |    <0.001 |
|       U0                                                                                                             |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                              |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                         |    <0.001 |
|             I_DECODER                                                                                                |    <0.001 |
|         gpio_core_1                                                                                                  |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                                |    <0.001 |
|     ov5640                                                                                                           |     0.981 |
|       I2C_OV5640_Init_RGB5_0                                                                                         |    <0.001 |
|         i2c_sdat_IOBUF_inst                                                                                          |    <0.001 |
|         inst                                                                                                         |    <0.001 |
|           u_I2C_Controller                                                                                           |    <0.001 |
|           u_I2C_OV5640_RGB565_Config                                                                                 |    <0.001 |
|       LPR_PROJ                                                                                                       |     0.008 |
|         HVcount_0                                                                                                    |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|         HVcount_1                                                                                                    |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|         Hcount_Send_0                                                                                                |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             Hcount_Send_v1_0_S00_AXI_inst                                                                            |    <0.001 |
|         Vertical_Projection8_0                                                                                       |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             h_ram_inst                                                                                               |    <0.001 |
|               U0                                                                                                     |    <0.001 |
|                 inst_blk_mem_gen                                                                                     |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                               |    <0.001 |
|                     valid.cstr                                                                                       |    <0.001 |
|                       ramloop[0].ram.r                                                                               |    <0.001 |
|                         prim_noinit.ram                                                                              |    <0.001 |
|             v_ram_inst                                                                                               |    <0.001 |
|               U0                                                                                                     |    <0.001 |
|                 inst_blk_mem_gen                                                                                     |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                               |    <0.001 |
|                     valid.cstr                                                                                       |    <0.001 |
|                       ramloop[0].ram.r                                                                               |    <0.001 |
|                         prim_noinit.ram                                                                              |    <0.001 |
|         Vertical_Projection_0                                                                                        |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             h_ram_inst                                                                                               |    <0.001 |
|               U0                                                                                                     |    <0.001 |
|                 inst_blk_mem_gen                                                                                     |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                               |    <0.001 |
|                     valid.cstr                                                                                       |    <0.001 |
|                       ramloop[0].ram.r                                                                               |    <0.001 |
|                         prim_noinit.ram                                                                              |    <0.001 |
|             v_ram_inst                                                                                               |    <0.001 |
|               U0                                                                                                     |    <0.001 |
|                 inst_blk_mem_gen                                                                                     |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                               |    <0.001 |
|                     valid.cstr                                                                                       |    <0.001 |
|                       ramloop[0].ram.r                                                                               |    <0.001 |
|                         prim_noinit.ram                                                                              |    <0.001 |
|         axi_gpio_0                                                                                                   |    <0.001 |
|           U0                                                                                                         |    <0.001 |
|             AXI_LITE_IPIF_I                                                                                          |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                     |    <0.001 |
|                 I_DECODER                                                                                            |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|             gpio_core_1                                                                                              |    <0.001 |
|         binary_image_etch_0                                                                                          |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             U_LINE3X3                                                                                                |    <0.001 |
|               HDL1.buffer_inst[0].line_inst                                                                          |    <0.001 |
|                 fifo_linebuffer                                                                                      |    <0.001 |
|                   U_img_ram                                                                                          |    <0.001 |
|                     U0                                                                                               |    <0.001 |
|                       inst_blk_mem_gen                                                                               |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                         |    <0.001 |
|                           valid.cstr                                                                                 |    <0.001 |
|                             ramloop[0].ram.r                                                                         |    <0.001 |
|                               prim_noinit.ram                                                                        |    <0.001 |
|                             ramloop[1].ram.r                                                                         |    <0.001 |
|                               prim_noinit.ram                                                                        |    <0.001 |
|               HDL1.buffer_inst[2].line_inst                                                                          |     0.000 |
|                 fifo_linebuffer                                                                                      |     0.000 |
|         binary_image_swell_0                                                                                         |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|             U_LINE3X3                                                                                                |    <0.001 |
|               HDL1.buffer_inst[0].line_inst                                                                          |    <0.001 |
|                 fifo_linebuffer                                                                                      |    <0.001 |
|                   U_img_ram                                                                                          |    <0.001 |
|                     U0                                                                                               |    <0.001 |
|                       inst_blk_mem_gen                                                                               |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                         |    <0.001 |
|                           valid.cstr                                                                                 |    <0.001 |
|                             ramloop[0].ram.r                                                                         |    <0.001 |
|                               prim_noinit.ram                                                                        |    <0.001 |
|                             ramloop[1].ram.r                                                                         |    <0.001 |
|                               prim_noinit.ram                                                                        |    <0.001 |
|               HDL1.buffer_inst[1].line_inst                                                                          |    <0.001 |
|                 fifo_linebuffer                                                                                      |    <0.001 |
|                   U_img_ram                                                                                          |    <0.001 |
|                     U0                                                                                               |    <0.001 |
|                       inst_blk_mem_gen                                                                               |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                         |    <0.001 |
|                           valid.cstr                                                                                 |    <0.001 |
|                             ramloop[0].ram.r                                                                         |    <0.001 |
|                               prim_noinit.ram                                                                        |    <0.001 |
|                             ramloop[1].ram.r                                                                         |    <0.001 |
|                               prim_noinit.ram                                                                        |    <0.001 |
|               HDL1.buffer_inst[2].line_inst                                                                          |     0.000 |
|                 fifo_linebuffer                                                                                      |     0.000 |
|         capture_lpr_0                                                                                                |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|         car_id_0                                                                                                     |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|         char_recgonize                                                                                               |     0.004 |
|           char_1                                                                                                     |    <0.001 |
|             capture_single_0                                                                                         |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|             digital_recognition_0                                                                                    |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 fifo_y_inst                                                                                          |    <0.001 |
|                   fifo_y_ram                                                                                         |    <0.001 |
|                     U0                                                                                               |    <0.001 |
|                       inst_blk_mem_gen                                                                               |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                         |    <0.001 |
|                           valid.cstr                                                                                 |    <0.001 |
|                             ramloop[0].ram.r                                                                         |    <0.001 |
|                               prim_noinit.ram                                                                        |    <0.001 |
|             xlconcat_0                                                                                               |     0.000 |
|           char_2                                                                                                     |    <0.001 |
|             capture_single_1                                                                                         |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|             digital_recognition_1                                                                                    |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 fifo_y_inst                                                                                          |    <0.001 |
|                   fifo_y_ram                                                                                         |    <0.001 |
|                     U0                                                                                               |    <0.001 |
|                       inst_blk_mem_gen                                                                               |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                         |    <0.001 |
|                           valid.cstr                                                                                 |    <0.001 |
|                             ramloop[0].ram.r                                                                         |    <0.001 |
|                               prim_noinit.ram                                                                        |    <0.001 |
|             xlconcat_1                                                                                               |     0.000 |
|           char_3                                                                                                     |    <0.001 |
|             capture_single_2                                                                                         |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|             digital_recognition_2                                                                                    |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 fifo_y_inst                                                                                          |    <0.001 |
|                   fifo_y_ram                                                                                         |    <0.001 |
|                     U0                                                                                               |    <0.001 |
|                       inst_blk_mem_gen                                                                               |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                         |    <0.001 |
|                           valid.cstr                                                                                 |    <0.001 |
|                             ramloop[0].ram.r                                                                         |    <0.001 |
|                               prim_noinit.ram                                                                        |    <0.001 |
|             xlconcat_2                                                                                               |     0.000 |
|           char_4                                                                                                     |    <0.001 |
|             capture_single_3                                                                                         |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|             digital_recognition_3                                                                                    |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 fifo_y_inst                                                                                          |    <0.001 |
|                   fifo_y_ram                                                                                         |    <0.001 |
|                     U0                                                                                               |    <0.001 |
|                       inst_blk_mem_gen                                                                               |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                         |    <0.001 |
|                           valid.cstr                                                                                 |    <0.001 |
|                             ramloop[0].ram.r                                                                         |    <0.001 |
|                               prim_noinit.ram                                                                        |    <0.001 |
|             xlconcat_3                                                                                               |     0.000 |
|           char_5                                                                                                     |    <0.001 |
|             capture_single_4                                                                                         |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|             digital_recognition_4                                                                                    |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 fifo_y_inst                                                                                          |    <0.001 |
|                   fifo_y_ram                                                                                         |    <0.001 |
|                     U0                                                                                               |    <0.001 |
|                       inst_blk_mem_gen                                                                               |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                         |    <0.001 |
|                           valid.cstr                                                                                 |    <0.001 |
|                             ramloop[0].ram.r                                                                         |    <0.001 |
|                               prim_noinit.ram                                                                        |    <0.001 |
|             xlconcat_4                                                                                               |     0.000 |
|           char_recongize_5thing_0                                                                                    |    <0.001 |
|             inst                                                                                                     |    <0.001 |
|               char_recongize_5thing_v1_0_S00_AXI_inst                                                                |    <0.001 |
|           display_lpr_boundary_0                                                                                     |    <0.001 |
|             inst                                                                                                     |    <0.001 |
|           send_line_data_0                                                                                           |    <0.001 |
|             inst                                                                                                     |    <0.001 |
|               send_line_data_v1_0_S00_AXI_inst                                                                       |    <0.001 |
|         display_0                                                                                                    |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|         rgb2ycbcr_0                                                                                                  |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|         rgb2ycbcr_1                                                                                                  |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|         rgb_change_0                                                                                                 |     0.000 |
|         rgb_mux_0                                                                                                    |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|         swell_etch                                                                                                   |    <0.001 |
|           binary_image_etch_0                                                                                        |    <0.001 |
|             inst                                                                                                     |    <0.001 |
|               U_LINE3X3                                                                                              |    <0.001 |
|                 HDL1.buffer_inst[0].line_inst                                                                        |    <0.001 |
|                   fifo_linebuffer                                                                                    |    <0.001 |
|                     U_img_ram                                                                                        |    <0.001 |
|                       U0                                                                                             |    <0.001 |
|                         inst_blk_mem_gen                                                                             |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                       |    <0.001 |
|                             valid.cstr                                                                               |    <0.001 |
|                               ramloop[0].ram.r                                                                       |    <0.001 |
|                                 prim_noinit.ram                                                                      |    <0.001 |
|                               ramloop[1].ram.r                                                                       |    <0.001 |
|                                 prim_noinit.ram                                                                      |    <0.001 |
|                 HDL1.buffer_inst[2].line_inst                                                                        |     0.000 |
|                   fifo_linebuffer                                                                                    |     0.000 |
|           binary_image_etch_1                                                                                        |    <0.001 |
|             inst                                                                                                     |    <0.001 |
|               U_LINE3X3                                                                                              |    <0.001 |
|                 HDL1.buffer_inst[0].line_inst                                                                        |    <0.001 |
|                   fifo_linebuffer                                                                                    |    <0.001 |
|                     U_img_ram                                                                                        |    <0.001 |
|                       U0                                                                                             |    <0.001 |
|                         inst_blk_mem_gen                                                                             |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                       |    <0.001 |
|                             valid.cstr                                                                               |    <0.001 |
|                               ramloop[0].ram.r                                                                       |    <0.001 |
|                                 prim_noinit.ram                                                                      |    <0.001 |
|                               ramloop[1].ram.r                                                                       |    <0.001 |
|                                 prim_noinit.ram                                                                      |    <0.001 |
|                 HDL1.buffer_inst[2].line_inst                                                                        |     0.000 |
|                   fifo_linebuffer                                                                                    |     0.000 |
|         sync_change_0                                                                                                |    <0.001 |
|         sync_change_1                                                                                                |    <0.001 |
|         ycbcr_location_0                                                                                             |    <0.001 |
|           inst                                                                                                       |    <0.001 |
|       OV_Sensor_ML_2                                                                                                 |     0.001 |
|         inst                                                                                                         |     0.001 |
|           cmos_decode_u0                                                                                             |    <0.001 |
|           nolabel_line82                                                                                             |    <0.001 |
|       axi_vdma_0                                                                                                     |     0.028 |
|         U0                                                                                                           |     0.028 |
|           AXI_LITE_REG_INTERFACE_I                                                                                   |    <0.001 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                            |    <0.001 |
|               GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                                         |    <0.001 |
|               GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                                         |    <0.001 |
|           GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                                   |     0.001 |
|             I_CMDSTS                                                                                                 |    <0.001 |
|             I_SM                                                                                                     |    <0.001 |
|             I_STS_MNGR                                                                                               |    <0.001 |
|             VIDEO_GENLOCK_I                                                                                          |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                                |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                            |    <0.001 |
|             VIDEO_REG_I                                                                                              |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                   |    <0.001 |
|           GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I                                   |     0.004 |
|             GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I                                                           |     0.003 |
|               gen_downsizer_conversion.axisc_downsizer_0                                                             |     0.002 |
|               gen_upsizer_conversion.axisc_upsizer_0                                                                 |     0.002 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                             |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                        |     0.003 |
|             GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                                               |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                                              |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                                                      |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO                           |     0.002 |
|               fg_builtin_fifo_inst                                                                                   |     0.002 |
|                 inst_fifo_gen                                                                                        |     0.002 |
|                   gconvfifo.rf                                                                                       |     0.002 |
|                     gbi.bi                                                                                           |     0.002 |
|                       g7ser_birst.rstbt                                                                              |    <0.001 |
|                       v7_bi_fifo.fblk                                                                                |     0.001 |
|                         gextw[1].gnll_fifo.inst_extd                                                                 |     0.001 |
|                           gonep.inst_prim                                                                            |     0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                            |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                                   |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                          |    <0.001 |
|             I_DMA_REGISTER                                                                                           |    <0.001 |
|             LITE_READ_MUX_I                                                                                          |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                               |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                                           |    <0.001 |
|             GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                        |    <0.001 |
|             GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                              |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I                                   |     0.004 |
|             GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I                                                        |     0.003 |
|               gen_downsizer_conversion.axisc_downsizer_0                                                             |     0.002 |
|               gen_upsizer_conversion.axisc_upsizer_0                                                                 |     0.002 |
|           GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I                           |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I                         |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I                              |    <0.001 |
|           GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                               |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                               |     0.001 |
|             I_CMDSTS                                                                                                 |    <0.001 |
|             I_SM                                                                                                     |    <0.001 |
|               GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF            |    <0.001 |
|             I_STS_MNGR                                                                                               |    <0.001 |
|             VIDEO_GENLOCK_I                                                                                          |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I                                                               |    <0.001 |
|               DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                                           |    <0.001 |
|             VIDEO_REG_I                                                                                              |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                   |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                             |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                                        |     0.002 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF                               |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF                       |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF                          |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I                                      |    <0.001 |
|             GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_builtin_fifo_inst                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                                        |    <0.001 |
|                   gconvfifo.rf                                                                                       |    <0.001 |
|                     gbi.bi                                                                                           |    <0.001 |
|                       g7ser_birst.rstbt                                                                              |    <0.001 |
|                       v7_bi_fifo.fblk                                                                                |    <0.001 |
|                         gextw[1].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                           gonep.inst_prim                                                                            |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                                   |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                          |    <0.001 |
|             I_DMA_REGISTER                                                                                           |    <0.001 |
|             LITE_READ_MUX_I                                                                                          |     0.000 |
|           GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                               |    <0.001 |
|           GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                                           |    <0.001 |
|             GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                                                         |    <0.001 |
|             GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                        |    <0.001 |
|             GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                              |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                                           |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                                          |     0.008 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                        |     0.003 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                            |    <0.001 |
|                 I_DATA_FIFO                                                                                          |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                        |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                             |    <0.001 |
|                       xpm_fifo_base_inst                                                                             |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                                          |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                              |    <0.001 |
|                         rdp_inst                                                                                     |    <0.001 |
|                         rdpp1_inst                                                                                   |    <0.001 |
|                         rst_d1_inst                                                                                  |    <0.001 |
|                         wrp_inst                                                                                     |    <0.001 |
|                         wrpp1_inst                                                                                   |    <0.001 |
|                         xpm_fifo_rst_inst                                                                            |    <0.001 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                                            |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_CMD_STATUS                                                                                           |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|                 I_CMD_FIFO                                                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_MSTR_PCC                                                                                             |    <0.001 |
|               I_RD_DATA_CNTL                                                                                         |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                      |    <0.001 |
|               I_RESET                                                                                                |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                        |     0.006 |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                    |     0.001 |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                |    <0.001 |
|                 I_DATA_FIFO                                                                                          |    <0.001 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                        |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                             |    <0.001 |
|                       xpm_fifo_base_inst                                                                             |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                              |    <0.001 |
|                         rdp_inst                                                                                     |    <0.001 |
|                         rdpp1_inst                                                                                   |    <0.001 |
|                         rst_d1_inst                                                                                  |    <0.001 |
|                         wrp_inst                                                                                     |    <0.001 |
|                         wrpp1_inst                                                                                   |    <0.001 |
|                         xpm_fifo_rst_inst                                                                            |    <0.001 |
|                 I_XD_FIFO                                                                                            |    <0.001 |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                    |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                             |    <0.001 |
|                       xpm_fifo_base_inst                                                                             |    <0.001 |
|                         gen_fwft.rdpp1_inst                                                                          |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                                  |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                                                  |    <0.001 |
|                         rdp_inst                                                                                     |    <0.001 |
|                         rdpp1_inst                                                                                   |    <0.001 |
|                         rst_d1_inst                                                                                  |    <0.001 |
|                         wrp_inst                                                                                     |    <0.001 |
|                         wrpp1_inst                                                                                   |    <0.001 |
|                         xpm_fifo_rst_inst                                                                            |    <0.001 |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                  |    <0.001 |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                 |    <0.001 |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                   |    <0.001 |
|                   I_MSSAI_SKID_BUF                                                                                   |    <0.001 |
|                   I_TSTRB_FIFO                                                                                       |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                         |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                               |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                                      |    <0.001 |
|                         DYNSHREG_F_I                                                                                 |    <0.001 |
|                   SLICE_INSERTION                                                                                    |    <0.001 |
|                 I_DRE_CNTL_FIFO                                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                                            |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_CMD_STATUS                                                                                           |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|                 I_CMD_FIFO                                                                                           |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_RESET                                                                                                |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                                                   |    <0.001 |
|               I_WR_DATA_CNTL                                                                                         |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                      |    <0.001 |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                  |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                       DYNSHREG_F_I                                                                                   |    <0.001 |
|           I_RST_MODULE                                                                                               |     0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                               |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                      |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                     |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                      |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                     |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                   |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                   |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                               |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                      |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                     |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                      |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                       |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                     |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                   |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                   |    <0.001 |
|       mig_7series_0                                                                                                  |     0.912 |
|         u_m3_for_arty_a7_mig_7series_0_2_mig                                                                         |     0.912 |
|           temp_mon_enabled.u_tempmon                                                                                 |     0.005 |
|           u_ddr2_clk_ibuf                                                                                            |     0.000 |
|           u_ddr2_infrastructure                                                                                      |     0.227 |
|           u_iodelay_ctrl                                                                                             |    <0.001 |
|           u_memc_ui_top_axi                                                                                          |     0.680 |
|             mem_intfc0                                                                                               |     0.670 |
|               ddr_phy_top0                                                                                           |     0.666 |
|                 u_ddr_calib_top                                                                                      |     0.014 |
|                   ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                                  |     0.006 |
|                   ddr_phy_tempmon_0                                                                                  |    <0.001 |
|                   dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                                      |    <0.001 |
|                   mb_wrlvl_off.u_phy_wrlvl_off_delay                                                                 |    <0.001 |
|                   u_ddr_phy_init                                                                                     |     0.004 |
|                   u_ddr_phy_wrcal                                                                                    |     0.002 |
|                 u_ddr_mc_phy_wrapper                                                                                 |     0.652 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                                         |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                                        |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                                        |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                                        |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                                        |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                                        |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                                        |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                                         |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                                         |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                                         |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                                         |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                                         |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                                         |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                                         |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                                         |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                                         |     0.013 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                             |     0.028 |
|                     IBUFDS                                                                                           |     0.017 |
|                     OBUFTDS                                                                                          |     0.011 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                             |     0.028 |
|                     IBUFDS                                                                                           |     0.017 |
|                     OBUFTDS                                                                                          |     0.011 |
|                   u_ddr_mc_phy                                                                                       |     0.213 |
|                     ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                |     0.213 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                                                |     0.051 |
|                         ddr_byte_group_io                                                                            |     0.031 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                |    <0.001 |
|                           mem_reg_0_3_12_17                                                                          |    <0.001 |
|                           mem_reg_0_3_24_29                                                                          |    <0.001 |
|                           mem_reg_0_3_30_35                                                                          |    <0.001 |
|                           mem_reg_0_3_36_41                                                                          |    <0.001 |
|                           mem_reg_0_3_42_47                                                                          |    <0.001 |
|                           mem_reg_0_3_48_53                                                                          |    <0.001 |
|                           mem_reg_0_3_54_59                                                                          |    <0.001 |
|                           mem_reg_0_3_60_65                                                                          |    <0.001 |
|                           mem_reg_0_3_66_71                                                                          |    <0.001 |
|                           mem_reg_0_3_6_11                                                                           |    <0.001 |
|                           mem_reg_0_3_72_77                                                                          |    <0.001 |
|                           mem_reg_0_3_78_79                                                                          |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                            |    <0.001 |
|                           mem_reg_0_15_0_5                                                                           |    <0.001 |
|                           mem_reg_0_15_12_17                                                                         |    <0.001 |
|                           mem_reg_0_15_18_23                                                                         |    <0.001 |
|                           mem_reg_0_15_24_29                                                                         |    <0.001 |
|                           mem_reg_0_15_30_35                                                                         |    <0.001 |
|                           mem_reg_0_15_36_41                                                                         |    <0.001 |
|                           mem_reg_0_15_42_47                                                                         |    <0.001 |
|                           mem_reg_0_15_48_53                                                                         |    <0.001 |
|                           mem_reg_0_15_54_59                                                                         |    <0.001 |
|                           mem_reg_0_15_60_65                                                                         |    <0.001 |
|                           mem_reg_0_15_66_71                                                                         |    <0.001 |
|                           mem_reg_0_15_6_11                                                                          |    <0.001 |
|                           mem_reg_0_15_72_77                                                                         |    <0.001 |
|                           mem_reg_0_15_78_79                                                                         |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                                                |     0.017 |
|                         ddr_byte_group_io                                                                            |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                            |    <0.001 |
|                           mem_reg_0_15_0_5                                                                           |    <0.001 |
|                           mem_reg_0_15_12_17                                                                         |    <0.001 |
|                           mem_reg_0_15_18_23                                                                         |    <0.001 |
|                           mem_reg_0_15_24_29                                                                         |    <0.001 |
|                           mem_reg_0_15_30_35                                                                         |    <0.001 |
|                           mem_reg_0_15_36_41                                                                         |    <0.001 |
|                           mem_reg_0_15_42_47                                                                         |    <0.001 |
|                           mem_reg_0_15_48_53                                                                         |    <0.001 |
|                           mem_reg_0_15_54_59                                                                         |    <0.001 |
|                           mem_reg_0_15_60_65                                                                         |    <0.001 |
|                           mem_reg_0_15_66_71                                                                         |    <0.001 |
|                           mem_reg_0_15_6_11                                                                          |    <0.001 |
|                           mem_reg_0_15_72_77                                                                         |    <0.001 |
|                           mem_reg_0_15_78_79                                                                         |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                                                |     0.051 |
|                         ddr_byte_group_io                                                                            |     0.031 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                |    <0.001 |
|                           mem_reg_0_3_0_5                                                                            |    <0.001 |
|                           mem_reg_0_3_12_17                                                                          |    <0.001 |
|                           mem_reg_0_3_18_23                                                                          |    <0.001 |
|                           mem_reg_0_3_30_35                                                                          |    <0.001 |
|                           mem_reg_0_3_36_41                                                                          |    <0.001 |
|                           mem_reg_0_3_42_47                                                                          |    <0.001 |
|                           mem_reg_0_3_48_53                                                                          |    <0.001 |
|                           mem_reg_0_3_54_59                                                                          |    <0.001 |
|                           mem_reg_0_3_60_65                                                                          |    <0.001 |
|                           mem_reg_0_3_66_71                                                                          |    <0.001 |
|                           mem_reg_0_3_6_11                                                                           |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                            |    <0.001 |
|                           mem_reg_0_15_0_5                                                                           |    <0.001 |
|                           mem_reg_0_15_12_17                                                                         |    <0.001 |
|                           mem_reg_0_15_18_23                                                                         |    <0.001 |
|                           mem_reg_0_15_24_29                                                                         |    <0.001 |
|                           mem_reg_0_15_30_35                                                                         |    <0.001 |
|                           mem_reg_0_15_36_41                                                                         |    <0.001 |
|                           mem_reg_0_15_42_47                                                                         |    <0.001 |
|                           mem_reg_0_15_48_53                                                                         |    <0.001 |
|                           mem_reg_0_15_54_59                                                                         |    <0.001 |
|                           mem_reg_0_15_60_65                                                                         |    <0.001 |
|                           mem_reg_0_15_66_71                                                                         |    <0.001 |
|                           mem_reg_0_15_6_11                                                                          |    <0.001 |
|                           mem_reg_0_15_72_77                                                                         |    <0.001 |
|                           mem_reg_0_15_78_79                                                                         |    <0.001 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                                                                |     0.051 |
|                         ddr_byte_group_io                                                                            |    <0.001 |
|                         ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                    |     0.034 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                                            |    <0.001 |
|                           mem_reg_0_15_12_17                                                                         |    <0.001 |
|                           mem_reg_0_15_18_23                                                                         |    <0.001 |
|                           mem_reg_0_15_24_29                                                                         |    <0.001 |
|                           mem_reg_0_15_30_35                                                                         |    <0.001 |
|                           mem_reg_0_15_36_41                                                                         |    <0.001 |
|                           mem_reg_0_15_42_47                                                                         |    <0.001 |
|                           mem_reg_0_15_48_53                                                                         |    <0.001 |
|                           mem_reg_0_15_54_59                                                                         |    <0.001 |
|                           mem_reg_0_15_60_65                                                                         |    <0.001 |
|                           mem_reg_0_15_66_71                                                                         |    <0.001 |
|                           mem_reg_0_15_6_11                                                                          |    <0.001 |
|                           mem_reg_0_15_72_77                                                                         |    <0.001 |
|               mc0                                                                                                    |     0.004 |
|                 bank_mach0                                                                                           |     0.002 |
|                   arb_mux0                                                                                           |    <0.001 |
|                     arb_row_col0                                                                                     |    <0.001 |
|                       col_arb0                                                                                       |    <0.001 |
|                       pre_4_1_1T_arb.pre_arb0                                                                        |    <0.001 |
|                       row_arb0                                                                                       |    <0.001 |
|                     arb_select0                                                                                      |    <0.001 |
|                   bank_cntrl[0].bank0                                                                                |    <0.001 |
|                     bank_compare0                                                                                    |    <0.001 |
|                     bank_queue0                                                                                      |    <0.001 |
|                     bank_state0                                                                                      |    <0.001 |
|                   bank_cntrl[1].bank0                                                                                |    <0.001 |
|                     bank_compare0                                                                                    |    <0.001 |
|                     bank_queue0                                                                                      |    <0.001 |
|                     bank_state0                                                                                      |    <0.001 |
|                   bank_cntrl[2].bank0                                                                                |    <0.001 |
|                     bank_compare0                                                                                    |    <0.001 |
|                     bank_queue0                                                                                      |    <0.001 |
|                     bank_state0                                                                                      |    <0.001 |
|                   bank_cntrl[3].bank0                                                                                |    <0.001 |
|                     bank_compare0                                                                                    |    <0.001 |
|                     bank_queue0                                                                                      |    <0.001 |
|                     bank_state0                                                                                      |    <0.001 |
|                   bank_common0                                                                                       |    <0.001 |
|                 col_mach0                                                                                            |    <0.001 |
|                   read_fifo.fifo_ram[0].RAM32M0                                                                      |    <0.001 |
|                   read_fifo.fifo_ram[1].RAM32M0                                                                      |    <0.001 |
|                 rank_mach0                                                                                           |    <0.001 |
|                   rank_cntrl[0].rank_cntrl0                                                                          |    <0.001 |
|                   rank_common0                                                                                       |    <0.001 |
|             u_axi_mc                                                                                                 |     0.006 |
|               USE_UPSIZER.upsizer_d2                                                                                 |     0.004 |
|                 USE_READ.read_addr_inst                                                                              |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                                               |    <0.001 |
|                     USE_FPGA_VALID_WRITE.new_write_inst                                                              |    <0.001 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                         |    <0.001 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                         |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                     |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                     |    <0.001 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                     |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_inst                                                            |    <0.001 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                              |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                              |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                              |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                              |    <0.001 |
|                   USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                  |    <0.001 |
|                 USE_READ.read_data_inst                                                                              |    <0.001 |
|                   USE_FPGA_CTRL.cmd_ready_inst                                                                       |    <0.001 |
|                   USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                                  |    <0.001 |
|                   USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                                               |    <0.001 |
|                   USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                        |    <0.001 |
|                     LUT_LEVEL[0].compare_inst                                                                        |     0.000 |
|                     LUT_LEVEL[1].compare_inst                                                                        |     0.000 |
|                     LUT_LEVEL[2].compare_inst                                                                        |    <0.001 |
|                     LUT_LEVEL[3].compare_inst                                                                        |     0.000 |
|                   USE_FPGA_LAST_WORD.last_beat_inst                                                                  |    <0.001 |
|                     LUT_LEVEL[0].compare_inst                                                                        |    <0.001 |
|                     LUT_LEVEL[1].compare_inst                                                                        |    <0.001 |
|                     LUT_LEVEL[2].compare_inst                                                                        |    <0.001 |
|                     LUT_LEVEL[3].compare_inst                                                                        |    <0.001 |
|                   USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                                            |    <0.001 |
|                   USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                                            |    <0.001 |
|                   USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                                            |    <0.001 |
|                   USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                                            |    <0.001 |
|                   USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                                            |    <0.001 |
|                   USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                                            |    <0.001 |
|                   USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                                            |    <0.001 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                        |    <0.001 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                        |    <0.001 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                        |    <0.001 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                        |    <0.001 |
|                   USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                        |    <0.001 |
|                     LUT_LEVEL[0].compare_inst                                                                        |    <0.001 |
|                     LUT_LEVEL[1].compare_inst                                                                        |    <0.001 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                                               |    <0.001 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                               |    <0.001 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                           |    <0.001 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                                         |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                                    |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                                              |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                                            |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                                               |    <0.001 |
|                     USE_FPGA_VALID_WRITE.new_write_inst                                                              |    <0.001 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                         |    <0.001 |
|                     USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                         |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                     |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                     |    <0.001 |
|                     USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                     |     0.000 |
|                     USE_FPGA_VALID_WRITE.valid_write_inst                                                            |    <0.001 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                              |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                              |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                              |     0.000 |
|                   USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                              |    <0.001 |
|                   USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                  |    <0.001 |
|                 USE_WRITE.write_data_inst                                                                            |    <0.001 |
|                   USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                        |    <0.001 |
|                     LUT_LEVEL[0].compare_inst                                                                        |    <0.001 |
|                     LUT_LEVEL[1].compare_inst                                                                        |     0.000 |
|                     LUT_LEVEL[2].compare_inst                                                                        |     0.000 |
|                     LUT_LEVEL[3].compare_inst                                                                        |     0.000 |
|                   USE_FPGA_LAST_WORD.last_beat_inst                                                                  |    <0.001 |
|                     LUT_LEVEL[0].compare_inst                                                                        |    <0.001 |
|                     LUT_LEVEL[1].compare_inst                                                                        |    <0.001 |
|                     LUT_LEVEL[2].compare_inst                                                                        |    <0.001 |
|                     LUT_LEVEL[3].compare_inst                                                                        |    <0.001 |
|                   USE_FPGA_LAST_WORD.last_word_inst                                                                  |    <0.001 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                        |    <0.001 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                        |    <0.001 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                        |    <0.001 |
|                   USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                        |    <0.001 |
|                   USE_FPGA_USE_WRAP.last_word_inst2                                                                  |     0.000 |
|                   USE_FPGA_USE_WRAP.last_word_inst3                                                                  |     0.000 |
|                   USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                                               |    <0.001 |
|                   USE_FPGA_WORD_COMPLETED.last_word_inst_2                                                           |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                        |    <0.001 |
|                     LUT_LEVEL[0].compare_inst                                                                        |    <0.001 |
|                     LUT_LEVEL[1].compare_inst                                                                        |    <0.001 |
|                   USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                                           |    <0.001 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                               |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                                          |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                           |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                                          |    <0.001 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                                         |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                                               |    <0.001 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                                               |     0.000 |
|                   USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                                              |     0.000 |
|                 mi_register_slice_inst                                                                               |    <0.001 |
|                   r_pipe                                                                                             |    <0.001 |
|                 si_register_slice_inst                                                                               |    <0.001 |
|                   ar_pipe                                                                                            |    <0.001 |
|                   aw_pipe                                                                                            |    <0.001 |
|               axi_mc_ar_channel_0                                                                                    |    <0.001 |
|                 ar_cmd_fsm_0                                                                                         |    <0.001 |
|                 axi_mc_cmd_translator_0                                                                              |    <0.001 |
|                   axi_mc_incr_cmd_0                                                                                  |    <0.001 |
|                   axi_mc_wrap_cmd_0                                                                                  |    <0.001 |
|               axi_mc_aw_channel_0                                                                                    |    <0.001 |
|                 aw_cmd_fsm_0                                                                                         |    <0.001 |
|                 axi_mc_cmd_translator_0                                                                              |    <0.001 |
|                   axi_mc_incr_cmd_0                                                                                  |    <0.001 |
|                   axi_mc_wrap_cmd_0                                                                                  |    <0.001 |
|               axi_mc_b_channel_0                                                                                     |    <0.001 |
|                 bid_fifo_0                                                                                           |    <0.001 |
|               axi_mc_cmd_arbiter_0                                                                                   |    <0.001 |
|               axi_mc_r_channel_0                                                                                     |    <0.001 |
|                 rd_data_fifo_0                                                                                       |    <0.001 |
|                 transaction_fifo_0                                                                                   |    <0.001 |
|               axi_mc_w_channel_0                                                                                     |    <0.001 |
|             u_ui_top                                                                                                 |     0.004 |
|               ui_cmd0                                                                                                |    <0.001 |
|               ui_rd_data0                                                                                            |     0.002 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                      |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                      |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                      |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                      |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                      |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                      |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                      |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                      |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                      |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                      |    <0.001 |
|                 not_strict_mode.status_ram.RAM32M0                                                                   |    <0.001 |
|               ui_wr_data0                                                                                            |     0.002 |
|                 pointer_ram.rams[0].RAM32M0                                                                          |    <0.001 |
|                 pointer_ram.rams[1].RAM32M0                                                                          |    <0.001 |
|                 write_buffer.wr_buffer_ram[0].RAM32M0                                                                |    <0.001 |
|                 write_buffer.wr_buffer_ram[10].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[11].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[12].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[13].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[14].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[15].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[16].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[17].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[18].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[19].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[1].RAM32M0                                                                |    <0.001 |
|                 write_buffer.wr_buffer_ram[20].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[21].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[22].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[23].RAM32M0                                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[2].RAM32M0                                                                |    <0.001 |
|                 write_buffer.wr_buffer_ram[3].RAM32M0                                                                |    <0.001 |
|                 write_buffer.wr_buffer_ram[4].RAM32M0                                                                |    <0.001 |
|                 write_buffer.wr_buffer_ram[5].RAM32M0                                                                |    <0.001 |
|                 write_buffer.wr_buffer_ram[6].RAM32M0                                                                |    <0.001 |
|                 write_buffer.wr_buffer_ram[7].RAM32M0                                                                |    <0.001 |
|                 write_buffer.wr_buffer_ram[8].RAM32M0                                                                |    <0.001 |
|                 write_buffer.wr_buffer_ram[9].RAM32M0                                                                |    <0.001 |
|       proc_sys_reset_0                                                                                               |    <0.001 |
|         U0                                                                                                           |    <0.001 |
|           EXT_LPF                                                                                                    |    <0.001 |
|             ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                               |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                |    <0.001 |
|           SEQ                                                                                                        |    <0.001 |
|             SEQ_COUNTER                                                                                              |    <0.001 |
|       rgb2vga_0                                                                                                      |    <0.001 |
|         U0                                                                                                           |    <0.001 |
|       smartconnect_0                                                                                                 |     0.026 |
|         inst                                                                                                         |     0.026 |
|           clk_map                                                                                                    |    <0.001 |
|             psr0                                                                                                     |    <0.001 |
|               U0                                                                                                     |    <0.001 |
|                 EXT_LPF                                                                                              |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                                          |    <0.001 |
|                 SEQ                                                                                                  |    <0.001 |
|                   SEQ_COUNTER                                                                                        |    <0.001 |
|             psr_aclk                                                                                                 |    <0.001 |
|               U0                                                                                                     |    <0.001 |
|                 EXT_LPF                                                                                              |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                                          |    <0.001 |
|                   ACTIVE_LOW_EXT.ACT_LO_EXT                                                                          |    <0.001 |
|                 SEQ                                                                                                  |    <0.001 |
|                   SEQ_COUNTER                                                                                        |    <0.001 |
|             psr_aclk1                                                                                                |    <0.001 |
|               U0                                                                                                     |    <0.001 |
|                 EXT_LPF                                                                                              |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                                          |    <0.001 |
|                   ACTIVE_LOW_EXT.ACT_LO_EXT                                                                          |    <0.001 |
|                 SEQ                                                                                                  |    <0.001 |
|                   SEQ_COUNTER                                                                                        |    <0.001 |
|           m00_exit_pipeline                                                                                          |     0.002 |
|             m00_exit                                                                                                 |     0.002 |
|               inst                                                                                                   |     0.002 |
|                 ar_reg                                                                                               |    <0.001 |
|                 aw_reg                                                                                               |    <0.001 |
|                 b_reg                                                                                                |    <0.001 |
|                 exit_inst                                                                                            |    <0.001 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                                          |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[12].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[14].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[16].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                              |    <0.001 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                              |    <0.001 |
|                 r_reg                                                                                                |    <0.001 |
|                 w_reg                                                                                                |    <0.001 |
|           m00_nodes                                                                                                  |     0.006 |
|             m00_ar_node                                                                                              |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 inst_mi_handler                                                                                      |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                             |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                  |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                               |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   inst_ingress                                                                                       |    <0.001 |
|                     inst_pipeline_valid                                                                              |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                             |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                            |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter                            |    <0.001 |
|             m00_aw_node                                                                                              |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 inst_mi_handler                                                                                      |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                             |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                  |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                               |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   inst_ingress                                                                                       |    <0.001 |
|                     inst_pipeline_valid                                                                              |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   gen_m_axis_arb_fifo.inst_axis_arb_fifo                                                             |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                              |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                             |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                            |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter                            |    <0.001 |
|             m00_b_node                                                                                               |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 inst_mi_handler                                                                                      |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                         |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                                     |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   inst_arb_stall_late                                                                                |    <0.001 |
|             m00_r_node                                                                                               |     0.002 |
|               inst                                                                                                   |     0.002 |
|                 inst_mi_handler                                                                                      |     0.002 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                         |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                  |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_85                                                |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                                     |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   inst_arb_stall_late                                                                                |    <0.001 |
|             m00_w_node                                                                                               |     0.002 |
|               inst                                                                                                   |     0.002 |
|                 inst_mi_handler                                                                                      |     0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                             |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                                |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   inst_ingress                                                                                       |    <0.001 |
|                     inst_pipeline_valid                                                                              |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late                          |    <0.001 |
|                   gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                                     |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo                                     |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|           s00_entry_pipeline                                                                                         |     0.002 |
|             s00_mmu                                                                                                  |     0.002 |
|               inst                                                                                                   |     0.002 |
|                 ar_reg_stall                                                                                         |    <0.001 |
|                 ar_sreg                                                                                              |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                                       |    <0.001 |
|                 r_sreg                                                                                               |    <0.001 |
|             s00_si_converter                                                                                         |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|           s00_nodes                                                                                                  |     0.002 |
|             s00_ar_node                                                                                              |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 inst_mi_handler                                                                                      |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                         |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                  |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                               |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                                     |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   inst_arb_stall_late                                                                                |    <0.001 |
|             s00_r_node                                                                                               |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 inst_mi_handler                                                                                      |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                             |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                                |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   inst_ingress                                                                                       |    <0.001 |
|                     inst_pipeline_valid                                                                              |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   inst_arb_stall_late                                                                                |    <0.001 |
|           s01_entry_pipeline                                                                                         |     0.002 |
|             s01_mmu                                                                                                  |     0.002 |
|               inst                                                                                                   |     0.002 |
|                 aw_reg_stall                                                                                         |    <0.001 |
|                 aw_sreg                                                                                              |    <0.001 |
|                 b_sreg                                                                                               |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                                       |    <0.001 |
|                 w_sreg                                                                                               |    <0.001 |
|             s01_si_converter                                                                                         |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 splitter_inst                                                                                        |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo                  |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                              |    <0.001 |
|           s01_nodes                                                                                                  |     0.002 |
|             s01_aw_node                                                                                              |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 inst_mi_handler                                                                                      |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                         |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                  |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                               |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                                     |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   inst_arb_stall_late                                                                                |    <0.001 |
|             s01_b_node                                                                                               |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 inst_mi_handler                                                                                      |    <0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                             |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   inst_ingress                                                                                       |    <0.001 |
|                     inst_pipeline_valid                                                                              |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   inst_arb_stall_late                                                                                |    <0.001 |
|             s01_w_node                                                                                               |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 inst_mi_handler                                                                                      |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                         |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                                                |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                                     |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   inst_arb_stall_late                                                                                |    <0.001 |
|           s02_entry_pipeline                                                                                         |     0.004 |
|             s02_mmu                                                                                                  |     0.002 |
|               inst                                                                                                   |     0.002 |
|                 ar_reg_stall                                                                                         |    <0.001 |
|                 ar_sreg                                                                                              |    <0.001 |
|                 aw_reg_stall                                                                                         |    <0.001 |
|                 aw_sreg                                                                                              |    <0.001 |
|                 b_sreg                                                                                               |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                                       |    <0.001 |
|                 r_sreg                                                                                               |    <0.001 |
|                 w_sreg                                                                                               |    <0.001 |
|             s02_si_converter                                                                                         |     0.002 |
|               inst                                                                                                   |     0.002 |
|                 converter.wrap_narrow_inst                                                                           |     0.002 |
|                   ar_reg_slice                                                                                       |    <0.001 |
|                   aw_reg_slice                                                                                       |    <0.001 |
|                   gen_thread_loop[0].r_cmd_fifo                                                                      |    <0.001 |
|                     gen_srls[16].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[17].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[18].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[19].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[20].srl_nx1                                                                             |    <0.001 |
|                   gen_thread_loop[0].r_payld_fifo                                                                    |    <0.001 |
|                     cmd_fifo                                                                                         |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[12].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[14].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[16].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[17].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[18].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[19].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[20].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[21].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[22].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[23].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[24].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[25].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[26].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[27].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[28].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[29].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[30].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[31].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[32].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[33].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[34].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[35].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[39].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                              |    <0.001 |
|                   w_cmd_fifo                                                                                         |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[14].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[15].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                              |    <0.001 |
|                   w_payld_fifo                                                                                       |    <0.001 |
|                     cmd_fifo                                                                                         |    <0.001 |
|                     gen_srls[100].srl_nx1                                                                            |    <0.001 |
|                     gen_srls[101].srl_nx1                                                                            |    <0.001 |
|                     gen_srls[102].srl_nx1                                                                            |    <0.001 |
|                     gen_srls[103].srl_nx1                                                                            |    <0.001 |
|                     gen_srls[68].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[69].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[70].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[71].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[72].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[73].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[74].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[75].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[76].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[77].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[78].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[79].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[80].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[81].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[82].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[83].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[84].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[85].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[86].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[87].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[88].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[89].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[90].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[91].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[92].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[93].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[94].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[95].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[96].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[97].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[98].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[99].srl_nx1                                                                             |    <0.001 |
|                 splitter_inst                                                                                        |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo                  |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[13].srl_nx1                                                                             |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[4].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[5].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[6].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[7].srl_nx1                                                                              |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                              |    <0.001 |
|           s02_nodes                                                                                                  |     0.005 |
|             s02_ar_node                                                                                              |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 inst_mi_handler                                                                                      |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                         |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_async_clocks.inst_cdc_addra_to_rd_clk                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_async_clocks.inst_cdc_addra_to_rd_clk                                                      |    <0.001 |
|                       gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                  |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                               |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                                     |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   inst_arb_stall_late                                                                                |    <0.001 |
|             s02_aw_node                                                                                              |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 inst_mi_handler                                                                                      |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                         |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_async_clocks.inst_cdc_addra_to_rd_clk                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_async_clocks.inst_cdc_addra_to_rd_clk                                                      |    <0.001 |
|                       gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                  |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                              |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                               |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                                     |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   inst_arb_stall_late                                                                                |    <0.001 |
|             s02_b_node                                                                                               |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 inst_mi_handler                                                                                      |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                                 |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_async_clocks.inst_cdc_addra_to_rd_clk                                                      |    <0.001 |
|                       gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   inst_ingress                                                                                       |    <0.001 |
|                     inst_incoming_count                                                                              |    <0.001 |
|                     inst_pipeline_valid                                                                              |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   inst_arb_stall_late                                                                                |    <0.001 |
|             s02_r_node                                                                                               |     0.001 |
|               inst                                                                                                   |     0.001 |
|                 inst_mi_handler                                                                                      |     0.001 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                                                       |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                                 |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |     0.001 |
|                       gen_async_clocks.inst_cdc_addra_to_rd_clk                                                      |    <0.001 |
|                       gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   inst_ingress                                                                                       |    <0.001 |
|                     inst_incoming_count                                                                              |    <0.001 |
|                     inst_pipeline_valid                                                                              |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   inst_arb_stall_late                                                                                |    <0.001 |
|             s02_w_node                                                                                               |     0.001 |
|               inst                                                                                                   |     0.001 |
|                 inst_mi_handler                                                                                      |     0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                                 |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                                         |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_async_clocks.inst_cdc_addra_to_rd_clk                                                      |    <0.001 |
|                       gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.gen_upsizer.inst_upsizer                                                           |    <0.001 |
|                     inst_upsizer_target_pipeline                                                                     |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                               |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                                    |    <0.001 |
|                       gen_async_clocks.inst_cdc_addra_to_rd_clk                                                      |    <0.001 |
|                       gen_async_clocks.inst_cdc_addrb_to_wr_clk                                                      |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                                 |    <0.001 |
|                         xpm_memory_base_inst                                                                         |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                                                |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                                        |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                                     |    <0.001 |
|                 inst_si_handler                                                                                      |    <0.001 |
|                   inst_arb_stall_late                                                                                |    <0.001 |
|           switchboards                                                                                               |     0.001 |
|             ar_switchboard                                                                                           |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 gen_mi[0].inst_mux_payld                                                                             |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                                           |    <0.001 |
|             aw_switchboard                                                                                           |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                                           |    <0.001 |
|             b_switchboard                                                                                            |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 gen_mi[1].inst_opipe_payld                                                                           |    <0.001 |
|                 gen_mi[2].inst_opipe_payld                                                                           |    <0.001 |
|             r_switchboard                                                                                            |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                                           |    <0.001 |
|                 gen_mi[2].inst_opipe_payld                                                                           |    <0.001 |
|             w_switchboard                                                                                            |    <0.001 |
|               inst                                                                                                   |    <0.001 |
|                 gen_mi[0].inst_mux_payld                                                                             |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                                           |    <0.001 |
|       v_axi4s_vid_out_0                                                                                              |     0.002 |
|         inst                                                                                                         |     0.002 |
|           COUPLER_INST                                                                                               |     0.002 |
|             generate_async_fifo.FIFO_INST                                                                            |     0.002 |
|               XPM_FIFO_ASYNC_INST                                                                                    |     0.002 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                                 |     0.002 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                                      |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                                          |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                                          |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                                                       |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                                   |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                                      |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                                                |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                                    |    <0.001 |
|                   rdp_inst                                                                                           |    <0.001 |
|                   rdpp1_inst                                                                                         |    <0.001 |
|                   rst_d1_inst                                                                                        |    <0.001 |
|                   wrp_inst                                                                                           |    <0.001 |
|                   wrpp1_inst                                                                                         |    <0.001 |
|                   wrpp2_inst                                                                                         |    <0.001 |
|                   xpm_fifo_rst_inst                                                                                  |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                                          |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                                          |    <0.001 |
|           FORMATTER_INST                                                                                             |    <0.001 |
|           SYNC_INST                                                                                                  |    <0.001 |
|       v_tc_0                                                                                                         |    <0.001 |
|         U0                                                                                                           |    <0.001 |
|           U_TC_TOP                                                                                                   |    <0.001 |
|             GEN_GENERATOR.U_TC_GEN                                                                                   |    <0.001 |
|           U_VIDEO_CTRL                                                                                               |     0.000 |
|       v_vid_in_axi4s_0                                                                                               |     0.003 |
|         inst                                                                                                         |     0.003 |
|           COUPLER_INST                                                                                               |     0.003 |
|             generate_async_fifo.FIFO_INST                                                                            |     0.003 |
|               XPM_FIFO_ASYNC_INST                                                                                    |     0.003 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                                                 |     0.003 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                                                      |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg                                                                          |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg                                                                          |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                                                      |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                                    |    <0.001 |
|                   rdp_inst                                                                                           |    <0.001 |
|                   rdpp1_inst                                                                                         |    <0.001 |
|                   rst_d1_inst                                                                                        |    <0.001 |
|                   wrp_inst                                                                                           |    <0.001 |
|                   wrpp1_inst                                                                                         |    <0.001 |
|                   wrpp2_inst                                                                                         |    <0.001 |
|                   xpm_fifo_rst_inst                                                                                  |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst                                                                          |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst                                                                          |    <0.001 |
|           FORMATTER_INST                                                                                             |    <0.001 |
|       xlconstant_0                                                                                                   |     0.000 |
|       xlconstant_2                                                                                                   |     0.000 |
|     xlconcat_0                                                                                                       |     0.000 |
|     xlconcat_1                                                                                                       |     0.000 |
|   qspi_flash_io0_iobuf                                                                                               |    <0.001 |
|   qspi_flash_io1_iobuf                                                                                               |    <0.001 |
|   qspi_flash_io2_iobuf                                                                                               |    <0.001 |
|   qspi_flash_io3_iobuf                                                                                               |    <0.001 |
|   qspi_flash_ss_iobuf                                                                                                |    <0.001 |
+----------------------------------------------------------------------------------------------------------------------+-----------+


