-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_safe_softmax_Pipeline_exp_and_bucket is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    exp_x_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    exp_x_7_ce0 : OUT STD_LOGIC;
    exp_x_7_we0 : OUT STD_LOGIC;
    exp_x_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    exp_x_6_ce0 : OUT STD_LOGIC;
    exp_x_6_we0 : OUT STD_LOGIC;
    exp_x_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    exp_x_5_ce0 : OUT STD_LOGIC;
    exp_x_5_we0 : OUT STD_LOGIC;
    exp_x_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    exp_x_4_ce0 : OUT STD_LOGIC;
    exp_x_4_we0 : OUT STD_LOGIC;
    exp_x_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    exp_x_3_ce0 : OUT STD_LOGIC;
    exp_x_3_we0 : OUT STD_LOGIC;
    exp_x_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    exp_x_2_ce0 : OUT STD_LOGIC;
    exp_x_2_we0 : OUT STD_LOGIC;
    exp_x_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    exp_x_1_ce0 : OUT STD_LOGIC;
    exp_x_1_we0 : OUT STD_LOGIC;
    exp_x_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    exp_x_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    exp_x_ce0 : OUT STD_LOGIC;
    exp_x_we0 : OUT STD_LOGIC;
    exp_x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_0_ce1 : OUT STD_LOGIC;
    x_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    max_val_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_1_ce1 : OUT STD_LOGIC;
    x_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_2_ce1 : OUT STD_LOGIC;
    x_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_3_ce1 : OUT STD_LOGIC;
    x_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    partial_31_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_31_out_ap_vld : OUT STD_LOGIC;
    partial_30_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_30_out_ap_vld : OUT STD_LOGIC;
    partial_29_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_29_out_ap_vld : OUT STD_LOGIC;
    partial_28_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_28_out_ap_vld : OUT STD_LOGIC;
    partial_27_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_27_out_ap_vld : OUT STD_LOGIC;
    partial_26_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_26_out_ap_vld : OUT STD_LOGIC;
    partial_25_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_25_out_ap_vld : OUT STD_LOGIC;
    partial_24_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_24_out_ap_vld : OUT STD_LOGIC;
    partial_23_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_23_out_ap_vld : OUT STD_LOGIC;
    partial_22_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_22_out_ap_vld : OUT STD_LOGIC;
    partial_21_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_21_out_ap_vld : OUT STD_LOGIC;
    partial_20_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_20_out_ap_vld : OUT STD_LOGIC;
    partial_19_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_19_out_ap_vld : OUT STD_LOGIC;
    partial_18_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_18_out_ap_vld : OUT STD_LOGIC;
    partial_17_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_17_out_ap_vld : OUT STD_LOGIC;
    partial_16_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_16_out_ap_vld : OUT STD_LOGIC;
    partial_15_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_15_out_ap_vld : OUT STD_LOGIC;
    partial_14_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_14_out_ap_vld : OUT STD_LOGIC;
    partial_13_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_13_out_ap_vld : OUT STD_LOGIC;
    partial_12_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_12_out_ap_vld : OUT STD_LOGIC;
    partial_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_11_out_ap_vld : OUT STD_LOGIC;
    partial_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_10_out_ap_vld : OUT STD_LOGIC;
    partial_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_9_out_ap_vld : OUT STD_LOGIC;
    partial_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_8_out_ap_vld : OUT STD_LOGIC;
    partial_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_7_out_ap_vld : OUT STD_LOGIC;
    partial_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_6_out_ap_vld : OUT STD_LOGIC;
    partial_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_5_out_ap_vld : OUT STD_LOGIC;
    partial_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_4_out_ap_vld : OUT STD_LOGIC;
    partial_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_3_out_ap_vld : OUT STD_LOGIC;
    partial_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_2_out_ap_vld : OUT STD_LOGIC;
    partial_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_1_out_ap_vld : OUT STD_LOGIC;
    partial_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_out_ap_vld : OUT STD_LOGIC;
    grp_fu_302_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_302_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_302_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_302_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_302_p_ce : OUT STD_LOGIC;
    grp_fu_757_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_757_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_757_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_757_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_757_p_ce : OUT STD_LOGIC;
    grp_fu_761_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_761_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_761_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_761_p_ce : OUT STD_LOGIC;
    grp_fu_765_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_765_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_765_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_765_p_ce : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator_float_safe_softmax_Pipeline_exp_and_bucket is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv16_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state12_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state15_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state18_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal tmp_5_reg_2274 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_reg_2268 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_reg_2268_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal i_reg_2268_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal i_reg_2268_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_996_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2274_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2274_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2274_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2274_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state11_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state17_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal x_1_load_2_reg_2343 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_2_reg_2348 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_2_reg_2353 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_reg_2358 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_1_reg_2363 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_786_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_reg_2368 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_791_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_3_reg_2373 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_796_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_4_reg_2378 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_5_reg_2383 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal x_assign_6_reg_2388 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_7_reg_2393 : STD_LOGIC_VECTOR (31 downto 0);
    signal ex_reg_2398 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln284_fu_1056_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln284_reg_2403 : STD_LOGIC_VECTOR (63 downto 0);
    signal ex_1_reg_2412 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_817_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ex_2_reg_2417 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln290_fu_1063_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln290_reg_2422 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln290_reg_2422_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal ex_3_reg_2434 : STD_LOGIC_VECTOR (31 downto 0);
    signal ex_4_reg_2439 : STD_LOGIC_VECTOR (31 downto 0);
    signal ex_5_reg_2444 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1078_p27 : STD_LOGIC_VECTOR (31 downto 0);
    signal ex_6_reg_2454 : STD_LOGIC_VECTOR (31 downto 0);
    signal ex_7_reg_2459 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln290_fu_1146_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln290_reg_2464 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_8_fu_1151_p28 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln290_1_fu_1222_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln290_1_reg_2473 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_fu_1227_p29 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln290_2_fu_1300_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln290_2_reg_2482 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_1305_p30 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln290_3_fu_1380_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln290_3_reg_2491 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_fu_1385_p31 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln290_4_fu_1462_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln290_4_reg_2500 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1467_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln290_5_fu_1546_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln290_5_reg_2509 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_fu_1551_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln290_6_fu_1632_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln290_6_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_fu_1637_p34 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln282_fu_1014_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln282_1_fu_1028_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal idx_fu_210 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln273_fu_1036_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (15 downto 0);
    signal partial_fu_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_801_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_1_fu_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_1_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_2_fu_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_2_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_3_fu_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_3_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_4_fu_230 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_4_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_5_fu_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_5_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_6_fu_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_6_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_7_fu_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_7_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_8_fu_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_8_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_9_fu_250 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_9_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_10_fu_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_10_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_11_fu_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_11_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_12_fu_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_12_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_13_fu_266 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_13_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_14_fu_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_14_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_15_fu_274 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_15_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_16_fu_278 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_16_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_17_fu_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_17_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_18_fu_286 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_18_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_19_fu_290 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_19_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_20_fu_294 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_20_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_21_fu_298 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_21_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_22_fu_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_22_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_23_fu_306 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_23_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_24_fu_310 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_24_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_25_fu_314 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_25_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_26_fu_318 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_26_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_27_fu_322 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_27_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_28_fu_326 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_28_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_29_fu_330 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_29_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_30_fu_334 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_30_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_31_fu_338 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_partial_31_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_776_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_776_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_781_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_781_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_786_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_786_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_791_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_791_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_796_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_796_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_805_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_811_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_817_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln1_fu_1004_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln282_fu_1022_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln2_fu_1047_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_fu_1151_p27 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_fu_1227_p28 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_1305_p29 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_fu_1385_p30 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1467_p31 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_fu_1551_p32 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_fu_1637_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_776_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal grp_fu_781_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_786_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_791_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_796_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter5_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0_1to6 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1513 : BOOLEAN;
    signal ap_condition_1517 : BOOLEAN;
    signal ap_condition_1521 : BOOLEAN;
    signal ap_condition_1525 : BOOLEAN;
    signal ap_condition_1529 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_255_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_265_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_275_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_285_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_295_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_305_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_315_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_325_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    faddfsub_32ns_32ns_32_4_full_dsp_1_U162 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_786_p0,
        din1 => grp_fu_786_p1,
        opcode => grp_fu_786_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_786_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U163 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_791_p0,
        din1 => grp_fu_791_p1,
        opcode => grp_fu_791_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_791_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U164 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_796_p0,
        din1 => grp_fu_796_p1,
        opcode => grp_fu_796_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_796_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U165 : component activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_fu_1078_p27,
        din1 => ex_reg_2398,
        ce => ap_const_logic_1,
        dout => grp_fu_801_p2);

    fexp_32ns_32ns_32_8_full_dsp_1_U168 : component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => grp_fu_817_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_817_p2);

    mux_255_32_1_1_U169 : component activation_accelerator_mux_255_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_partial_load_1,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => ap_const_lv32_0,
        din7 => ap_const_lv32_0,
        din8 => ap_sig_allocacmp_partial_8_load_1,
        din9 => ap_const_lv32_0,
        din10 => ap_const_lv32_0,
        din11 => ap_const_lv32_0,
        din12 => ap_const_lv32_0,
        din13 => ap_const_lv32_0,
        din14 => ap_const_lv32_0,
        din15 => ap_const_lv32_0,
        din16 => ap_sig_allocacmp_partial_16_load_1,
        din17 => ap_const_lv32_0,
        din18 => ap_const_lv32_0,
        din19 => ap_const_lv32_0,
        din20 => ap_const_lv32_0,
        din21 => ap_const_lv32_0,
        din22 => ap_const_lv32_0,
        din23 => ap_const_lv32_0,
        din24 => ap_sig_allocacmp_partial_24_load_1,
        din25 => trunc_ln290_reg_2422,
        dout => tmp_fu_1078_p27);

    mux_265_32_1_1_U170 : component activation_accelerator_mux_265_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_sig_allocacmp_partial_1_load_1,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => ap_const_lv32_0,
        din7 => ap_const_lv32_0,
        din8 => ap_const_lv32_0,
        din9 => ap_sig_allocacmp_partial_9_load_1,
        din10 => ap_const_lv32_0,
        din11 => ap_const_lv32_0,
        din12 => ap_const_lv32_0,
        din13 => ap_const_lv32_0,
        din14 => ap_const_lv32_0,
        din15 => ap_const_lv32_0,
        din16 => ap_const_lv32_0,
        din17 => ap_sig_allocacmp_partial_17_load_1,
        din18 => ap_const_lv32_0,
        din19 => ap_const_lv32_0,
        din20 => ap_const_lv32_0,
        din21 => ap_const_lv32_0,
        din22 => ap_const_lv32_0,
        din23 => ap_const_lv32_0,
        din24 => ap_const_lv32_0,
        din25 => ap_sig_allocacmp_partial_25_load_1,
        din26 => tmp_8_fu_1151_p27,
        dout => tmp_8_fu_1151_p28);

    mux_275_32_1_1_U171 : component activation_accelerator_mux_275_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_sig_allocacmp_partial_2_load_1,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => ap_const_lv32_0,
        din7 => ap_const_lv32_0,
        din8 => ap_const_lv32_0,
        din9 => ap_const_lv32_0,
        din10 => ap_sig_allocacmp_partial_10_load_1,
        din11 => ap_const_lv32_0,
        din12 => ap_const_lv32_0,
        din13 => ap_const_lv32_0,
        din14 => ap_const_lv32_0,
        din15 => ap_const_lv32_0,
        din16 => ap_const_lv32_0,
        din17 => ap_const_lv32_0,
        din18 => ap_sig_allocacmp_partial_18_load_1,
        din19 => ap_const_lv32_0,
        din20 => ap_const_lv32_0,
        din21 => ap_const_lv32_0,
        din22 => ap_const_lv32_0,
        din23 => ap_const_lv32_0,
        din24 => ap_const_lv32_0,
        din25 => ap_const_lv32_0,
        din26 => ap_sig_allocacmp_partial_26_load_1,
        din27 => tmp_9_fu_1227_p28,
        dout => tmp_9_fu_1227_p29);

    mux_285_32_1_1_U172 : component activation_accelerator_mux_285_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_sig_allocacmp_partial_3_load_1,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => ap_const_lv32_0,
        din7 => ap_const_lv32_0,
        din8 => ap_const_lv32_0,
        din9 => ap_const_lv32_0,
        din10 => ap_const_lv32_0,
        din11 => ap_sig_allocacmp_partial_11_load_1,
        din12 => ap_const_lv32_0,
        din13 => ap_const_lv32_0,
        din14 => ap_const_lv32_0,
        din15 => ap_const_lv32_0,
        din16 => ap_const_lv32_0,
        din17 => ap_const_lv32_0,
        din18 => ap_const_lv32_0,
        din19 => ap_sig_allocacmp_partial_19_load_1,
        din20 => ap_const_lv32_0,
        din21 => ap_const_lv32_0,
        din22 => ap_const_lv32_0,
        din23 => ap_const_lv32_0,
        din24 => ap_const_lv32_0,
        din25 => ap_const_lv32_0,
        din26 => ap_const_lv32_0,
        din27 => ap_sig_allocacmp_partial_27_load_1,
        din28 => tmp_s_fu_1305_p29,
        dout => tmp_s_fu_1305_p30);

    mux_295_32_1_1_U173 : component activation_accelerator_mux_295_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_sig_allocacmp_partial_4_load_1,
        din5 => ap_const_lv32_0,
        din6 => ap_const_lv32_0,
        din7 => ap_const_lv32_0,
        din8 => ap_const_lv32_0,
        din9 => ap_const_lv32_0,
        din10 => ap_const_lv32_0,
        din11 => ap_const_lv32_0,
        din12 => ap_sig_allocacmp_partial_12_load_1,
        din13 => ap_const_lv32_0,
        din14 => ap_const_lv32_0,
        din15 => ap_const_lv32_0,
        din16 => ap_const_lv32_0,
        din17 => ap_const_lv32_0,
        din18 => ap_const_lv32_0,
        din19 => ap_const_lv32_0,
        din20 => ap_sig_allocacmp_partial_20_load_1,
        din21 => ap_const_lv32_0,
        din22 => ap_const_lv32_0,
        din23 => ap_const_lv32_0,
        din24 => ap_const_lv32_0,
        din25 => ap_const_lv32_0,
        din26 => ap_const_lv32_0,
        din27 => ap_const_lv32_0,
        din28 => ap_sig_allocacmp_partial_28_load_1,
        din29 => tmp_1_fu_1385_p30,
        dout => tmp_1_fu_1385_p31);

    mux_305_32_1_1_U174 : component activation_accelerator_mux_305_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_sig_allocacmp_partial_5_load_1,
        din6 => ap_const_lv32_0,
        din7 => ap_const_lv32_0,
        din8 => ap_const_lv32_0,
        din9 => ap_const_lv32_0,
        din10 => ap_const_lv32_0,
        din11 => ap_const_lv32_0,
        din12 => ap_const_lv32_0,
        din13 => ap_sig_allocacmp_partial_13_load_1,
        din14 => ap_const_lv32_0,
        din15 => ap_const_lv32_0,
        din16 => ap_const_lv32_0,
        din17 => ap_const_lv32_0,
        din18 => ap_const_lv32_0,
        din19 => ap_const_lv32_0,
        din20 => ap_const_lv32_0,
        din21 => ap_sig_allocacmp_partial_21_load_1,
        din22 => ap_const_lv32_0,
        din23 => ap_const_lv32_0,
        din24 => ap_const_lv32_0,
        din25 => ap_const_lv32_0,
        din26 => ap_const_lv32_0,
        din27 => ap_const_lv32_0,
        din28 => ap_const_lv32_0,
        din29 => ap_sig_allocacmp_partial_29_load_1,
        din30 => tmp_2_fu_1467_p31,
        dout => tmp_2_fu_1467_p32);

    mux_315_32_1_1_U175 : component activation_accelerator_mux_315_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => ap_sig_allocacmp_partial_6_load_1,
        din7 => ap_const_lv32_0,
        din8 => ap_const_lv32_0,
        din9 => ap_const_lv32_0,
        din10 => ap_const_lv32_0,
        din11 => ap_const_lv32_0,
        din12 => ap_const_lv32_0,
        din13 => ap_const_lv32_0,
        din14 => ap_sig_allocacmp_partial_14_load_1,
        din15 => ap_const_lv32_0,
        din16 => ap_const_lv32_0,
        din17 => ap_const_lv32_0,
        din18 => ap_const_lv32_0,
        din19 => ap_const_lv32_0,
        din20 => ap_const_lv32_0,
        din21 => ap_const_lv32_0,
        din22 => ap_sig_allocacmp_partial_22_load_1,
        din23 => ap_const_lv32_0,
        din24 => ap_const_lv32_0,
        din25 => ap_const_lv32_0,
        din26 => ap_const_lv32_0,
        din27 => ap_const_lv32_0,
        din28 => ap_const_lv32_0,
        din29 => ap_const_lv32_0,
        din30 => ap_sig_allocacmp_partial_30_load_1,
        din31 => tmp_3_fu_1551_p32,
        dout => tmp_3_fu_1551_p33);

    mux_325_32_1_1_U176 : component activation_accelerator_mux_325_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => ap_const_lv32_0,
        din7 => ap_sig_allocacmp_partial_7_load_1,
        din8 => ap_const_lv32_0,
        din9 => ap_const_lv32_0,
        din10 => ap_const_lv32_0,
        din11 => ap_const_lv32_0,
        din12 => ap_const_lv32_0,
        din13 => ap_const_lv32_0,
        din14 => ap_const_lv32_0,
        din15 => ap_sig_allocacmp_partial_15_load_1,
        din16 => ap_const_lv32_0,
        din17 => ap_const_lv32_0,
        din18 => ap_const_lv32_0,
        din19 => ap_const_lv32_0,
        din20 => ap_const_lv32_0,
        din21 => ap_const_lv32_0,
        din22 => ap_const_lv32_0,
        din23 => ap_sig_allocacmp_partial_23_load_1,
        din24 => ap_const_lv32_0,
        din25 => ap_const_lv32_0,
        din26 => ap_const_lv32_0,
        din27 => ap_const_lv32_0,
        din28 => ap_const_lv32_0,
        din29 => ap_const_lv32_0,
        din30 => ap_const_lv32_0,
        din31 => ap_sig_allocacmp_partial_31_load_1,
        din32 => tmp_4_fu_1637_p33,
        dout => tmp_4_fu_1637_p34);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    idx_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((tmp_5_fu_996_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_210 <= add_ln273_fu_1036_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_210 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    partial_10_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                partial_10_fu_254 <= ap_const_lv32_0;
            elsif (((or_ln290_1_reg_2473 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                partial_10_fu_254 <= grp_fu_796_p2;
            end if; 
        end if;
    end process;

    partial_11_fu_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_11_fu_258 <= ap_const_lv32_0;
                elsif (((or_ln290_2_reg_2482 = ap_const_lv5_B) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_11_fu_258 <= grp_fu_302_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    partial_12_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_12_fu_262 <= ap_const_lv32_0;
                elsif (((or_ln290_3_reg_2491 = ap_const_lv5_C) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_12_fu_262 <= grp_fu_757_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    partial_13_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_13_fu_266 <= ap_const_lv32_0;
                elsif (((or_ln290_4_reg_2500 = ap_const_lv5_D) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_13_fu_266 <= grp_fu_786_p2;
                end if;
            end if; 
        end if;
    end process;

    partial_14_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_14_fu_270 <= ap_const_lv32_0;
                elsif (((or_ln290_5_reg_2509 = ap_const_lv5_E) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_14_fu_270 <= grp_fu_791_p2;
                end if;
            end if; 
        end if;
    end process;

    partial_15_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_15_fu_274 <= ap_const_lv32_0;
                elsif (((or_ln290_6_reg_2518 = ap_const_lv5_F) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_15_fu_274 <= grp_fu_796_p2;
                end if;
            end if; 
        end if;
    end process;

    partial_16_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                partial_16_fu_278 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln290_reg_2422_pp0_iter5_reg = ap_const_lv5_10) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                partial_16_fu_278 <= grp_fu_801_p2;
            end if; 
        end if;
    end process;

    partial_17_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                partial_17_fu_282 <= ap_const_lv32_0;
            elsif (((or_ln290_reg_2464 = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                partial_17_fu_282 <= grp_fu_791_p2;
            end if; 
        end if;
    end process;

    partial_18_fu_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                partial_18_fu_286 <= ap_const_lv32_0;
            elsif (((or_ln290_1_reg_2473 = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                partial_18_fu_286 <= grp_fu_796_p2;
            end if; 
        end if;
    end process;

    partial_19_fu_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_19_fu_290 <= ap_const_lv32_0;
                elsif (((or_ln290_2_reg_2482 = ap_const_lv5_13) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_19_fu_290 <= grp_fu_302_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    partial_1_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                partial_1_fu_218 <= ap_const_lv32_0;
            elsif (((or_ln290_reg_2464 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                partial_1_fu_218 <= grp_fu_791_p2;
            end if; 
        end if;
    end process;

    partial_20_fu_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_20_fu_294 <= ap_const_lv32_0;
                elsif (((or_ln290_3_reg_2491 = ap_const_lv5_14) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_20_fu_294 <= grp_fu_757_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    partial_21_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_21_fu_298 <= ap_const_lv32_0;
                elsif (((or_ln290_4_reg_2500 = ap_const_lv5_15) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_21_fu_298 <= grp_fu_786_p2;
                end if;
            end if; 
        end if;
    end process;

    partial_22_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_22_fu_302 <= ap_const_lv32_0;
                elsif (((or_ln290_5_reg_2509 = ap_const_lv5_16) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_22_fu_302 <= grp_fu_791_p2;
                end if;
            end if; 
        end if;
    end process;

    partial_23_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_23_fu_306 <= ap_const_lv32_0;
                elsif (((or_ln290_6_reg_2518 = ap_const_lv5_17) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_23_fu_306 <= grp_fu_796_p2;
                end if;
            end if; 
        end if;
    end process;

    partial_24_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                partial_24_fu_310 <= ap_const_lv32_0;
            elsif ((not((trunc_ln290_reg_2422_pp0_iter5_reg = ap_const_lv5_10)) and not((trunc_ln290_reg_2422_pp0_iter5_reg = ap_const_lv5_8)) and not((trunc_ln290_reg_2422_pp0_iter5_reg = ap_const_lv5_0)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                partial_24_fu_310 <= grp_fu_801_p2;
            end if; 
        end if;
    end process;

    partial_25_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                partial_25_fu_314 <= ap_const_lv32_0;
            elsif ((not((or_ln290_reg_2464 = ap_const_lv5_11)) and not((or_ln290_reg_2464 = ap_const_lv5_9)) and not((or_ln290_reg_2464 = ap_const_lv5_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                partial_25_fu_314 <= grp_fu_791_p2;
            end if; 
        end if;
    end process;

    partial_26_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                partial_26_fu_318 <= ap_const_lv32_0;
            elsif ((not((or_ln290_1_reg_2473 = ap_const_lv5_12)) and not((or_ln290_1_reg_2473 = ap_const_lv5_A)) and not((or_ln290_1_reg_2473 = ap_const_lv5_2)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                partial_26_fu_318 <= grp_fu_796_p2;
            end if; 
        end if;
    end process;

    partial_27_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_27_fu_322 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1513)) then 
                    partial_27_fu_322 <= grp_fu_302_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    partial_28_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_28_fu_326 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1517)) then 
                    partial_28_fu_326 <= grp_fu_757_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    partial_29_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_29_fu_330 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1521)) then 
                    partial_29_fu_330 <= grp_fu_786_p2;
                end if;
            end if; 
        end if;
    end process;

    partial_2_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                partial_2_fu_222 <= ap_const_lv32_0;
            elsif (((or_ln290_1_reg_2473 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                partial_2_fu_222 <= grp_fu_796_p2;
            end if; 
        end if;
    end process;

    partial_30_fu_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_30_fu_334 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1525)) then 
                    partial_30_fu_334 <= grp_fu_791_p2;
                end if;
            end if; 
        end if;
    end process;

    partial_31_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_31_fu_338 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1529)) then 
                    partial_31_fu_338 <= grp_fu_796_p2;
                end if;
            end if; 
        end if;
    end process;

    partial_3_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_3_fu_226 <= ap_const_lv32_0;
                elsif (((or_ln290_2_reg_2482 = ap_const_lv5_3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_3_fu_226 <= grp_fu_302_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    partial_4_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_4_fu_230 <= ap_const_lv32_0;
                elsif (((or_ln290_3_reg_2491 = ap_const_lv5_4) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_4_fu_230 <= grp_fu_757_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    partial_5_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_5_fu_234 <= ap_const_lv32_0;
                elsif (((or_ln290_4_reg_2500 = ap_const_lv5_5) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_5_fu_234 <= grp_fu_786_p2;
                end if;
            end if; 
        end if;
    end process;

    partial_6_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_6_fu_238 <= ap_const_lv32_0;
                elsif (((or_ln290_5_reg_2509 = ap_const_lv5_6) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_6_fu_238 <= grp_fu_791_p2;
                end if;
            end if; 
        end if;
    end process;

    partial_7_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    partial_7_fu_242 <= ap_const_lv32_0;
                elsif (((or_ln290_6_reg_2518 = ap_const_lv5_7) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    partial_7_fu_242 <= grp_fu_796_p2;
                end if;
            end if; 
        end if;
    end process;

    partial_8_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                partial_8_fu_246 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln290_reg_2422_pp0_iter5_reg = ap_const_lv5_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                partial_8_fu_246 <= grp_fu_801_p2;
            end if; 
        end if;
    end process;

    partial_9_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                partial_9_fu_250 <= ap_const_lv32_0;
            elsif (((or_ln290_reg_2464 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                partial_9_fu_250 <= grp_fu_791_p2;
            end if; 
        end if;
    end process;

    partial_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                partial_fu_214 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (trunc_ln290_reg_2422_pp0_iter5_reg = ap_const_lv5_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                partial_fu_214 <= grp_fu_801_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ex_1_reg_2412 <= grp_fu_765_p_dout0;
                ex_2_reg_2417 <= grp_fu_817_p2;
                ex_reg_2398 <= grp_fu_761_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                ex_3_reg_2434 <= grp_fu_761_p_dout0;
                ex_4_reg_2439 <= grp_fu_765_p_dout0;
                ex_5_reg_2444 <= grp_fu_817_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ex_6_reg_2454 <= grp_fu_761_p_dout0;
                ex_7_reg_2459 <= grp_fu_765_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_reg_2268 <= ap_sig_allocacmp_i;
                i_reg_2268_pp0_iter1_reg <= i_reg_2268;
                i_reg_2268_pp0_iter2_reg <= i_reg_2268_pp0_iter1_reg;
                i_reg_2268_pp0_iter3_reg <= i_reg_2268_pp0_iter2_reg;
                    or_ln290_2_reg_2482(4 downto 2) <= or_ln290_2_fu_1300_p2(4 downto 2);
                    or_ln290_3_reg_2491(1 downto 0) <= or_ln290_3_fu_1380_p2(1 downto 0);    or_ln290_3_reg_2491(4 downto 3) <= or_ln290_3_fu_1380_p2(4 downto 3);
                    or_ln290_4_reg_2500(1) <= or_ln290_4_fu_1462_p2(1);    or_ln290_4_reg_2500(4 downto 3) <= or_ln290_4_fu_1462_p2(4 downto 3);
                    or_ln290_5_reg_2509(0) <= or_ln290_5_fu_1546_p2(0);    or_ln290_5_reg_2509(4 downto 3) <= or_ln290_5_fu_1546_p2(4 downto 3);
                    or_ln290_6_reg_2518(4 downto 3) <= or_ln290_6_fu_1632_p2(4 downto 3);
                tmp_5_reg_2274 <= ap_sig_allocacmp_i(15 downto 15);
                tmp_5_reg_2274_pp0_iter1_reg <= tmp_5_reg_2274;
                tmp_5_reg_2274_pp0_iter2_reg <= tmp_5_reg_2274_pp0_iter1_reg;
                tmp_5_reg_2274_pp0_iter3_reg <= tmp_5_reg_2274_pp0_iter2_reg;
                tmp_5_reg_2274_pp0_iter4_reg <= tmp_5_reg_2274_pp0_iter3_reg;
                trunc_ln290_reg_2422 <= trunc_ln290_fu_1063_p1;
                trunc_ln290_reg_2422_pp0_iter5_reg <= trunc_ln290_reg_2422;
                    zext_ln284_reg_2403(11 downto 0) <= zext_ln284_fu_1056_p1(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    or_ln290_1_reg_2473(0) <= or_ln290_1_fu_1222_p2(0);    or_ln290_1_reg_2473(4 downto 2) <= or_ln290_1_fu_1222_p2(4 downto 2);
                    or_ln290_reg_2464(4 downto 1) <= or_ln290_fu_1146_p2(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_2274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                x_1_load_2_reg_2343 <= x_1_q0;
                x_2_load_2_reg_2348 <= x_2_q0;
                x_3_load_2_reg_2353 <= x_3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                x_assign_1_reg_2363 <= grp_fu_757_p_dout0;
                x_assign_2_reg_2368 <= grp_fu_786_p2;
                x_assign_3_reg_2373 <= grp_fu_791_p2;
                x_assign_4_reg_2378 <= grp_fu_796_p2;
                x_assign_reg_2358 <= grp_fu_302_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                x_assign_5_reg_2383 <= grp_fu_302_p_dout0;
                x_assign_6_reg_2388 <= grp_fu_757_p_dout0;
                x_assign_7_reg_2393 <= grp_fu_786_p2;
            end if;
        end if;
    end process;
    zext_ln284_reg_2403(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    or_ln290_reg_2464(0) <= '1';
    or_ln290_1_reg_2473(1) <= '1';
    or_ln290_2_reg_2482(1 downto 0) <= "11";
    or_ln290_3_reg_2491(2) <= '1';
    or_ln290_4_reg_2500(0) <= '1';
    or_ln290_4_reg_2500(2) <= '1';
    or_ln290_5_reg_2509(2 downto 1) <= "11";
    or_ln290_6_reg_2518(2 downto 0) <= "111";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter5_stage0, ap_idle_pp0_0to4, ap_idle_pp0_1to6, ap_block_pp0_stage1_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to6 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln273_fu_1036_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv16_8));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1513_assign_proc : process(ap_enable_reg_pp0_iter6, or_ln290_2_reg_2482)
    begin
                ap_condition_1513 <= (not((or_ln290_2_reg_2482 = ap_const_lv5_13)) and not((or_ln290_2_reg_2482 = ap_const_lv5_B)) and not((or_ln290_2_reg_2482 = ap_const_lv5_3)) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_1517_assign_proc : process(ap_enable_reg_pp0_iter6, or_ln290_3_reg_2491)
    begin
                ap_condition_1517 <= (not((or_ln290_3_reg_2491 = ap_const_lv5_14)) and not((or_ln290_3_reg_2491 = ap_const_lv5_C)) and not((or_ln290_3_reg_2491 = ap_const_lv5_4)) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_1521_assign_proc : process(ap_enable_reg_pp0_iter6, or_ln290_4_reg_2500)
    begin
                ap_condition_1521 <= (not((or_ln290_4_reg_2500 = ap_const_lv5_15)) and not((or_ln290_4_reg_2500 = ap_const_lv5_D)) and not((or_ln290_4_reg_2500 = ap_const_lv5_5)) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_1525_assign_proc : process(ap_enable_reg_pp0_iter6, or_ln290_5_reg_2509)
    begin
                ap_condition_1525 <= (not((or_ln290_5_reg_2509 = ap_const_lv5_16)) and not((or_ln290_5_reg_2509 = ap_const_lv5_E)) and not((or_ln290_5_reg_2509 = ap_const_lv5_6)) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_1529_assign_proc : process(ap_enable_reg_pp0_iter6, or_ln290_6_reg_2518)
    begin
                ap_condition_1529 <= (not((or_ln290_6_reg_2518 = ap_const_lv5_17)) and not((or_ln290_6_reg_2518 = ap_const_lv5_F)) and not((or_ln290_6_reg_2518 = ap_const_lv5_7)) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, tmp_5_reg_2274)
    begin
        if (((tmp_5_reg_2274 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter5_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, tmp_5_reg_2274_pp0_iter4_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter5_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter5_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to6_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to6 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to6 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_210, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_i <= idx_fu_210;
        end if; 
    end process;


    ap_sig_allocacmp_partial_10_load_1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, grp_fu_796_p2, or_ln290_1_reg_2473, ap_block_pp0_stage2, partial_10_fu_254)
    begin
        if (((or_ln290_1_reg_2473 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_partial_10_load_1 <= grp_fu_796_p2;
        else 
            ap_sig_allocacmp_partial_10_load_1 <= partial_10_fu_254;
        end if; 
    end process;


    ap_sig_allocacmp_partial_11_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, or_ln290_2_reg_2482, ap_block_pp0_stage0, partial_11_fu_258, grp_fu_302_p_dout0)
    begin
        if (((or_ln290_2_reg_2482 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_11_load_1 <= grp_fu_302_p_dout0;
        else 
            ap_sig_allocacmp_partial_11_load_1 <= partial_11_fu_258;
        end if; 
    end process;


    ap_sig_allocacmp_partial_12_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, or_ln290_3_reg_2491, ap_block_pp0_stage0, partial_12_fu_262, grp_fu_757_p_dout0)
    begin
        if (((or_ln290_3_reg_2491 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_12_load_1 <= grp_fu_757_p_dout0;
        else 
            ap_sig_allocacmp_partial_12_load_1 <= partial_12_fu_262;
        end if; 
    end process;


    ap_sig_allocacmp_partial_13_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, grp_fu_786_p2, or_ln290_4_reg_2500, ap_block_pp0_stage0, partial_13_fu_266)
    begin
        if (((or_ln290_4_reg_2500 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_13_load_1 <= grp_fu_786_p2;
        else 
            ap_sig_allocacmp_partial_13_load_1 <= partial_13_fu_266;
        end if; 
    end process;


    ap_sig_allocacmp_partial_14_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, grp_fu_791_p2, or_ln290_5_reg_2509, ap_block_pp0_stage0, partial_14_fu_270)
    begin
        if (((or_ln290_5_reg_2509 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_14_load_1 <= grp_fu_791_p2;
        else 
            ap_sig_allocacmp_partial_14_load_1 <= partial_14_fu_270;
        end if; 
    end process;


    ap_sig_allocacmp_partial_15_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, grp_fu_796_p2, or_ln290_6_reg_2518, ap_block_pp0_stage0, partial_15_fu_274)
    begin
        if (((or_ln290_6_reg_2518 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_15_load_1 <= grp_fu_796_p2;
        else 
            ap_sig_allocacmp_partial_15_load_1 <= partial_15_fu_274;
        end if; 
    end process;


    ap_sig_allocacmp_partial_16_load_1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage1, trunc_ln290_reg_2422_pp0_iter5_reg, ap_block_pp0_stage1, grp_fu_801_p2, partial_16_fu_278)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (trunc_ln290_reg_2422_pp0_iter5_reg = ap_const_lv5_10) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_partial_16_load_1 <= grp_fu_801_p2;
        else 
            ap_sig_allocacmp_partial_16_load_1 <= partial_16_fu_278;
        end if; 
    end process;


    ap_sig_allocacmp_partial_17_load_1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, grp_fu_791_p2, or_ln290_reg_2464, ap_block_pp0_stage2, partial_17_fu_282)
    begin
        if (((or_ln290_reg_2464 = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_partial_17_load_1 <= grp_fu_791_p2;
        else 
            ap_sig_allocacmp_partial_17_load_1 <= partial_17_fu_282;
        end if; 
    end process;


    ap_sig_allocacmp_partial_18_load_1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, grp_fu_796_p2, or_ln290_1_reg_2473, ap_block_pp0_stage2, partial_18_fu_286)
    begin
        if (((or_ln290_1_reg_2473 = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_partial_18_load_1 <= grp_fu_796_p2;
        else 
            ap_sig_allocacmp_partial_18_load_1 <= partial_18_fu_286;
        end if; 
    end process;


    ap_sig_allocacmp_partial_19_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, or_ln290_2_reg_2482, ap_block_pp0_stage0, partial_19_fu_290, grp_fu_302_p_dout0)
    begin
        if (((or_ln290_2_reg_2482 = ap_const_lv5_13) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_19_load_1 <= grp_fu_302_p_dout0;
        else 
            ap_sig_allocacmp_partial_19_load_1 <= partial_19_fu_290;
        end if; 
    end process;


    ap_sig_allocacmp_partial_1_load_1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, grp_fu_791_p2, or_ln290_reg_2464, ap_block_pp0_stage2, partial_1_fu_218)
    begin
        if (((or_ln290_reg_2464 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_partial_1_load_1 <= grp_fu_791_p2;
        else 
            ap_sig_allocacmp_partial_1_load_1 <= partial_1_fu_218;
        end if; 
    end process;


    ap_sig_allocacmp_partial_20_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, or_ln290_3_reg_2491, ap_block_pp0_stage0, partial_20_fu_294, grp_fu_757_p_dout0)
    begin
        if (((or_ln290_3_reg_2491 = ap_const_lv5_14) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_20_load_1 <= grp_fu_757_p_dout0;
        else 
            ap_sig_allocacmp_partial_20_load_1 <= partial_20_fu_294;
        end if; 
    end process;


    ap_sig_allocacmp_partial_21_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, grp_fu_786_p2, or_ln290_4_reg_2500, ap_block_pp0_stage0, partial_21_fu_298)
    begin
        if (((or_ln290_4_reg_2500 = ap_const_lv5_15) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_21_load_1 <= grp_fu_786_p2;
        else 
            ap_sig_allocacmp_partial_21_load_1 <= partial_21_fu_298;
        end if; 
    end process;


    ap_sig_allocacmp_partial_22_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, grp_fu_791_p2, or_ln290_5_reg_2509, ap_block_pp0_stage0, partial_22_fu_302)
    begin
        if (((or_ln290_5_reg_2509 = ap_const_lv5_16) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_22_load_1 <= grp_fu_791_p2;
        else 
            ap_sig_allocacmp_partial_22_load_1 <= partial_22_fu_302;
        end if; 
    end process;


    ap_sig_allocacmp_partial_23_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, grp_fu_796_p2, or_ln290_6_reg_2518, ap_block_pp0_stage0, partial_23_fu_306)
    begin
        if (((or_ln290_6_reg_2518 = ap_const_lv5_17) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_23_load_1 <= grp_fu_796_p2;
        else 
            ap_sig_allocacmp_partial_23_load_1 <= partial_23_fu_306;
        end if; 
    end process;


    ap_sig_allocacmp_partial_24_load_1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage1, trunc_ln290_reg_2422_pp0_iter5_reg, ap_block_pp0_stage1, grp_fu_801_p2, partial_24_fu_310)
    begin
        if ((not((trunc_ln290_reg_2422_pp0_iter5_reg = ap_const_lv5_10)) and not((trunc_ln290_reg_2422_pp0_iter5_reg = ap_const_lv5_8)) and not((trunc_ln290_reg_2422_pp0_iter5_reg = ap_const_lv5_0)) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_partial_24_load_1 <= grp_fu_801_p2;
        else 
            ap_sig_allocacmp_partial_24_load_1 <= partial_24_fu_310;
        end if; 
    end process;


    ap_sig_allocacmp_partial_25_load_1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, grp_fu_791_p2, or_ln290_reg_2464, ap_block_pp0_stage2, partial_25_fu_314)
    begin
        if ((not((or_ln290_reg_2464 = ap_const_lv5_11)) and not((or_ln290_reg_2464 = ap_const_lv5_9)) and not((or_ln290_reg_2464 = ap_const_lv5_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_partial_25_load_1 <= grp_fu_791_p2;
        else 
            ap_sig_allocacmp_partial_25_load_1 <= partial_25_fu_314;
        end if; 
    end process;


    ap_sig_allocacmp_partial_26_load_1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, grp_fu_796_p2, or_ln290_1_reg_2473, ap_block_pp0_stage2, partial_26_fu_318)
    begin
        if ((not((or_ln290_1_reg_2473 = ap_const_lv5_12)) and not((or_ln290_1_reg_2473 = ap_const_lv5_A)) and not((or_ln290_1_reg_2473 = ap_const_lv5_2)) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_partial_26_load_1 <= grp_fu_796_p2;
        else 
            ap_sig_allocacmp_partial_26_load_1 <= partial_26_fu_318;
        end if; 
    end process;


    ap_sig_allocacmp_partial_27_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, or_ln290_2_reg_2482, ap_block_pp0_stage0, partial_27_fu_322, grp_fu_302_p_dout0)
    begin
        if ((not((or_ln290_2_reg_2482 = ap_const_lv5_13)) and not((or_ln290_2_reg_2482 = ap_const_lv5_B)) and not((or_ln290_2_reg_2482 = ap_const_lv5_3)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_27_load_1 <= grp_fu_302_p_dout0;
        else 
            ap_sig_allocacmp_partial_27_load_1 <= partial_27_fu_322;
        end if; 
    end process;


    ap_sig_allocacmp_partial_28_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, or_ln290_3_reg_2491, ap_block_pp0_stage0, partial_28_fu_326, grp_fu_757_p_dout0)
    begin
        if ((not((or_ln290_3_reg_2491 = ap_const_lv5_14)) and not((or_ln290_3_reg_2491 = ap_const_lv5_C)) and not((or_ln290_3_reg_2491 = ap_const_lv5_4)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_28_load_1 <= grp_fu_757_p_dout0;
        else 
            ap_sig_allocacmp_partial_28_load_1 <= partial_28_fu_326;
        end if; 
    end process;


    ap_sig_allocacmp_partial_29_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, grp_fu_786_p2, or_ln290_4_reg_2500, ap_block_pp0_stage0, partial_29_fu_330)
    begin
        if ((not((or_ln290_4_reg_2500 = ap_const_lv5_15)) and not((or_ln290_4_reg_2500 = ap_const_lv5_D)) and not((or_ln290_4_reg_2500 = ap_const_lv5_5)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_29_load_1 <= grp_fu_786_p2;
        else 
            ap_sig_allocacmp_partial_29_load_1 <= partial_29_fu_330;
        end if; 
    end process;


    ap_sig_allocacmp_partial_2_load_1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, grp_fu_796_p2, or_ln290_1_reg_2473, ap_block_pp0_stage2, partial_2_fu_222)
    begin
        if (((or_ln290_1_reg_2473 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_partial_2_load_1 <= grp_fu_796_p2;
        else 
            ap_sig_allocacmp_partial_2_load_1 <= partial_2_fu_222;
        end if; 
    end process;


    ap_sig_allocacmp_partial_30_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, grp_fu_791_p2, or_ln290_5_reg_2509, ap_block_pp0_stage0, partial_30_fu_334)
    begin
        if ((not((or_ln290_5_reg_2509 = ap_const_lv5_16)) and not((or_ln290_5_reg_2509 = ap_const_lv5_E)) and not((or_ln290_5_reg_2509 = ap_const_lv5_6)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_30_load_1 <= grp_fu_791_p2;
        else 
            ap_sig_allocacmp_partial_30_load_1 <= partial_30_fu_334;
        end if; 
    end process;


    ap_sig_allocacmp_partial_31_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, grp_fu_796_p2, or_ln290_6_reg_2518, ap_block_pp0_stage0, partial_31_fu_338)
    begin
        if ((not((or_ln290_6_reg_2518 = ap_const_lv5_17)) and not((or_ln290_6_reg_2518 = ap_const_lv5_F)) and not((or_ln290_6_reg_2518 = ap_const_lv5_7)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_31_load_1 <= grp_fu_796_p2;
        else 
            ap_sig_allocacmp_partial_31_load_1 <= partial_31_fu_338;
        end if; 
    end process;


    ap_sig_allocacmp_partial_3_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, or_ln290_2_reg_2482, ap_block_pp0_stage0, partial_3_fu_226, grp_fu_302_p_dout0)
    begin
        if (((or_ln290_2_reg_2482 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_3_load_1 <= grp_fu_302_p_dout0;
        else 
            ap_sig_allocacmp_partial_3_load_1 <= partial_3_fu_226;
        end if; 
    end process;


    ap_sig_allocacmp_partial_4_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, or_ln290_3_reg_2491, ap_block_pp0_stage0, partial_4_fu_230, grp_fu_757_p_dout0)
    begin
        if (((or_ln290_3_reg_2491 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_4_load_1 <= grp_fu_757_p_dout0;
        else 
            ap_sig_allocacmp_partial_4_load_1 <= partial_4_fu_230;
        end if; 
    end process;


    ap_sig_allocacmp_partial_5_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, grp_fu_786_p2, or_ln290_4_reg_2500, ap_block_pp0_stage0, partial_5_fu_234)
    begin
        if (((or_ln290_4_reg_2500 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_5_load_1 <= grp_fu_786_p2;
        else 
            ap_sig_allocacmp_partial_5_load_1 <= partial_5_fu_234;
        end if; 
    end process;


    ap_sig_allocacmp_partial_6_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, grp_fu_791_p2, or_ln290_5_reg_2509, ap_block_pp0_stage0, partial_6_fu_238)
    begin
        if (((or_ln290_5_reg_2509 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_6_load_1 <= grp_fu_791_p2;
        else 
            ap_sig_allocacmp_partial_6_load_1 <= partial_6_fu_238;
        end if; 
    end process;


    ap_sig_allocacmp_partial_7_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, grp_fu_796_p2, or_ln290_6_reg_2518, ap_block_pp0_stage0, partial_7_fu_242)
    begin
        if (((or_ln290_6_reg_2518 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_partial_7_load_1 <= grp_fu_796_p2;
        else 
            ap_sig_allocacmp_partial_7_load_1 <= partial_7_fu_242;
        end if; 
    end process;


    ap_sig_allocacmp_partial_8_load_1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage1, trunc_ln290_reg_2422_pp0_iter5_reg, ap_block_pp0_stage1, grp_fu_801_p2, partial_8_fu_246)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (trunc_ln290_reg_2422_pp0_iter5_reg = ap_const_lv5_8) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_partial_8_load_1 <= grp_fu_801_p2;
        else 
            ap_sig_allocacmp_partial_8_load_1 <= partial_8_fu_246;
        end if; 
    end process;


    ap_sig_allocacmp_partial_9_load_1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, grp_fu_791_p2, or_ln290_reg_2464, ap_block_pp0_stage2, partial_9_fu_250)
    begin
        if (((or_ln290_reg_2464 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_partial_9_load_1 <= grp_fu_791_p2;
        else 
            ap_sig_allocacmp_partial_9_load_1 <= partial_9_fu_250;
        end if; 
    end process;


    ap_sig_allocacmp_partial_load_1_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage1, trunc_ln290_reg_2422_pp0_iter5_reg, ap_block_pp0_stage1, partial_fu_214, grp_fu_801_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (trunc_ln290_reg_2422_pp0_iter5_reg = ap_const_lv5_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_partial_load_1 <= grp_fu_801_p2;
        else 
            ap_sig_allocacmp_partial_load_1 <= partial_fu_214;
        end if; 
    end process;

    exp_x_1_address0 <= zext_ln284_fu_1056_p1(12 - 1 downto 0);

    exp_x_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_1_ce0 <= ap_const_logic_1;
        else 
            exp_x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_1_d0 <= grp_fu_765_p_dout0;

    exp_x_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_1_we0 <= ap_const_logic_1;
        else 
            exp_x_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_2_address0 <= zext_ln284_fu_1056_p1(12 - 1 downto 0);

    exp_x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_2_ce0 <= ap_const_logic_1;
        else 
            exp_x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_2_d0 <= grp_fu_817_p2;

    exp_x_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_2_we0 <= ap_const_logic_1;
        else 
            exp_x_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_3_address0 <= zext_ln284_reg_2403(12 - 1 downto 0);

    exp_x_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            exp_x_3_ce0 <= ap_const_logic_1;
        else 
            exp_x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_3_d0 <= grp_fu_761_p_dout0;

    exp_x_3_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            exp_x_3_we0 <= ap_const_logic_1;
        else 
            exp_x_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_4_address0 <= zext_ln284_reg_2403(12 - 1 downto 0);

    exp_x_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            exp_x_4_ce0 <= ap_const_logic_1;
        else 
            exp_x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_4_d0 <= grp_fu_765_p_dout0;

    exp_x_4_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            exp_x_4_we0 <= ap_const_logic_1;
        else 
            exp_x_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_5_address0 <= zext_ln284_reg_2403(12 - 1 downto 0);

    exp_x_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            exp_x_5_ce0 <= ap_const_logic_1;
        else 
            exp_x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_5_d0 <= grp_fu_817_p2;

    exp_x_5_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            exp_x_5_we0 <= ap_const_logic_1;
        else 
            exp_x_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_6_address0 <= zext_ln284_reg_2403(12 - 1 downto 0);

    exp_x_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            exp_x_6_ce0 <= ap_const_logic_1;
        else 
            exp_x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_6_d0 <= grp_fu_761_p_dout0;

    exp_x_6_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            exp_x_6_we0 <= ap_const_logic_1;
        else 
            exp_x_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_7_address0 <= zext_ln284_reg_2403(12 - 1 downto 0);

    exp_x_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            exp_x_7_ce0 <= ap_const_logic_1;
        else 
            exp_x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_7_d0 <= grp_fu_765_p_dout0;

    exp_x_7_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            exp_x_7_we0 <= ap_const_logic_1;
        else 
            exp_x_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_address0 <= zext_ln284_fu_1056_p1(12 - 1 downto 0);

    exp_x_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_ce0 <= ap_const_logic_1;
        else 
            exp_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_x_d0 <= grp_fu_761_p_dout0;

    exp_x_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_x_we0 <= ap_const_logic_1;
        else 
            exp_x_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_302_p_ce <= ap_const_logic_1;
    grp_fu_302_p_din0 <= grp_fu_776_p0;
    grp_fu_302_p_din1 <= grp_fu_776_p1;
    grp_fu_302_p_opcode <= grp_fu_776_opcode;
    grp_fu_757_p_ce <= ap_const_logic_1;
    grp_fu_757_p_din0 <= grp_fu_781_p0;
    grp_fu_757_p_din1 <= grp_fu_781_p1;
    grp_fu_757_p_opcode <= grp_fu_781_opcode;
    grp_fu_761_p_ce <= ap_const_logic_1;
    grp_fu_761_p_din0 <= ap_const_lv32_0;
    grp_fu_761_p_din1 <= grp_fu_805_p1;
    grp_fu_765_p_ce <= ap_const_logic_1;
    grp_fu_765_p_din0 <= ap_const_lv32_0;
    grp_fu_765_p_din1 <= grp_fu_811_p1;

    grp_fu_776_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, tmp_5_reg_2274, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_00001, ap_block_pp0_stage1_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((tmp_5_reg_2274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((tmp_5_reg_2274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_776_opcode <= ap_const_lv2_1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_776_opcode <= ap_const_lv2_0;
        else 
            grp_fu_776_opcode <= "XX";
        end if; 
    end process;


    grp_fu_776_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, x_0_q1, ap_CS_fsm_pp0_stage1, x_1_load_2_reg_2343, tmp_s_fu_1305_p30, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_776_p0 <= tmp_s_fu_1305_p30;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_776_p0 <= x_1_load_2_reg_2343;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_776_p0 <= x_0_q1;
        else 
            grp_fu_776_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_776_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, max_val_1_reload, ap_CS_fsm_pp0_stage1, ex_3_reg_2434, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_776_p1 <= ex_3_reg_2434;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_776_p1 <= max_val_1_reload;
        else 
            grp_fu_776_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_781_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, tmp_5_reg_2274, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_00001, ap_block_pp0_stage1_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((tmp_5_reg_2274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((tmp_5_reg_2274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_781_opcode <= ap_const_lv2_1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_781_opcode <= ap_const_lv2_0;
        else 
            grp_fu_781_opcode <= "XX";
        end if; 
    end process;


    grp_fu_781_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, x_1_q1, ap_CS_fsm_pp0_stage1, x_2_load_2_reg_2348, tmp_1_fu_1385_p31, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_781_p0 <= tmp_1_fu_1385_p31;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_781_p0 <= x_2_load_2_reg_2348;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_781_p0 <= x_1_q1;
        else 
            grp_fu_781_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_781_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, max_val_1_reload, ap_CS_fsm_pp0_stage1, ex_4_reg_2439, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_781_p1 <= ex_4_reg_2439;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_781_p1 <= max_val_1_reload;
        else 
            grp_fu_781_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_786_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, tmp_5_reg_2274, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_00001, ap_block_pp0_stage1_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((tmp_5_reg_2274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((tmp_5_reg_2274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_786_opcode <= ap_const_lv2_1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_786_opcode <= ap_const_lv2_0;
        else 
            grp_fu_786_opcode <= "XX";
        end if; 
    end process;


    grp_fu_786_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, x_2_q1, ap_CS_fsm_pp0_stage1, x_3_load_2_reg_2353, tmp_2_fu_1467_p32, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_786_p0 <= tmp_2_fu_1467_p32;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_786_p0 <= x_3_load_2_reg_2353;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_786_p0 <= x_2_q1;
        else 
            grp_fu_786_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_786_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, max_val_1_reload, ap_CS_fsm_pp0_stage1, ex_5_reg_2444, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_786_p1 <= ex_5_reg_2444;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_786_p1 <= max_val_1_reload;
        else 
            grp_fu_786_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_791_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, tmp_5_reg_2274, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_00001, ap_block_pp0_stage1_00001, ap_block_pp0_stage2_00001)
    begin
        if (((tmp_5_reg_2274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_791_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_791_opcode <= ap_const_lv2_0;
        else 
            grp_fu_791_opcode <= "XX";
        end if; 
    end process;


    grp_fu_791_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, x_3_q1, ap_CS_fsm_pp0_stage1, tmp_8_fu_1151_p28, tmp_3_fu_1551_p33, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_791_p0 <= tmp_3_fu_1551_p33;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_791_p0 <= tmp_8_fu_1151_p28;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_791_p0 <= x_3_q1;
        else 
            grp_fu_791_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_791_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, max_val_1_reload, ap_CS_fsm_pp0_stage1, ex_1_reg_2412, ex_6_reg_2454, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_791_p1 <= ex_6_reg_2454;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_791_p1 <= ex_1_reg_2412;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_791_p1 <= max_val_1_reload;
        else 
            grp_fu_791_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_796_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, tmp_5_reg_2274, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_00001, ap_block_pp0_stage1_00001, ap_block_pp0_stage2_00001)
    begin
        if (((tmp_5_reg_2274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_796_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_796_opcode <= ap_const_lv2_0;
        else 
            grp_fu_796_opcode <= "XX";
        end if; 
    end process;


    grp_fu_796_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, x_0_q0, ap_CS_fsm_pp0_stage1, tmp_9_fu_1227_p29, tmp_4_fu_1637_p34, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_796_p0 <= tmp_4_fu_1637_p34;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_796_p0 <= tmp_9_fu_1227_p29;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_796_p0 <= x_0_q0;
        else 
            grp_fu_796_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_796_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, max_val_1_reload, ap_CS_fsm_pp0_stage1, ex_2_reg_2417, ex_7_reg_2459, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_796_p1 <= ex_7_reg_2459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_796_p1 <= ex_2_reg_2417;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_796_p1 <= max_val_1_reload;
        else 
            grp_fu_796_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_805_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_assign_reg_2358, x_assign_3_reg_2373, x_assign_6_reg_2388, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_805_p1 <= x_assign_6_reg_2388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_805_p1 <= x_assign_3_reg_2373;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_805_p1 <= x_assign_reg_2358;
        else 
            grp_fu_805_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_811_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_assign_1_reg_2363, x_assign_4_reg_2378, x_assign_7_reg_2393, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_811_p1 <= x_assign_7_reg_2393;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_811_p1 <= x_assign_4_reg_2378;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_811_p1 <= x_assign_1_reg_2363;
        else 
            grp_fu_811_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_817_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, x_assign_2_reg_2368, x_assign_5_reg_2383, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_817_p1 <= x_assign_5_reg_2383;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_817_p1 <= x_assign_2_reg_2368;
        else 
            grp_fu_817_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    lshr_ln1_fu_1004_p4 <= ap_sig_allocacmp_i(14 downto 2);
    lshr_ln2_fu_1047_p4 <= i_reg_2268_pp0_iter3_reg(14 downto 3);
    or_ln282_fu_1022_p2 <= (lshr_ln1_fu_1004_p4 or ap_const_lv13_1);
    or_ln290_1_fu_1222_p2 <= (trunc_ln290_reg_2422 or ap_const_lv5_2);
    or_ln290_2_fu_1300_p2 <= (trunc_ln290_reg_2422 or ap_const_lv5_3);
    or_ln290_3_fu_1380_p2 <= (trunc_ln290_reg_2422 or ap_const_lv5_4);
    or_ln290_4_fu_1462_p2 <= (trunc_ln290_reg_2422 or ap_const_lv5_5);
    or_ln290_5_fu_1546_p2 <= (trunc_ln290_reg_2422 or ap_const_lv5_6);
    or_ln290_6_fu_1632_p2 <= (trunc_ln290_reg_2422 or ap_const_lv5_7);
    or_ln290_fu_1146_p2 <= (trunc_ln290_reg_2422 or ap_const_lv5_1);
    partial_10_out <= partial_10_fu_254;

    partial_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_10_out_ap_vld <= ap_const_logic_1;
        else 
            partial_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_11_out <= partial_11_fu_258;

    partial_11_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_11_out_ap_vld <= ap_const_logic_1;
        else 
            partial_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_12_out <= partial_12_fu_262;

    partial_12_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_12_out_ap_vld <= ap_const_logic_1;
        else 
            partial_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_13_out <= partial_13_fu_266;

    partial_13_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_13_out_ap_vld <= ap_const_logic_1;
        else 
            partial_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_14_out <= partial_14_fu_270;

    partial_14_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_14_out_ap_vld <= ap_const_logic_1;
        else 
            partial_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_15_out <= partial_15_fu_274;

    partial_15_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_15_out_ap_vld <= ap_const_logic_1;
        else 
            partial_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_16_out <= partial_16_fu_278;

    partial_16_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_16_out_ap_vld <= ap_const_logic_1;
        else 
            partial_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_17_out <= partial_17_fu_282;

    partial_17_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_17_out_ap_vld <= ap_const_logic_1;
        else 
            partial_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_18_out <= partial_18_fu_286;

    partial_18_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_18_out_ap_vld <= ap_const_logic_1;
        else 
            partial_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_19_out <= partial_19_fu_290;

    partial_19_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_19_out_ap_vld <= ap_const_logic_1;
        else 
            partial_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_1_out <= partial_1_fu_218;

    partial_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_1_out_ap_vld <= ap_const_logic_1;
        else 
            partial_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_20_out <= partial_20_fu_294;

    partial_20_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_20_out_ap_vld <= ap_const_logic_1;
        else 
            partial_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_21_out <= partial_21_fu_298;

    partial_21_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_21_out_ap_vld <= ap_const_logic_1;
        else 
            partial_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_22_out <= partial_22_fu_302;

    partial_22_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_22_out_ap_vld <= ap_const_logic_1;
        else 
            partial_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_23_out <= partial_23_fu_306;

    partial_23_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_23_out_ap_vld <= ap_const_logic_1;
        else 
            partial_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_24_out <= partial_24_fu_310;

    partial_24_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_24_out_ap_vld <= ap_const_logic_1;
        else 
            partial_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_25_out <= partial_25_fu_314;

    partial_25_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_25_out_ap_vld <= ap_const_logic_1;
        else 
            partial_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_26_out <= partial_26_fu_318;

    partial_26_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_26_out_ap_vld <= ap_const_logic_1;
        else 
            partial_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_27_out <= partial_27_fu_322;

    partial_27_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_27_out_ap_vld <= ap_const_logic_1;
        else 
            partial_27_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_28_out <= partial_28_fu_326;

    partial_28_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_28_out_ap_vld <= ap_const_logic_1;
        else 
            partial_28_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_29_out <= partial_29_fu_330;

    partial_29_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_29_out_ap_vld <= ap_const_logic_1;
        else 
            partial_29_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_2_out <= partial_2_fu_222;

    partial_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_2_out_ap_vld <= ap_const_logic_1;
        else 
            partial_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_30_out <= partial_30_fu_334;

    partial_30_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_30_out_ap_vld <= ap_const_logic_1;
        else 
            partial_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_31_out <= partial_31_fu_338;

    partial_31_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_31_out_ap_vld <= ap_const_logic_1;
        else 
            partial_31_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_3_out <= partial_3_fu_226;

    partial_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_3_out_ap_vld <= ap_const_logic_1;
        else 
            partial_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_4_out <= partial_4_fu_230;

    partial_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_4_out_ap_vld <= ap_const_logic_1;
        else 
            partial_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_5_out <= partial_5_fu_234;

    partial_5_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_5_out_ap_vld <= ap_const_logic_1;
        else 
            partial_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_6_out <= partial_6_fu_238;

    partial_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_6_out_ap_vld <= ap_const_logic_1;
        else 
            partial_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_7_out <= partial_7_fu_242;

    partial_7_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_7_out_ap_vld <= ap_const_logic_1;
        else 
            partial_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_8_out <= partial_8_fu_246;

    partial_8_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_8_out_ap_vld <= ap_const_logic_1;
        else 
            partial_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_9_out <= partial_9_fu_250;

    partial_9_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_9_out_ap_vld <= ap_const_logic_1;
        else 
            partial_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_out <= partial_fu_214;

    partial_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_5_reg_2274_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_2274_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            partial_out_ap_vld <= ap_const_logic_1;
        else 
            partial_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_1385_p30 <= (trunc_ln290_reg_2422 or ap_const_lv5_4);
    tmp_2_fu_1467_p31 <= (trunc_ln290_reg_2422 or ap_const_lv5_5);
    tmp_3_fu_1551_p32 <= (trunc_ln290_reg_2422 or ap_const_lv5_6);
    tmp_4_fu_1637_p33 <= (trunc_ln290_reg_2422 or ap_const_lv5_7);
    tmp_5_fu_996_p3 <= ap_sig_allocacmp_i(15 downto 15);
    tmp_8_fu_1151_p27 <= (trunc_ln290_reg_2422 or ap_const_lv5_1);
    tmp_9_fu_1227_p28 <= (trunc_ln290_reg_2422 or ap_const_lv5_2);
    tmp_s_fu_1305_p29 <= (trunc_ln290_reg_2422 or ap_const_lv5_3);
    trunc_ln290_fu_1063_p1 <= i_reg_2268_pp0_iter3_reg(5 - 1 downto 0);
    x_0_address0 <= zext_ln282_1_fu_1028_p1(13 - 1 downto 0);
    x_0_address1 <= zext_ln282_fu_1014_p1(13 - 1 downto 0);

    x_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce0 <= ap_const_logic_1;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce1 <= ap_const_logic_1;
        else 
            x_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_address0 <= zext_ln282_1_fu_1028_p1(13 - 1 downto 0);
    x_1_address1 <= zext_ln282_fu_1014_p1(13 - 1 downto 0);

    x_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce0 <= ap_const_logic_1;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce1 <= ap_const_logic_1;
        else 
            x_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_address0 <= zext_ln282_1_fu_1028_p1(13 - 1 downto 0);
    x_2_address1 <= zext_ln282_fu_1014_p1(13 - 1 downto 0);

    x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce0 <= ap_const_logic_1;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce1 <= ap_const_logic_1;
        else 
            x_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_address0 <= zext_ln282_1_fu_1028_p1(13 - 1 downto 0);
    x_3_address1 <= zext_ln282_fu_1014_p1(13 - 1 downto 0);

    x_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce0 <= ap_const_logic_1;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce1 <= ap_const_logic_1;
        else 
            x_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln282_1_fu_1028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln282_fu_1022_p2),64));
    zext_ln282_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_1004_p4),64));
    zext_ln284_fu_1056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_fu_1047_p4),64));
end behav;
