<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1245' ll='1247' type='bool llvm::MachineInstr::isCopyLike() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1243'>/// Return true if the instruction behaves like a copy.
  /// This does not include native copy instructions.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='402' u='c' c='_ZN12_GLOBAL__N_110MachineCSE14isCSECandidateEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='476' u='c' c='_ZN12_GLOBAL__N_110MachineCSE17isProfitableToCSEEN4llvm8RegisterES2_PNS1_17MachineBasicBlockEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='531' u='c' c='_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockCSEEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1133' u='c' c='_ZNK12_GLOBAL__N_115MachineLICMBase21HasHighOperandLatencyERN4llvm12MachineInstrEjNS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1159' u='c' c='_ZNK12_GLOBAL__N_115MachineLICMBase18IsCheapInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='266' u='c' c='_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ProcessImplicitDefs.cpp' l='64' u='c' c='_ZN12_GLOBAL__N_119ProcessImplicitDefs22canTurnIntoImplicitDefEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='432' u='c' c='_ZL11isSplitEdgePKN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1280' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1566' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3791' u='c' c='_ZL13isTerminalRegN4llvm8RegisterERKNS_12MachineInstrEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3823' u='c' c='_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3862' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17copyCoalesceInMBBEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3884' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17copyCoalesceInMBBEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1578' u='c' c='_ZNK4llvm13SplitAnalysis22shouldSplitSingleBlockERKNS0_9BlockInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='518' u='c' c='_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='541' u='c' c='_ZNK4llvm18TargetRegisterInfo26lookThruSingleUseCopyChainENS_8RegisterEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='746' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='887' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEN4llvm8RegisterEjPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='935' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3208' u='c' c='_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='396' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer11getReadDPRsEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4347' u='c' c='_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4686' u='c' c='_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4707' u='c' c='_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='98' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion11getAccDefMIEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='162' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion13hasLoopHazardEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp' l='559' u='c' c='_ZN12_GLOBAL__N_117PPCVSXSwapRemoval16lookThruCopyLikeEjj'/>
