#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Fri Apr 26 01:29:13 2024
# Process ID: 29960
# Current directory: L:/Documents/Xilinx/Processor2/Comparator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36304 L:\Documents\Xilinx\Processor2\Comparator\Comparator.xpr
# Log file: L:/Documents/Xilinx/Processor2/Comparator/vivado.log
# Journal file: L:/Documents/Xilinx/Processor2/Comparator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project L:/Documents/Xilinx/Processor2/Comparator/Comparator.xpr
INFO: [Project 1-313] Project file moved from 'L:/Documents/Xilinx/Vivado/Comparator' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'L:/Applications/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'L:/Documents/Xilinx/Processor2/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Comparator_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'L:/Documents/Xilinx/Processor2/Comparator/Comparator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Comparator_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Processor2/Comparator/Comparator.srcs/sources_1/new/Comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparator
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Processor2/Comparator/Comparator.srcs/sources_1/new/Comparator_Latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparator_Latch
INFO: [VRFC 10-163] Analyzing VHDL file "L:/Documents/Xilinx/Processor2/Comparator/Comparator.srcs/sim_1/new/Comparator_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparator_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'L:/Documents/Xilinx/Processor2/Comparator/Comparator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Applications/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6ae1b88997d4a298f038443db267765 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Comparator_TB_behav xil_defaultlib.Comparator_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Comparator_Latch [comparator_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator_tb
Built simulation snapshot Comparator_TB_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source L:/Documents/Xilinx/Processor2/Comparator/Comparator.sim/sim_1/behav/xsim/xsim.dir/Comparator_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 26 01:30:15 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'L:/Documents/Xilinx/Processor2/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Comparator_TB_behav -key {Behavioral:sim_1:Functional:Comparator_TB} -tclbatch {Comparator_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Comparator_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Comparator_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 865.098 ; gain = 11.750
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 01:59:34 2024...
