<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Nir Geron - FPGA Designer</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            margin: 0;
            padding: 0;
            background-color: #f4f4f4;
            color: #333;
        }
        header {
            background-color: #333;
            color: #fff;
            padding: 20px;
            text-align: center;
        }
        section {
            margin: 20px;
            padding: 20px;
            background-color: #fff;
            border-radius: 8px;
            box-shadow: 0 4px 8px rgba(0, 0, 0, 0.1);
        }
        h1, h2, h3 {
            color: #333;
        }
        a {
            color: #0073b1;
            text-decoration: none;
        }
        footer {
            text-align: center;
            padding: 10px;
            background-color: #333;
            color: #fff;
            position: fixed;
            bottom: 0;
            width: 100%;
        }
    </style>
</head>
<body>

<header>
    <h1>Nir Geron</h1>
    <h3>FPGA Designer - Tel Aviv-Yafo, Tel Aviv District, Israel</h3>
</header>

<section>
    <h2>About Me</h2>
    <p>I am an FPGA Designer and a leading innovator in materials wireless communications. With over 12 years of experience in FPGA logic design, RF, SW, and DSP, I have developed and implemented complex blocks using Xilinx FPGA and SoC families for various products, such as distributed antenna systems (DAS) and radio-based station products.</p>
    <p>My core competencies include VHDL, Verilog, SystemVerilog, Matlab, Simulink, TCL, Python, and C++, as well as embedded RT programming, automation engineering, telecommunication, and networking.</p>
    <p>My mission is to create innovative and high-performance solutions leveraging my multidisciplinary background. I am a team leader and player, a quick learner, and always seeking to explore new areas and challenges.</p>
</section>

<section>
    <h2>Experience</h2>
    <h3>FPGA Engineer at Netline Communications Technologies (NCT)</h3>
    <p><strong>October 2023 - Present</strong> | Israel</p>

    <h3>FPGA Designer at Corning Incorporated</h3>
    <p><strong>September 2016 - July 2023</strong> | 6 years 11 months</p>
    <ul>
        <li>Expertise in Xilinx design workflow and products (Zync MPSoC, RFSoc, Kintex).</li>
        <li>Developed RTL design for high-performance pipeline architecture.</li>
        <li>Experience with DSP techniques, high-speed transceivers (CPRI, ETH, JESD, 25Gbps Aurora).</li>
        <li>Patent: Digital Predistortion (DPD) timing alignment for wireless communication systems (US 10887079 B1).</li>
    </ul>

    <h3>Automation Engineer at Corning Incorporated (Asia Region)</h3>
    <p><strong>January 2012 - December 2013</strong> | 2 years</p>
    <ul>
        <li>Developed automation in TCL for cellular DAS communication RF performance testing.</li>
        <li>Wrote drivers for control of signal generators, spectrum analyzers, and network analyzers.</li>
    </ul>
</section>

<section>
    <h2>Education</h2>
    <p><strong>Holon Institute of Technology</strong><br>
       Engineer's degree, Electrical, Electronics, and Communications Engineering</p>
</section>

<section>
    <h2>Contact</h2>
    <p>Email: <a href="mailto:nirgeron2008@gmail.com">nirgeron2008@gmail.com</a></p>
    <p>LinkedIn: <a href="https://www.linkedin.com/in/nir-geron-9a507940" target="_blank">linkedin.com/in/nir-geron-9a507940</a></p>
</section>

<footer>
    <p>&copy; 2024 Nir Geron | FPGA Designer</p>
</footer>

</body>
</html>
