#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 18 20:26:58 2022
# Process ID: 14452
# Current directory: /home/cdickins/reuse/gyro2tester-main/vivado
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro2tester-main/vivado/vivado.log
# Journal file: /home/cdickins/reuse/gyro2tester-main/vivado/vivado.jou
# Running On: xsjcdickins40x, OS: Linux, CPU Frequency: 2600.248 MHz, CPU Physical cores: 8, Host memory: 33556 MB
#-----------------------------------------------------------
start_gui
open_project /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
set_case_analysis 0 [get_pins [list design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q ]]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd]
refresh_design
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
delete_bd_objs [get_bd_nets Net]
save_bd_design
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd]
refresh_design
set_clock_groups -name MULTI -asynchronous -group [get_clocks [list clk_fpga_0 spi_clk spi_clk_4 spi_clk_8 ]] -group [get_clocks txclk]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd]
refresh_design
set_clock_groups -name MULTI -asynchronous -group [get_clocks [list clk_fpga_0 spi_clk spi_clk_4 spi_clk_8 ]] -group [get_clocks txclk]
save_constraints
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
set_property PACKAGE_PIN A19 [get_ports SPI_D]
connect_bd_net [get_bd_ports SPI_D] [get_bd_pins util_ds_buf_0/IOBUF_DS_P]
save_constraints
save_bd_design
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
launch_runs impl_1 -cluster_configuration lsf
wait_on_run impl_1
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_ports SPI_D] [get_bd_pins util_ds_buf_0/IOBUF_DS_N]
save_bd_design
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
launch_runs impl_1 -cluster_configuration lsf
wait_on_run impl_1
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
add_files -norecurse /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/common/iobuf.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference iobuf iobuf_0
set_property location {9 3134 48} [get_bd_cells iobuf_0]
delete_bd_objs [get_bd_nets util_ds_buf_0_IOBUF_IO_O]
connect_bd_net [get_bd_pins iobuf_0/OUT] [get_bd_pins SPI_ip_0/spi_in]
delete_bd_objs [get_bd_nets SPI_ip_0_spi_oen]
connect_bd_net [get_bd_pins iobuf_0/OEN] [get_bd_pins SPI_ip_0/spi_oen]
delete_bd_objs [get_bd_nets SPI_ip_0_spi_out]
connect_bd_net [get_bd_pins SPI_ip_0/spi_out] [get_bd_pins iobuf_0/IN]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_ports SPI_D] [get_bd_pins iobuf_0/IO]
delete_bd_objs [get_bd_cells util_ds_buf_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
reset_run design_2_iobuf_0_0_synth_1
update_module_reference design_2_iobuf_0_0
disconnect_bd_net /SPI_ip_0_spi_out [get_bd_pins SPI_ip_0/spi_out]
disconnect_bd_net /iobuf_0_OUT [get_bd_pins SPI_ip_0/spi_in]
connect_bd_net [get_bd_pins iobuf_0/I] [get_bd_pins SPI_ip_0/spi_out]
connect_bd_net [get_bd_pins iobuf_0/O] [get_bd_pins SPI_ip_0/spi_in]
save_bd_design
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
update_module_reference design_2_iobuf_0_0
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
launch_runs impl_1 -cluster_configuration lsf
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_1
update_module_reference design_2_iobuf_0_0
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_ports SPI_D] [get_bd_pins iobuf_0/SPI_D]
save_bd_design
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mutex:2.1 mutex_0
endgroup
set_property location {9 3081 -50} [get_bd_cells mutex_0]
delete_bd_objs [get_bd_cells mutex_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property location {9 3174 94} [get_bd_cells util_ds_buf_0]
set_property -dict [list CONFIG.C_BUF_TYPE {IOBUFDS}] [get_bd_cells util_ds_buf_0]
create_bd_port -dir IO SPI_DN
set_property name SPI_DP [get_bd_ports SPI_D]
delete_bd_objs [get_bd_nets iobuf_0_O] [get_bd_nets Net] [get_bd_nets SPI_ip_0_spi_oen] [get_bd_nets SPI_ip_0_spi_out1] [get_bd_cells iobuf_0]
connect_bd_net [get_bd_pins util_ds_buf_0/IOBUF_IO_T] [get_bd_pins SPI_ip_0/spi_oen]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_ports SPI_DP] [get_bd_pins util_ds_buf_0/IOBUF_DS_P]
connect_bd_net [get_bd_ports SPI_DN] [get_bd_pins util_ds_buf_0/IOBUF_DS_N]
connect_bd_net [get_bd_pins util_ds_buf_0/IOBUF_IO_O] [get_bd_pins SPI_ip_0/spi_in]
connect_bd_net [get_bd_pins util_ds_buf_0/IOBUF_IO_I] [get_bd_pins SPI_ip_0/spi_out]
save_bd_design
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
launch_runs impl_1 -cluster_configuration lsf
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
launch_runs impl_1 -cluster_configuration lsf
wait_on_run impl_1
set_property IOSTANDARD LVDS [get_ports SPI_DP]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd]
refresh_design
set_property IOSTANDARD LVDS [get_ports SPI_DP]
set_property IOSTANDARD LVDS [get_ports SPI_DN]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd]
refresh_design
set_property IOSTANDARD LVDS_25 [get_ports SPI_DP]
set_property IOSTANDARD LVDS_25 [get_ports SPI_DN]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_1
set_property PACKAGE_PIN P20 [get_ports SPI_DP]
set_property PACKAGE_PIN P21 [get_ports SPI_DN]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd]
refresh_design
set_property IOSTANDARD LVDS_18 [get_ports SPI_DP]
set_property IOSTANDARD LVDS18 [get_ports SPI_DP]
set_property IOSTANDARD LVDS*
List IOSTANDARD
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
set_property IOSTANDARD LVDS_25 [get_ports SPI_DP]
set_property IOSTANDARD LVDS_25 [get_ports SPI_DN]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd]
refresh_design
set_property PACKAGE_PIN P20 [get_ports SPI_DP]
save_constraints
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
launch_runs impl_1 -cluster_configuration lsf
wait_on_run impl_1
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
create_bd_cell -type module -reference iobuf iobuf_0
set_property location {7 2704 82} [get_bd_cells iobuf_0]
delete_bd_objs [get_bd_cells iobuf_0]
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
create_bd_cell -type module -reference iobuf iobuf_0
delete_bd_objs [get_bd_cells iobuf_0]
save_bd_design
