
DataProcessing_ADXL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008400  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  080085a0  080085a0  000185a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800897c  0800897c  00020234  2**0
                  CONTENTS
  4 .ARM          00000000  0800897c  0800897c  00020234  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800897c  0800897c  00020234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800897c  0800897c  0001897c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008980  08008980  00018980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000234  20000000  08008984  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b30  20000234  08008bb8  00020234  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004d64  08008bb8  00024d64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f7fa  00000000  00000000  000202a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c3e  00000000  00000000  0002faa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c88  00000000  00000000  000326e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000968  00000000  00000000  00033368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013032  00000000  00000000  00033cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f372  00000000  00000000  00046d02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00063156  00000000  00000000  00056074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004264  00000000  00000000  000b91cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000bd430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000234 	.word	0x20000234
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008588 	.word	0x08008588

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000238 	.word	0x20000238
 80001dc:	08008588 	.word	0x08008588

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__io_putchar>:

int readingTask, filterTask, gatekeeper, cli_interface, spi_int;
char buffer[10];

int __io_putchar(int ch)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
	WriteByte(&UART2, (uint16_t)ch);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	b29b      	uxth	r3, r3
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4804      	ldr	r0, [pc, #16]	; (8000bd8 <__io_putchar+0x20>)
 8000bc8:	f001 fdc9 	bl	800275e <WriteByte>
	return ch;
 8000bcc:	687b      	ldr	r3, [r7, #4]
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20000284 	.word	0x20000284

08000bdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	6039      	str	r1, [r7, #0]
 8000be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	db0a      	blt.n	8000c06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	b2da      	uxtb	r2, r3
 8000bf4:	490c      	ldr	r1, [pc, #48]	; (8000c28 <__NVIC_SetPriority+0x4c>)
 8000bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfa:	0112      	lsls	r2, r2, #4
 8000bfc:	b2d2      	uxtb	r2, r2
 8000bfe:	440b      	add	r3, r1
 8000c00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c04:	e00a      	b.n	8000c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	b2da      	uxtb	r2, r3
 8000c0a:	4908      	ldr	r1, [pc, #32]	; (8000c2c <__NVIC_SetPriority+0x50>)
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	f003 030f 	and.w	r3, r3, #15
 8000c12:	3b04      	subs	r3, #4
 8000c14:	0112      	lsls	r2, r2, #4
 8000c16:	b2d2      	uxtb	r2, r2
 8000c18:	440b      	add	r3, r1
 8000c1a:	761a      	strb	r2, [r3, #24]
}
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	e000e100 	.word	0xe000e100
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <main>:
void Slave_Pin_Init();
void Tim3_PWM_Init(uint8_t channel);
void Tim3Init();

int main()
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af02      	add	r7, sp, #8
	/*
	 **************************************************************
	 * Initialize Peripherals using stm32f4xx_periphDrivers
	 **************************************************************
	 */
	UART_Config(&UART2, USART2, UART_MODE_TXRX, 115200);
 8000c36:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000c3a:	220c      	movs	r2, #12
 8000c3c:	4934      	ldr	r1, [pc, #208]	; (8000d10 <main+0xe0>)
 8000c3e:	4835      	ldr	r0, [pc, #212]	; (8000d14 <main+0xe4>)
 8000c40:	f001 fbf6 	bl	8002430 <UART_Config>
	UART_Init(&UART2);
 8000c44:	4833      	ldr	r0, [pc, #204]	; (8000d14 <main+0xe4>)
 8000c46:	f001 fd15 	bl	8002674 <UART_Init>
	UART_Interrupt_Init(&UART2, UART_RXNEIE_Enable);
 8000c4a:	2120      	movs	r1, #32
 8000c4c:	4831      	ldr	r0, [pc, #196]	; (8000d14 <main+0xe4>)
 8000c4e:	f001 fdeb 	bl	8002828 <UART_Interrupt_Init>
	NVIC_SetPriority(USART2_IRQn, 6);
 8000c52:	2106      	movs	r1, #6
 8000c54:	2026      	movs	r0, #38	; 0x26
 8000c56:	f7ff ffc1 	bl	8000bdc <__NVIC_SetPriority>

	SPI_Specs_Init();
 8000c5a:	f000 f877 	bl	8000d4c <SPI_Specs_Init>
	SPI_Init(&SPI1_Example);
 8000c5e:	482e      	ldr	r0, [pc, #184]	; (8000d18 <main+0xe8>)
 8000c60:	f001 f8fc 	bl	8001e5c <SPI_Init>
	Slave_Pin_Init();
 8000c64:	f000 f8a0 	bl	8000da8 <Slave_Pin_Init>

	Tim3Init();
 8000c68:	f000 f902 	bl	8000e70 <Tim3Init>
	/*
	 **************************************************************
	 * Call FreeRTOS tasks
	 **************************************************************
	 */
	read_uart = xSemaphoreCreateBinary();
 8000c6c:	2203      	movs	r2, #3
 8000c6e:	2100      	movs	r1, #0
 8000c70:	2001      	movs	r0, #1
 8000c72:	f001 ffe3 	bl	8002c3c <xQueueGenericCreate>
 8000c76:	4603      	mov	r3, r0
 8000c78:	4a28      	ldr	r2, [pc, #160]	; (8000d1c <main+0xec>)
 8000c7a:	6013      	str	r3, [r2, #0]
	read_spi = xSemaphoreCreateBinary();
 8000c7c:	2203      	movs	r2, #3
 8000c7e:	2100      	movs	r1, #0
 8000c80:	2001      	movs	r0, #1
 8000c82:	f001 ffdb 	bl	8002c3c <xQueueGenericCreate>
 8000c86:	4603      	mov	r3, r0
 8000c88:	4a25      	ldr	r2, [pc, #148]	; (8000d20 <main+0xf0>)
 8000c8a:	6013      	str	r3, [r2, #0]

	adxl_data_queue = xQueueCreate(50, sizeof(AccelerometerData));  		//Create queue to hold read data
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2108      	movs	r1, #8
 8000c90:	2032      	movs	r0, #50	; 0x32
 8000c92:	f001 ffd3 	bl	8002c3c <xQueueGenericCreate>
 8000c96:	4603      	mov	r3, r0
 8000c98:	4a22      	ldr	r2, [pc, #136]	; (8000d24 <main+0xf4>)
 8000c9a:	6013      	str	r3, [r2, #0]
	filtered_data_queue = xQueueCreate(10, sizeof(AccelerometerData));		//Create queue to transmit the filtered data
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2108      	movs	r1, #8
 8000ca0:	200a      	movs	r0, #10
 8000ca2:	f001 ffcb 	bl	8002c3c <xQueueGenericCreate>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	4a1f      	ldr	r2, [pc, #124]	; (8000d28 <main+0xf8>)
 8000caa:	6013      	str	r3, [r2, #0]

	xTaskCreate(CommandLineRead, "Read UART", 1000, NULL, 4, NULL);
 8000cac:	2300      	movs	r3, #0
 8000cae:	9301      	str	r3, [sp, #4]
 8000cb0:	2304      	movs	r3, #4
 8000cb2:	9300      	str	r3, [sp, #0]
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000cba:	491c      	ldr	r1, [pc, #112]	; (8000d2c <main+0xfc>)
 8000cbc:	481c      	ldr	r0, [pc, #112]	; (8000d30 <main+0x100>)
 8000cbe:	f002 fe10 	bl	80038e2 <xTaskCreate>
	xTaskCreate(ReadADXLData, "Read ADXL Task", 1000, NULL, 3, NULL);
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	9301      	str	r3, [sp, #4]
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	9300      	str	r3, [sp, #0]
 8000cca:	2300      	movs	r3, #0
 8000ccc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000cd0:	4918      	ldr	r1, [pc, #96]	; (8000d34 <main+0x104>)
 8000cd2:	4819      	ldr	r0, [pc, #100]	; (8000d38 <main+0x108>)
 8000cd4:	f002 fe05 	bl	80038e2 <xTaskCreate>
	xTaskCreate(DataProcessing, "Data Processing Task", 1000, NULL, 2, NULL);
 8000cd8:	2300      	movs	r3, #0
 8000cda:	9301      	str	r3, [sp, #4]
 8000cdc:	2302      	movs	r3, #2
 8000cde:	9300      	str	r3, [sp, #0]
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ce6:	4915      	ldr	r1, [pc, #84]	; (8000d3c <main+0x10c>)
 8000ce8:	4815      	ldr	r0, [pc, #84]	; (8000d40 <main+0x110>)
 8000cea:	f002 fdfa 	bl	80038e2 <xTaskCreate>
	xTaskCreate(OutputData, "Print Filtered Data", 500, NULL, 1, NULL);
 8000cee:	2300      	movs	r3, #0
 8000cf0:	9301      	str	r3, [sp, #4]
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	9300      	str	r3, [sp, #0]
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000cfc:	4911      	ldr	r1, [pc, #68]	; (8000d44 <main+0x114>)
 8000cfe:	4812      	ldr	r0, [pc, #72]	; (8000d48 <main+0x118>)
 8000d00:	f002 fdef 	bl	80038e2 <xTaskCreate>

	vTaskStartScheduler();
 8000d04:	f002 ff32 	bl	8003b6c <vTaskStartScheduler>
 8000d08:	2300      	movs	r3, #0

}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40004400 	.word	0x40004400
 8000d14:	20000284 	.word	0x20000284
 8000d18:	20000250 	.word	0x20000250
 8000d1c:	200002a0 	.word	0x200002a0
 8000d20:	200002a4 	.word	0x200002a4
 8000d24:	20000298 	.word	0x20000298
 8000d28:	2000029c 	.word	0x2000029c
 8000d2c:	080085a0 	.word	0x080085a0
 8000d30:	080056cd 	.word	0x080056cd
 8000d34:	080085ac 	.word	0x080085ac
 8000d38:	080059e1 	.word	0x080059e1
 8000d3c:	080085bc 	.word	0x080085bc
 8000d40:	08005891 	.word	0x08005891
 8000d44:	080085d4 	.word	0x080085d4
 8000d48:	08005b55 	.word	0x08005b55

08000d4c <SPI_Specs_Init>:

/*
 * @Brief Function to set the SPI specs
 */
void SPI_Specs_Init()
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
	//Set desired pins
	SPI1_Example.SPI_Config.cs_gpio = GPIOA;
 8000d50:	4b12      	ldr	r3, [pc, #72]	; (8000d9c <SPI_Specs_Init+0x50>)
 8000d52:	4a13      	ldr	r2, [pc, #76]	; (8000da0 <SPI_Specs_Init+0x54>)
 8000d54:	609a      	str	r2, [r3, #8]
	SPI1_Example.SPI_Config.pin_clk = Pin5;
 8000d56:	4b11      	ldr	r3, [pc, #68]	; (8000d9c <SPI_Specs_Init+0x50>)
 8000d58:	2205      	movs	r2, #5
 8000d5a:	715a      	strb	r2, [r3, #5]
	SPI1_Example.SPI_Config.pin_miso = Pin6;
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <SPI_Specs_Init+0x50>)
 8000d5e:	2206      	movs	r2, #6
 8000d60:	71da      	strb	r2, [r3, #7]
	SPI1_Example.SPI_Config.pin_mosi = Pin7;
 8000d62:	4b0e      	ldr	r3, [pc, #56]	; (8000d9c <SPI_Specs_Init+0x50>)
 8000d64:	2207      	movs	r2, #7
 8000d66:	719a      	strb	r2, [r3, #6]

	//Set desired transfer methods
	SPI1_Example.ssm = SSM_Enable;
 8000d68:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <SPI_Specs_Init+0x50>)
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	745a      	strb	r2, [r3, #17]
	SPI1_Example.SPIx = SPI1;
 8000d6e:	4b0b      	ldr	r3, [pc, #44]	; (8000d9c <SPI_Specs_Init+0x50>)
 8000d70:	4a0c      	ldr	r2, [pc, #48]	; (8000da4 <SPI_Specs_Init+0x58>)
 8000d72:	601a      	str	r2, [r3, #0]
	SPI1_Example.SPI_Config.baudrate_ctrl = DIV4;
 8000d74:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <SPI_Specs_Init+0x50>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	731a      	strb	r2, [r3, #12]
	SPI1_Example.SPI_Config.cpha = Falling_Edge;
 8000d7a:	4b08      	ldr	r3, [pc, #32]	; (8000d9c <SPI_Specs_Init+0x50>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	739a      	strb	r2, [r3, #14]
	SPI1_Example.SPI_Config.cpol = Even_Polarity;
 8000d80:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <SPI_Specs_Init+0x50>)
 8000d82:	2202      	movs	r2, #2
 8000d84:	735a      	strb	r2, [r3, #13]
	SPI1_Example.SPI_Config.data_format = MSB_First;
 8000d86:	4b05      	ldr	r3, [pc, #20]	; (8000d9c <SPI_Specs_Init+0x50>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	73da      	strb	r2, [r3, #15]
	SPI1_Example.data_frame = Data_8_Bits;
 8000d8c:	4b03      	ldr	r3, [pc, #12]	; (8000d9c <SPI_Specs_Init+0x50>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	741a      	strb	r2, [r3, #16]
}
 8000d92:	bf00      	nop
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr
 8000d9c:	20000250 	.word	0x20000250
 8000da0:	40020000 	.word	0x40020000
 8000da4:	40013000 	.word	0x40013000

08000da8 <Slave_Pin_Init>:
/*
 * @Brief	This function enables GPIO output mode, so the GPIO pin can act as a slave pin
 * 			to the accelerometer data.
 */
void Slave_Pin_Init()
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af04      	add	r7, sp, #16
	//Create and initialze a slave pin with the desired port and pin
	GPIO_Config(&ADXL, GPIOA, Pin8, GPIO_Output, GPIO_PushPull, GPIO_LowSpeed, GPIO_PullUp);
 8000dae:	2301      	movs	r3, #1
 8000db0:	9302      	str	r3, [sp, #8]
 8000db2:	2300      	movs	r3, #0
 8000db4:	9301      	str	r3, [sp, #4]
 8000db6:	2300      	movs	r3, #0
 8000db8:	9300      	str	r3, [sp, #0]
 8000dba:	2301      	movs	r3, #1
 8000dbc:	2208      	movs	r2, #8
 8000dbe:	4908      	ldr	r1, [pc, #32]	; (8000de0 <Slave_Pin_Init+0x38>)
 8000dc0:	4808      	ldr	r0, [pc, #32]	; (8000de4 <Slave_Pin_Init+0x3c>)
 8000dc2:	f000 f9b8 	bl	8001136 <GPIO_Config>
	GPIO_Init(&ADXL, 0x0);
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	4806      	ldr	r0, [pc, #24]	; (8000de4 <Slave_Pin_Init+0x3c>)
 8000dca:	f000 fa9d 	bl	8001308 <GPIO_Init>
	GPIOA->ODR |= (1U << 8); //Used to enable the P-MOS and ensure CS is active high
 8000dce:	4b04      	ldr	r3, [pc, #16]	; (8000de0 <Slave_Pin_Init+0x38>)
 8000dd0:	695b      	ldr	r3, [r3, #20]
 8000dd2:	4a03      	ldr	r2, [pc, #12]	; (8000de0 <Slave_Pin_Init+0x38>)
 8000dd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dd8:	6153      	str	r3, [r2, #20]
}
 8000dda:	bf00      	nop
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	40020000 	.word	0x40020000
 8000de4:	20000278 	.word	0x20000278

08000de8 <Tim3_PWM_Init>:

void Tim3_PWM_Init(uint8_t channel)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	71fb      	strb	r3, [r7, #7]
	TIM3->CR1 |= CR1_ARPE_Enable;
 8000df2:	4b1e      	ldr	r3, [pc, #120]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a1d      	ldr	r2, [pc, #116]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000df8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dfc:	6013      	str	r3, [r2, #0]

	switch(channel)
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	2b04      	cmp	r3, #4
 8000e02:	d020      	beq.n	8000e46 <Tim3_PWM_Init+0x5e>
 8000e04:	2b04      	cmp	r3, #4
 8000e06:	dc2b      	bgt.n	8000e60 <Tim3_PWM_Init+0x78>
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d002      	beq.n	8000e12 <Tim3_PWM_Init+0x2a>
 8000e0c:	2b02      	cmp	r3, #2
 8000e0e:	d00d      	beq.n	8000e2c <Tim3_PWM_Init+0x44>
	case 4:
		TIM3->CCER |= CapComp4_Enable;
		TIM3->CCMR2 |= OCM4_PWM_Mode | OCPE4_Enable;
		break;
	}
}
 8000e10:	e026      	b.n	8000e60 <Tim3_PWM_Init+0x78>
		TIM3->CCER |= CapComp1_Enable;
 8000e12:	4b16      	ldr	r3, [pc, #88]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000e14:	6a1b      	ldr	r3, [r3, #32]
 8000e16:	4a15      	ldr	r2, [pc, #84]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000e18:	f043 0301 	orr.w	r3, r3, #1
 8000e1c:	6213      	str	r3, [r2, #32]
		TIM3->CCMR1 |= OCM1_PWM_Mode | OCPE1_Enable;
 8000e1e:	4b13      	ldr	r3, [pc, #76]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000e20:	699b      	ldr	r3, [r3, #24]
 8000e22:	4a12      	ldr	r2, [pc, #72]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000e24:	f043 0368 	orr.w	r3, r3, #104	; 0x68
 8000e28:	6193      	str	r3, [r2, #24]
		break;
 8000e2a:	e019      	b.n	8000e60 <Tim3_PWM_Init+0x78>
		TIM3->CCER |= CapComp2_Enable;
 8000e2c:	4b0f      	ldr	r3, [pc, #60]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000e2e:	6a1b      	ldr	r3, [r3, #32]
 8000e30:	4a0e      	ldr	r2, [pc, #56]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000e32:	f043 0310 	orr.w	r3, r3, #16
 8000e36:	6213      	str	r3, [r2, #32]
		TIM3->CCMR1 |= OCM2_PWM_Mode | OCPE2_Enable;
 8000e38:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	4a0b      	ldr	r2, [pc, #44]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000e3e:	f443 43d0 	orr.w	r3, r3, #26624	; 0x6800
 8000e42:	6193      	str	r3, [r2, #24]
		break;
 8000e44:	e00c      	b.n	8000e60 <Tim3_PWM_Init+0x78>
		TIM3->CCER |= CapComp4_Enable;
 8000e46:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000e48:	6a1b      	ldr	r3, [r3, #32]
 8000e4a:	4a08      	ldr	r2, [pc, #32]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000e4c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e50:	6213      	str	r3, [r2, #32]
		TIM3->CCMR2 |= OCM4_PWM_Mode | OCPE4_Enable;
 8000e52:	4b06      	ldr	r3, [pc, #24]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000e54:	69db      	ldr	r3, [r3, #28]
 8000e56:	4a05      	ldr	r2, [pc, #20]	; (8000e6c <Tim3_PWM_Init+0x84>)
 8000e58:	f443 43d0 	orr.w	r3, r3, #26624	; 0x6800
 8000e5c:	61d3      	str	r3, [r2, #28]
		break;
 8000e5e:	bf00      	nop
}
 8000e60:	bf00      	nop
 8000e62:	370c      	adds	r7, #12
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr
 8000e6c:	40000400 	.word	0x40000400

08000e70 <Tim3Init>:

void Tim3Init()
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b08e      	sub	sp, #56	; 0x38
 8000e74:	af04      	add	r7, sp, #16
	GPIO_Config_t x_axis, y_axis, z_axis;

	//Enable Clock Access to TIM2
	RCC_APB1Cmd(TIM3_Enable, ENABLE);
 8000e76:	2101      	movs	r1, #1
 8000e78:	2002      	movs	r0, #2
 8000e7a:	f000 feb1 	bl	8001be0 <RCC_APB1Cmd>

	//Init the output ports for ouput compare mode
	GPIO_Config(&x_axis, GPIOC, Pin6, GPIO_AF, GPIO_PushPull, GPIO_MediumSpeed, GPIO_PUPD_None);
 8000e7e:	f107 001c 	add.w	r0, r7, #28
 8000e82:	2300      	movs	r3, #0
 8000e84:	9302      	str	r3, [sp, #8]
 8000e86:	2301      	movs	r3, #1
 8000e88:	9301      	str	r3, [sp, #4]
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	9300      	str	r3, [sp, #0]
 8000e8e:	2302      	movs	r3, #2
 8000e90:	2206      	movs	r2, #6
 8000e92:	4926      	ldr	r1, [pc, #152]	; (8000f2c <Tim3Init+0xbc>)
 8000e94:	f000 f94f 	bl	8001136 <GPIO_Config>
	GPIO_Init(&x_axis, AF2);
 8000e98:	f107 031c 	add.w	r3, r7, #28
 8000e9c:	2102      	movs	r1, #2
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f000 fa32 	bl	8001308 <GPIO_Init>

	GPIO_Config(&y_axis, GPIOC, Pin7, GPIO_AF, GPIO_PushPull, GPIO_MediumSpeed, GPIO_PUPD_None);
 8000ea4:	f107 0010 	add.w	r0, r7, #16
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	9302      	str	r3, [sp, #8]
 8000eac:	2301      	movs	r3, #1
 8000eae:	9301      	str	r3, [sp, #4]
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	9300      	str	r3, [sp, #0]
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	2207      	movs	r2, #7
 8000eb8:	491c      	ldr	r1, [pc, #112]	; (8000f2c <Tim3Init+0xbc>)
 8000eba:	f000 f93c 	bl	8001136 <GPIO_Config>
	GPIO_Init(&y_axis, AF2);
 8000ebe:	f107 0310 	add.w	r3, r7, #16
 8000ec2:	2102      	movs	r1, #2
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f000 fa1f 	bl	8001308 <GPIO_Init>

	GPIO_Config(&z_axis, GPIOC, Pin9, GPIO_AF, GPIO_PushPull, GPIO_MediumSpeed, GPIO_PUPD_None);
 8000eca:	1d38      	adds	r0, r7, #4
 8000ecc:	2300      	movs	r3, #0
 8000ece:	9302      	str	r3, [sp, #8]
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	9301      	str	r3, [sp, #4]
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	9300      	str	r3, [sp, #0]
 8000ed8:	2302      	movs	r3, #2
 8000eda:	2209      	movs	r2, #9
 8000edc:	4913      	ldr	r1, [pc, #76]	; (8000f2c <Tim3Init+0xbc>)
 8000ede:	f000 f92a 	bl	8001136 <GPIO_Config>
	GPIO_Init(&z_axis, AF2);
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	2102      	movs	r1, #2
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f000 fa0e 	bl	8001308 <GPIO_Init>

	//Enable PWM mode on the specified channels
	Tim3_PWM_Init(1);
 8000eec:	2001      	movs	r0, #1
 8000eee:	f7ff ff7b 	bl	8000de8 <Tim3_PWM_Init>
	Tim3_PWM_Init(2);
 8000ef2:	2002      	movs	r0, #2
 8000ef4:	f7ff ff78 	bl	8000de8 <Tim3_PWM_Init>
	Tim3_PWM_Init(4);
 8000ef8:	2004      	movs	r0, #4
 8000efa:	f7ff ff75 	bl	8000de8 <Tim3_PWM_Init>

	//Set Prescaler and value to count to
	TIM3->PSC = 16;
 8000efe:	4b0c      	ldr	r3, [pc, #48]	; (8000f30 <Tim3Init+0xc0>)
 8000f00:	2210      	movs	r2, #16
 8000f02:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->ARR = 150;
 8000f04:	4b0a      	ldr	r3, [pc, #40]	; (8000f30 <Tim3Init+0xc0>)
 8000f06:	2296      	movs	r2, #150	; 0x96
 8000f08:	62da      	str	r2, [r3, #44]	; 0x2c

	//Enable the TIM2
	TIM3->EGR |= EGR_Enable;
 8000f0a:	4b09      	ldr	r3, [pc, #36]	; (8000f30 <Tim3Init+0xc0>)
 8000f0c:	695b      	ldr	r3, [r3, #20]
 8000f0e:	4a08      	ldr	r2, [pc, #32]	; (8000f30 <Tim3Init+0xc0>)
 8000f10:	f043 0301 	orr.w	r3, r3, #1
 8000f14:	6153      	str	r3, [r2, #20]
	TIM3->CR1 |= CR1_CEN;
 8000f16:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <Tim3Init+0xc0>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a05      	ldr	r2, [pc, #20]	; (8000f30 <Tim3Init+0xc0>)
 8000f1c:	f043 0301 	orr.w	r3, r3, #1
 8000f20:	6013      	str	r3, [r2, #0]

}
 8000f22:	bf00      	nop
 8000f24:	3728      	adds	r7, #40	; 0x28
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40020800 	.word	0x40020800
 8000f30:	40000400 	.word	0x40000400

08000f34 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  return 1;
 8000f38:	2301      	movs	r3, #1
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <_kill>:

int _kill(int pid, int sig)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f4e:	f005 fc1b 	bl	8006788 <__errno>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2216      	movs	r2, #22
 8000f56:	601a      	str	r2, [r3, #0]
  return -1;
 8000f58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <_exit>:

void _exit (int status)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff ffe7 	bl	8000f44 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f76:	e7fe      	b.n	8000f76 <_exit+0x12>

08000f78 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	60b9      	str	r1, [r7, #8]
 8000f82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]
 8000f88:	e00a      	b.n	8000fa0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f8a:	f3af 8000 	nop.w
 8000f8e:	4601      	mov	r1, r0
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	1c5a      	adds	r2, r3, #1
 8000f94:	60ba      	str	r2, [r7, #8]
 8000f96:	b2ca      	uxtb	r2, r1
 8000f98:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	617b      	str	r3, [r7, #20]
 8000fa0:	697a      	ldr	r2, [r7, #20]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	dbf0      	blt.n	8000f8a <_read+0x12>
  }

  return len;
 8000fa8:	687b      	ldr	r3, [r7, #4]
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3718      	adds	r7, #24
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b086      	sub	sp, #24
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	60f8      	str	r0, [r7, #12]
 8000fba:	60b9      	str	r1, [r7, #8]
 8000fbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
 8000fc2:	e009      	b.n	8000fd8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	1c5a      	adds	r2, r3, #1
 8000fc8:	60ba      	str	r2, [r7, #8]
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fdf3 	bl	8000bb8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	697a      	ldr	r2, [r7, #20]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	dbf1      	blt.n	8000fc4 <_write+0x12>
  }
  return len;
 8000fe0:	687b      	ldr	r3, [r7, #4]
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3718      	adds	r7, #24
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <_close>:

int _close(int file)
{
 8000fea:	b480      	push	{r7}
 8000fec:	b083      	sub	sp, #12
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr

08001002 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001002:	b480      	push	{r7}
 8001004:	b083      	sub	sp, #12
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
 800100a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001012:	605a      	str	r2, [r3, #4]
  return 0;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	370c      	adds	r7, #12
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <_isatty>:

int _isatty(int file)
{
 8001022:	b480      	push	{r7}
 8001024:	b083      	sub	sp, #12
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800102a:	2301      	movs	r3, #1
}
 800102c:	4618      	mov	r0, r3
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001044:	2300      	movs	r3, #0
}
 8001046:	4618      	mov	r0, r3
 8001048:	3714      	adds	r7, #20
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
	...

08001054 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800105c:	4a14      	ldr	r2, [pc, #80]	; (80010b0 <_sbrk+0x5c>)
 800105e:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <_sbrk+0x60>)
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001068:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <_sbrk+0x64>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d102      	bne.n	8001076 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001070:	4b11      	ldr	r3, [pc, #68]	; (80010b8 <_sbrk+0x64>)
 8001072:	4a12      	ldr	r2, [pc, #72]	; (80010bc <_sbrk+0x68>)
 8001074:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001076:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <_sbrk+0x64>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4413      	add	r3, r2
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	429a      	cmp	r2, r3
 8001082:	d207      	bcs.n	8001094 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001084:	f005 fb80 	bl	8006788 <__errno>
 8001088:	4603      	mov	r3, r0
 800108a:	220c      	movs	r2, #12
 800108c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800108e:	f04f 33ff 	mov.w	r3, #4294967295
 8001092:	e009      	b.n	80010a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001094:	4b08      	ldr	r3, [pc, #32]	; (80010b8 <_sbrk+0x64>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800109a:	4b07      	ldr	r3, [pc, #28]	; (80010b8 <_sbrk+0x64>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4413      	add	r3, r2
 80010a2:	4a05      	ldr	r2, [pc, #20]	; (80010b8 <_sbrk+0x64>)
 80010a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010a6:	68fb      	ldr	r3, [r7, #12]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3718      	adds	r7, #24
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20018000 	.word	0x20018000
 80010b4:	00000400 	.word	0x00000400
 80010b8:	200002c8 	.word	0x200002c8
 80010bc:	20004d68 	.word	0x20004d68

080010c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010c4:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <SystemInit+0x20>)
 80010c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010ca:	4a05      	ldr	r2, [pc, #20]	; (80010e0 <SystemInit+0x20>)
 80010cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	e000ed00 	.word	0xe000ed00

080010e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80010e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800111c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80010e8:	f7ff ffea 	bl	80010c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010ec:	480c      	ldr	r0, [pc, #48]	; (8001120 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010ee:	490d      	ldr	r1, [pc, #52]	; (8001124 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010f0:	4a0d      	ldr	r2, [pc, #52]	; (8001128 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010f4:	e002      	b.n	80010fc <LoopCopyDataInit>

080010f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010fa:	3304      	adds	r3, #4

080010fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001100:	d3f9      	bcc.n	80010f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001102:	4a0a      	ldr	r2, [pc, #40]	; (800112c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001104:	4c0a      	ldr	r4, [pc, #40]	; (8001130 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001106:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001108:	e001      	b.n	800110e <LoopFillZerobss>

0800110a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800110a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800110c:	3204      	adds	r2, #4

0800110e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800110e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001110:	d3fb      	bcc.n	800110a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001112:	f005 fb3f 	bl	8006794 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001116:	f7ff fd8b 	bl	8000c30 <main>
  bx  lr    
 800111a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800111c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001120:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001124:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 8001128:	08008984 	.word	0x08008984
  ldr r2, =_sbss
 800112c:	20000234 	.word	0x20000234
  ldr r4, =_ebss
 8001130:	20004d64 	.word	0x20004d64

08001134 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001134:	e7fe      	b.n	8001134 <ADC_IRQHandler>

08001136 <GPIO_Config>:
 * 			0x0		or		GPIO_PUPD_None
 * 			0x1		or		GPIO_PullUp
 * 			0x2		or		GPIO_PullDown
 */
void GPIO_Config(GPIO_Config_t *GPIO_Config, GPIO_TypeDef *Port, uint8_t Pin, uint8_t Mode, uint8_t OType, uint8_t OSpeed, uint8_t PUPD)
{
 8001136:	b480      	push	{r7}
 8001138:	b085      	sub	sp, #20
 800113a:	af00      	add	r7, sp, #0
 800113c:	60f8      	str	r0, [r7, #12]
 800113e:	60b9      	str	r1, [r7, #8]
 8001140:	4611      	mov	r1, r2
 8001142:	461a      	mov	r2, r3
 8001144:	460b      	mov	r3, r1
 8001146:	71fb      	strb	r3, [r7, #7]
 8001148:	4613      	mov	r3, r2
 800114a:	71bb      	strb	r3, [r7, #6]
	GPIO_Config->GPIO_Pin = Pin;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	79fa      	ldrb	r2, [r7, #7]
 8001150:	701a      	strb	r2, [r3, #0]
	GPIO_Config->GPIO_Port = Port;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	68ba      	ldr	r2, [r7, #8]
 8001156:	609a      	str	r2, [r3, #8]
	GPIO_Config->GPIO_MODE = Mode;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	79ba      	ldrb	r2, [r7, #6]
 800115c:	705a      	strb	r2, [r3, #1]
	GPIO_Config->GPIO_OTYPE = OType;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	7e3a      	ldrb	r2, [r7, #24]
 8001162:	709a      	strb	r2, [r3, #2]
	GPIO_Config->GPIO_OSPEED = OSpeed;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	7f3a      	ldrb	r2, [r7, #28]
 8001168:	70da      	strb	r2, [r3, #3]
	GPIO_Config->GPIO_PUPD = PUPD;
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001170:	711a      	strb	r2, [r3, #4]
}
 8001172:	bf00      	nop
 8001174:	3714      	adds	r7, #20
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
	...

08001180 <GPIO_PeriphClck>:
 * @param	GPIOx: Defines the specific GPIO port, where x can range from A - E, or H.
 *
 * @param	state: Specifies whether to enable or disable the peripheral.
 */
void GPIO_PeriphClck(GPIO_TypeDef *GPIOx, FunctionalState state)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	460b      	mov	r3, r1
 800118a:	70fb      	strb	r3, [r7, #3]
	if(state == ENABLE)
 800118c:	78fb      	ldrb	r3, [r7, #3]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d135      	bne.n	80011fe <GPIO_PeriphClck+0x7e>
	{
		if(GPIOx == GPIOA)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a36      	ldr	r2, [pc, #216]	; (8001270 <GPIO_PeriphClck+0xf0>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d104      	bne.n	80011a4 <GPIO_PeriphClck+0x24>
		{
			RCC_AHB1Cmd(GPIOA_Enable, ENABLE);
 800119a:	2101      	movs	r1, #1
 800119c:	2001      	movs	r0, #1
 800119e:	f000 fcff 	bl	8001ba0 <RCC_AHB1Cmd>
			RCC_AHB1Cmd(GPIOH_Enable, DISABLE);
		}

	}

}
 80011a2:	e061      	b.n	8001268 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOB)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4a33      	ldr	r2, [pc, #204]	; (8001274 <GPIO_PeriphClck+0xf4>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d104      	bne.n	80011b6 <GPIO_PeriphClck+0x36>
			RCC_AHB1Cmd(GPIOB_Enable, ENABLE);
 80011ac:	2101      	movs	r1, #1
 80011ae:	2002      	movs	r0, #2
 80011b0:	f000 fcf6 	bl	8001ba0 <RCC_AHB1Cmd>
}
 80011b4:	e058      	b.n	8001268 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOC)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a2f      	ldr	r2, [pc, #188]	; (8001278 <GPIO_PeriphClck+0xf8>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d104      	bne.n	80011c8 <GPIO_PeriphClck+0x48>
			RCC_AHB1Cmd(GPIOC_Enable, ENABLE);
 80011be:	2101      	movs	r1, #1
 80011c0:	2004      	movs	r0, #4
 80011c2:	f000 fced 	bl	8001ba0 <RCC_AHB1Cmd>
}
 80011c6:	e04f      	b.n	8001268 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOD)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a2c      	ldr	r2, [pc, #176]	; (800127c <GPIO_PeriphClck+0xfc>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d104      	bne.n	80011da <GPIO_PeriphClck+0x5a>
			RCC_AHB1Cmd(GPIOD_Enable, ENABLE);
 80011d0:	2101      	movs	r1, #1
 80011d2:	2008      	movs	r0, #8
 80011d4:	f000 fce4 	bl	8001ba0 <RCC_AHB1Cmd>
}
 80011d8:	e046      	b.n	8001268 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOE)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a28      	ldr	r2, [pc, #160]	; (8001280 <GPIO_PeriphClck+0x100>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d104      	bne.n	80011ec <GPIO_PeriphClck+0x6c>
			RCC_AHB1Cmd(GPIOE_Enable, ENABLE);
 80011e2:	2101      	movs	r1, #1
 80011e4:	2010      	movs	r0, #16
 80011e6:	f000 fcdb 	bl	8001ba0 <RCC_AHB1Cmd>
}
 80011ea:	e03d      	b.n	8001268 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOH)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	4a25      	ldr	r2, [pc, #148]	; (8001284 <GPIO_PeriphClck+0x104>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d139      	bne.n	8001268 <GPIO_PeriphClck+0xe8>
			RCC_AHB1Cmd(GPIOH_Enable, ENABLE);
 80011f4:	2101      	movs	r1, #1
 80011f6:	2080      	movs	r0, #128	; 0x80
 80011f8:	f000 fcd2 	bl	8001ba0 <RCC_AHB1Cmd>
}
 80011fc:	e034      	b.n	8001268 <GPIO_PeriphClck+0xe8>
		if(GPIOx == GPIOA)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a1b      	ldr	r2, [pc, #108]	; (8001270 <GPIO_PeriphClck+0xf0>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d104      	bne.n	8001210 <GPIO_PeriphClck+0x90>
			RCC_AHB1Cmd(GPIOA_Enable, DISABLE);
 8001206:	2100      	movs	r1, #0
 8001208:	2001      	movs	r0, #1
 800120a:	f000 fcc9 	bl	8001ba0 <RCC_AHB1Cmd>
}
 800120e:	e02b      	b.n	8001268 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOB)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4a18      	ldr	r2, [pc, #96]	; (8001274 <GPIO_PeriphClck+0xf4>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d104      	bne.n	8001222 <GPIO_PeriphClck+0xa2>
			RCC_AHB1Cmd(GPIOB_Enable, DISABLE);
 8001218:	2100      	movs	r1, #0
 800121a:	2002      	movs	r0, #2
 800121c:	f000 fcc0 	bl	8001ba0 <RCC_AHB1Cmd>
}
 8001220:	e022      	b.n	8001268 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOC)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4a14      	ldr	r2, [pc, #80]	; (8001278 <GPIO_PeriphClck+0xf8>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d104      	bne.n	8001234 <GPIO_PeriphClck+0xb4>
			RCC_AHB1Cmd(GPIOC_Enable, DISABLE);
 800122a:	2100      	movs	r1, #0
 800122c:	2004      	movs	r0, #4
 800122e:	f000 fcb7 	bl	8001ba0 <RCC_AHB1Cmd>
}
 8001232:	e019      	b.n	8001268 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOD)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	4a11      	ldr	r2, [pc, #68]	; (800127c <GPIO_PeriphClck+0xfc>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d104      	bne.n	8001246 <GPIO_PeriphClck+0xc6>
			RCC_AHB1Cmd(GPIOD_Enable, DISABLE);
 800123c:	2100      	movs	r1, #0
 800123e:	2008      	movs	r0, #8
 8001240:	f000 fcae 	bl	8001ba0 <RCC_AHB1Cmd>
}
 8001244:	e010      	b.n	8001268 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOE)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a0d      	ldr	r2, [pc, #52]	; (8001280 <GPIO_PeriphClck+0x100>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d104      	bne.n	8001258 <GPIO_PeriphClck+0xd8>
			RCC_AHB1Cmd(GPIOE_Enable, DISABLE);
 800124e:	2100      	movs	r1, #0
 8001250:	2010      	movs	r0, #16
 8001252:	f000 fca5 	bl	8001ba0 <RCC_AHB1Cmd>
}
 8001256:	e007      	b.n	8001268 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOH)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4a0a      	ldr	r2, [pc, #40]	; (8001284 <GPIO_PeriphClck+0x104>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d103      	bne.n	8001268 <GPIO_PeriphClck+0xe8>
			RCC_AHB1Cmd(GPIOH_Enable, DISABLE);
 8001260:	2100      	movs	r1, #0
 8001262:	2080      	movs	r0, #128	; 0x80
 8001264:	f000 fc9c 	bl	8001ba0 <RCC_AHB1Cmd>
}
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40020000 	.word	0x40020000
 8001274:	40020400 	.word	0x40020400
 8001278:	40020800 	.word	0x40020800
 800127c:	40020c00 	.word	0x40020c00
 8001280:	40021000 	.word	0x40021000
 8001284:	40021c00 	.word	0x40021c00

08001288 <GPIO_AlternateFunctionConfig>:
 * @param	alt_function: This will take in the alternate function value that the user wishes to use.
 * 			The specific alternate function values and their functions are present in the data sheet.
 * 			The inputs for this function are AF0 - AF15;
 */
void GPIO_AlternateFunctionConfig(GPIO_Config_t *GPIO_Config, AFR_Config_t alt_function)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	460b      	mov	r3, r1
 8001292:	70fb      	strb	r3, [r7, #3]
	uint8_t pin = GPIO_Config->GPIO_Pin;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	73fb      	strb	r3, [r7, #15]
	uint8_t alt_function_array = pin/8;
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	08db      	lsrs	r3, r3, #3
 800129e:	73bb      	strb	r3, [r7, #14]

	if(alt_function_array == 1)
 80012a0:	7bbb      	ldrb	r3, [r7, #14]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d102      	bne.n	80012ac <GPIO_AlternateFunctionConfig+0x24>
	{
		pin -= 8;
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	3b08      	subs	r3, #8
 80012aa:	73fb      	strb	r3, [r7, #15]
	}

	GPIO_Config->GPIO_Port->AFR[alt_function_array] &= ~(AF15 << (pin * 4));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	7bba      	ldrb	r2, [r7, #14]
 80012b2:	3208      	adds	r2, #8
 80012b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80012b8:	7bfb      	ldrb	r3, [r7, #15]
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	220f      	movs	r2, #15
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	43db      	mvns	r3, r3
 80012c4:	4618      	mov	r0, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	7bba      	ldrb	r2, [r7, #14]
 80012cc:	4001      	ands	r1, r0
 80012ce:	3208      	adds	r2, #8
 80012d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	GPIO_Config->GPIO_Port->AFR[alt_function_array] |= (alt_function << (pin * 4));
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	7bba      	ldrb	r2, [r7, #14]
 80012da:	3208      	adds	r2, #8
 80012dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80012e0:	78fa      	ldrb	r2, [r7, #3]
 80012e2:	7bfb      	ldrb	r3, [r7, #15]
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	4618      	mov	r0, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	7bba      	ldrb	r2, [r7, #14]
 80012f2:	4301      	orrs	r1, r0
 80012f4:	3208      	adds	r2, #8
 80012f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80012fa:	bf00      	nop
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
	...

08001308 <GPIO_Init>:
 *
 * @param	GPIO_Config: pointer to the GPIO_Config_t data structure that contains the
 * 			configuration parameters for the specific GPIO pin.
 */
void GPIO_Init(GPIO_Config_t *GPIO_Config, AFR_Config_t alt_function)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	460b      	mov	r3, r1
 8001312:	70fb      	strb	r3, [r7, #3]
	uint8_t pin = GPIO_Config->GPIO_Pin;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	73fb      	strb	r3, [r7, #15]
	uint32_t temp_variable;

	GPIO_PeriphClck(GPIO_Config->GPIO_Port, ENABLE);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	2101      	movs	r1, #1
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff ff2d 	bl	8001180 <GPIO_PeriphClck>

	if(GPIO_Config->GPIO_Pin == AllPins)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b10      	cmp	r3, #16
 800132c:	f040 8094 	bne.w	8001458 <GPIO_Init+0x150>
	{
		if(GPIO_Config->GPIO_Port == GPIOA)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	4a88      	ldr	r2, [pc, #544]	; (8001558 <GPIO_Init+0x250>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d112      	bne.n	8001360 <GPIO_Init+0x58>
		{
			/*Use the lock configuration to lock PA13 and PA14*/
			GPIO_Config->GPIO_Port->LCKR = LCKR_1_Pin13_Pin14;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	f44f 32b0 	mov.w	r2, #90112	; 0x16000
 8001342:	61da      	str	r2, [r3, #28]
			GPIO_Config->GPIO_Port->LCKR = LCKR_0_Pin13_Pin14;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 800134c:	61da      	str	r2, [r3, #28]
			GPIO_Config->GPIO_Port->LCKR = LCKR_1_Pin13_Pin14;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	f44f 32b0 	mov.w	r2, #90112	; 0x16000
 8001356:	61da      	str	r2, [r3, #28]
			temp_variable = GPIO_Config->GPIO_Port->LCKR;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	60bb      	str	r3, [r7, #8]
		}

		/*Used to set each pin is AllPins is set by user*/
		for(pin = 0; pin < 16; pin++)
 8001360:	2300      	movs	r3, #0
 8001362:	73fb      	strb	r3, [r7, #15]
 8001364:	e074      	b.n	8001450 <GPIO_Init+0x148>
		{
			GPIO_Config->GPIO_Port->MODER &= ~(GPIO_Mode_Reset << (pin * 2));
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	7bfb      	ldrb	r3, [r7, #15]
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	2103      	movs	r1, #3
 8001372:	fa01 f303 	lsl.w	r3, r1, r3
 8001376:	43db      	mvns	r3, r3
 8001378:	4619      	mov	r1, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	400a      	ands	r2, r1
 8001380:	601a      	str	r2, [r3, #0]
			GPIO_Config->GPIO_Port->MODER |= ((GPIO_Config->GPIO_MODE) << (pin * 2));
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	785b      	ldrb	r3, [r3, #1]
 800138c:	4619      	mov	r1, r3
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	fa01 f303 	lsl.w	r3, r1, r3
 8001396:	4619      	mov	r1, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	430a      	orrs	r2, r1
 800139e:	601a      	str	r2, [r3, #0]

			GPIO_Config->GPIO_Port->OTYPER &= ~(GPIO_OType_Reset << pin);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	685a      	ldr	r2, [r3, #4]
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
 80013a8:	2101      	movs	r1, #1
 80013aa:	fa01 f303 	lsl.w	r3, r1, r3
 80013ae:	43db      	mvns	r3, r3
 80013b0:	4619      	mov	r1, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	400a      	ands	r2, r1
 80013b8:	605a      	str	r2, [r3, #4]
			GPIO_Config->GPIO_Port->OTYPER |= ((GPIO_Config->GPIO_OTYPE) << pin);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	789b      	ldrb	r3, [r3, #2]
 80013c4:	4619      	mov	r1, r3
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	fa01 f303 	lsl.w	r3, r1, r3
 80013cc:	4619      	mov	r1, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	430a      	orrs	r2, r1
 80013d4:	605a      	str	r2, [r3, #4]

			GPIO_Config->GPIO_Port->OSPEEDR &= ~(GPIO_OSpeed_Reset << (pin * 2));
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	689a      	ldr	r2, [r3, #8]
 80013dc:	7bfb      	ldrb	r3, [r7, #15]
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	2101      	movs	r1, #1
 80013e2:	fa01 f303 	lsl.w	r3, r1, r3
 80013e6:	43db      	mvns	r3, r3
 80013e8:	4619      	mov	r1, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	400a      	ands	r2, r1
 80013f0:	609a      	str	r2, [r3, #8]
			GPIO_Config->GPIO_Port->OSPEEDR |= ((GPIO_Config->GPIO_OSPEED) << (pin * 2));
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	689a      	ldr	r2, [r3, #8]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	78db      	ldrb	r3, [r3, #3]
 80013fc:	4619      	mov	r1, r3
 80013fe:	7bfb      	ldrb	r3, [r7, #15]
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	fa01 f303 	lsl.w	r3, r1, r3
 8001406:	4619      	mov	r1, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	430a      	orrs	r2, r1
 800140e:	609a      	str	r2, [r3, #8]

			GPIO_Config->GPIO_Port->PUPDR &= ~(GPIO_PUPD_Reset << (pin * 2));
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	68da      	ldr	r2, [r3, #12]
 8001416:	7bfb      	ldrb	r3, [r7, #15]
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	2103      	movs	r1, #3
 800141c:	fa01 f303 	lsl.w	r3, r1, r3
 8001420:	43db      	mvns	r3, r3
 8001422:	4619      	mov	r1, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	400a      	ands	r2, r1
 800142a:	60da      	str	r2, [r3, #12]
			GPIO_Config->GPIO_Port->PUPDR |= ((GPIO_Config->GPIO_PUPD) << (pin * 2));
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	68da      	ldr	r2, [r3, #12]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	791b      	ldrb	r3, [r3, #4]
 8001436:	4619      	mov	r1, r3
 8001438:	7bfb      	ldrb	r3, [r7, #15]
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	fa01 f303 	lsl.w	r3, r1, r3
 8001440:	4619      	mov	r1, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	430a      	orrs	r2, r1
 8001448:	60da      	str	r2, [r3, #12]
		for(pin = 0; pin < 16; pin++)
 800144a:	7bfb      	ldrb	r3, [r7, #15]
 800144c:	3301      	adds	r3, #1
 800144e:	73fb      	strb	r3, [r7, #15]
 8001450:	7bfb      	ldrb	r3, [r7, #15]
 8001452:	2b0f      	cmp	r3, #15
 8001454:	d987      	bls.n	8001366 <GPIO_Init+0x5e>

		GPIO_Config->GPIO_Port->MODER &= ~(GPIO_Mode_Reset << (pin * 2));
		GPIO_Config->GPIO_Port->MODER |= ((GPIO_Config->GPIO_MODE) << (pin * 2));
	}

}
 8001456:	e07a      	b.n	800154e <GPIO_Init+0x246>
		if(GPIO_Config->GPIO_MODE == GPIO_AF)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	785b      	ldrb	r3, [r3, #1]
 800145c:	2b02      	cmp	r3, #2
 800145e:	d104      	bne.n	800146a <GPIO_Init+0x162>
			GPIO_AlternateFunctionConfig(GPIO_Config, alt_function);
 8001460:	78fb      	ldrb	r3, [r7, #3]
 8001462:	4619      	mov	r1, r3
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f7ff ff0f 	bl	8001288 <GPIO_AlternateFunctionConfig>
		GPIO_Config->GPIO_Port->OTYPER &= ~(GPIO_OType_Reset << pin);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	685a      	ldr	r2, [r3, #4]
 8001470:	7bfb      	ldrb	r3, [r7, #15]
 8001472:	2101      	movs	r1, #1
 8001474:	fa01 f303 	lsl.w	r3, r1, r3
 8001478:	43db      	mvns	r3, r3
 800147a:	4619      	mov	r1, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	400a      	ands	r2, r1
 8001482:	605a      	str	r2, [r3, #4]
		GPIO_Config->GPIO_Port->OTYPER |= ((GPIO_Config->GPIO_OTYPE) << pin);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	685a      	ldr	r2, [r3, #4]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	789b      	ldrb	r3, [r3, #2]
 800148e:	4619      	mov	r1, r3
 8001490:	7bfb      	ldrb	r3, [r7, #15]
 8001492:	fa01 f303 	lsl.w	r3, r1, r3
 8001496:	4619      	mov	r1, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	430a      	orrs	r2, r1
 800149e:	605a      	str	r2, [r3, #4]
		GPIO_Config->GPIO_Port->OSPEEDR &= ~(GPIO_OSpeed_Reset << (pin * 2));
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	689a      	ldr	r2, [r3, #8]
 80014a6:	7bfb      	ldrb	r3, [r7, #15]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	2101      	movs	r1, #1
 80014ac:	fa01 f303 	lsl.w	r3, r1, r3
 80014b0:	43db      	mvns	r3, r3
 80014b2:	4619      	mov	r1, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	400a      	ands	r2, r1
 80014ba:	609a      	str	r2, [r3, #8]
		GPIO_Config->GPIO_Port->OSPEEDR |= ((GPIO_Config->GPIO_OSPEED) << (pin * 2));
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	689a      	ldr	r2, [r3, #8]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	78db      	ldrb	r3, [r3, #3]
 80014c6:	4619      	mov	r1, r3
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	fa01 f303 	lsl.w	r3, r1, r3
 80014d0:	4619      	mov	r1, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	430a      	orrs	r2, r1
 80014d8:	609a      	str	r2, [r3, #8]
		GPIO_Config->GPIO_Port->PUPDR &= ~(GPIO_PUPD_Reset << (pin * 2));
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	68da      	ldr	r2, [r3, #12]
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	2103      	movs	r1, #3
 80014e6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ea:	43db      	mvns	r3, r3
 80014ec:	4619      	mov	r1, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	400a      	ands	r2, r1
 80014f4:	60da      	str	r2, [r3, #12]
		GPIO_Config->GPIO_Port->PUPDR |= ((GPIO_Config->GPIO_PUPD) << (pin * 2));
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	68da      	ldr	r2, [r3, #12]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	791b      	ldrb	r3, [r3, #4]
 8001500:	4619      	mov	r1, r3
 8001502:	7bfb      	ldrb	r3, [r7, #15]
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	fa01 f303 	lsl.w	r3, r1, r3
 800150a:	4619      	mov	r1, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	430a      	orrs	r2, r1
 8001512:	60da      	str	r2, [r3, #12]
		GPIO_Config->GPIO_Port->MODER &= ~(GPIO_Mode_Reset << (pin * 2));
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	7bfb      	ldrb	r3, [r7, #15]
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	2103      	movs	r1, #3
 8001520:	fa01 f303 	lsl.w	r3, r1, r3
 8001524:	43db      	mvns	r3, r3
 8001526:	4619      	mov	r1, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	400a      	ands	r2, r1
 800152e:	601a      	str	r2, [r3, #0]
		GPIO_Config->GPIO_Port->MODER |= ((GPIO_Config->GPIO_MODE) << (pin * 2));
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	785b      	ldrb	r3, [r3, #1]
 800153a:	4619      	mov	r1, r3
 800153c:	7bfb      	ldrb	r3, [r7, #15]
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	fa01 f303 	lsl.w	r3, r1, r3
 8001544:	4619      	mov	r1, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	430a      	orrs	r2, r1
 800154c:	601a      	str	r2, [r3, #0]
}
 800154e:	bf00      	nop
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40020000 	.word	0x40020000

0800155c <SPI1_Periph_Enable>:

/*
 * @Brief SPI peripheral enabled specified for SPI1. There are 3 other functions: 1 for each SPI peripheral.
 */
void SPI1_Periph_Enable(uint8_t ssm_enabled, GPIO_TypeDef *GPIOx, uint8_t cs_pin, uint8_t clk_pin, uint8_t mosi_pin, uint8_t miso_pin)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b08a      	sub	sp, #40	; 0x28
 8001560:	af04      	add	r7, sp, #16
 8001562:	6039      	str	r1, [r7, #0]
 8001564:	4611      	mov	r1, r2
 8001566:	461a      	mov	r2, r3
 8001568:	4603      	mov	r3, r0
 800156a:	71fb      	strb	r3, [r7, #7]
 800156c:	460b      	mov	r3, r1
 800156e:	71bb      	strb	r3, [r7, #6]
 8001570:	4613      	mov	r3, r2
 8001572:	717b      	strb	r3, [r7, #5]
	GPIO_Config_t SPI1_Periph;

	//Check if SSM bit is disabled
	if(!ssm_enabled)
 8001574:	79fb      	ldrb	r3, [r7, #7]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d112      	bne.n	80015a0 <SPI1_Periph_Enable+0x44>
	{
		//Configure the NSS pin for alternate function
		GPIO_Config(&SPI1_Periph, GPIOA, cs_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 800157a:	79ba      	ldrb	r2, [r7, #6]
 800157c:	f107 000c 	add.w	r0, r7, #12
 8001580:	2300      	movs	r3, #0
 8001582:	9302      	str	r3, [sp, #8]
 8001584:	2300      	movs	r3, #0
 8001586:	9301      	str	r3, [sp, #4]
 8001588:	2300      	movs	r3, #0
 800158a:	9300      	str	r3, [sp, #0]
 800158c:	2302      	movs	r3, #2
 800158e:	494d      	ldr	r1, [pc, #308]	; (80016c4 <SPI1_Periph_Enable+0x168>)
 8001590:	f7ff fdd1 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8001594:	f107 030c 	add.w	r3, r7, #12
 8001598:	2105      	movs	r1, #5
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff feb4 	bl	8001308 <GPIO_Init>
		GPIO_Config(&SPI1_Periph, GPIOA, Pin9, GPIO_Output, GPIO_PushPull, GPIO_HighSpeed, GPIO_PullUp);
		GPIO_Init(&SPI1_Periph, 0x0);
	}*/

	//Configure the SPI clock pin
	switch(clk_pin){
 80015a0:	797b      	ldrb	r3, [r7, #5]
 80015a2:	2b03      	cmp	r3, #3
 80015a4:	d015      	beq.n	80015d2 <SPI1_Periph_Enable+0x76>
 80015a6:	2b05      	cmp	r3, #5
 80015a8:	d127      	bne.n	80015fa <SPI1_Periph_Enable+0x9e>
	case 5:
		GPIO_Config(&SPI1_Periph, GPIOA, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80015aa:	797a      	ldrb	r2, [r7, #5]
 80015ac:	f107 000c 	add.w	r0, r7, #12
 80015b0:	2300      	movs	r3, #0
 80015b2:	9302      	str	r3, [sp, #8]
 80015b4:	2300      	movs	r3, #0
 80015b6:	9301      	str	r3, [sp, #4]
 80015b8:	2300      	movs	r3, #0
 80015ba:	9300      	str	r3, [sp, #0]
 80015bc:	2302      	movs	r3, #2
 80015be:	4941      	ldr	r1, [pc, #260]	; (80016c4 <SPI1_Periph_Enable+0x168>)
 80015c0:	f7ff fdb9 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 80015c4:	f107 030c 	add.w	r3, r7, #12
 80015c8:	2105      	movs	r1, #5
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7ff fe9c 	bl	8001308 <GPIO_Init>
		break;
 80015d0:	e013      	b.n	80015fa <SPI1_Periph_Enable+0x9e>
	case 3:
		GPIO_Config(&SPI1_Periph, GPIOB, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80015d2:	797a      	ldrb	r2, [r7, #5]
 80015d4:	f107 000c 	add.w	r0, r7, #12
 80015d8:	2300      	movs	r3, #0
 80015da:	9302      	str	r3, [sp, #8]
 80015dc:	2300      	movs	r3, #0
 80015de:	9301      	str	r3, [sp, #4]
 80015e0:	2300      	movs	r3, #0
 80015e2:	9300      	str	r3, [sp, #0]
 80015e4:	2302      	movs	r3, #2
 80015e6:	4938      	ldr	r1, [pc, #224]	; (80016c8 <SPI1_Periph_Enable+0x16c>)
 80015e8:	f7ff fda5 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 80015ec:	f107 030c 	add.w	r3, r7, #12
 80015f0:	2105      	movs	r1, #5
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fe88 	bl	8001308 <GPIO_Init>
		break;
 80015f8:	bf00      	nop
	}

	//Conigure MISO pin
	switch(miso_pin){
 80015fa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80015fe:	2b04      	cmp	r3, #4
 8001600:	d016      	beq.n	8001630 <SPI1_Periph_Enable+0xd4>
 8001602:	2b06      	cmp	r3, #6
 8001604:	d129      	bne.n	800165a <SPI1_Periph_Enable+0xfe>
	case 6:
		GPIO_Config(&SPI1_Periph, GPIOA, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001606:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800160a:	f107 000c 	add.w	r0, r7, #12
 800160e:	2300      	movs	r3, #0
 8001610:	9302      	str	r3, [sp, #8]
 8001612:	2300      	movs	r3, #0
 8001614:	9301      	str	r3, [sp, #4]
 8001616:	2300      	movs	r3, #0
 8001618:	9300      	str	r3, [sp, #0]
 800161a:	2302      	movs	r3, #2
 800161c:	4929      	ldr	r1, [pc, #164]	; (80016c4 <SPI1_Periph_Enable+0x168>)
 800161e:	f7ff fd8a 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8001622:	f107 030c 	add.w	r3, r7, #12
 8001626:	2105      	movs	r1, #5
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff fe6d 	bl	8001308 <GPIO_Init>
		break;
 800162e:	e014      	b.n	800165a <SPI1_Periph_Enable+0xfe>
	case 4:
		GPIO_Config(&SPI1_Periph, GPIOB, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001630:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001634:	f107 000c 	add.w	r0, r7, #12
 8001638:	2300      	movs	r3, #0
 800163a:	9302      	str	r3, [sp, #8]
 800163c:	2300      	movs	r3, #0
 800163e:	9301      	str	r3, [sp, #4]
 8001640:	2300      	movs	r3, #0
 8001642:	9300      	str	r3, [sp, #0]
 8001644:	2302      	movs	r3, #2
 8001646:	4920      	ldr	r1, [pc, #128]	; (80016c8 <SPI1_Periph_Enable+0x16c>)
 8001648:	f7ff fd75 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 800164c:	f107 030c 	add.w	r3, r7, #12
 8001650:	2105      	movs	r1, #5
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff fe58 	bl	8001308 <GPIO_Init>
		break;
 8001658:	bf00      	nop
	}

	//Configure MOSI pin
	switch(mosi_pin){
 800165a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800165e:	2b05      	cmp	r3, #5
 8001660:	d016      	beq.n	8001690 <SPI1_Periph_Enable+0x134>
 8001662:	2b07      	cmp	r3, #7
 8001664:	d129      	bne.n	80016ba <SPI1_Periph_Enable+0x15e>
	case 7:
		GPIO_Config(&SPI1_Periph, GPIOA, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001666:	f897 2020 	ldrb.w	r2, [r7, #32]
 800166a:	f107 000c 	add.w	r0, r7, #12
 800166e:	2300      	movs	r3, #0
 8001670:	9302      	str	r3, [sp, #8]
 8001672:	2300      	movs	r3, #0
 8001674:	9301      	str	r3, [sp, #4]
 8001676:	2300      	movs	r3, #0
 8001678:	9300      	str	r3, [sp, #0]
 800167a:	2302      	movs	r3, #2
 800167c:	4911      	ldr	r1, [pc, #68]	; (80016c4 <SPI1_Periph_Enable+0x168>)
 800167e:	f7ff fd5a 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8001682:	f107 030c 	add.w	r3, r7, #12
 8001686:	2105      	movs	r1, #5
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff fe3d 	bl	8001308 <GPIO_Init>
		break;
 800168e:	e014      	b.n	80016ba <SPI1_Periph_Enable+0x15e>
	case 5:
		GPIO_Config(&SPI1_Periph, GPIOB, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001690:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001694:	f107 000c 	add.w	r0, r7, #12
 8001698:	2300      	movs	r3, #0
 800169a:	9302      	str	r3, [sp, #8]
 800169c:	2300      	movs	r3, #0
 800169e:	9301      	str	r3, [sp, #4]
 80016a0:	2300      	movs	r3, #0
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	2302      	movs	r3, #2
 80016a6:	4908      	ldr	r1, [pc, #32]	; (80016c8 <SPI1_Periph_Enable+0x16c>)
 80016a8:	f7ff fd45 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 80016ac:	f107 030c 	add.w	r3, r7, #12
 80016b0:	2105      	movs	r1, #5
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fe28 	bl	8001308 <GPIO_Init>
		break;
 80016b8:	bf00      	nop
	}
}
 80016ba:	bf00      	nop
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40020000 	.word	0x40020000
 80016c8:	40020400 	.word	0x40020400

080016cc <SPI2_Periph_Enable>:

void SPI2_Periph_Enable(uint8_t ssm_enabled, GPIO_TypeDef *GPIOx, uint8_t cs_pin, uint8_t clk_pin, uint8_t mosi_pin, uint8_t miso_pin)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08a      	sub	sp, #40	; 0x28
 80016d0:	af04      	add	r7, sp, #16
 80016d2:	6039      	str	r1, [r7, #0]
 80016d4:	4611      	mov	r1, r2
 80016d6:	461a      	mov	r2, r3
 80016d8:	4603      	mov	r3, r0
 80016da:	71fb      	strb	r3, [r7, #7]
 80016dc:	460b      	mov	r3, r1
 80016de:	71bb      	strb	r3, [r7, #6]
 80016e0:	4613      	mov	r3, r2
 80016e2:	717b      	strb	r3, [r7, #5]
	GPIO_Config_t SPI2_Periph;

	//Check if SSM bit is enabled
	if(ssm_enabled)
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d013      	beq.n	8001712 <SPI2_Periph_Enable+0x46>
	{
		//Config the specified pin and port for the chip select
		GPIO_Config(&SPI2_Periph, GPIOx, cs_pin, GPIO_Output, GPIO_PushPull, GPIO_LowSpeed, GPIO_PullUp);
 80016ea:	79ba      	ldrb	r2, [r7, #6]
 80016ec:	f107 000c 	add.w	r0, r7, #12
 80016f0:	2301      	movs	r3, #1
 80016f2:	9302      	str	r3, [sp, #8]
 80016f4:	2300      	movs	r3, #0
 80016f6:	9301      	str	r3, [sp, #4]
 80016f8:	2300      	movs	r3, #0
 80016fa:	9300      	str	r3, [sp, #0]
 80016fc:	2301      	movs	r3, #1
 80016fe:	6839      	ldr	r1, [r7, #0]
 8001700:	f7ff fd19 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, 0x00);
 8001704:	f107 030c 	add.w	r3, r7, #12
 8001708:	2100      	movs	r1, #0
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff fdfc 	bl	8001308 <GPIO_Init>
 8001710:	e012      	b.n	8001738 <SPI2_Periph_Enable+0x6c>
	}
	//If SSOE is enabled
	else
	{
		//Configure the NSS pin for alternate function
		GPIO_Config(&SPI2_Periph, GPIOB, cs_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001712:	79ba      	ldrb	r2, [r7, #6]
 8001714:	f107 000c 	add.w	r0, r7, #12
 8001718:	2300      	movs	r3, #0
 800171a:	9302      	str	r3, [sp, #8]
 800171c:	2300      	movs	r3, #0
 800171e:	9301      	str	r3, [sp, #4]
 8001720:	2300      	movs	r3, #0
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	2302      	movs	r3, #2
 8001726:	494d      	ldr	r1, [pc, #308]	; (800185c <SPI2_Periph_Enable+0x190>)
 8001728:	f7ff fd05 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 800172c:	f107 030c 	add.w	r3, r7, #12
 8001730:	2105      	movs	r1, #5
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff fde8 	bl	8001308 <GPIO_Init>
	}

	//Configure the SPI clock pin
	switch(clk_pin){
 8001738:	797b      	ldrb	r3, [r7, #5]
 800173a:	2b03      	cmp	r3, #3
 800173c:	d113      	bne.n	8001766 <SPI2_Periph_Enable+0x9a>
	case 3:
		GPIO_Config(&SPI2_Periph, GPIOD, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 800173e:	797a      	ldrb	r2, [r7, #5]
 8001740:	f107 000c 	add.w	r0, r7, #12
 8001744:	2300      	movs	r3, #0
 8001746:	9302      	str	r3, [sp, #8]
 8001748:	2300      	movs	r3, #0
 800174a:	9301      	str	r3, [sp, #4]
 800174c:	2300      	movs	r3, #0
 800174e:	9300      	str	r3, [sp, #0]
 8001750:	2302      	movs	r3, #2
 8001752:	4943      	ldr	r1, [pc, #268]	; (8001860 <SPI2_Periph_Enable+0x194>)
 8001754:	f7ff fcef 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 8001758:	f107 030c 	add.w	r3, r7, #12
 800175c:	2105      	movs	r1, #5
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff fdd2 	bl	8001308 <GPIO_Init>
		break;
 8001764:	e013      	b.n	800178e <SPI2_Periph_Enable+0xc2>
	default:
		GPIO_Config(&SPI2_Periph, GPIOB, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001766:	797a      	ldrb	r2, [r7, #5]
 8001768:	f107 000c 	add.w	r0, r7, #12
 800176c:	2300      	movs	r3, #0
 800176e:	9302      	str	r3, [sp, #8]
 8001770:	2300      	movs	r3, #0
 8001772:	9301      	str	r3, [sp, #4]
 8001774:	2300      	movs	r3, #0
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	2302      	movs	r3, #2
 800177a:	4938      	ldr	r1, [pc, #224]	; (800185c <SPI2_Periph_Enable+0x190>)
 800177c:	f7ff fcdb 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 8001780:	f107 030c 	add.w	r3, r7, #12
 8001784:	2105      	movs	r1, #5
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff fdbe 	bl	8001308 <GPIO_Init>
		break;
 800178c:	bf00      	nop
	}

	//Conigure MISO pin
	switch(miso_pin){
 800178e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001792:	2b02      	cmp	r3, #2
 8001794:	d002      	beq.n	800179c <SPI2_Periph_Enable+0xd0>
 8001796:	2b0e      	cmp	r3, #14
 8001798:	d015      	beq.n	80017c6 <SPI2_Periph_Enable+0xfa>
 800179a:	e029      	b.n	80017f0 <SPI2_Periph_Enable+0x124>
	case 2:
		GPIO_Config(&SPI2_Periph, GPIOC, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 800179c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80017a0:	f107 000c 	add.w	r0, r7, #12
 80017a4:	2300      	movs	r3, #0
 80017a6:	9302      	str	r3, [sp, #8]
 80017a8:	2300      	movs	r3, #0
 80017aa:	9301      	str	r3, [sp, #4]
 80017ac:	2300      	movs	r3, #0
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	2302      	movs	r3, #2
 80017b2:	492c      	ldr	r1, [pc, #176]	; (8001864 <SPI2_Periph_Enable+0x198>)
 80017b4:	f7ff fcbf 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 80017b8:	f107 030c 	add.w	r3, r7, #12
 80017bc:	2105      	movs	r1, #5
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff fda2 	bl	8001308 <GPIO_Init>
		break;
 80017c4:	e014      	b.n	80017f0 <SPI2_Periph_Enable+0x124>
	case 14:
		GPIO_Config(&SPI2_Periph, GPIOB, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80017c6:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80017ca:	f107 000c 	add.w	r0, r7, #12
 80017ce:	2300      	movs	r3, #0
 80017d0:	9302      	str	r3, [sp, #8]
 80017d2:	2300      	movs	r3, #0
 80017d4:	9301      	str	r3, [sp, #4]
 80017d6:	2300      	movs	r3, #0
 80017d8:	9300      	str	r3, [sp, #0]
 80017da:	2302      	movs	r3, #2
 80017dc:	491f      	ldr	r1, [pc, #124]	; (800185c <SPI2_Periph_Enable+0x190>)
 80017de:	f7ff fcaa 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 80017e2:	f107 030c 	add.w	r3, r7, #12
 80017e6:	2105      	movs	r1, #5
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff fd8d 	bl	8001308 <GPIO_Init>
		break;
 80017ee:	bf00      	nop
	}

	//Configure MOSI pin
	switch(mosi_pin){
 80017f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017f4:	2b03      	cmp	r3, #3
 80017f6:	d002      	beq.n	80017fe <SPI2_Periph_Enable+0x132>
 80017f8:	2b0f      	cmp	r3, #15
 80017fa:	d015      	beq.n	8001828 <SPI2_Periph_Enable+0x15c>
	case 15:
		GPIO_Config(&SPI2_Periph, GPIOB, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
		GPIO_Init(&SPI2_Periph, AF5);
		break;
	}
}
 80017fc:	e029      	b.n	8001852 <SPI2_Periph_Enable+0x186>
		GPIO_Config(&SPI2_Periph, GPIOC, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80017fe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001802:	f107 000c 	add.w	r0, r7, #12
 8001806:	2300      	movs	r3, #0
 8001808:	9302      	str	r3, [sp, #8]
 800180a:	2300      	movs	r3, #0
 800180c:	9301      	str	r3, [sp, #4]
 800180e:	2300      	movs	r3, #0
 8001810:	9300      	str	r3, [sp, #0]
 8001812:	2302      	movs	r3, #2
 8001814:	4913      	ldr	r1, [pc, #76]	; (8001864 <SPI2_Periph_Enable+0x198>)
 8001816:	f7ff fc8e 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 800181a:	f107 030c 	add.w	r3, r7, #12
 800181e:	2105      	movs	r1, #5
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff fd71 	bl	8001308 <GPIO_Init>
		break;
 8001826:	e014      	b.n	8001852 <SPI2_Periph_Enable+0x186>
		GPIO_Config(&SPI2_Periph, GPIOB, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001828:	f897 2020 	ldrb.w	r2, [r7, #32]
 800182c:	f107 000c 	add.w	r0, r7, #12
 8001830:	2300      	movs	r3, #0
 8001832:	9302      	str	r3, [sp, #8]
 8001834:	2300      	movs	r3, #0
 8001836:	9301      	str	r3, [sp, #4]
 8001838:	2300      	movs	r3, #0
 800183a:	9300      	str	r3, [sp, #0]
 800183c:	2302      	movs	r3, #2
 800183e:	4907      	ldr	r1, [pc, #28]	; (800185c <SPI2_Periph_Enable+0x190>)
 8001840:	f7ff fc79 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 8001844:	f107 030c 	add.w	r3, r7, #12
 8001848:	2105      	movs	r1, #5
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff fd5c 	bl	8001308 <GPIO_Init>
		break;
 8001850:	bf00      	nop
}
 8001852:	bf00      	nop
 8001854:	3718      	adds	r7, #24
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40020400 	.word	0x40020400
 8001860:	40020c00 	.word	0x40020c00
 8001864:	40020800 	.word	0x40020800

08001868 <SPI3_Periph_Enable>:

void SPI3_Periph_Enable(uint8_t ssm_enabled, GPIO_TypeDef *GPIOx, uint8_t cs_pin, uint8_t clk_pin, uint8_t mosi_pin, uint8_t miso_pin)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b08a      	sub	sp, #40	; 0x28
 800186c:	af04      	add	r7, sp, #16
 800186e:	6039      	str	r1, [r7, #0]
 8001870:	4611      	mov	r1, r2
 8001872:	461a      	mov	r2, r3
 8001874:	4603      	mov	r3, r0
 8001876:	71fb      	strb	r3, [r7, #7]
 8001878:	460b      	mov	r3, r1
 800187a:	71bb      	strb	r3, [r7, #6]
 800187c:	4613      	mov	r3, r2
 800187e:	717b      	strb	r3, [r7, #5]
	GPIO_Config_t SPI3_Periph;

	//Check if SSM bit is enabled
	if(ssm_enabled)
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d013      	beq.n	80018ae <SPI3_Periph_Enable+0x46>
	{
		//Config the specified pin and port for the chip select
		GPIO_Config(&SPI3_Periph, GPIOx, cs_pin, GPIO_Output, GPIO_PushPull, GPIO_LowSpeed, GPIO_PullUp);
 8001886:	79ba      	ldrb	r2, [r7, #6]
 8001888:	f107 000c 	add.w	r0, r7, #12
 800188c:	2301      	movs	r3, #1
 800188e:	9302      	str	r3, [sp, #8]
 8001890:	2300      	movs	r3, #0
 8001892:	9301      	str	r3, [sp, #4]
 8001894:	2300      	movs	r3, #0
 8001896:	9300      	str	r3, [sp, #0]
 8001898:	2301      	movs	r3, #1
 800189a:	6839      	ldr	r1, [r7, #0]
 800189c:	f7ff fc4b 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, 0x00);
 80018a0:	f107 030c 	add.w	r3, r7, #12
 80018a4:	2100      	movs	r1, #0
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff fd2e 	bl	8001308 <GPIO_Init>
 80018ac:	e012      	b.n	80018d4 <SPI3_Periph_Enable+0x6c>
	}
	//If SSOE is enabled
	else
	{
		//Configure the NSS pin for alternate function
		GPIO_Config(&SPI3_Periph, GPIOA, cs_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80018ae:	79ba      	ldrb	r2, [r7, #6]
 80018b0:	f107 000c 	add.w	r0, r7, #12
 80018b4:	2300      	movs	r3, #0
 80018b6:	9302      	str	r3, [sp, #8]
 80018b8:	2300      	movs	r3, #0
 80018ba:	9301      	str	r3, [sp, #4]
 80018bc:	2300      	movs	r3, #0
 80018be:	9300      	str	r3, [sp, #0]
 80018c0:	2302      	movs	r3, #2
 80018c2:	495a      	ldr	r1, [pc, #360]	; (8001a2c <SPI3_Periph_Enable+0x1c4>)
 80018c4:	f7ff fc37 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 80018c8:	f107 030c 	add.w	r3, r7, #12
 80018cc:	2106      	movs	r1, #6
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7ff fd1a 	bl	8001308 <GPIO_Init>
	}

	//Configure the SPI clock pin
	switch(clk_pin){
 80018d4:	797b      	ldrb	r3, [r7, #5]
 80018d6:	2b03      	cmp	r3, #3
 80018d8:	d015      	beq.n	8001906 <SPI3_Periph_Enable+0x9e>
 80018da:	2b0a      	cmp	r3, #10
 80018dc:	d127      	bne.n	800192e <SPI3_Periph_Enable+0xc6>
	case 10:
		GPIO_Config(&SPI3_Periph, GPIOC, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80018de:	797a      	ldrb	r2, [r7, #5]
 80018e0:	f107 000c 	add.w	r0, r7, #12
 80018e4:	2300      	movs	r3, #0
 80018e6:	9302      	str	r3, [sp, #8]
 80018e8:	2300      	movs	r3, #0
 80018ea:	9301      	str	r3, [sp, #4]
 80018ec:	2300      	movs	r3, #0
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	2302      	movs	r3, #2
 80018f2:	494f      	ldr	r1, [pc, #316]	; (8001a30 <SPI3_Periph_Enable+0x1c8>)
 80018f4:	f7ff fc1f 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 80018f8:	f107 030c 	add.w	r3, r7, #12
 80018fc:	2106      	movs	r1, #6
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff fd02 	bl	8001308 <GPIO_Init>
		break;
 8001904:	e013      	b.n	800192e <SPI3_Periph_Enable+0xc6>
	case 3:
		GPIO_Config(&SPI3_Periph, GPIOB, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001906:	797a      	ldrb	r2, [r7, #5]
 8001908:	f107 000c 	add.w	r0, r7, #12
 800190c:	2300      	movs	r3, #0
 800190e:	9302      	str	r3, [sp, #8]
 8001910:	2300      	movs	r3, #0
 8001912:	9301      	str	r3, [sp, #4]
 8001914:	2300      	movs	r3, #0
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	2302      	movs	r3, #2
 800191a:	4946      	ldr	r1, [pc, #280]	; (8001a34 <SPI3_Periph_Enable+0x1cc>)
 800191c:	f7ff fc0b 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8001920:	f107 030c 	add.w	r3, r7, #12
 8001924:	2106      	movs	r1, #6
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff fcee 	bl	8001308 <GPIO_Init>
		break;
 800192c:	bf00      	nop
	}

	//Conigure MISO pin
	switch(miso_pin){
 800192e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001932:	2b04      	cmp	r3, #4
 8001934:	d016      	beq.n	8001964 <SPI3_Periph_Enable+0xfc>
 8001936:	2b0b      	cmp	r3, #11
 8001938:	d129      	bne.n	800198e <SPI3_Periph_Enable+0x126>
	case 11:
		GPIO_Config(&SPI3_Periph, GPIOC, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 800193a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800193e:	f107 000c 	add.w	r0, r7, #12
 8001942:	2300      	movs	r3, #0
 8001944:	9302      	str	r3, [sp, #8]
 8001946:	2300      	movs	r3, #0
 8001948:	9301      	str	r3, [sp, #4]
 800194a:	2300      	movs	r3, #0
 800194c:	9300      	str	r3, [sp, #0]
 800194e:	2302      	movs	r3, #2
 8001950:	4937      	ldr	r1, [pc, #220]	; (8001a30 <SPI3_Periph_Enable+0x1c8>)
 8001952:	f7ff fbf0 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8001956:	f107 030c 	add.w	r3, r7, #12
 800195a:	2106      	movs	r1, #6
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff fcd3 	bl	8001308 <GPIO_Init>
		break;
 8001962:	e014      	b.n	800198e <SPI3_Periph_Enable+0x126>
	case 4:
		GPIO_Config(&SPI3_Periph, GPIOB, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001964:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001968:	f107 000c 	add.w	r0, r7, #12
 800196c:	2300      	movs	r3, #0
 800196e:	9302      	str	r3, [sp, #8]
 8001970:	2300      	movs	r3, #0
 8001972:	9301      	str	r3, [sp, #4]
 8001974:	2300      	movs	r3, #0
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	2302      	movs	r3, #2
 800197a:	492e      	ldr	r1, [pc, #184]	; (8001a34 <SPI3_Periph_Enable+0x1cc>)
 800197c:	f7ff fbdb 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8001980:	f107 030c 	add.w	r3, r7, #12
 8001984:	2106      	movs	r1, #6
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff fcbe 	bl	8001308 <GPIO_Init>
		break;
 800198c:	bf00      	nop
	}

	//Configure MOSI pin
	switch(mosi_pin){
 800198e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001992:	2b0c      	cmp	r3, #12
 8001994:	d006      	beq.n	80019a4 <SPI3_Periph_Enable+0x13c>
 8001996:	2b0c      	cmp	r3, #12
 8001998:	dc43      	bgt.n	8001a22 <SPI3_Periph_Enable+0x1ba>
 800199a:	2b05      	cmp	r3, #5
 800199c:	d017      	beq.n	80019ce <SPI3_Periph_Enable+0x166>
 800199e:	2b06      	cmp	r3, #6
 80019a0:	d02a      	beq.n	80019f8 <SPI3_Periph_Enable+0x190>
		break;
	case 6:
		GPIO_Config(&SPI3_Periph, GPIOD, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
		GPIO_Init(&SPI3_Periph, AF5);
	}
}
 80019a2:	e03e      	b.n	8001a22 <SPI3_Periph_Enable+0x1ba>
		GPIO_Config(&SPI3_Periph, GPIOC, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80019a4:	f897 2020 	ldrb.w	r2, [r7, #32]
 80019a8:	f107 000c 	add.w	r0, r7, #12
 80019ac:	2300      	movs	r3, #0
 80019ae:	9302      	str	r3, [sp, #8]
 80019b0:	2300      	movs	r3, #0
 80019b2:	9301      	str	r3, [sp, #4]
 80019b4:	2300      	movs	r3, #0
 80019b6:	9300      	str	r3, [sp, #0]
 80019b8:	2302      	movs	r3, #2
 80019ba:	491d      	ldr	r1, [pc, #116]	; (8001a30 <SPI3_Periph_Enable+0x1c8>)
 80019bc:	f7ff fbbb 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	2106      	movs	r1, #6
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff fc9e 	bl	8001308 <GPIO_Init>
		break;
 80019cc:	e029      	b.n	8001a22 <SPI3_Periph_Enable+0x1ba>
		GPIO_Config(&SPI3_Periph, GPIOB, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80019ce:	f897 2020 	ldrb.w	r2, [r7, #32]
 80019d2:	f107 000c 	add.w	r0, r7, #12
 80019d6:	2300      	movs	r3, #0
 80019d8:	9302      	str	r3, [sp, #8]
 80019da:	2300      	movs	r3, #0
 80019dc:	9301      	str	r3, [sp, #4]
 80019de:	2300      	movs	r3, #0
 80019e0:	9300      	str	r3, [sp, #0]
 80019e2:	2302      	movs	r3, #2
 80019e4:	4913      	ldr	r1, [pc, #76]	; (8001a34 <SPI3_Periph_Enable+0x1cc>)
 80019e6:	f7ff fba6 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 80019ea:	f107 030c 	add.w	r3, r7, #12
 80019ee:	2106      	movs	r1, #6
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff fc89 	bl	8001308 <GPIO_Init>
		break;
 80019f6:	e014      	b.n	8001a22 <SPI3_Periph_Enable+0x1ba>
		GPIO_Config(&SPI3_Periph, GPIOD, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80019f8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80019fc:	f107 000c 	add.w	r0, r7, #12
 8001a00:	2300      	movs	r3, #0
 8001a02:	9302      	str	r3, [sp, #8]
 8001a04:	2300      	movs	r3, #0
 8001a06:	9301      	str	r3, [sp, #4]
 8001a08:	2300      	movs	r3, #0
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	490a      	ldr	r1, [pc, #40]	; (8001a38 <SPI3_Periph_Enable+0x1d0>)
 8001a10:	f7ff fb91 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF5);
 8001a14:	f107 030c 	add.w	r3, r7, #12
 8001a18:	2105      	movs	r1, #5
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff fc74 	bl	8001308 <GPIO_Init>
}
 8001a20:	e7ff      	b.n	8001a22 <SPI3_Periph_Enable+0x1ba>
 8001a22:	bf00      	nop
 8001a24:	3718      	adds	r7, #24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40020000 	.word	0x40020000
 8001a30:	40020800 	.word	0x40020800
 8001a34:	40020400 	.word	0x40020400
 8001a38:	40020c00 	.word	0x40020c00

08001a3c <SPI4_Periph_Enable>:

void SPI4_Periph_Enable(uint8_t ssm_enabled, GPIO_TypeDef *GPIOx, uint8_t cs_pin, uint8_t clk_pin, uint8_t mosi_pin, uint8_t miso_pin)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b08a      	sub	sp, #40	; 0x28
 8001a40:	af04      	add	r7, sp, #16
 8001a42:	6039      	str	r1, [r7, #0]
 8001a44:	4611      	mov	r1, r2
 8001a46:	461a      	mov	r2, r3
 8001a48:	4603      	mov	r3, r0
 8001a4a:	71fb      	strb	r3, [r7, #7]
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	71bb      	strb	r3, [r7, #6]
 8001a50:	4613      	mov	r3, r2
 8001a52:	717b      	strb	r3, [r7, #5]
	GPIO_Config_t SPI4_Periph;

	//Check if SSM bit is enabled
	if(ssm_enabled)
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d013      	beq.n	8001a82 <SPI4_Periph_Enable+0x46>
	{
		//Config the specified pin and port for the chip select
		GPIO_Config(&SPI4_Periph, GPIOx, cs_pin, GPIO_Output, GPIO_PushPull, GPIO_LowSpeed, GPIO_PullUp);
 8001a5a:	79ba      	ldrb	r2, [r7, #6]
 8001a5c:	f107 000c 	add.w	r0, r7, #12
 8001a60:	2301      	movs	r3, #1
 8001a62:	9302      	str	r3, [sp, #8]
 8001a64:	2300      	movs	r3, #0
 8001a66:	9301      	str	r3, [sp, #4]
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	6839      	ldr	r1, [r7, #0]
 8001a70:	f7ff fb61 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI4_Periph, 0x00);
 8001a74:	f107 030c 	add.w	r3, r7, #12
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff fc44 	bl	8001308 <GPIO_Init>
 8001a80:	e012      	b.n	8001aa8 <SPI4_Periph_Enable+0x6c>
	}
	//If SSOE is enabled
	else
	{
		//Configure the NSS pin for alternate function
		GPIO_Config(&SPI4_Periph, GPIOE, cs_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001a82:	79ba      	ldrb	r2, [r7, #6]
 8001a84:	f107 000c 	add.w	r0, r7, #12
 8001a88:	2300      	movs	r3, #0
 8001a8a:	9302      	str	r3, [sp, #8]
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	9301      	str	r3, [sp, #4]
 8001a90:	2300      	movs	r3, #0
 8001a92:	9300      	str	r3, [sp, #0]
 8001a94:	2302      	movs	r3, #2
 8001a96:	4924      	ldr	r1, [pc, #144]	; (8001b28 <SPI4_Periph_Enable+0xec>)
 8001a98:	f7ff fb4d 	bl	8001136 <GPIO_Config>
		GPIO_Init(&SPI4_Periph, AF5);
 8001a9c:	f107 030c 	add.w	r3, r7, #12
 8001aa0:	2105      	movs	r1, #5
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff fc30 	bl	8001308 <GPIO_Init>
	}

	//Configure the SPI clock pin
	GPIO_Config(&SPI4_Periph, GPIOE, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001aa8:	797a      	ldrb	r2, [r7, #5]
 8001aaa:	f107 000c 	add.w	r0, r7, #12
 8001aae:	2300      	movs	r3, #0
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	9301      	str	r3, [sp, #4]
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	2302      	movs	r3, #2
 8001abc:	491a      	ldr	r1, [pc, #104]	; (8001b28 <SPI4_Periph_Enable+0xec>)
 8001abe:	f7ff fb3a 	bl	8001136 <GPIO_Config>
	GPIO_Init(&SPI4_Periph, AF5);
 8001ac2:	f107 030c 	add.w	r3, r7, #12
 8001ac6:	2105      	movs	r1, #5
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff fc1d 	bl	8001308 <GPIO_Init>

	//Configure MISO Pin
	GPIO_Config(&SPI4_Periph, GPIOE, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001ace:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001ad2:	f107 000c 	add.w	r0, r7, #12
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	9302      	str	r3, [sp, #8]
 8001ada:	2300      	movs	r3, #0
 8001adc:	9301      	str	r3, [sp, #4]
 8001ade:	2300      	movs	r3, #0
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	4910      	ldr	r1, [pc, #64]	; (8001b28 <SPI4_Periph_Enable+0xec>)
 8001ae6:	f7ff fb26 	bl	8001136 <GPIO_Config>
	GPIO_Init(&SPI4_Periph, AF5);
 8001aea:	f107 030c 	add.w	r3, r7, #12
 8001aee:	2105      	movs	r1, #5
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff fc09 	bl	8001308 <GPIO_Init>

	//Configure MOSI pin
	GPIO_Config(&SPI4_Periph, GPIOE, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001af6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001afa:	f107 000c 	add.w	r0, r7, #12
 8001afe:	2300      	movs	r3, #0
 8001b00:	9302      	str	r3, [sp, #8]
 8001b02:	2300      	movs	r3, #0
 8001b04:	9301      	str	r3, [sp, #4]
 8001b06:	2300      	movs	r3, #0
 8001b08:	9300      	str	r3, [sp, #0]
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	4906      	ldr	r1, [pc, #24]	; (8001b28 <SPI4_Periph_Enable+0xec>)
 8001b0e:	f7ff fb12 	bl	8001136 <GPIO_Config>
	GPIO_Init(&SPI4_Periph, AF5);
 8001b12:	f107 030c 	add.w	r3, r7, #12
 8001b16:	2105      	movs	r1, #5
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff fbf5 	bl	8001308 <GPIO_Init>

}
 8001b1e:	bf00      	nop
 8001b20:	3718      	adds	r7, #24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40021000 	.word	0x40021000

08001b2c <GPIO_WritePin>:
 *			GPIO_Reset		or		0x2
 *			GPIO_Toggle		or		0x3
 */

void GPIO_WritePin(GPIO_Config_t *GPIO_Config, uint8_t State)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	460b      	mov	r3, r1
 8001b36:	70fb      	strb	r3, [r7, #3]
	uint8_t pin = GPIO_Config->GPIO_Pin;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	73fb      	strb	r3, [r7, #15]

	if(State == GPIO_Write)
 8001b3e:	78fb      	ldrb	r3, [r7, #3]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d10a      	bne.n	8001b5a <GPIO_WritePin+0x2e>
	{
		GPIO_Config->GPIO_Port->ODR |= (0x1UL << pin);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	6959      	ldr	r1, [r3, #20]
 8001b4a:	7bfb      	ldrb	r3, [r7, #15]
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	409a      	lsls	r2, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	430a      	orrs	r2, r1
 8001b56:	615a      	str	r2, [r3, #20]
	else if(State == GPIO_Toggle)
	{
		GPIO_Config->GPIO_Port->ODR ^= (0x1UL << pin);
	}

}
 8001b58:	e01c      	b.n	8001b94 <GPIO_WritePin+0x68>
	else if(State == GPIO_Reset)
 8001b5a:	78fb      	ldrb	r3, [r7, #3]
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d10c      	bne.n	8001b7a <GPIO_WritePin+0x4e>
		GPIO_Config->GPIO_Port->ODR &= ~(0x1UL << pin);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	6959      	ldr	r1, [r3, #20]
 8001b66:	7bfb      	ldrb	r3, [r7, #15]
 8001b68:	2201      	movs	r2, #1
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	43da      	mvns	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	400a      	ands	r2, r1
 8001b76:	615a      	str	r2, [r3, #20]
}
 8001b78:	e00c      	b.n	8001b94 <GPIO_WritePin+0x68>
	else if(State == GPIO_Toggle)
 8001b7a:	78fb      	ldrb	r3, [r7, #3]
 8001b7c:	2b03      	cmp	r3, #3
 8001b7e:	d109      	bne.n	8001b94 <GPIO_WritePin+0x68>
		GPIO_Config->GPIO_Port->ODR ^= (0x1UL << pin);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	6959      	ldr	r1, [r3, #20]
 8001b86:	7bfb      	ldrb	r3, [r7, #15]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	404a      	eors	r2, r1
 8001b92:	615a      	str	r2, [r3, #20]
}
 8001b94:	bf00      	nop
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <RCC_AHB1Cmd>:
 * @param	AHB1_Periph: Specific peripheral selected by the user (GPIOx, SPIx, I2Cx etc)
 *
 * @param	State: Specifies whether to enable or disable the peripheral.
 */
void RCC_AHB1Cmd(uint32_t AHB1_Periph, FunctionalState State)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	460b      	mov	r3, r1
 8001baa:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 8001bac:	78fb      	ldrb	r3, [r7, #3]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d106      	bne.n	8001bc0 <RCC_AHB1Cmd+0x20>
	{
		RCC->AHB1ENR |= AHB1_Periph;
 8001bb2:	4b0a      	ldr	r3, [pc, #40]	; (8001bdc <RCC_AHB1Cmd+0x3c>)
 8001bb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bb6:	4909      	ldr	r1, [pc, #36]	; (8001bdc <RCC_AHB1Cmd+0x3c>)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	630b      	str	r3, [r1, #48]	; 0x30

	else
	{
		RCC->AHB1ENR &= ~AHB1_Periph;
	}
}
 8001bbe:	e006      	b.n	8001bce <RCC_AHB1Cmd+0x2e>
		RCC->AHB1ENR &= ~AHB1_Periph;
 8001bc0:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <RCC_AHB1Cmd+0x3c>)
 8001bc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	4904      	ldr	r1, [pc, #16]	; (8001bdc <RCC_AHB1Cmd+0x3c>)
 8001bca:	4013      	ands	r3, r2
 8001bcc:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001bce:	bf00      	nop
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	40023800 	.word	0x40023800

08001be0 <RCC_APB1Cmd>:
 * @param	APB1_Periph: Specific peripheral selected by the user (GPIOx, SPIx, I2Cx etc)
 *
 * @param	State: Specifies whether to enable or disable the peripheral.
 */
void RCC_APB1Cmd(uint32_t APB1_Periph, FunctionalState State)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	460b      	mov	r3, r1
 8001bea:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 8001bec:	78fb      	ldrb	r3, [r7, #3]
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d106      	bne.n	8001c00 <RCC_APB1Cmd+0x20>
	{
		RCC->APB1ENR |= APB1_Periph;
 8001bf2:	4b0a      	ldr	r3, [pc, #40]	; (8001c1c <RCC_APB1Cmd+0x3c>)
 8001bf4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bf6:	4909      	ldr	r1, [pc, #36]	; (8001c1c <RCC_APB1Cmd+0x3c>)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	640b      	str	r3, [r1, #64]	; 0x40

	else
	{
		RCC->APB1ENR &= ~APB1_Periph;
	}
}
 8001bfe:	e006      	b.n	8001c0e <RCC_APB1Cmd+0x2e>
		RCC->APB1ENR &= ~APB1_Periph;
 8001c00:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <RCC_APB1Cmd+0x3c>)
 8001c02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	43db      	mvns	r3, r3
 8001c08:	4904      	ldr	r1, [pc, #16]	; (8001c1c <RCC_APB1Cmd+0x3c>)
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	640b      	str	r3, [r1, #64]	; 0x40
}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40023800 	.word	0x40023800

08001c20 <RCC_APB2Cmd>:
 * @param	APB2_Periph: Specific peripheral selected by the user (GPIOx, SPIx, I2Cx etc)
 *
 * @param	State: Specifies whether to enable or disable the peripheral.
 */
void RCC_APB2Cmd(uint32_t APB2_Periph, FunctionalState State)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	460b      	mov	r3, r1
 8001c2a:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 8001c2c:	78fb      	ldrb	r3, [r7, #3]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d106      	bne.n	8001c40 <RCC_APB2Cmd+0x20>
	{
		RCC->APB2ENR |= APB2_Periph;
 8001c32:	4b0a      	ldr	r3, [pc, #40]	; (8001c5c <RCC_APB2Cmd+0x3c>)
 8001c34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001c36:	4909      	ldr	r1, [pc, #36]	; (8001c5c <RCC_APB2Cmd+0x3c>)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	644b      	str	r3, [r1, #68]	; 0x44

	else
	{
		RCC->APB2ENR &= ~APB2_Periph;
	}
}
 8001c3e:	e006      	b.n	8001c4e <RCC_APB2Cmd+0x2e>
		RCC->APB2ENR &= ~APB2_Periph;
 8001c40:	4b06      	ldr	r3, [pc, #24]	; (8001c5c <RCC_APB2Cmd+0x3c>)
 8001c42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	43db      	mvns	r3, r3
 8001c48:	4904      	ldr	r1, [pc, #16]	; (8001c5c <RCC_APB2Cmd+0x3c>)
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	644b      	str	r3, [r1, #68]	; 0x44
}
 8001c4e:	bf00      	nop
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	40023800 	.word	0x40023800

08001c60 <RCC_GetClockFreq>:
 *
 * @param	ClockSource: Points to the ClockSource data structure which contains the varibales to hold
 * 			the frequencies of the SYSCLCK, HCLCK, PCLCK1, PCLCK2.
 */
void RCC_GetClockFreq(RCC_ClockFrequency_t *ClockSource)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b08b      	sub	sp, #44	; 0x2c
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
	uint32_t pll_Value = 0, plln = 0, pllm = 2, pllp = 2, pll_src = 0, pll_fvco = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	623b      	str	r3, [r7, #32]
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
 8001c70:	2302      	movs	r3, #2
 8001c72:	61bb      	str	r3, [r7, #24]
 8001c74:	2302      	movs	r3, #2
 8001c76:	617b      	str	r3, [r7, #20]
 8001c78:	2300      	movs	r3, #0
 8001c7a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	613b      	str	r3, [r7, #16]

	uint32_t temp_variable, prescaler;

	/*Determine the clock source for the SYSCLCK*/
	if(((RCC->CFGR & RCC_CFGR_SWS_Mask) >> 2) == 0x0)
 8001c80:	4b43      	ldr	r3, [pc, #268]	; (8001d90 <RCC_GetClockFreq+0x130>)
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	089b      	lsrs	r3, r3, #2
 8001c86:	f003 0303 	and.w	r3, r3, #3
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d103      	bne.n	8001c96 <RCC_GetClockFreq+0x36>
	{
		ClockSource->SYSCLCK = HSI_Value;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a40      	ldr	r2, [pc, #256]	; (8001d94 <RCC_GetClockFreq+0x134>)
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	e03f      	b.n	8001d16 <RCC_GetClockFreq+0xb6>
	}

	else if(((RCC->CFGR & RCC_CFGR_SWS_Mask) >> 2) == 0x1)
 8001c96:	4b3e      	ldr	r3, [pc, #248]	; (8001d90 <RCC_GetClockFreq+0x130>)
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	089b      	lsrs	r3, r3, #2
 8001c9c:	f003 0303 	and.w	r3, r3, #3
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d103      	bne.n	8001cac <RCC_GetClockFreq+0x4c>
	{
		ClockSource->SYSCLCK = HSE_Value;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a3c      	ldr	r2, [pc, #240]	; (8001d98 <RCC_GetClockFreq+0x138>)
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	e034      	b.n	8001d16 <RCC_GetClockFreq+0xb6>
	}

	else if(((RCC->CFGR & RCC_CFGR_SWS_Mask) >> 2) == 0x2)
 8001cac:	4b38      	ldr	r3, [pc, #224]	; (8001d90 <RCC_GetClockFreq+0x130>)
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	089b      	lsrs	r3, r3, #2
 8001cb2:	f003 0303 	and.w	r3, r3, #3
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d12d      	bne.n	8001d16 <RCC_GetClockFreq+0xb6>
	{
		/*Determine the input source of the PLL*/
		if(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC_Mask)
 8001cba:	4b35      	ldr	r3, [pc, #212]	; (8001d90 <RCC_GetClockFreq+0x130>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d002      	beq.n	8001ccc <RCC_GetClockFreq+0x6c>
		{
			pll_src = HSE_Value;
 8001cc6:	4b34      	ldr	r3, [pc, #208]	; (8001d98 <RCC_GetClockFreq+0x138>)
 8001cc8:	627b      	str	r3, [r7, #36]	; 0x24
 8001cca:	e001      	b.n	8001cd0 <RCC_GetClockFreq+0x70>
		}

		else
		{
			pll_src = HSI_Value;
 8001ccc:	4b31      	ldr	r3, [pc, #196]	; (8001d94 <RCC_GetClockFreq+0x134>)
 8001cce:	627b      	str	r3, [r7, #36]	; 0x24
		}

		plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN_Mask) >> 6);
 8001cd0:	4b2f      	ldr	r3, [pc, #188]	; (8001d90 <RCC_GetClockFreq+0x130>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	099b      	lsrs	r3, r3, #6
 8001cd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cda:	61fb      	str	r3, [r7, #28]
		pllm = (RCC->PLLCFGR & RCC_PLLCFGR_PLLM_Mask);
 8001cdc:	4b2c      	ldr	r3, [pc, #176]	; (8001d90 <RCC_GetClockFreq+0x130>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ce4:	61bb      	str	r3, [r7, #24]
		pll_fvco = (pll_src/pllm) * plln;
 8001ce6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ce8:	69bb      	ldr	r3, [r7, #24]
 8001cea:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	fb02 f303 	mul.w	r3, r2, r3
 8001cf4:	613b      	str	r3, [r7, #16]
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP_Mask) >> 16) * 2) + 2);
 8001cf6:	4b26      	ldr	r3, [pc, #152]	; (8001d90 <RCC_GetClockFreq+0x130>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	0c1b      	lsrs	r3, r3, #16
 8001cfc:	f003 0303 	and.w	r3, r3, #3
 8001d00:	3301      	adds	r3, #1
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	617b      	str	r3, [r7, #20]
		pll_Value = pll_fvco/pllp;
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d0e:	623b      	str	r3, [r7, #32]

		ClockSource->SYSCLCK = pll_Value;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6a3a      	ldr	r2, [r7, #32]
 8001d14:	601a      	str	r2, [r3, #0]
	}

	/*Determine the frequency of the HCLCK*/
	temp_variable = ((RCC->CFGR & RCC_CFGR_HPRE_Mask) >> 4);
 8001d16:	4b1e      	ldr	r3, [pc, #120]	; (8001d90 <RCC_GetClockFreq+0x130>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	091b      	lsrs	r3, r3, #4
 8001d1c:	f003 030f 	and.w	r3, r3, #15
 8001d20:	60fb      	str	r3, [r7, #12]
	prescaler = prescalerTable[temp_variable];
 8001d22:	4a1e      	ldr	r2, [pc, #120]	; (8001d9c <RCC_GetClockFreq+0x13c>)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	60bb      	str	r3, [r7, #8]
	ClockSource->HCLCK = (ClockSource->SYSCLCK) >> prescaler;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	40da      	lsrs	r2, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	605a      	str	r2, [r3, #4]

	/*Determine the frequency of the PCLCK1*/
	temp_variable = ((RCC->CFGR & RCC_CFGR_PPRE1_Mask) >> 10);
 8001d3a:	4b15      	ldr	r3, [pc, #84]	; (8001d90 <RCC_GetClockFreq+0x130>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	0a9b      	lsrs	r3, r3, #10
 8001d40:	f003 0307 	and.w	r3, r3, #7
 8001d44:	60fb      	str	r3, [r7, #12]
	prescaler = prescalerTable[temp_variable];
 8001d46:	4a15      	ldr	r2, [pc, #84]	; (8001d9c <RCC_GetClockFreq+0x13c>)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	60bb      	str	r3, [r7, #8]
	ClockSource->PCLCK1 = (ClockSource->HCLCK) >> prescaler;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	40da      	lsrs	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	609a      	str	r2, [r3, #8]

	/*Determine frequency of PCLCK2*/
	temp_variable = ((RCC->CFGR & RCC_CFGR_PPRE2_Mask) >> 13);
 8001d5e:	4b0c      	ldr	r3, [pc, #48]	; (8001d90 <RCC_GetClockFreq+0x130>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	0b5b      	lsrs	r3, r3, #13
 8001d64:	f003 0307 	and.w	r3, r3, #7
 8001d68:	60fb      	str	r3, [r7, #12]
	prescaler = prescalerTable[temp_variable];
 8001d6a:	4a0c      	ldr	r2, [pc, #48]	; (8001d9c <RCC_GetClockFreq+0x13c>)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	60bb      	str	r3, [r7, #8]
	ClockSource->PCLCK2 = (ClockSource->HCLCK) >> prescaler;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685a      	ldr	r2, [r3, #4]
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	40da      	lsrs	r2, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	60da      	str	r2, [r3, #12]

}
 8001d82:	bf00      	nop
 8001d84:	372c      	adds	r7, #44	; 0x2c
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	40023800 	.word	0x40023800
 8001d94:	00f42400 	.word	0x00f42400
 8001d98:	007a1200 	.word	0x007a1200
 8001d9c:	20000004 	.word	0x20000004

08001da0 <__NVIC_EnableIRQ>:
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	db0b      	blt.n	8001dca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001db2:	79fb      	ldrb	r3, [r7, #7]
 8001db4:	f003 021f 	and.w	r2, r3, #31
 8001db8:	4907      	ldr	r1, [pc, #28]	; (8001dd8 <__NVIC_EnableIRQ+0x38>)
 8001dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dbe:	095b      	lsrs	r3, r3, #5
 8001dc0:	2001      	movs	r0, #1
 8001dc2:	fa00 f202 	lsl.w	r2, r0, r2
 8001dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	e000e100 	.word	0xe000e100

08001ddc <__NVIC_SetPriority>:
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	6039      	str	r1, [r7, #0]
 8001de6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	db0a      	blt.n	8001e06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	b2da      	uxtb	r2, r3
 8001df4:	490c      	ldr	r1, [pc, #48]	; (8001e28 <__NVIC_SetPriority+0x4c>)
 8001df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfa:	0112      	lsls	r2, r2, #4
 8001dfc:	b2d2      	uxtb	r2, r2
 8001dfe:	440b      	add	r3, r1
 8001e00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001e04:	e00a      	b.n	8001e1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	b2da      	uxtb	r2, r3
 8001e0a:	4908      	ldr	r1, [pc, #32]	; (8001e2c <__NVIC_SetPriority+0x50>)
 8001e0c:	79fb      	ldrb	r3, [r7, #7]
 8001e0e:	f003 030f 	and.w	r3, r3, #15
 8001e12:	3b04      	subs	r3, #4
 8001e14:	0112      	lsls	r2, r2, #4
 8001e16:	b2d2      	uxtb	r2, r2
 8001e18:	440b      	add	r3, r1
 8001e1a:	761a      	strb	r2, [r3, #24]
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	e000e100 	.word	0xe000e100
 8001e2c:	e000ed00 	.word	0xe000ed00

08001e30 <Check_Flag>:
 * brief	A helper function that keeps track of specific flags in the status register.
 *
 * @retval	Returns status of the flag which is defined in an enumeration.
 */
static Flag_Status Check_Flag(SPI_Handle_t *SPI_Handle, uint32_t flag)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
	if(SPI_Handle->SPIx->SR & flag)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	689a      	ldr	r2, [r3, #8]
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	4013      	ands	r3, r2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <Check_Flag+0x1c>
	{
		return Flag_Set;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e000      	b.n	8001e4e <Check_Flag+0x1e>
	}

	else
	{
		return Flag_Unset;
 8001e4c:	2300      	movs	r3, #0
	}

}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
	...

08001e5c <SPI_Init>:
/*
 * @Brief	SPI initialization function that sets all the configurations such as clock phase, polarity, data frame,
 * 			data format and more.
 */
void SPI_Init(SPI_Handle_t *SPI_Handle)
{
 8001e5c:	b590      	push	{r4, r7, lr}
 8001e5e:	b087      	sub	sp, #28
 8001e60:	af02      	add	r7, sp, #8
 8001e62:	6078      	str	r0, [r7, #4]
	uint8_t cs_pin, clk_pin, mosi_pin, miso_pin;
	cs_pin = SPI_Handle->SPI_Config.pin_cs;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	791b      	ldrb	r3, [r3, #4]
 8001e68:	73fb      	strb	r3, [r7, #15]
	clk_pin = SPI_Handle->SPI_Config.pin_clk;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	795b      	ldrb	r3, [r3, #5]
 8001e6e:	73bb      	strb	r3, [r7, #14]
	mosi_pin = SPI_Handle->SPI_Config.pin_mosi;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	799b      	ldrb	r3, [r3, #6]
 8001e74:	737b      	strb	r3, [r7, #13]
	miso_pin = SPI_Handle->SPI_Config.pin_miso;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	79db      	ldrb	r3, [r3, #7]
 8001e7a:	733b      	strb	r3, [r7, #12]
	/*
	 * Set the specified pins based on which SPI peripheral is chosen and whether or not the SSM bit is enabled or
	 * disabled. These functions are called from the "stm32f401_gpio.h" file, and are defined in the stm32f401_gpio.c file.
	 * This also enables clock access to the specified SPI peripheral using functions from the stm32f401_rcc file.
	 */
	if(SPI_Handle->SPIx == SPI1)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a5f      	ldr	r2, [pc, #380]	; (8002000 <SPI_Init+0x1a4>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d112      	bne.n	8001eac <SPI_Init+0x50>
	{
		SPI1_Periph_Enable((SPI_Handle->ssm), (SPI_Handle->SPI_Config.cs_gpio), cs_pin, clk_pin, mosi_pin, miso_pin);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	7c58      	ldrb	r0, [r3, #17]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6899      	ldr	r1, [r3, #8]
 8001e8e:	7bbc      	ldrb	r4, [r7, #14]
 8001e90:	7bfa      	ldrb	r2, [r7, #15]
 8001e92:	7b3b      	ldrb	r3, [r7, #12]
 8001e94:	9301      	str	r3, [sp, #4]
 8001e96:	7b7b      	ldrb	r3, [r7, #13]
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	4623      	mov	r3, r4
 8001e9c:	f7ff fb5e 	bl	800155c <SPI1_Periph_Enable>
		RCC_APB2Cmd(SPI1_Enable, ENABLE);
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001ea6:	f7ff febb 	bl	8001c20 <RCC_APB2Cmd>
 8001eaa:	e041      	b.n	8001f30 <SPI_Init+0xd4>
	}
	else if(SPI_Handle->SPIx == SPI2)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a54      	ldr	r2, [pc, #336]	; (8002004 <SPI_Init+0x1a8>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d112      	bne.n	8001edc <SPI_Init+0x80>
	{
		SPI2_Periph_Enable((SPI_Handle->ssm), (SPI_Handle->SPI_Config.cs_gpio), cs_pin, clk_pin, mosi_pin, miso_pin);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	7c58      	ldrb	r0, [r3, #17]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6899      	ldr	r1, [r3, #8]
 8001ebe:	7bbc      	ldrb	r4, [r7, #14]
 8001ec0:	7bfa      	ldrb	r2, [r7, #15]
 8001ec2:	7b3b      	ldrb	r3, [r7, #12]
 8001ec4:	9301      	str	r3, [sp, #4]
 8001ec6:	7b7b      	ldrb	r3, [r7, #13]
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	4623      	mov	r3, r4
 8001ecc:	f7ff fbfe 	bl	80016cc <SPI2_Periph_Enable>
		RCC_APB1Cmd(SPI2_Enable, ENABLE);
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001ed6:	f7ff fe83 	bl	8001be0 <RCC_APB1Cmd>
 8001eda:	e029      	b.n	8001f30 <SPI_Init+0xd4>
	}
	else if(SPI_Handle->SPIx == SPI3)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a49      	ldr	r2, [pc, #292]	; (8002008 <SPI_Init+0x1ac>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d112      	bne.n	8001f0c <SPI_Init+0xb0>
	{
		SPI3_Periph_Enable((SPI_Handle->ssm), (SPI_Handle->SPI_Config.cs_gpio), cs_pin, clk_pin, mosi_pin, miso_pin);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	7c58      	ldrb	r0, [r3, #17]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6899      	ldr	r1, [r3, #8]
 8001eee:	7bbc      	ldrb	r4, [r7, #14]
 8001ef0:	7bfa      	ldrb	r2, [r7, #15]
 8001ef2:	7b3b      	ldrb	r3, [r7, #12]
 8001ef4:	9301      	str	r3, [sp, #4]
 8001ef6:	7b7b      	ldrb	r3, [r7, #13]
 8001ef8:	9300      	str	r3, [sp, #0]
 8001efa:	4623      	mov	r3, r4
 8001efc:	f7ff fcb4 	bl	8001868 <SPI3_Periph_Enable>
		RCC_APB1Cmd(SPI3_Enable, ENABLE);
 8001f00:	2101      	movs	r1, #1
 8001f02:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001f06:	f7ff fe6b 	bl	8001be0 <RCC_APB1Cmd>
 8001f0a:	e011      	b.n	8001f30 <SPI_Init+0xd4>
	}
	else
	{
		SPI4_Periph_Enable((SPI_Handle->ssm), (SPI_Handle->SPI_Config.cs_gpio), cs_pin, clk_pin, mosi_pin, miso_pin);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	7c58      	ldrb	r0, [r3, #17]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6899      	ldr	r1, [r3, #8]
 8001f14:	7bbc      	ldrb	r4, [r7, #14]
 8001f16:	7bfa      	ldrb	r2, [r7, #15]
 8001f18:	7b3b      	ldrb	r3, [r7, #12]
 8001f1a:	9301      	str	r3, [sp, #4]
 8001f1c:	7b7b      	ldrb	r3, [r7, #13]
 8001f1e:	9300      	str	r3, [sp, #0]
 8001f20:	4623      	mov	r3, r4
 8001f22:	f7ff fd8b 	bl	8001a3c <SPI4_Periph_Enable>
		RCC_APB2Cmd(SPI4_Enable, ENABLE);
 8001f26:	2101      	movs	r1, #1
 8001f28:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001f2c:	f7ff fe78 	bl	8001c20 <RCC_APB2Cmd>
	}

	//Set BaudRate control
	SPI_Handle->SPIx->CR1 |= ((SPI_Handle->SPI_Config.baudrate_ctrl) << CR1_BR_Pos);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	7b1b      	ldrb	r3, [r3, #12]
 8001f3a:	00db      	lsls	r3, r3, #3
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	430a      	orrs	r2, r1
 8001f44:	601a      	str	r2, [r3, #0]

	//Set CPOL and CHPA
	SPI_Handle->SPIx->CR1 |= (SPI_Handle->SPI_Config.cpha);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	7b9b      	ldrb	r3, [r3, #14]
 8001f50:	4619      	mov	r1, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	430a      	orrs	r2, r1
 8001f58:	601a      	str	r2, [r3, #0]
	SPI_Handle->SPIx->CR1 |= (SPI_Handle->SPI_Config.cpol);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	7b5b      	ldrb	r3, [r3, #13]
 8001f64:	4619      	mov	r1, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	601a      	str	r2, [r3, #0]

	//Set Data format to either LSB or MSB first
	SPI_Handle->SPIx->CR1 |= (SPI_Handle->SPI_Config.data_format);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	7bdb      	ldrb	r3, [r3, #15]
 8001f78:	4619      	mov	r1, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	601a      	str	r2, [r3, #0]

	//Set mode to master
	SPI_Handle->SPIx->CR1 |= CR1_MSTR_Enable;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f042 0204 	orr.w	r2, r2, #4
 8001f90:	601a      	str	r2, [r3, #0]

	//Set 8 bit
	SPI_Handle->SPIx->CR1 |= ((SPI_Handle->data_frame) << CR1_DFF_Pos);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	7c1b      	ldrb	r3, [r3, #16]
 8001f9c:	02db      	lsls	r3, r3, #11
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	601a      	str	r2, [r3, #0]
	 * If SSM is not enabled, then SSOE (slave select output enabled) is used which uses the NSS pin as the CS and
	 * it automatically handled by the MCU. When this mode is selected, as soon as the SPI is enabled in master mode, the
	 * CS will go low and will only go high when SPI is disabled. This is why if SSM is enabled, the SPI is enabled also but
	 * if SSOE is enabled it is not enabled in the Init function.
	 */
	if(SPI_Handle->ssm)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	7c5b      	ldrb	r3, [r3, #17]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d01b      	beq.n	8001fe8 <SPI_Init+0x18c>
	{
		//Set SSM and SSI high
		SPI_Handle->SPIx->CR1 |= ((SPI_Handle->ssm) << CR1_SSM_Pos);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	7c5b      	ldrb	r3, [r3, #17]
 8001fba:	025b      	lsls	r3, r3, #9
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	601a      	str	r2, [r3, #0]
		SPI_Handle->SPIx->CR1 |= CR1_SSI_Enable;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fd4:	601a      	str	r2, [r3, #0]
		//Enable SPI periph
		SPI_Handle->SPIx->CR1 |= CR1_SPE_Enable;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001fe4:	601a      	str	r2, [r3, #0]
	{
		//Set SSOE high
		SPI_Handle->SPIx->CR2 |= CR2_SSOE_Enable;
	}

}
 8001fe6:	e007      	b.n	8001ff8 <SPI_Init+0x19c>
		SPI_Handle->SPIx->CR2 |= CR2_SSOE_Enable;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	685a      	ldr	r2, [r3, #4]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f042 0204 	orr.w	r2, r2, #4
 8001ff6:	605a      	str	r2, [r3, #4]
}
 8001ff8:	bf00      	nop
 8001ffa:	3714      	adds	r7, #20
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd90      	pop	{r4, r7, pc}
 8002000:	40013000 	.word	0x40013000
 8002004:	40003800 	.word	0x40003800
 8002008:	40003c00 	.word	0x40003c00

0800200c <Enable_NVIC>:

/*
 * @brief	Support function used to enable the NVIC interrupts
 */
static void Enable_NVIC(SPI_Handle_t *SPI_Handle)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
	if(SPI_Handle->SPIx == SPI1){
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a11      	ldr	r2, [pc, #68]	; (8002060 <Enable_NVIC+0x54>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d103      	bne.n	8002026 <Enable_NVIC+0x1a>
		NVIC_EnableIRQ(SPI1_IRQn);
 800201e:	2023      	movs	r0, #35	; 0x23
 8002020:	f7ff febe 	bl	8001da0 <__NVIC_EnableIRQ>
 8002024:	e014      	b.n	8002050 <Enable_NVIC+0x44>
	}
	else if(SPI_Handle->SPIx == SPI2){
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a0e      	ldr	r2, [pc, #56]	; (8002064 <Enable_NVIC+0x58>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d103      	bne.n	8002038 <Enable_NVIC+0x2c>
		NVIC_EnableIRQ(SPI2_IRQn);
 8002030:	2024      	movs	r0, #36	; 0x24
 8002032:	f7ff feb5 	bl	8001da0 <__NVIC_EnableIRQ>
 8002036:	e00b      	b.n	8002050 <Enable_NVIC+0x44>
	}
	else if(SPI_Handle->SPIx == SPI3){
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a0a      	ldr	r2, [pc, #40]	; (8002068 <Enable_NVIC+0x5c>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d103      	bne.n	800204a <Enable_NVIC+0x3e>
		NVIC_EnableIRQ(SPI3_IRQn);
 8002042:	2033      	movs	r0, #51	; 0x33
 8002044:	f7ff feac 	bl	8001da0 <__NVIC_EnableIRQ>
 8002048:	e002      	b.n	8002050 <Enable_NVIC+0x44>
	}
	else{
		NVIC_EnableIRQ(SPI4_IRQn);
 800204a:	2054      	movs	r0, #84	; 0x54
 800204c:	f7ff fea8 	bl	8001da0 <__NVIC_EnableIRQ>
	}

	NVIC_SetPriority(SPI1_IRQn, 6);
 8002050:	2106      	movs	r1, #6
 8002052:	2023      	movs	r0, #35	; 0x23
 8002054:	f7ff fec2 	bl	8001ddc <__NVIC_SetPriority>
}
 8002058:	bf00      	nop
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40013000 	.word	0x40013000
 8002064:	40003800 	.word	0x40003800
 8002068:	40003c00 	.word	0x40003c00

0800206c <Disable_SPI_Transmission>:
/*
 * @brief	Support function used to disable interrupt transmission only when SSOE
 * is being used.
 */
static void Disable_SPI_Transmission(SPI_Handle_t *SPI_Handle)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
	/*Temporary variable to clear the overrun flag - the overrun flag is cleared
	 * by reading the DR followed by the SR.
	 */
	uint32_t clear_overrun;

	while(!Check_Flag(SPI_Handle, SR_TXE_Flag));
 8002074:	bf00      	nop
 8002076:	2102      	movs	r1, #2
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f7ff fed9 	bl	8001e30 <Check_Flag>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0f8      	beq.n	8002076 <Disable_SPI_Transmission+0xa>
	//Disable TXEIE bit in CR2
	SPI_Handle->SPIx->CR2 &= ~CR2_TXEIE_Enable;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	685a      	ldr	r2, [r3, #4]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002092:	605a      	str	r2, [r3, #4]

	while(Check_Flag(SPI_Handle, SR_BSY_Flag));
 8002094:	bf00      	nop
 8002096:	2180      	movs	r1, #128	; 0x80
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f7ff fec9 	bl	8001e30 <Check_Flag>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d1f8      	bne.n	8002096 <Disable_SPI_Transmission+0x2a>

	//Clear overrun flag
	clear_overrun = SPI_Handle->SPIx->DR;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	60fb      	str	r3, [r7, #12]
	clear_overrun = SPI_Handle->SPIx->SR;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	60fb      	str	r3, [r7, #12]

	//Disable SPI periph
	SPI_Handle->SPIx->CR1 &= ~CR1_SPE_Enable;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80020c2:	601a      	str	r2, [r3, #0]

	//Reset bus state back to SPI_Ready to allow another communication to begin.
	SPI_Handle->bus_state = SPI_Ready;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	765a      	strb	r2, [r3, #25]
}
 80020ca:	bf00      	nop
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <Disable_SPI_Reception>:

/*
 * @brief	Support function used to disable SPI reception when using interrupts with SSOE.
 */
static void Disable_SPI_Reception(SPI_Handle_t *SPI_Handle)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b082      	sub	sp, #8
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
	while(!Check_Flag(SPI_Handle, SR_TXE_Flag));
 80020da:	bf00      	nop
 80020dc:	2102      	movs	r1, #2
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f7ff fea6 	bl	8001e30 <Check_Flag>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d0f8      	beq.n	80020dc <Disable_SPI_Reception+0xa>

	//Disable TXEIE and RXNEIE bit
	SPI_Handle->SPIx->CR2 &= ~CR2_TXEIE_Enable;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	685a      	ldr	r2, [r3, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020f8:	605a      	str	r2, [r3, #4]
	SPI_Handle->SPIx->CR2 &= ~CR2_RXNEIE_Enable;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	685a      	ldr	r2, [r3, #4]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002108:	605a      	str	r2, [r3, #4]

	while(Check_Flag(SPI_Handle, SR_BSY_Flag));
 800210a:	bf00      	nop
 800210c:	2180      	movs	r1, #128	; 0x80
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7ff fe8e 	bl	8001e30 <Check_Flag>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1f8      	bne.n	800210c <Disable_SPI_Reception+0x3a>

	//Disable SPI periph
	SPI_Handle->SPIx->CR1 &= ~CR1_SPE_Enable;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002128:	601a      	str	r2, [r3, #0]

	//Set the SPI bus state back to SPI_Ready to allow for another seperate SPI transmission
	SPI_Handle->bus_state = SPI_Ready;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	765a      	strb	r2, [r3, #25]
}
 8002130:	bf00      	nop
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <TXE_Interrupt_Handler>:
 * @brief	Support function to transmit data when an interrupt is generated by the TXE flag.
 *
 * @note	This function is called directly from the interrupt service routine.
 */
static void TXE_Interrupt_Handler(SPI_Handle_t *SPI_Handle)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
	//Check if the bus state is currently in SPI_Transmitting
	if(SPI_Handle->bus_state == SPI_Transmitting)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	7e5b      	ldrb	r3, [r3, #25]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d153      	bne.n	80021f0 <TXE_Interrupt_Handler+0xb8>
	{
		//16 bit data mode
		if(SPI_Handle->data_frame == Data_16_Bits)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	7c1b      	ldrb	r3, [r3, #16]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d11e      	bne.n	800218e <TXE_Interrupt_Handler+0x56>
		{
			if(SPI_Handle->tx_length)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	7e1b      	ldrb	r3, [r3, #24]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d00e      	beq.n	8002176 <TXE_Interrupt_Handler+0x3e>
			{
				//Write values from the data buffer into the data register to be transmitted
				SPI_Handle->SPIx->DR = *((uint16_t *)SPI_Handle->pTxBuffer++);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	695b      	ldr	r3, [r3, #20]
 800215c:	1c59      	adds	r1, r3, #1
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	6151      	str	r1, [r2, #20]
 8002162:	881a      	ldrh	r2, [r3, #0]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	60da      	str	r2, [r3, #12]
				SPI_Handle->tx_length--;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	7e1b      	ldrb	r3, [r3, #24]
 800216e:	3b01      	subs	r3, #1
 8002170:	b2da      	uxtb	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	761a      	strb	r2, [r3, #24]
			}

			if(SPI_Handle->tx_length == 0 && (!SPI_Handle->ssm))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	7e1b      	ldrb	r3, [r3, #24]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d13e      	bne.n	80021fc <TXE_Interrupt_Handler+0xc4>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	7c5b      	ldrb	r3, [r3, #17]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d13a      	bne.n	80021fc <TXE_Interrupt_Handler+0xc4>
			{
				Disable_SPI_Transmission(SPI_Handle);
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f7ff ff70 	bl	800206c <Disable_SPI_Transmission>
	{
		//Transmit the address of the register to read from
		SPI_Handle->SPIx->DR = SPI_Handle->reg_address;

	}
}
 800218c:	e036      	b.n	80021fc <TXE_Interrupt_Handler+0xc4>
			if(SPI_Handle->tx_length)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	7e1b      	ldrb	r3, [r3, #24]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d00e      	beq.n	80021b4 <TXE_Interrupt_Handler+0x7c>
				SPI_Handle->SPIx->DR = *(SPI_Handle->pTxBuffer++);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	695b      	ldr	r3, [r3, #20]
 800219a:	1c59      	adds	r1, r3, #1
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	6151      	str	r1, [r2, #20]
 80021a0:	781a      	ldrb	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	60da      	str	r2, [r3, #12]
				SPI_Handle->tx_length--;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	7e1b      	ldrb	r3, [r3, #24]
 80021ac:	3b01      	subs	r3, #1
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	761a      	strb	r2, [r3, #24]
			if(SPI_Handle->tx_length == 0)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	7e1b      	ldrb	r3, [r3, #24]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d11f      	bne.n	80021fc <TXE_Interrupt_Handler+0xc4>
				SPI_Handle->bus_state = SPI_Ready;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	765a      	strb	r2, [r3, #25]
				if(!SPI_Handle->ssm)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	7c5b      	ldrb	r3, [r3, #17]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d103      	bne.n	80021d2 <TXE_Interrupt_Handler+0x9a>
					Disable_SPI_Transmission(SPI_Handle);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7ff ff4e 	bl	800206c <Disable_SPI_Transmission>
}
 80021d0:	e014      	b.n	80021fc <TXE_Interrupt_Handler+0xc4>
					SPI_Handle->SPIx->CR2 &= ~CR2_TXEIE_Enable;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021e0:	605a      	str	r2, [r3, #4]
					GPIO_WritePin(SPI_Handle->Slave, GPIO_Write);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e6:	2101      	movs	r1, #1
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff fc9f 	bl	8001b2c <GPIO_WritePin>
}
 80021ee:	e005      	b.n	80021fc <TXE_Interrupt_Handler+0xc4>
		SPI_Handle->SPIx->DR = SPI_Handle->reg_address;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	60da      	str	r2, [r3, #12]
}
 80021fc:	bf00      	nop
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <RXNE_Interrupt_Handler>:
/*
 * @Brief	Support function called from the interrupt service handler when the RXNE flag
 * 			is raised.
 */
static void RXNE_Interrupt_Handler(SPI_Handle_t *SPI_Handle)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
	//For 16 bit data transmission
	if(SPI_Handle->data_frame == Data_16_Bits)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	7c1b      	ldrb	r3, [r3, #16]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d117      	bne.n	8002244 <RXNE_Interrupt_Handler+0x40>
	{
		//If rx_length is greater than 0
		if(SPI_Handle->rx_length)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	f893 3020 	ldrb.w	r3, [r3, #32]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d029      	beq.n	8002272 <RXNE_Interrupt_Handler+0x6e>
		{
			//Read value from Data register inot buffer
			*((uint16_t *)SPI_Handle->pRxBuffer++) = SPI_Handle->SPIx->DR;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68d8      	ldr	r0, [r3, #12]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	69db      	ldr	r3, [r3, #28]
 8002228:	1c59      	adds	r1, r3, #1
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	61d1      	str	r1, [r2, #28]
 800222e:	b282      	uxth	r2, r0
 8002230:	801a      	strh	r2, [r3, #0]
			SPI_Handle->rx_length--;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002238:	3b01      	subs	r3, #1
 800223a:	b2da      	uxtb	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f883 2020 	strb.w	r2, [r3, #32]
 8002242:	e016      	b.n	8002272 <RXNE_Interrupt_Handler+0x6e>

	//For 8 bit data transmission
	else
	{
		//If rx_length is greater than 0
		if(SPI_Handle->rx_length)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f893 3020 	ldrb.w	r3, [r3, #32]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d011      	beq.n	8002272 <RXNE_Interrupt_Handler+0x6e>
		{
			//Read value from Data register inot buffer
			*(SPI_Handle->pRxBuffer++) = SPI_Handle->SPIx->DR;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	68d8      	ldr	r0, [r3, #12]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	69db      	ldr	r3, [r3, #28]
 8002258:	1c59      	adds	r1, r3, #1
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	61d1      	str	r1, [r2, #28]
 800225e:	b2c2      	uxtb	r2, r0
 8002260:	701a      	strb	r2, [r3, #0]
			SPI_Handle->rx_length--;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002268:	3b01      	subs	r3, #1
 800226a:	b2da      	uxtb	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f883 2020 	strb.w	r2, [r3, #32]
		}
	}


	if(SPI_Handle->rx_length == 0)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d120      	bne.n	80022be <RXNE_Interrupt_Handler+0xba>
	{
		//Set the spi bus back to SPI_Ready
		SPI_Handle->bus_state = SPI_Ready;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2200      	movs	r2, #0
 8002280:	765a      	strb	r2, [r3, #25]

		//If SSM is disabled
		if(!SPI_Handle->ssm)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	7c5b      	ldrb	r3, [r3, #17]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d103      	bne.n	8002292 <RXNE_Interrupt_Handler+0x8e>
		{
			Disable_SPI_Reception(SPI_Handle);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7ff ff21 	bl	80020d2 <Disable_SPI_Reception>

			//Pull chip select high
			GPIO_WritePin(SPI_Handle->Slave, GPIO_Write);
		}
	}
}
 8002290:	e015      	b.n	80022be <RXNE_Interrupt_Handler+0xba>
			SPI_Handle->SPIx->CR2 &= ~CR2_TXEIE_Enable;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022a0:	605a      	str	r2, [r3, #4]
			SPI_Handle->SPIx->CR2 &= ~CR2_RXNEIE_Enable;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022b0:	605a      	str	r2, [r3, #4]
			GPIO_WritePin(SPI_Handle->Slave, GPIO_Write);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b6:	2101      	movs	r1, #1
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff fc37 	bl	8001b2c <GPIO_WritePin>
}
 80022be:	bf00      	nop
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <SPI_MultiSlave_TransmitIT>:
 *
 * @note	This requires a GPIO slave device to be passed in, which is created form the GPIO driver included in this file.
 * 			This function will handle pulling the CS low, all that is needed, is to specifcy which slave to interact with.
 */
void SPI_MultiSlave_TransmitIT(SPI_Handle_t *SPI_Handle, GPIO_Config_t *Slave_Device, uint8_t *input_buffer, uint8_t num_of_bytes)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b084      	sub	sp, #16
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	60f8      	str	r0, [r7, #12]
 80022ce:	60b9      	str	r1, [r7, #8]
 80022d0:	607a      	str	r2, [r7, #4]
 80022d2:	70fb      	strb	r3, [r7, #3]
	if(SPI_Handle->bus_state == SPI_Ready)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	7e5b      	ldrb	r3, [r3, #25]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d11a      	bne.n	8002312 <SPI_MultiSlave_TransmitIT+0x4c>
	{
		SPI_Handle->pTxBuffer = input_buffer;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	615a      	str	r2, [r3, #20]
		SPI_Handle->tx_length = num_of_bytes;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	78fa      	ldrb	r2, [r7, #3]
 80022e6:	761a      	strb	r2, [r3, #24]
		SPI_Handle->bus_state = SPI_Transmitting;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2201      	movs	r2, #1
 80022ec:	765a      	strb	r2, [r3, #25]
		SPI_Handle->Slave = Slave_Device;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	68ba      	ldr	r2, [r7, #8]
 80022f2:	625a      	str	r2, [r3, #36]	; 0x24

		//Enable NVIC interrupts
		Enable_NVIC(SPI_Handle);
 80022f4:	68f8      	ldr	r0, [r7, #12]
 80022f6:	f7ff fe89 	bl	800200c <Enable_NVIC>

		//Pull Slave Device Low to begin data transmission
		GPIO_WritePin(Slave_Device, GPIO_Reset);
 80022fa:	2102      	movs	r1, #2
 80022fc:	68b8      	ldr	r0, [r7, #8]
 80022fe:	f7ff fc15 	bl	8001b2c <GPIO_WritePin>

		//Enable TXEIE and RXNEIE bit in CR2
		SPI_Handle->SPIx->CR2 |= CR2_TXEIE_Enable;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	685a      	ldr	r2, [r3, #4]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002310:	605a      	str	r2, [r3, #4]
	}
}
 8002312:	bf00      	nop
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <SPI_MultiSlave_RecieveIT>:
 *
 * @note	This requires a GPIO slave device to be passed in, which is created form the GPIO driver included in this file.
 * 			This function will handle pulling the CS low, all that is needed, is to specifcy which slave to interact with.
 */
void SPI_MultiSlave_RecieveIT(SPI_Handle_t *SPI_Handle, GPIO_Config_t *Slave_Device, uint8_t *output_buffer, uint8_t num_of_bytes, uint8_t address)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b084      	sub	sp, #16
 800231e:	af00      	add	r7, sp, #0
 8002320:	60f8      	str	r0, [r7, #12]
 8002322:	60b9      	str	r1, [r7, #8]
 8002324:	607a      	str	r2, [r7, #4]
 8002326:	70fb      	strb	r3, [r7, #3]
	if(SPI_Handle->bus_state == SPI_Ready)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	7e5b      	ldrb	r3, [r3, #25]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d127      	bne.n	8002380 <SPI_MultiSlave_RecieveIT+0x66>
	{
		SPI_Handle->pRxBuffer = output_buffer;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	61da      	str	r2, [r3, #28]
		SPI_Handle->rx_length = num_of_bytes;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	78fa      	ldrb	r2, [r7, #3]
 800233a:	f883 2020 	strb.w	r2, [r3, #32]
		SPI_Handle->bus_state = SPI_Receiving;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2202      	movs	r2, #2
 8002342:	765a      	strb	r2, [r3, #25]
		SPI_Handle->reg_address = address;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	7e3a      	ldrb	r2, [r7, #24]
 8002348:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		SPI_Handle->Slave = Slave_Device;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	68ba      	ldr	r2, [r7, #8]
 8002350:	625a      	str	r2, [r3, #36]	; 0x24

		//Enable NVIC interrupts
		Enable_NVIC(SPI_Handle);
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f7ff fe5a 	bl	800200c <Enable_NVIC>

		//Pull Slave Device Low to begin data transmission
		GPIO_WritePin(Slave_Device, GPIO_Reset);
 8002358:	2102      	movs	r1, #2
 800235a:	68b8      	ldr	r0, [r7, #8]
 800235c:	f7ff fbe6 	bl	8001b2c <GPIO_WritePin>

		//Enable TXEIE and RXNEIE bit in CR2
		SPI_Handle->SPIx->CR2 |= CR2_RXNEIE_Enable;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	685a      	ldr	r2, [r3, #4]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800236e:	605a      	str	r2, [r3, #4]
		SPI_Handle->SPIx->CR2 |= CR2_TXEIE_Enable;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	685a      	ldr	r2, [r3, #4]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800237e:	605a      	str	r2, [r3, #4]
	}
}
 8002380:	bf00      	nop
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <SPI_IRQ_Handler>:
 *
 * @note	This function is called whenever an interrupt occurs generated by the TXE or RXNE flag. It also
 * 			services both the TXE and RXNE interrupts.
 */
void SPI_IRQ_Handler(SPI_Handle_t *SPI_Handle)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
	uint32_t temp1, temp2;

	temp1 = ((SPI_Handle->SPIx->CR2 & CR2_RXNEIE_Enable) >> 6);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	099b      	lsrs	r3, r3, #6
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	60fb      	str	r3, [r7, #12]
	temp2 = (SPI_Handle->SPIx->SR & SR_RXNE_Flag);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f003 0301 	and.w	r3, r3, #1
 80023a8:	60bb      	str	r3, [r7, #8]
	//If the RXNE flag is raised and the RXNEIE bit is set - call the RXNE interrupt support function
	if(temp1 && temp2)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d005      	beq.n	80023bc <SPI_IRQ_Handler+0x34>
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d002      	beq.n	80023bc <SPI_IRQ_Handler+0x34>
	{
		RXNE_Interrupt_Handler(SPI_Handle);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f7ff ff24 	bl	8002204 <RXNE_Interrupt_Handler>
	}


	temp1 = ((SPI_Handle->SPIx->CR2 & CR2_TXEIE_Enable) >> 7);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	09db      	lsrs	r3, r3, #7
 80023c4:	f003 0301 	and.w	r3, r3, #1
 80023c8:	60fb      	str	r3, [r7, #12]
	temp2 = ((SPI_Handle->SPIx->SR & SR_TXE_Flag) >> 1);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	085b      	lsrs	r3, r3, #1
 80023d2:	f003 0301 	and.w	r3, r3, #1
 80023d6:	60bb      	str	r3, [r7, #8]
	//If the TXE flag is raised and the TXEIE bit is set - call the TXE interrupt support function
	if(temp1 && temp2)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d005      	beq.n	80023ea <SPI_IRQ_Handler+0x62>
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d002      	beq.n	80023ea <SPI_IRQ_Handler+0x62>
	{
		TXE_Interrupt_Handler(SPI_Handle);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff fea7 	bl	8002138 <TXE_Interrupt_Handler>
	}


}
 80023ea:	bf00      	nop
 80023ec:	3710      	adds	r7, #16
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
	...

080023f4 <__NVIC_EnableIRQ>:
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002402:	2b00      	cmp	r3, #0
 8002404:	db0b      	blt.n	800241e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002406:	79fb      	ldrb	r3, [r7, #7]
 8002408:	f003 021f 	and.w	r2, r3, #31
 800240c:	4907      	ldr	r1, [pc, #28]	; (800242c <__NVIC_EnableIRQ+0x38>)
 800240e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002412:	095b      	lsrs	r3, r3, #5
 8002414:	2001      	movs	r0, #1
 8002416:	fa00 f202 	lsl.w	r2, r0, r2
 800241a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800241e:	bf00      	nop
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	e000e100 	.word	0xe000e100

08002430 <UART_Config>:
 *
 * @param	baudrate: Allows the user to input their desired baud-rate for the UART peripheral.
 *
 */
void UART_Config(UART_Config_t *UART_Config, USART_TypeDef *UARTx, uint16_t mode, uint32_t baudrate)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	603b      	str	r3, [r7, #0]
 800243c:	4613      	mov	r3, r2
 800243e:	80fb      	strh	r3, [r7, #6]
	UART_Config->UARTx = UARTx;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	611a      	str	r2, [r3, #16]
	UART_Config->Mode = mode;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	88fa      	ldrh	r2, [r7, #6]
 800244a:	819a      	strh	r2, [r3, #12]
	UART_Config->BaudRate = baudrate;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	683a      	ldr	r2, [r7, #0]
 8002450:	609a      	str	r2, [r3, #8]
	UART_Config->World_Length = UART_WORDLEN_8BITS;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2200      	movs	r2, #0
 8002456:	805a      	strh	r2, [r3, #2]
	UART_Config->Parity = UART_PARITY_DISABLED;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	80da      	strh	r2, [r3, #6]
	UART_Config->oversampling = UART_OVERSAMPLING_16;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2200      	movs	r2, #0
 8002462:	809a      	strh	r2, [r3, #4]
	UART_Config->Stop_Bits = UART_STOPBITS_1;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2200      	movs	r2, #0
 8002468:	801a      	strh	r2, [r3, #0]
}
 800246a:	bf00      	nop
 800246c:	3714      	adds	r7, #20
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr

08002476 <Select_UART_Periph>:
 *
 * @param	alt_function: Defines the alternate function value to input into the Alternate function register.
 *
 */
void Select_UART_Periph(GPIO_TypeDef *GPIOx, uint8_t pin, AFR_Config_t alt_function)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	b08c      	sub	sp, #48	; 0x30
 800247a:	af04      	add	r7, sp, #16
 800247c:	6078      	str	r0, [r7, #4]
 800247e:	460b      	mov	r3, r1
 8002480:	70fb      	strb	r3, [r7, #3]
 8002482:	4613      	mov	r3, r2
 8002484:	70bb      	strb	r3, [r7, #2]
	GPIO_Config_t GPIOx_UARTx_Tx, GPIOx_UARTx_Rx;

	GPIO_Config(&GPIOx_UARTx_Tx, GPIOx, pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8002486:	78fa      	ldrb	r2, [r7, #3]
 8002488:	f107 0014 	add.w	r0, r7, #20
 800248c:	2300      	movs	r3, #0
 800248e:	9302      	str	r3, [sp, #8]
 8002490:	2300      	movs	r3, #0
 8002492:	9301      	str	r3, [sp, #4]
 8002494:	2300      	movs	r3, #0
 8002496:	9300      	str	r3, [sp, #0]
 8002498:	2302      	movs	r3, #2
 800249a:	6879      	ldr	r1, [r7, #4]
 800249c:	f7fe fe4b 	bl	8001136 <GPIO_Config>
	GPIO_Init(&GPIOx_UARTx_Tx, alt_function);
 80024a0:	78ba      	ldrb	r2, [r7, #2]
 80024a2:	f107 0314 	add.w	r3, r7, #20
 80024a6:	4611      	mov	r1, r2
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7fe ff2d 	bl	8001308 <GPIO_Init>

	GPIO_Config(&GPIOx_UARTx_Rx, GPIOx, (pin + 1), GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80024ae:	78fb      	ldrb	r3, [r7, #3]
 80024b0:	3301      	adds	r3, #1
 80024b2:	b2da      	uxtb	r2, r3
 80024b4:	f107 0008 	add.w	r0, r7, #8
 80024b8:	2300      	movs	r3, #0
 80024ba:	9302      	str	r3, [sp, #8]
 80024bc:	2300      	movs	r3, #0
 80024be:	9301      	str	r3, [sp, #4]
 80024c0:	2300      	movs	r3, #0
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	2302      	movs	r3, #2
 80024c6:	6879      	ldr	r1, [r7, #4]
 80024c8:	f7fe fe35 	bl	8001136 <GPIO_Config>
	GPIO_Init(&GPIOx_UARTx_Rx, alt_function);
 80024cc:	78ba      	ldrb	r2, [r7, #2]
 80024ce:	f107 0308 	add.w	r3, r7, #8
 80024d2:	4611      	mov	r1, r2
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7fe ff17 	bl	8001308 <GPIO_Init>
}
 80024da:	bf00      	nop
 80024dc:	3720      	adds	r7, #32
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
	...

080024e4 <Enable_UART_Periph>:
 * 			based on the peripheral selected by the user.
 *
 * @param	UARTx: Defines which UART peripheral the user chooses, this can be: USART1, USART2 or USART6.
 */
void Enable_UART_Periph(USART_TypeDef *UARTx)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
	if(UARTx == USART2)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a1c      	ldr	r2, [pc, #112]	; (8002560 <Enable_UART_Periph+0x7c>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d10f      	bne.n	8002514 <Enable_UART_Periph+0x30>
	{

		Select_UART_Periph(GPIOA, Pin2, AF7);
 80024f4:	2207      	movs	r2, #7
 80024f6:	2102      	movs	r1, #2
 80024f8:	481a      	ldr	r0, [pc, #104]	; (8002564 <Enable_UART_Periph+0x80>)
 80024fa:	f7ff ffbc 	bl	8002476 <Select_UART_Periph>
		Select_UART_Periph(GPIOD, Pin5, AF7);
 80024fe:	2207      	movs	r2, #7
 8002500:	2105      	movs	r1, #5
 8002502:	4819      	ldr	r0, [pc, #100]	; (8002568 <Enable_UART_Periph+0x84>)
 8002504:	f7ff ffb7 	bl	8002476 <Select_UART_Periph>

		RCC_APB1Cmd(USART2_Enable, ENABLE);
 8002508:	2101      	movs	r1, #1
 800250a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800250e:	f7ff fb67 	bl	8001be0 <RCC_APB1Cmd>
		Select_UART_Periph(GPIOC, Pin6, AF7);

		RCC_APB2Cmd(USART6_Enable, ENABLE);

	}
}
 8002512:	e020      	b.n	8002556 <Enable_UART_Periph+0x72>
	else if(UARTx == USART1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	4a15      	ldr	r2, [pc, #84]	; (800256c <Enable_UART_Periph+0x88>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d10e      	bne.n	800253a <Enable_UART_Periph+0x56>
		Select_UART_Periph(GPIOA, Pin9, AF7);
 800251c:	2207      	movs	r2, #7
 800251e:	2109      	movs	r1, #9
 8002520:	4810      	ldr	r0, [pc, #64]	; (8002564 <Enable_UART_Periph+0x80>)
 8002522:	f7ff ffa8 	bl	8002476 <Select_UART_Periph>
		Select_UART_Periph(GPIOB, Pin6, AF7);
 8002526:	2207      	movs	r2, #7
 8002528:	2106      	movs	r1, #6
 800252a:	4811      	ldr	r0, [pc, #68]	; (8002570 <Enable_UART_Periph+0x8c>)
 800252c:	f7ff ffa3 	bl	8002476 <Select_UART_Periph>
		RCC_APB2Cmd(USART1_Enable, ENABLE);
 8002530:	2101      	movs	r1, #1
 8002532:	2010      	movs	r0, #16
 8002534:	f7ff fb74 	bl	8001c20 <RCC_APB2Cmd>
}
 8002538:	e00d      	b.n	8002556 <Enable_UART_Periph+0x72>
		Select_UART_Periph(GPIOA, Pin11, AF8);
 800253a:	2208      	movs	r2, #8
 800253c:	210b      	movs	r1, #11
 800253e:	4809      	ldr	r0, [pc, #36]	; (8002564 <Enable_UART_Periph+0x80>)
 8002540:	f7ff ff99 	bl	8002476 <Select_UART_Periph>
		Select_UART_Periph(GPIOC, Pin6, AF7);
 8002544:	2207      	movs	r2, #7
 8002546:	2106      	movs	r1, #6
 8002548:	480a      	ldr	r0, [pc, #40]	; (8002574 <Enable_UART_Periph+0x90>)
 800254a:	f7ff ff94 	bl	8002476 <Select_UART_Periph>
		RCC_APB2Cmd(USART6_Enable, ENABLE);
 800254e:	2101      	movs	r1, #1
 8002550:	2020      	movs	r0, #32
 8002552:	f7ff fb65 	bl	8001c20 <RCC_APB2Cmd>
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40004400 	.word	0x40004400
 8002564:	40020000 	.word	0x40020000
 8002568:	40020c00 	.word	0x40020c00
 800256c:	40011000 	.word	0x40011000
 8002570:	40020400 	.word	0x40020400
 8002574:	40020800 	.word	0x40020800

08002578 <Set_BaudRate>:
 *@param	ClockSource: Defines the specific clock source for the MCU which includes SYSCLK,
 *			HCLK, PCLK1, PCLK2.
 *
 */
void Set_BaudRate(RCC_ClockFrequency_t *ClockSource, UART_Config_t *UART_Config)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b08a      	sub	sp, #40	; 0x28
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
	RCC_GetClockFreq(ClockSource);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f7ff fb6c 	bl	8001c60 <RCC_GetClockFreq>

	uint32_t periph_clk, over8, usartdiv, baudrate;
	uint32_t mantissa_value, fraction_value, tempvariable = 0;
 8002588:	2300      	movs	r3, #0
 800258a:	623b      	str	r3, [r7, #32]

	over8 = (UART_Config->UARTx->CR1) & (UART_CR1_OVER8_Mask);
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002596:	61fb      	str	r3, [r7, #28]
	baudrate = UART_Config->BaudRate;
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	61bb      	str	r3, [r7, #24]

	if(UART_Config->UARTx == USART2)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	4a32      	ldr	r2, [pc, #200]	; (800266c <Set_BaudRate+0xf4>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d103      	bne.n	80025b0 <Set_BaudRate+0x38>
	{
		periph_clk = ClockSource->PCLCK1;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	627b      	str	r3, [r7, #36]	; 0x24
 80025ae:	e002      	b.n	80025b6 <Set_BaudRate+0x3e>
	}

	else
	{
		periph_clk = ClockSource->PCLCK2;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/*Over-sampling by 16*/
	if(over8 == 0)
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d125      	bne.n	8002608 <Set_BaudRate+0x90>
	{
		usartdiv = (periph_clk * 100)/(16 * baudrate);
 80025bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025be:	2264      	movs	r2, #100	; 0x64
 80025c0:	fb03 f202 	mul.w	r2, r3, r2
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	011b      	lsls	r3, r3, #4
 80025c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025cc:	617b      	str	r3, [r7, #20]
		mantissa_value = usartdiv/100;
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	4a27      	ldr	r2, [pc, #156]	; (8002670 <Set_BaudRate+0xf8>)
 80025d2:	fba2 2303 	umull	r2, r3, r2, r3
 80025d6:	095b      	lsrs	r3, r3, #5
 80025d8:	613b      	str	r3, [r7, #16]
		tempvariable |= mantissa_value << 4;
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	011b      	lsls	r3, r3, #4
 80025de:	6a3a      	ldr	r2, [r7, #32]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	623b      	str	r3, [r7, #32]

		fraction_value = (((usartdiv - (mantissa_value * 100)) * 16) + 50)/100;
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	2264      	movs	r2, #100	; 0x64
 80025e8:	fb02 f303 	mul.w	r3, r2, r3
 80025ec:	697a      	ldr	r2, [r7, #20]
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	011b      	lsls	r3, r3, #4
 80025f2:	3332      	adds	r3, #50	; 0x32
 80025f4:	4a1e      	ldr	r2, [pc, #120]	; (8002670 <Set_BaudRate+0xf8>)
 80025f6:	fba2 2303 	umull	r2, r3, r2, r3
 80025fa:	095b      	lsrs	r3, r3, #5
 80025fc:	60fb      	str	r3, [r7, #12]
		tempvariable |= fraction_value;
 80025fe:	6a3a      	ldr	r2, [r7, #32]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	4313      	orrs	r3, r2
 8002604:	623b      	str	r3, [r7, #32]
 8002606:	e024      	b.n	8002652 <Set_BaudRate+0xda>
	}

	/*Over-sampling by 8*/
	else
	{
		usartdiv = ((periph_clk * 100)/(8 * baudrate));
 8002608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260a:	2264      	movs	r2, #100	; 0x64
 800260c:	fb03 f202 	mul.w	r2, r3, r2
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	fbb2 f3f3 	udiv	r3, r2, r3
 8002618:	617b      	str	r3, [r7, #20]
		mantissa_value = usartdiv/100;
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	4a14      	ldr	r2, [pc, #80]	; (8002670 <Set_BaudRate+0xf8>)
 800261e:	fba2 2303 	umull	r2, r3, r2, r3
 8002622:	095b      	lsrs	r3, r3, #5
 8002624:	613b      	str	r3, [r7, #16]
		tempvariable |= (mantissa_value << 4);
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	011b      	lsls	r3, r3, #4
 800262a:	6a3a      	ldr	r2, [r7, #32]
 800262c:	4313      	orrs	r3, r2
 800262e:	623b      	str	r3, [r7, #32]
		fraction_value = (((usartdiv - (mantissa_value * 100)) * 8) + 50)/100;
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	2264      	movs	r2, #100	; 0x64
 8002634:	fb02 f303 	mul.w	r3, r2, r3
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	00db      	lsls	r3, r3, #3
 800263e:	3332      	adds	r3, #50	; 0x32
 8002640:	4a0b      	ldr	r2, [pc, #44]	; (8002670 <Set_BaudRate+0xf8>)
 8002642:	fba2 2303 	umull	r2, r3, r2, r3
 8002646:	095b      	lsrs	r3, r3, #5
 8002648:	60fb      	str	r3, [r7, #12]
		tempvariable |= fraction_value;
 800264a:	6a3a      	ldr	r2, [r7, #32]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4313      	orrs	r3, r2
 8002650:	623b      	str	r3, [r7, #32]
	}

	UART_Config->UARTx->BRR |= tempvariable;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	6899      	ldr	r1, [r3, #8]
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	691b      	ldr	r3, [r3, #16]
 800265c:	6a3a      	ldr	r2, [r7, #32]
 800265e:	430a      	orrs	r2, r1
 8002660:	609a      	str	r2, [r3, #8]
}
 8002662:	bf00      	nop
 8002664:	3728      	adds	r7, #40	; 0x28
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	40004400 	.word	0x40004400
 8002670:	51eb851f 	.word	0x51eb851f

08002674 <UART_Init>:
 *
 * @param	UART_Config_t: This points to the UART_Config_t data structure that holds all of the information for the
 * 			specific UART peripheral.
 */
void UART_Init(UART_Config_t *UART_Config)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
	RCC_ClockFrequency_t Clock_Source;

	Enable_UART_Periph(UART_Config->UARTx);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	691b      	ldr	r3, [r3, #16]
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff ff2f 	bl	80024e4 <Enable_UART_Periph>

	/**Configuring UART**/

	/*Select the Word-Length (8 bits/9 bits)*/
	UART_Config->UARTx->CR1 &= ~UART_WORDLEN_9BITS;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	691b      	ldr	r3, [r3, #16]
 800268a:	68da      	ldr	r2, [r3, #12]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	691b      	ldr	r3, [r3, #16]
 8002690:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002694:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->World_Length;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	68da      	ldr	r2, [r3, #12]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	885b      	ldrh	r3, [r3, #2]
 80026a0:	4619      	mov	r1, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	430a      	orrs	r2, r1
 80026a8:	60da      	str	r2, [r3, #12]

	/*Select over-sampling (8 or 16)*/
	UART_Config->UARTx->CR1 &= ~UART_OVERSAMPLING_8;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	68da      	ldr	r2, [r3, #12]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	691b      	ldr	r3, [r3, #16]
 80026b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026b8:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->oversampling;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	68da      	ldr	r2, [r3, #12]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	889b      	ldrh	r3, [r3, #4]
 80026c4:	4619      	mov	r1, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	430a      	orrs	r2, r1
 80026cc:	60da      	str	r2, [r3, #12]

	/*Select transmission direction (Tx, Rx or Tx & Rx)*/
	UART_Config->UARTx->CR1 &= ~UART_MODE_TXRX;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	68da      	ldr	r2, [r3, #12]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	f022 020c 	bic.w	r2, r2, #12
 80026dc:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->Mode;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	691b      	ldr	r3, [r3, #16]
 80026e2:	68da      	ldr	r2, [r3, #12]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	899b      	ldrh	r3, [r3, #12]
 80026e8:	4619      	mov	r1, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	430a      	orrs	r2, r1
 80026f0:	60da      	str	r2, [r3, #12]

	/*Select parity (odd or even)*/
	UART_Config->UARTx->CR1 &= ~UART_PARITY_ODD;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	691b      	ldr	r3, [r3, #16]
 80026f6:	68da      	ldr	r2, [r3, #12]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	691b      	ldr	r3, [r3, #16]
 80026fc:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8002700:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->Parity;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	68da      	ldr	r2, [r3, #12]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	88db      	ldrh	r3, [r3, #6]
 800270c:	4619      	mov	r1, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	430a      	orrs	r2, r1
 8002714:	60da      	str	r2, [r3, #12]

	/*Select number of stop bits (0.5, 1, 1.5, 2)*/
	UART_Config->UARTx->CR2 &= ~UART_STOPBITS_1_5;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	691a      	ldr	r2, [r3, #16]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	691b      	ldr	r3, [r3, #16]
 8002720:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002724:	611a      	str	r2, [r3, #16]
	UART_Config->UARTx->CR2 |= UART_Config->Stop_Bits;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	691a      	ldr	r2, [r3, #16]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	881b      	ldrh	r3, [r3, #0]
 8002730:	4619      	mov	r1, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	691b      	ldr	r3, [r3, #16]
 8002736:	430a      	orrs	r2, r1
 8002738:	611a      	str	r2, [r3, #16]

	/*Calculate and set baud-rate*/
	Set_BaudRate(&Clock_Source, UART_Config);
 800273a:	f107 0308 	add.w	r3, r7, #8
 800273e:	6879      	ldr	r1, [r7, #4]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff ff19 	bl	8002578 <Set_BaudRate>

	/*Enable UART*/
	UART_Config->UARTx->CR1 |= UART_CR1_Enable;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	691b      	ldr	r3, [r3, #16]
 800274a:	68da      	ldr	r2, [r3, #12]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002754:	60da      	str	r2, [r3, #12]

}
 8002756:	bf00      	nop
 8002758:	3718      	adds	r7, #24
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <WriteByte>:
 * 			specific UART peripheral.
 *
 * @param	data: This specifies the data the user wishes to transmit.
 */
void WriteByte(UART_Config_t *UART_Config, uint16_t data)
{
 800275e:	b480      	push	{r7}
 8002760:	b083      	sub	sp, #12
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
 8002766:	460b      	mov	r3, r1
 8002768:	807b      	strh	r3, [r7, #2]
	while(!(UART_Config->UARTx->SR) && (UART_SR_TXE_Mask)){}
 800276a:	bf00      	nop
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d0fa      	beq.n	800276c <WriteByte+0xe>

	//Word length is 9 bits
	if(UART_Config->UARTx->CR1 & UART_WORDLEN_9BITS)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d01a      	beq.n	80027ba <WriteByte+0x5c>
	{
		//If parity is enabled 8 bits of data are sent with the 9th bit being the parity bit
		if((UART_Config->UARTx->CR1 & UART_PARITY_EVEN) || (UART_Config->UARTx->CR1 & UART_PARITY_ODD))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	691b      	ldr	r3, [r3, #16]
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800278e:	2b00      	cmp	r3, #0
 8002790:	d106      	bne.n	80027a0 <WriteByte+0x42>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	691b      	ldr	r3, [r3, #16]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800279c:	2b00      	cmp	r3, #0
 800279e:	d005      	beq.n	80027ac <WriteByte+0x4e>
		{
			UART_Config->UARTx->DR = ((uint8_t)data);
 80027a0:	887b      	ldrh	r3, [r7, #2]
 80027a2:	b2da      	uxtb	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	691b      	ldr	r3, [r3, #16]
 80027a8:	605a      	str	r2, [r3, #4]
 80027aa:	e021      	b.n	80027f0 <WriteByte+0x92>
		}

		//If parity is disabled then all 9 bits of data will be read as information
		else
		{
			UART_Config->UARTx->DR = (data & 0x1FF);
 80027ac:	887a      	ldrh	r2, [r7, #2]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027b6:	605a      	str	r2, [r3, #4]
		else
		{
			UART_Config->UARTx->DR = ((uint8_t)data);
		}
	}
}
 80027b8:	e01a      	b.n	80027f0 <WriteByte+0x92>
		if((UART_Config->UARTx->CR1 & UART_PARITY_EVEN) || (UART_Config->UARTx->CR1 & UART_PARITY_ODD))
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d106      	bne.n	80027d6 <WriteByte+0x78>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	691b      	ldr	r3, [r3, #16]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d006      	beq.n	80027e4 <WriteByte+0x86>
			UART_Config->UARTx->DR = (data & 0x7F);
 80027d6:	887a      	ldrh	r2, [r7, #2]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	691b      	ldr	r3, [r3, #16]
 80027dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80027e0:	605a      	str	r2, [r3, #4]
 80027e2:	e005      	b.n	80027f0 <WriteByte+0x92>
			UART_Config->UARTx->DR = ((uint8_t)data);
 80027e4:	887b      	ldrh	r3, [r7, #2]
 80027e6:	b2da      	uxtb	r2, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	691b      	ldr	r3, [r3, #16]
 80027ec:	605a      	str	r2, [r3, #4]
}
 80027ee:	e7ff      	b.n	80027f0 <WriteByte+0x92>
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <ReadByte>:
 * 			specific UART peripheral.
 *
 * @retval	The function returns the value of the data register which is an 8 bit (1 byte) value.
 */
uint8_t ReadByte(UART_Config_t *UART_Config)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
	while(!((UART_Config->UARTx->SR) & (UART_SR_RXNE_Mask))){}
 8002804:	bf00      	nop
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 0320 	and.w	r3, r3, #32
 8002810:	2b00      	cmp	r3, #0
 8002812:	d0f8      	beq.n	8002806 <ReadByte+0xa>

	return UART_Config->UARTx->DR;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	691b      	ldr	r3, [r3, #16]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	b2db      	uxtb	r3, r3
}
 800281c:	4618      	mov	r0, r3
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr

08002828 <UART_Interrupt_Init>:
 * 			 	1)UART_RXNEIE_Enable
 * 				2)UART_TXEIE_Enable
 * 				3)UART_TCIE_Enable
 */
void UART_Interrupt_Init(UART_Config_t *UART_Config, uint8_t interrupt_line)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	460b      	mov	r3, r1
 8002832:	70fb      	strb	r3, [r7, #3]
	UART_Config->UARTx->CR1 |= interrupt_line;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	68d9      	ldr	r1, [r3, #12]
 800283a:	78fa      	ldrb	r2, [r7, #3]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	430a      	orrs	r2, r1
 8002842:	60da      	str	r2, [r3, #12]

	if(UART_Config->UARTx == USART2)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	4a0d      	ldr	r2, [pc, #52]	; (8002880 <UART_Interrupt_Init+0x58>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d103      	bne.n	8002856 <UART_Interrupt_Init+0x2e>
	{
		NVIC_EnableIRQ(USART2_IRQn);
 800284e:	2026      	movs	r0, #38	; 0x26
 8002850:	f7ff fdd0 	bl	80023f4 <__NVIC_EnableIRQ>

	else if(UART_Config->UARTx == USART6)
	{
		NVIC_EnableIRQ(USART6_IRQn);
	}
}
 8002854:	e010      	b.n	8002878 <UART_Interrupt_Init+0x50>
	else if(UART_Config->UARTx == USART1)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	4a0a      	ldr	r2, [pc, #40]	; (8002884 <UART_Interrupt_Init+0x5c>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d103      	bne.n	8002868 <UART_Interrupt_Init+0x40>
		NVIC_EnableIRQ(USART1_IRQn);
 8002860:	2025      	movs	r0, #37	; 0x25
 8002862:	f7ff fdc7 	bl	80023f4 <__NVIC_EnableIRQ>
}
 8002866:	e007      	b.n	8002878 <UART_Interrupt_Init+0x50>
	else if(UART_Config->UARTx == USART6)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	691b      	ldr	r3, [r3, #16]
 800286c:	4a06      	ldr	r2, [pc, #24]	; (8002888 <UART_Interrupt_Init+0x60>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d102      	bne.n	8002878 <UART_Interrupt_Init+0x50>
		NVIC_EnableIRQ(USART6_IRQn);
 8002872:	2047      	movs	r0, #71	; 0x47
 8002874:	f7ff fdbe 	bl	80023f4 <__NVIC_EnableIRQ>
}
 8002878:	bf00      	nop
 800287a:	3708      	adds	r7, #8
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40004400 	.word	0x40004400
 8002884:	40011000 	.word	0x40011000
 8002888:	40011400 	.word	0x40011400

0800288c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002890:	4b05      	ldr	r3, [pc, #20]	; (80028a8 <SysTick_Handler+0x1c>)
 8002892:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002894:	f001 fdb2 	bl	80043fc <xTaskGetSchedulerState>
 8002898:	4603      	mov	r3, r0
 800289a:	2b01      	cmp	r3, #1
 800289c:	d001      	beq.n	80028a2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800289e:	f002 fc9b 	bl	80051d8 <xPortSysTickHandler>
  }
}
 80028a2:	bf00      	nop
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	e000e010 	.word	0xe000e010

080028ac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	4a07      	ldr	r2, [pc, #28]	; (80028d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80028bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	4a06      	ldr	r2, [pc, #24]	; (80028dc <vApplicationGetIdleTaskMemory+0x30>)
 80028c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2280      	movs	r2, #128	; 0x80
 80028c8:	601a      	str	r2, [r3, #0]
}
 80028ca:	bf00      	nop
 80028cc:	3714      	adds	r7, #20
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	200002cc 	.word	0x200002cc
 80028dc:	20000328 	.word	0x20000328

080028e0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	4a07      	ldr	r2, [pc, #28]	; (800290c <vApplicationGetTimerTaskMemory+0x2c>)
 80028f0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	4a06      	ldr	r2, [pc, #24]	; (8002910 <vApplicationGetTimerTaskMemory+0x30>)
 80028f6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028fe:	601a      	str	r2, [r3, #0]
}
 8002900:	bf00      	nop
 8002902:	3714      	adds	r7, #20
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	20000528 	.word	0x20000528
 8002910:	20000584 	.word	0x20000584

08002914 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f103 0208 	add.w	r2, r3, #8
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f04f 32ff 	mov.w	r2, #4294967295
 800292c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f103 0208 	add.w	r2, r3, #8
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f103 0208 	add.w	r2, r3, #8
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002948:	bf00      	nop
 800294a:	370c      	adds	r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr

08002954 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800296e:	b480      	push	{r7}
 8002970:	b085      	sub	sp, #20
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
 8002976:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	683a      	ldr	r2, [r7, #0]
 8002992:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	683a      	ldr	r2, [r7, #0]
 8002998:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	1c5a      	adds	r2, r3, #1
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	601a      	str	r2, [r3, #0]
}
 80029aa:	bf00      	nop
 80029ac:	3714      	adds	r7, #20
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr

080029b6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80029b6:	b480      	push	{r7}
 80029b8:	b085      	sub	sp, #20
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
 80029be:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029cc:	d103      	bne.n	80029d6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	e00c      	b.n	80029f0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	3308      	adds	r3, #8
 80029da:	60fb      	str	r3, [r7, #12]
 80029dc:	e002      	b.n	80029e4 <vListInsert+0x2e>
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68ba      	ldr	r2, [r7, #8]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d2f6      	bcs.n	80029de <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	685a      	ldr	r2, [r3, #4]
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	683a      	ldr	r2, [r7, #0]
 80029fe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	683a      	ldr	r2, [r7, #0]
 8002a0a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	1c5a      	adds	r2, r3, #1
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	601a      	str	r2, [r3, #0]
}
 8002a1c:	bf00      	nop
 8002a1e:	3714      	adds	r7, #20
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	691b      	ldr	r3, [r3, #16]
 8002a34:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	6892      	ldr	r2, [r2, #8]
 8002a3e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	6852      	ldr	r2, [r2, #4]
 8002a48:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d103      	bne.n	8002a5c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689a      	ldr	r2, [r3, #8]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	1e5a      	subs	r2, r3, #1
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3714      	adds	r7, #20
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d10a      	bne.n	8002aa6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a94:	f383 8811 	msr	BASEPRI, r3
 8002a98:	f3bf 8f6f 	isb	sy
 8002a9c:	f3bf 8f4f 	dsb	sy
 8002aa0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002aa2:	bf00      	nop
 8002aa4:	e7fe      	b.n	8002aa4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002aa6:	f002 fb05 	bl	80050b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab2:	68f9      	ldr	r1, [r7, #12]
 8002ab4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002ab6:	fb01 f303 	mul.w	r3, r1, r3
 8002aba:	441a      	add	r2, r3
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	68f9      	ldr	r1, [r7, #12]
 8002ada:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002adc:	fb01 f303 	mul.w	r3, r1, r3
 8002ae0:	441a      	add	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	22ff      	movs	r2, #255	; 0xff
 8002aea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	22ff      	movs	r2, #255	; 0xff
 8002af2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d114      	bne.n	8002b26 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d01a      	beq.n	8002b3a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	3310      	adds	r3, #16
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f001 fab9 	bl	8004080 <xTaskRemoveFromEventList>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d012      	beq.n	8002b3a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002b14:	4b0c      	ldr	r3, [pc, #48]	; (8002b48 <xQueueGenericReset+0xcc>)
 8002b16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	f3bf 8f4f 	dsb	sy
 8002b20:	f3bf 8f6f 	isb	sy
 8002b24:	e009      	b.n	8002b3a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	3310      	adds	r3, #16
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7ff fef2 	bl	8002914 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	3324      	adds	r3, #36	; 0x24
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7ff feed 	bl	8002914 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002b3a:	f002 faeb 	bl	8005114 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002b3e:	2301      	movs	r3, #1
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3710      	adds	r7, #16
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	e000ed04 	.word	0xe000ed04

08002b4c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b08e      	sub	sp, #56	; 0x38
 8002b50:	af02      	add	r7, sp, #8
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
 8002b58:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d10a      	bne.n	8002b76 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b64:	f383 8811 	msr	BASEPRI, r3
 8002b68:	f3bf 8f6f 	isb	sy
 8002b6c:	f3bf 8f4f 	dsb	sy
 8002b70:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002b72:	bf00      	nop
 8002b74:	e7fe      	b.n	8002b74 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d10a      	bne.n	8002b92 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b80:	f383 8811 	msr	BASEPRI, r3
 8002b84:	f3bf 8f6f 	isb	sy
 8002b88:	f3bf 8f4f 	dsb	sy
 8002b8c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002b8e:	bf00      	nop
 8002b90:	e7fe      	b.n	8002b90 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d002      	beq.n	8002b9e <xQueueGenericCreateStatic+0x52>
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <xQueueGenericCreateStatic+0x56>
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e000      	b.n	8002ba4 <xQueueGenericCreateStatic+0x58>
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10a      	bne.n	8002bbe <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bac:	f383 8811 	msr	BASEPRI, r3
 8002bb0:	f3bf 8f6f 	isb	sy
 8002bb4:	f3bf 8f4f 	dsb	sy
 8002bb8:	623b      	str	r3, [r7, #32]
}
 8002bba:	bf00      	nop
 8002bbc:	e7fe      	b.n	8002bbc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d102      	bne.n	8002bca <xQueueGenericCreateStatic+0x7e>
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d101      	bne.n	8002bce <xQueueGenericCreateStatic+0x82>
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e000      	b.n	8002bd0 <xQueueGenericCreateStatic+0x84>
 8002bce:	2300      	movs	r3, #0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d10a      	bne.n	8002bea <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bd8:	f383 8811 	msr	BASEPRI, r3
 8002bdc:	f3bf 8f6f 	isb	sy
 8002be0:	f3bf 8f4f 	dsb	sy
 8002be4:	61fb      	str	r3, [r7, #28]
}
 8002be6:	bf00      	nop
 8002be8:	e7fe      	b.n	8002be8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002bea:	2350      	movs	r3, #80	; 0x50
 8002bec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	2b50      	cmp	r3, #80	; 0x50
 8002bf2:	d00a      	beq.n	8002c0a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bf8:	f383 8811 	msr	BASEPRI, r3
 8002bfc:	f3bf 8f6f 	isb	sy
 8002c00:	f3bf 8f4f 	dsb	sy
 8002c04:	61bb      	str	r3, [r7, #24]
}
 8002c06:	bf00      	nop
 8002c08:	e7fe      	b.n	8002c08 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002c0a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d00d      	beq.n	8002c32 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c18:	2201      	movs	r2, #1
 8002c1a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002c1e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c24:	9300      	str	r3, [sp, #0]
 8002c26:	4613      	mov	r3, r2
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	68b9      	ldr	r1, [r7, #8]
 8002c2c:	68f8      	ldr	r0, [r7, #12]
 8002c2e:	f000 f83f 	bl	8002cb0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3730      	adds	r7, #48	; 0x30
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b08a      	sub	sp, #40	; 0x28
 8002c40:	af02      	add	r7, sp, #8
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	4613      	mov	r3, r2
 8002c48:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d10a      	bne.n	8002c66 <xQueueGenericCreate+0x2a>
	__asm volatile
 8002c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c54:	f383 8811 	msr	BASEPRI, r3
 8002c58:	f3bf 8f6f 	isb	sy
 8002c5c:	f3bf 8f4f 	dsb	sy
 8002c60:	613b      	str	r3, [r7, #16]
}
 8002c62:	bf00      	nop
 8002c64:	e7fe      	b.n	8002c64 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	68ba      	ldr	r2, [r7, #8]
 8002c6a:	fb02 f303 	mul.w	r3, r2, r3
 8002c6e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	3350      	adds	r3, #80	; 0x50
 8002c74:	4618      	mov	r0, r3
 8002c76:	f002 fb3f 	bl	80052f8 <pvPortMalloc>
 8002c7a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d011      	beq.n	8002ca6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	3350      	adds	r3, #80	; 0x50
 8002c8a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002c94:	79fa      	ldrb	r2, [r7, #7]
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	9300      	str	r3, [sp, #0]
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	68b9      	ldr	r1, [r7, #8]
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f000 f805 	bl	8002cb0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002ca6:	69bb      	ldr	r3, [r7, #24]
	}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3720      	adds	r7, #32
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
 8002cbc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d103      	bne.n	8002ccc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	601a      	str	r2, [r3, #0]
 8002cca:	e002      	b.n	8002cd2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002cde:	2101      	movs	r1, #1
 8002ce0:	69b8      	ldr	r0, [r7, #24]
 8002ce2:	f7ff fecb 	bl	8002a7c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	78fa      	ldrb	r2, [r7, #3]
 8002cea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002cee:	bf00      	nop
 8002cf0:	3710      	adds	r7, #16
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
	...

08002cf8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b08e      	sub	sp, #56	; 0x38
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	607a      	str	r2, [r7, #4]
 8002d04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002d06:	2300      	movs	r3, #0
 8002d08:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d10a      	bne.n	8002d2a <xQueueGenericSend+0x32>
	__asm volatile
 8002d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d18:	f383 8811 	msr	BASEPRI, r3
 8002d1c:	f3bf 8f6f 	isb	sy
 8002d20:	f3bf 8f4f 	dsb	sy
 8002d24:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002d26:	bf00      	nop
 8002d28:	e7fe      	b.n	8002d28 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d103      	bne.n	8002d38 <xQueueGenericSend+0x40>
 8002d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d101      	bne.n	8002d3c <xQueueGenericSend+0x44>
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e000      	b.n	8002d3e <xQueueGenericSend+0x46>
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10a      	bne.n	8002d58 <xQueueGenericSend+0x60>
	__asm volatile
 8002d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d46:	f383 8811 	msr	BASEPRI, r3
 8002d4a:	f3bf 8f6f 	isb	sy
 8002d4e:	f3bf 8f4f 	dsb	sy
 8002d52:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002d54:	bf00      	nop
 8002d56:	e7fe      	b.n	8002d56 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d103      	bne.n	8002d66 <xQueueGenericSend+0x6e>
 8002d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d101      	bne.n	8002d6a <xQueueGenericSend+0x72>
 8002d66:	2301      	movs	r3, #1
 8002d68:	e000      	b.n	8002d6c <xQueueGenericSend+0x74>
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10a      	bne.n	8002d86 <xQueueGenericSend+0x8e>
	__asm volatile
 8002d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d74:	f383 8811 	msr	BASEPRI, r3
 8002d78:	f3bf 8f6f 	isb	sy
 8002d7c:	f3bf 8f4f 	dsb	sy
 8002d80:	623b      	str	r3, [r7, #32]
}
 8002d82:	bf00      	nop
 8002d84:	e7fe      	b.n	8002d84 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002d86:	f001 fb39 	bl	80043fc <xTaskGetSchedulerState>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d102      	bne.n	8002d96 <xQueueGenericSend+0x9e>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <xQueueGenericSend+0xa2>
 8002d96:	2301      	movs	r3, #1
 8002d98:	e000      	b.n	8002d9c <xQueueGenericSend+0xa4>
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d10a      	bne.n	8002db6 <xQueueGenericSend+0xbe>
	__asm volatile
 8002da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002da4:	f383 8811 	msr	BASEPRI, r3
 8002da8:	f3bf 8f6f 	isb	sy
 8002dac:	f3bf 8f4f 	dsb	sy
 8002db0:	61fb      	str	r3, [r7, #28]
}
 8002db2:	bf00      	nop
 8002db4:	e7fe      	b.n	8002db4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002db6:	f002 f97d 	bl	80050b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d302      	bcc.n	8002dcc <xQueueGenericSend+0xd4>
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d129      	bne.n	8002e20 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002dcc:	683a      	ldr	r2, [r7, #0]
 8002dce:	68b9      	ldr	r1, [r7, #8]
 8002dd0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dd2:	f000 fbbb 	bl	800354c <prvCopyDataToQueue>
 8002dd6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d010      	beq.n	8002e02 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de2:	3324      	adds	r3, #36	; 0x24
 8002de4:	4618      	mov	r0, r3
 8002de6:	f001 f94b 	bl	8004080 <xTaskRemoveFromEventList>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d013      	beq.n	8002e18 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002df0:	4b3f      	ldr	r3, [pc, #252]	; (8002ef0 <xQueueGenericSend+0x1f8>)
 8002df2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	f3bf 8f4f 	dsb	sy
 8002dfc:	f3bf 8f6f 	isb	sy
 8002e00:	e00a      	b.n	8002e18 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d007      	beq.n	8002e18 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002e08:	4b39      	ldr	r3, [pc, #228]	; (8002ef0 <xQueueGenericSend+0x1f8>)
 8002e0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	f3bf 8f4f 	dsb	sy
 8002e14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002e18:	f002 f97c 	bl	8005114 <vPortExitCritical>
				return pdPASS;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e063      	b.n	8002ee8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d103      	bne.n	8002e2e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002e26:	f002 f975 	bl	8005114 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	e05c      	b.n	8002ee8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d106      	bne.n	8002e42 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002e34:	f107 0314 	add.w	r3, r7, #20
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f001 f985 	bl	8004148 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002e42:	f002 f967 	bl	8005114 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e46:	f000 fef7 	bl	8003c38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e4a:	f002 f933 	bl	80050b4 <vPortEnterCritical>
 8002e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e50:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e54:	b25b      	sxtb	r3, r3
 8002e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e5a:	d103      	bne.n	8002e64 <xQueueGenericSend+0x16c>
 8002e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e66:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e6a:	b25b      	sxtb	r3, r3
 8002e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e70:	d103      	bne.n	8002e7a <xQueueGenericSend+0x182>
 8002e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e7a:	f002 f94b 	bl	8005114 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e7e:	1d3a      	adds	r2, r7, #4
 8002e80:	f107 0314 	add.w	r3, r7, #20
 8002e84:	4611      	mov	r1, r2
 8002e86:	4618      	mov	r0, r3
 8002e88:	f001 f974 	bl	8004174 <xTaskCheckForTimeOut>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d124      	bne.n	8002edc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002e92:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e94:	f000 fc52 	bl	800373c <prvIsQueueFull>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d018      	beq.n	8002ed0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea0:	3310      	adds	r3, #16
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	4611      	mov	r1, r2
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f001 f89a 	bl	8003fe0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002eac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002eae:	f000 fbdd 	bl	800366c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002eb2:	f000 fecf 	bl	8003c54 <xTaskResumeAll>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f47f af7c 	bne.w	8002db6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002ebe:	4b0c      	ldr	r3, [pc, #48]	; (8002ef0 <xQueueGenericSend+0x1f8>)
 8002ec0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	f3bf 8f4f 	dsb	sy
 8002eca:	f3bf 8f6f 	isb	sy
 8002ece:	e772      	b.n	8002db6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002ed0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ed2:	f000 fbcb 	bl	800366c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002ed6:	f000 febd 	bl	8003c54 <xTaskResumeAll>
 8002eda:	e76c      	b.n	8002db6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002edc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ede:	f000 fbc5 	bl	800366c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002ee2:	f000 feb7 	bl	8003c54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002ee6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3738      	adds	r7, #56	; 0x38
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	e000ed04 	.word	0xe000ed04

08002ef4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b090      	sub	sp, #64	; 0x40
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]
 8002f00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d10a      	bne.n	8002f22 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f10:	f383 8811 	msr	BASEPRI, r3
 8002f14:	f3bf 8f6f 	isb	sy
 8002f18:	f3bf 8f4f 	dsb	sy
 8002f1c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002f1e:	bf00      	nop
 8002f20:	e7fe      	b.n	8002f20 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d103      	bne.n	8002f30 <xQueueGenericSendFromISR+0x3c>
 8002f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d101      	bne.n	8002f34 <xQueueGenericSendFromISR+0x40>
 8002f30:	2301      	movs	r3, #1
 8002f32:	e000      	b.n	8002f36 <xQueueGenericSendFromISR+0x42>
 8002f34:	2300      	movs	r3, #0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d10a      	bne.n	8002f50 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f3e:	f383 8811 	msr	BASEPRI, r3
 8002f42:	f3bf 8f6f 	isb	sy
 8002f46:	f3bf 8f4f 	dsb	sy
 8002f4a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002f4c:	bf00      	nop
 8002f4e:	e7fe      	b.n	8002f4e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d103      	bne.n	8002f5e <xQueueGenericSendFromISR+0x6a>
 8002f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d101      	bne.n	8002f62 <xQueueGenericSendFromISR+0x6e>
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e000      	b.n	8002f64 <xQueueGenericSendFromISR+0x70>
 8002f62:	2300      	movs	r3, #0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d10a      	bne.n	8002f7e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f6c:	f383 8811 	msr	BASEPRI, r3
 8002f70:	f3bf 8f6f 	isb	sy
 8002f74:	f3bf 8f4f 	dsb	sy
 8002f78:	623b      	str	r3, [r7, #32]
}
 8002f7a:	bf00      	nop
 8002f7c:	e7fe      	b.n	8002f7c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002f7e:	f002 f97b 	bl	8005278 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002f82:	f3ef 8211 	mrs	r2, BASEPRI
 8002f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f8a:	f383 8811 	msr	BASEPRI, r3
 8002f8e:	f3bf 8f6f 	isb	sy
 8002f92:	f3bf 8f4f 	dsb	sy
 8002f96:	61fa      	str	r2, [r7, #28]
 8002f98:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002f9a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002f9c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d302      	bcc.n	8002fb0 <xQueueGenericSendFromISR+0xbc>
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d12f      	bne.n	8003010 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002fb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002fc0:	683a      	ldr	r2, [r7, #0]
 8002fc2:	68b9      	ldr	r1, [r7, #8]
 8002fc4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002fc6:	f000 fac1 	bl	800354c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002fca:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd2:	d112      	bne.n	8002ffa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d016      	beq.n	800300a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fde:	3324      	adds	r3, #36	; 0x24
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f001 f84d 	bl	8004080 <xTaskRemoveFromEventList>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d00e      	beq.n	800300a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d00b      	beq.n	800300a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	601a      	str	r2, [r3, #0]
 8002ff8:	e007      	b.n	800300a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002ffa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002ffe:	3301      	adds	r3, #1
 8003000:	b2db      	uxtb	r3, r3
 8003002:	b25a      	sxtb	r2, r3
 8003004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003006:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800300a:	2301      	movs	r3, #1
 800300c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800300e:	e001      	b.n	8003014 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003010:	2300      	movs	r3, #0
 8003012:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003016:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800301e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003020:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003022:	4618      	mov	r0, r3
 8003024:	3740      	adds	r7, #64	; 0x40
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b08e      	sub	sp, #56	; 0x38
 800302e:	af00      	add	r7, sp, #0
 8003030:	6078      	str	r0, [r7, #4]
 8003032:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800303a:	2b00      	cmp	r3, #0
 800303c:	d10a      	bne.n	8003054 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800303e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003042:	f383 8811 	msr	BASEPRI, r3
 8003046:	f3bf 8f6f 	isb	sy
 800304a:	f3bf 8f4f 	dsb	sy
 800304e:	623b      	str	r3, [r7, #32]
}
 8003050:	bf00      	nop
 8003052:	e7fe      	b.n	8003052 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00a      	beq.n	8003072 <xQueueGiveFromISR+0x48>
	__asm volatile
 800305c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003060:	f383 8811 	msr	BASEPRI, r3
 8003064:	f3bf 8f6f 	isb	sy
 8003068:	f3bf 8f4f 	dsb	sy
 800306c:	61fb      	str	r3, [r7, #28]
}
 800306e:	bf00      	nop
 8003070:	e7fe      	b.n	8003070 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d103      	bne.n	8003082 <xQueueGiveFromISR+0x58>
 800307a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d101      	bne.n	8003086 <xQueueGiveFromISR+0x5c>
 8003082:	2301      	movs	r3, #1
 8003084:	e000      	b.n	8003088 <xQueueGiveFromISR+0x5e>
 8003086:	2300      	movs	r3, #0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d10a      	bne.n	80030a2 <xQueueGiveFromISR+0x78>
	__asm volatile
 800308c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003090:	f383 8811 	msr	BASEPRI, r3
 8003094:	f3bf 8f6f 	isb	sy
 8003098:	f3bf 8f4f 	dsb	sy
 800309c:	61bb      	str	r3, [r7, #24]
}
 800309e:	bf00      	nop
 80030a0:	e7fe      	b.n	80030a0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80030a2:	f002 f8e9 	bl	8005278 <vPortValidateInterruptPriority>
	__asm volatile
 80030a6:	f3ef 8211 	mrs	r2, BASEPRI
 80030aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ae:	f383 8811 	msr	BASEPRI, r3
 80030b2:	f3bf 8f6f 	isb	sy
 80030b6:	f3bf 8f4f 	dsb	sy
 80030ba:	617a      	str	r2, [r7, #20]
 80030bc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80030be:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80030c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80030c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030c6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80030c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d22b      	bcs.n	800312a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80030d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80030dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030de:	1c5a      	adds	r2, r3, #1
 80030e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030e2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80030e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80030e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ec:	d112      	bne.n	8003114 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d016      	beq.n	8003124 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80030f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030f8:	3324      	adds	r3, #36	; 0x24
 80030fa:	4618      	mov	r0, r3
 80030fc:	f000 ffc0 	bl	8004080 <xTaskRemoveFromEventList>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00e      	beq.n	8003124 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00b      	beq.n	8003124 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	2201      	movs	r2, #1
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	e007      	b.n	8003124 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003114:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003118:	3301      	adds	r3, #1
 800311a:	b2db      	uxtb	r3, r3
 800311c:	b25a      	sxtb	r2, r3
 800311e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003120:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003124:	2301      	movs	r3, #1
 8003126:	637b      	str	r3, [r7, #52]	; 0x34
 8003128:	e001      	b.n	800312e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800312a:	2300      	movs	r3, #0
 800312c:	637b      	str	r3, [r7, #52]	; 0x34
 800312e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003130:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f383 8811 	msr	BASEPRI, r3
}
 8003138:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800313a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800313c:	4618      	mov	r0, r3
 800313e:	3738      	adds	r7, #56	; 0x38
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b08c      	sub	sp, #48	; 0x30
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003150:	2300      	movs	r3, #0
 8003152:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10a      	bne.n	8003174 <xQueueReceive+0x30>
	__asm volatile
 800315e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003162:	f383 8811 	msr	BASEPRI, r3
 8003166:	f3bf 8f6f 	isb	sy
 800316a:	f3bf 8f4f 	dsb	sy
 800316e:	623b      	str	r3, [r7, #32]
}
 8003170:	bf00      	nop
 8003172:	e7fe      	b.n	8003172 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d103      	bne.n	8003182 <xQueueReceive+0x3e>
 800317a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800317c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317e:	2b00      	cmp	r3, #0
 8003180:	d101      	bne.n	8003186 <xQueueReceive+0x42>
 8003182:	2301      	movs	r3, #1
 8003184:	e000      	b.n	8003188 <xQueueReceive+0x44>
 8003186:	2300      	movs	r3, #0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10a      	bne.n	80031a2 <xQueueReceive+0x5e>
	__asm volatile
 800318c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003190:	f383 8811 	msr	BASEPRI, r3
 8003194:	f3bf 8f6f 	isb	sy
 8003198:	f3bf 8f4f 	dsb	sy
 800319c:	61fb      	str	r3, [r7, #28]
}
 800319e:	bf00      	nop
 80031a0:	e7fe      	b.n	80031a0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80031a2:	f001 f92b 	bl	80043fc <xTaskGetSchedulerState>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d102      	bne.n	80031b2 <xQueueReceive+0x6e>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d101      	bne.n	80031b6 <xQueueReceive+0x72>
 80031b2:	2301      	movs	r3, #1
 80031b4:	e000      	b.n	80031b8 <xQueueReceive+0x74>
 80031b6:	2300      	movs	r3, #0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10a      	bne.n	80031d2 <xQueueReceive+0x8e>
	__asm volatile
 80031bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031c0:	f383 8811 	msr	BASEPRI, r3
 80031c4:	f3bf 8f6f 	isb	sy
 80031c8:	f3bf 8f4f 	dsb	sy
 80031cc:	61bb      	str	r3, [r7, #24]
}
 80031ce:	bf00      	nop
 80031d0:	e7fe      	b.n	80031d0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80031d2:	f001 ff6f 	bl	80050b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031da:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80031dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d01f      	beq.n	8003222 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80031e2:	68b9      	ldr	r1, [r7, #8]
 80031e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80031e6:	f000 fa1b 	bl	8003620 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80031ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ec:	1e5a      	subs	r2, r3, #1
 80031ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031f0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80031f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00f      	beq.n	800321a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80031fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031fc:	3310      	adds	r3, #16
 80031fe:	4618      	mov	r0, r3
 8003200:	f000 ff3e 	bl	8004080 <xTaskRemoveFromEventList>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d007      	beq.n	800321a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800320a:	4b3d      	ldr	r3, [pc, #244]	; (8003300 <xQueueReceive+0x1bc>)
 800320c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003210:	601a      	str	r2, [r3, #0]
 8003212:	f3bf 8f4f 	dsb	sy
 8003216:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800321a:	f001 ff7b 	bl	8005114 <vPortExitCritical>
				return pdPASS;
 800321e:	2301      	movs	r3, #1
 8003220:	e069      	b.n	80032f6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d103      	bne.n	8003230 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003228:	f001 ff74 	bl	8005114 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800322c:	2300      	movs	r3, #0
 800322e:	e062      	b.n	80032f6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003232:	2b00      	cmp	r3, #0
 8003234:	d106      	bne.n	8003244 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003236:	f107 0310 	add.w	r3, r7, #16
 800323a:	4618      	mov	r0, r3
 800323c:	f000 ff84 	bl	8004148 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003240:	2301      	movs	r3, #1
 8003242:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003244:	f001 ff66 	bl	8005114 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003248:	f000 fcf6 	bl	8003c38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800324c:	f001 ff32 	bl	80050b4 <vPortEnterCritical>
 8003250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003252:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003256:	b25b      	sxtb	r3, r3
 8003258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800325c:	d103      	bne.n	8003266 <xQueueReceive+0x122>
 800325e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003260:	2200      	movs	r2, #0
 8003262:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003268:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800326c:	b25b      	sxtb	r3, r3
 800326e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003272:	d103      	bne.n	800327c <xQueueReceive+0x138>
 8003274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003276:	2200      	movs	r2, #0
 8003278:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800327c:	f001 ff4a 	bl	8005114 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003280:	1d3a      	adds	r2, r7, #4
 8003282:	f107 0310 	add.w	r3, r7, #16
 8003286:	4611      	mov	r1, r2
 8003288:	4618      	mov	r0, r3
 800328a:	f000 ff73 	bl	8004174 <xTaskCheckForTimeOut>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d123      	bne.n	80032dc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003294:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003296:	f000 fa3b 	bl	8003710 <prvIsQueueEmpty>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d017      	beq.n	80032d0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80032a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a2:	3324      	adds	r3, #36	; 0x24
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	4611      	mov	r1, r2
 80032a8:	4618      	mov	r0, r3
 80032aa:	f000 fe99 	bl	8003fe0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80032ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032b0:	f000 f9dc 	bl	800366c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80032b4:	f000 fcce 	bl	8003c54 <xTaskResumeAll>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d189      	bne.n	80031d2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80032be:	4b10      	ldr	r3, [pc, #64]	; (8003300 <xQueueReceive+0x1bc>)
 80032c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032c4:	601a      	str	r2, [r3, #0]
 80032c6:	f3bf 8f4f 	dsb	sy
 80032ca:	f3bf 8f6f 	isb	sy
 80032ce:	e780      	b.n	80031d2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80032d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032d2:	f000 f9cb 	bl	800366c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80032d6:	f000 fcbd 	bl	8003c54 <xTaskResumeAll>
 80032da:	e77a      	b.n	80031d2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80032dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032de:	f000 f9c5 	bl	800366c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80032e2:	f000 fcb7 	bl	8003c54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032e8:	f000 fa12 	bl	8003710 <prvIsQueueEmpty>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	f43f af6f 	beq.w	80031d2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80032f4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3730      	adds	r7, #48	; 0x30
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	e000ed04 	.word	0xe000ed04

08003304 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b08e      	sub	sp, #56	; 0x38
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800330e:	2300      	movs	r3, #0
 8003310:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003316:	2300      	movs	r3, #0
 8003318:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800331a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800331c:	2b00      	cmp	r3, #0
 800331e:	d10a      	bne.n	8003336 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8003320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003324:	f383 8811 	msr	BASEPRI, r3
 8003328:	f3bf 8f6f 	isb	sy
 800332c:	f3bf 8f4f 	dsb	sy
 8003330:	623b      	str	r3, [r7, #32]
}
 8003332:	bf00      	nop
 8003334:	e7fe      	b.n	8003334 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00a      	beq.n	8003354 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800333e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003342:	f383 8811 	msr	BASEPRI, r3
 8003346:	f3bf 8f6f 	isb	sy
 800334a:	f3bf 8f4f 	dsb	sy
 800334e:	61fb      	str	r3, [r7, #28]
}
 8003350:	bf00      	nop
 8003352:	e7fe      	b.n	8003352 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003354:	f001 f852 	bl	80043fc <xTaskGetSchedulerState>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d102      	bne.n	8003364 <xQueueSemaphoreTake+0x60>
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d101      	bne.n	8003368 <xQueueSemaphoreTake+0x64>
 8003364:	2301      	movs	r3, #1
 8003366:	e000      	b.n	800336a <xQueueSemaphoreTake+0x66>
 8003368:	2300      	movs	r3, #0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d10a      	bne.n	8003384 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800336e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003372:	f383 8811 	msr	BASEPRI, r3
 8003376:	f3bf 8f6f 	isb	sy
 800337a:	f3bf 8f4f 	dsb	sy
 800337e:	61bb      	str	r3, [r7, #24]
}
 8003380:	bf00      	nop
 8003382:	e7fe      	b.n	8003382 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003384:	f001 fe96 	bl	80050b4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800338a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800338c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800338e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003390:	2b00      	cmp	r3, #0
 8003392:	d024      	beq.n	80033de <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003396:	1e5a      	subs	r2, r3, #1
 8003398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800339a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800339c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d104      	bne.n	80033ae <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80033a4:	f001 f9a0 	bl	80046e8 <pvTaskIncrementMutexHeldCount>
 80033a8:	4602      	mov	r2, r0
 80033aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033ac:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80033ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d00f      	beq.n	80033d6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80033b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033b8:	3310      	adds	r3, #16
 80033ba:	4618      	mov	r0, r3
 80033bc:	f000 fe60 	bl	8004080 <xTaskRemoveFromEventList>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d007      	beq.n	80033d6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80033c6:	4b54      	ldr	r3, [pc, #336]	; (8003518 <xQueueSemaphoreTake+0x214>)
 80033c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033cc:	601a      	str	r2, [r3, #0]
 80033ce:	f3bf 8f4f 	dsb	sy
 80033d2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80033d6:	f001 fe9d 	bl	8005114 <vPortExitCritical>
				return pdPASS;
 80033da:	2301      	movs	r3, #1
 80033dc:	e097      	b.n	800350e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d111      	bne.n	8003408 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80033e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00a      	beq.n	8003400 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80033ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ee:	f383 8811 	msr	BASEPRI, r3
 80033f2:	f3bf 8f6f 	isb	sy
 80033f6:	f3bf 8f4f 	dsb	sy
 80033fa:	617b      	str	r3, [r7, #20]
}
 80033fc:	bf00      	nop
 80033fe:	e7fe      	b.n	80033fe <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003400:	f001 fe88 	bl	8005114 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003404:	2300      	movs	r3, #0
 8003406:	e082      	b.n	800350e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003408:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800340a:	2b00      	cmp	r3, #0
 800340c:	d106      	bne.n	800341c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800340e:	f107 030c 	add.w	r3, r7, #12
 8003412:	4618      	mov	r0, r3
 8003414:	f000 fe98 	bl	8004148 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003418:	2301      	movs	r3, #1
 800341a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800341c:	f001 fe7a 	bl	8005114 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003420:	f000 fc0a 	bl	8003c38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003424:	f001 fe46 	bl	80050b4 <vPortEnterCritical>
 8003428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800342a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800342e:	b25b      	sxtb	r3, r3
 8003430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003434:	d103      	bne.n	800343e <xQueueSemaphoreTake+0x13a>
 8003436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003438:	2200      	movs	r2, #0
 800343a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800343e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003440:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003444:	b25b      	sxtb	r3, r3
 8003446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344a:	d103      	bne.n	8003454 <xQueueSemaphoreTake+0x150>
 800344c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800344e:	2200      	movs	r2, #0
 8003450:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003454:	f001 fe5e 	bl	8005114 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003458:	463a      	mov	r2, r7
 800345a:	f107 030c 	add.w	r3, r7, #12
 800345e:	4611      	mov	r1, r2
 8003460:	4618      	mov	r0, r3
 8003462:	f000 fe87 	bl	8004174 <xTaskCheckForTimeOut>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d132      	bne.n	80034d2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800346c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800346e:	f000 f94f 	bl	8003710 <prvIsQueueEmpty>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d026      	beq.n	80034c6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d109      	bne.n	8003494 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8003480:	f001 fe18 	bl	80050b4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	4618      	mov	r0, r3
 800348a:	f000 ffd5 	bl	8004438 <xTaskPriorityInherit>
 800348e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8003490:	f001 fe40 	bl	8005114 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003496:	3324      	adds	r3, #36	; 0x24
 8003498:	683a      	ldr	r2, [r7, #0]
 800349a:	4611      	mov	r1, r2
 800349c:	4618      	mov	r0, r3
 800349e:	f000 fd9f 	bl	8003fe0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80034a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80034a4:	f000 f8e2 	bl	800366c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80034a8:	f000 fbd4 	bl	8003c54 <xTaskResumeAll>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	f47f af68 	bne.w	8003384 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80034b4:	4b18      	ldr	r3, [pc, #96]	; (8003518 <xQueueSemaphoreTake+0x214>)
 80034b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	f3bf 8f4f 	dsb	sy
 80034c0:	f3bf 8f6f 	isb	sy
 80034c4:	e75e      	b.n	8003384 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80034c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80034c8:	f000 f8d0 	bl	800366c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80034cc:	f000 fbc2 	bl	8003c54 <xTaskResumeAll>
 80034d0:	e758      	b.n	8003384 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80034d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80034d4:	f000 f8ca 	bl	800366c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80034d8:	f000 fbbc 	bl	8003c54 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80034dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80034de:	f000 f917 	bl	8003710 <prvIsQueueEmpty>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f43f af4d 	beq.w	8003384 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80034ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00d      	beq.n	800350c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80034f0:	f001 fde0 	bl	80050b4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80034f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80034f6:	f000 f811 	bl	800351c <prvGetDisinheritPriorityAfterTimeout>
 80034fa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80034fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003502:	4618      	mov	r0, r3
 8003504:	f001 f86e 	bl	80045e4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003508:	f001 fe04 	bl	8005114 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800350c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800350e:	4618      	mov	r0, r3
 8003510:	3738      	adds	r7, #56	; 0x38
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	e000ed04 	.word	0xe000ed04

0800351c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003528:	2b00      	cmp	r3, #0
 800352a:	d006      	beq.n	800353a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8003536:	60fb      	str	r3, [r7, #12]
 8003538:	e001      	b.n	800353e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800353a:	2300      	movs	r3, #0
 800353c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800353e:	68fb      	ldr	r3, [r7, #12]
	}
 8003540:	4618      	mov	r0, r3
 8003542:	3714      	adds	r7, #20
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b086      	sub	sp, #24
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003558:	2300      	movs	r3, #0
 800355a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003560:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10d      	bne.n	8003586 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d14d      	bne.n	800360e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	4618      	mov	r0, r3
 8003578:	f000 ffc6 	bl	8004508 <xTaskPriorityDisinherit>
 800357c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	609a      	str	r2, [r3, #8]
 8003584:	e043      	b.n	800360e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d119      	bne.n	80035c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6858      	ldr	r0, [r3, #4]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003594:	461a      	mov	r2, r3
 8003596:	68b9      	ldr	r1, [r7, #8]
 8003598:	f003 f923 	bl	80067e2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	685a      	ldr	r2, [r3, #4]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a4:	441a      	add	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	685a      	ldr	r2, [r3, #4]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d32b      	bcc.n	800360e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	605a      	str	r2, [r3, #4]
 80035be:	e026      	b.n	800360e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	68d8      	ldr	r0, [r3, #12]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c8:	461a      	mov	r2, r3
 80035ca:	68b9      	ldr	r1, [r7, #8]
 80035cc:	f003 f909 	bl	80067e2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	68da      	ldr	r2, [r3, #12]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d8:	425b      	negs	r3, r3
 80035da:	441a      	add	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	68da      	ldr	r2, [r3, #12]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d207      	bcs.n	80035fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f4:	425b      	negs	r3, r3
 80035f6:	441a      	add	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d105      	bne.n	800360e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d002      	beq.n	800360e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	3b01      	subs	r3, #1
 800360c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1c5a      	adds	r2, r3, #1
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003616:	697b      	ldr	r3, [r7, #20]
}
 8003618:	4618      	mov	r0, r3
 800361a:	3718      	adds	r7, #24
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362e:	2b00      	cmp	r3, #0
 8003630:	d018      	beq.n	8003664 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	68da      	ldr	r2, [r3, #12]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363a:	441a      	add	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	68da      	ldr	r2, [r3, #12]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	429a      	cmp	r2, r3
 800364a:	d303      	bcc.n	8003654 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	68d9      	ldr	r1, [r3, #12]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365c:	461a      	mov	r2, r3
 800365e:	6838      	ldr	r0, [r7, #0]
 8003660:	f003 f8bf 	bl	80067e2 <memcpy>
	}
}
 8003664:	bf00      	nop
 8003666:	3708      	adds	r7, #8
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003674:	f001 fd1e 	bl	80050b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800367e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003680:	e011      	b.n	80036a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003686:	2b00      	cmp	r3, #0
 8003688:	d012      	beq.n	80036b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	3324      	adds	r3, #36	; 0x24
 800368e:	4618      	mov	r0, r3
 8003690:	f000 fcf6 	bl	8004080 <xTaskRemoveFromEventList>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800369a:	f000 fdcd 	bl	8004238 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800369e:	7bfb      	ldrb	r3, [r7, #15]
 80036a0:	3b01      	subs	r3, #1
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80036a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	dce9      	bgt.n	8003682 <prvUnlockQueue+0x16>
 80036ae:	e000      	b.n	80036b2 <prvUnlockQueue+0x46>
					break;
 80036b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	22ff      	movs	r2, #255	; 0xff
 80036b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80036ba:	f001 fd2b 	bl	8005114 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80036be:	f001 fcf9 	bl	80050b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80036c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80036ca:	e011      	b.n	80036f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	691b      	ldr	r3, [r3, #16]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d012      	beq.n	80036fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	3310      	adds	r3, #16
 80036d8:	4618      	mov	r0, r3
 80036da:	f000 fcd1 	bl	8004080 <xTaskRemoveFromEventList>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d001      	beq.n	80036e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80036e4:	f000 fda8 	bl	8004238 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80036e8:	7bbb      	ldrb	r3, [r7, #14]
 80036ea:	3b01      	subs	r3, #1
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80036f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	dce9      	bgt.n	80036cc <prvUnlockQueue+0x60>
 80036f8:	e000      	b.n	80036fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80036fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	22ff      	movs	r2, #255	; 0xff
 8003700:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003704:	f001 fd06 	bl	8005114 <vPortExitCritical>
}
 8003708:	bf00      	nop
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003718:	f001 fccc 	bl	80050b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003720:	2b00      	cmp	r3, #0
 8003722:	d102      	bne.n	800372a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003724:	2301      	movs	r3, #1
 8003726:	60fb      	str	r3, [r7, #12]
 8003728:	e001      	b.n	800372e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800372a:	2300      	movs	r3, #0
 800372c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800372e:	f001 fcf1 	bl	8005114 <vPortExitCritical>

	return xReturn;
 8003732:	68fb      	ldr	r3, [r7, #12]
}
 8003734:	4618      	mov	r0, r3
 8003736:	3710      	adds	r7, #16
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003744:	f001 fcb6 	bl	80050b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003750:	429a      	cmp	r2, r3
 8003752:	d102      	bne.n	800375a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003754:	2301      	movs	r3, #1
 8003756:	60fb      	str	r3, [r7, #12]
 8003758:	e001      	b.n	800375e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800375a:	2300      	movs	r3, #0
 800375c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800375e:	f001 fcd9 	bl	8005114 <vPortExitCritical>

	return xReturn;
 8003762:	68fb      	ldr	r3, [r7, #12]
}
 8003764:	4618      	mov	r0, r3
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003776:	2300      	movs	r3, #0
 8003778:	60fb      	str	r3, [r7, #12]
 800377a:	e014      	b.n	80037a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800377c:	4a0f      	ldr	r2, [pc, #60]	; (80037bc <vQueueAddToRegistry+0x50>)
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d10b      	bne.n	80037a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003788:	490c      	ldr	r1, [pc, #48]	; (80037bc <vQueueAddToRegistry+0x50>)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	683a      	ldr	r2, [r7, #0]
 800378e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003792:	4a0a      	ldr	r2, [pc, #40]	; (80037bc <vQueueAddToRegistry+0x50>)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	00db      	lsls	r3, r3, #3
 8003798:	4413      	add	r3, r2
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800379e:	e006      	b.n	80037ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	3301      	adds	r3, #1
 80037a4:	60fb      	str	r3, [r7, #12]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2b07      	cmp	r3, #7
 80037aa:	d9e7      	bls.n	800377c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80037ac:	bf00      	nop
 80037ae:	bf00      	nop
 80037b0:	3714      	adds	r7, #20
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	20000984 	.word	0x20000984

080037c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80037d0:	f001 fc70 	bl	80050b4 <vPortEnterCritical>
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80037da:	b25b      	sxtb	r3, r3
 80037dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e0:	d103      	bne.n	80037ea <vQueueWaitForMessageRestricted+0x2a>
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80037f0:	b25b      	sxtb	r3, r3
 80037f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037f6:	d103      	bne.n	8003800 <vQueueWaitForMessageRestricted+0x40>
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003800:	f001 fc88 	bl	8005114 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003808:	2b00      	cmp	r3, #0
 800380a:	d106      	bne.n	800381a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	3324      	adds	r3, #36	; 0x24
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	68b9      	ldr	r1, [r7, #8]
 8003814:	4618      	mov	r0, r3
 8003816:	f000 fc07 	bl	8004028 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800381a:	6978      	ldr	r0, [r7, #20]
 800381c:	f7ff ff26 	bl	800366c <prvUnlockQueue>
	}
 8003820:	bf00      	nop
 8003822:	3718      	adds	r7, #24
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003828:	b580      	push	{r7, lr}
 800382a:	b08e      	sub	sp, #56	; 0x38
 800382c:	af04      	add	r7, sp, #16
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	607a      	str	r2, [r7, #4]
 8003834:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003838:	2b00      	cmp	r3, #0
 800383a:	d10a      	bne.n	8003852 <xTaskCreateStatic+0x2a>
	__asm volatile
 800383c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003840:	f383 8811 	msr	BASEPRI, r3
 8003844:	f3bf 8f6f 	isb	sy
 8003848:	f3bf 8f4f 	dsb	sy
 800384c:	623b      	str	r3, [r7, #32]
}
 800384e:	bf00      	nop
 8003850:	e7fe      	b.n	8003850 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10a      	bne.n	800386e <xTaskCreateStatic+0x46>
	__asm volatile
 8003858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800385c:	f383 8811 	msr	BASEPRI, r3
 8003860:	f3bf 8f6f 	isb	sy
 8003864:	f3bf 8f4f 	dsb	sy
 8003868:	61fb      	str	r3, [r7, #28]
}
 800386a:	bf00      	nop
 800386c:	e7fe      	b.n	800386c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800386e:	235c      	movs	r3, #92	; 0x5c
 8003870:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	2b5c      	cmp	r3, #92	; 0x5c
 8003876:	d00a      	beq.n	800388e <xTaskCreateStatic+0x66>
	__asm volatile
 8003878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800387c:	f383 8811 	msr	BASEPRI, r3
 8003880:	f3bf 8f6f 	isb	sy
 8003884:	f3bf 8f4f 	dsb	sy
 8003888:	61bb      	str	r3, [r7, #24]
}
 800388a:	bf00      	nop
 800388c:	e7fe      	b.n	800388c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800388e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003892:	2b00      	cmp	r3, #0
 8003894:	d01e      	beq.n	80038d4 <xTaskCreateStatic+0xac>
 8003896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003898:	2b00      	cmp	r3, #0
 800389a:	d01b      	beq.n	80038d4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800389c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800389e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80038a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80038a4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80038a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a8:	2202      	movs	r2, #2
 80038aa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80038ae:	2300      	movs	r3, #0
 80038b0:	9303      	str	r3, [sp, #12]
 80038b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038b4:	9302      	str	r3, [sp, #8]
 80038b6:	f107 0314 	add.w	r3, r7, #20
 80038ba:	9301      	str	r3, [sp, #4]
 80038bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038be:	9300      	str	r3, [sp, #0]
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	68b9      	ldr	r1, [r7, #8]
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f000 f850 	bl	800396c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80038cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80038ce:	f000 f8dd 	bl	8003a8c <prvAddNewTaskToReadyList>
 80038d2:	e001      	b.n	80038d8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80038d4:	2300      	movs	r3, #0
 80038d6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80038d8:	697b      	ldr	r3, [r7, #20]
	}
 80038da:	4618      	mov	r0, r3
 80038dc:	3728      	adds	r7, #40	; 0x28
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b08c      	sub	sp, #48	; 0x30
 80038e6:	af04      	add	r7, sp, #16
 80038e8:	60f8      	str	r0, [r7, #12]
 80038ea:	60b9      	str	r1, [r7, #8]
 80038ec:	603b      	str	r3, [r7, #0]
 80038ee:	4613      	mov	r3, r2
 80038f0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80038f2:	88fb      	ldrh	r3, [r7, #6]
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	4618      	mov	r0, r3
 80038f8:	f001 fcfe 	bl	80052f8 <pvPortMalloc>
 80038fc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00e      	beq.n	8003922 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003904:	205c      	movs	r0, #92	; 0x5c
 8003906:	f001 fcf7 	bl	80052f8 <pvPortMalloc>
 800390a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d003      	beq.n	800391a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	697a      	ldr	r2, [r7, #20]
 8003916:	631a      	str	r2, [r3, #48]	; 0x30
 8003918:	e005      	b.n	8003926 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800391a:	6978      	ldr	r0, [r7, #20]
 800391c:	f001 fdb8 	bl	8005490 <vPortFree>
 8003920:	e001      	b.n	8003926 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003922:	2300      	movs	r3, #0
 8003924:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d017      	beq.n	800395c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	2200      	movs	r2, #0
 8003930:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003934:	88fa      	ldrh	r2, [r7, #6]
 8003936:	2300      	movs	r3, #0
 8003938:	9303      	str	r3, [sp, #12]
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	9302      	str	r3, [sp, #8]
 800393e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003940:	9301      	str	r3, [sp, #4]
 8003942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	68b9      	ldr	r1, [r7, #8]
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f000 f80e 	bl	800396c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003950:	69f8      	ldr	r0, [r7, #28]
 8003952:	f000 f89b 	bl	8003a8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003956:	2301      	movs	r3, #1
 8003958:	61bb      	str	r3, [r7, #24]
 800395a:	e002      	b.n	8003962 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800395c:	f04f 33ff 	mov.w	r3, #4294967295
 8003960:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003962:	69bb      	ldr	r3, [r7, #24]
	}
 8003964:	4618      	mov	r0, r3
 8003966:	3720      	adds	r7, #32
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b088      	sub	sp, #32
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	607a      	str	r2, [r7, #4]
 8003978:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800397a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800397c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	461a      	mov	r2, r3
 8003984:	21a5      	movs	r1, #165	; 0xa5
 8003986:	f002 feac 	bl	80066e2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800398a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800398c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003994:	3b01      	subs	r3, #1
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	4413      	add	r3, r2
 800399a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800399c:	69bb      	ldr	r3, [r7, #24]
 800399e:	f023 0307 	bic.w	r3, r3, #7
 80039a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	f003 0307 	and.w	r3, r3, #7
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00a      	beq.n	80039c4 <prvInitialiseNewTask+0x58>
	__asm volatile
 80039ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b2:	f383 8811 	msr	BASEPRI, r3
 80039b6:	f3bf 8f6f 	isb	sy
 80039ba:	f3bf 8f4f 	dsb	sy
 80039be:	617b      	str	r3, [r7, #20]
}
 80039c0:	bf00      	nop
 80039c2:	e7fe      	b.n	80039c2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d01f      	beq.n	8003a0a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80039ca:	2300      	movs	r3, #0
 80039cc:	61fb      	str	r3, [r7, #28]
 80039ce:	e012      	b.n	80039f6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80039d0:	68ba      	ldr	r2, [r7, #8]
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	4413      	add	r3, r2
 80039d6:	7819      	ldrb	r1, [r3, #0]
 80039d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	4413      	add	r3, r2
 80039de:	3334      	adds	r3, #52	; 0x34
 80039e0:	460a      	mov	r2, r1
 80039e2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80039e4:	68ba      	ldr	r2, [r7, #8]
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	4413      	add	r3, r2
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d006      	beq.n	80039fe <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	3301      	adds	r3, #1
 80039f4:	61fb      	str	r3, [r7, #28]
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	2b0f      	cmp	r3, #15
 80039fa:	d9e9      	bls.n	80039d0 <prvInitialiseNewTask+0x64>
 80039fc:	e000      	b.n	8003a00 <prvInitialiseNewTask+0x94>
			{
				break;
 80039fe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a08:	e003      	b.n	8003a12 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a14:	2b37      	cmp	r3, #55	; 0x37
 8003a16:	d901      	bls.n	8003a1c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003a18:	2337      	movs	r3, #55	; 0x37
 8003a1a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a20:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a26:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a30:	3304      	adds	r3, #4
 8003a32:	4618      	mov	r0, r3
 8003a34:	f7fe ff8e 	bl	8002954 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a3a:	3318      	adds	r3, #24
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7fe ff89 	bl	8002954 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a46:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a4a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a50:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a56:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003a66:	683a      	ldr	r2, [r7, #0]
 8003a68:	68f9      	ldr	r1, [r7, #12]
 8003a6a:	69b8      	ldr	r0, [r7, #24]
 8003a6c:	f001 f9f2 	bl	8004e54 <pxPortInitialiseStack>
 8003a70:	4602      	mov	r2, r0
 8003a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a74:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d002      	beq.n	8003a82 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a82:	bf00      	nop
 8003a84:	3720      	adds	r7, #32
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
	...

08003a8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003a94:	f001 fb0e 	bl	80050b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003a98:	4b2d      	ldr	r3, [pc, #180]	; (8003b50 <prvAddNewTaskToReadyList+0xc4>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	4a2c      	ldr	r2, [pc, #176]	; (8003b50 <prvAddNewTaskToReadyList+0xc4>)
 8003aa0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003aa2:	4b2c      	ldr	r3, [pc, #176]	; (8003b54 <prvAddNewTaskToReadyList+0xc8>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d109      	bne.n	8003abe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003aaa:	4a2a      	ldr	r2, [pc, #168]	; (8003b54 <prvAddNewTaskToReadyList+0xc8>)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003ab0:	4b27      	ldr	r3, [pc, #156]	; (8003b50 <prvAddNewTaskToReadyList+0xc4>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d110      	bne.n	8003ada <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003ab8:	f000 fbe2 	bl	8004280 <prvInitialiseTaskLists>
 8003abc:	e00d      	b.n	8003ada <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003abe:	4b26      	ldr	r3, [pc, #152]	; (8003b58 <prvAddNewTaskToReadyList+0xcc>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d109      	bne.n	8003ada <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003ac6:	4b23      	ldr	r3, [pc, #140]	; (8003b54 <prvAddNewTaskToReadyList+0xc8>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d802      	bhi.n	8003ada <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003ad4:	4a1f      	ldr	r2, [pc, #124]	; (8003b54 <prvAddNewTaskToReadyList+0xc8>)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003ada:	4b20      	ldr	r3, [pc, #128]	; (8003b5c <prvAddNewTaskToReadyList+0xd0>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	4a1e      	ldr	r2, [pc, #120]	; (8003b5c <prvAddNewTaskToReadyList+0xd0>)
 8003ae2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003ae4:	4b1d      	ldr	r3, [pc, #116]	; (8003b5c <prvAddNewTaskToReadyList+0xd0>)
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003af0:	4b1b      	ldr	r3, [pc, #108]	; (8003b60 <prvAddNewTaskToReadyList+0xd4>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d903      	bls.n	8003b00 <prvAddNewTaskToReadyList+0x74>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003afc:	4a18      	ldr	r2, [pc, #96]	; (8003b60 <prvAddNewTaskToReadyList+0xd4>)
 8003afe:	6013      	str	r3, [r2, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b04:	4613      	mov	r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	4413      	add	r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	4a15      	ldr	r2, [pc, #84]	; (8003b64 <prvAddNewTaskToReadyList+0xd8>)
 8003b0e:	441a      	add	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	3304      	adds	r3, #4
 8003b14:	4619      	mov	r1, r3
 8003b16:	4610      	mov	r0, r2
 8003b18:	f7fe ff29 	bl	800296e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003b1c:	f001 fafa 	bl	8005114 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003b20:	4b0d      	ldr	r3, [pc, #52]	; (8003b58 <prvAddNewTaskToReadyList+0xcc>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00e      	beq.n	8003b46 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003b28:	4b0a      	ldr	r3, [pc, #40]	; (8003b54 <prvAddNewTaskToReadyList+0xc8>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d207      	bcs.n	8003b46 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003b36:	4b0c      	ldr	r3, [pc, #48]	; (8003b68 <prvAddNewTaskToReadyList+0xdc>)
 8003b38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b3c:	601a      	str	r2, [r3, #0]
 8003b3e:	f3bf 8f4f 	dsb	sy
 8003b42:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b46:	bf00      	nop
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	20000e98 	.word	0x20000e98
 8003b54:	200009c4 	.word	0x200009c4
 8003b58:	20000ea4 	.word	0x20000ea4
 8003b5c:	20000eb4 	.word	0x20000eb4
 8003b60:	20000ea0 	.word	0x20000ea0
 8003b64:	200009c8 	.word	0x200009c8
 8003b68:	e000ed04 	.word	0xe000ed04

08003b6c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b08a      	sub	sp, #40	; 0x28
 8003b70:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003b72:	2300      	movs	r3, #0
 8003b74:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003b76:	2300      	movs	r3, #0
 8003b78:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003b7a:	463a      	mov	r2, r7
 8003b7c:	1d39      	adds	r1, r7, #4
 8003b7e:	f107 0308 	add.w	r3, r7, #8
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7fe fe92 	bl	80028ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003b88:	6839      	ldr	r1, [r7, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	9202      	str	r2, [sp, #8]
 8003b90:	9301      	str	r3, [sp, #4]
 8003b92:	2300      	movs	r3, #0
 8003b94:	9300      	str	r3, [sp, #0]
 8003b96:	2300      	movs	r3, #0
 8003b98:	460a      	mov	r2, r1
 8003b9a:	4921      	ldr	r1, [pc, #132]	; (8003c20 <vTaskStartScheduler+0xb4>)
 8003b9c:	4821      	ldr	r0, [pc, #132]	; (8003c24 <vTaskStartScheduler+0xb8>)
 8003b9e:	f7ff fe43 	bl	8003828 <xTaskCreateStatic>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	4a20      	ldr	r2, [pc, #128]	; (8003c28 <vTaskStartScheduler+0xbc>)
 8003ba6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003ba8:	4b1f      	ldr	r3, [pc, #124]	; (8003c28 <vTaskStartScheduler+0xbc>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d002      	beq.n	8003bb6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	617b      	str	r3, [r7, #20]
 8003bb4:	e001      	b.n	8003bba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d102      	bne.n	8003bc6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003bc0:	f000 fdfa 	bl	80047b8 <xTimerCreateTimerTask>
 8003bc4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d116      	bne.n	8003bfa <vTaskStartScheduler+0x8e>
	__asm volatile
 8003bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bd0:	f383 8811 	msr	BASEPRI, r3
 8003bd4:	f3bf 8f6f 	isb	sy
 8003bd8:	f3bf 8f4f 	dsb	sy
 8003bdc:	613b      	str	r3, [r7, #16]
}
 8003bde:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003be0:	4b12      	ldr	r3, [pc, #72]	; (8003c2c <vTaskStartScheduler+0xc0>)
 8003be2:	f04f 32ff 	mov.w	r2, #4294967295
 8003be6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003be8:	4b11      	ldr	r3, [pc, #68]	; (8003c30 <vTaskStartScheduler+0xc4>)
 8003bea:	2201      	movs	r2, #1
 8003bec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003bee:	4b11      	ldr	r3, [pc, #68]	; (8003c34 <vTaskStartScheduler+0xc8>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003bf4:	f001 f9bc 	bl	8004f70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003bf8:	e00e      	b.n	8003c18 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c00:	d10a      	bne.n	8003c18 <vTaskStartScheduler+0xac>
	__asm volatile
 8003c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c06:	f383 8811 	msr	BASEPRI, r3
 8003c0a:	f3bf 8f6f 	isb	sy
 8003c0e:	f3bf 8f4f 	dsb	sy
 8003c12:	60fb      	str	r3, [r7, #12]
}
 8003c14:	bf00      	nop
 8003c16:	e7fe      	b.n	8003c16 <vTaskStartScheduler+0xaa>
}
 8003c18:	bf00      	nop
 8003c1a:	3718      	adds	r7, #24
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	080085e8 	.word	0x080085e8
 8003c24:	08004251 	.word	0x08004251
 8003c28:	20000ebc 	.word	0x20000ebc
 8003c2c:	20000eb8 	.word	0x20000eb8
 8003c30:	20000ea4 	.word	0x20000ea4
 8003c34:	20000e9c 	.word	0x20000e9c

08003c38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003c38:	b480      	push	{r7}
 8003c3a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003c3c:	4b04      	ldr	r3, [pc, #16]	; (8003c50 <vTaskSuspendAll+0x18>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	3301      	adds	r3, #1
 8003c42:	4a03      	ldr	r2, [pc, #12]	; (8003c50 <vTaskSuspendAll+0x18>)
 8003c44:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003c46:	bf00      	nop
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr
 8003c50:	20000ec0 	.word	0x20000ec0

08003c54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003c62:	4b42      	ldr	r3, [pc, #264]	; (8003d6c <xTaskResumeAll+0x118>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d10a      	bne.n	8003c80 <xTaskResumeAll+0x2c>
	__asm volatile
 8003c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c6e:	f383 8811 	msr	BASEPRI, r3
 8003c72:	f3bf 8f6f 	isb	sy
 8003c76:	f3bf 8f4f 	dsb	sy
 8003c7a:	603b      	str	r3, [r7, #0]
}
 8003c7c:	bf00      	nop
 8003c7e:	e7fe      	b.n	8003c7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003c80:	f001 fa18 	bl	80050b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003c84:	4b39      	ldr	r3, [pc, #228]	; (8003d6c <xTaskResumeAll+0x118>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	3b01      	subs	r3, #1
 8003c8a:	4a38      	ldr	r2, [pc, #224]	; (8003d6c <xTaskResumeAll+0x118>)
 8003c8c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c8e:	4b37      	ldr	r3, [pc, #220]	; (8003d6c <xTaskResumeAll+0x118>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d162      	bne.n	8003d5c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003c96:	4b36      	ldr	r3, [pc, #216]	; (8003d70 <xTaskResumeAll+0x11c>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d05e      	beq.n	8003d5c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003c9e:	e02f      	b.n	8003d00 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ca0:	4b34      	ldr	r3, [pc, #208]	; (8003d74 <xTaskResumeAll+0x120>)
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	3318      	adds	r3, #24
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7fe febb 	bl	8002a28 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	3304      	adds	r3, #4
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f7fe feb6 	bl	8002a28 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cc0:	4b2d      	ldr	r3, [pc, #180]	; (8003d78 <xTaskResumeAll+0x124>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d903      	bls.n	8003cd0 <xTaskResumeAll+0x7c>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ccc:	4a2a      	ldr	r2, [pc, #168]	; (8003d78 <xTaskResumeAll+0x124>)
 8003cce:	6013      	str	r3, [r2, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	4413      	add	r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	4a27      	ldr	r2, [pc, #156]	; (8003d7c <xTaskResumeAll+0x128>)
 8003cde:	441a      	add	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	3304      	adds	r3, #4
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	4610      	mov	r0, r2
 8003ce8:	f7fe fe41 	bl	800296e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cf0:	4b23      	ldr	r3, [pc, #140]	; (8003d80 <xTaskResumeAll+0x12c>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d302      	bcc.n	8003d00 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003cfa:	4b22      	ldr	r3, [pc, #136]	; (8003d84 <xTaskResumeAll+0x130>)
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d00:	4b1c      	ldr	r3, [pc, #112]	; (8003d74 <xTaskResumeAll+0x120>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d1cb      	bne.n	8003ca0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d001      	beq.n	8003d12 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003d0e:	f000 fb55 	bl	80043bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003d12:	4b1d      	ldr	r3, [pc, #116]	; (8003d88 <xTaskResumeAll+0x134>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d010      	beq.n	8003d40 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003d1e:	f000 f847 	bl	8003db0 <xTaskIncrementTick>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d002      	beq.n	8003d2e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003d28:	4b16      	ldr	r3, [pc, #88]	; (8003d84 <xTaskResumeAll+0x130>)
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	3b01      	subs	r3, #1
 8003d32:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f1      	bne.n	8003d1e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003d3a:	4b13      	ldr	r3, [pc, #76]	; (8003d88 <xTaskResumeAll+0x134>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003d40:	4b10      	ldr	r3, [pc, #64]	; (8003d84 <xTaskResumeAll+0x130>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d009      	beq.n	8003d5c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003d4c:	4b0f      	ldr	r3, [pc, #60]	; (8003d8c <xTaskResumeAll+0x138>)
 8003d4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d52:	601a      	str	r2, [r3, #0]
 8003d54:	f3bf 8f4f 	dsb	sy
 8003d58:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003d5c:	f001 f9da 	bl	8005114 <vPortExitCritical>

	return xAlreadyYielded;
 8003d60:	68bb      	ldr	r3, [r7, #8]
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	20000ec0 	.word	0x20000ec0
 8003d70:	20000e98 	.word	0x20000e98
 8003d74:	20000e58 	.word	0x20000e58
 8003d78:	20000ea0 	.word	0x20000ea0
 8003d7c:	200009c8 	.word	0x200009c8
 8003d80:	200009c4 	.word	0x200009c4
 8003d84:	20000eac 	.word	0x20000eac
 8003d88:	20000ea8 	.word	0x20000ea8
 8003d8c:	e000ed04 	.word	0xe000ed04

08003d90 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003d90:	b480      	push	{r7}
 8003d92:	b083      	sub	sp, #12
 8003d94:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003d96:	4b05      	ldr	r3, [pc, #20]	; (8003dac <xTaskGetTickCount+0x1c>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003d9c:	687b      	ldr	r3, [r7, #4]
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	370c      	adds	r7, #12
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	20000e9c 	.word	0x20000e9c

08003db0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b086      	sub	sp, #24
 8003db4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003db6:	2300      	movs	r3, #0
 8003db8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003dba:	4b4f      	ldr	r3, [pc, #316]	; (8003ef8 <xTaskIncrementTick+0x148>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	f040 808f 	bne.w	8003ee2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003dc4:	4b4d      	ldr	r3, [pc, #308]	; (8003efc <xTaskIncrementTick+0x14c>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	3301      	adds	r3, #1
 8003dca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003dcc:	4a4b      	ldr	r2, [pc, #300]	; (8003efc <xTaskIncrementTick+0x14c>)
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d120      	bne.n	8003e1a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003dd8:	4b49      	ldr	r3, [pc, #292]	; (8003f00 <xTaskIncrementTick+0x150>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00a      	beq.n	8003df8 <xTaskIncrementTick+0x48>
	__asm volatile
 8003de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003de6:	f383 8811 	msr	BASEPRI, r3
 8003dea:	f3bf 8f6f 	isb	sy
 8003dee:	f3bf 8f4f 	dsb	sy
 8003df2:	603b      	str	r3, [r7, #0]
}
 8003df4:	bf00      	nop
 8003df6:	e7fe      	b.n	8003df6 <xTaskIncrementTick+0x46>
 8003df8:	4b41      	ldr	r3, [pc, #260]	; (8003f00 <xTaskIncrementTick+0x150>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	60fb      	str	r3, [r7, #12]
 8003dfe:	4b41      	ldr	r3, [pc, #260]	; (8003f04 <xTaskIncrementTick+0x154>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a3f      	ldr	r2, [pc, #252]	; (8003f00 <xTaskIncrementTick+0x150>)
 8003e04:	6013      	str	r3, [r2, #0]
 8003e06:	4a3f      	ldr	r2, [pc, #252]	; (8003f04 <xTaskIncrementTick+0x154>)
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6013      	str	r3, [r2, #0]
 8003e0c:	4b3e      	ldr	r3, [pc, #248]	; (8003f08 <xTaskIncrementTick+0x158>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	3301      	adds	r3, #1
 8003e12:	4a3d      	ldr	r2, [pc, #244]	; (8003f08 <xTaskIncrementTick+0x158>)
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	f000 fad1 	bl	80043bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003e1a:	4b3c      	ldr	r3, [pc, #240]	; (8003f0c <xTaskIncrementTick+0x15c>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	693a      	ldr	r2, [r7, #16]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d349      	bcc.n	8003eb8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e24:	4b36      	ldr	r3, [pc, #216]	; (8003f00 <xTaskIncrementTick+0x150>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d104      	bne.n	8003e38 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e2e:	4b37      	ldr	r3, [pc, #220]	; (8003f0c <xTaskIncrementTick+0x15c>)
 8003e30:	f04f 32ff 	mov.w	r2, #4294967295
 8003e34:	601a      	str	r2, [r3, #0]
					break;
 8003e36:	e03f      	b.n	8003eb8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e38:	4b31      	ldr	r3, [pc, #196]	; (8003f00 <xTaskIncrementTick+0x150>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d203      	bcs.n	8003e58 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003e50:	4a2e      	ldr	r2, [pc, #184]	; (8003f0c <xTaskIncrementTick+0x15c>)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003e56:	e02f      	b.n	8003eb8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	3304      	adds	r3, #4
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7fe fde3 	bl	8002a28 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d004      	beq.n	8003e74 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	3318      	adds	r3, #24
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7fe fdda 	bl	8002a28 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e78:	4b25      	ldr	r3, [pc, #148]	; (8003f10 <xTaskIncrementTick+0x160>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d903      	bls.n	8003e88 <xTaskIncrementTick+0xd8>
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e84:	4a22      	ldr	r2, [pc, #136]	; (8003f10 <xTaskIncrementTick+0x160>)
 8003e86:	6013      	str	r3, [r2, #0]
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	4413      	add	r3, r2
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	4a1f      	ldr	r2, [pc, #124]	; (8003f14 <xTaskIncrementTick+0x164>)
 8003e96:	441a      	add	r2, r3
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	3304      	adds	r3, #4
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4610      	mov	r0, r2
 8003ea0:	f7fe fd65 	bl	800296e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ea8:	4b1b      	ldr	r3, [pc, #108]	; (8003f18 <xTaskIncrementTick+0x168>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d3b8      	bcc.n	8003e24 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003eb6:	e7b5      	b.n	8003e24 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003eb8:	4b17      	ldr	r3, [pc, #92]	; (8003f18 <xTaskIncrementTick+0x168>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ebe:	4915      	ldr	r1, [pc, #84]	; (8003f14 <xTaskIncrementTick+0x164>)
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4413      	add	r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	440b      	add	r3, r1
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d901      	bls.n	8003ed4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003ed4:	4b11      	ldr	r3, [pc, #68]	; (8003f1c <xTaskIncrementTick+0x16c>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d007      	beq.n	8003eec <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003edc:	2301      	movs	r3, #1
 8003ede:	617b      	str	r3, [r7, #20]
 8003ee0:	e004      	b.n	8003eec <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003ee2:	4b0f      	ldr	r3, [pc, #60]	; (8003f20 <xTaskIncrementTick+0x170>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	4a0d      	ldr	r2, [pc, #52]	; (8003f20 <xTaskIncrementTick+0x170>)
 8003eea:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003eec:	697b      	ldr	r3, [r7, #20]
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3718      	adds	r7, #24
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	20000ec0 	.word	0x20000ec0
 8003efc:	20000e9c 	.word	0x20000e9c
 8003f00:	20000e50 	.word	0x20000e50
 8003f04:	20000e54 	.word	0x20000e54
 8003f08:	20000eb0 	.word	0x20000eb0
 8003f0c:	20000eb8 	.word	0x20000eb8
 8003f10:	20000ea0 	.word	0x20000ea0
 8003f14:	200009c8 	.word	0x200009c8
 8003f18:	200009c4 	.word	0x200009c4
 8003f1c:	20000eac 	.word	0x20000eac
 8003f20:	20000ea8 	.word	0x20000ea8

08003f24 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003f24:	b480      	push	{r7}
 8003f26:	b085      	sub	sp, #20
 8003f28:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003f2a:	4b28      	ldr	r3, [pc, #160]	; (8003fcc <vTaskSwitchContext+0xa8>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d003      	beq.n	8003f3a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003f32:	4b27      	ldr	r3, [pc, #156]	; (8003fd0 <vTaskSwitchContext+0xac>)
 8003f34:	2201      	movs	r2, #1
 8003f36:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003f38:	e041      	b.n	8003fbe <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003f3a:	4b25      	ldr	r3, [pc, #148]	; (8003fd0 <vTaskSwitchContext+0xac>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f40:	4b24      	ldr	r3, [pc, #144]	; (8003fd4 <vTaskSwitchContext+0xb0>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	60fb      	str	r3, [r7, #12]
 8003f46:	e010      	b.n	8003f6a <vTaskSwitchContext+0x46>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10a      	bne.n	8003f64 <vTaskSwitchContext+0x40>
	__asm volatile
 8003f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f52:	f383 8811 	msr	BASEPRI, r3
 8003f56:	f3bf 8f6f 	isb	sy
 8003f5a:	f3bf 8f4f 	dsb	sy
 8003f5e:	607b      	str	r3, [r7, #4]
}
 8003f60:	bf00      	nop
 8003f62:	e7fe      	b.n	8003f62 <vTaskSwitchContext+0x3e>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	3b01      	subs	r3, #1
 8003f68:	60fb      	str	r3, [r7, #12]
 8003f6a:	491b      	ldr	r1, [pc, #108]	; (8003fd8 <vTaskSwitchContext+0xb4>)
 8003f6c:	68fa      	ldr	r2, [r7, #12]
 8003f6e:	4613      	mov	r3, r2
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	4413      	add	r3, r2
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	440b      	add	r3, r1
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d0e4      	beq.n	8003f48 <vTaskSwitchContext+0x24>
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	4613      	mov	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	4413      	add	r3, r2
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	4a13      	ldr	r2, [pc, #76]	; (8003fd8 <vTaskSwitchContext+0xb4>)
 8003f8a:	4413      	add	r3, r2
 8003f8c:	60bb      	str	r3, [r7, #8]
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	605a      	str	r2, [r3, #4]
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	685a      	ldr	r2, [r3, #4]
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	3308      	adds	r3, #8
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d104      	bne.n	8003fae <vTaskSwitchContext+0x8a>
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	685a      	ldr	r2, [r3, #4]
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	605a      	str	r2, [r3, #4]
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	4a09      	ldr	r2, [pc, #36]	; (8003fdc <vTaskSwitchContext+0xb8>)
 8003fb6:	6013      	str	r3, [r2, #0]
 8003fb8:	4a06      	ldr	r2, [pc, #24]	; (8003fd4 <vTaskSwitchContext+0xb0>)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	6013      	str	r3, [r2, #0]
}
 8003fbe:	bf00      	nop
 8003fc0:	3714      	adds	r7, #20
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	20000ec0 	.word	0x20000ec0
 8003fd0:	20000eac 	.word	0x20000eac
 8003fd4:	20000ea0 	.word	0x20000ea0
 8003fd8:	200009c8 	.word	0x200009c8
 8003fdc:	200009c4 	.word	0x200009c4

08003fe0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d10a      	bne.n	8004006 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ff4:	f383 8811 	msr	BASEPRI, r3
 8003ff8:	f3bf 8f6f 	isb	sy
 8003ffc:	f3bf 8f4f 	dsb	sy
 8004000:	60fb      	str	r3, [r7, #12]
}
 8004002:	bf00      	nop
 8004004:	e7fe      	b.n	8004004 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004006:	4b07      	ldr	r3, [pc, #28]	; (8004024 <vTaskPlaceOnEventList+0x44>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	3318      	adds	r3, #24
 800400c:	4619      	mov	r1, r3
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f7fe fcd1 	bl	80029b6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004014:	2101      	movs	r1, #1
 8004016:	6838      	ldr	r0, [r7, #0]
 8004018:	f000 fb7a 	bl	8004710 <prvAddCurrentTaskToDelayedList>
}
 800401c:	bf00      	nop
 800401e:	3710      	adds	r7, #16
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	200009c4 	.word	0x200009c4

08004028 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004028:	b580      	push	{r7, lr}
 800402a:	b086      	sub	sp, #24
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10a      	bne.n	8004050 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800403a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800403e:	f383 8811 	msr	BASEPRI, r3
 8004042:	f3bf 8f6f 	isb	sy
 8004046:	f3bf 8f4f 	dsb	sy
 800404a:	617b      	str	r3, [r7, #20]
}
 800404c:	bf00      	nop
 800404e:	e7fe      	b.n	800404e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004050:	4b0a      	ldr	r3, [pc, #40]	; (800407c <vTaskPlaceOnEventListRestricted+0x54>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	3318      	adds	r3, #24
 8004056:	4619      	mov	r1, r3
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f7fe fc88 	bl	800296e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d002      	beq.n	800406a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004064:	f04f 33ff 	mov.w	r3, #4294967295
 8004068:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	68b8      	ldr	r0, [r7, #8]
 800406e:	f000 fb4f 	bl	8004710 <prvAddCurrentTaskToDelayedList>
	}
 8004072:	bf00      	nop
 8004074:	3718      	adds	r7, #24
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	200009c4 	.word	0x200009c4

08004080 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10a      	bne.n	80040ac <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800409a:	f383 8811 	msr	BASEPRI, r3
 800409e:	f3bf 8f6f 	isb	sy
 80040a2:	f3bf 8f4f 	dsb	sy
 80040a6:	60fb      	str	r3, [r7, #12]
}
 80040a8:	bf00      	nop
 80040aa:	e7fe      	b.n	80040aa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	3318      	adds	r3, #24
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7fe fcb9 	bl	8002a28 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040b6:	4b1e      	ldr	r3, [pc, #120]	; (8004130 <xTaskRemoveFromEventList+0xb0>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d11d      	bne.n	80040fa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	3304      	adds	r3, #4
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7fe fcb0 	bl	8002a28 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040cc:	4b19      	ldr	r3, [pc, #100]	; (8004134 <xTaskRemoveFromEventList+0xb4>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d903      	bls.n	80040dc <xTaskRemoveFromEventList+0x5c>
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d8:	4a16      	ldr	r2, [pc, #88]	; (8004134 <xTaskRemoveFromEventList+0xb4>)
 80040da:	6013      	str	r3, [r2, #0]
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040e0:	4613      	mov	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4413      	add	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	4a13      	ldr	r2, [pc, #76]	; (8004138 <xTaskRemoveFromEventList+0xb8>)
 80040ea:	441a      	add	r2, r3
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	3304      	adds	r3, #4
 80040f0:	4619      	mov	r1, r3
 80040f2:	4610      	mov	r0, r2
 80040f4:	f7fe fc3b 	bl	800296e <vListInsertEnd>
 80040f8:	e005      	b.n	8004106 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	3318      	adds	r3, #24
 80040fe:	4619      	mov	r1, r3
 8004100:	480e      	ldr	r0, [pc, #56]	; (800413c <xTaskRemoveFromEventList+0xbc>)
 8004102:	f7fe fc34 	bl	800296e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800410a:	4b0d      	ldr	r3, [pc, #52]	; (8004140 <xTaskRemoveFromEventList+0xc0>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004110:	429a      	cmp	r2, r3
 8004112:	d905      	bls.n	8004120 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004114:	2301      	movs	r3, #1
 8004116:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004118:	4b0a      	ldr	r3, [pc, #40]	; (8004144 <xTaskRemoveFromEventList+0xc4>)
 800411a:	2201      	movs	r2, #1
 800411c:	601a      	str	r2, [r3, #0]
 800411e:	e001      	b.n	8004124 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004120:	2300      	movs	r3, #0
 8004122:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004124:	697b      	ldr	r3, [r7, #20]
}
 8004126:	4618      	mov	r0, r3
 8004128:	3718      	adds	r7, #24
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	20000ec0 	.word	0x20000ec0
 8004134:	20000ea0 	.word	0x20000ea0
 8004138:	200009c8 	.word	0x200009c8
 800413c:	20000e58 	.word	0x20000e58
 8004140:	200009c4 	.word	0x200009c4
 8004144:	20000eac 	.word	0x20000eac

08004148 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004150:	4b06      	ldr	r3, [pc, #24]	; (800416c <vTaskInternalSetTimeOutState+0x24>)
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004158:	4b05      	ldr	r3, [pc, #20]	; (8004170 <vTaskInternalSetTimeOutState+0x28>)
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	605a      	str	r2, [r3, #4]
}
 8004160:	bf00      	nop
 8004162:	370c      	adds	r7, #12
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr
 800416c:	20000eb0 	.word	0x20000eb0
 8004170:	20000e9c 	.word	0x20000e9c

08004174 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b088      	sub	sp, #32
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d10a      	bne.n	800419a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004188:	f383 8811 	msr	BASEPRI, r3
 800418c:	f3bf 8f6f 	isb	sy
 8004190:	f3bf 8f4f 	dsb	sy
 8004194:	613b      	str	r3, [r7, #16]
}
 8004196:	bf00      	nop
 8004198:	e7fe      	b.n	8004198 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d10a      	bne.n	80041b6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80041a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a4:	f383 8811 	msr	BASEPRI, r3
 80041a8:	f3bf 8f6f 	isb	sy
 80041ac:	f3bf 8f4f 	dsb	sy
 80041b0:	60fb      	str	r3, [r7, #12]
}
 80041b2:	bf00      	nop
 80041b4:	e7fe      	b.n	80041b4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80041b6:	f000 ff7d 	bl	80050b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80041ba:	4b1d      	ldr	r3, [pc, #116]	; (8004230 <xTaskCheckForTimeOut+0xbc>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	69ba      	ldr	r2, [r7, #24]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d2:	d102      	bne.n	80041da <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80041d4:	2300      	movs	r3, #0
 80041d6:	61fb      	str	r3, [r7, #28]
 80041d8:	e023      	b.n	8004222 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	4b15      	ldr	r3, [pc, #84]	; (8004234 <xTaskCheckForTimeOut+0xc0>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d007      	beq.n	80041f6 <xTaskCheckForTimeOut+0x82>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	69ba      	ldr	r2, [r7, #24]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d302      	bcc.n	80041f6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80041f0:	2301      	movs	r3, #1
 80041f2:	61fb      	str	r3, [r7, #28]
 80041f4:	e015      	b.n	8004222 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	697a      	ldr	r2, [r7, #20]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d20b      	bcs.n	8004218 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	1ad2      	subs	r2, r2, r3
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f7ff ff9b 	bl	8004148 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004212:	2300      	movs	r3, #0
 8004214:	61fb      	str	r3, [r7, #28]
 8004216:	e004      	b.n	8004222 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	2200      	movs	r2, #0
 800421c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800421e:	2301      	movs	r3, #1
 8004220:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004222:	f000 ff77 	bl	8005114 <vPortExitCritical>

	return xReturn;
 8004226:	69fb      	ldr	r3, [r7, #28]
}
 8004228:	4618      	mov	r0, r3
 800422a:	3720      	adds	r7, #32
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	20000e9c 	.word	0x20000e9c
 8004234:	20000eb0 	.word	0x20000eb0

08004238 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004238:	b480      	push	{r7}
 800423a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800423c:	4b03      	ldr	r3, [pc, #12]	; (800424c <vTaskMissedYield+0x14>)
 800423e:	2201      	movs	r2, #1
 8004240:	601a      	str	r2, [r3, #0]
}
 8004242:	bf00      	nop
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr
 800424c:	20000eac 	.word	0x20000eac

08004250 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004258:	f000 f852 	bl	8004300 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800425c:	4b06      	ldr	r3, [pc, #24]	; (8004278 <prvIdleTask+0x28>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d9f9      	bls.n	8004258 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004264:	4b05      	ldr	r3, [pc, #20]	; (800427c <prvIdleTask+0x2c>)
 8004266:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800426a:	601a      	str	r2, [r3, #0]
 800426c:	f3bf 8f4f 	dsb	sy
 8004270:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004274:	e7f0      	b.n	8004258 <prvIdleTask+0x8>
 8004276:	bf00      	nop
 8004278:	200009c8 	.word	0x200009c8
 800427c:	e000ed04 	.word	0xe000ed04

08004280 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004286:	2300      	movs	r3, #0
 8004288:	607b      	str	r3, [r7, #4]
 800428a:	e00c      	b.n	80042a6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	4613      	mov	r3, r2
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	4413      	add	r3, r2
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	4a12      	ldr	r2, [pc, #72]	; (80042e0 <prvInitialiseTaskLists+0x60>)
 8004298:	4413      	add	r3, r2
 800429a:	4618      	mov	r0, r3
 800429c:	f7fe fb3a 	bl	8002914 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	3301      	adds	r3, #1
 80042a4:	607b      	str	r3, [r7, #4]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2b37      	cmp	r3, #55	; 0x37
 80042aa:	d9ef      	bls.n	800428c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80042ac:	480d      	ldr	r0, [pc, #52]	; (80042e4 <prvInitialiseTaskLists+0x64>)
 80042ae:	f7fe fb31 	bl	8002914 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80042b2:	480d      	ldr	r0, [pc, #52]	; (80042e8 <prvInitialiseTaskLists+0x68>)
 80042b4:	f7fe fb2e 	bl	8002914 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80042b8:	480c      	ldr	r0, [pc, #48]	; (80042ec <prvInitialiseTaskLists+0x6c>)
 80042ba:	f7fe fb2b 	bl	8002914 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80042be:	480c      	ldr	r0, [pc, #48]	; (80042f0 <prvInitialiseTaskLists+0x70>)
 80042c0:	f7fe fb28 	bl	8002914 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80042c4:	480b      	ldr	r0, [pc, #44]	; (80042f4 <prvInitialiseTaskLists+0x74>)
 80042c6:	f7fe fb25 	bl	8002914 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80042ca:	4b0b      	ldr	r3, [pc, #44]	; (80042f8 <prvInitialiseTaskLists+0x78>)
 80042cc:	4a05      	ldr	r2, [pc, #20]	; (80042e4 <prvInitialiseTaskLists+0x64>)
 80042ce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80042d0:	4b0a      	ldr	r3, [pc, #40]	; (80042fc <prvInitialiseTaskLists+0x7c>)
 80042d2:	4a05      	ldr	r2, [pc, #20]	; (80042e8 <prvInitialiseTaskLists+0x68>)
 80042d4:	601a      	str	r2, [r3, #0]
}
 80042d6:	bf00      	nop
 80042d8:	3708      	adds	r7, #8
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	200009c8 	.word	0x200009c8
 80042e4:	20000e28 	.word	0x20000e28
 80042e8:	20000e3c 	.word	0x20000e3c
 80042ec:	20000e58 	.word	0x20000e58
 80042f0:	20000e6c 	.word	0x20000e6c
 80042f4:	20000e84 	.word	0x20000e84
 80042f8:	20000e50 	.word	0x20000e50
 80042fc:	20000e54 	.word	0x20000e54

08004300 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004306:	e019      	b.n	800433c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004308:	f000 fed4 	bl	80050b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800430c:	4b10      	ldr	r3, [pc, #64]	; (8004350 <prvCheckTasksWaitingTermination+0x50>)
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	3304      	adds	r3, #4
 8004318:	4618      	mov	r0, r3
 800431a:	f7fe fb85 	bl	8002a28 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800431e:	4b0d      	ldr	r3, [pc, #52]	; (8004354 <prvCheckTasksWaitingTermination+0x54>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	3b01      	subs	r3, #1
 8004324:	4a0b      	ldr	r2, [pc, #44]	; (8004354 <prvCheckTasksWaitingTermination+0x54>)
 8004326:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004328:	4b0b      	ldr	r3, [pc, #44]	; (8004358 <prvCheckTasksWaitingTermination+0x58>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	3b01      	subs	r3, #1
 800432e:	4a0a      	ldr	r2, [pc, #40]	; (8004358 <prvCheckTasksWaitingTermination+0x58>)
 8004330:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004332:	f000 feef 	bl	8005114 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 f810 	bl	800435c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800433c:	4b06      	ldr	r3, [pc, #24]	; (8004358 <prvCheckTasksWaitingTermination+0x58>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1e1      	bne.n	8004308 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004344:	bf00      	nop
 8004346:	bf00      	nop
 8004348:	3708      	adds	r7, #8
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	20000e6c 	.word	0x20000e6c
 8004354:	20000e98 	.word	0x20000e98
 8004358:	20000e80 	.word	0x20000e80

0800435c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800436a:	2b00      	cmp	r3, #0
 800436c:	d108      	bne.n	8004380 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004372:	4618      	mov	r0, r3
 8004374:	f001 f88c 	bl	8005490 <vPortFree>
				vPortFree( pxTCB );
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f001 f889 	bl	8005490 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800437e:	e018      	b.n	80043b2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004386:	2b01      	cmp	r3, #1
 8004388:	d103      	bne.n	8004392 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f001 f880 	bl	8005490 <vPortFree>
	}
 8004390:	e00f      	b.n	80043b2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004398:	2b02      	cmp	r3, #2
 800439a:	d00a      	beq.n	80043b2 <prvDeleteTCB+0x56>
	__asm volatile
 800439c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043a0:	f383 8811 	msr	BASEPRI, r3
 80043a4:	f3bf 8f6f 	isb	sy
 80043a8:	f3bf 8f4f 	dsb	sy
 80043ac:	60fb      	str	r3, [r7, #12]
}
 80043ae:	bf00      	nop
 80043b0:	e7fe      	b.n	80043b0 <prvDeleteTCB+0x54>
	}
 80043b2:	bf00      	nop
 80043b4:	3710      	adds	r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
	...

080043bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80043c2:	4b0c      	ldr	r3, [pc, #48]	; (80043f4 <prvResetNextTaskUnblockTime+0x38>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d104      	bne.n	80043d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80043cc:	4b0a      	ldr	r3, [pc, #40]	; (80043f8 <prvResetNextTaskUnblockTime+0x3c>)
 80043ce:	f04f 32ff 	mov.w	r2, #4294967295
 80043d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80043d4:	e008      	b.n	80043e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043d6:	4b07      	ldr	r3, [pc, #28]	; (80043f4 <prvResetNextTaskUnblockTime+0x38>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	4a04      	ldr	r2, [pc, #16]	; (80043f8 <prvResetNextTaskUnblockTime+0x3c>)
 80043e6:	6013      	str	r3, [r2, #0]
}
 80043e8:	bf00      	nop
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr
 80043f4:	20000e50 	.word	0x20000e50
 80043f8:	20000eb8 	.word	0x20000eb8

080043fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004402:	4b0b      	ldr	r3, [pc, #44]	; (8004430 <xTaskGetSchedulerState+0x34>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d102      	bne.n	8004410 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800440a:	2301      	movs	r3, #1
 800440c:	607b      	str	r3, [r7, #4]
 800440e:	e008      	b.n	8004422 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004410:	4b08      	ldr	r3, [pc, #32]	; (8004434 <xTaskGetSchedulerState+0x38>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d102      	bne.n	800441e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004418:	2302      	movs	r3, #2
 800441a:	607b      	str	r3, [r7, #4]
 800441c:	e001      	b.n	8004422 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800441e:	2300      	movs	r3, #0
 8004420:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004422:	687b      	ldr	r3, [r7, #4]
	}
 8004424:	4618      	mov	r0, r3
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr
 8004430:	20000ea4 	.word	0x20000ea4
 8004434:	20000ec0 	.word	0x20000ec0

08004438 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004444:	2300      	movs	r3, #0
 8004446:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d051      	beq.n	80044f2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004452:	4b2a      	ldr	r3, [pc, #168]	; (80044fc <xTaskPriorityInherit+0xc4>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004458:	429a      	cmp	r2, r3
 800445a:	d241      	bcs.n	80044e0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	2b00      	cmp	r3, #0
 8004462:	db06      	blt.n	8004472 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004464:	4b25      	ldr	r3, [pc, #148]	; (80044fc <xTaskPriorityInherit+0xc4>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800446a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	6959      	ldr	r1, [r3, #20]
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800447a:	4613      	mov	r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	4413      	add	r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	4a1f      	ldr	r2, [pc, #124]	; (8004500 <xTaskPriorityInherit+0xc8>)
 8004484:	4413      	add	r3, r2
 8004486:	4299      	cmp	r1, r3
 8004488:	d122      	bne.n	80044d0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	3304      	adds	r3, #4
 800448e:	4618      	mov	r0, r3
 8004490:	f7fe faca 	bl	8002a28 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004494:	4b19      	ldr	r3, [pc, #100]	; (80044fc <xTaskPriorityInherit+0xc4>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044a2:	4b18      	ldr	r3, [pc, #96]	; (8004504 <xTaskPriorityInherit+0xcc>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d903      	bls.n	80044b2 <xTaskPriorityInherit+0x7a>
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ae:	4a15      	ldr	r2, [pc, #84]	; (8004504 <xTaskPriorityInherit+0xcc>)
 80044b0:	6013      	str	r3, [r2, #0]
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044b6:	4613      	mov	r3, r2
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	4413      	add	r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	4a10      	ldr	r2, [pc, #64]	; (8004500 <xTaskPriorityInherit+0xc8>)
 80044c0:	441a      	add	r2, r3
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	3304      	adds	r3, #4
 80044c6:	4619      	mov	r1, r3
 80044c8:	4610      	mov	r0, r2
 80044ca:	f7fe fa50 	bl	800296e <vListInsertEnd>
 80044ce:	e004      	b.n	80044da <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80044d0:	4b0a      	ldr	r3, [pc, #40]	; (80044fc <xTaskPriorityInherit+0xc4>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80044da:	2301      	movs	r3, #1
 80044dc:	60fb      	str	r3, [r7, #12]
 80044de:	e008      	b.n	80044f2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044e4:	4b05      	ldr	r3, [pc, #20]	; (80044fc <xTaskPriorityInherit+0xc4>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d201      	bcs.n	80044f2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80044ee:	2301      	movs	r3, #1
 80044f0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80044f2:	68fb      	ldr	r3, [r7, #12]
	}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	200009c4 	.word	0x200009c4
 8004500:	200009c8 	.word	0x200009c8
 8004504:	20000ea0 	.word	0x20000ea0

08004508 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004508:	b580      	push	{r7, lr}
 800450a:	b086      	sub	sp, #24
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004514:	2300      	movs	r3, #0
 8004516:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d056      	beq.n	80045cc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800451e:	4b2e      	ldr	r3, [pc, #184]	; (80045d8 <xTaskPriorityDisinherit+0xd0>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	429a      	cmp	r2, r3
 8004526:	d00a      	beq.n	800453e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800452c:	f383 8811 	msr	BASEPRI, r3
 8004530:	f3bf 8f6f 	isb	sy
 8004534:	f3bf 8f4f 	dsb	sy
 8004538:	60fb      	str	r3, [r7, #12]
}
 800453a:	bf00      	nop
 800453c:	e7fe      	b.n	800453c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004542:	2b00      	cmp	r3, #0
 8004544:	d10a      	bne.n	800455c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800454a:	f383 8811 	msr	BASEPRI, r3
 800454e:	f3bf 8f6f 	isb	sy
 8004552:	f3bf 8f4f 	dsb	sy
 8004556:	60bb      	str	r3, [r7, #8]
}
 8004558:	bf00      	nop
 800455a:	e7fe      	b.n	800455a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004560:	1e5a      	subs	r2, r3, #1
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800456e:	429a      	cmp	r2, r3
 8004570:	d02c      	beq.n	80045cc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004576:	2b00      	cmp	r3, #0
 8004578:	d128      	bne.n	80045cc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	3304      	adds	r3, #4
 800457e:	4618      	mov	r0, r3
 8004580:	f7fe fa52 	bl	8002a28 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004590:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800459c:	4b0f      	ldr	r3, [pc, #60]	; (80045dc <xTaskPriorityDisinherit+0xd4>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d903      	bls.n	80045ac <xTaskPriorityDisinherit+0xa4>
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a8:	4a0c      	ldr	r2, [pc, #48]	; (80045dc <xTaskPriorityDisinherit+0xd4>)
 80045aa:	6013      	str	r3, [r2, #0]
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045b0:	4613      	mov	r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4413      	add	r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	4a09      	ldr	r2, [pc, #36]	; (80045e0 <xTaskPriorityDisinherit+0xd8>)
 80045ba:	441a      	add	r2, r3
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	3304      	adds	r3, #4
 80045c0:	4619      	mov	r1, r3
 80045c2:	4610      	mov	r0, r2
 80045c4:	f7fe f9d3 	bl	800296e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80045c8:	2301      	movs	r3, #1
 80045ca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80045cc:	697b      	ldr	r3, [r7, #20]
	}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3718      	adds	r7, #24
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	200009c4 	.word	0x200009c4
 80045dc:	20000ea0 	.word	0x20000ea0
 80045e0:	200009c8 	.word	0x200009c8

080045e4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b088      	sub	sp, #32
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80045f2:	2301      	movs	r3, #1
 80045f4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d06a      	beq.n	80046d2 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10a      	bne.n	800461a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8004604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004608:	f383 8811 	msr	BASEPRI, r3
 800460c:	f3bf 8f6f 	isb	sy
 8004610:	f3bf 8f4f 	dsb	sy
 8004614:	60fb      	str	r3, [r7, #12]
}
 8004616:	bf00      	nop
 8004618:	e7fe      	b.n	8004618 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800461e:	683a      	ldr	r2, [r7, #0]
 8004620:	429a      	cmp	r2, r3
 8004622:	d902      	bls.n	800462a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	61fb      	str	r3, [r7, #28]
 8004628:	e002      	b.n	8004630 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800462e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004634:	69fa      	ldr	r2, [r7, #28]
 8004636:	429a      	cmp	r2, r3
 8004638:	d04b      	beq.n	80046d2 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	429a      	cmp	r2, r3
 8004642:	d146      	bne.n	80046d2 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004644:	4b25      	ldr	r3, [pc, #148]	; (80046dc <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	429a      	cmp	r2, r3
 800464c:	d10a      	bne.n	8004664 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800464e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004652:	f383 8811 	msr	BASEPRI, r3
 8004656:	f3bf 8f6f 	isb	sy
 800465a:	f3bf 8f4f 	dsb	sy
 800465e:	60bb      	str	r3, [r7, #8]
}
 8004660:	bf00      	nop
 8004662:	e7fe      	b.n	8004662 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004668:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	69fa      	ldr	r2, [r7, #28]
 800466e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004670:	69bb      	ldr	r3, [r7, #24]
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	2b00      	cmp	r3, #0
 8004676:	db04      	blt.n	8004682 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800467e:	69bb      	ldr	r3, [r7, #24]
 8004680:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	6959      	ldr	r1, [r3, #20]
 8004686:	693a      	ldr	r2, [r7, #16]
 8004688:	4613      	mov	r3, r2
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	4413      	add	r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	4a13      	ldr	r2, [pc, #76]	; (80046e0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8004692:	4413      	add	r3, r2
 8004694:	4299      	cmp	r1, r3
 8004696:	d11c      	bne.n	80046d2 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	3304      	adds	r3, #4
 800469c:	4618      	mov	r0, r3
 800469e:	f7fe f9c3 	bl	8002a28 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046a6:	4b0f      	ldr	r3, [pc, #60]	; (80046e4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d903      	bls.n	80046b6 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b2:	4a0c      	ldr	r2, [pc, #48]	; (80046e4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80046b4:	6013      	str	r3, [r2, #0]
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046ba:	4613      	mov	r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	4413      	add	r3, r2
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	4a07      	ldr	r2, [pc, #28]	; (80046e0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80046c4:	441a      	add	r2, r3
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	3304      	adds	r3, #4
 80046ca:	4619      	mov	r1, r3
 80046cc:	4610      	mov	r0, r2
 80046ce:	f7fe f94e 	bl	800296e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80046d2:	bf00      	nop
 80046d4:	3720      	adds	r7, #32
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	200009c4 	.word	0x200009c4
 80046e0:	200009c8 	.word	0x200009c8
 80046e4:	20000ea0 	.word	0x20000ea0

080046e8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80046e8:	b480      	push	{r7}
 80046ea:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80046ec:	4b07      	ldr	r3, [pc, #28]	; (800470c <pvTaskIncrementMutexHeldCount+0x24>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d004      	beq.n	80046fe <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80046f4:	4b05      	ldr	r3, [pc, #20]	; (800470c <pvTaskIncrementMutexHeldCount+0x24>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80046fa:	3201      	adds	r2, #1
 80046fc:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80046fe:	4b03      	ldr	r3, [pc, #12]	; (800470c <pvTaskIncrementMutexHeldCount+0x24>)
 8004700:	681b      	ldr	r3, [r3, #0]
	}
 8004702:	4618      	mov	r0, r3
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr
 800470c:	200009c4 	.word	0x200009c4

08004710 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800471a:	4b21      	ldr	r3, [pc, #132]	; (80047a0 <prvAddCurrentTaskToDelayedList+0x90>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004720:	4b20      	ldr	r3, [pc, #128]	; (80047a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	3304      	adds	r3, #4
 8004726:	4618      	mov	r0, r3
 8004728:	f7fe f97e 	bl	8002a28 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004732:	d10a      	bne.n	800474a <prvAddCurrentTaskToDelayedList+0x3a>
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d007      	beq.n	800474a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800473a:	4b1a      	ldr	r3, [pc, #104]	; (80047a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	3304      	adds	r3, #4
 8004740:	4619      	mov	r1, r3
 8004742:	4819      	ldr	r0, [pc, #100]	; (80047a8 <prvAddCurrentTaskToDelayedList+0x98>)
 8004744:	f7fe f913 	bl	800296e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004748:	e026      	b.n	8004798 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4413      	add	r3, r2
 8004750:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004752:	4b14      	ldr	r3, [pc, #80]	; (80047a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68ba      	ldr	r2, [r7, #8]
 8004758:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800475a:	68ba      	ldr	r2, [r7, #8]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	429a      	cmp	r2, r3
 8004760:	d209      	bcs.n	8004776 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004762:	4b12      	ldr	r3, [pc, #72]	; (80047ac <prvAddCurrentTaskToDelayedList+0x9c>)
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	4b0f      	ldr	r3, [pc, #60]	; (80047a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	3304      	adds	r3, #4
 800476c:	4619      	mov	r1, r3
 800476e:	4610      	mov	r0, r2
 8004770:	f7fe f921 	bl	80029b6 <vListInsert>
}
 8004774:	e010      	b.n	8004798 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004776:	4b0e      	ldr	r3, [pc, #56]	; (80047b0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	4b0a      	ldr	r3, [pc, #40]	; (80047a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	3304      	adds	r3, #4
 8004780:	4619      	mov	r1, r3
 8004782:	4610      	mov	r0, r2
 8004784:	f7fe f917 	bl	80029b6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004788:	4b0a      	ldr	r3, [pc, #40]	; (80047b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68ba      	ldr	r2, [r7, #8]
 800478e:	429a      	cmp	r2, r3
 8004790:	d202      	bcs.n	8004798 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004792:	4a08      	ldr	r2, [pc, #32]	; (80047b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	6013      	str	r3, [r2, #0]
}
 8004798:	bf00      	nop
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	20000e9c 	.word	0x20000e9c
 80047a4:	200009c4 	.word	0x200009c4
 80047a8:	20000e84 	.word	0x20000e84
 80047ac:	20000e54 	.word	0x20000e54
 80047b0:	20000e50 	.word	0x20000e50
 80047b4:	20000eb8 	.word	0x20000eb8

080047b8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b08a      	sub	sp, #40	; 0x28
 80047bc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80047be:	2300      	movs	r3, #0
 80047c0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80047c2:	f000 fb07 	bl	8004dd4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80047c6:	4b1c      	ldr	r3, [pc, #112]	; (8004838 <xTimerCreateTimerTask+0x80>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d021      	beq.n	8004812 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80047ce:	2300      	movs	r3, #0
 80047d0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80047d2:	2300      	movs	r3, #0
 80047d4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80047d6:	1d3a      	adds	r2, r7, #4
 80047d8:	f107 0108 	add.w	r1, r7, #8
 80047dc:	f107 030c 	add.w	r3, r7, #12
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7fe f87d 	bl	80028e0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80047e6:	6879      	ldr	r1, [r7, #4]
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	68fa      	ldr	r2, [r7, #12]
 80047ec:	9202      	str	r2, [sp, #8]
 80047ee:	9301      	str	r3, [sp, #4]
 80047f0:	2302      	movs	r3, #2
 80047f2:	9300      	str	r3, [sp, #0]
 80047f4:	2300      	movs	r3, #0
 80047f6:	460a      	mov	r2, r1
 80047f8:	4910      	ldr	r1, [pc, #64]	; (800483c <xTimerCreateTimerTask+0x84>)
 80047fa:	4811      	ldr	r0, [pc, #68]	; (8004840 <xTimerCreateTimerTask+0x88>)
 80047fc:	f7ff f814 	bl	8003828 <xTaskCreateStatic>
 8004800:	4603      	mov	r3, r0
 8004802:	4a10      	ldr	r2, [pc, #64]	; (8004844 <xTimerCreateTimerTask+0x8c>)
 8004804:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004806:	4b0f      	ldr	r3, [pc, #60]	; (8004844 <xTimerCreateTimerTask+0x8c>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800480e:	2301      	movs	r3, #1
 8004810:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d10a      	bne.n	800482e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800481c:	f383 8811 	msr	BASEPRI, r3
 8004820:	f3bf 8f6f 	isb	sy
 8004824:	f3bf 8f4f 	dsb	sy
 8004828:	613b      	str	r3, [r7, #16]
}
 800482a:	bf00      	nop
 800482c:	e7fe      	b.n	800482c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800482e:	697b      	ldr	r3, [r7, #20]
}
 8004830:	4618      	mov	r0, r3
 8004832:	3718      	adds	r7, #24
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	20000ef4 	.word	0x20000ef4
 800483c:	080085f0 	.word	0x080085f0
 8004840:	0800497d 	.word	0x0800497d
 8004844:	20000ef8 	.word	0x20000ef8

08004848 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b08a      	sub	sp, #40	; 0x28
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]
 8004854:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004856:	2300      	movs	r3, #0
 8004858:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d10a      	bne.n	8004876 <xTimerGenericCommand+0x2e>
	__asm volatile
 8004860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004864:	f383 8811 	msr	BASEPRI, r3
 8004868:	f3bf 8f6f 	isb	sy
 800486c:	f3bf 8f4f 	dsb	sy
 8004870:	623b      	str	r3, [r7, #32]
}
 8004872:	bf00      	nop
 8004874:	e7fe      	b.n	8004874 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004876:	4b1a      	ldr	r3, [pc, #104]	; (80048e0 <xTimerGenericCommand+0x98>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d02a      	beq.n	80048d4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	2b05      	cmp	r3, #5
 800488e:	dc18      	bgt.n	80048c2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004890:	f7ff fdb4 	bl	80043fc <xTaskGetSchedulerState>
 8004894:	4603      	mov	r3, r0
 8004896:	2b02      	cmp	r3, #2
 8004898:	d109      	bne.n	80048ae <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800489a:	4b11      	ldr	r3, [pc, #68]	; (80048e0 <xTimerGenericCommand+0x98>)
 800489c:	6818      	ldr	r0, [r3, #0]
 800489e:	f107 0110 	add.w	r1, r7, #16
 80048a2:	2300      	movs	r3, #0
 80048a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048a6:	f7fe fa27 	bl	8002cf8 <xQueueGenericSend>
 80048aa:	6278      	str	r0, [r7, #36]	; 0x24
 80048ac:	e012      	b.n	80048d4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80048ae:	4b0c      	ldr	r3, [pc, #48]	; (80048e0 <xTimerGenericCommand+0x98>)
 80048b0:	6818      	ldr	r0, [r3, #0]
 80048b2:	f107 0110 	add.w	r1, r7, #16
 80048b6:	2300      	movs	r3, #0
 80048b8:	2200      	movs	r2, #0
 80048ba:	f7fe fa1d 	bl	8002cf8 <xQueueGenericSend>
 80048be:	6278      	str	r0, [r7, #36]	; 0x24
 80048c0:	e008      	b.n	80048d4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80048c2:	4b07      	ldr	r3, [pc, #28]	; (80048e0 <xTimerGenericCommand+0x98>)
 80048c4:	6818      	ldr	r0, [r3, #0]
 80048c6:	f107 0110 	add.w	r1, r7, #16
 80048ca:	2300      	movs	r3, #0
 80048cc:	683a      	ldr	r2, [r7, #0]
 80048ce:	f7fe fb11 	bl	8002ef4 <xQueueGenericSendFromISR>
 80048d2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80048d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3728      	adds	r7, #40	; 0x28
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	20000ef4 	.word	0x20000ef4

080048e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b088      	sub	sp, #32
 80048e8:	af02      	add	r7, sp, #8
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048ee:	4b22      	ldr	r3, [pc, #136]	; (8004978 <prvProcessExpiredTimer+0x94>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	3304      	adds	r3, #4
 80048fc:	4618      	mov	r0, r3
 80048fe:	f7fe f893 	bl	8002a28 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004908:	f003 0304 	and.w	r3, r3, #4
 800490c:	2b00      	cmp	r3, #0
 800490e:	d022      	beq.n	8004956 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	699a      	ldr	r2, [r3, #24]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	18d1      	adds	r1, r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	6978      	ldr	r0, [r7, #20]
 800491e:	f000 f8d1 	bl	8004ac4 <prvInsertTimerInActiveList>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d01f      	beq.n	8004968 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004928:	2300      	movs	r3, #0
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	2300      	movs	r3, #0
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	2100      	movs	r1, #0
 8004932:	6978      	ldr	r0, [r7, #20]
 8004934:	f7ff ff88 	bl	8004848 <xTimerGenericCommand>
 8004938:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d113      	bne.n	8004968 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004944:	f383 8811 	msr	BASEPRI, r3
 8004948:	f3bf 8f6f 	isb	sy
 800494c:	f3bf 8f4f 	dsb	sy
 8004950:	60fb      	str	r3, [r7, #12]
}
 8004952:	bf00      	nop
 8004954:	e7fe      	b.n	8004954 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800495c:	f023 0301 	bic.w	r3, r3, #1
 8004960:	b2da      	uxtb	r2, r3
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	6978      	ldr	r0, [r7, #20]
 800496e:	4798      	blx	r3
}
 8004970:	bf00      	nop
 8004972:	3718      	adds	r7, #24
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	20000eec 	.word	0x20000eec

0800497c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004984:	f107 0308 	add.w	r3, r7, #8
 8004988:	4618      	mov	r0, r3
 800498a:	f000 f857 	bl	8004a3c <prvGetNextExpireTime>
 800498e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	4619      	mov	r1, r3
 8004994:	68f8      	ldr	r0, [r7, #12]
 8004996:	f000 f803 	bl	80049a0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800499a:	f000 f8d5 	bl	8004b48 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800499e:	e7f1      	b.n	8004984 <prvTimerTask+0x8>

080049a0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80049aa:	f7ff f945 	bl	8003c38 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80049ae:	f107 0308 	add.w	r3, r7, #8
 80049b2:	4618      	mov	r0, r3
 80049b4:	f000 f866 	bl	8004a84 <prvSampleTimeNow>
 80049b8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d130      	bne.n	8004a22 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d10a      	bne.n	80049dc <prvProcessTimerOrBlockTask+0x3c>
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d806      	bhi.n	80049dc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80049ce:	f7ff f941 	bl	8003c54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80049d2:	68f9      	ldr	r1, [r7, #12]
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f7ff ff85 	bl	80048e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80049da:	e024      	b.n	8004a26 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d008      	beq.n	80049f4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80049e2:	4b13      	ldr	r3, [pc, #76]	; (8004a30 <prvProcessTimerOrBlockTask+0x90>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d101      	bne.n	80049f0 <prvProcessTimerOrBlockTask+0x50>
 80049ec:	2301      	movs	r3, #1
 80049ee:	e000      	b.n	80049f2 <prvProcessTimerOrBlockTask+0x52>
 80049f0:	2300      	movs	r3, #0
 80049f2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80049f4:	4b0f      	ldr	r3, [pc, #60]	; (8004a34 <prvProcessTimerOrBlockTask+0x94>)
 80049f6:	6818      	ldr	r0, [r3, #0]
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	4619      	mov	r1, r3
 8004a02:	f7fe fedd 	bl	80037c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004a06:	f7ff f925 	bl	8003c54 <xTaskResumeAll>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d10a      	bne.n	8004a26 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004a10:	4b09      	ldr	r3, [pc, #36]	; (8004a38 <prvProcessTimerOrBlockTask+0x98>)
 8004a12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a16:	601a      	str	r2, [r3, #0]
 8004a18:	f3bf 8f4f 	dsb	sy
 8004a1c:	f3bf 8f6f 	isb	sy
}
 8004a20:	e001      	b.n	8004a26 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004a22:	f7ff f917 	bl	8003c54 <xTaskResumeAll>
}
 8004a26:	bf00      	nop
 8004a28:	3710      	adds	r7, #16
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	20000ef0 	.word	0x20000ef0
 8004a34:	20000ef4 	.word	0x20000ef4
 8004a38:	e000ed04 	.word	0xe000ed04

08004a3c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b085      	sub	sp, #20
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004a44:	4b0e      	ldr	r3, [pc, #56]	; (8004a80 <prvGetNextExpireTime+0x44>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d101      	bne.n	8004a52 <prvGetNextExpireTime+0x16>
 8004a4e:	2201      	movs	r2, #1
 8004a50:	e000      	b.n	8004a54 <prvGetNextExpireTime+0x18>
 8004a52:	2200      	movs	r2, #0
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d105      	bne.n	8004a6c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004a60:	4b07      	ldr	r3, [pc, #28]	; (8004a80 <prvGetNextExpireTime+0x44>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	60fb      	str	r3, [r7, #12]
 8004a6a:	e001      	b.n	8004a70 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004a70:	68fb      	ldr	r3, [r7, #12]
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3714      	adds	r7, #20
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop
 8004a80:	20000eec 	.word	0x20000eec

08004a84 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004a8c:	f7ff f980 	bl	8003d90 <xTaskGetTickCount>
 8004a90:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004a92:	4b0b      	ldr	r3, [pc, #44]	; (8004ac0 <prvSampleTimeNow+0x3c>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d205      	bcs.n	8004aa8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004a9c:	f000 f936 	bl	8004d0c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	601a      	str	r2, [r3, #0]
 8004aa6:	e002      	b.n	8004aae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004aae:	4a04      	ldr	r2, [pc, #16]	; (8004ac0 <prvSampleTimeNow+0x3c>)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3710      	adds	r7, #16
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	bf00      	nop
 8004ac0:	20000efc 	.word	0x20000efc

08004ac4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b086      	sub	sp, #24
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	607a      	str	r2, [r7, #4]
 8004ad0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	68ba      	ldr	r2, [r7, #8]
 8004ada:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004ae2:	68ba      	ldr	r2, [r7, #8]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d812      	bhi.n	8004b10 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	1ad2      	subs	r2, r2, r3
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d302      	bcc.n	8004afe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004af8:	2301      	movs	r3, #1
 8004afa:	617b      	str	r3, [r7, #20]
 8004afc:	e01b      	b.n	8004b36 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004afe:	4b10      	ldr	r3, [pc, #64]	; (8004b40 <prvInsertTimerInActiveList+0x7c>)
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	3304      	adds	r3, #4
 8004b06:	4619      	mov	r1, r3
 8004b08:	4610      	mov	r0, r2
 8004b0a:	f7fd ff54 	bl	80029b6 <vListInsert>
 8004b0e:	e012      	b.n	8004b36 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d206      	bcs.n	8004b26 <prvInsertTimerInActiveList+0x62>
 8004b18:	68ba      	ldr	r2, [r7, #8]
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d302      	bcc.n	8004b26 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004b20:	2301      	movs	r3, #1
 8004b22:	617b      	str	r3, [r7, #20]
 8004b24:	e007      	b.n	8004b36 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004b26:	4b07      	ldr	r3, [pc, #28]	; (8004b44 <prvInsertTimerInActiveList+0x80>)
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	3304      	adds	r3, #4
 8004b2e:	4619      	mov	r1, r3
 8004b30:	4610      	mov	r0, r2
 8004b32:	f7fd ff40 	bl	80029b6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004b36:	697b      	ldr	r3, [r7, #20]
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3718      	adds	r7, #24
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	20000ef0 	.word	0x20000ef0
 8004b44:	20000eec 	.word	0x20000eec

08004b48 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b08e      	sub	sp, #56	; 0x38
 8004b4c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004b4e:	e0ca      	b.n	8004ce6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	da18      	bge.n	8004b88 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004b56:	1d3b      	adds	r3, r7, #4
 8004b58:	3304      	adds	r3, #4
 8004b5a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10a      	bne.n	8004b78 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b66:	f383 8811 	msr	BASEPRI, r3
 8004b6a:	f3bf 8f6f 	isb	sy
 8004b6e:	f3bf 8f4f 	dsb	sy
 8004b72:	61fb      	str	r3, [r7, #28]
}
 8004b74:	bf00      	nop
 8004b76:	e7fe      	b.n	8004b76 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004b78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b7e:	6850      	ldr	r0, [r2, #4]
 8004b80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b82:	6892      	ldr	r2, [r2, #8]
 8004b84:	4611      	mov	r1, r2
 8004b86:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	f2c0 80ab 	blt.w	8004ce6 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d004      	beq.n	8004ba6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9e:	3304      	adds	r3, #4
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f7fd ff41 	bl	8002a28 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004ba6:	463b      	mov	r3, r7
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f7ff ff6b 	bl	8004a84 <prvSampleTimeNow>
 8004bae:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2b09      	cmp	r3, #9
 8004bb4:	f200 8096 	bhi.w	8004ce4 <prvProcessReceivedCommands+0x19c>
 8004bb8:	a201      	add	r2, pc, #4	; (adr r2, 8004bc0 <prvProcessReceivedCommands+0x78>)
 8004bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bbe:	bf00      	nop
 8004bc0:	08004be9 	.word	0x08004be9
 8004bc4:	08004be9 	.word	0x08004be9
 8004bc8:	08004be9 	.word	0x08004be9
 8004bcc:	08004c5d 	.word	0x08004c5d
 8004bd0:	08004c71 	.word	0x08004c71
 8004bd4:	08004cbb 	.word	0x08004cbb
 8004bd8:	08004be9 	.word	0x08004be9
 8004bdc:	08004be9 	.word	0x08004be9
 8004be0:	08004c5d 	.word	0x08004c5d
 8004be4:	08004c71 	.word	0x08004c71
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004bee:	f043 0301 	orr.w	r3, r3, #1
 8004bf2:	b2da      	uxtb	r2, r3
 8004bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004bfa:	68ba      	ldr	r2, [r7, #8]
 8004bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	18d1      	adds	r1, r2, r3
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c08:	f7ff ff5c 	bl	8004ac4 <prvInsertTimerInActiveList>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d069      	beq.n	8004ce6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c18:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d05e      	beq.n	8004ce6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c2c:	699b      	ldr	r3, [r3, #24]
 8004c2e:	441a      	add	r2, r3
 8004c30:	2300      	movs	r3, #0
 8004c32:	9300      	str	r3, [sp, #0]
 8004c34:	2300      	movs	r3, #0
 8004c36:	2100      	movs	r1, #0
 8004c38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c3a:	f7ff fe05 	bl	8004848 <xTimerGenericCommand>
 8004c3e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004c40:	6a3b      	ldr	r3, [r7, #32]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d14f      	bne.n	8004ce6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c4a:	f383 8811 	msr	BASEPRI, r3
 8004c4e:	f3bf 8f6f 	isb	sy
 8004c52:	f3bf 8f4f 	dsb	sy
 8004c56:	61bb      	str	r3, [r7, #24]
}
 8004c58:	bf00      	nop
 8004c5a:	e7fe      	b.n	8004c5a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c5e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c62:	f023 0301 	bic.w	r3, r3, #1
 8004c66:	b2da      	uxtb	r2, r3
 8004c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004c6e:	e03a      	b.n	8004ce6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c76:	f043 0301 	orr.w	r3, r3, #1
 8004c7a:	b2da      	uxtb	r2, r3
 8004c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004c82:	68ba      	ldr	r2, [r7, #8]
 8004c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c86:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c8a:	699b      	ldr	r3, [r3, #24]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d10a      	bne.n	8004ca6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c94:	f383 8811 	msr	BASEPRI, r3
 8004c98:	f3bf 8f6f 	isb	sy
 8004c9c:	f3bf 8f4f 	dsb	sy
 8004ca0:	617b      	str	r3, [r7, #20]
}
 8004ca2:	bf00      	nop
 8004ca4:	e7fe      	b.n	8004ca4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ca8:	699a      	ldr	r2, [r3, #24]
 8004caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cac:	18d1      	adds	r1, r2, r3
 8004cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cb4:	f7ff ff06 	bl	8004ac4 <prvInsertTimerInActiveList>
					break;
 8004cb8:	e015      	b.n	8004ce6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cbc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004cc0:	f003 0302 	and.w	r3, r3, #2
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d103      	bne.n	8004cd0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004cc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cca:	f000 fbe1 	bl	8005490 <vPortFree>
 8004cce:	e00a      	b.n	8004ce6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004cd6:	f023 0301 	bic.w	r3, r3, #1
 8004cda:	b2da      	uxtb	r2, r3
 8004cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cde:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004ce2:	e000      	b.n	8004ce6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8004ce4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004ce6:	4b08      	ldr	r3, [pc, #32]	; (8004d08 <prvProcessReceivedCommands+0x1c0>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	1d39      	adds	r1, r7, #4
 8004cec:	2200      	movs	r2, #0
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f7fe fa28 	bl	8003144 <xQueueReceive>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	f47f af2a 	bne.w	8004b50 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004cfc:	bf00      	nop
 8004cfe:	bf00      	nop
 8004d00:	3730      	adds	r7, #48	; 0x30
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	20000ef4 	.word	0x20000ef4

08004d0c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b088      	sub	sp, #32
 8004d10:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004d12:	e048      	b.n	8004da6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d14:	4b2d      	ldr	r3, [pc, #180]	; (8004dcc <prvSwitchTimerLists+0xc0>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68db      	ldr	r3, [r3, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d1e:	4b2b      	ldr	r3, [pc, #172]	; (8004dcc <prvSwitchTimerLists+0xc0>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	3304      	adds	r3, #4
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f7fd fe7b 	bl	8002a28 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d40:	f003 0304 	and.w	r3, r3, #4
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d02e      	beq.n	8004da6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	693a      	ldr	r2, [r7, #16]
 8004d4e:	4413      	add	r3, r2
 8004d50:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d90e      	bls.n	8004d78 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	68ba      	ldr	r2, [r7, #8]
 8004d5e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004d66:	4b19      	ldr	r3, [pc, #100]	; (8004dcc <prvSwitchTimerLists+0xc0>)
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	3304      	adds	r3, #4
 8004d6e:	4619      	mov	r1, r3
 8004d70:	4610      	mov	r0, r2
 8004d72:	f7fd fe20 	bl	80029b6 <vListInsert>
 8004d76:	e016      	b.n	8004da6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004d78:	2300      	movs	r3, #0
 8004d7a:	9300      	str	r3, [sp, #0]
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	2100      	movs	r1, #0
 8004d82:	68f8      	ldr	r0, [r7, #12]
 8004d84:	f7ff fd60 	bl	8004848 <xTimerGenericCommand>
 8004d88:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d10a      	bne.n	8004da6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d94:	f383 8811 	msr	BASEPRI, r3
 8004d98:	f3bf 8f6f 	isb	sy
 8004d9c:	f3bf 8f4f 	dsb	sy
 8004da0:	603b      	str	r3, [r7, #0]
}
 8004da2:	bf00      	nop
 8004da4:	e7fe      	b.n	8004da4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004da6:	4b09      	ldr	r3, [pc, #36]	; (8004dcc <prvSwitchTimerLists+0xc0>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d1b1      	bne.n	8004d14 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004db0:	4b06      	ldr	r3, [pc, #24]	; (8004dcc <prvSwitchTimerLists+0xc0>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004db6:	4b06      	ldr	r3, [pc, #24]	; (8004dd0 <prvSwitchTimerLists+0xc4>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a04      	ldr	r2, [pc, #16]	; (8004dcc <prvSwitchTimerLists+0xc0>)
 8004dbc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004dbe:	4a04      	ldr	r2, [pc, #16]	; (8004dd0 <prvSwitchTimerLists+0xc4>)
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	6013      	str	r3, [r2, #0]
}
 8004dc4:	bf00      	nop
 8004dc6:	3718      	adds	r7, #24
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	20000eec 	.word	0x20000eec
 8004dd0:	20000ef0 	.word	0x20000ef0

08004dd4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b082      	sub	sp, #8
 8004dd8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004dda:	f000 f96b 	bl	80050b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004dde:	4b15      	ldr	r3, [pc, #84]	; (8004e34 <prvCheckForValidListAndQueue+0x60>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d120      	bne.n	8004e28 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004de6:	4814      	ldr	r0, [pc, #80]	; (8004e38 <prvCheckForValidListAndQueue+0x64>)
 8004de8:	f7fd fd94 	bl	8002914 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004dec:	4813      	ldr	r0, [pc, #76]	; (8004e3c <prvCheckForValidListAndQueue+0x68>)
 8004dee:	f7fd fd91 	bl	8002914 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004df2:	4b13      	ldr	r3, [pc, #76]	; (8004e40 <prvCheckForValidListAndQueue+0x6c>)
 8004df4:	4a10      	ldr	r2, [pc, #64]	; (8004e38 <prvCheckForValidListAndQueue+0x64>)
 8004df6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004df8:	4b12      	ldr	r3, [pc, #72]	; (8004e44 <prvCheckForValidListAndQueue+0x70>)
 8004dfa:	4a10      	ldr	r2, [pc, #64]	; (8004e3c <prvCheckForValidListAndQueue+0x68>)
 8004dfc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004dfe:	2300      	movs	r3, #0
 8004e00:	9300      	str	r3, [sp, #0]
 8004e02:	4b11      	ldr	r3, [pc, #68]	; (8004e48 <prvCheckForValidListAndQueue+0x74>)
 8004e04:	4a11      	ldr	r2, [pc, #68]	; (8004e4c <prvCheckForValidListAndQueue+0x78>)
 8004e06:	2110      	movs	r1, #16
 8004e08:	200a      	movs	r0, #10
 8004e0a:	f7fd fe9f 	bl	8002b4c <xQueueGenericCreateStatic>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	4a08      	ldr	r2, [pc, #32]	; (8004e34 <prvCheckForValidListAndQueue+0x60>)
 8004e12:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004e14:	4b07      	ldr	r3, [pc, #28]	; (8004e34 <prvCheckForValidListAndQueue+0x60>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d005      	beq.n	8004e28 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004e1c:	4b05      	ldr	r3, [pc, #20]	; (8004e34 <prvCheckForValidListAndQueue+0x60>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	490b      	ldr	r1, [pc, #44]	; (8004e50 <prvCheckForValidListAndQueue+0x7c>)
 8004e22:	4618      	mov	r0, r3
 8004e24:	f7fe fca2 	bl	800376c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004e28:	f000 f974 	bl	8005114 <vPortExitCritical>
}
 8004e2c:	bf00      	nop
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	20000ef4 	.word	0x20000ef4
 8004e38:	20000ec4 	.word	0x20000ec4
 8004e3c:	20000ed8 	.word	0x20000ed8
 8004e40:	20000eec 	.word	0x20000eec
 8004e44:	20000ef0 	.word	0x20000ef0
 8004e48:	20000fa0 	.word	0x20000fa0
 8004e4c:	20000f00 	.word	0x20000f00
 8004e50:	080085f8 	.word	0x080085f8

08004e54 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	3b04      	subs	r3, #4
 8004e64:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004e6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	3b04      	subs	r3, #4
 8004e72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	f023 0201 	bic.w	r2, r3, #1
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	3b04      	subs	r3, #4
 8004e82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004e84:	4a0c      	ldr	r2, [pc, #48]	; (8004eb8 <pxPortInitialiseStack+0x64>)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	3b14      	subs	r3, #20
 8004e8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	3b04      	subs	r3, #4
 8004e9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f06f 0202 	mvn.w	r2, #2
 8004ea2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	3b20      	subs	r3, #32
 8004ea8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	3714      	adds	r7, #20
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr
 8004eb8:	08004ebd 	.word	0x08004ebd

08004ebc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004ec6:	4b12      	ldr	r3, [pc, #72]	; (8004f10 <prvTaskExitError+0x54>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ece:	d00a      	beq.n	8004ee6 <prvTaskExitError+0x2a>
	__asm volatile
 8004ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ed4:	f383 8811 	msr	BASEPRI, r3
 8004ed8:	f3bf 8f6f 	isb	sy
 8004edc:	f3bf 8f4f 	dsb	sy
 8004ee0:	60fb      	str	r3, [r7, #12]
}
 8004ee2:	bf00      	nop
 8004ee4:	e7fe      	b.n	8004ee4 <prvTaskExitError+0x28>
	__asm volatile
 8004ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eea:	f383 8811 	msr	BASEPRI, r3
 8004eee:	f3bf 8f6f 	isb	sy
 8004ef2:	f3bf 8f4f 	dsb	sy
 8004ef6:	60bb      	str	r3, [r7, #8]
}
 8004ef8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004efa:	bf00      	nop
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d0fc      	beq.n	8004efc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004f02:	bf00      	nop
 8004f04:	bf00      	nop
 8004f06:	3714      	adds	r7, #20
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr
 8004f10:	20000024 	.word	0x20000024
	...

08004f20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004f20:	4b07      	ldr	r3, [pc, #28]	; (8004f40 <pxCurrentTCBConst2>)
 8004f22:	6819      	ldr	r1, [r3, #0]
 8004f24:	6808      	ldr	r0, [r1, #0]
 8004f26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f2a:	f380 8809 	msr	PSP, r0
 8004f2e:	f3bf 8f6f 	isb	sy
 8004f32:	f04f 0000 	mov.w	r0, #0
 8004f36:	f380 8811 	msr	BASEPRI, r0
 8004f3a:	4770      	bx	lr
 8004f3c:	f3af 8000 	nop.w

08004f40 <pxCurrentTCBConst2>:
 8004f40:	200009c4 	.word	0x200009c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004f44:	bf00      	nop
 8004f46:	bf00      	nop

08004f48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004f48:	4808      	ldr	r0, [pc, #32]	; (8004f6c <prvPortStartFirstTask+0x24>)
 8004f4a:	6800      	ldr	r0, [r0, #0]
 8004f4c:	6800      	ldr	r0, [r0, #0]
 8004f4e:	f380 8808 	msr	MSP, r0
 8004f52:	f04f 0000 	mov.w	r0, #0
 8004f56:	f380 8814 	msr	CONTROL, r0
 8004f5a:	b662      	cpsie	i
 8004f5c:	b661      	cpsie	f
 8004f5e:	f3bf 8f4f 	dsb	sy
 8004f62:	f3bf 8f6f 	isb	sy
 8004f66:	df00      	svc	0
 8004f68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004f6a:	bf00      	nop
 8004f6c:	e000ed08 	.word	0xe000ed08

08004f70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b086      	sub	sp, #24
 8004f74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004f76:	4b46      	ldr	r3, [pc, #280]	; (8005090 <xPortStartScheduler+0x120>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a46      	ldr	r2, [pc, #280]	; (8005094 <xPortStartScheduler+0x124>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d10a      	bne.n	8004f96 <xPortStartScheduler+0x26>
	__asm volatile
 8004f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f84:	f383 8811 	msr	BASEPRI, r3
 8004f88:	f3bf 8f6f 	isb	sy
 8004f8c:	f3bf 8f4f 	dsb	sy
 8004f90:	613b      	str	r3, [r7, #16]
}
 8004f92:	bf00      	nop
 8004f94:	e7fe      	b.n	8004f94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004f96:	4b3e      	ldr	r3, [pc, #248]	; (8005090 <xPortStartScheduler+0x120>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a3f      	ldr	r2, [pc, #252]	; (8005098 <xPortStartScheduler+0x128>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d10a      	bne.n	8004fb6 <xPortStartScheduler+0x46>
	__asm volatile
 8004fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fa4:	f383 8811 	msr	BASEPRI, r3
 8004fa8:	f3bf 8f6f 	isb	sy
 8004fac:	f3bf 8f4f 	dsb	sy
 8004fb0:	60fb      	str	r3, [r7, #12]
}
 8004fb2:	bf00      	nop
 8004fb4:	e7fe      	b.n	8004fb4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004fb6:	4b39      	ldr	r3, [pc, #228]	; (800509c <xPortStartScheduler+0x12c>)
 8004fb8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	781b      	ldrb	r3, [r3, #0]
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	22ff      	movs	r2, #255	; 0xff
 8004fc6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004fd0:	78fb      	ldrb	r3, [r7, #3]
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004fd8:	b2da      	uxtb	r2, r3
 8004fda:	4b31      	ldr	r3, [pc, #196]	; (80050a0 <xPortStartScheduler+0x130>)
 8004fdc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004fde:	4b31      	ldr	r3, [pc, #196]	; (80050a4 <xPortStartScheduler+0x134>)
 8004fe0:	2207      	movs	r2, #7
 8004fe2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004fe4:	e009      	b.n	8004ffa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004fe6:	4b2f      	ldr	r3, [pc, #188]	; (80050a4 <xPortStartScheduler+0x134>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	3b01      	subs	r3, #1
 8004fec:	4a2d      	ldr	r2, [pc, #180]	; (80050a4 <xPortStartScheduler+0x134>)
 8004fee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004ff0:	78fb      	ldrb	r3, [r7, #3]
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	005b      	lsls	r3, r3, #1
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004ffa:	78fb      	ldrb	r3, [r7, #3]
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005002:	2b80      	cmp	r3, #128	; 0x80
 8005004:	d0ef      	beq.n	8004fe6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005006:	4b27      	ldr	r3, [pc, #156]	; (80050a4 <xPortStartScheduler+0x134>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f1c3 0307 	rsb	r3, r3, #7
 800500e:	2b04      	cmp	r3, #4
 8005010:	d00a      	beq.n	8005028 <xPortStartScheduler+0xb8>
	__asm volatile
 8005012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005016:	f383 8811 	msr	BASEPRI, r3
 800501a:	f3bf 8f6f 	isb	sy
 800501e:	f3bf 8f4f 	dsb	sy
 8005022:	60bb      	str	r3, [r7, #8]
}
 8005024:	bf00      	nop
 8005026:	e7fe      	b.n	8005026 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005028:	4b1e      	ldr	r3, [pc, #120]	; (80050a4 <xPortStartScheduler+0x134>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	021b      	lsls	r3, r3, #8
 800502e:	4a1d      	ldr	r2, [pc, #116]	; (80050a4 <xPortStartScheduler+0x134>)
 8005030:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005032:	4b1c      	ldr	r3, [pc, #112]	; (80050a4 <xPortStartScheduler+0x134>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800503a:	4a1a      	ldr	r2, [pc, #104]	; (80050a4 <xPortStartScheduler+0x134>)
 800503c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	b2da      	uxtb	r2, r3
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005046:	4b18      	ldr	r3, [pc, #96]	; (80050a8 <xPortStartScheduler+0x138>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a17      	ldr	r2, [pc, #92]	; (80050a8 <xPortStartScheduler+0x138>)
 800504c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005050:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005052:	4b15      	ldr	r3, [pc, #84]	; (80050a8 <xPortStartScheduler+0x138>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a14      	ldr	r2, [pc, #80]	; (80050a8 <xPortStartScheduler+0x138>)
 8005058:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800505c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800505e:	f000 f8dd 	bl	800521c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005062:	4b12      	ldr	r3, [pc, #72]	; (80050ac <xPortStartScheduler+0x13c>)
 8005064:	2200      	movs	r2, #0
 8005066:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005068:	f000 f8fc 	bl	8005264 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800506c:	4b10      	ldr	r3, [pc, #64]	; (80050b0 <xPortStartScheduler+0x140>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a0f      	ldr	r2, [pc, #60]	; (80050b0 <xPortStartScheduler+0x140>)
 8005072:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005076:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005078:	f7ff ff66 	bl	8004f48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800507c:	f7fe ff52 	bl	8003f24 <vTaskSwitchContext>
	prvTaskExitError();
 8005080:	f7ff ff1c 	bl	8004ebc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	3718      	adds	r7, #24
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	e000ed00 	.word	0xe000ed00
 8005094:	410fc271 	.word	0x410fc271
 8005098:	410fc270 	.word	0x410fc270
 800509c:	e000e400 	.word	0xe000e400
 80050a0:	20000ff0 	.word	0x20000ff0
 80050a4:	20000ff4 	.word	0x20000ff4
 80050a8:	e000ed20 	.word	0xe000ed20
 80050ac:	20000024 	.word	0x20000024
 80050b0:	e000ef34 	.word	0xe000ef34

080050b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
	__asm volatile
 80050ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050be:	f383 8811 	msr	BASEPRI, r3
 80050c2:	f3bf 8f6f 	isb	sy
 80050c6:	f3bf 8f4f 	dsb	sy
 80050ca:	607b      	str	r3, [r7, #4]
}
 80050cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80050ce:	4b0f      	ldr	r3, [pc, #60]	; (800510c <vPortEnterCritical+0x58>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	3301      	adds	r3, #1
 80050d4:	4a0d      	ldr	r2, [pc, #52]	; (800510c <vPortEnterCritical+0x58>)
 80050d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80050d8:	4b0c      	ldr	r3, [pc, #48]	; (800510c <vPortEnterCritical+0x58>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d10f      	bne.n	8005100 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80050e0:	4b0b      	ldr	r3, [pc, #44]	; (8005110 <vPortEnterCritical+0x5c>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d00a      	beq.n	8005100 <vPortEnterCritical+0x4c>
	__asm volatile
 80050ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ee:	f383 8811 	msr	BASEPRI, r3
 80050f2:	f3bf 8f6f 	isb	sy
 80050f6:	f3bf 8f4f 	dsb	sy
 80050fa:	603b      	str	r3, [r7, #0]
}
 80050fc:	bf00      	nop
 80050fe:	e7fe      	b.n	80050fe <vPortEnterCritical+0x4a>
	}
}
 8005100:	bf00      	nop
 8005102:	370c      	adds	r7, #12
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr
 800510c:	20000024 	.word	0x20000024
 8005110:	e000ed04 	.word	0xe000ed04

08005114 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800511a:	4b12      	ldr	r3, [pc, #72]	; (8005164 <vPortExitCritical+0x50>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d10a      	bne.n	8005138 <vPortExitCritical+0x24>
	__asm volatile
 8005122:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005126:	f383 8811 	msr	BASEPRI, r3
 800512a:	f3bf 8f6f 	isb	sy
 800512e:	f3bf 8f4f 	dsb	sy
 8005132:	607b      	str	r3, [r7, #4]
}
 8005134:	bf00      	nop
 8005136:	e7fe      	b.n	8005136 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005138:	4b0a      	ldr	r3, [pc, #40]	; (8005164 <vPortExitCritical+0x50>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	3b01      	subs	r3, #1
 800513e:	4a09      	ldr	r2, [pc, #36]	; (8005164 <vPortExitCritical+0x50>)
 8005140:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005142:	4b08      	ldr	r3, [pc, #32]	; (8005164 <vPortExitCritical+0x50>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d105      	bne.n	8005156 <vPortExitCritical+0x42>
 800514a:	2300      	movs	r3, #0
 800514c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	f383 8811 	msr	BASEPRI, r3
}
 8005154:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005156:	bf00      	nop
 8005158:	370c      	adds	r7, #12
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	20000024 	.word	0x20000024
	...

08005170 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005170:	f3ef 8009 	mrs	r0, PSP
 8005174:	f3bf 8f6f 	isb	sy
 8005178:	4b15      	ldr	r3, [pc, #84]	; (80051d0 <pxCurrentTCBConst>)
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	f01e 0f10 	tst.w	lr, #16
 8005180:	bf08      	it	eq
 8005182:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005186:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800518a:	6010      	str	r0, [r2, #0]
 800518c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005190:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005194:	f380 8811 	msr	BASEPRI, r0
 8005198:	f3bf 8f4f 	dsb	sy
 800519c:	f3bf 8f6f 	isb	sy
 80051a0:	f7fe fec0 	bl	8003f24 <vTaskSwitchContext>
 80051a4:	f04f 0000 	mov.w	r0, #0
 80051a8:	f380 8811 	msr	BASEPRI, r0
 80051ac:	bc09      	pop	{r0, r3}
 80051ae:	6819      	ldr	r1, [r3, #0]
 80051b0:	6808      	ldr	r0, [r1, #0]
 80051b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b6:	f01e 0f10 	tst.w	lr, #16
 80051ba:	bf08      	it	eq
 80051bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80051c0:	f380 8809 	msr	PSP, r0
 80051c4:	f3bf 8f6f 	isb	sy
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	f3af 8000 	nop.w

080051d0 <pxCurrentTCBConst>:
 80051d0:	200009c4 	.word	0x200009c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80051d4:	bf00      	nop
 80051d6:	bf00      	nop

080051d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b082      	sub	sp, #8
 80051dc:	af00      	add	r7, sp, #0
	__asm volatile
 80051de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e2:	f383 8811 	msr	BASEPRI, r3
 80051e6:	f3bf 8f6f 	isb	sy
 80051ea:	f3bf 8f4f 	dsb	sy
 80051ee:	607b      	str	r3, [r7, #4]
}
 80051f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80051f2:	f7fe fddd 	bl	8003db0 <xTaskIncrementTick>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d003      	beq.n	8005204 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80051fc:	4b06      	ldr	r3, [pc, #24]	; (8005218 <xPortSysTickHandler+0x40>)
 80051fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005202:	601a      	str	r2, [r3, #0]
 8005204:	2300      	movs	r3, #0
 8005206:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	f383 8811 	msr	BASEPRI, r3
}
 800520e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005210:	bf00      	nop
 8005212:	3708      	adds	r7, #8
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	e000ed04 	.word	0xe000ed04

0800521c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800521c:	b480      	push	{r7}
 800521e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005220:	4b0b      	ldr	r3, [pc, #44]	; (8005250 <vPortSetupTimerInterrupt+0x34>)
 8005222:	2200      	movs	r2, #0
 8005224:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005226:	4b0b      	ldr	r3, [pc, #44]	; (8005254 <vPortSetupTimerInterrupt+0x38>)
 8005228:	2200      	movs	r2, #0
 800522a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800522c:	4b0a      	ldr	r3, [pc, #40]	; (8005258 <vPortSetupTimerInterrupt+0x3c>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a0a      	ldr	r2, [pc, #40]	; (800525c <vPortSetupTimerInterrupt+0x40>)
 8005232:	fba2 2303 	umull	r2, r3, r2, r3
 8005236:	099b      	lsrs	r3, r3, #6
 8005238:	4a09      	ldr	r2, [pc, #36]	; (8005260 <vPortSetupTimerInterrupt+0x44>)
 800523a:	3b01      	subs	r3, #1
 800523c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800523e:	4b04      	ldr	r3, [pc, #16]	; (8005250 <vPortSetupTimerInterrupt+0x34>)
 8005240:	2207      	movs	r2, #7
 8005242:	601a      	str	r2, [r3, #0]
}
 8005244:	bf00      	nop
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr
 800524e:	bf00      	nop
 8005250:	e000e010 	.word	0xe000e010
 8005254:	e000e018 	.word	0xe000e018
 8005258:	20000000 	.word	0x20000000
 800525c:	10624dd3 	.word	0x10624dd3
 8005260:	e000e014 	.word	0xe000e014

08005264 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005264:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005274 <vPortEnableVFP+0x10>
 8005268:	6801      	ldr	r1, [r0, #0]
 800526a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800526e:	6001      	str	r1, [r0, #0]
 8005270:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005272:	bf00      	nop
 8005274:	e000ed88 	.word	0xe000ed88

08005278 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800527e:	f3ef 8305 	mrs	r3, IPSR
 8005282:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2b0f      	cmp	r3, #15
 8005288:	d914      	bls.n	80052b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800528a:	4a17      	ldr	r2, [pc, #92]	; (80052e8 <vPortValidateInterruptPriority+0x70>)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	4413      	add	r3, r2
 8005290:	781b      	ldrb	r3, [r3, #0]
 8005292:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005294:	4b15      	ldr	r3, [pc, #84]	; (80052ec <vPortValidateInterruptPriority+0x74>)
 8005296:	781b      	ldrb	r3, [r3, #0]
 8005298:	7afa      	ldrb	r2, [r7, #11]
 800529a:	429a      	cmp	r2, r3
 800529c:	d20a      	bcs.n	80052b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800529e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052a2:	f383 8811 	msr	BASEPRI, r3
 80052a6:	f3bf 8f6f 	isb	sy
 80052aa:	f3bf 8f4f 	dsb	sy
 80052ae:	607b      	str	r3, [r7, #4]
}
 80052b0:	bf00      	nop
 80052b2:	e7fe      	b.n	80052b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80052b4:	4b0e      	ldr	r3, [pc, #56]	; (80052f0 <vPortValidateInterruptPriority+0x78>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80052bc:	4b0d      	ldr	r3, [pc, #52]	; (80052f4 <vPortValidateInterruptPriority+0x7c>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d90a      	bls.n	80052da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80052c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c8:	f383 8811 	msr	BASEPRI, r3
 80052cc:	f3bf 8f6f 	isb	sy
 80052d0:	f3bf 8f4f 	dsb	sy
 80052d4:	603b      	str	r3, [r7, #0]
}
 80052d6:	bf00      	nop
 80052d8:	e7fe      	b.n	80052d8 <vPortValidateInterruptPriority+0x60>
	}
 80052da:	bf00      	nop
 80052dc:	3714      	adds	r7, #20
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	e000e3f0 	.word	0xe000e3f0
 80052ec:	20000ff0 	.word	0x20000ff0
 80052f0:	e000ed0c 	.word	0xe000ed0c
 80052f4:	20000ff4 	.word	0x20000ff4

080052f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b08a      	sub	sp, #40	; 0x28
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005300:	2300      	movs	r3, #0
 8005302:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005304:	f7fe fc98 	bl	8003c38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005308:	4b5b      	ldr	r3, [pc, #364]	; (8005478 <pvPortMalloc+0x180>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d101      	bne.n	8005314 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005310:	f000 f920 	bl	8005554 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005314:	4b59      	ldr	r3, [pc, #356]	; (800547c <pvPortMalloc+0x184>)
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4013      	ands	r3, r2
 800531c:	2b00      	cmp	r3, #0
 800531e:	f040 8093 	bne.w	8005448 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d01d      	beq.n	8005364 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005328:	2208      	movs	r2, #8
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4413      	add	r3, r2
 800532e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f003 0307 	and.w	r3, r3, #7
 8005336:	2b00      	cmp	r3, #0
 8005338:	d014      	beq.n	8005364 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f023 0307 	bic.w	r3, r3, #7
 8005340:	3308      	adds	r3, #8
 8005342:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f003 0307 	and.w	r3, r3, #7
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00a      	beq.n	8005364 <pvPortMalloc+0x6c>
	__asm volatile
 800534e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005352:	f383 8811 	msr	BASEPRI, r3
 8005356:	f3bf 8f6f 	isb	sy
 800535a:	f3bf 8f4f 	dsb	sy
 800535e:	617b      	str	r3, [r7, #20]
}
 8005360:	bf00      	nop
 8005362:	e7fe      	b.n	8005362 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d06e      	beq.n	8005448 <pvPortMalloc+0x150>
 800536a:	4b45      	ldr	r3, [pc, #276]	; (8005480 <pvPortMalloc+0x188>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	429a      	cmp	r2, r3
 8005372:	d869      	bhi.n	8005448 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005374:	4b43      	ldr	r3, [pc, #268]	; (8005484 <pvPortMalloc+0x18c>)
 8005376:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005378:	4b42      	ldr	r3, [pc, #264]	; (8005484 <pvPortMalloc+0x18c>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800537e:	e004      	b.n	800538a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005382:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800538a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	429a      	cmp	r2, r3
 8005392:	d903      	bls.n	800539c <pvPortMalloc+0xa4>
 8005394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d1f1      	bne.n	8005380 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800539c:	4b36      	ldr	r3, [pc, #216]	; (8005478 <pvPortMalloc+0x180>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d050      	beq.n	8005448 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80053a6:	6a3b      	ldr	r3, [r7, #32]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2208      	movs	r2, #8
 80053ac:	4413      	add	r3, r2
 80053ae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80053b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	6a3b      	ldr	r3, [r7, #32]
 80053b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80053b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ba:	685a      	ldr	r2, [r3, #4]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	1ad2      	subs	r2, r2, r3
 80053c0:	2308      	movs	r3, #8
 80053c2:	005b      	lsls	r3, r3, #1
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d91f      	bls.n	8005408 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80053c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4413      	add	r3, r2
 80053ce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	f003 0307 	and.w	r3, r3, #7
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d00a      	beq.n	80053f0 <pvPortMalloc+0xf8>
	__asm volatile
 80053da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053de:	f383 8811 	msr	BASEPRI, r3
 80053e2:	f3bf 8f6f 	isb	sy
 80053e6:	f3bf 8f4f 	dsb	sy
 80053ea:	613b      	str	r3, [r7, #16]
}
 80053ec:	bf00      	nop
 80053ee:	e7fe      	b.n	80053ee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80053f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f2:	685a      	ldr	r2, [r3, #4]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	1ad2      	subs	r2, r2, r3
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80053fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005402:	69b8      	ldr	r0, [r7, #24]
 8005404:	f000 f908 	bl	8005618 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005408:	4b1d      	ldr	r3, [pc, #116]	; (8005480 <pvPortMalloc+0x188>)
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	4a1b      	ldr	r2, [pc, #108]	; (8005480 <pvPortMalloc+0x188>)
 8005414:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005416:	4b1a      	ldr	r3, [pc, #104]	; (8005480 <pvPortMalloc+0x188>)
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	4b1b      	ldr	r3, [pc, #108]	; (8005488 <pvPortMalloc+0x190>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	429a      	cmp	r2, r3
 8005420:	d203      	bcs.n	800542a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005422:	4b17      	ldr	r3, [pc, #92]	; (8005480 <pvPortMalloc+0x188>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a18      	ldr	r2, [pc, #96]	; (8005488 <pvPortMalloc+0x190>)
 8005428:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800542a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	4b13      	ldr	r3, [pc, #76]	; (800547c <pvPortMalloc+0x184>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	431a      	orrs	r2, r3
 8005434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005436:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800543a:	2200      	movs	r2, #0
 800543c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800543e:	4b13      	ldr	r3, [pc, #76]	; (800548c <pvPortMalloc+0x194>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	3301      	adds	r3, #1
 8005444:	4a11      	ldr	r2, [pc, #68]	; (800548c <pvPortMalloc+0x194>)
 8005446:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005448:	f7fe fc04 	bl	8003c54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	f003 0307 	and.w	r3, r3, #7
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00a      	beq.n	800546c <pvPortMalloc+0x174>
	__asm volatile
 8005456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800545a:	f383 8811 	msr	BASEPRI, r3
 800545e:	f3bf 8f6f 	isb	sy
 8005462:	f3bf 8f4f 	dsb	sy
 8005466:	60fb      	str	r3, [r7, #12]
}
 8005468:	bf00      	nop
 800546a:	e7fe      	b.n	800546a <pvPortMalloc+0x172>
	return pvReturn;
 800546c:	69fb      	ldr	r3, [r7, #28]
}
 800546e:	4618      	mov	r0, r3
 8005470:	3728      	adds	r7, #40	; 0x28
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	bf00      	nop
 8005478:	20004c00 	.word	0x20004c00
 800547c:	20004c14 	.word	0x20004c14
 8005480:	20004c04 	.word	0x20004c04
 8005484:	20004bf8 	.word	0x20004bf8
 8005488:	20004c08 	.word	0x20004c08
 800548c:	20004c0c 	.word	0x20004c0c

08005490 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d04d      	beq.n	800553e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80054a2:	2308      	movs	r3, #8
 80054a4:	425b      	negs	r3, r3
 80054a6:	697a      	ldr	r2, [r7, #20]
 80054a8:	4413      	add	r3, r2
 80054aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	685a      	ldr	r2, [r3, #4]
 80054b4:	4b24      	ldr	r3, [pc, #144]	; (8005548 <vPortFree+0xb8>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4013      	ands	r3, r2
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d10a      	bne.n	80054d4 <vPortFree+0x44>
	__asm volatile
 80054be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c2:	f383 8811 	msr	BASEPRI, r3
 80054c6:	f3bf 8f6f 	isb	sy
 80054ca:	f3bf 8f4f 	dsb	sy
 80054ce:	60fb      	str	r3, [r7, #12]
}
 80054d0:	bf00      	nop
 80054d2:	e7fe      	b.n	80054d2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00a      	beq.n	80054f2 <vPortFree+0x62>
	__asm volatile
 80054dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054e0:	f383 8811 	msr	BASEPRI, r3
 80054e4:	f3bf 8f6f 	isb	sy
 80054e8:	f3bf 8f4f 	dsb	sy
 80054ec:	60bb      	str	r3, [r7, #8]
}
 80054ee:	bf00      	nop
 80054f0:	e7fe      	b.n	80054f0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	4b14      	ldr	r3, [pc, #80]	; (8005548 <vPortFree+0xb8>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4013      	ands	r3, r2
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d01e      	beq.n	800553e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d11a      	bne.n	800553e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	685a      	ldr	r2, [r3, #4]
 800550c:	4b0e      	ldr	r3, [pc, #56]	; (8005548 <vPortFree+0xb8>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	43db      	mvns	r3, r3
 8005512:	401a      	ands	r2, r3
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005518:	f7fe fb8e 	bl	8003c38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	685a      	ldr	r2, [r3, #4]
 8005520:	4b0a      	ldr	r3, [pc, #40]	; (800554c <vPortFree+0xbc>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4413      	add	r3, r2
 8005526:	4a09      	ldr	r2, [pc, #36]	; (800554c <vPortFree+0xbc>)
 8005528:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800552a:	6938      	ldr	r0, [r7, #16]
 800552c:	f000 f874 	bl	8005618 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005530:	4b07      	ldr	r3, [pc, #28]	; (8005550 <vPortFree+0xc0>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	3301      	adds	r3, #1
 8005536:	4a06      	ldr	r2, [pc, #24]	; (8005550 <vPortFree+0xc0>)
 8005538:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800553a:	f7fe fb8b 	bl	8003c54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800553e:	bf00      	nop
 8005540:	3718      	adds	r7, #24
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	20004c14 	.word	0x20004c14
 800554c:	20004c04 	.word	0x20004c04
 8005550:	20004c10 	.word	0x20004c10

08005554 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005554:	b480      	push	{r7}
 8005556:	b085      	sub	sp, #20
 8005558:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800555a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800555e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005560:	4b27      	ldr	r3, [pc, #156]	; (8005600 <prvHeapInit+0xac>)
 8005562:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f003 0307 	and.w	r3, r3, #7
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00c      	beq.n	8005588 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	3307      	adds	r3, #7
 8005572:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f023 0307 	bic.w	r3, r3, #7
 800557a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800557c:	68ba      	ldr	r2, [r7, #8]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	1ad3      	subs	r3, r2, r3
 8005582:	4a1f      	ldr	r2, [pc, #124]	; (8005600 <prvHeapInit+0xac>)
 8005584:	4413      	add	r3, r2
 8005586:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800558c:	4a1d      	ldr	r2, [pc, #116]	; (8005604 <prvHeapInit+0xb0>)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005592:	4b1c      	ldr	r3, [pc, #112]	; (8005604 <prvHeapInit+0xb0>)
 8005594:	2200      	movs	r2, #0
 8005596:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	68ba      	ldr	r2, [r7, #8]
 800559c:	4413      	add	r3, r2
 800559e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80055a0:	2208      	movs	r2, #8
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	1a9b      	subs	r3, r3, r2
 80055a6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f023 0307 	bic.w	r3, r3, #7
 80055ae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	4a15      	ldr	r2, [pc, #84]	; (8005608 <prvHeapInit+0xb4>)
 80055b4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80055b6:	4b14      	ldr	r3, [pc, #80]	; (8005608 <prvHeapInit+0xb4>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2200      	movs	r2, #0
 80055bc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80055be:	4b12      	ldr	r3, [pc, #72]	; (8005608 <prvHeapInit+0xb4>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2200      	movs	r2, #0
 80055c4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	1ad2      	subs	r2, r2, r3
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80055d4:	4b0c      	ldr	r3, [pc, #48]	; (8005608 <prvHeapInit+0xb4>)
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	4a0a      	ldr	r2, [pc, #40]	; (800560c <prvHeapInit+0xb8>)
 80055e2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	4a09      	ldr	r2, [pc, #36]	; (8005610 <prvHeapInit+0xbc>)
 80055ea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80055ec:	4b09      	ldr	r3, [pc, #36]	; (8005614 <prvHeapInit+0xc0>)
 80055ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80055f2:	601a      	str	r2, [r3, #0]
}
 80055f4:	bf00      	nop
 80055f6:	3714      	adds	r7, #20
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr
 8005600:	20000ff8 	.word	0x20000ff8
 8005604:	20004bf8 	.word	0x20004bf8
 8005608:	20004c00 	.word	0x20004c00
 800560c:	20004c08 	.word	0x20004c08
 8005610:	20004c04 	.word	0x20004c04
 8005614:	20004c14 	.word	0x20004c14

08005618 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005618:	b480      	push	{r7}
 800561a:	b085      	sub	sp, #20
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005620:	4b28      	ldr	r3, [pc, #160]	; (80056c4 <prvInsertBlockIntoFreeList+0xac>)
 8005622:	60fb      	str	r3, [r7, #12]
 8005624:	e002      	b.n	800562c <prvInsertBlockIntoFreeList+0x14>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	60fb      	str	r3, [r7, #12]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	429a      	cmp	r2, r3
 8005634:	d8f7      	bhi.n	8005626 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	4413      	add	r3, r2
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	429a      	cmp	r2, r3
 8005646:	d108      	bne.n	800565a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	441a      	add	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	68ba      	ldr	r2, [r7, #8]
 8005664:	441a      	add	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	429a      	cmp	r2, r3
 800566c:	d118      	bne.n	80056a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	4b15      	ldr	r3, [pc, #84]	; (80056c8 <prvInsertBlockIntoFreeList+0xb0>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	429a      	cmp	r2, r3
 8005678:	d00d      	beq.n	8005696 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685a      	ldr	r2, [r3, #4]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	441a      	add	r2, r3
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	601a      	str	r2, [r3, #0]
 8005694:	e008      	b.n	80056a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005696:	4b0c      	ldr	r3, [pc, #48]	; (80056c8 <prvInsertBlockIntoFreeList+0xb0>)
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	601a      	str	r2, [r3, #0]
 800569e:	e003      	b.n	80056a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80056a8:	68fa      	ldr	r2, [r7, #12]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d002      	beq.n	80056b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80056b6:	bf00      	nop
 80056b8:	3714      	adds	r7, #20
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	20004bf8 	.word	0x20004bf8
 80056c8:	20004c00 	.word	0x20004c00

080056cc <CommandLineRead>:
#include "CLI_Interface.h"

void CommandLineRead(void *pvParameters)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
	int i = 0;
 80056d4:	2300      	movs	r3, #0
 80056d6:	60fb      	str	r3, [r7, #12]

	while(1)
	{
		cli_interface++;
 80056d8:	4b12      	ldr	r3, [pc, #72]	; (8005724 <CommandLineRead+0x58>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	3301      	adds	r3, #1
 80056de:	4a11      	ldr	r2, [pc, #68]	; (8005724 <CommandLineRead+0x58>)
 80056e0:	6013      	str	r3, [r2, #0]
		xSemaphoreTake(read_uart, portMAX_DELAY);
 80056e2:	4b11      	ldr	r3, [pc, #68]	; (8005728 <CommandLineRead+0x5c>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f04f 31ff 	mov.w	r1, #4294967295
 80056ea:	4618      	mov	r0, r3
 80056ec:	f7fd fe0a 	bl	8003304 <xQueueSemaphoreTake>

		buffer[i] = ReadByte(&UART2);
 80056f0:	480e      	ldr	r0, [pc, #56]	; (800572c <CommandLineRead+0x60>)
 80056f2:	f7fd f883 	bl	80027fc <ReadByte>
 80056f6:	4603      	mov	r3, r0
 80056f8:	4619      	mov	r1, r3
 80056fa:	4a0d      	ldr	r2, [pc, #52]	; (8005730 <CommandLineRead+0x64>)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	4413      	add	r3, r2
 8005700:	460a      	mov	r2, r1
 8005702:	701a      	strb	r2, [r3, #0]
		i = (i + 1) % 10;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	1c5a      	adds	r2, r3, #1
 8005708:	4b0a      	ldr	r3, [pc, #40]	; (8005734 <CommandLineRead+0x68>)
 800570a:	fb83 1302 	smull	r1, r3, r3, r2
 800570e:	1099      	asrs	r1, r3, #2
 8005710:	17d3      	asrs	r3, r2, #31
 8005712:	1ac9      	subs	r1, r1, r3
 8005714:	460b      	mov	r3, r1
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	440b      	add	r3, r1
 800571a:	005b      	lsls	r3, r3, #1
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	60fb      	str	r3, [r7, #12]
		cli_interface++;
 8005720:	e7da      	b.n	80056d8 <CommandLineRead+0xc>
 8005722:	bf00      	nop
 8005724:	200002b4 	.word	0x200002b4
 8005728:	200002a0 	.word	0x200002a0
 800572c:	20000284 	.word	0x20000284
 8005730:	200002bc 	.word	0x200002bc
 8005734:	66666667 	.word	0x66666667

08005738 <USART2_IRQHandler>:

/*
 * @Brief	Interrupt Service Routine
 */
void USART2_IRQHandler(void)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
	if((USART2->SR) && (UART_SR_RXNE_Mask))
 800573e:	4b10      	ldr	r3, [pc, #64]	; (8005780 <USART2_IRQHandler+0x48>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d017      	beq.n	8005776 <USART2_IRQHandler+0x3e>
	{
		USART2->SR |= (0U << 5);
 8005746:	4b0e      	ldr	r3, [pc, #56]	; (8005780 <USART2_IRQHandler+0x48>)
 8005748:	4a0d      	ldr	r2, [pc, #52]	; (8005780 <USART2_IRQHandler+0x48>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6013      	str	r3, [r2, #0]

		BaseType_t xHigherPriorityTaskWoken = pdTRUE;
 800574e:	2301      	movs	r3, #1
 8005750:	607b      	str	r3, [r7, #4]

		xSemaphoreGiveFromISR(read_uart, &xHigherPriorityTaskWoken);
 8005752:	4b0c      	ldr	r3, [pc, #48]	; (8005784 <USART2_IRQHandler+0x4c>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	1d3a      	adds	r2, r7, #4
 8005758:	4611      	mov	r1, r2
 800575a:	4618      	mov	r0, r3
 800575c:	f7fd fc65 	bl	800302a <xQueueGiveFromISR>

		//Causes a context switch for the CPU
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d007      	beq.n	8005776 <USART2_IRQHandler+0x3e>
 8005766:	4b08      	ldr	r3, [pc, #32]	; (8005788 <USART2_IRQHandler+0x50>)
 8005768:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800576c:	601a      	str	r2, [r3, #0]
 800576e:	f3bf 8f4f 	dsb	sy
 8005772:	f3bf 8f6f 	isb	sy
	}

}
 8005776:	bf00      	nop
 8005778:	3708      	adds	r7, #8
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	40004400 	.word	0x40004400
 8005784:	200002a0 	.word	0x200002a0
 8005788:	e000ed04 	.word	0xe000ed04

0800578c <InitFIRFilter>:

/*
 * @Brief	Used to initialize the FIR filter by setting default values to 0.
 */
static void InitFIRFilter(FIR_LowPass_Filter *filter)
{
 800578c:	b480      	push	{r7}
 800578e:	b085      	sub	sp, #20
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
	//Clear the FIFO buffers
	for(int index = 0; index <= FIR_FILTER_ORDER; index++)
 8005794:	2300      	movs	r3, #0
 8005796:	60fb      	str	r3, [r7, #12]
 8005798:	e009      	b.n	80057ae <InitFIRFilter+0x22>
	{
		filter->moving_avg_buffer[index] = 0.0f;
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	4413      	add	r3, r2
 80057a2:	f04f 0200 	mov.w	r2, #0
 80057a6:	601a      	str	r2, [r3, #0]
	for(int index = 0; index <= FIR_FILTER_ORDER; index++)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	3301      	adds	r3, #1
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2b10      	cmp	r3, #16
 80057b2:	ddf2      	ble.n	800579a <InitFIRFilter+0xe>
	}

	//Ensure the head of the FIFO is starting at index 0
	filter->input_front = 0;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	//Set the initial output to 0
	filter->output = 0.0f;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f04f 0200 	mov.w	r2, #0
 80057c2:	649a      	str	r2, [r3, #72]	; 0x48

}
 80057c4:	bf00      	nop
 80057c6:	3714      	adds	r7, #20
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <FIRFilterComputation>:
 * @Note	This filter (unlike the IIR) was implemented linearly based off the convolution sum formula.
 *
 * @Note	This filter is based off a low pass FIR filter with a Hanning window applied.
 */
static void FIRFilterComputation(FIR_LowPass_Filter *filter, AccelerometerData *input)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
	uint8_t indexCounter;

	//Store the current input in the FIFO
	filter->moving_avg_buffer[filter->input_front] = input->value;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80057e0:	4618      	mov	r0, r3
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	685a      	ldr	r2, [r3, #4]
 80057e6:	6879      	ldr	r1, [r7, #4]
 80057e8:	0083      	lsls	r3, r0, #2
 80057ea:	440b      	add	r3, r1
 80057ec:	601a      	str	r2, [r3, #0]

	//Increment the head of the FIFO and ensure it wraps around forming a circular buffer
	filter->input_front = (filter->input_front + 1) % (FIR_FILTER_ORDER + 1);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80057f4:	1c5a      	adds	r2, r3, #1
 80057f6:	4b24      	ldr	r3, [pc, #144]	; (8005888 <FIRFilterComputation+0xb8>)
 80057f8:	fb83 1302 	smull	r1, r3, r3, r2
 80057fc:	10d9      	asrs	r1, r3, #3
 80057fe:	17d3      	asrs	r3, r2, #31
 8005800:	1ac9      	subs	r1, r1, r3
 8005802:	460b      	mov	r3, r1
 8005804:	011b      	lsls	r3, r3, #4
 8005806:	440b      	add	r3, r1
 8005808:	1ad1      	subs	r1, r2, r3
 800580a:	b2ca      	uxtb	r2, r1
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	indexCounter = filter->input_front;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005818:	73fb      	strb	r3, [r7, #15]
	filter->output = 0.0f;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f04f 0200 	mov.w	r2, #0
 8005820:	649a      	str	r2, [r3, #72]	; 0x48

	//Convolution of input values and coefficients
	for(int i = 0; i <= FIR_FILTER_ORDER; i++)
 8005822:	2300      	movs	r3, #0
 8005824:	60bb      	str	r3, [r7, #8]
 8005826:	e021      	b.n	800586c <FIRFilterComputation+0x9c>
	{
		//Retrieve the input values from the FIFO Buffer
		if(indexCounter == 0)
 8005828:	7bfb      	ldrb	r3, [r7, #15]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d102      	bne.n	8005834 <FIRFilterComputation+0x64>
		{
			indexCounter = FIR_FILTER_ORDER;
 800582e:	2310      	movs	r3, #16
 8005830:	73fb      	strb	r3, [r7, #15]
 8005832:	e002      	b.n	800583a <FIRFilterComputation+0x6a>
		}
		else
		{
			indexCounter--;
 8005834:	7bfb      	ldrb	r3, [r7, #15]
 8005836:	3b01      	subs	r3, #1
 8005838:	73fb      	strb	r3, [r7, #15]
		}

		//Multiply value by the filter coefficient
		filter->output += (filter->moving_avg_buffer[indexCounter]) * (FIR_FILTER_COEFFICIENTS[i]);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8005840:	7bfb      	ldrb	r3, [r7, #15]
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	4413      	add	r3, r2
 8005848:	edd3 6a00 	vldr	s13, [r3]
 800584c:	4a0f      	ldr	r2, [pc, #60]	; (800588c <FIRFilterComputation+0xbc>)
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	4413      	add	r3, r2
 8005854:	edd3 7a00 	vldr	s15, [r3]
 8005858:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800585c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	for(int i = 0; i <= FIR_FILTER_ORDER; i++)
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	3301      	adds	r3, #1
 800586a:	60bb      	str	r3, [r7, #8]
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	2b10      	cmp	r3, #16
 8005870:	ddda      	ble.n	8005828 <FIRFilterComputation+0x58>
	}

	input->value = filter->output;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	605a      	str	r2, [r3, #4]
}
 800587a:	bf00      	nop
 800587c:	3714      	adds	r7, #20
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	78787879 	.word	0x78787879
 800588c:	20000028 	.word	0x20000028

08005890 <DataProcessing>:

void DataProcessing(void *pvParameters)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b0c0      	sub	sp, #256	; 0x100
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
	AccelerometerData rec_data;
	FIR_LowPass_Filter x_lowpass, y_lowpass, z_lowpass;
	float input = 0.0, output = 0;
 8005898:	f04f 0300 	mov.w	r3, #0
 800589c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80058a0:	f04f 0300 	mov.w	r3, #0
 80058a4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
	/*IIR_LowPass_Filter cascade1, cascade2, cascade3;
	InitCascade(&cascade1, NUMERATOR_CASCADE1_COEFFICIENTS, DENOMINATOR_CASCADE1_COEFFICIENTS, IIR_FILTER_ORDER, GAIN_CASCADE1);
	InitCascade(&cascade2, NUMERATOR_CASCADE2_COEFFICIENTS, DENOMINATOR_CASCADE2_COEFFICIENTS, IIR_FILTER_ORDER, GAIN_CASCADE2);
	InitCascade(&cascade3, NUMERATOR_CASCADE3_COEFFICIENTS, DENOMINATOR_CASCADE3_COEFFICIENTS, IIR_FILTER_ORDER, GAIN_CASCADE3);*/

	InitFIRFilter(&x_lowpass);
 80058a8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80058ac:	4618      	mov	r0, r3
 80058ae:	f7ff ff6d 	bl	800578c <InitFIRFilter>
	InitFIRFilter(&y_lowpass);
 80058b2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80058b6:	4618      	mov	r0, r3
 80058b8:	f7ff ff68 	bl	800578c <InitFIRFilter>
	InitFIRFilter(&z_lowpass);
 80058bc:	f107 0308 	add.w	r3, r7, #8
 80058c0:	4618      	mov	r0, r3
 80058c2:	f7ff ff63 	bl	800578c <InitFIRFilter>
	TickType_t _10ms = pdMS_TO_TICKS(10);
 80058c6:	230a      	movs	r3, #10
 80058c8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4

	while(1)
	{
		filterTask++;
 80058cc:	4b29      	ldr	r3, [pc, #164]	; (8005974 <DataProcessing+0xe4>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	3301      	adds	r3, #1
 80058d2:	4a28      	ldr	r2, [pc, #160]	; (8005974 <DataProcessing+0xe4>)
 80058d4:	6013      	str	r3, [r2, #0]

		xQueueReceive(adxl_data_queue, &rec_data, 0);			//Read accelerometer data from FreeRTOS queue
 80058d6:	4b28      	ldr	r3, [pc, #160]	; (8005978 <DataProcessing+0xe8>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 80058de:	2200      	movs	r2, #0
 80058e0:	4618      	mov	r0, r3
 80058e2:	f7fd fc2f 	bl	8003144 <xQueueReceive>

		switch(rec_data.axis)
 80058e6:	f897 30ec 	ldrb.w	r3, [r7, #236]	; 0xec
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d02e      	beq.n	800594c <DataProcessing+0xbc>
 80058ee:	2b02      	cmp	r3, #2
 80058f0:	dcec      	bgt.n	80058cc <DataProcessing+0x3c>
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d002      	beq.n	80058fc <DataProcessing+0x6c>
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d016      	beq.n	8005928 <DataProcessing+0x98>
 80058fa:	e039      	b.n	8005970 <DataProcessing+0xe0>
		{
			case x_axis:
				input = rec_data.value;
 80058fc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005900:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
				FIRFilterComputation(&x_lowpass, &rec_data);
 8005904:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 8005908:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800590c:	4611      	mov	r1, r2
 800590e:	4618      	mov	r0, r3
 8005910:	f7ff ff5e 	bl	80057d0 <FIRFilterComputation>
				xQueueSend(filtered_data_queue, &rec_data, _10ms);
 8005914:	4b19      	ldr	r3, [pc, #100]	; (800597c <DataProcessing+0xec>)
 8005916:	6818      	ldr	r0, [r3, #0]
 8005918:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 800591c:	2300      	movs	r3, #0
 800591e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8005922:	f7fd f9e9 	bl	8002cf8 <xQueueGenericSend>
				//printf("%.2f\n\r", rec_data.value);
				break;
 8005926:	e023      	b.n	8005970 <DataProcessing+0xe0>

			case y_axis:
				FIRFilterComputation(&y_lowpass, &rec_data);
 8005928:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 800592c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005930:	4611      	mov	r1, r2
 8005932:	4618      	mov	r0, r3
 8005934:	f7ff ff4c 	bl	80057d0 <FIRFilterComputation>
				xQueueSend(filtered_data_queue, &rec_data, _10ms);
 8005938:	4b10      	ldr	r3, [pc, #64]	; (800597c <DataProcessing+0xec>)
 800593a:	6818      	ldr	r0, [r3, #0]
 800593c:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 8005940:	2300      	movs	r3, #0
 8005942:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8005946:	f7fd f9d7 	bl	8002cf8 <xQueueGenericSend>
				break;
 800594a:	e011      	b.n	8005970 <DataProcessing+0xe0>

			case z_axis:
				FIRFilterComputation(&z_lowpass, &rec_data);
 800594c:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 8005950:	f107 0308 	add.w	r3, r7, #8
 8005954:	4611      	mov	r1, r2
 8005956:	4618      	mov	r0, r3
 8005958:	f7ff ff3a 	bl	80057d0 <FIRFilterComputation>
				xQueueSend(filtered_data_queue, &rec_data, _10ms);
 800595c:	4b07      	ldr	r3, [pc, #28]	; (800597c <DataProcessing+0xec>)
 800595e:	6818      	ldr	r0, [r3, #0]
 8005960:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 8005964:	2300      	movs	r3, #0
 8005966:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 800596a:	f7fd f9c5 	bl	8002cf8 <xQueueGenericSend>
				break;
 800596e:	bf00      	nop
		filterTask++;
 8005970:	e7ac      	b.n	80058cc <DataProcessing+0x3c>
 8005972:	bf00      	nop
 8005974:	200002ac 	.word	0x200002ac
 8005978:	20000298 	.word	0x20000298
 800597c:	2000029c 	.word	0x2000029c

08005980 <InitADXL>:
/*
 * @Brief	Used to initialize ADXL registers: Set range to +-4g, allow continous
 * reading of data registers and set transfer frequency at 100Hz.
 */
static void InitADXL()
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
	uint8_t adxl_set_data_format[2] = {0x31, 0x01};
 8005986:	f240 1331 	movw	r3, #305	; 0x131
 800598a:	81bb      	strh	r3, [r7, #12]
	uint8_t adxl_clear_powerctl_reg[2] = {0x2D, 0x00};
 800598c:	232d      	movs	r3, #45	; 0x2d
 800598e:	813b      	strh	r3, [r7, #8]
	uint8_t adxl_set_powerctl_reg[2] = {0x2D, 0x08};
 8005990:	f640 032d 	movw	r3, #2093	; 0x82d
 8005994:	80bb      	strh	r3, [r7, #4]
	uint8_t adxl_set_bw_rate_reg[2] = {0x2C, 0x0A};
 8005996:	f640 232c 	movw	r3, #2604	; 0xa2c
 800599a:	803b      	strh	r3, [r7, #0]

	SPI_MultiSlave_TransmitIT(&SPI1_Example, &ADXL, adxl_clear_powerctl_reg, 2);
 800599c:	f107 0208 	add.w	r2, r7, #8
 80059a0:	2302      	movs	r3, #2
 80059a2:	490d      	ldr	r1, [pc, #52]	; (80059d8 <InitADXL+0x58>)
 80059a4:	480d      	ldr	r0, [pc, #52]	; (80059dc <InitADXL+0x5c>)
 80059a6:	f7fc fc8e 	bl	80022c6 <SPI_MultiSlave_TransmitIT>
	SPI_MultiSlave_TransmitIT(&SPI1_Example, &ADXL, adxl_set_data_format, 2);
 80059aa:	f107 020c 	add.w	r2, r7, #12
 80059ae:	2302      	movs	r3, #2
 80059b0:	4909      	ldr	r1, [pc, #36]	; (80059d8 <InitADXL+0x58>)
 80059b2:	480a      	ldr	r0, [pc, #40]	; (80059dc <InitADXL+0x5c>)
 80059b4:	f7fc fc87 	bl	80022c6 <SPI_MultiSlave_TransmitIT>
	SPI_MultiSlave_TransmitIT(&SPI1_Example, &ADXL, adxl_set_bw_rate_reg, 2);
 80059b8:	463a      	mov	r2, r7
 80059ba:	2302      	movs	r3, #2
 80059bc:	4906      	ldr	r1, [pc, #24]	; (80059d8 <InitADXL+0x58>)
 80059be:	4807      	ldr	r0, [pc, #28]	; (80059dc <InitADXL+0x5c>)
 80059c0:	f7fc fc81 	bl	80022c6 <SPI_MultiSlave_TransmitIT>
	SPI_MultiSlave_TransmitIT(&SPI1_Example, &ADXL, adxl_set_powerctl_reg, 2);
 80059c4:	1d3a      	adds	r2, r7, #4
 80059c6:	2302      	movs	r3, #2
 80059c8:	4903      	ldr	r1, [pc, #12]	; (80059d8 <InitADXL+0x58>)
 80059ca:	4804      	ldr	r0, [pc, #16]	; (80059dc <InitADXL+0x5c>)
 80059cc:	f7fc fc7b 	bl	80022c6 <SPI_MultiSlave_TransmitIT>
}
 80059d0:	bf00      	nop
 80059d2:	3710      	adds	r7, #16
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}
 80059d8:	20000278 	.word	0x20000278
 80059dc:	20000250 	.word	0x20000250

080059e0 <ReadADXLData>:

void ReadADXLData(void *pvParameters)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b08c      	sub	sp, #48	; 0x30
 80059e4:	af02      	add	r7, sp, #8
 80059e6:	6078      	str	r0, [r7, #4]
	AccelerometerData data;

	uint8_t adxl_address[1] = {0xF2};	//Address of data register to read from
 80059e8:	23f2      	movs	r3, #242	; 0xf2
 80059ea:	743b      	strb	r3, [r7, #16]
	uint8_t adxl_data_rec[7];			//Buffer to store the adxl data
	int16_t x, y, z;					//Variables that will store the data from the buffer

	InitADXL();
 80059ec:	f7ff ffc8 	bl	8005980 <InitADXL>

	TickType_t _5ms = pdMS_TO_TICKS(5);
 80059f0:	2305      	movs	r3, #5
 80059f2:	627b      	str	r3, [r7, #36]	; 0x24

	while(1)
	{
		readingTask++;
 80059f4:	4b2d      	ldr	r3, [pc, #180]	; (8005aac <ReadADXLData+0xcc>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	3301      	adds	r3, #1
 80059fa:	4a2c      	ldr	r2, [pc, #176]	; (8005aac <ReadADXLData+0xcc>)
 80059fc:	6013      	str	r3, [r2, #0]

		//Reading data from the SPI
		SPI_MultiSlave_RecieveIT(&SPI1_Example, &ADXL, adxl_data_rec, 7, *adxl_address);
 80059fe:	7c3b      	ldrb	r3, [r7, #16]
 8005a00:	f107 0208 	add.w	r2, r7, #8
 8005a04:	9300      	str	r3, [sp, #0]
 8005a06:	2307      	movs	r3, #7
 8005a08:	4929      	ldr	r1, [pc, #164]	; (8005ab0 <ReadADXLData+0xd0>)
 8005a0a:	482a      	ldr	r0, [pc, #168]	; (8005ab4 <ReadADXLData+0xd4>)
 8005a0c:	f7fc fc85 	bl	800231a <SPI_MultiSlave_RecieveIT>

		/*
		* Convert the data into usable/readable values - this can be found in the ADXL345 documentation,
		* and send the stored values to a queue.
		*/
		x = ((adxl_data_rec[2] << 8) | adxl_data_rec[1]);
 8005a10:	7abb      	ldrb	r3, [r7, #10]
 8005a12:	021b      	lsls	r3, r3, #8
 8005a14:	b21a      	sxth	r2, r3
 8005a16:	7a7b      	ldrb	r3, [r7, #9]
 8005a18:	b21b      	sxth	r3, r3
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	847b      	strh	r3, [r7, #34]	; 0x22
		data.axis = x_axis;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	753b      	strb	r3, [r7, #20]
		data.value = x;
 8005a22:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8005a26:	ee07 3a90 	vmov	s15, r3
 8005a2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a2e:	edc7 7a06 	vstr	s15, [r7, #24]
		xQueueSend(adxl_data_queue, &data, portMAX_DELAY);
 8005a32:	4b21      	ldr	r3, [pc, #132]	; (8005ab8 <ReadADXLData+0xd8>)
 8005a34:	6818      	ldr	r0, [r3, #0]
 8005a36:	f107 0114 	add.w	r1, r7, #20
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	f04f 32ff 	mov.w	r2, #4294967295
 8005a40:	f7fd f95a 	bl	8002cf8 <xQueueGenericSend>

		y = ((adxl_data_rec[4] << 8) | adxl_data_rec[3]);
 8005a44:	7b3b      	ldrb	r3, [r7, #12]
 8005a46:	021b      	lsls	r3, r3, #8
 8005a48:	b21a      	sxth	r2, r3
 8005a4a:	7afb      	ldrb	r3, [r7, #11]
 8005a4c:	b21b      	sxth	r3, r3
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	843b      	strh	r3, [r7, #32]
		data.axis = y_axis;
 8005a52:	2301      	movs	r3, #1
 8005a54:	753b      	strb	r3, [r7, #20]
		data.value = y;
 8005a56:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8005a5a:	ee07 3a90 	vmov	s15, r3
 8005a5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a62:	edc7 7a06 	vstr	s15, [r7, #24]
		xQueueSend(adxl_data_queue, &data, _5ms);
 8005a66:	4b14      	ldr	r3, [pc, #80]	; (8005ab8 <ReadADXLData+0xd8>)
 8005a68:	6818      	ldr	r0, [r3, #0]
 8005a6a:	f107 0114 	add.w	r1, r7, #20
 8005a6e:	2300      	movs	r3, #0
 8005a70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a72:	f7fd f941 	bl	8002cf8 <xQueueGenericSend>

		z = ((adxl_data_rec[6] << 8) | adxl_data_rec[5]);
 8005a76:	7bbb      	ldrb	r3, [r7, #14]
 8005a78:	021b      	lsls	r3, r3, #8
 8005a7a:	b21a      	sxth	r2, r3
 8005a7c:	7b7b      	ldrb	r3, [r7, #13]
 8005a7e:	b21b      	sxth	r3, r3
 8005a80:	4313      	orrs	r3, r2
 8005a82:	83fb      	strh	r3, [r7, #30]
		data.axis = z_axis;
 8005a84:	2302      	movs	r3, #2
 8005a86:	753b      	strb	r3, [r7, #20]
		data.value = z;
 8005a88:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8005a8c:	ee07 3a90 	vmov	s15, r3
 8005a90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a94:	edc7 7a06 	vstr	s15, [r7, #24]
		xQueueSend(adxl_data_queue, &data, _5ms);
 8005a98:	4b07      	ldr	r3, [pc, #28]	; (8005ab8 <ReadADXLData+0xd8>)
 8005a9a:	6818      	ldr	r0, [r3, #0]
 8005a9c:	f107 0114 	add.w	r1, r7, #20
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aa4:	f7fd f928 	bl	8002cf8 <xQueueGenericSend>
		readingTask++;
 8005aa8:	e7a4      	b.n	80059f4 <ReadADXLData+0x14>
 8005aaa:	bf00      	nop
 8005aac:	200002a8 	.word	0x200002a8
 8005ab0:	20000278 	.word	0x20000278
 8005ab4:	20000250 	.word	0x20000250
 8005ab8:	20000298 	.word	0x20000298

08005abc <SPI1_IRQHandler>:

/*
 * Function to serve interrupts
 */
void SPI1_IRQHandler()
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b082      	sub	sp, #8
 8005ac0:	af00      	add	r7, sp, #0
	spi_int++;
 8005ac2:	4b0c      	ldr	r3, [pc, #48]	; (8005af4 <SPI1_IRQHandler+0x38>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	4a0a      	ldr	r2, [pc, #40]	; (8005af4 <SPI1_IRQHandler+0x38>)
 8005aca:	6013      	str	r3, [r2, #0]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8005acc:	2300      	movs	r3, #0
 8005ace:	607b      	str	r3, [r7, #4]

	SPI_IRQ_Handler(&SPI1_Example);
 8005ad0:	4809      	ldr	r0, [pc, #36]	; (8005af8 <SPI1_IRQHandler+0x3c>)
 8005ad2:	f7fc fc59 	bl	8002388 <SPI_IRQ_Handler>

	//xSemaphoreGiveFromISR(read_spi, &xHigherPriorityTaskWoken);

	//Causes a context switch for the CPU
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d007      	beq.n	8005aec <SPI1_IRQHandler+0x30>
 8005adc:	4b07      	ldr	r3, [pc, #28]	; (8005afc <SPI1_IRQHandler+0x40>)
 8005ade:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ae2:	601a      	str	r2, [r3, #0]
 8005ae4:	f3bf 8f4f 	dsb	sy
 8005ae8:	f3bf 8f6f 	isb	sy
}
 8005aec:	bf00      	nop
 8005aee:	3708      	adds	r7, #8
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}
 8005af4:	200002b8 	.word	0x200002b8
 8005af8:	20000250 	.word	0x20000250
 8005afc:	e000ed04 	.word	0xe000ed04

08005b00 <SetDutyCycle>:
#include "UART_Gatekeeper.h"


static void SetDutyCycle(uint8_t channel, int value)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b083      	sub	sp, #12
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	4603      	mov	r3, r0
 8005b08:	6039      	str	r1, [r7, #0]
 8005b0a:	71fb      	strb	r3, [r7, #7]
	if(value < 0)
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	da02      	bge.n	8005b18 <SetDutyCycle+0x18>
	{
		value *= (-1);
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	425b      	negs	r3, r3
 8005b16:	603b      	str	r3, [r7, #0]
	}

	switch(channel)
 8005b18:	79fb      	ldrb	r3, [r7, #7]
 8005b1a:	2b04      	cmp	r3, #4
 8005b1c:	d00e      	beq.n	8005b3c <SetDutyCycle+0x3c>
 8005b1e:	2b04      	cmp	r3, #4
 8005b20:	dc10      	bgt.n	8005b44 <SetDutyCycle+0x44>
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d002      	beq.n	8005b2c <SetDutyCycle+0x2c>
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d004      	beq.n	8005b34 <SetDutyCycle+0x34>

	case 4:
		TIM3->CCR4 = value;
		break;
	}
}
 8005b2a:	e00b      	b.n	8005b44 <SetDutyCycle+0x44>
		TIM3->CCR1 = value;
 8005b2c:	4a08      	ldr	r2, [pc, #32]	; (8005b50 <SetDutyCycle+0x50>)
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	6353      	str	r3, [r2, #52]	; 0x34
		break;
 8005b32:	e007      	b.n	8005b44 <SetDutyCycle+0x44>
		TIM3->CCR2 = value;
 8005b34:	4a06      	ldr	r2, [pc, #24]	; (8005b50 <SetDutyCycle+0x50>)
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8005b3a:	e003      	b.n	8005b44 <SetDutyCycle+0x44>
		TIM3->CCR4 = value;
 8005b3c:	4a04      	ldr	r2, [pc, #16]	; (8005b50 <SetDutyCycle+0x50>)
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8005b42:	bf00      	nop
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr
 8005b50:	40000400 	.word	0x40000400

08005b54 <OutputData>:


void OutputData(void *pvParameters)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b084      	sub	sp, #16
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
	AccelerometerData filtered_data;

	while(1)
	{
		gatekeeper++;
 8005b5c:	4b1f      	ldr	r3, [pc, #124]	; (8005bdc <OutputData+0x88>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	3301      	adds	r3, #1
 8005b62:	4a1e      	ldr	r2, [pc, #120]	; (8005bdc <OutputData+0x88>)
 8005b64:	6013      	str	r3, [r2, #0]

		xQueueReceive(filtered_data_queue, &filtered_data, 0);
 8005b66:	4b1e      	ldr	r3, [pc, #120]	; (8005be0 <OutputData+0x8c>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f107 0108 	add.w	r1, r7, #8
 8005b6e:	2200      	movs	r2, #0
 8005b70:	4618      	mov	r0, r3
 8005b72:	f7fd fae7 	bl	8003144 <xQueueReceive>

		switch(filtered_data.axis)
 8005b76:	7a3b      	ldrb	r3, [r7, #8]
 8005b78:	2b02      	cmp	r3, #2
 8005b7a:	d023      	beq.n	8005bc4 <OutputData+0x70>
 8005b7c:	2b02      	cmp	r3, #2
 8005b7e:	dced      	bgt.n	8005b5c <OutputData+0x8>
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d002      	beq.n	8005b8a <OutputData+0x36>
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d013      	beq.n	8005bb0 <OutputData+0x5c>
 8005b88:	e026      	b.n	8005bd8 <OutputData+0x84>
		{
		case x_axis:
			printf("%.2f\n\r", filtered_data.value);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f7fa fce3 	bl	8000558 <__aeabi_f2d>
 8005b92:	4602      	mov	r2, r0
 8005b94:	460b      	mov	r3, r1
 8005b96:	4813      	ldr	r0, [pc, #76]	; (8005be4 <OutputData+0x90>)
 8005b98:	f000 fd4e 	bl	8006638 <iprintf>
			SetDutyCycle(1, (int)filtered_data.value);
 8005b9c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005ba0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005ba4:	ee17 1a90 	vmov	r1, s15
 8005ba8:	2001      	movs	r0, #1
 8005baa:	f7ff ffa9 	bl	8005b00 <SetDutyCycle>
			break;
 8005bae:	e013      	b.n	8005bd8 <OutputData+0x84>

		case y_axis:

			//printf("%.2f\n\r", filtered_data.value);
			SetDutyCycle(2, (int)filtered_data.value);
 8005bb0:	edd7 7a03 	vldr	s15, [r7, #12]
 8005bb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005bb8:	ee17 1a90 	vmov	r1, s15
 8005bbc:	2002      	movs	r0, #2
 8005bbe:	f7ff ff9f 	bl	8005b00 <SetDutyCycle>
			break;
 8005bc2:	e009      	b.n	8005bd8 <OutputData+0x84>

		case z_axis:

			//printf("%.2f\n\r", filtered_data.value);
			SetDutyCycle(4, (int)filtered_data.value);
 8005bc4:	edd7 7a03 	vldr	s15, [r7, #12]
 8005bc8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005bcc:	ee17 1a90 	vmov	r1, s15
 8005bd0:	2004      	movs	r0, #4
 8005bd2:	f7ff ff95 	bl	8005b00 <SetDutyCycle>
			break;
 8005bd6:	bf00      	nop
		gatekeeper++;
 8005bd8:	e7c0      	b.n	8005b5c <OutputData+0x8>
 8005bda:	bf00      	nop
 8005bdc:	200002b0 	.word	0x200002b0
 8005be0:	2000029c 	.word	0x2000029c
 8005be4:	08008600 	.word	0x08008600

08005be8 <__cvt>:
 8005be8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bec:	ec55 4b10 	vmov	r4, r5, d0
 8005bf0:	2d00      	cmp	r5, #0
 8005bf2:	460e      	mov	r6, r1
 8005bf4:	4619      	mov	r1, r3
 8005bf6:	462b      	mov	r3, r5
 8005bf8:	bfbb      	ittet	lt
 8005bfa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005bfe:	461d      	movlt	r5, r3
 8005c00:	2300      	movge	r3, #0
 8005c02:	232d      	movlt	r3, #45	; 0x2d
 8005c04:	700b      	strb	r3, [r1, #0]
 8005c06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c08:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005c0c:	4691      	mov	r9, r2
 8005c0e:	f023 0820 	bic.w	r8, r3, #32
 8005c12:	bfbc      	itt	lt
 8005c14:	4622      	movlt	r2, r4
 8005c16:	4614      	movlt	r4, r2
 8005c18:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c1c:	d005      	beq.n	8005c2a <__cvt+0x42>
 8005c1e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005c22:	d100      	bne.n	8005c26 <__cvt+0x3e>
 8005c24:	3601      	adds	r6, #1
 8005c26:	2102      	movs	r1, #2
 8005c28:	e000      	b.n	8005c2c <__cvt+0x44>
 8005c2a:	2103      	movs	r1, #3
 8005c2c:	ab03      	add	r3, sp, #12
 8005c2e:	9301      	str	r3, [sp, #4]
 8005c30:	ab02      	add	r3, sp, #8
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	ec45 4b10 	vmov	d0, r4, r5
 8005c38:	4653      	mov	r3, sl
 8005c3a:	4632      	mov	r2, r6
 8005c3c:	f000 fe68 	bl	8006910 <_dtoa_r>
 8005c40:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005c44:	4607      	mov	r7, r0
 8005c46:	d102      	bne.n	8005c4e <__cvt+0x66>
 8005c48:	f019 0f01 	tst.w	r9, #1
 8005c4c:	d022      	beq.n	8005c94 <__cvt+0xac>
 8005c4e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c52:	eb07 0906 	add.w	r9, r7, r6
 8005c56:	d110      	bne.n	8005c7a <__cvt+0x92>
 8005c58:	783b      	ldrb	r3, [r7, #0]
 8005c5a:	2b30      	cmp	r3, #48	; 0x30
 8005c5c:	d10a      	bne.n	8005c74 <__cvt+0x8c>
 8005c5e:	2200      	movs	r2, #0
 8005c60:	2300      	movs	r3, #0
 8005c62:	4620      	mov	r0, r4
 8005c64:	4629      	mov	r1, r5
 8005c66:	f7fa ff37 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c6a:	b918      	cbnz	r0, 8005c74 <__cvt+0x8c>
 8005c6c:	f1c6 0601 	rsb	r6, r6, #1
 8005c70:	f8ca 6000 	str.w	r6, [sl]
 8005c74:	f8da 3000 	ldr.w	r3, [sl]
 8005c78:	4499      	add	r9, r3
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	4620      	mov	r0, r4
 8005c80:	4629      	mov	r1, r5
 8005c82:	f7fa ff29 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c86:	b108      	cbz	r0, 8005c8c <__cvt+0xa4>
 8005c88:	f8cd 900c 	str.w	r9, [sp, #12]
 8005c8c:	2230      	movs	r2, #48	; 0x30
 8005c8e:	9b03      	ldr	r3, [sp, #12]
 8005c90:	454b      	cmp	r3, r9
 8005c92:	d307      	bcc.n	8005ca4 <__cvt+0xbc>
 8005c94:	9b03      	ldr	r3, [sp, #12]
 8005c96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c98:	1bdb      	subs	r3, r3, r7
 8005c9a:	4638      	mov	r0, r7
 8005c9c:	6013      	str	r3, [r2, #0]
 8005c9e:	b004      	add	sp, #16
 8005ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ca4:	1c59      	adds	r1, r3, #1
 8005ca6:	9103      	str	r1, [sp, #12]
 8005ca8:	701a      	strb	r2, [r3, #0]
 8005caa:	e7f0      	b.n	8005c8e <__cvt+0xa6>

08005cac <__exponent>:
 8005cac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2900      	cmp	r1, #0
 8005cb2:	bfb8      	it	lt
 8005cb4:	4249      	neglt	r1, r1
 8005cb6:	f803 2b02 	strb.w	r2, [r3], #2
 8005cba:	bfb4      	ite	lt
 8005cbc:	222d      	movlt	r2, #45	; 0x2d
 8005cbe:	222b      	movge	r2, #43	; 0x2b
 8005cc0:	2909      	cmp	r1, #9
 8005cc2:	7042      	strb	r2, [r0, #1]
 8005cc4:	dd2a      	ble.n	8005d1c <__exponent+0x70>
 8005cc6:	f10d 0207 	add.w	r2, sp, #7
 8005cca:	4617      	mov	r7, r2
 8005ccc:	260a      	movs	r6, #10
 8005cce:	4694      	mov	ip, r2
 8005cd0:	fb91 f5f6 	sdiv	r5, r1, r6
 8005cd4:	fb06 1415 	mls	r4, r6, r5, r1
 8005cd8:	3430      	adds	r4, #48	; 0x30
 8005cda:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005cde:	460c      	mov	r4, r1
 8005ce0:	2c63      	cmp	r4, #99	; 0x63
 8005ce2:	f102 32ff 	add.w	r2, r2, #4294967295
 8005ce6:	4629      	mov	r1, r5
 8005ce8:	dcf1      	bgt.n	8005cce <__exponent+0x22>
 8005cea:	3130      	adds	r1, #48	; 0x30
 8005cec:	f1ac 0402 	sub.w	r4, ip, #2
 8005cf0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005cf4:	1c41      	adds	r1, r0, #1
 8005cf6:	4622      	mov	r2, r4
 8005cf8:	42ba      	cmp	r2, r7
 8005cfa:	d30a      	bcc.n	8005d12 <__exponent+0x66>
 8005cfc:	f10d 0209 	add.w	r2, sp, #9
 8005d00:	eba2 020c 	sub.w	r2, r2, ip
 8005d04:	42bc      	cmp	r4, r7
 8005d06:	bf88      	it	hi
 8005d08:	2200      	movhi	r2, #0
 8005d0a:	4413      	add	r3, r2
 8005d0c:	1a18      	subs	r0, r3, r0
 8005d0e:	b003      	add	sp, #12
 8005d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d12:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005d16:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005d1a:	e7ed      	b.n	8005cf8 <__exponent+0x4c>
 8005d1c:	2330      	movs	r3, #48	; 0x30
 8005d1e:	3130      	adds	r1, #48	; 0x30
 8005d20:	7083      	strb	r3, [r0, #2]
 8005d22:	70c1      	strb	r1, [r0, #3]
 8005d24:	1d03      	adds	r3, r0, #4
 8005d26:	e7f1      	b.n	8005d0c <__exponent+0x60>

08005d28 <_printf_float>:
 8005d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d2c:	ed2d 8b02 	vpush	{d8}
 8005d30:	b08d      	sub	sp, #52	; 0x34
 8005d32:	460c      	mov	r4, r1
 8005d34:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005d38:	4616      	mov	r6, r2
 8005d3a:	461f      	mov	r7, r3
 8005d3c:	4605      	mov	r5, r0
 8005d3e:	f000 fcd9 	bl	80066f4 <_localeconv_r>
 8005d42:	f8d0 a000 	ldr.w	sl, [r0]
 8005d46:	4650      	mov	r0, sl
 8005d48:	f7fa fa9a 	bl	8000280 <strlen>
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	930a      	str	r3, [sp, #40]	; 0x28
 8005d50:	6823      	ldr	r3, [r4, #0]
 8005d52:	9305      	str	r3, [sp, #20]
 8005d54:	f8d8 3000 	ldr.w	r3, [r8]
 8005d58:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005d5c:	3307      	adds	r3, #7
 8005d5e:	f023 0307 	bic.w	r3, r3, #7
 8005d62:	f103 0208 	add.w	r2, r3, #8
 8005d66:	f8c8 2000 	str.w	r2, [r8]
 8005d6a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d6e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005d72:	9307      	str	r3, [sp, #28]
 8005d74:	f8cd 8018 	str.w	r8, [sp, #24]
 8005d78:	ee08 0a10 	vmov	s16, r0
 8005d7c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005d80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d84:	4b9e      	ldr	r3, [pc, #632]	; (8006000 <_printf_float+0x2d8>)
 8005d86:	f04f 32ff 	mov.w	r2, #4294967295
 8005d8a:	f7fa fed7 	bl	8000b3c <__aeabi_dcmpun>
 8005d8e:	bb88      	cbnz	r0, 8005df4 <_printf_float+0xcc>
 8005d90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d94:	4b9a      	ldr	r3, [pc, #616]	; (8006000 <_printf_float+0x2d8>)
 8005d96:	f04f 32ff 	mov.w	r2, #4294967295
 8005d9a:	f7fa feb1 	bl	8000b00 <__aeabi_dcmple>
 8005d9e:	bb48      	cbnz	r0, 8005df4 <_printf_float+0xcc>
 8005da0:	2200      	movs	r2, #0
 8005da2:	2300      	movs	r3, #0
 8005da4:	4640      	mov	r0, r8
 8005da6:	4649      	mov	r1, r9
 8005da8:	f7fa fea0 	bl	8000aec <__aeabi_dcmplt>
 8005dac:	b110      	cbz	r0, 8005db4 <_printf_float+0x8c>
 8005dae:	232d      	movs	r3, #45	; 0x2d
 8005db0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005db4:	4a93      	ldr	r2, [pc, #588]	; (8006004 <_printf_float+0x2dc>)
 8005db6:	4b94      	ldr	r3, [pc, #592]	; (8006008 <_printf_float+0x2e0>)
 8005db8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005dbc:	bf94      	ite	ls
 8005dbe:	4690      	movls	r8, r2
 8005dc0:	4698      	movhi	r8, r3
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	6123      	str	r3, [r4, #16]
 8005dc6:	9b05      	ldr	r3, [sp, #20]
 8005dc8:	f023 0304 	bic.w	r3, r3, #4
 8005dcc:	6023      	str	r3, [r4, #0]
 8005dce:	f04f 0900 	mov.w	r9, #0
 8005dd2:	9700      	str	r7, [sp, #0]
 8005dd4:	4633      	mov	r3, r6
 8005dd6:	aa0b      	add	r2, sp, #44	; 0x2c
 8005dd8:	4621      	mov	r1, r4
 8005dda:	4628      	mov	r0, r5
 8005ddc:	f000 f9da 	bl	8006194 <_printf_common>
 8005de0:	3001      	adds	r0, #1
 8005de2:	f040 8090 	bne.w	8005f06 <_printf_float+0x1de>
 8005de6:	f04f 30ff 	mov.w	r0, #4294967295
 8005dea:	b00d      	add	sp, #52	; 0x34
 8005dec:	ecbd 8b02 	vpop	{d8}
 8005df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005df4:	4642      	mov	r2, r8
 8005df6:	464b      	mov	r3, r9
 8005df8:	4640      	mov	r0, r8
 8005dfa:	4649      	mov	r1, r9
 8005dfc:	f7fa fe9e 	bl	8000b3c <__aeabi_dcmpun>
 8005e00:	b140      	cbz	r0, 8005e14 <_printf_float+0xec>
 8005e02:	464b      	mov	r3, r9
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	bfbc      	itt	lt
 8005e08:	232d      	movlt	r3, #45	; 0x2d
 8005e0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005e0e:	4a7f      	ldr	r2, [pc, #508]	; (800600c <_printf_float+0x2e4>)
 8005e10:	4b7f      	ldr	r3, [pc, #508]	; (8006010 <_printf_float+0x2e8>)
 8005e12:	e7d1      	b.n	8005db8 <_printf_float+0x90>
 8005e14:	6863      	ldr	r3, [r4, #4]
 8005e16:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005e1a:	9206      	str	r2, [sp, #24]
 8005e1c:	1c5a      	adds	r2, r3, #1
 8005e1e:	d13f      	bne.n	8005ea0 <_printf_float+0x178>
 8005e20:	2306      	movs	r3, #6
 8005e22:	6063      	str	r3, [r4, #4]
 8005e24:	9b05      	ldr	r3, [sp, #20]
 8005e26:	6861      	ldr	r1, [r4, #4]
 8005e28:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	9303      	str	r3, [sp, #12]
 8005e30:	ab0a      	add	r3, sp, #40	; 0x28
 8005e32:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005e36:	ab09      	add	r3, sp, #36	; 0x24
 8005e38:	ec49 8b10 	vmov	d0, r8, r9
 8005e3c:	9300      	str	r3, [sp, #0]
 8005e3e:	6022      	str	r2, [r4, #0]
 8005e40:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005e44:	4628      	mov	r0, r5
 8005e46:	f7ff fecf 	bl	8005be8 <__cvt>
 8005e4a:	9b06      	ldr	r3, [sp, #24]
 8005e4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e4e:	2b47      	cmp	r3, #71	; 0x47
 8005e50:	4680      	mov	r8, r0
 8005e52:	d108      	bne.n	8005e66 <_printf_float+0x13e>
 8005e54:	1cc8      	adds	r0, r1, #3
 8005e56:	db02      	blt.n	8005e5e <_printf_float+0x136>
 8005e58:	6863      	ldr	r3, [r4, #4]
 8005e5a:	4299      	cmp	r1, r3
 8005e5c:	dd41      	ble.n	8005ee2 <_printf_float+0x1ba>
 8005e5e:	f1ab 0302 	sub.w	r3, fp, #2
 8005e62:	fa5f fb83 	uxtb.w	fp, r3
 8005e66:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005e6a:	d820      	bhi.n	8005eae <_printf_float+0x186>
 8005e6c:	3901      	subs	r1, #1
 8005e6e:	465a      	mov	r2, fp
 8005e70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005e74:	9109      	str	r1, [sp, #36]	; 0x24
 8005e76:	f7ff ff19 	bl	8005cac <__exponent>
 8005e7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e7c:	1813      	adds	r3, r2, r0
 8005e7e:	2a01      	cmp	r2, #1
 8005e80:	4681      	mov	r9, r0
 8005e82:	6123      	str	r3, [r4, #16]
 8005e84:	dc02      	bgt.n	8005e8c <_printf_float+0x164>
 8005e86:	6822      	ldr	r2, [r4, #0]
 8005e88:	07d2      	lsls	r2, r2, #31
 8005e8a:	d501      	bpl.n	8005e90 <_printf_float+0x168>
 8005e8c:	3301      	adds	r3, #1
 8005e8e:	6123      	str	r3, [r4, #16]
 8005e90:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d09c      	beq.n	8005dd2 <_printf_float+0xaa>
 8005e98:	232d      	movs	r3, #45	; 0x2d
 8005e9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e9e:	e798      	b.n	8005dd2 <_printf_float+0xaa>
 8005ea0:	9a06      	ldr	r2, [sp, #24]
 8005ea2:	2a47      	cmp	r2, #71	; 0x47
 8005ea4:	d1be      	bne.n	8005e24 <_printf_float+0xfc>
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d1bc      	bne.n	8005e24 <_printf_float+0xfc>
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e7b9      	b.n	8005e22 <_printf_float+0xfa>
 8005eae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005eb2:	d118      	bne.n	8005ee6 <_printf_float+0x1be>
 8005eb4:	2900      	cmp	r1, #0
 8005eb6:	6863      	ldr	r3, [r4, #4]
 8005eb8:	dd0b      	ble.n	8005ed2 <_printf_float+0x1aa>
 8005eba:	6121      	str	r1, [r4, #16]
 8005ebc:	b913      	cbnz	r3, 8005ec4 <_printf_float+0x19c>
 8005ebe:	6822      	ldr	r2, [r4, #0]
 8005ec0:	07d0      	lsls	r0, r2, #31
 8005ec2:	d502      	bpl.n	8005eca <_printf_float+0x1a2>
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	440b      	add	r3, r1
 8005ec8:	6123      	str	r3, [r4, #16]
 8005eca:	65a1      	str	r1, [r4, #88]	; 0x58
 8005ecc:	f04f 0900 	mov.w	r9, #0
 8005ed0:	e7de      	b.n	8005e90 <_printf_float+0x168>
 8005ed2:	b913      	cbnz	r3, 8005eda <_printf_float+0x1b2>
 8005ed4:	6822      	ldr	r2, [r4, #0]
 8005ed6:	07d2      	lsls	r2, r2, #31
 8005ed8:	d501      	bpl.n	8005ede <_printf_float+0x1b6>
 8005eda:	3302      	adds	r3, #2
 8005edc:	e7f4      	b.n	8005ec8 <_printf_float+0x1a0>
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e7f2      	b.n	8005ec8 <_printf_float+0x1a0>
 8005ee2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005ee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ee8:	4299      	cmp	r1, r3
 8005eea:	db05      	blt.n	8005ef8 <_printf_float+0x1d0>
 8005eec:	6823      	ldr	r3, [r4, #0]
 8005eee:	6121      	str	r1, [r4, #16]
 8005ef0:	07d8      	lsls	r0, r3, #31
 8005ef2:	d5ea      	bpl.n	8005eca <_printf_float+0x1a2>
 8005ef4:	1c4b      	adds	r3, r1, #1
 8005ef6:	e7e7      	b.n	8005ec8 <_printf_float+0x1a0>
 8005ef8:	2900      	cmp	r1, #0
 8005efa:	bfd4      	ite	le
 8005efc:	f1c1 0202 	rsble	r2, r1, #2
 8005f00:	2201      	movgt	r2, #1
 8005f02:	4413      	add	r3, r2
 8005f04:	e7e0      	b.n	8005ec8 <_printf_float+0x1a0>
 8005f06:	6823      	ldr	r3, [r4, #0]
 8005f08:	055a      	lsls	r2, r3, #21
 8005f0a:	d407      	bmi.n	8005f1c <_printf_float+0x1f4>
 8005f0c:	6923      	ldr	r3, [r4, #16]
 8005f0e:	4642      	mov	r2, r8
 8005f10:	4631      	mov	r1, r6
 8005f12:	4628      	mov	r0, r5
 8005f14:	47b8      	blx	r7
 8005f16:	3001      	adds	r0, #1
 8005f18:	d12c      	bne.n	8005f74 <_printf_float+0x24c>
 8005f1a:	e764      	b.n	8005de6 <_printf_float+0xbe>
 8005f1c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005f20:	f240 80e0 	bls.w	80060e4 <_printf_float+0x3bc>
 8005f24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f28:	2200      	movs	r2, #0
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	f7fa fdd4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f30:	2800      	cmp	r0, #0
 8005f32:	d034      	beq.n	8005f9e <_printf_float+0x276>
 8005f34:	4a37      	ldr	r2, [pc, #220]	; (8006014 <_printf_float+0x2ec>)
 8005f36:	2301      	movs	r3, #1
 8005f38:	4631      	mov	r1, r6
 8005f3a:	4628      	mov	r0, r5
 8005f3c:	47b8      	blx	r7
 8005f3e:	3001      	adds	r0, #1
 8005f40:	f43f af51 	beq.w	8005de6 <_printf_float+0xbe>
 8005f44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	db02      	blt.n	8005f52 <_printf_float+0x22a>
 8005f4c:	6823      	ldr	r3, [r4, #0]
 8005f4e:	07d8      	lsls	r0, r3, #31
 8005f50:	d510      	bpl.n	8005f74 <_printf_float+0x24c>
 8005f52:	ee18 3a10 	vmov	r3, s16
 8005f56:	4652      	mov	r2, sl
 8005f58:	4631      	mov	r1, r6
 8005f5a:	4628      	mov	r0, r5
 8005f5c:	47b8      	blx	r7
 8005f5e:	3001      	adds	r0, #1
 8005f60:	f43f af41 	beq.w	8005de6 <_printf_float+0xbe>
 8005f64:	f04f 0800 	mov.w	r8, #0
 8005f68:	f104 091a 	add.w	r9, r4, #26
 8005f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f6e:	3b01      	subs	r3, #1
 8005f70:	4543      	cmp	r3, r8
 8005f72:	dc09      	bgt.n	8005f88 <_printf_float+0x260>
 8005f74:	6823      	ldr	r3, [r4, #0]
 8005f76:	079b      	lsls	r3, r3, #30
 8005f78:	f100 8107 	bmi.w	800618a <_printf_float+0x462>
 8005f7c:	68e0      	ldr	r0, [r4, #12]
 8005f7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f80:	4298      	cmp	r0, r3
 8005f82:	bfb8      	it	lt
 8005f84:	4618      	movlt	r0, r3
 8005f86:	e730      	b.n	8005dea <_printf_float+0xc2>
 8005f88:	2301      	movs	r3, #1
 8005f8a:	464a      	mov	r2, r9
 8005f8c:	4631      	mov	r1, r6
 8005f8e:	4628      	mov	r0, r5
 8005f90:	47b8      	blx	r7
 8005f92:	3001      	adds	r0, #1
 8005f94:	f43f af27 	beq.w	8005de6 <_printf_float+0xbe>
 8005f98:	f108 0801 	add.w	r8, r8, #1
 8005f9c:	e7e6      	b.n	8005f6c <_printf_float+0x244>
 8005f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	dc39      	bgt.n	8006018 <_printf_float+0x2f0>
 8005fa4:	4a1b      	ldr	r2, [pc, #108]	; (8006014 <_printf_float+0x2ec>)
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	4631      	mov	r1, r6
 8005faa:	4628      	mov	r0, r5
 8005fac:	47b8      	blx	r7
 8005fae:	3001      	adds	r0, #1
 8005fb0:	f43f af19 	beq.w	8005de6 <_printf_float+0xbe>
 8005fb4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	d102      	bne.n	8005fc2 <_printf_float+0x29a>
 8005fbc:	6823      	ldr	r3, [r4, #0]
 8005fbe:	07d9      	lsls	r1, r3, #31
 8005fc0:	d5d8      	bpl.n	8005f74 <_printf_float+0x24c>
 8005fc2:	ee18 3a10 	vmov	r3, s16
 8005fc6:	4652      	mov	r2, sl
 8005fc8:	4631      	mov	r1, r6
 8005fca:	4628      	mov	r0, r5
 8005fcc:	47b8      	blx	r7
 8005fce:	3001      	adds	r0, #1
 8005fd0:	f43f af09 	beq.w	8005de6 <_printf_float+0xbe>
 8005fd4:	f04f 0900 	mov.w	r9, #0
 8005fd8:	f104 0a1a 	add.w	sl, r4, #26
 8005fdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fde:	425b      	negs	r3, r3
 8005fe0:	454b      	cmp	r3, r9
 8005fe2:	dc01      	bgt.n	8005fe8 <_printf_float+0x2c0>
 8005fe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fe6:	e792      	b.n	8005f0e <_printf_float+0x1e6>
 8005fe8:	2301      	movs	r3, #1
 8005fea:	4652      	mov	r2, sl
 8005fec:	4631      	mov	r1, r6
 8005fee:	4628      	mov	r0, r5
 8005ff0:	47b8      	blx	r7
 8005ff2:	3001      	adds	r0, #1
 8005ff4:	f43f aef7 	beq.w	8005de6 <_printf_float+0xbe>
 8005ff8:	f109 0901 	add.w	r9, r9, #1
 8005ffc:	e7ee      	b.n	8005fdc <_printf_float+0x2b4>
 8005ffe:	bf00      	nop
 8006000:	7fefffff 	.word	0x7fefffff
 8006004:	08008607 	.word	0x08008607
 8006008:	0800860b 	.word	0x0800860b
 800600c:	0800860f 	.word	0x0800860f
 8006010:	08008613 	.word	0x08008613
 8006014:	08008617 	.word	0x08008617
 8006018:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800601a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800601c:	429a      	cmp	r2, r3
 800601e:	bfa8      	it	ge
 8006020:	461a      	movge	r2, r3
 8006022:	2a00      	cmp	r2, #0
 8006024:	4691      	mov	r9, r2
 8006026:	dc37      	bgt.n	8006098 <_printf_float+0x370>
 8006028:	f04f 0b00 	mov.w	fp, #0
 800602c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006030:	f104 021a 	add.w	r2, r4, #26
 8006034:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006036:	9305      	str	r3, [sp, #20]
 8006038:	eba3 0309 	sub.w	r3, r3, r9
 800603c:	455b      	cmp	r3, fp
 800603e:	dc33      	bgt.n	80060a8 <_printf_float+0x380>
 8006040:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006044:	429a      	cmp	r2, r3
 8006046:	db3b      	blt.n	80060c0 <_printf_float+0x398>
 8006048:	6823      	ldr	r3, [r4, #0]
 800604a:	07da      	lsls	r2, r3, #31
 800604c:	d438      	bmi.n	80060c0 <_printf_float+0x398>
 800604e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006052:	eba2 0903 	sub.w	r9, r2, r3
 8006056:	9b05      	ldr	r3, [sp, #20]
 8006058:	1ad2      	subs	r2, r2, r3
 800605a:	4591      	cmp	r9, r2
 800605c:	bfa8      	it	ge
 800605e:	4691      	movge	r9, r2
 8006060:	f1b9 0f00 	cmp.w	r9, #0
 8006064:	dc35      	bgt.n	80060d2 <_printf_float+0x3aa>
 8006066:	f04f 0800 	mov.w	r8, #0
 800606a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800606e:	f104 0a1a 	add.w	sl, r4, #26
 8006072:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006076:	1a9b      	subs	r3, r3, r2
 8006078:	eba3 0309 	sub.w	r3, r3, r9
 800607c:	4543      	cmp	r3, r8
 800607e:	f77f af79 	ble.w	8005f74 <_printf_float+0x24c>
 8006082:	2301      	movs	r3, #1
 8006084:	4652      	mov	r2, sl
 8006086:	4631      	mov	r1, r6
 8006088:	4628      	mov	r0, r5
 800608a:	47b8      	blx	r7
 800608c:	3001      	adds	r0, #1
 800608e:	f43f aeaa 	beq.w	8005de6 <_printf_float+0xbe>
 8006092:	f108 0801 	add.w	r8, r8, #1
 8006096:	e7ec      	b.n	8006072 <_printf_float+0x34a>
 8006098:	4613      	mov	r3, r2
 800609a:	4631      	mov	r1, r6
 800609c:	4642      	mov	r2, r8
 800609e:	4628      	mov	r0, r5
 80060a0:	47b8      	blx	r7
 80060a2:	3001      	adds	r0, #1
 80060a4:	d1c0      	bne.n	8006028 <_printf_float+0x300>
 80060a6:	e69e      	b.n	8005de6 <_printf_float+0xbe>
 80060a8:	2301      	movs	r3, #1
 80060aa:	4631      	mov	r1, r6
 80060ac:	4628      	mov	r0, r5
 80060ae:	9205      	str	r2, [sp, #20]
 80060b0:	47b8      	blx	r7
 80060b2:	3001      	adds	r0, #1
 80060b4:	f43f ae97 	beq.w	8005de6 <_printf_float+0xbe>
 80060b8:	9a05      	ldr	r2, [sp, #20]
 80060ba:	f10b 0b01 	add.w	fp, fp, #1
 80060be:	e7b9      	b.n	8006034 <_printf_float+0x30c>
 80060c0:	ee18 3a10 	vmov	r3, s16
 80060c4:	4652      	mov	r2, sl
 80060c6:	4631      	mov	r1, r6
 80060c8:	4628      	mov	r0, r5
 80060ca:	47b8      	blx	r7
 80060cc:	3001      	adds	r0, #1
 80060ce:	d1be      	bne.n	800604e <_printf_float+0x326>
 80060d0:	e689      	b.n	8005de6 <_printf_float+0xbe>
 80060d2:	9a05      	ldr	r2, [sp, #20]
 80060d4:	464b      	mov	r3, r9
 80060d6:	4442      	add	r2, r8
 80060d8:	4631      	mov	r1, r6
 80060da:	4628      	mov	r0, r5
 80060dc:	47b8      	blx	r7
 80060de:	3001      	adds	r0, #1
 80060e0:	d1c1      	bne.n	8006066 <_printf_float+0x33e>
 80060e2:	e680      	b.n	8005de6 <_printf_float+0xbe>
 80060e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060e6:	2a01      	cmp	r2, #1
 80060e8:	dc01      	bgt.n	80060ee <_printf_float+0x3c6>
 80060ea:	07db      	lsls	r3, r3, #31
 80060ec:	d53a      	bpl.n	8006164 <_printf_float+0x43c>
 80060ee:	2301      	movs	r3, #1
 80060f0:	4642      	mov	r2, r8
 80060f2:	4631      	mov	r1, r6
 80060f4:	4628      	mov	r0, r5
 80060f6:	47b8      	blx	r7
 80060f8:	3001      	adds	r0, #1
 80060fa:	f43f ae74 	beq.w	8005de6 <_printf_float+0xbe>
 80060fe:	ee18 3a10 	vmov	r3, s16
 8006102:	4652      	mov	r2, sl
 8006104:	4631      	mov	r1, r6
 8006106:	4628      	mov	r0, r5
 8006108:	47b8      	blx	r7
 800610a:	3001      	adds	r0, #1
 800610c:	f43f ae6b 	beq.w	8005de6 <_printf_float+0xbe>
 8006110:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006114:	2200      	movs	r2, #0
 8006116:	2300      	movs	r3, #0
 8006118:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800611c:	f7fa fcdc 	bl	8000ad8 <__aeabi_dcmpeq>
 8006120:	b9d8      	cbnz	r0, 800615a <_printf_float+0x432>
 8006122:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006126:	f108 0201 	add.w	r2, r8, #1
 800612a:	4631      	mov	r1, r6
 800612c:	4628      	mov	r0, r5
 800612e:	47b8      	blx	r7
 8006130:	3001      	adds	r0, #1
 8006132:	d10e      	bne.n	8006152 <_printf_float+0x42a>
 8006134:	e657      	b.n	8005de6 <_printf_float+0xbe>
 8006136:	2301      	movs	r3, #1
 8006138:	4652      	mov	r2, sl
 800613a:	4631      	mov	r1, r6
 800613c:	4628      	mov	r0, r5
 800613e:	47b8      	blx	r7
 8006140:	3001      	adds	r0, #1
 8006142:	f43f ae50 	beq.w	8005de6 <_printf_float+0xbe>
 8006146:	f108 0801 	add.w	r8, r8, #1
 800614a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800614c:	3b01      	subs	r3, #1
 800614e:	4543      	cmp	r3, r8
 8006150:	dcf1      	bgt.n	8006136 <_printf_float+0x40e>
 8006152:	464b      	mov	r3, r9
 8006154:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006158:	e6da      	b.n	8005f10 <_printf_float+0x1e8>
 800615a:	f04f 0800 	mov.w	r8, #0
 800615e:	f104 0a1a 	add.w	sl, r4, #26
 8006162:	e7f2      	b.n	800614a <_printf_float+0x422>
 8006164:	2301      	movs	r3, #1
 8006166:	4642      	mov	r2, r8
 8006168:	e7df      	b.n	800612a <_printf_float+0x402>
 800616a:	2301      	movs	r3, #1
 800616c:	464a      	mov	r2, r9
 800616e:	4631      	mov	r1, r6
 8006170:	4628      	mov	r0, r5
 8006172:	47b8      	blx	r7
 8006174:	3001      	adds	r0, #1
 8006176:	f43f ae36 	beq.w	8005de6 <_printf_float+0xbe>
 800617a:	f108 0801 	add.w	r8, r8, #1
 800617e:	68e3      	ldr	r3, [r4, #12]
 8006180:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006182:	1a5b      	subs	r3, r3, r1
 8006184:	4543      	cmp	r3, r8
 8006186:	dcf0      	bgt.n	800616a <_printf_float+0x442>
 8006188:	e6f8      	b.n	8005f7c <_printf_float+0x254>
 800618a:	f04f 0800 	mov.w	r8, #0
 800618e:	f104 0919 	add.w	r9, r4, #25
 8006192:	e7f4      	b.n	800617e <_printf_float+0x456>

08006194 <_printf_common>:
 8006194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006198:	4616      	mov	r6, r2
 800619a:	4699      	mov	r9, r3
 800619c:	688a      	ldr	r2, [r1, #8]
 800619e:	690b      	ldr	r3, [r1, #16]
 80061a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80061a4:	4293      	cmp	r3, r2
 80061a6:	bfb8      	it	lt
 80061a8:	4613      	movlt	r3, r2
 80061aa:	6033      	str	r3, [r6, #0]
 80061ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80061b0:	4607      	mov	r7, r0
 80061b2:	460c      	mov	r4, r1
 80061b4:	b10a      	cbz	r2, 80061ba <_printf_common+0x26>
 80061b6:	3301      	adds	r3, #1
 80061b8:	6033      	str	r3, [r6, #0]
 80061ba:	6823      	ldr	r3, [r4, #0]
 80061bc:	0699      	lsls	r1, r3, #26
 80061be:	bf42      	ittt	mi
 80061c0:	6833      	ldrmi	r3, [r6, #0]
 80061c2:	3302      	addmi	r3, #2
 80061c4:	6033      	strmi	r3, [r6, #0]
 80061c6:	6825      	ldr	r5, [r4, #0]
 80061c8:	f015 0506 	ands.w	r5, r5, #6
 80061cc:	d106      	bne.n	80061dc <_printf_common+0x48>
 80061ce:	f104 0a19 	add.w	sl, r4, #25
 80061d2:	68e3      	ldr	r3, [r4, #12]
 80061d4:	6832      	ldr	r2, [r6, #0]
 80061d6:	1a9b      	subs	r3, r3, r2
 80061d8:	42ab      	cmp	r3, r5
 80061da:	dc26      	bgt.n	800622a <_printf_common+0x96>
 80061dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80061e0:	1e13      	subs	r3, r2, #0
 80061e2:	6822      	ldr	r2, [r4, #0]
 80061e4:	bf18      	it	ne
 80061e6:	2301      	movne	r3, #1
 80061e8:	0692      	lsls	r2, r2, #26
 80061ea:	d42b      	bmi.n	8006244 <_printf_common+0xb0>
 80061ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061f0:	4649      	mov	r1, r9
 80061f2:	4638      	mov	r0, r7
 80061f4:	47c0      	blx	r8
 80061f6:	3001      	adds	r0, #1
 80061f8:	d01e      	beq.n	8006238 <_printf_common+0xa4>
 80061fa:	6823      	ldr	r3, [r4, #0]
 80061fc:	6922      	ldr	r2, [r4, #16]
 80061fe:	f003 0306 	and.w	r3, r3, #6
 8006202:	2b04      	cmp	r3, #4
 8006204:	bf02      	ittt	eq
 8006206:	68e5      	ldreq	r5, [r4, #12]
 8006208:	6833      	ldreq	r3, [r6, #0]
 800620a:	1aed      	subeq	r5, r5, r3
 800620c:	68a3      	ldr	r3, [r4, #8]
 800620e:	bf0c      	ite	eq
 8006210:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006214:	2500      	movne	r5, #0
 8006216:	4293      	cmp	r3, r2
 8006218:	bfc4      	itt	gt
 800621a:	1a9b      	subgt	r3, r3, r2
 800621c:	18ed      	addgt	r5, r5, r3
 800621e:	2600      	movs	r6, #0
 8006220:	341a      	adds	r4, #26
 8006222:	42b5      	cmp	r5, r6
 8006224:	d11a      	bne.n	800625c <_printf_common+0xc8>
 8006226:	2000      	movs	r0, #0
 8006228:	e008      	b.n	800623c <_printf_common+0xa8>
 800622a:	2301      	movs	r3, #1
 800622c:	4652      	mov	r2, sl
 800622e:	4649      	mov	r1, r9
 8006230:	4638      	mov	r0, r7
 8006232:	47c0      	blx	r8
 8006234:	3001      	adds	r0, #1
 8006236:	d103      	bne.n	8006240 <_printf_common+0xac>
 8006238:	f04f 30ff 	mov.w	r0, #4294967295
 800623c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006240:	3501      	adds	r5, #1
 8006242:	e7c6      	b.n	80061d2 <_printf_common+0x3e>
 8006244:	18e1      	adds	r1, r4, r3
 8006246:	1c5a      	adds	r2, r3, #1
 8006248:	2030      	movs	r0, #48	; 0x30
 800624a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800624e:	4422      	add	r2, r4
 8006250:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006254:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006258:	3302      	adds	r3, #2
 800625a:	e7c7      	b.n	80061ec <_printf_common+0x58>
 800625c:	2301      	movs	r3, #1
 800625e:	4622      	mov	r2, r4
 8006260:	4649      	mov	r1, r9
 8006262:	4638      	mov	r0, r7
 8006264:	47c0      	blx	r8
 8006266:	3001      	adds	r0, #1
 8006268:	d0e6      	beq.n	8006238 <_printf_common+0xa4>
 800626a:	3601      	adds	r6, #1
 800626c:	e7d9      	b.n	8006222 <_printf_common+0x8e>
	...

08006270 <_printf_i>:
 8006270:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006274:	7e0f      	ldrb	r7, [r1, #24]
 8006276:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006278:	2f78      	cmp	r7, #120	; 0x78
 800627a:	4691      	mov	r9, r2
 800627c:	4680      	mov	r8, r0
 800627e:	460c      	mov	r4, r1
 8006280:	469a      	mov	sl, r3
 8006282:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006286:	d807      	bhi.n	8006298 <_printf_i+0x28>
 8006288:	2f62      	cmp	r7, #98	; 0x62
 800628a:	d80a      	bhi.n	80062a2 <_printf_i+0x32>
 800628c:	2f00      	cmp	r7, #0
 800628e:	f000 80d4 	beq.w	800643a <_printf_i+0x1ca>
 8006292:	2f58      	cmp	r7, #88	; 0x58
 8006294:	f000 80c0 	beq.w	8006418 <_printf_i+0x1a8>
 8006298:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800629c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80062a0:	e03a      	b.n	8006318 <_printf_i+0xa8>
 80062a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80062a6:	2b15      	cmp	r3, #21
 80062a8:	d8f6      	bhi.n	8006298 <_printf_i+0x28>
 80062aa:	a101      	add	r1, pc, #4	; (adr r1, 80062b0 <_printf_i+0x40>)
 80062ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062b0:	08006309 	.word	0x08006309
 80062b4:	0800631d 	.word	0x0800631d
 80062b8:	08006299 	.word	0x08006299
 80062bc:	08006299 	.word	0x08006299
 80062c0:	08006299 	.word	0x08006299
 80062c4:	08006299 	.word	0x08006299
 80062c8:	0800631d 	.word	0x0800631d
 80062cc:	08006299 	.word	0x08006299
 80062d0:	08006299 	.word	0x08006299
 80062d4:	08006299 	.word	0x08006299
 80062d8:	08006299 	.word	0x08006299
 80062dc:	08006421 	.word	0x08006421
 80062e0:	08006349 	.word	0x08006349
 80062e4:	080063db 	.word	0x080063db
 80062e8:	08006299 	.word	0x08006299
 80062ec:	08006299 	.word	0x08006299
 80062f0:	08006443 	.word	0x08006443
 80062f4:	08006299 	.word	0x08006299
 80062f8:	08006349 	.word	0x08006349
 80062fc:	08006299 	.word	0x08006299
 8006300:	08006299 	.word	0x08006299
 8006304:	080063e3 	.word	0x080063e3
 8006308:	682b      	ldr	r3, [r5, #0]
 800630a:	1d1a      	adds	r2, r3, #4
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	602a      	str	r2, [r5, #0]
 8006310:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006314:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006318:	2301      	movs	r3, #1
 800631a:	e09f      	b.n	800645c <_printf_i+0x1ec>
 800631c:	6820      	ldr	r0, [r4, #0]
 800631e:	682b      	ldr	r3, [r5, #0]
 8006320:	0607      	lsls	r7, r0, #24
 8006322:	f103 0104 	add.w	r1, r3, #4
 8006326:	6029      	str	r1, [r5, #0]
 8006328:	d501      	bpl.n	800632e <_printf_i+0xbe>
 800632a:	681e      	ldr	r6, [r3, #0]
 800632c:	e003      	b.n	8006336 <_printf_i+0xc6>
 800632e:	0646      	lsls	r6, r0, #25
 8006330:	d5fb      	bpl.n	800632a <_printf_i+0xba>
 8006332:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006336:	2e00      	cmp	r6, #0
 8006338:	da03      	bge.n	8006342 <_printf_i+0xd2>
 800633a:	232d      	movs	r3, #45	; 0x2d
 800633c:	4276      	negs	r6, r6
 800633e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006342:	485a      	ldr	r0, [pc, #360]	; (80064ac <_printf_i+0x23c>)
 8006344:	230a      	movs	r3, #10
 8006346:	e012      	b.n	800636e <_printf_i+0xfe>
 8006348:	682b      	ldr	r3, [r5, #0]
 800634a:	6820      	ldr	r0, [r4, #0]
 800634c:	1d19      	adds	r1, r3, #4
 800634e:	6029      	str	r1, [r5, #0]
 8006350:	0605      	lsls	r5, r0, #24
 8006352:	d501      	bpl.n	8006358 <_printf_i+0xe8>
 8006354:	681e      	ldr	r6, [r3, #0]
 8006356:	e002      	b.n	800635e <_printf_i+0xee>
 8006358:	0641      	lsls	r1, r0, #25
 800635a:	d5fb      	bpl.n	8006354 <_printf_i+0xe4>
 800635c:	881e      	ldrh	r6, [r3, #0]
 800635e:	4853      	ldr	r0, [pc, #332]	; (80064ac <_printf_i+0x23c>)
 8006360:	2f6f      	cmp	r7, #111	; 0x6f
 8006362:	bf0c      	ite	eq
 8006364:	2308      	moveq	r3, #8
 8006366:	230a      	movne	r3, #10
 8006368:	2100      	movs	r1, #0
 800636a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800636e:	6865      	ldr	r5, [r4, #4]
 8006370:	60a5      	str	r5, [r4, #8]
 8006372:	2d00      	cmp	r5, #0
 8006374:	bfa2      	ittt	ge
 8006376:	6821      	ldrge	r1, [r4, #0]
 8006378:	f021 0104 	bicge.w	r1, r1, #4
 800637c:	6021      	strge	r1, [r4, #0]
 800637e:	b90e      	cbnz	r6, 8006384 <_printf_i+0x114>
 8006380:	2d00      	cmp	r5, #0
 8006382:	d04b      	beq.n	800641c <_printf_i+0x1ac>
 8006384:	4615      	mov	r5, r2
 8006386:	fbb6 f1f3 	udiv	r1, r6, r3
 800638a:	fb03 6711 	mls	r7, r3, r1, r6
 800638e:	5dc7      	ldrb	r7, [r0, r7]
 8006390:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006394:	4637      	mov	r7, r6
 8006396:	42bb      	cmp	r3, r7
 8006398:	460e      	mov	r6, r1
 800639a:	d9f4      	bls.n	8006386 <_printf_i+0x116>
 800639c:	2b08      	cmp	r3, #8
 800639e:	d10b      	bne.n	80063b8 <_printf_i+0x148>
 80063a0:	6823      	ldr	r3, [r4, #0]
 80063a2:	07de      	lsls	r6, r3, #31
 80063a4:	d508      	bpl.n	80063b8 <_printf_i+0x148>
 80063a6:	6923      	ldr	r3, [r4, #16]
 80063a8:	6861      	ldr	r1, [r4, #4]
 80063aa:	4299      	cmp	r1, r3
 80063ac:	bfde      	ittt	le
 80063ae:	2330      	movle	r3, #48	; 0x30
 80063b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80063b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80063b8:	1b52      	subs	r2, r2, r5
 80063ba:	6122      	str	r2, [r4, #16]
 80063bc:	f8cd a000 	str.w	sl, [sp]
 80063c0:	464b      	mov	r3, r9
 80063c2:	aa03      	add	r2, sp, #12
 80063c4:	4621      	mov	r1, r4
 80063c6:	4640      	mov	r0, r8
 80063c8:	f7ff fee4 	bl	8006194 <_printf_common>
 80063cc:	3001      	adds	r0, #1
 80063ce:	d14a      	bne.n	8006466 <_printf_i+0x1f6>
 80063d0:	f04f 30ff 	mov.w	r0, #4294967295
 80063d4:	b004      	add	sp, #16
 80063d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	f043 0320 	orr.w	r3, r3, #32
 80063e0:	6023      	str	r3, [r4, #0]
 80063e2:	4833      	ldr	r0, [pc, #204]	; (80064b0 <_printf_i+0x240>)
 80063e4:	2778      	movs	r7, #120	; 0x78
 80063e6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80063ea:	6823      	ldr	r3, [r4, #0]
 80063ec:	6829      	ldr	r1, [r5, #0]
 80063ee:	061f      	lsls	r7, r3, #24
 80063f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80063f4:	d402      	bmi.n	80063fc <_printf_i+0x18c>
 80063f6:	065f      	lsls	r7, r3, #25
 80063f8:	bf48      	it	mi
 80063fa:	b2b6      	uxthmi	r6, r6
 80063fc:	07df      	lsls	r7, r3, #31
 80063fe:	bf48      	it	mi
 8006400:	f043 0320 	orrmi.w	r3, r3, #32
 8006404:	6029      	str	r1, [r5, #0]
 8006406:	bf48      	it	mi
 8006408:	6023      	strmi	r3, [r4, #0]
 800640a:	b91e      	cbnz	r6, 8006414 <_printf_i+0x1a4>
 800640c:	6823      	ldr	r3, [r4, #0]
 800640e:	f023 0320 	bic.w	r3, r3, #32
 8006412:	6023      	str	r3, [r4, #0]
 8006414:	2310      	movs	r3, #16
 8006416:	e7a7      	b.n	8006368 <_printf_i+0xf8>
 8006418:	4824      	ldr	r0, [pc, #144]	; (80064ac <_printf_i+0x23c>)
 800641a:	e7e4      	b.n	80063e6 <_printf_i+0x176>
 800641c:	4615      	mov	r5, r2
 800641e:	e7bd      	b.n	800639c <_printf_i+0x12c>
 8006420:	682b      	ldr	r3, [r5, #0]
 8006422:	6826      	ldr	r6, [r4, #0]
 8006424:	6961      	ldr	r1, [r4, #20]
 8006426:	1d18      	adds	r0, r3, #4
 8006428:	6028      	str	r0, [r5, #0]
 800642a:	0635      	lsls	r5, r6, #24
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	d501      	bpl.n	8006434 <_printf_i+0x1c4>
 8006430:	6019      	str	r1, [r3, #0]
 8006432:	e002      	b.n	800643a <_printf_i+0x1ca>
 8006434:	0670      	lsls	r0, r6, #25
 8006436:	d5fb      	bpl.n	8006430 <_printf_i+0x1c0>
 8006438:	8019      	strh	r1, [r3, #0]
 800643a:	2300      	movs	r3, #0
 800643c:	6123      	str	r3, [r4, #16]
 800643e:	4615      	mov	r5, r2
 8006440:	e7bc      	b.n	80063bc <_printf_i+0x14c>
 8006442:	682b      	ldr	r3, [r5, #0]
 8006444:	1d1a      	adds	r2, r3, #4
 8006446:	602a      	str	r2, [r5, #0]
 8006448:	681d      	ldr	r5, [r3, #0]
 800644a:	6862      	ldr	r2, [r4, #4]
 800644c:	2100      	movs	r1, #0
 800644e:	4628      	mov	r0, r5
 8006450:	f7f9 fec6 	bl	80001e0 <memchr>
 8006454:	b108      	cbz	r0, 800645a <_printf_i+0x1ea>
 8006456:	1b40      	subs	r0, r0, r5
 8006458:	6060      	str	r0, [r4, #4]
 800645a:	6863      	ldr	r3, [r4, #4]
 800645c:	6123      	str	r3, [r4, #16]
 800645e:	2300      	movs	r3, #0
 8006460:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006464:	e7aa      	b.n	80063bc <_printf_i+0x14c>
 8006466:	6923      	ldr	r3, [r4, #16]
 8006468:	462a      	mov	r2, r5
 800646a:	4649      	mov	r1, r9
 800646c:	4640      	mov	r0, r8
 800646e:	47d0      	blx	sl
 8006470:	3001      	adds	r0, #1
 8006472:	d0ad      	beq.n	80063d0 <_printf_i+0x160>
 8006474:	6823      	ldr	r3, [r4, #0]
 8006476:	079b      	lsls	r3, r3, #30
 8006478:	d413      	bmi.n	80064a2 <_printf_i+0x232>
 800647a:	68e0      	ldr	r0, [r4, #12]
 800647c:	9b03      	ldr	r3, [sp, #12]
 800647e:	4298      	cmp	r0, r3
 8006480:	bfb8      	it	lt
 8006482:	4618      	movlt	r0, r3
 8006484:	e7a6      	b.n	80063d4 <_printf_i+0x164>
 8006486:	2301      	movs	r3, #1
 8006488:	4632      	mov	r2, r6
 800648a:	4649      	mov	r1, r9
 800648c:	4640      	mov	r0, r8
 800648e:	47d0      	blx	sl
 8006490:	3001      	adds	r0, #1
 8006492:	d09d      	beq.n	80063d0 <_printf_i+0x160>
 8006494:	3501      	adds	r5, #1
 8006496:	68e3      	ldr	r3, [r4, #12]
 8006498:	9903      	ldr	r1, [sp, #12]
 800649a:	1a5b      	subs	r3, r3, r1
 800649c:	42ab      	cmp	r3, r5
 800649e:	dcf2      	bgt.n	8006486 <_printf_i+0x216>
 80064a0:	e7eb      	b.n	800647a <_printf_i+0x20a>
 80064a2:	2500      	movs	r5, #0
 80064a4:	f104 0619 	add.w	r6, r4, #25
 80064a8:	e7f5      	b.n	8006496 <_printf_i+0x226>
 80064aa:	bf00      	nop
 80064ac:	08008619 	.word	0x08008619
 80064b0:	0800862a 	.word	0x0800862a

080064b4 <std>:
 80064b4:	2300      	movs	r3, #0
 80064b6:	b510      	push	{r4, lr}
 80064b8:	4604      	mov	r4, r0
 80064ba:	e9c0 3300 	strd	r3, r3, [r0]
 80064be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80064c2:	6083      	str	r3, [r0, #8]
 80064c4:	8181      	strh	r1, [r0, #12]
 80064c6:	6643      	str	r3, [r0, #100]	; 0x64
 80064c8:	81c2      	strh	r2, [r0, #14]
 80064ca:	6183      	str	r3, [r0, #24]
 80064cc:	4619      	mov	r1, r3
 80064ce:	2208      	movs	r2, #8
 80064d0:	305c      	adds	r0, #92	; 0x5c
 80064d2:	f000 f906 	bl	80066e2 <memset>
 80064d6:	4b0d      	ldr	r3, [pc, #52]	; (800650c <std+0x58>)
 80064d8:	6263      	str	r3, [r4, #36]	; 0x24
 80064da:	4b0d      	ldr	r3, [pc, #52]	; (8006510 <std+0x5c>)
 80064dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80064de:	4b0d      	ldr	r3, [pc, #52]	; (8006514 <std+0x60>)
 80064e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80064e2:	4b0d      	ldr	r3, [pc, #52]	; (8006518 <std+0x64>)
 80064e4:	6323      	str	r3, [r4, #48]	; 0x30
 80064e6:	4b0d      	ldr	r3, [pc, #52]	; (800651c <std+0x68>)
 80064e8:	6224      	str	r4, [r4, #32]
 80064ea:	429c      	cmp	r4, r3
 80064ec:	d006      	beq.n	80064fc <std+0x48>
 80064ee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80064f2:	4294      	cmp	r4, r2
 80064f4:	d002      	beq.n	80064fc <std+0x48>
 80064f6:	33d0      	adds	r3, #208	; 0xd0
 80064f8:	429c      	cmp	r4, r3
 80064fa:	d105      	bne.n	8006508 <std+0x54>
 80064fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006504:	f000 b96a 	b.w	80067dc <__retarget_lock_init_recursive>
 8006508:	bd10      	pop	{r4, pc}
 800650a:	bf00      	nop
 800650c:	0800665d 	.word	0x0800665d
 8006510:	0800667f 	.word	0x0800667f
 8006514:	080066b7 	.word	0x080066b7
 8006518:	080066db 	.word	0x080066db
 800651c:	20004c18 	.word	0x20004c18

08006520 <stdio_exit_handler>:
 8006520:	4a02      	ldr	r2, [pc, #8]	; (800652c <stdio_exit_handler+0xc>)
 8006522:	4903      	ldr	r1, [pc, #12]	; (8006530 <stdio_exit_handler+0x10>)
 8006524:	4803      	ldr	r0, [pc, #12]	; (8006534 <stdio_exit_handler+0x14>)
 8006526:	f000 b869 	b.w	80065fc <_fwalk_sglue>
 800652a:	bf00      	nop
 800652c:	2000006c 	.word	0x2000006c
 8006530:	08008181 	.word	0x08008181
 8006534:	20000078 	.word	0x20000078

08006538 <cleanup_stdio>:
 8006538:	6841      	ldr	r1, [r0, #4]
 800653a:	4b0c      	ldr	r3, [pc, #48]	; (800656c <cleanup_stdio+0x34>)
 800653c:	4299      	cmp	r1, r3
 800653e:	b510      	push	{r4, lr}
 8006540:	4604      	mov	r4, r0
 8006542:	d001      	beq.n	8006548 <cleanup_stdio+0x10>
 8006544:	f001 fe1c 	bl	8008180 <_fflush_r>
 8006548:	68a1      	ldr	r1, [r4, #8]
 800654a:	4b09      	ldr	r3, [pc, #36]	; (8006570 <cleanup_stdio+0x38>)
 800654c:	4299      	cmp	r1, r3
 800654e:	d002      	beq.n	8006556 <cleanup_stdio+0x1e>
 8006550:	4620      	mov	r0, r4
 8006552:	f001 fe15 	bl	8008180 <_fflush_r>
 8006556:	68e1      	ldr	r1, [r4, #12]
 8006558:	4b06      	ldr	r3, [pc, #24]	; (8006574 <cleanup_stdio+0x3c>)
 800655a:	4299      	cmp	r1, r3
 800655c:	d004      	beq.n	8006568 <cleanup_stdio+0x30>
 800655e:	4620      	mov	r0, r4
 8006560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006564:	f001 be0c 	b.w	8008180 <_fflush_r>
 8006568:	bd10      	pop	{r4, pc}
 800656a:	bf00      	nop
 800656c:	20004c18 	.word	0x20004c18
 8006570:	20004c80 	.word	0x20004c80
 8006574:	20004ce8 	.word	0x20004ce8

08006578 <global_stdio_init.part.0>:
 8006578:	b510      	push	{r4, lr}
 800657a:	4b0b      	ldr	r3, [pc, #44]	; (80065a8 <global_stdio_init.part.0+0x30>)
 800657c:	4c0b      	ldr	r4, [pc, #44]	; (80065ac <global_stdio_init.part.0+0x34>)
 800657e:	4a0c      	ldr	r2, [pc, #48]	; (80065b0 <global_stdio_init.part.0+0x38>)
 8006580:	601a      	str	r2, [r3, #0]
 8006582:	4620      	mov	r0, r4
 8006584:	2200      	movs	r2, #0
 8006586:	2104      	movs	r1, #4
 8006588:	f7ff ff94 	bl	80064b4 <std>
 800658c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006590:	2201      	movs	r2, #1
 8006592:	2109      	movs	r1, #9
 8006594:	f7ff ff8e 	bl	80064b4 <std>
 8006598:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800659c:	2202      	movs	r2, #2
 800659e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065a2:	2112      	movs	r1, #18
 80065a4:	f7ff bf86 	b.w	80064b4 <std>
 80065a8:	20004d50 	.word	0x20004d50
 80065ac:	20004c18 	.word	0x20004c18
 80065b0:	08006521 	.word	0x08006521

080065b4 <__sfp_lock_acquire>:
 80065b4:	4801      	ldr	r0, [pc, #4]	; (80065bc <__sfp_lock_acquire+0x8>)
 80065b6:	f000 b912 	b.w	80067de <__retarget_lock_acquire_recursive>
 80065ba:	bf00      	nop
 80065bc:	20004d59 	.word	0x20004d59

080065c0 <__sfp_lock_release>:
 80065c0:	4801      	ldr	r0, [pc, #4]	; (80065c8 <__sfp_lock_release+0x8>)
 80065c2:	f000 b90d 	b.w	80067e0 <__retarget_lock_release_recursive>
 80065c6:	bf00      	nop
 80065c8:	20004d59 	.word	0x20004d59

080065cc <__sinit>:
 80065cc:	b510      	push	{r4, lr}
 80065ce:	4604      	mov	r4, r0
 80065d0:	f7ff fff0 	bl	80065b4 <__sfp_lock_acquire>
 80065d4:	6a23      	ldr	r3, [r4, #32]
 80065d6:	b11b      	cbz	r3, 80065e0 <__sinit+0x14>
 80065d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065dc:	f7ff bff0 	b.w	80065c0 <__sfp_lock_release>
 80065e0:	4b04      	ldr	r3, [pc, #16]	; (80065f4 <__sinit+0x28>)
 80065e2:	6223      	str	r3, [r4, #32]
 80065e4:	4b04      	ldr	r3, [pc, #16]	; (80065f8 <__sinit+0x2c>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d1f5      	bne.n	80065d8 <__sinit+0xc>
 80065ec:	f7ff ffc4 	bl	8006578 <global_stdio_init.part.0>
 80065f0:	e7f2      	b.n	80065d8 <__sinit+0xc>
 80065f2:	bf00      	nop
 80065f4:	08006539 	.word	0x08006539
 80065f8:	20004d50 	.word	0x20004d50

080065fc <_fwalk_sglue>:
 80065fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006600:	4607      	mov	r7, r0
 8006602:	4688      	mov	r8, r1
 8006604:	4614      	mov	r4, r2
 8006606:	2600      	movs	r6, #0
 8006608:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800660c:	f1b9 0901 	subs.w	r9, r9, #1
 8006610:	d505      	bpl.n	800661e <_fwalk_sglue+0x22>
 8006612:	6824      	ldr	r4, [r4, #0]
 8006614:	2c00      	cmp	r4, #0
 8006616:	d1f7      	bne.n	8006608 <_fwalk_sglue+0xc>
 8006618:	4630      	mov	r0, r6
 800661a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800661e:	89ab      	ldrh	r3, [r5, #12]
 8006620:	2b01      	cmp	r3, #1
 8006622:	d907      	bls.n	8006634 <_fwalk_sglue+0x38>
 8006624:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006628:	3301      	adds	r3, #1
 800662a:	d003      	beq.n	8006634 <_fwalk_sglue+0x38>
 800662c:	4629      	mov	r1, r5
 800662e:	4638      	mov	r0, r7
 8006630:	47c0      	blx	r8
 8006632:	4306      	orrs	r6, r0
 8006634:	3568      	adds	r5, #104	; 0x68
 8006636:	e7e9      	b.n	800660c <_fwalk_sglue+0x10>

08006638 <iprintf>:
 8006638:	b40f      	push	{r0, r1, r2, r3}
 800663a:	b507      	push	{r0, r1, r2, lr}
 800663c:	4906      	ldr	r1, [pc, #24]	; (8006658 <iprintf+0x20>)
 800663e:	ab04      	add	r3, sp, #16
 8006640:	6808      	ldr	r0, [r1, #0]
 8006642:	f853 2b04 	ldr.w	r2, [r3], #4
 8006646:	6881      	ldr	r1, [r0, #8]
 8006648:	9301      	str	r3, [sp, #4]
 800664a:	f001 fbf9 	bl	8007e40 <_vfiprintf_r>
 800664e:	b003      	add	sp, #12
 8006650:	f85d eb04 	ldr.w	lr, [sp], #4
 8006654:	b004      	add	sp, #16
 8006656:	4770      	bx	lr
 8006658:	200000c4 	.word	0x200000c4

0800665c <__sread>:
 800665c:	b510      	push	{r4, lr}
 800665e:	460c      	mov	r4, r1
 8006660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006664:	f000 f86c 	bl	8006740 <_read_r>
 8006668:	2800      	cmp	r0, #0
 800666a:	bfab      	itete	ge
 800666c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800666e:	89a3      	ldrhlt	r3, [r4, #12]
 8006670:	181b      	addge	r3, r3, r0
 8006672:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006676:	bfac      	ite	ge
 8006678:	6563      	strge	r3, [r4, #84]	; 0x54
 800667a:	81a3      	strhlt	r3, [r4, #12]
 800667c:	bd10      	pop	{r4, pc}

0800667e <__swrite>:
 800667e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006682:	461f      	mov	r7, r3
 8006684:	898b      	ldrh	r3, [r1, #12]
 8006686:	05db      	lsls	r3, r3, #23
 8006688:	4605      	mov	r5, r0
 800668a:	460c      	mov	r4, r1
 800668c:	4616      	mov	r6, r2
 800668e:	d505      	bpl.n	800669c <__swrite+0x1e>
 8006690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006694:	2302      	movs	r3, #2
 8006696:	2200      	movs	r2, #0
 8006698:	f000 f840 	bl	800671c <_lseek_r>
 800669c:	89a3      	ldrh	r3, [r4, #12]
 800669e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066a6:	81a3      	strh	r3, [r4, #12]
 80066a8:	4632      	mov	r2, r6
 80066aa:	463b      	mov	r3, r7
 80066ac:	4628      	mov	r0, r5
 80066ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066b2:	f000 b857 	b.w	8006764 <_write_r>

080066b6 <__sseek>:
 80066b6:	b510      	push	{r4, lr}
 80066b8:	460c      	mov	r4, r1
 80066ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066be:	f000 f82d 	bl	800671c <_lseek_r>
 80066c2:	1c43      	adds	r3, r0, #1
 80066c4:	89a3      	ldrh	r3, [r4, #12]
 80066c6:	bf15      	itete	ne
 80066c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80066ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80066ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80066d2:	81a3      	strheq	r3, [r4, #12]
 80066d4:	bf18      	it	ne
 80066d6:	81a3      	strhne	r3, [r4, #12]
 80066d8:	bd10      	pop	{r4, pc}

080066da <__sclose>:
 80066da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066de:	f000 b80d 	b.w	80066fc <_close_r>

080066e2 <memset>:
 80066e2:	4402      	add	r2, r0
 80066e4:	4603      	mov	r3, r0
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d100      	bne.n	80066ec <memset+0xa>
 80066ea:	4770      	bx	lr
 80066ec:	f803 1b01 	strb.w	r1, [r3], #1
 80066f0:	e7f9      	b.n	80066e6 <memset+0x4>
	...

080066f4 <_localeconv_r>:
 80066f4:	4800      	ldr	r0, [pc, #0]	; (80066f8 <_localeconv_r+0x4>)
 80066f6:	4770      	bx	lr
 80066f8:	200001b8 	.word	0x200001b8

080066fc <_close_r>:
 80066fc:	b538      	push	{r3, r4, r5, lr}
 80066fe:	4d06      	ldr	r5, [pc, #24]	; (8006718 <_close_r+0x1c>)
 8006700:	2300      	movs	r3, #0
 8006702:	4604      	mov	r4, r0
 8006704:	4608      	mov	r0, r1
 8006706:	602b      	str	r3, [r5, #0]
 8006708:	f7fa fc6f 	bl	8000fea <_close>
 800670c:	1c43      	adds	r3, r0, #1
 800670e:	d102      	bne.n	8006716 <_close_r+0x1a>
 8006710:	682b      	ldr	r3, [r5, #0]
 8006712:	b103      	cbz	r3, 8006716 <_close_r+0x1a>
 8006714:	6023      	str	r3, [r4, #0]
 8006716:	bd38      	pop	{r3, r4, r5, pc}
 8006718:	20004d54 	.word	0x20004d54

0800671c <_lseek_r>:
 800671c:	b538      	push	{r3, r4, r5, lr}
 800671e:	4d07      	ldr	r5, [pc, #28]	; (800673c <_lseek_r+0x20>)
 8006720:	4604      	mov	r4, r0
 8006722:	4608      	mov	r0, r1
 8006724:	4611      	mov	r1, r2
 8006726:	2200      	movs	r2, #0
 8006728:	602a      	str	r2, [r5, #0]
 800672a:	461a      	mov	r2, r3
 800672c:	f7fa fc84 	bl	8001038 <_lseek>
 8006730:	1c43      	adds	r3, r0, #1
 8006732:	d102      	bne.n	800673a <_lseek_r+0x1e>
 8006734:	682b      	ldr	r3, [r5, #0]
 8006736:	b103      	cbz	r3, 800673a <_lseek_r+0x1e>
 8006738:	6023      	str	r3, [r4, #0]
 800673a:	bd38      	pop	{r3, r4, r5, pc}
 800673c:	20004d54 	.word	0x20004d54

08006740 <_read_r>:
 8006740:	b538      	push	{r3, r4, r5, lr}
 8006742:	4d07      	ldr	r5, [pc, #28]	; (8006760 <_read_r+0x20>)
 8006744:	4604      	mov	r4, r0
 8006746:	4608      	mov	r0, r1
 8006748:	4611      	mov	r1, r2
 800674a:	2200      	movs	r2, #0
 800674c:	602a      	str	r2, [r5, #0]
 800674e:	461a      	mov	r2, r3
 8006750:	f7fa fc12 	bl	8000f78 <_read>
 8006754:	1c43      	adds	r3, r0, #1
 8006756:	d102      	bne.n	800675e <_read_r+0x1e>
 8006758:	682b      	ldr	r3, [r5, #0]
 800675a:	b103      	cbz	r3, 800675e <_read_r+0x1e>
 800675c:	6023      	str	r3, [r4, #0]
 800675e:	bd38      	pop	{r3, r4, r5, pc}
 8006760:	20004d54 	.word	0x20004d54

08006764 <_write_r>:
 8006764:	b538      	push	{r3, r4, r5, lr}
 8006766:	4d07      	ldr	r5, [pc, #28]	; (8006784 <_write_r+0x20>)
 8006768:	4604      	mov	r4, r0
 800676a:	4608      	mov	r0, r1
 800676c:	4611      	mov	r1, r2
 800676e:	2200      	movs	r2, #0
 8006770:	602a      	str	r2, [r5, #0]
 8006772:	461a      	mov	r2, r3
 8006774:	f7fa fc1d 	bl	8000fb2 <_write>
 8006778:	1c43      	adds	r3, r0, #1
 800677a:	d102      	bne.n	8006782 <_write_r+0x1e>
 800677c:	682b      	ldr	r3, [r5, #0]
 800677e:	b103      	cbz	r3, 8006782 <_write_r+0x1e>
 8006780:	6023      	str	r3, [r4, #0]
 8006782:	bd38      	pop	{r3, r4, r5, pc}
 8006784:	20004d54 	.word	0x20004d54

08006788 <__errno>:
 8006788:	4b01      	ldr	r3, [pc, #4]	; (8006790 <__errno+0x8>)
 800678a:	6818      	ldr	r0, [r3, #0]
 800678c:	4770      	bx	lr
 800678e:	bf00      	nop
 8006790:	200000c4 	.word	0x200000c4

08006794 <__libc_init_array>:
 8006794:	b570      	push	{r4, r5, r6, lr}
 8006796:	4d0d      	ldr	r5, [pc, #52]	; (80067cc <__libc_init_array+0x38>)
 8006798:	4c0d      	ldr	r4, [pc, #52]	; (80067d0 <__libc_init_array+0x3c>)
 800679a:	1b64      	subs	r4, r4, r5
 800679c:	10a4      	asrs	r4, r4, #2
 800679e:	2600      	movs	r6, #0
 80067a0:	42a6      	cmp	r6, r4
 80067a2:	d109      	bne.n	80067b8 <__libc_init_array+0x24>
 80067a4:	4d0b      	ldr	r5, [pc, #44]	; (80067d4 <__libc_init_array+0x40>)
 80067a6:	4c0c      	ldr	r4, [pc, #48]	; (80067d8 <__libc_init_array+0x44>)
 80067a8:	f001 feee 	bl	8008588 <_init>
 80067ac:	1b64      	subs	r4, r4, r5
 80067ae:	10a4      	asrs	r4, r4, #2
 80067b0:	2600      	movs	r6, #0
 80067b2:	42a6      	cmp	r6, r4
 80067b4:	d105      	bne.n	80067c2 <__libc_init_array+0x2e>
 80067b6:	bd70      	pop	{r4, r5, r6, pc}
 80067b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80067bc:	4798      	blx	r3
 80067be:	3601      	adds	r6, #1
 80067c0:	e7ee      	b.n	80067a0 <__libc_init_array+0xc>
 80067c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80067c6:	4798      	blx	r3
 80067c8:	3601      	adds	r6, #1
 80067ca:	e7f2      	b.n	80067b2 <__libc_init_array+0x1e>
 80067cc:	0800897c 	.word	0x0800897c
 80067d0:	0800897c 	.word	0x0800897c
 80067d4:	0800897c 	.word	0x0800897c
 80067d8:	08008980 	.word	0x08008980

080067dc <__retarget_lock_init_recursive>:
 80067dc:	4770      	bx	lr

080067de <__retarget_lock_acquire_recursive>:
 80067de:	4770      	bx	lr

080067e0 <__retarget_lock_release_recursive>:
 80067e0:	4770      	bx	lr

080067e2 <memcpy>:
 80067e2:	440a      	add	r2, r1
 80067e4:	4291      	cmp	r1, r2
 80067e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80067ea:	d100      	bne.n	80067ee <memcpy+0xc>
 80067ec:	4770      	bx	lr
 80067ee:	b510      	push	{r4, lr}
 80067f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067f8:	4291      	cmp	r1, r2
 80067fa:	d1f9      	bne.n	80067f0 <memcpy+0xe>
 80067fc:	bd10      	pop	{r4, pc}

080067fe <quorem>:
 80067fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006802:	6903      	ldr	r3, [r0, #16]
 8006804:	690c      	ldr	r4, [r1, #16]
 8006806:	42a3      	cmp	r3, r4
 8006808:	4607      	mov	r7, r0
 800680a:	db7e      	blt.n	800690a <quorem+0x10c>
 800680c:	3c01      	subs	r4, #1
 800680e:	f101 0814 	add.w	r8, r1, #20
 8006812:	f100 0514 	add.w	r5, r0, #20
 8006816:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800681a:	9301      	str	r3, [sp, #4]
 800681c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006820:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006824:	3301      	adds	r3, #1
 8006826:	429a      	cmp	r2, r3
 8006828:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800682c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006830:	fbb2 f6f3 	udiv	r6, r2, r3
 8006834:	d331      	bcc.n	800689a <quorem+0x9c>
 8006836:	f04f 0e00 	mov.w	lr, #0
 800683a:	4640      	mov	r0, r8
 800683c:	46ac      	mov	ip, r5
 800683e:	46f2      	mov	sl, lr
 8006840:	f850 2b04 	ldr.w	r2, [r0], #4
 8006844:	b293      	uxth	r3, r2
 8006846:	fb06 e303 	mla	r3, r6, r3, lr
 800684a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800684e:	0c1a      	lsrs	r2, r3, #16
 8006850:	b29b      	uxth	r3, r3
 8006852:	ebaa 0303 	sub.w	r3, sl, r3
 8006856:	f8dc a000 	ldr.w	sl, [ip]
 800685a:	fa13 f38a 	uxtah	r3, r3, sl
 800685e:	fb06 220e 	mla	r2, r6, lr, r2
 8006862:	9300      	str	r3, [sp, #0]
 8006864:	9b00      	ldr	r3, [sp, #0]
 8006866:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800686a:	b292      	uxth	r2, r2
 800686c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006870:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006874:	f8bd 3000 	ldrh.w	r3, [sp]
 8006878:	4581      	cmp	r9, r0
 800687a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800687e:	f84c 3b04 	str.w	r3, [ip], #4
 8006882:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006886:	d2db      	bcs.n	8006840 <quorem+0x42>
 8006888:	f855 300b 	ldr.w	r3, [r5, fp]
 800688c:	b92b      	cbnz	r3, 800689a <quorem+0x9c>
 800688e:	9b01      	ldr	r3, [sp, #4]
 8006890:	3b04      	subs	r3, #4
 8006892:	429d      	cmp	r5, r3
 8006894:	461a      	mov	r2, r3
 8006896:	d32c      	bcc.n	80068f2 <quorem+0xf4>
 8006898:	613c      	str	r4, [r7, #16]
 800689a:	4638      	mov	r0, r7
 800689c:	f001 f9a6 	bl	8007bec <__mcmp>
 80068a0:	2800      	cmp	r0, #0
 80068a2:	db22      	blt.n	80068ea <quorem+0xec>
 80068a4:	3601      	adds	r6, #1
 80068a6:	4629      	mov	r1, r5
 80068a8:	2000      	movs	r0, #0
 80068aa:	f858 2b04 	ldr.w	r2, [r8], #4
 80068ae:	f8d1 c000 	ldr.w	ip, [r1]
 80068b2:	b293      	uxth	r3, r2
 80068b4:	1ac3      	subs	r3, r0, r3
 80068b6:	0c12      	lsrs	r2, r2, #16
 80068b8:	fa13 f38c 	uxtah	r3, r3, ip
 80068bc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80068c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068ca:	45c1      	cmp	r9, r8
 80068cc:	f841 3b04 	str.w	r3, [r1], #4
 80068d0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80068d4:	d2e9      	bcs.n	80068aa <quorem+0xac>
 80068d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068de:	b922      	cbnz	r2, 80068ea <quorem+0xec>
 80068e0:	3b04      	subs	r3, #4
 80068e2:	429d      	cmp	r5, r3
 80068e4:	461a      	mov	r2, r3
 80068e6:	d30a      	bcc.n	80068fe <quorem+0x100>
 80068e8:	613c      	str	r4, [r7, #16]
 80068ea:	4630      	mov	r0, r6
 80068ec:	b003      	add	sp, #12
 80068ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068f2:	6812      	ldr	r2, [r2, #0]
 80068f4:	3b04      	subs	r3, #4
 80068f6:	2a00      	cmp	r2, #0
 80068f8:	d1ce      	bne.n	8006898 <quorem+0x9a>
 80068fa:	3c01      	subs	r4, #1
 80068fc:	e7c9      	b.n	8006892 <quorem+0x94>
 80068fe:	6812      	ldr	r2, [r2, #0]
 8006900:	3b04      	subs	r3, #4
 8006902:	2a00      	cmp	r2, #0
 8006904:	d1f0      	bne.n	80068e8 <quorem+0xea>
 8006906:	3c01      	subs	r4, #1
 8006908:	e7eb      	b.n	80068e2 <quorem+0xe4>
 800690a:	2000      	movs	r0, #0
 800690c:	e7ee      	b.n	80068ec <quorem+0xee>
	...

08006910 <_dtoa_r>:
 8006910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006914:	ed2d 8b04 	vpush	{d8-d9}
 8006918:	69c5      	ldr	r5, [r0, #28]
 800691a:	b093      	sub	sp, #76	; 0x4c
 800691c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006920:	ec57 6b10 	vmov	r6, r7, d0
 8006924:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006928:	9107      	str	r1, [sp, #28]
 800692a:	4604      	mov	r4, r0
 800692c:	920a      	str	r2, [sp, #40]	; 0x28
 800692e:	930d      	str	r3, [sp, #52]	; 0x34
 8006930:	b975      	cbnz	r5, 8006950 <_dtoa_r+0x40>
 8006932:	2010      	movs	r0, #16
 8006934:	f000 fe2a 	bl	800758c <malloc>
 8006938:	4602      	mov	r2, r0
 800693a:	61e0      	str	r0, [r4, #28]
 800693c:	b920      	cbnz	r0, 8006948 <_dtoa_r+0x38>
 800693e:	4bae      	ldr	r3, [pc, #696]	; (8006bf8 <_dtoa_r+0x2e8>)
 8006940:	21ef      	movs	r1, #239	; 0xef
 8006942:	48ae      	ldr	r0, [pc, #696]	; (8006bfc <_dtoa_r+0x2ec>)
 8006944:	f001 fcea 	bl	800831c <__assert_func>
 8006948:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800694c:	6005      	str	r5, [r0, #0]
 800694e:	60c5      	str	r5, [r0, #12]
 8006950:	69e3      	ldr	r3, [r4, #28]
 8006952:	6819      	ldr	r1, [r3, #0]
 8006954:	b151      	cbz	r1, 800696c <_dtoa_r+0x5c>
 8006956:	685a      	ldr	r2, [r3, #4]
 8006958:	604a      	str	r2, [r1, #4]
 800695a:	2301      	movs	r3, #1
 800695c:	4093      	lsls	r3, r2
 800695e:	608b      	str	r3, [r1, #8]
 8006960:	4620      	mov	r0, r4
 8006962:	f000 ff07 	bl	8007774 <_Bfree>
 8006966:	69e3      	ldr	r3, [r4, #28]
 8006968:	2200      	movs	r2, #0
 800696a:	601a      	str	r2, [r3, #0]
 800696c:	1e3b      	subs	r3, r7, #0
 800696e:	bfbb      	ittet	lt
 8006970:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006974:	9303      	strlt	r3, [sp, #12]
 8006976:	2300      	movge	r3, #0
 8006978:	2201      	movlt	r2, #1
 800697a:	bfac      	ite	ge
 800697c:	f8c8 3000 	strge.w	r3, [r8]
 8006980:	f8c8 2000 	strlt.w	r2, [r8]
 8006984:	4b9e      	ldr	r3, [pc, #632]	; (8006c00 <_dtoa_r+0x2f0>)
 8006986:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800698a:	ea33 0308 	bics.w	r3, r3, r8
 800698e:	d11b      	bne.n	80069c8 <_dtoa_r+0xb8>
 8006990:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006992:	f242 730f 	movw	r3, #9999	; 0x270f
 8006996:	6013      	str	r3, [r2, #0]
 8006998:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800699c:	4333      	orrs	r3, r6
 800699e:	f000 8593 	beq.w	80074c8 <_dtoa_r+0xbb8>
 80069a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069a4:	b963      	cbnz	r3, 80069c0 <_dtoa_r+0xb0>
 80069a6:	4b97      	ldr	r3, [pc, #604]	; (8006c04 <_dtoa_r+0x2f4>)
 80069a8:	e027      	b.n	80069fa <_dtoa_r+0xea>
 80069aa:	4b97      	ldr	r3, [pc, #604]	; (8006c08 <_dtoa_r+0x2f8>)
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	3308      	adds	r3, #8
 80069b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80069b2:	6013      	str	r3, [r2, #0]
 80069b4:	9800      	ldr	r0, [sp, #0]
 80069b6:	b013      	add	sp, #76	; 0x4c
 80069b8:	ecbd 8b04 	vpop	{d8-d9}
 80069bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069c0:	4b90      	ldr	r3, [pc, #576]	; (8006c04 <_dtoa_r+0x2f4>)
 80069c2:	9300      	str	r3, [sp, #0]
 80069c4:	3303      	adds	r3, #3
 80069c6:	e7f3      	b.n	80069b0 <_dtoa_r+0xa0>
 80069c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80069cc:	2200      	movs	r2, #0
 80069ce:	ec51 0b17 	vmov	r0, r1, d7
 80069d2:	eeb0 8a47 	vmov.f32	s16, s14
 80069d6:	eef0 8a67 	vmov.f32	s17, s15
 80069da:	2300      	movs	r3, #0
 80069dc:	f7fa f87c 	bl	8000ad8 <__aeabi_dcmpeq>
 80069e0:	4681      	mov	r9, r0
 80069e2:	b160      	cbz	r0, 80069fe <_dtoa_r+0xee>
 80069e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80069e6:	2301      	movs	r3, #1
 80069e8:	6013      	str	r3, [r2, #0]
 80069ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	f000 8568 	beq.w	80074c2 <_dtoa_r+0xbb2>
 80069f2:	4b86      	ldr	r3, [pc, #536]	; (8006c0c <_dtoa_r+0x2fc>)
 80069f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80069f6:	6013      	str	r3, [r2, #0]
 80069f8:	3b01      	subs	r3, #1
 80069fa:	9300      	str	r3, [sp, #0]
 80069fc:	e7da      	b.n	80069b4 <_dtoa_r+0xa4>
 80069fe:	aa10      	add	r2, sp, #64	; 0x40
 8006a00:	a911      	add	r1, sp, #68	; 0x44
 8006a02:	4620      	mov	r0, r4
 8006a04:	eeb0 0a48 	vmov.f32	s0, s16
 8006a08:	eef0 0a68 	vmov.f32	s1, s17
 8006a0c:	f001 f994 	bl	8007d38 <__d2b>
 8006a10:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006a14:	4682      	mov	sl, r0
 8006a16:	2d00      	cmp	r5, #0
 8006a18:	d07f      	beq.n	8006b1a <_dtoa_r+0x20a>
 8006a1a:	ee18 3a90 	vmov	r3, s17
 8006a1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a22:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006a26:	ec51 0b18 	vmov	r0, r1, d8
 8006a2a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006a2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006a32:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006a36:	4619      	mov	r1, r3
 8006a38:	2200      	movs	r2, #0
 8006a3a:	4b75      	ldr	r3, [pc, #468]	; (8006c10 <_dtoa_r+0x300>)
 8006a3c:	f7f9 fc2c 	bl	8000298 <__aeabi_dsub>
 8006a40:	a367      	add	r3, pc, #412	; (adr r3, 8006be0 <_dtoa_r+0x2d0>)
 8006a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a46:	f7f9 fddf 	bl	8000608 <__aeabi_dmul>
 8006a4a:	a367      	add	r3, pc, #412	; (adr r3, 8006be8 <_dtoa_r+0x2d8>)
 8006a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a50:	f7f9 fc24 	bl	800029c <__adddf3>
 8006a54:	4606      	mov	r6, r0
 8006a56:	4628      	mov	r0, r5
 8006a58:	460f      	mov	r7, r1
 8006a5a:	f7f9 fd6b 	bl	8000534 <__aeabi_i2d>
 8006a5e:	a364      	add	r3, pc, #400	; (adr r3, 8006bf0 <_dtoa_r+0x2e0>)
 8006a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a64:	f7f9 fdd0 	bl	8000608 <__aeabi_dmul>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	4630      	mov	r0, r6
 8006a6e:	4639      	mov	r1, r7
 8006a70:	f7f9 fc14 	bl	800029c <__adddf3>
 8006a74:	4606      	mov	r6, r0
 8006a76:	460f      	mov	r7, r1
 8006a78:	f7fa f876 	bl	8000b68 <__aeabi_d2iz>
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	4683      	mov	fp, r0
 8006a80:	2300      	movs	r3, #0
 8006a82:	4630      	mov	r0, r6
 8006a84:	4639      	mov	r1, r7
 8006a86:	f7fa f831 	bl	8000aec <__aeabi_dcmplt>
 8006a8a:	b148      	cbz	r0, 8006aa0 <_dtoa_r+0x190>
 8006a8c:	4658      	mov	r0, fp
 8006a8e:	f7f9 fd51 	bl	8000534 <__aeabi_i2d>
 8006a92:	4632      	mov	r2, r6
 8006a94:	463b      	mov	r3, r7
 8006a96:	f7fa f81f 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a9a:	b908      	cbnz	r0, 8006aa0 <_dtoa_r+0x190>
 8006a9c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006aa0:	f1bb 0f16 	cmp.w	fp, #22
 8006aa4:	d857      	bhi.n	8006b56 <_dtoa_r+0x246>
 8006aa6:	4b5b      	ldr	r3, [pc, #364]	; (8006c14 <_dtoa_r+0x304>)
 8006aa8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab0:	ec51 0b18 	vmov	r0, r1, d8
 8006ab4:	f7fa f81a 	bl	8000aec <__aeabi_dcmplt>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	d04e      	beq.n	8006b5a <_dtoa_r+0x24a>
 8006abc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	930c      	str	r3, [sp, #48]	; 0x30
 8006ac4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ac6:	1b5b      	subs	r3, r3, r5
 8006ac8:	1e5a      	subs	r2, r3, #1
 8006aca:	bf45      	ittet	mi
 8006acc:	f1c3 0301 	rsbmi	r3, r3, #1
 8006ad0:	9305      	strmi	r3, [sp, #20]
 8006ad2:	2300      	movpl	r3, #0
 8006ad4:	2300      	movmi	r3, #0
 8006ad6:	9206      	str	r2, [sp, #24]
 8006ad8:	bf54      	ite	pl
 8006ada:	9305      	strpl	r3, [sp, #20]
 8006adc:	9306      	strmi	r3, [sp, #24]
 8006ade:	f1bb 0f00 	cmp.w	fp, #0
 8006ae2:	db3c      	blt.n	8006b5e <_dtoa_r+0x24e>
 8006ae4:	9b06      	ldr	r3, [sp, #24]
 8006ae6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006aea:	445b      	add	r3, fp
 8006aec:	9306      	str	r3, [sp, #24]
 8006aee:	2300      	movs	r3, #0
 8006af0:	9308      	str	r3, [sp, #32]
 8006af2:	9b07      	ldr	r3, [sp, #28]
 8006af4:	2b09      	cmp	r3, #9
 8006af6:	d868      	bhi.n	8006bca <_dtoa_r+0x2ba>
 8006af8:	2b05      	cmp	r3, #5
 8006afa:	bfc4      	itt	gt
 8006afc:	3b04      	subgt	r3, #4
 8006afe:	9307      	strgt	r3, [sp, #28]
 8006b00:	9b07      	ldr	r3, [sp, #28]
 8006b02:	f1a3 0302 	sub.w	r3, r3, #2
 8006b06:	bfcc      	ite	gt
 8006b08:	2500      	movgt	r5, #0
 8006b0a:	2501      	movle	r5, #1
 8006b0c:	2b03      	cmp	r3, #3
 8006b0e:	f200 8085 	bhi.w	8006c1c <_dtoa_r+0x30c>
 8006b12:	e8df f003 	tbb	[pc, r3]
 8006b16:	3b2e      	.short	0x3b2e
 8006b18:	5839      	.short	0x5839
 8006b1a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006b1e:	441d      	add	r5, r3
 8006b20:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006b24:	2b20      	cmp	r3, #32
 8006b26:	bfc1      	itttt	gt
 8006b28:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006b2c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006b30:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006b34:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006b38:	bfd6      	itet	le
 8006b3a:	f1c3 0320 	rsble	r3, r3, #32
 8006b3e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006b42:	fa06 f003 	lslle.w	r0, r6, r3
 8006b46:	f7f9 fce5 	bl	8000514 <__aeabi_ui2d>
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006b50:	3d01      	subs	r5, #1
 8006b52:	920e      	str	r2, [sp, #56]	; 0x38
 8006b54:	e76f      	b.n	8006a36 <_dtoa_r+0x126>
 8006b56:	2301      	movs	r3, #1
 8006b58:	e7b3      	b.n	8006ac2 <_dtoa_r+0x1b2>
 8006b5a:	900c      	str	r0, [sp, #48]	; 0x30
 8006b5c:	e7b2      	b.n	8006ac4 <_dtoa_r+0x1b4>
 8006b5e:	9b05      	ldr	r3, [sp, #20]
 8006b60:	eba3 030b 	sub.w	r3, r3, fp
 8006b64:	9305      	str	r3, [sp, #20]
 8006b66:	f1cb 0300 	rsb	r3, fp, #0
 8006b6a:	9308      	str	r3, [sp, #32]
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b70:	e7bf      	b.n	8006af2 <_dtoa_r+0x1e2>
 8006b72:	2300      	movs	r3, #0
 8006b74:	9309      	str	r3, [sp, #36]	; 0x24
 8006b76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	dc52      	bgt.n	8006c22 <_dtoa_r+0x312>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	9301      	str	r3, [sp, #4]
 8006b80:	9304      	str	r3, [sp, #16]
 8006b82:	461a      	mov	r2, r3
 8006b84:	920a      	str	r2, [sp, #40]	; 0x28
 8006b86:	e00b      	b.n	8006ba0 <_dtoa_r+0x290>
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e7f3      	b.n	8006b74 <_dtoa_r+0x264>
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8006b90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b92:	445b      	add	r3, fp
 8006b94:	9301      	str	r3, [sp, #4]
 8006b96:	3301      	adds	r3, #1
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	9304      	str	r3, [sp, #16]
 8006b9c:	bfb8      	it	lt
 8006b9e:	2301      	movlt	r3, #1
 8006ba0:	69e0      	ldr	r0, [r4, #28]
 8006ba2:	2100      	movs	r1, #0
 8006ba4:	2204      	movs	r2, #4
 8006ba6:	f102 0614 	add.w	r6, r2, #20
 8006baa:	429e      	cmp	r6, r3
 8006bac:	d93d      	bls.n	8006c2a <_dtoa_r+0x31a>
 8006bae:	6041      	str	r1, [r0, #4]
 8006bb0:	4620      	mov	r0, r4
 8006bb2:	f000 fd9f 	bl	80076f4 <_Balloc>
 8006bb6:	9000      	str	r0, [sp, #0]
 8006bb8:	2800      	cmp	r0, #0
 8006bba:	d139      	bne.n	8006c30 <_dtoa_r+0x320>
 8006bbc:	4b16      	ldr	r3, [pc, #88]	; (8006c18 <_dtoa_r+0x308>)
 8006bbe:	4602      	mov	r2, r0
 8006bc0:	f240 11af 	movw	r1, #431	; 0x1af
 8006bc4:	e6bd      	b.n	8006942 <_dtoa_r+0x32>
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e7e1      	b.n	8006b8e <_dtoa_r+0x27e>
 8006bca:	2501      	movs	r5, #1
 8006bcc:	2300      	movs	r3, #0
 8006bce:	9307      	str	r3, [sp, #28]
 8006bd0:	9509      	str	r5, [sp, #36]	; 0x24
 8006bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8006bd6:	9301      	str	r3, [sp, #4]
 8006bd8:	9304      	str	r3, [sp, #16]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	2312      	movs	r3, #18
 8006bde:	e7d1      	b.n	8006b84 <_dtoa_r+0x274>
 8006be0:	636f4361 	.word	0x636f4361
 8006be4:	3fd287a7 	.word	0x3fd287a7
 8006be8:	8b60c8b3 	.word	0x8b60c8b3
 8006bec:	3fc68a28 	.word	0x3fc68a28
 8006bf0:	509f79fb 	.word	0x509f79fb
 8006bf4:	3fd34413 	.word	0x3fd34413
 8006bf8:	08008648 	.word	0x08008648
 8006bfc:	0800865f 	.word	0x0800865f
 8006c00:	7ff00000 	.word	0x7ff00000
 8006c04:	08008644 	.word	0x08008644
 8006c08:	0800863b 	.word	0x0800863b
 8006c0c:	08008618 	.word	0x08008618
 8006c10:	3ff80000 	.word	0x3ff80000
 8006c14:	08008750 	.word	0x08008750
 8006c18:	080086b7 	.word	0x080086b7
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	9309      	str	r3, [sp, #36]	; 0x24
 8006c20:	e7d7      	b.n	8006bd2 <_dtoa_r+0x2c2>
 8006c22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c24:	9301      	str	r3, [sp, #4]
 8006c26:	9304      	str	r3, [sp, #16]
 8006c28:	e7ba      	b.n	8006ba0 <_dtoa_r+0x290>
 8006c2a:	3101      	adds	r1, #1
 8006c2c:	0052      	lsls	r2, r2, #1
 8006c2e:	e7ba      	b.n	8006ba6 <_dtoa_r+0x296>
 8006c30:	69e3      	ldr	r3, [r4, #28]
 8006c32:	9a00      	ldr	r2, [sp, #0]
 8006c34:	601a      	str	r2, [r3, #0]
 8006c36:	9b04      	ldr	r3, [sp, #16]
 8006c38:	2b0e      	cmp	r3, #14
 8006c3a:	f200 80a8 	bhi.w	8006d8e <_dtoa_r+0x47e>
 8006c3e:	2d00      	cmp	r5, #0
 8006c40:	f000 80a5 	beq.w	8006d8e <_dtoa_r+0x47e>
 8006c44:	f1bb 0f00 	cmp.w	fp, #0
 8006c48:	dd38      	ble.n	8006cbc <_dtoa_r+0x3ac>
 8006c4a:	4bc0      	ldr	r3, [pc, #768]	; (8006f4c <_dtoa_r+0x63c>)
 8006c4c:	f00b 020f 	and.w	r2, fp, #15
 8006c50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c54:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006c58:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006c5c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006c60:	d019      	beq.n	8006c96 <_dtoa_r+0x386>
 8006c62:	4bbb      	ldr	r3, [pc, #748]	; (8006f50 <_dtoa_r+0x640>)
 8006c64:	ec51 0b18 	vmov	r0, r1, d8
 8006c68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c6c:	f7f9 fdf6 	bl	800085c <__aeabi_ddiv>
 8006c70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c74:	f008 080f 	and.w	r8, r8, #15
 8006c78:	2503      	movs	r5, #3
 8006c7a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006f50 <_dtoa_r+0x640>
 8006c7e:	f1b8 0f00 	cmp.w	r8, #0
 8006c82:	d10a      	bne.n	8006c9a <_dtoa_r+0x38a>
 8006c84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c88:	4632      	mov	r2, r6
 8006c8a:	463b      	mov	r3, r7
 8006c8c:	f7f9 fde6 	bl	800085c <__aeabi_ddiv>
 8006c90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c94:	e02b      	b.n	8006cee <_dtoa_r+0x3de>
 8006c96:	2502      	movs	r5, #2
 8006c98:	e7ef      	b.n	8006c7a <_dtoa_r+0x36a>
 8006c9a:	f018 0f01 	tst.w	r8, #1
 8006c9e:	d008      	beq.n	8006cb2 <_dtoa_r+0x3a2>
 8006ca0:	4630      	mov	r0, r6
 8006ca2:	4639      	mov	r1, r7
 8006ca4:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006ca8:	f7f9 fcae 	bl	8000608 <__aeabi_dmul>
 8006cac:	3501      	adds	r5, #1
 8006cae:	4606      	mov	r6, r0
 8006cb0:	460f      	mov	r7, r1
 8006cb2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006cb6:	f109 0908 	add.w	r9, r9, #8
 8006cba:	e7e0      	b.n	8006c7e <_dtoa_r+0x36e>
 8006cbc:	f000 809f 	beq.w	8006dfe <_dtoa_r+0x4ee>
 8006cc0:	f1cb 0600 	rsb	r6, fp, #0
 8006cc4:	4ba1      	ldr	r3, [pc, #644]	; (8006f4c <_dtoa_r+0x63c>)
 8006cc6:	4fa2      	ldr	r7, [pc, #648]	; (8006f50 <_dtoa_r+0x640>)
 8006cc8:	f006 020f 	and.w	r2, r6, #15
 8006ccc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd4:	ec51 0b18 	vmov	r0, r1, d8
 8006cd8:	f7f9 fc96 	bl	8000608 <__aeabi_dmul>
 8006cdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ce0:	1136      	asrs	r6, r6, #4
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	2502      	movs	r5, #2
 8006ce6:	2e00      	cmp	r6, #0
 8006ce8:	d17e      	bne.n	8006de8 <_dtoa_r+0x4d8>
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d1d0      	bne.n	8006c90 <_dtoa_r+0x380>
 8006cee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006cf0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	f000 8084 	beq.w	8006e02 <_dtoa_r+0x4f2>
 8006cfa:	4b96      	ldr	r3, [pc, #600]	; (8006f54 <_dtoa_r+0x644>)
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	4640      	mov	r0, r8
 8006d00:	4649      	mov	r1, r9
 8006d02:	f7f9 fef3 	bl	8000aec <__aeabi_dcmplt>
 8006d06:	2800      	cmp	r0, #0
 8006d08:	d07b      	beq.n	8006e02 <_dtoa_r+0x4f2>
 8006d0a:	9b04      	ldr	r3, [sp, #16]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d078      	beq.n	8006e02 <_dtoa_r+0x4f2>
 8006d10:	9b01      	ldr	r3, [sp, #4]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	dd39      	ble.n	8006d8a <_dtoa_r+0x47a>
 8006d16:	4b90      	ldr	r3, [pc, #576]	; (8006f58 <_dtoa_r+0x648>)
 8006d18:	2200      	movs	r2, #0
 8006d1a:	4640      	mov	r0, r8
 8006d1c:	4649      	mov	r1, r9
 8006d1e:	f7f9 fc73 	bl	8000608 <__aeabi_dmul>
 8006d22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d26:	9e01      	ldr	r6, [sp, #4]
 8006d28:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006d2c:	3501      	adds	r5, #1
 8006d2e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006d32:	4628      	mov	r0, r5
 8006d34:	f7f9 fbfe 	bl	8000534 <__aeabi_i2d>
 8006d38:	4642      	mov	r2, r8
 8006d3a:	464b      	mov	r3, r9
 8006d3c:	f7f9 fc64 	bl	8000608 <__aeabi_dmul>
 8006d40:	4b86      	ldr	r3, [pc, #536]	; (8006f5c <_dtoa_r+0x64c>)
 8006d42:	2200      	movs	r2, #0
 8006d44:	f7f9 faaa 	bl	800029c <__adddf3>
 8006d48:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006d4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d50:	9303      	str	r3, [sp, #12]
 8006d52:	2e00      	cmp	r6, #0
 8006d54:	d158      	bne.n	8006e08 <_dtoa_r+0x4f8>
 8006d56:	4b82      	ldr	r3, [pc, #520]	; (8006f60 <_dtoa_r+0x650>)
 8006d58:	2200      	movs	r2, #0
 8006d5a:	4640      	mov	r0, r8
 8006d5c:	4649      	mov	r1, r9
 8006d5e:	f7f9 fa9b 	bl	8000298 <__aeabi_dsub>
 8006d62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d66:	4680      	mov	r8, r0
 8006d68:	4689      	mov	r9, r1
 8006d6a:	f7f9 fedd 	bl	8000b28 <__aeabi_dcmpgt>
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	f040 8296 	bne.w	80072a0 <_dtoa_r+0x990>
 8006d74:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006d78:	4640      	mov	r0, r8
 8006d7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d7e:	4649      	mov	r1, r9
 8006d80:	f7f9 feb4 	bl	8000aec <__aeabi_dcmplt>
 8006d84:	2800      	cmp	r0, #0
 8006d86:	f040 8289 	bne.w	800729c <_dtoa_r+0x98c>
 8006d8a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006d8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	f2c0 814e 	blt.w	8007032 <_dtoa_r+0x722>
 8006d96:	f1bb 0f0e 	cmp.w	fp, #14
 8006d9a:	f300 814a 	bgt.w	8007032 <_dtoa_r+0x722>
 8006d9e:	4b6b      	ldr	r3, [pc, #428]	; (8006f4c <_dtoa_r+0x63c>)
 8006da0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006da4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006da8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	f280 80dc 	bge.w	8006f68 <_dtoa_r+0x658>
 8006db0:	9b04      	ldr	r3, [sp, #16]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	f300 80d8 	bgt.w	8006f68 <_dtoa_r+0x658>
 8006db8:	f040 826f 	bne.w	800729a <_dtoa_r+0x98a>
 8006dbc:	4b68      	ldr	r3, [pc, #416]	; (8006f60 <_dtoa_r+0x650>)
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	4640      	mov	r0, r8
 8006dc2:	4649      	mov	r1, r9
 8006dc4:	f7f9 fc20 	bl	8000608 <__aeabi_dmul>
 8006dc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006dcc:	f7f9 fea2 	bl	8000b14 <__aeabi_dcmpge>
 8006dd0:	9e04      	ldr	r6, [sp, #16]
 8006dd2:	4637      	mov	r7, r6
 8006dd4:	2800      	cmp	r0, #0
 8006dd6:	f040 8245 	bne.w	8007264 <_dtoa_r+0x954>
 8006dda:	9d00      	ldr	r5, [sp, #0]
 8006ddc:	2331      	movs	r3, #49	; 0x31
 8006dde:	f805 3b01 	strb.w	r3, [r5], #1
 8006de2:	f10b 0b01 	add.w	fp, fp, #1
 8006de6:	e241      	b.n	800726c <_dtoa_r+0x95c>
 8006de8:	07f2      	lsls	r2, r6, #31
 8006dea:	d505      	bpl.n	8006df8 <_dtoa_r+0x4e8>
 8006dec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006df0:	f7f9 fc0a 	bl	8000608 <__aeabi_dmul>
 8006df4:	3501      	adds	r5, #1
 8006df6:	2301      	movs	r3, #1
 8006df8:	1076      	asrs	r6, r6, #1
 8006dfa:	3708      	adds	r7, #8
 8006dfc:	e773      	b.n	8006ce6 <_dtoa_r+0x3d6>
 8006dfe:	2502      	movs	r5, #2
 8006e00:	e775      	b.n	8006cee <_dtoa_r+0x3de>
 8006e02:	9e04      	ldr	r6, [sp, #16]
 8006e04:	465f      	mov	r7, fp
 8006e06:	e792      	b.n	8006d2e <_dtoa_r+0x41e>
 8006e08:	9900      	ldr	r1, [sp, #0]
 8006e0a:	4b50      	ldr	r3, [pc, #320]	; (8006f4c <_dtoa_r+0x63c>)
 8006e0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006e10:	4431      	add	r1, r6
 8006e12:	9102      	str	r1, [sp, #8]
 8006e14:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e16:	eeb0 9a47 	vmov.f32	s18, s14
 8006e1a:	eef0 9a67 	vmov.f32	s19, s15
 8006e1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006e22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e26:	2900      	cmp	r1, #0
 8006e28:	d044      	beq.n	8006eb4 <_dtoa_r+0x5a4>
 8006e2a:	494e      	ldr	r1, [pc, #312]	; (8006f64 <_dtoa_r+0x654>)
 8006e2c:	2000      	movs	r0, #0
 8006e2e:	f7f9 fd15 	bl	800085c <__aeabi_ddiv>
 8006e32:	ec53 2b19 	vmov	r2, r3, d9
 8006e36:	f7f9 fa2f 	bl	8000298 <__aeabi_dsub>
 8006e3a:	9d00      	ldr	r5, [sp, #0]
 8006e3c:	ec41 0b19 	vmov	d9, r0, r1
 8006e40:	4649      	mov	r1, r9
 8006e42:	4640      	mov	r0, r8
 8006e44:	f7f9 fe90 	bl	8000b68 <__aeabi_d2iz>
 8006e48:	4606      	mov	r6, r0
 8006e4a:	f7f9 fb73 	bl	8000534 <__aeabi_i2d>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	460b      	mov	r3, r1
 8006e52:	4640      	mov	r0, r8
 8006e54:	4649      	mov	r1, r9
 8006e56:	f7f9 fa1f 	bl	8000298 <__aeabi_dsub>
 8006e5a:	3630      	adds	r6, #48	; 0x30
 8006e5c:	f805 6b01 	strb.w	r6, [r5], #1
 8006e60:	ec53 2b19 	vmov	r2, r3, d9
 8006e64:	4680      	mov	r8, r0
 8006e66:	4689      	mov	r9, r1
 8006e68:	f7f9 fe40 	bl	8000aec <__aeabi_dcmplt>
 8006e6c:	2800      	cmp	r0, #0
 8006e6e:	d164      	bne.n	8006f3a <_dtoa_r+0x62a>
 8006e70:	4642      	mov	r2, r8
 8006e72:	464b      	mov	r3, r9
 8006e74:	4937      	ldr	r1, [pc, #220]	; (8006f54 <_dtoa_r+0x644>)
 8006e76:	2000      	movs	r0, #0
 8006e78:	f7f9 fa0e 	bl	8000298 <__aeabi_dsub>
 8006e7c:	ec53 2b19 	vmov	r2, r3, d9
 8006e80:	f7f9 fe34 	bl	8000aec <__aeabi_dcmplt>
 8006e84:	2800      	cmp	r0, #0
 8006e86:	f040 80b6 	bne.w	8006ff6 <_dtoa_r+0x6e6>
 8006e8a:	9b02      	ldr	r3, [sp, #8]
 8006e8c:	429d      	cmp	r5, r3
 8006e8e:	f43f af7c 	beq.w	8006d8a <_dtoa_r+0x47a>
 8006e92:	4b31      	ldr	r3, [pc, #196]	; (8006f58 <_dtoa_r+0x648>)
 8006e94:	ec51 0b19 	vmov	r0, r1, d9
 8006e98:	2200      	movs	r2, #0
 8006e9a:	f7f9 fbb5 	bl	8000608 <__aeabi_dmul>
 8006e9e:	4b2e      	ldr	r3, [pc, #184]	; (8006f58 <_dtoa_r+0x648>)
 8006ea0:	ec41 0b19 	vmov	d9, r0, r1
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	4640      	mov	r0, r8
 8006ea8:	4649      	mov	r1, r9
 8006eaa:	f7f9 fbad 	bl	8000608 <__aeabi_dmul>
 8006eae:	4680      	mov	r8, r0
 8006eb0:	4689      	mov	r9, r1
 8006eb2:	e7c5      	b.n	8006e40 <_dtoa_r+0x530>
 8006eb4:	ec51 0b17 	vmov	r0, r1, d7
 8006eb8:	f7f9 fba6 	bl	8000608 <__aeabi_dmul>
 8006ebc:	9b02      	ldr	r3, [sp, #8]
 8006ebe:	9d00      	ldr	r5, [sp, #0]
 8006ec0:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ec2:	ec41 0b19 	vmov	d9, r0, r1
 8006ec6:	4649      	mov	r1, r9
 8006ec8:	4640      	mov	r0, r8
 8006eca:	f7f9 fe4d 	bl	8000b68 <__aeabi_d2iz>
 8006ece:	4606      	mov	r6, r0
 8006ed0:	f7f9 fb30 	bl	8000534 <__aeabi_i2d>
 8006ed4:	3630      	adds	r6, #48	; 0x30
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	460b      	mov	r3, r1
 8006eda:	4640      	mov	r0, r8
 8006edc:	4649      	mov	r1, r9
 8006ede:	f7f9 f9db 	bl	8000298 <__aeabi_dsub>
 8006ee2:	f805 6b01 	strb.w	r6, [r5], #1
 8006ee6:	9b02      	ldr	r3, [sp, #8]
 8006ee8:	429d      	cmp	r5, r3
 8006eea:	4680      	mov	r8, r0
 8006eec:	4689      	mov	r9, r1
 8006eee:	f04f 0200 	mov.w	r2, #0
 8006ef2:	d124      	bne.n	8006f3e <_dtoa_r+0x62e>
 8006ef4:	4b1b      	ldr	r3, [pc, #108]	; (8006f64 <_dtoa_r+0x654>)
 8006ef6:	ec51 0b19 	vmov	r0, r1, d9
 8006efa:	f7f9 f9cf 	bl	800029c <__adddf3>
 8006efe:	4602      	mov	r2, r0
 8006f00:	460b      	mov	r3, r1
 8006f02:	4640      	mov	r0, r8
 8006f04:	4649      	mov	r1, r9
 8006f06:	f7f9 fe0f 	bl	8000b28 <__aeabi_dcmpgt>
 8006f0a:	2800      	cmp	r0, #0
 8006f0c:	d173      	bne.n	8006ff6 <_dtoa_r+0x6e6>
 8006f0e:	ec53 2b19 	vmov	r2, r3, d9
 8006f12:	4914      	ldr	r1, [pc, #80]	; (8006f64 <_dtoa_r+0x654>)
 8006f14:	2000      	movs	r0, #0
 8006f16:	f7f9 f9bf 	bl	8000298 <__aeabi_dsub>
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	4640      	mov	r0, r8
 8006f20:	4649      	mov	r1, r9
 8006f22:	f7f9 fde3 	bl	8000aec <__aeabi_dcmplt>
 8006f26:	2800      	cmp	r0, #0
 8006f28:	f43f af2f 	beq.w	8006d8a <_dtoa_r+0x47a>
 8006f2c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006f2e:	1e6b      	subs	r3, r5, #1
 8006f30:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006f36:	2b30      	cmp	r3, #48	; 0x30
 8006f38:	d0f8      	beq.n	8006f2c <_dtoa_r+0x61c>
 8006f3a:	46bb      	mov	fp, r7
 8006f3c:	e04a      	b.n	8006fd4 <_dtoa_r+0x6c4>
 8006f3e:	4b06      	ldr	r3, [pc, #24]	; (8006f58 <_dtoa_r+0x648>)
 8006f40:	f7f9 fb62 	bl	8000608 <__aeabi_dmul>
 8006f44:	4680      	mov	r8, r0
 8006f46:	4689      	mov	r9, r1
 8006f48:	e7bd      	b.n	8006ec6 <_dtoa_r+0x5b6>
 8006f4a:	bf00      	nop
 8006f4c:	08008750 	.word	0x08008750
 8006f50:	08008728 	.word	0x08008728
 8006f54:	3ff00000 	.word	0x3ff00000
 8006f58:	40240000 	.word	0x40240000
 8006f5c:	401c0000 	.word	0x401c0000
 8006f60:	40140000 	.word	0x40140000
 8006f64:	3fe00000 	.word	0x3fe00000
 8006f68:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006f6c:	9d00      	ldr	r5, [sp, #0]
 8006f6e:	4642      	mov	r2, r8
 8006f70:	464b      	mov	r3, r9
 8006f72:	4630      	mov	r0, r6
 8006f74:	4639      	mov	r1, r7
 8006f76:	f7f9 fc71 	bl	800085c <__aeabi_ddiv>
 8006f7a:	f7f9 fdf5 	bl	8000b68 <__aeabi_d2iz>
 8006f7e:	9001      	str	r0, [sp, #4]
 8006f80:	f7f9 fad8 	bl	8000534 <__aeabi_i2d>
 8006f84:	4642      	mov	r2, r8
 8006f86:	464b      	mov	r3, r9
 8006f88:	f7f9 fb3e 	bl	8000608 <__aeabi_dmul>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	460b      	mov	r3, r1
 8006f90:	4630      	mov	r0, r6
 8006f92:	4639      	mov	r1, r7
 8006f94:	f7f9 f980 	bl	8000298 <__aeabi_dsub>
 8006f98:	9e01      	ldr	r6, [sp, #4]
 8006f9a:	9f04      	ldr	r7, [sp, #16]
 8006f9c:	3630      	adds	r6, #48	; 0x30
 8006f9e:	f805 6b01 	strb.w	r6, [r5], #1
 8006fa2:	9e00      	ldr	r6, [sp, #0]
 8006fa4:	1bae      	subs	r6, r5, r6
 8006fa6:	42b7      	cmp	r7, r6
 8006fa8:	4602      	mov	r2, r0
 8006faa:	460b      	mov	r3, r1
 8006fac:	d134      	bne.n	8007018 <_dtoa_r+0x708>
 8006fae:	f7f9 f975 	bl	800029c <__adddf3>
 8006fb2:	4642      	mov	r2, r8
 8006fb4:	464b      	mov	r3, r9
 8006fb6:	4606      	mov	r6, r0
 8006fb8:	460f      	mov	r7, r1
 8006fba:	f7f9 fdb5 	bl	8000b28 <__aeabi_dcmpgt>
 8006fbe:	b9c8      	cbnz	r0, 8006ff4 <_dtoa_r+0x6e4>
 8006fc0:	4642      	mov	r2, r8
 8006fc2:	464b      	mov	r3, r9
 8006fc4:	4630      	mov	r0, r6
 8006fc6:	4639      	mov	r1, r7
 8006fc8:	f7f9 fd86 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fcc:	b110      	cbz	r0, 8006fd4 <_dtoa_r+0x6c4>
 8006fce:	9b01      	ldr	r3, [sp, #4]
 8006fd0:	07db      	lsls	r3, r3, #31
 8006fd2:	d40f      	bmi.n	8006ff4 <_dtoa_r+0x6e4>
 8006fd4:	4651      	mov	r1, sl
 8006fd6:	4620      	mov	r0, r4
 8006fd8:	f000 fbcc 	bl	8007774 <_Bfree>
 8006fdc:	2300      	movs	r3, #0
 8006fde:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006fe0:	702b      	strb	r3, [r5, #0]
 8006fe2:	f10b 0301 	add.w	r3, fp, #1
 8006fe6:	6013      	str	r3, [r2, #0]
 8006fe8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	f43f ace2 	beq.w	80069b4 <_dtoa_r+0xa4>
 8006ff0:	601d      	str	r5, [r3, #0]
 8006ff2:	e4df      	b.n	80069b4 <_dtoa_r+0xa4>
 8006ff4:	465f      	mov	r7, fp
 8006ff6:	462b      	mov	r3, r5
 8006ff8:	461d      	mov	r5, r3
 8006ffa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ffe:	2a39      	cmp	r2, #57	; 0x39
 8007000:	d106      	bne.n	8007010 <_dtoa_r+0x700>
 8007002:	9a00      	ldr	r2, [sp, #0]
 8007004:	429a      	cmp	r2, r3
 8007006:	d1f7      	bne.n	8006ff8 <_dtoa_r+0x6e8>
 8007008:	9900      	ldr	r1, [sp, #0]
 800700a:	2230      	movs	r2, #48	; 0x30
 800700c:	3701      	adds	r7, #1
 800700e:	700a      	strb	r2, [r1, #0]
 8007010:	781a      	ldrb	r2, [r3, #0]
 8007012:	3201      	adds	r2, #1
 8007014:	701a      	strb	r2, [r3, #0]
 8007016:	e790      	b.n	8006f3a <_dtoa_r+0x62a>
 8007018:	4ba3      	ldr	r3, [pc, #652]	; (80072a8 <_dtoa_r+0x998>)
 800701a:	2200      	movs	r2, #0
 800701c:	f7f9 faf4 	bl	8000608 <__aeabi_dmul>
 8007020:	2200      	movs	r2, #0
 8007022:	2300      	movs	r3, #0
 8007024:	4606      	mov	r6, r0
 8007026:	460f      	mov	r7, r1
 8007028:	f7f9 fd56 	bl	8000ad8 <__aeabi_dcmpeq>
 800702c:	2800      	cmp	r0, #0
 800702e:	d09e      	beq.n	8006f6e <_dtoa_r+0x65e>
 8007030:	e7d0      	b.n	8006fd4 <_dtoa_r+0x6c4>
 8007032:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007034:	2a00      	cmp	r2, #0
 8007036:	f000 80ca 	beq.w	80071ce <_dtoa_r+0x8be>
 800703a:	9a07      	ldr	r2, [sp, #28]
 800703c:	2a01      	cmp	r2, #1
 800703e:	f300 80ad 	bgt.w	800719c <_dtoa_r+0x88c>
 8007042:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007044:	2a00      	cmp	r2, #0
 8007046:	f000 80a5 	beq.w	8007194 <_dtoa_r+0x884>
 800704a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800704e:	9e08      	ldr	r6, [sp, #32]
 8007050:	9d05      	ldr	r5, [sp, #20]
 8007052:	9a05      	ldr	r2, [sp, #20]
 8007054:	441a      	add	r2, r3
 8007056:	9205      	str	r2, [sp, #20]
 8007058:	9a06      	ldr	r2, [sp, #24]
 800705a:	2101      	movs	r1, #1
 800705c:	441a      	add	r2, r3
 800705e:	4620      	mov	r0, r4
 8007060:	9206      	str	r2, [sp, #24]
 8007062:	f000 fc3d 	bl	80078e0 <__i2b>
 8007066:	4607      	mov	r7, r0
 8007068:	b165      	cbz	r5, 8007084 <_dtoa_r+0x774>
 800706a:	9b06      	ldr	r3, [sp, #24]
 800706c:	2b00      	cmp	r3, #0
 800706e:	dd09      	ble.n	8007084 <_dtoa_r+0x774>
 8007070:	42ab      	cmp	r3, r5
 8007072:	9a05      	ldr	r2, [sp, #20]
 8007074:	bfa8      	it	ge
 8007076:	462b      	movge	r3, r5
 8007078:	1ad2      	subs	r2, r2, r3
 800707a:	9205      	str	r2, [sp, #20]
 800707c:	9a06      	ldr	r2, [sp, #24]
 800707e:	1aed      	subs	r5, r5, r3
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	9306      	str	r3, [sp, #24]
 8007084:	9b08      	ldr	r3, [sp, #32]
 8007086:	b1f3      	cbz	r3, 80070c6 <_dtoa_r+0x7b6>
 8007088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800708a:	2b00      	cmp	r3, #0
 800708c:	f000 80a3 	beq.w	80071d6 <_dtoa_r+0x8c6>
 8007090:	2e00      	cmp	r6, #0
 8007092:	dd10      	ble.n	80070b6 <_dtoa_r+0x7a6>
 8007094:	4639      	mov	r1, r7
 8007096:	4632      	mov	r2, r6
 8007098:	4620      	mov	r0, r4
 800709a:	f000 fce1 	bl	8007a60 <__pow5mult>
 800709e:	4652      	mov	r2, sl
 80070a0:	4601      	mov	r1, r0
 80070a2:	4607      	mov	r7, r0
 80070a4:	4620      	mov	r0, r4
 80070a6:	f000 fc31 	bl	800790c <__multiply>
 80070aa:	4651      	mov	r1, sl
 80070ac:	4680      	mov	r8, r0
 80070ae:	4620      	mov	r0, r4
 80070b0:	f000 fb60 	bl	8007774 <_Bfree>
 80070b4:	46c2      	mov	sl, r8
 80070b6:	9b08      	ldr	r3, [sp, #32]
 80070b8:	1b9a      	subs	r2, r3, r6
 80070ba:	d004      	beq.n	80070c6 <_dtoa_r+0x7b6>
 80070bc:	4651      	mov	r1, sl
 80070be:	4620      	mov	r0, r4
 80070c0:	f000 fcce 	bl	8007a60 <__pow5mult>
 80070c4:	4682      	mov	sl, r0
 80070c6:	2101      	movs	r1, #1
 80070c8:	4620      	mov	r0, r4
 80070ca:	f000 fc09 	bl	80078e0 <__i2b>
 80070ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	4606      	mov	r6, r0
 80070d4:	f340 8081 	ble.w	80071da <_dtoa_r+0x8ca>
 80070d8:	461a      	mov	r2, r3
 80070da:	4601      	mov	r1, r0
 80070dc:	4620      	mov	r0, r4
 80070de:	f000 fcbf 	bl	8007a60 <__pow5mult>
 80070e2:	9b07      	ldr	r3, [sp, #28]
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	4606      	mov	r6, r0
 80070e8:	dd7a      	ble.n	80071e0 <_dtoa_r+0x8d0>
 80070ea:	f04f 0800 	mov.w	r8, #0
 80070ee:	6933      	ldr	r3, [r6, #16]
 80070f0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80070f4:	6918      	ldr	r0, [r3, #16]
 80070f6:	f000 fba5 	bl	8007844 <__hi0bits>
 80070fa:	f1c0 0020 	rsb	r0, r0, #32
 80070fe:	9b06      	ldr	r3, [sp, #24]
 8007100:	4418      	add	r0, r3
 8007102:	f010 001f 	ands.w	r0, r0, #31
 8007106:	f000 8094 	beq.w	8007232 <_dtoa_r+0x922>
 800710a:	f1c0 0320 	rsb	r3, r0, #32
 800710e:	2b04      	cmp	r3, #4
 8007110:	f340 8085 	ble.w	800721e <_dtoa_r+0x90e>
 8007114:	9b05      	ldr	r3, [sp, #20]
 8007116:	f1c0 001c 	rsb	r0, r0, #28
 800711a:	4403      	add	r3, r0
 800711c:	9305      	str	r3, [sp, #20]
 800711e:	9b06      	ldr	r3, [sp, #24]
 8007120:	4403      	add	r3, r0
 8007122:	4405      	add	r5, r0
 8007124:	9306      	str	r3, [sp, #24]
 8007126:	9b05      	ldr	r3, [sp, #20]
 8007128:	2b00      	cmp	r3, #0
 800712a:	dd05      	ble.n	8007138 <_dtoa_r+0x828>
 800712c:	4651      	mov	r1, sl
 800712e:	461a      	mov	r2, r3
 8007130:	4620      	mov	r0, r4
 8007132:	f000 fcef 	bl	8007b14 <__lshift>
 8007136:	4682      	mov	sl, r0
 8007138:	9b06      	ldr	r3, [sp, #24]
 800713a:	2b00      	cmp	r3, #0
 800713c:	dd05      	ble.n	800714a <_dtoa_r+0x83a>
 800713e:	4631      	mov	r1, r6
 8007140:	461a      	mov	r2, r3
 8007142:	4620      	mov	r0, r4
 8007144:	f000 fce6 	bl	8007b14 <__lshift>
 8007148:	4606      	mov	r6, r0
 800714a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800714c:	2b00      	cmp	r3, #0
 800714e:	d072      	beq.n	8007236 <_dtoa_r+0x926>
 8007150:	4631      	mov	r1, r6
 8007152:	4650      	mov	r0, sl
 8007154:	f000 fd4a 	bl	8007bec <__mcmp>
 8007158:	2800      	cmp	r0, #0
 800715a:	da6c      	bge.n	8007236 <_dtoa_r+0x926>
 800715c:	2300      	movs	r3, #0
 800715e:	4651      	mov	r1, sl
 8007160:	220a      	movs	r2, #10
 8007162:	4620      	mov	r0, r4
 8007164:	f000 fb28 	bl	80077b8 <__multadd>
 8007168:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800716a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800716e:	4682      	mov	sl, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	f000 81b0 	beq.w	80074d6 <_dtoa_r+0xbc6>
 8007176:	2300      	movs	r3, #0
 8007178:	4639      	mov	r1, r7
 800717a:	220a      	movs	r2, #10
 800717c:	4620      	mov	r0, r4
 800717e:	f000 fb1b 	bl	80077b8 <__multadd>
 8007182:	9b01      	ldr	r3, [sp, #4]
 8007184:	2b00      	cmp	r3, #0
 8007186:	4607      	mov	r7, r0
 8007188:	f300 8096 	bgt.w	80072b8 <_dtoa_r+0x9a8>
 800718c:	9b07      	ldr	r3, [sp, #28]
 800718e:	2b02      	cmp	r3, #2
 8007190:	dc59      	bgt.n	8007246 <_dtoa_r+0x936>
 8007192:	e091      	b.n	80072b8 <_dtoa_r+0x9a8>
 8007194:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007196:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800719a:	e758      	b.n	800704e <_dtoa_r+0x73e>
 800719c:	9b04      	ldr	r3, [sp, #16]
 800719e:	1e5e      	subs	r6, r3, #1
 80071a0:	9b08      	ldr	r3, [sp, #32]
 80071a2:	42b3      	cmp	r3, r6
 80071a4:	bfbf      	itttt	lt
 80071a6:	9b08      	ldrlt	r3, [sp, #32]
 80071a8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80071aa:	9608      	strlt	r6, [sp, #32]
 80071ac:	1af3      	sublt	r3, r6, r3
 80071ae:	bfb4      	ite	lt
 80071b0:	18d2      	addlt	r2, r2, r3
 80071b2:	1b9e      	subge	r6, r3, r6
 80071b4:	9b04      	ldr	r3, [sp, #16]
 80071b6:	bfbc      	itt	lt
 80071b8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80071ba:	2600      	movlt	r6, #0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	bfb7      	itett	lt
 80071c0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80071c4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80071c8:	1a9d      	sublt	r5, r3, r2
 80071ca:	2300      	movlt	r3, #0
 80071cc:	e741      	b.n	8007052 <_dtoa_r+0x742>
 80071ce:	9e08      	ldr	r6, [sp, #32]
 80071d0:	9d05      	ldr	r5, [sp, #20]
 80071d2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80071d4:	e748      	b.n	8007068 <_dtoa_r+0x758>
 80071d6:	9a08      	ldr	r2, [sp, #32]
 80071d8:	e770      	b.n	80070bc <_dtoa_r+0x7ac>
 80071da:	9b07      	ldr	r3, [sp, #28]
 80071dc:	2b01      	cmp	r3, #1
 80071de:	dc19      	bgt.n	8007214 <_dtoa_r+0x904>
 80071e0:	9b02      	ldr	r3, [sp, #8]
 80071e2:	b9bb      	cbnz	r3, 8007214 <_dtoa_r+0x904>
 80071e4:	9b03      	ldr	r3, [sp, #12]
 80071e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071ea:	b99b      	cbnz	r3, 8007214 <_dtoa_r+0x904>
 80071ec:	9b03      	ldr	r3, [sp, #12]
 80071ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80071f2:	0d1b      	lsrs	r3, r3, #20
 80071f4:	051b      	lsls	r3, r3, #20
 80071f6:	b183      	cbz	r3, 800721a <_dtoa_r+0x90a>
 80071f8:	9b05      	ldr	r3, [sp, #20]
 80071fa:	3301      	adds	r3, #1
 80071fc:	9305      	str	r3, [sp, #20]
 80071fe:	9b06      	ldr	r3, [sp, #24]
 8007200:	3301      	adds	r3, #1
 8007202:	9306      	str	r3, [sp, #24]
 8007204:	f04f 0801 	mov.w	r8, #1
 8007208:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800720a:	2b00      	cmp	r3, #0
 800720c:	f47f af6f 	bne.w	80070ee <_dtoa_r+0x7de>
 8007210:	2001      	movs	r0, #1
 8007212:	e774      	b.n	80070fe <_dtoa_r+0x7ee>
 8007214:	f04f 0800 	mov.w	r8, #0
 8007218:	e7f6      	b.n	8007208 <_dtoa_r+0x8f8>
 800721a:	4698      	mov	r8, r3
 800721c:	e7f4      	b.n	8007208 <_dtoa_r+0x8f8>
 800721e:	d082      	beq.n	8007126 <_dtoa_r+0x816>
 8007220:	9a05      	ldr	r2, [sp, #20]
 8007222:	331c      	adds	r3, #28
 8007224:	441a      	add	r2, r3
 8007226:	9205      	str	r2, [sp, #20]
 8007228:	9a06      	ldr	r2, [sp, #24]
 800722a:	441a      	add	r2, r3
 800722c:	441d      	add	r5, r3
 800722e:	9206      	str	r2, [sp, #24]
 8007230:	e779      	b.n	8007126 <_dtoa_r+0x816>
 8007232:	4603      	mov	r3, r0
 8007234:	e7f4      	b.n	8007220 <_dtoa_r+0x910>
 8007236:	9b04      	ldr	r3, [sp, #16]
 8007238:	2b00      	cmp	r3, #0
 800723a:	dc37      	bgt.n	80072ac <_dtoa_r+0x99c>
 800723c:	9b07      	ldr	r3, [sp, #28]
 800723e:	2b02      	cmp	r3, #2
 8007240:	dd34      	ble.n	80072ac <_dtoa_r+0x99c>
 8007242:	9b04      	ldr	r3, [sp, #16]
 8007244:	9301      	str	r3, [sp, #4]
 8007246:	9b01      	ldr	r3, [sp, #4]
 8007248:	b963      	cbnz	r3, 8007264 <_dtoa_r+0x954>
 800724a:	4631      	mov	r1, r6
 800724c:	2205      	movs	r2, #5
 800724e:	4620      	mov	r0, r4
 8007250:	f000 fab2 	bl	80077b8 <__multadd>
 8007254:	4601      	mov	r1, r0
 8007256:	4606      	mov	r6, r0
 8007258:	4650      	mov	r0, sl
 800725a:	f000 fcc7 	bl	8007bec <__mcmp>
 800725e:	2800      	cmp	r0, #0
 8007260:	f73f adbb 	bgt.w	8006dda <_dtoa_r+0x4ca>
 8007264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007266:	9d00      	ldr	r5, [sp, #0]
 8007268:	ea6f 0b03 	mvn.w	fp, r3
 800726c:	f04f 0800 	mov.w	r8, #0
 8007270:	4631      	mov	r1, r6
 8007272:	4620      	mov	r0, r4
 8007274:	f000 fa7e 	bl	8007774 <_Bfree>
 8007278:	2f00      	cmp	r7, #0
 800727a:	f43f aeab 	beq.w	8006fd4 <_dtoa_r+0x6c4>
 800727e:	f1b8 0f00 	cmp.w	r8, #0
 8007282:	d005      	beq.n	8007290 <_dtoa_r+0x980>
 8007284:	45b8      	cmp	r8, r7
 8007286:	d003      	beq.n	8007290 <_dtoa_r+0x980>
 8007288:	4641      	mov	r1, r8
 800728a:	4620      	mov	r0, r4
 800728c:	f000 fa72 	bl	8007774 <_Bfree>
 8007290:	4639      	mov	r1, r7
 8007292:	4620      	mov	r0, r4
 8007294:	f000 fa6e 	bl	8007774 <_Bfree>
 8007298:	e69c      	b.n	8006fd4 <_dtoa_r+0x6c4>
 800729a:	2600      	movs	r6, #0
 800729c:	4637      	mov	r7, r6
 800729e:	e7e1      	b.n	8007264 <_dtoa_r+0x954>
 80072a0:	46bb      	mov	fp, r7
 80072a2:	4637      	mov	r7, r6
 80072a4:	e599      	b.n	8006dda <_dtoa_r+0x4ca>
 80072a6:	bf00      	nop
 80072a8:	40240000 	.word	0x40240000
 80072ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	f000 80c8 	beq.w	8007444 <_dtoa_r+0xb34>
 80072b4:	9b04      	ldr	r3, [sp, #16]
 80072b6:	9301      	str	r3, [sp, #4]
 80072b8:	2d00      	cmp	r5, #0
 80072ba:	dd05      	ble.n	80072c8 <_dtoa_r+0x9b8>
 80072bc:	4639      	mov	r1, r7
 80072be:	462a      	mov	r2, r5
 80072c0:	4620      	mov	r0, r4
 80072c2:	f000 fc27 	bl	8007b14 <__lshift>
 80072c6:	4607      	mov	r7, r0
 80072c8:	f1b8 0f00 	cmp.w	r8, #0
 80072cc:	d05b      	beq.n	8007386 <_dtoa_r+0xa76>
 80072ce:	6879      	ldr	r1, [r7, #4]
 80072d0:	4620      	mov	r0, r4
 80072d2:	f000 fa0f 	bl	80076f4 <_Balloc>
 80072d6:	4605      	mov	r5, r0
 80072d8:	b928      	cbnz	r0, 80072e6 <_dtoa_r+0x9d6>
 80072da:	4b83      	ldr	r3, [pc, #524]	; (80074e8 <_dtoa_r+0xbd8>)
 80072dc:	4602      	mov	r2, r0
 80072de:	f240 21ef 	movw	r1, #751	; 0x2ef
 80072e2:	f7ff bb2e 	b.w	8006942 <_dtoa_r+0x32>
 80072e6:	693a      	ldr	r2, [r7, #16]
 80072e8:	3202      	adds	r2, #2
 80072ea:	0092      	lsls	r2, r2, #2
 80072ec:	f107 010c 	add.w	r1, r7, #12
 80072f0:	300c      	adds	r0, #12
 80072f2:	f7ff fa76 	bl	80067e2 <memcpy>
 80072f6:	2201      	movs	r2, #1
 80072f8:	4629      	mov	r1, r5
 80072fa:	4620      	mov	r0, r4
 80072fc:	f000 fc0a 	bl	8007b14 <__lshift>
 8007300:	9b00      	ldr	r3, [sp, #0]
 8007302:	3301      	adds	r3, #1
 8007304:	9304      	str	r3, [sp, #16]
 8007306:	e9dd 2300 	ldrd	r2, r3, [sp]
 800730a:	4413      	add	r3, r2
 800730c:	9308      	str	r3, [sp, #32]
 800730e:	9b02      	ldr	r3, [sp, #8]
 8007310:	f003 0301 	and.w	r3, r3, #1
 8007314:	46b8      	mov	r8, r7
 8007316:	9306      	str	r3, [sp, #24]
 8007318:	4607      	mov	r7, r0
 800731a:	9b04      	ldr	r3, [sp, #16]
 800731c:	4631      	mov	r1, r6
 800731e:	3b01      	subs	r3, #1
 8007320:	4650      	mov	r0, sl
 8007322:	9301      	str	r3, [sp, #4]
 8007324:	f7ff fa6b 	bl	80067fe <quorem>
 8007328:	4641      	mov	r1, r8
 800732a:	9002      	str	r0, [sp, #8]
 800732c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007330:	4650      	mov	r0, sl
 8007332:	f000 fc5b 	bl	8007bec <__mcmp>
 8007336:	463a      	mov	r2, r7
 8007338:	9005      	str	r0, [sp, #20]
 800733a:	4631      	mov	r1, r6
 800733c:	4620      	mov	r0, r4
 800733e:	f000 fc71 	bl	8007c24 <__mdiff>
 8007342:	68c2      	ldr	r2, [r0, #12]
 8007344:	4605      	mov	r5, r0
 8007346:	bb02      	cbnz	r2, 800738a <_dtoa_r+0xa7a>
 8007348:	4601      	mov	r1, r0
 800734a:	4650      	mov	r0, sl
 800734c:	f000 fc4e 	bl	8007bec <__mcmp>
 8007350:	4602      	mov	r2, r0
 8007352:	4629      	mov	r1, r5
 8007354:	4620      	mov	r0, r4
 8007356:	9209      	str	r2, [sp, #36]	; 0x24
 8007358:	f000 fa0c 	bl	8007774 <_Bfree>
 800735c:	9b07      	ldr	r3, [sp, #28]
 800735e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007360:	9d04      	ldr	r5, [sp, #16]
 8007362:	ea43 0102 	orr.w	r1, r3, r2
 8007366:	9b06      	ldr	r3, [sp, #24]
 8007368:	4319      	orrs	r1, r3
 800736a:	d110      	bne.n	800738e <_dtoa_r+0xa7e>
 800736c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007370:	d029      	beq.n	80073c6 <_dtoa_r+0xab6>
 8007372:	9b05      	ldr	r3, [sp, #20]
 8007374:	2b00      	cmp	r3, #0
 8007376:	dd02      	ble.n	800737e <_dtoa_r+0xa6e>
 8007378:	9b02      	ldr	r3, [sp, #8]
 800737a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800737e:	9b01      	ldr	r3, [sp, #4]
 8007380:	f883 9000 	strb.w	r9, [r3]
 8007384:	e774      	b.n	8007270 <_dtoa_r+0x960>
 8007386:	4638      	mov	r0, r7
 8007388:	e7ba      	b.n	8007300 <_dtoa_r+0x9f0>
 800738a:	2201      	movs	r2, #1
 800738c:	e7e1      	b.n	8007352 <_dtoa_r+0xa42>
 800738e:	9b05      	ldr	r3, [sp, #20]
 8007390:	2b00      	cmp	r3, #0
 8007392:	db04      	blt.n	800739e <_dtoa_r+0xa8e>
 8007394:	9907      	ldr	r1, [sp, #28]
 8007396:	430b      	orrs	r3, r1
 8007398:	9906      	ldr	r1, [sp, #24]
 800739a:	430b      	orrs	r3, r1
 800739c:	d120      	bne.n	80073e0 <_dtoa_r+0xad0>
 800739e:	2a00      	cmp	r2, #0
 80073a0:	dded      	ble.n	800737e <_dtoa_r+0xa6e>
 80073a2:	4651      	mov	r1, sl
 80073a4:	2201      	movs	r2, #1
 80073a6:	4620      	mov	r0, r4
 80073a8:	f000 fbb4 	bl	8007b14 <__lshift>
 80073ac:	4631      	mov	r1, r6
 80073ae:	4682      	mov	sl, r0
 80073b0:	f000 fc1c 	bl	8007bec <__mcmp>
 80073b4:	2800      	cmp	r0, #0
 80073b6:	dc03      	bgt.n	80073c0 <_dtoa_r+0xab0>
 80073b8:	d1e1      	bne.n	800737e <_dtoa_r+0xa6e>
 80073ba:	f019 0f01 	tst.w	r9, #1
 80073be:	d0de      	beq.n	800737e <_dtoa_r+0xa6e>
 80073c0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80073c4:	d1d8      	bne.n	8007378 <_dtoa_r+0xa68>
 80073c6:	9a01      	ldr	r2, [sp, #4]
 80073c8:	2339      	movs	r3, #57	; 0x39
 80073ca:	7013      	strb	r3, [r2, #0]
 80073cc:	462b      	mov	r3, r5
 80073ce:	461d      	mov	r5, r3
 80073d0:	3b01      	subs	r3, #1
 80073d2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80073d6:	2a39      	cmp	r2, #57	; 0x39
 80073d8:	d06c      	beq.n	80074b4 <_dtoa_r+0xba4>
 80073da:	3201      	adds	r2, #1
 80073dc:	701a      	strb	r2, [r3, #0]
 80073de:	e747      	b.n	8007270 <_dtoa_r+0x960>
 80073e0:	2a00      	cmp	r2, #0
 80073e2:	dd07      	ble.n	80073f4 <_dtoa_r+0xae4>
 80073e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80073e8:	d0ed      	beq.n	80073c6 <_dtoa_r+0xab6>
 80073ea:	9a01      	ldr	r2, [sp, #4]
 80073ec:	f109 0301 	add.w	r3, r9, #1
 80073f0:	7013      	strb	r3, [r2, #0]
 80073f2:	e73d      	b.n	8007270 <_dtoa_r+0x960>
 80073f4:	9b04      	ldr	r3, [sp, #16]
 80073f6:	9a08      	ldr	r2, [sp, #32]
 80073f8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d043      	beq.n	8007488 <_dtoa_r+0xb78>
 8007400:	4651      	mov	r1, sl
 8007402:	2300      	movs	r3, #0
 8007404:	220a      	movs	r2, #10
 8007406:	4620      	mov	r0, r4
 8007408:	f000 f9d6 	bl	80077b8 <__multadd>
 800740c:	45b8      	cmp	r8, r7
 800740e:	4682      	mov	sl, r0
 8007410:	f04f 0300 	mov.w	r3, #0
 8007414:	f04f 020a 	mov.w	r2, #10
 8007418:	4641      	mov	r1, r8
 800741a:	4620      	mov	r0, r4
 800741c:	d107      	bne.n	800742e <_dtoa_r+0xb1e>
 800741e:	f000 f9cb 	bl	80077b8 <__multadd>
 8007422:	4680      	mov	r8, r0
 8007424:	4607      	mov	r7, r0
 8007426:	9b04      	ldr	r3, [sp, #16]
 8007428:	3301      	adds	r3, #1
 800742a:	9304      	str	r3, [sp, #16]
 800742c:	e775      	b.n	800731a <_dtoa_r+0xa0a>
 800742e:	f000 f9c3 	bl	80077b8 <__multadd>
 8007432:	4639      	mov	r1, r7
 8007434:	4680      	mov	r8, r0
 8007436:	2300      	movs	r3, #0
 8007438:	220a      	movs	r2, #10
 800743a:	4620      	mov	r0, r4
 800743c:	f000 f9bc 	bl	80077b8 <__multadd>
 8007440:	4607      	mov	r7, r0
 8007442:	e7f0      	b.n	8007426 <_dtoa_r+0xb16>
 8007444:	9b04      	ldr	r3, [sp, #16]
 8007446:	9301      	str	r3, [sp, #4]
 8007448:	9d00      	ldr	r5, [sp, #0]
 800744a:	4631      	mov	r1, r6
 800744c:	4650      	mov	r0, sl
 800744e:	f7ff f9d6 	bl	80067fe <quorem>
 8007452:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007456:	9b00      	ldr	r3, [sp, #0]
 8007458:	f805 9b01 	strb.w	r9, [r5], #1
 800745c:	1aea      	subs	r2, r5, r3
 800745e:	9b01      	ldr	r3, [sp, #4]
 8007460:	4293      	cmp	r3, r2
 8007462:	dd07      	ble.n	8007474 <_dtoa_r+0xb64>
 8007464:	4651      	mov	r1, sl
 8007466:	2300      	movs	r3, #0
 8007468:	220a      	movs	r2, #10
 800746a:	4620      	mov	r0, r4
 800746c:	f000 f9a4 	bl	80077b8 <__multadd>
 8007470:	4682      	mov	sl, r0
 8007472:	e7ea      	b.n	800744a <_dtoa_r+0xb3a>
 8007474:	9b01      	ldr	r3, [sp, #4]
 8007476:	2b00      	cmp	r3, #0
 8007478:	bfc8      	it	gt
 800747a:	461d      	movgt	r5, r3
 800747c:	9b00      	ldr	r3, [sp, #0]
 800747e:	bfd8      	it	le
 8007480:	2501      	movle	r5, #1
 8007482:	441d      	add	r5, r3
 8007484:	f04f 0800 	mov.w	r8, #0
 8007488:	4651      	mov	r1, sl
 800748a:	2201      	movs	r2, #1
 800748c:	4620      	mov	r0, r4
 800748e:	f000 fb41 	bl	8007b14 <__lshift>
 8007492:	4631      	mov	r1, r6
 8007494:	4682      	mov	sl, r0
 8007496:	f000 fba9 	bl	8007bec <__mcmp>
 800749a:	2800      	cmp	r0, #0
 800749c:	dc96      	bgt.n	80073cc <_dtoa_r+0xabc>
 800749e:	d102      	bne.n	80074a6 <_dtoa_r+0xb96>
 80074a0:	f019 0f01 	tst.w	r9, #1
 80074a4:	d192      	bne.n	80073cc <_dtoa_r+0xabc>
 80074a6:	462b      	mov	r3, r5
 80074a8:	461d      	mov	r5, r3
 80074aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074ae:	2a30      	cmp	r2, #48	; 0x30
 80074b0:	d0fa      	beq.n	80074a8 <_dtoa_r+0xb98>
 80074b2:	e6dd      	b.n	8007270 <_dtoa_r+0x960>
 80074b4:	9a00      	ldr	r2, [sp, #0]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d189      	bne.n	80073ce <_dtoa_r+0xabe>
 80074ba:	f10b 0b01 	add.w	fp, fp, #1
 80074be:	2331      	movs	r3, #49	; 0x31
 80074c0:	e796      	b.n	80073f0 <_dtoa_r+0xae0>
 80074c2:	4b0a      	ldr	r3, [pc, #40]	; (80074ec <_dtoa_r+0xbdc>)
 80074c4:	f7ff ba99 	b.w	80069fa <_dtoa_r+0xea>
 80074c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	f47f aa6d 	bne.w	80069aa <_dtoa_r+0x9a>
 80074d0:	4b07      	ldr	r3, [pc, #28]	; (80074f0 <_dtoa_r+0xbe0>)
 80074d2:	f7ff ba92 	b.w	80069fa <_dtoa_r+0xea>
 80074d6:	9b01      	ldr	r3, [sp, #4]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	dcb5      	bgt.n	8007448 <_dtoa_r+0xb38>
 80074dc:	9b07      	ldr	r3, [sp, #28]
 80074de:	2b02      	cmp	r3, #2
 80074e0:	f73f aeb1 	bgt.w	8007246 <_dtoa_r+0x936>
 80074e4:	e7b0      	b.n	8007448 <_dtoa_r+0xb38>
 80074e6:	bf00      	nop
 80074e8:	080086b7 	.word	0x080086b7
 80074ec:	08008617 	.word	0x08008617
 80074f0:	0800863b 	.word	0x0800863b

080074f4 <_free_r>:
 80074f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074f6:	2900      	cmp	r1, #0
 80074f8:	d044      	beq.n	8007584 <_free_r+0x90>
 80074fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074fe:	9001      	str	r0, [sp, #4]
 8007500:	2b00      	cmp	r3, #0
 8007502:	f1a1 0404 	sub.w	r4, r1, #4
 8007506:	bfb8      	it	lt
 8007508:	18e4      	addlt	r4, r4, r3
 800750a:	f000 f8e7 	bl	80076dc <__malloc_lock>
 800750e:	4a1e      	ldr	r2, [pc, #120]	; (8007588 <_free_r+0x94>)
 8007510:	9801      	ldr	r0, [sp, #4]
 8007512:	6813      	ldr	r3, [r2, #0]
 8007514:	b933      	cbnz	r3, 8007524 <_free_r+0x30>
 8007516:	6063      	str	r3, [r4, #4]
 8007518:	6014      	str	r4, [r2, #0]
 800751a:	b003      	add	sp, #12
 800751c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007520:	f000 b8e2 	b.w	80076e8 <__malloc_unlock>
 8007524:	42a3      	cmp	r3, r4
 8007526:	d908      	bls.n	800753a <_free_r+0x46>
 8007528:	6825      	ldr	r5, [r4, #0]
 800752a:	1961      	adds	r1, r4, r5
 800752c:	428b      	cmp	r3, r1
 800752e:	bf01      	itttt	eq
 8007530:	6819      	ldreq	r1, [r3, #0]
 8007532:	685b      	ldreq	r3, [r3, #4]
 8007534:	1949      	addeq	r1, r1, r5
 8007536:	6021      	streq	r1, [r4, #0]
 8007538:	e7ed      	b.n	8007516 <_free_r+0x22>
 800753a:	461a      	mov	r2, r3
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	b10b      	cbz	r3, 8007544 <_free_r+0x50>
 8007540:	42a3      	cmp	r3, r4
 8007542:	d9fa      	bls.n	800753a <_free_r+0x46>
 8007544:	6811      	ldr	r1, [r2, #0]
 8007546:	1855      	adds	r5, r2, r1
 8007548:	42a5      	cmp	r5, r4
 800754a:	d10b      	bne.n	8007564 <_free_r+0x70>
 800754c:	6824      	ldr	r4, [r4, #0]
 800754e:	4421      	add	r1, r4
 8007550:	1854      	adds	r4, r2, r1
 8007552:	42a3      	cmp	r3, r4
 8007554:	6011      	str	r1, [r2, #0]
 8007556:	d1e0      	bne.n	800751a <_free_r+0x26>
 8007558:	681c      	ldr	r4, [r3, #0]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	6053      	str	r3, [r2, #4]
 800755e:	440c      	add	r4, r1
 8007560:	6014      	str	r4, [r2, #0]
 8007562:	e7da      	b.n	800751a <_free_r+0x26>
 8007564:	d902      	bls.n	800756c <_free_r+0x78>
 8007566:	230c      	movs	r3, #12
 8007568:	6003      	str	r3, [r0, #0]
 800756a:	e7d6      	b.n	800751a <_free_r+0x26>
 800756c:	6825      	ldr	r5, [r4, #0]
 800756e:	1961      	adds	r1, r4, r5
 8007570:	428b      	cmp	r3, r1
 8007572:	bf04      	itt	eq
 8007574:	6819      	ldreq	r1, [r3, #0]
 8007576:	685b      	ldreq	r3, [r3, #4]
 8007578:	6063      	str	r3, [r4, #4]
 800757a:	bf04      	itt	eq
 800757c:	1949      	addeq	r1, r1, r5
 800757e:	6021      	streq	r1, [r4, #0]
 8007580:	6054      	str	r4, [r2, #4]
 8007582:	e7ca      	b.n	800751a <_free_r+0x26>
 8007584:	b003      	add	sp, #12
 8007586:	bd30      	pop	{r4, r5, pc}
 8007588:	20004d5c 	.word	0x20004d5c

0800758c <malloc>:
 800758c:	4b02      	ldr	r3, [pc, #8]	; (8007598 <malloc+0xc>)
 800758e:	4601      	mov	r1, r0
 8007590:	6818      	ldr	r0, [r3, #0]
 8007592:	f000 b823 	b.w	80075dc <_malloc_r>
 8007596:	bf00      	nop
 8007598:	200000c4 	.word	0x200000c4

0800759c <sbrk_aligned>:
 800759c:	b570      	push	{r4, r5, r6, lr}
 800759e:	4e0e      	ldr	r6, [pc, #56]	; (80075d8 <sbrk_aligned+0x3c>)
 80075a0:	460c      	mov	r4, r1
 80075a2:	6831      	ldr	r1, [r6, #0]
 80075a4:	4605      	mov	r5, r0
 80075a6:	b911      	cbnz	r1, 80075ae <sbrk_aligned+0x12>
 80075a8:	f000 fea8 	bl	80082fc <_sbrk_r>
 80075ac:	6030      	str	r0, [r6, #0]
 80075ae:	4621      	mov	r1, r4
 80075b0:	4628      	mov	r0, r5
 80075b2:	f000 fea3 	bl	80082fc <_sbrk_r>
 80075b6:	1c43      	adds	r3, r0, #1
 80075b8:	d00a      	beq.n	80075d0 <sbrk_aligned+0x34>
 80075ba:	1cc4      	adds	r4, r0, #3
 80075bc:	f024 0403 	bic.w	r4, r4, #3
 80075c0:	42a0      	cmp	r0, r4
 80075c2:	d007      	beq.n	80075d4 <sbrk_aligned+0x38>
 80075c4:	1a21      	subs	r1, r4, r0
 80075c6:	4628      	mov	r0, r5
 80075c8:	f000 fe98 	bl	80082fc <_sbrk_r>
 80075cc:	3001      	adds	r0, #1
 80075ce:	d101      	bne.n	80075d4 <sbrk_aligned+0x38>
 80075d0:	f04f 34ff 	mov.w	r4, #4294967295
 80075d4:	4620      	mov	r0, r4
 80075d6:	bd70      	pop	{r4, r5, r6, pc}
 80075d8:	20004d60 	.word	0x20004d60

080075dc <_malloc_r>:
 80075dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075e0:	1ccd      	adds	r5, r1, #3
 80075e2:	f025 0503 	bic.w	r5, r5, #3
 80075e6:	3508      	adds	r5, #8
 80075e8:	2d0c      	cmp	r5, #12
 80075ea:	bf38      	it	cc
 80075ec:	250c      	movcc	r5, #12
 80075ee:	2d00      	cmp	r5, #0
 80075f0:	4607      	mov	r7, r0
 80075f2:	db01      	blt.n	80075f8 <_malloc_r+0x1c>
 80075f4:	42a9      	cmp	r1, r5
 80075f6:	d905      	bls.n	8007604 <_malloc_r+0x28>
 80075f8:	230c      	movs	r3, #12
 80075fa:	603b      	str	r3, [r7, #0]
 80075fc:	2600      	movs	r6, #0
 80075fe:	4630      	mov	r0, r6
 8007600:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007604:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80076d8 <_malloc_r+0xfc>
 8007608:	f000 f868 	bl	80076dc <__malloc_lock>
 800760c:	f8d8 3000 	ldr.w	r3, [r8]
 8007610:	461c      	mov	r4, r3
 8007612:	bb5c      	cbnz	r4, 800766c <_malloc_r+0x90>
 8007614:	4629      	mov	r1, r5
 8007616:	4638      	mov	r0, r7
 8007618:	f7ff ffc0 	bl	800759c <sbrk_aligned>
 800761c:	1c43      	adds	r3, r0, #1
 800761e:	4604      	mov	r4, r0
 8007620:	d155      	bne.n	80076ce <_malloc_r+0xf2>
 8007622:	f8d8 4000 	ldr.w	r4, [r8]
 8007626:	4626      	mov	r6, r4
 8007628:	2e00      	cmp	r6, #0
 800762a:	d145      	bne.n	80076b8 <_malloc_r+0xdc>
 800762c:	2c00      	cmp	r4, #0
 800762e:	d048      	beq.n	80076c2 <_malloc_r+0xe6>
 8007630:	6823      	ldr	r3, [r4, #0]
 8007632:	4631      	mov	r1, r6
 8007634:	4638      	mov	r0, r7
 8007636:	eb04 0903 	add.w	r9, r4, r3
 800763a:	f000 fe5f 	bl	80082fc <_sbrk_r>
 800763e:	4581      	cmp	r9, r0
 8007640:	d13f      	bne.n	80076c2 <_malloc_r+0xe6>
 8007642:	6821      	ldr	r1, [r4, #0]
 8007644:	1a6d      	subs	r5, r5, r1
 8007646:	4629      	mov	r1, r5
 8007648:	4638      	mov	r0, r7
 800764a:	f7ff ffa7 	bl	800759c <sbrk_aligned>
 800764e:	3001      	adds	r0, #1
 8007650:	d037      	beq.n	80076c2 <_malloc_r+0xe6>
 8007652:	6823      	ldr	r3, [r4, #0]
 8007654:	442b      	add	r3, r5
 8007656:	6023      	str	r3, [r4, #0]
 8007658:	f8d8 3000 	ldr.w	r3, [r8]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d038      	beq.n	80076d2 <_malloc_r+0xf6>
 8007660:	685a      	ldr	r2, [r3, #4]
 8007662:	42a2      	cmp	r2, r4
 8007664:	d12b      	bne.n	80076be <_malloc_r+0xe2>
 8007666:	2200      	movs	r2, #0
 8007668:	605a      	str	r2, [r3, #4]
 800766a:	e00f      	b.n	800768c <_malloc_r+0xb0>
 800766c:	6822      	ldr	r2, [r4, #0]
 800766e:	1b52      	subs	r2, r2, r5
 8007670:	d41f      	bmi.n	80076b2 <_malloc_r+0xd6>
 8007672:	2a0b      	cmp	r2, #11
 8007674:	d917      	bls.n	80076a6 <_malloc_r+0xca>
 8007676:	1961      	adds	r1, r4, r5
 8007678:	42a3      	cmp	r3, r4
 800767a:	6025      	str	r5, [r4, #0]
 800767c:	bf18      	it	ne
 800767e:	6059      	strne	r1, [r3, #4]
 8007680:	6863      	ldr	r3, [r4, #4]
 8007682:	bf08      	it	eq
 8007684:	f8c8 1000 	streq.w	r1, [r8]
 8007688:	5162      	str	r2, [r4, r5]
 800768a:	604b      	str	r3, [r1, #4]
 800768c:	4638      	mov	r0, r7
 800768e:	f104 060b 	add.w	r6, r4, #11
 8007692:	f000 f829 	bl	80076e8 <__malloc_unlock>
 8007696:	f026 0607 	bic.w	r6, r6, #7
 800769a:	1d23      	adds	r3, r4, #4
 800769c:	1af2      	subs	r2, r6, r3
 800769e:	d0ae      	beq.n	80075fe <_malloc_r+0x22>
 80076a0:	1b9b      	subs	r3, r3, r6
 80076a2:	50a3      	str	r3, [r4, r2]
 80076a4:	e7ab      	b.n	80075fe <_malloc_r+0x22>
 80076a6:	42a3      	cmp	r3, r4
 80076a8:	6862      	ldr	r2, [r4, #4]
 80076aa:	d1dd      	bne.n	8007668 <_malloc_r+0x8c>
 80076ac:	f8c8 2000 	str.w	r2, [r8]
 80076b0:	e7ec      	b.n	800768c <_malloc_r+0xb0>
 80076b2:	4623      	mov	r3, r4
 80076b4:	6864      	ldr	r4, [r4, #4]
 80076b6:	e7ac      	b.n	8007612 <_malloc_r+0x36>
 80076b8:	4634      	mov	r4, r6
 80076ba:	6876      	ldr	r6, [r6, #4]
 80076bc:	e7b4      	b.n	8007628 <_malloc_r+0x4c>
 80076be:	4613      	mov	r3, r2
 80076c0:	e7cc      	b.n	800765c <_malloc_r+0x80>
 80076c2:	230c      	movs	r3, #12
 80076c4:	603b      	str	r3, [r7, #0]
 80076c6:	4638      	mov	r0, r7
 80076c8:	f000 f80e 	bl	80076e8 <__malloc_unlock>
 80076cc:	e797      	b.n	80075fe <_malloc_r+0x22>
 80076ce:	6025      	str	r5, [r4, #0]
 80076d0:	e7dc      	b.n	800768c <_malloc_r+0xb0>
 80076d2:	605b      	str	r3, [r3, #4]
 80076d4:	deff      	udf	#255	; 0xff
 80076d6:	bf00      	nop
 80076d8:	20004d5c 	.word	0x20004d5c

080076dc <__malloc_lock>:
 80076dc:	4801      	ldr	r0, [pc, #4]	; (80076e4 <__malloc_lock+0x8>)
 80076de:	f7ff b87e 	b.w	80067de <__retarget_lock_acquire_recursive>
 80076e2:	bf00      	nop
 80076e4:	20004d58 	.word	0x20004d58

080076e8 <__malloc_unlock>:
 80076e8:	4801      	ldr	r0, [pc, #4]	; (80076f0 <__malloc_unlock+0x8>)
 80076ea:	f7ff b879 	b.w	80067e0 <__retarget_lock_release_recursive>
 80076ee:	bf00      	nop
 80076f0:	20004d58 	.word	0x20004d58

080076f4 <_Balloc>:
 80076f4:	b570      	push	{r4, r5, r6, lr}
 80076f6:	69c6      	ldr	r6, [r0, #28]
 80076f8:	4604      	mov	r4, r0
 80076fa:	460d      	mov	r5, r1
 80076fc:	b976      	cbnz	r6, 800771c <_Balloc+0x28>
 80076fe:	2010      	movs	r0, #16
 8007700:	f7ff ff44 	bl	800758c <malloc>
 8007704:	4602      	mov	r2, r0
 8007706:	61e0      	str	r0, [r4, #28]
 8007708:	b920      	cbnz	r0, 8007714 <_Balloc+0x20>
 800770a:	4b18      	ldr	r3, [pc, #96]	; (800776c <_Balloc+0x78>)
 800770c:	4818      	ldr	r0, [pc, #96]	; (8007770 <_Balloc+0x7c>)
 800770e:	216b      	movs	r1, #107	; 0x6b
 8007710:	f000 fe04 	bl	800831c <__assert_func>
 8007714:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007718:	6006      	str	r6, [r0, #0]
 800771a:	60c6      	str	r6, [r0, #12]
 800771c:	69e6      	ldr	r6, [r4, #28]
 800771e:	68f3      	ldr	r3, [r6, #12]
 8007720:	b183      	cbz	r3, 8007744 <_Balloc+0x50>
 8007722:	69e3      	ldr	r3, [r4, #28]
 8007724:	68db      	ldr	r3, [r3, #12]
 8007726:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800772a:	b9b8      	cbnz	r0, 800775c <_Balloc+0x68>
 800772c:	2101      	movs	r1, #1
 800772e:	fa01 f605 	lsl.w	r6, r1, r5
 8007732:	1d72      	adds	r2, r6, #5
 8007734:	0092      	lsls	r2, r2, #2
 8007736:	4620      	mov	r0, r4
 8007738:	f000 fe0e 	bl	8008358 <_calloc_r>
 800773c:	b160      	cbz	r0, 8007758 <_Balloc+0x64>
 800773e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007742:	e00e      	b.n	8007762 <_Balloc+0x6e>
 8007744:	2221      	movs	r2, #33	; 0x21
 8007746:	2104      	movs	r1, #4
 8007748:	4620      	mov	r0, r4
 800774a:	f000 fe05 	bl	8008358 <_calloc_r>
 800774e:	69e3      	ldr	r3, [r4, #28]
 8007750:	60f0      	str	r0, [r6, #12]
 8007752:	68db      	ldr	r3, [r3, #12]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d1e4      	bne.n	8007722 <_Balloc+0x2e>
 8007758:	2000      	movs	r0, #0
 800775a:	bd70      	pop	{r4, r5, r6, pc}
 800775c:	6802      	ldr	r2, [r0, #0]
 800775e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007762:	2300      	movs	r3, #0
 8007764:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007768:	e7f7      	b.n	800775a <_Balloc+0x66>
 800776a:	bf00      	nop
 800776c:	08008648 	.word	0x08008648
 8007770:	080086c8 	.word	0x080086c8

08007774 <_Bfree>:
 8007774:	b570      	push	{r4, r5, r6, lr}
 8007776:	69c6      	ldr	r6, [r0, #28]
 8007778:	4605      	mov	r5, r0
 800777a:	460c      	mov	r4, r1
 800777c:	b976      	cbnz	r6, 800779c <_Bfree+0x28>
 800777e:	2010      	movs	r0, #16
 8007780:	f7ff ff04 	bl	800758c <malloc>
 8007784:	4602      	mov	r2, r0
 8007786:	61e8      	str	r0, [r5, #28]
 8007788:	b920      	cbnz	r0, 8007794 <_Bfree+0x20>
 800778a:	4b09      	ldr	r3, [pc, #36]	; (80077b0 <_Bfree+0x3c>)
 800778c:	4809      	ldr	r0, [pc, #36]	; (80077b4 <_Bfree+0x40>)
 800778e:	218f      	movs	r1, #143	; 0x8f
 8007790:	f000 fdc4 	bl	800831c <__assert_func>
 8007794:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007798:	6006      	str	r6, [r0, #0]
 800779a:	60c6      	str	r6, [r0, #12]
 800779c:	b13c      	cbz	r4, 80077ae <_Bfree+0x3a>
 800779e:	69eb      	ldr	r3, [r5, #28]
 80077a0:	6862      	ldr	r2, [r4, #4]
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077a8:	6021      	str	r1, [r4, #0]
 80077aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077ae:	bd70      	pop	{r4, r5, r6, pc}
 80077b0:	08008648 	.word	0x08008648
 80077b4:	080086c8 	.word	0x080086c8

080077b8 <__multadd>:
 80077b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077bc:	690d      	ldr	r5, [r1, #16]
 80077be:	4607      	mov	r7, r0
 80077c0:	460c      	mov	r4, r1
 80077c2:	461e      	mov	r6, r3
 80077c4:	f101 0c14 	add.w	ip, r1, #20
 80077c8:	2000      	movs	r0, #0
 80077ca:	f8dc 3000 	ldr.w	r3, [ip]
 80077ce:	b299      	uxth	r1, r3
 80077d0:	fb02 6101 	mla	r1, r2, r1, r6
 80077d4:	0c1e      	lsrs	r6, r3, #16
 80077d6:	0c0b      	lsrs	r3, r1, #16
 80077d8:	fb02 3306 	mla	r3, r2, r6, r3
 80077dc:	b289      	uxth	r1, r1
 80077de:	3001      	adds	r0, #1
 80077e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80077e4:	4285      	cmp	r5, r0
 80077e6:	f84c 1b04 	str.w	r1, [ip], #4
 80077ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80077ee:	dcec      	bgt.n	80077ca <__multadd+0x12>
 80077f0:	b30e      	cbz	r6, 8007836 <__multadd+0x7e>
 80077f2:	68a3      	ldr	r3, [r4, #8]
 80077f4:	42ab      	cmp	r3, r5
 80077f6:	dc19      	bgt.n	800782c <__multadd+0x74>
 80077f8:	6861      	ldr	r1, [r4, #4]
 80077fa:	4638      	mov	r0, r7
 80077fc:	3101      	adds	r1, #1
 80077fe:	f7ff ff79 	bl	80076f4 <_Balloc>
 8007802:	4680      	mov	r8, r0
 8007804:	b928      	cbnz	r0, 8007812 <__multadd+0x5a>
 8007806:	4602      	mov	r2, r0
 8007808:	4b0c      	ldr	r3, [pc, #48]	; (800783c <__multadd+0x84>)
 800780a:	480d      	ldr	r0, [pc, #52]	; (8007840 <__multadd+0x88>)
 800780c:	21ba      	movs	r1, #186	; 0xba
 800780e:	f000 fd85 	bl	800831c <__assert_func>
 8007812:	6922      	ldr	r2, [r4, #16]
 8007814:	3202      	adds	r2, #2
 8007816:	f104 010c 	add.w	r1, r4, #12
 800781a:	0092      	lsls	r2, r2, #2
 800781c:	300c      	adds	r0, #12
 800781e:	f7fe ffe0 	bl	80067e2 <memcpy>
 8007822:	4621      	mov	r1, r4
 8007824:	4638      	mov	r0, r7
 8007826:	f7ff ffa5 	bl	8007774 <_Bfree>
 800782a:	4644      	mov	r4, r8
 800782c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007830:	3501      	adds	r5, #1
 8007832:	615e      	str	r6, [r3, #20]
 8007834:	6125      	str	r5, [r4, #16]
 8007836:	4620      	mov	r0, r4
 8007838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800783c:	080086b7 	.word	0x080086b7
 8007840:	080086c8 	.word	0x080086c8

08007844 <__hi0bits>:
 8007844:	0c03      	lsrs	r3, r0, #16
 8007846:	041b      	lsls	r3, r3, #16
 8007848:	b9d3      	cbnz	r3, 8007880 <__hi0bits+0x3c>
 800784a:	0400      	lsls	r0, r0, #16
 800784c:	2310      	movs	r3, #16
 800784e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007852:	bf04      	itt	eq
 8007854:	0200      	lsleq	r0, r0, #8
 8007856:	3308      	addeq	r3, #8
 8007858:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800785c:	bf04      	itt	eq
 800785e:	0100      	lsleq	r0, r0, #4
 8007860:	3304      	addeq	r3, #4
 8007862:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007866:	bf04      	itt	eq
 8007868:	0080      	lsleq	r0, r0, #2
 800786a:	3302      	addeq	r3, #2
 800786c:	2800      	cmp	r0, #0
 800786e:	db05      	blt.n	800787c <__hi0bits+0x38>
 8007870:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007874:	f103 0301 	add.w	r3, r3, #1
 8007878:	bf08      	it	eq
 800787a:	2320      	moveq	r3, #32
 800787c:	4618      	mov	r0, r3
 800787e:	4770      	bx	lr
 8007880:	2300      	movs	r3, #0
 8007882:	e7e4      	b.n	800784e <__hi0bits+0xa>

08007884 <__lo0bits>:
 8007884:	6803      	ldr	r3, [r0, #0]
 8007886:	f013 0207 	ands.w	r2, r3, #7
 800788a:	d00c      	beq.n	80078a6 <__lo0bits+0x22>
 800788c:	07d9      	lsls	r1, r3, #31
 800788e:	d422      	bmi.n	80078d6 <__lo0bits+0x52>
 8007890:	079a      	lsls	r2, r3, #30
 8007892:	bf49      	itett	mi
 8007894:	085b      	lsrmi	r3, r3, #1
 8007896:	089b      	lsrpl	r3, r3, #2
 8007898:	6003      	strmi	r3, [r0, #0]
 800789a:	2201      	movmi	r2, #1
 800789c:	bf5c      	itt	pl
 800789e:	6003      	strpl	r3, [r0, #0]
 80078a0:	2202      	movpl	r2, #2
 80078a2:	4610      	mov	r0, r2
 80078a4:	4770      	bx	lr
 80078a6:	b299      	uxth	r1, r3
 80078a8:	b909      	cbnz	r1, 80078ae <__lo0bits+0x2a>
 80078aa:	0c1b      	lsrs	r3, r3, #16
 80078ac:	2210      	movs	r2, #16
 80078ae:	b2d9      	uxtb	r1, r3
 80078b0:	b909      	cbnz	r1, 80078b6 <__lo0bits+0x32>
 80078b2:	3208      	adds	r2, #8
 80078b4:	0a1b      	lsrs	r3, r3, #8
 80078b6:	0719      	lsls	r1, r3, #28
 80078b8:	bf04      	itt	eq
 80078ba:	091b      	lsreq	r3, r3, #4
 80078bc:	3204      	addeq	r2, #4
 80078be:	0799      	lsls	r1, r3, #30
 80078c0:	bf04      	itt	eq
 80078c2:	089b      	lsreq	r3, r3, #2
 80078c4:	3202      	addeq	r2, #2
 80078c6:	07d9      	lsls	r1, r3, #31
 80078c8:	d403      	bmi.n	80078d2 <__lo0bits+0x4e>
 80078ca:	085b      	lsrs	r3, r3, #1
 80078cc:	f102 0201 	add.w	r2, r2, #1
 80078d0:	d003      	beq.n	80078da <__lo0bits+0x56>
 80078d2:	6003      	str	r3, [r0, #0]
 80078d4:	e7e5      	b.n	80078a2 <__lo0bits+0x1e>
 80078d6:	2200      	movs	r2, #0
 80078d8:	e7e3      	b.n	80078a2 <__lo0bits+0x1e>
 80078da:	2220      	movs	r2, #32
 80078dc:	e7e1      	b.n	80078a2 <__lo0bits+0x1e>
	...

080078e0 <__i2b>:
 80078e0:	b510      	push	{r4, lr}
 80078e2:	460c      	mov	r4, r1
 80078e4:	2101      	movs	r1, #1
 80078e6:	f7ff ff05 	bl	80076f4 <_Balloc>
 80078ea:	4602      	mov	r2, r0
 80078ec:	b928      	cbnz	r0, 80078fa <__i2b+0x1a>
 80078ee:	4b05      	ldr	r3, [pc, #20]	; (8007904 <__i2b+0x24>)
 80078f0:	4805      	ldr	r0, [pc, #20]	; (8007908 <__i2b+0x28>)
 80078f2:	f240 1145 	movw	r1, #325	; 0x145
 80078f6:	f000 fd11 	bl	800831c <__assert_func>
 80078fa:	2301      	movs	r3, #1
 80078fc:	6144      	str	r4, [r0, #20]
 80078fe:	6103      	str	r3, [r0, #16]
 8007900:	bd10      	pop	{r4, pc}
 8007902:	bf00      	nop
 8007904:	080086b7 	.word	0x080086b7
 8007908:	080086c8 	.word	0x080086c8

0800790c <__multiply>:
 800790c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007910:	4691      	mov	r9, r2
 8007912:	690a      	ldr	r2, [r1, #16]
 8007914:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007918:	429a      	cmp	r2, r3
 800791a:	bfb8      	it	lt
 800791c:	460b      	movlt	r3, r1
 800791e:	460c      	mov	r4, r1
 8007920:	bfbc      	itt	lt
 8007922:	464c      	movlt	r4, r9
 8007924:	4699      	movlt	r9, r3
 8007926:	6927      	ldr	r7, [r4, #16]
 8007928:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800792c:	68a3      	ldr	r3, [r4, #8]
 800792e:	6861      	ldr	r1, [r4, #4]
 8007930:	eb07 060a 	add.w	r6, r7, sl
 8007934:	42b3      	cmp	r3, r6
 8007936:	b085      	sub	sp, #20
 8007938:	bfb8      	it	lt
 800793a:	3101      	addlt	r1, #1
 800793c:	f7ff feda 	bl	80076f4 <_Balloc>
 8007940:	b930      	cbnz	r0, 8007950 <__multiply+0x44>
 8007942:	4602      	mov	r2, r0
 8007944:	4b44      	ldr	r3, [pc, #272]	; (8007a58 <__multiply+0x14c>)
 8007946:	4845      	ldr	r0, [pc, #276]	; (8007a5c <__multiply+0x150>)
 8007948:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800794c:	f000 fce6 	bl	800831c <__assert_func>
 8007950:	f100 0514 	add.w	r5, r0, #20
 8007954:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007958:	462b      	mov	r3, r5
 800795a:	2200      	movs	r2, #0
 800795c:	4543      	cmp	r3, r8
 800795e:	d321      	bcc.n	80079a4 <__multiply+0x98>
 8007960:	f104 0314 	add.w	r3, r4, #20
 8007964:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007968:	f109 0314 	add.w	r3, r9, #20
 800796c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007970:	9202      	str	r2, [sp, #8]
 8007972:	1b3a      	subs	r2, r7, r4
 8007974:	3a15      	subs	r2, #21
 8007976:	f022 0203 	bic.w	r2, r2, #3
 800797a:	3204      	adds	r2, #4
 800797c:	f104 0115 	add.w	r1, r4, #21
 8007980:	428f      	cmp	r7, r1
 8007982:	bf38      	it	cc
 8007984:	2204      	movcc	r2, #4
 8007986:	9201      	str	r2, [sp, #4]
 8007988:	9a02      	ldr	r2, [sp, #8]
 800798a:	9303      	str	r3, [sp, #12]
 800798c:	429a      	cmp	r2, r3
 800798e:	d80c      	bhi.n	80079aa <__multiply+0x9e>
 8007990:	2e00      	cmp	r6, #0
 8007992:	dd03      	ble.n	800799c <__multiply+0x90>
 8007994:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007998:	2b00      	cmp	r3, #0
 800799a:	d05b      	beq.n	8007a54 <__multiply+0x148>
 800799c:	6106      	str	r6, [r0, #16]
 800799e:	b005      	add	sp, #20
 80079a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079a4:	f843 2b04 	str.w	r2, [r3], #4
 80079a8:	e7d8      	b.n	800795c <__multiply+0x50>
 80079aa:	f8b3 a000 	ldrh.w	sl, [r3]
 80079ae:	f1ba 0f00 	cmp.w	sl, #0
 80079b2:	d024      	beq.n	80079fe <__multiply+0xf2>
 80079b4:	f104 0e14 	add.w	lr, r4, #20
 80079b8:	46a9      	mov	r9, r5
 80079ba:	f04f 0c00 	mov.w	ip, #0
 80079be:	f85e 2b04 	ldr.w	r2, [lr], #4
 80079c2:	f8d9 1000 	ldr.w	r1, [r9]
 80079c6:	fa1f fb82 	uxth.w	fp, r2
 80079ca:	b289      	uxth	r1, r1
 80079cc:	fb0a 110b 	mla	r1, sl, fp, r1
 80079d0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80079d4:	f8d9 2000 	ldr.w	r2, [r9]
 80079d8:	4461      	add	r1, ip
 80079da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80079de:	fb0a c20b 	mla	r2, sl, fp, ip
 80079e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80079e6:	b289      	uxth	r1, r1
 80079e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80079ec:	4577      	cmp	r7, lr
 80079ee:	f849 1b04 	str.w	r1, [r9], #4
 80079f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80079f6:	d8e2      	bhi.n	80079be <__multiply+0xb2>
 80079f8:	9a01      	ldr	r2, [sp, #4]
 80079fa:	f845 c002 	str.w	ip, [r5, r2]
 80079fe:	9a03      	ldr	r2, [sp, #12]
 8007a00:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007a04:	3304      	adds	r3, #4
 8007a06:	f1b9 0f00 	cmp.w	r9, #0
 8007a0a:	d021      	beq.n	8007a50 <__multiply+0x144>
 8007a0c:	6829      	ldr	r1, [r5, #0]
 8007a0e:	f104 0c14 	add.w	ip, r4, #20
 8007a12:	46ae      	mov	lr, r5
 8007a14:	f04f 0a00 	mov.w	sl, #0
 8007a18:	f8bc b000 	ldrh.w	fp, [ip]
 8007a1c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007a20:	fb09 220b 	mla	r2, r9, fp, r2
 8007a24:	4452      	add	r2, sl
 8007a26:	b289      	uxth	r1, r1
 8007a28:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007a2c:	f84e 1b04 	str.w	r1, [lr], #4
 8007a30:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007a34:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007a38:	f8be 1000 	ldrh.w	r1, [lr]
 8007a3c:	fb09 110a 	mla	r1, r9, sl, r1
 8007a40:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007a44:	4567      	cmp	r7, ip
 8007a46:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007a4a:	d8e5      	bhi.n	8007a18 <__multiply+0x10c>
 8007a4c:	9a01      	ldr	r2, [sp, #4]
 8007a4e:	50a9      	str	r1, [r5, r2]
 8007a50:	3504      	adds	r5, #4
 8007a52:	e799      	b.n	8007988 <__multiply+0x7c>
 8007a54:	3e01      	subs	r6, #1
 8007a56:	e79b      	b.n	8007990 <__multiply+0x84>
 8007a58:	080086b7 	.word	0x080086b7
 8007a5c:	080086c8 	.word	0x080086c8

08007a60 <__pow5mult>:
 8007a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a64:	4615      	mov	r5, r2
 8007a66:	f012 0203 	ands.w	r2, r2, #3
 8007a6a:	4606      	mov	r6, r0
 8007a6c:	460f      	mov	r7, r1
 8007a6e:	d007      	beq.n	8007a80 <__pow5mult+0x20>
 8007a70:	4c25      	ldr	r4, [pc, #148]	; (8007b08 <__pow5mult+0xa8>)
 8007a72:	3a01      	subs	r2, #1
 8007a74:	2300      	movs	r3, #0
 8007a76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007a7a:	f7ff fe9d 	bl	80077b8 <__multadd>
 8007a7e:	4607      	mov	r7, r0
 8007a80:	10ad      	asrs	r5, r5, #2
 8007a82:	d03d      	beq.n	8007b00 <__pow5mult+0xa0>
 8007a84:	69f4      	ldr	r4, [r6, #28]
 8007a86:	b97c      	cbnz	r4, 8007aa8 <__pow5mult+0x48>
 8007a88:	2010      	movs	r0, #16
 8007a8a:	f7ff fd7f 	bl	800758c <malloc>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	61f0      	str	r0, [r6, #28]
 8007a92:	b928      	cbnz	r0, 8007aa0 <__pow5mult+0x40>
 8007a94:	4b1d      	ldr	r3, [pc, #116]	; (8007b0c <__pow5mult+0xac>)
 8007a96:	481e      	ldr	r0, [pc, #120]	; (8007b10 <__pow5mult+0xb0>)
 8007a98:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007a9c:	f000 fc3e 	bl	800831c <__assert_func>
 8007aa0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007aa4:	6004      	str	r4, [r0, #0]
 8007aa6:	60c4      	str	r4, [r0, #12]
 8007aa8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007aac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ab0:	b94c      	cbnz	r4, 8007ac6 <__pow5mult+0x66>
 8007ab2:	f240 2171 	movw	r1, #625	; 0x271
 8007ab6:	4630      	mov	r0, r6
 8007ab8:	f7ff ff12 	bl	80078e0 <__i2b>
 8007abc:	2300      	movs	r3, #0
 8007abe:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ac2:	4604      	mov	r4, r0
 8007ac4:	6003      	str	r3, [r0, #0]
 8007ac6:	f04f 0900 	mov.w	r9, #0
 8007aca:	07eb      	lsls	r3, r5, #31
 8007acc:	d50a      	bpl.n	8007ae4 <__pow5mult+0x84>
 8007ace:	4639      	mov	r1, r7
 8007ad0:	4622      	mov	r2, r4
 8007ad2:	4630      	mov	r0, r6
 8007ad4:	f7ff ff1a 	bl	800790c <__multiply>
 8007ad8:	4639      	mov	r1, r7
 8007ada:	4680      	mov	r8, r0
 8007adc:	4630      	mov	r0, r6
 8007ade:	f7ff fe49 	bl	8007774 <_Bfree>
 8007ae2:	4647      	mov	r7, r8
 8007ae4:	106d      	asrs	r5, r5, #1
 8007ae6:	d00b      	beq.n	8007b00 <__pow5mult+0xa0>
 8007ae8:	6820      	ldr	r0, [r4, #0]
 8007aea:	b938      	cbnz	r0, 8007afc <__pow5mult+0x9c>
 8007aec:	4622      	mov	r2, r4
 8007aee:	4621      	mov	r1, r4
 8007af0:	4630      	mov	r0, r6
 8007af2:	f7ff ff0b 	bl	800790c <__multiply>
 8007af6:	6020      	str	r0, [r4, #0]
 8007af8:	f8c0 9000 	str.w	r9, [r0]
 8007afc:	4604      	mov	r4, r0
 8007afe:	e7e4      	b.n	8007aca <__pow5mult+0x6a>
 8007b00:	4638      	mov	r0, r7
 8007b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b06:	bf00      	nop
 8007b08:	08008818 	.word	0x08008818
 8007b0c:	08008648 	.word	0x08008648
 8007b10:	080086c8 	.word	0x080086c8

08007b14 <__lshift>:
 8007b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b18:	460c      	mov	r4, r1
 8007b1a:	6849      	ldr	r1, [r1, #4]
 8007b1c:	6923      	ldr	r3, [r4, #16]
 8007b1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b22:	68a3      	ldr	r3, [r4, #8]
 8007b24:	4607      	mov	r7, r0
 8007b26:	4691      	mov	r9, r2
 8007b28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b2c:	f108 0601 	add.w	r6, r8, #1
 8007b30:	42b3      	cmp	r3, r6
 8007b32:	db0b      	blt.n	8007b4c <__lshift+0x38>
 8007b34:	4638      	mov	r0, r7
 8007b36:	f7ff fddd 	bl	80076f4 <_Balloc>
 8007b3a:	4605      	mov	r5, r0
 8007b3c:	b948      	cbnz	r0, 8007b52 <__lshift+0x3e>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	4b28      	ldr	r3, [pc, #160]	; (8007be4 <__lshift+0xd0>)
 8007b42:	4829      	ldr	r0, [pc, #164]	; (8007be8 <__lshift+0xd4>)
 8007b44:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007b48:	f000 fbe8 	bl	800831c <__assert_func>
 8007b4c:	3101      	adds	r1, #1
 8007b4e:	005b      	lsls	r3, r3, #1
 8007b50:	e7ee      	b.n	8007b30 <__lshift+0x1c>
 8007b52:	2300      	movs	r3, #0
 8007b54:	f100 0114 	add.w	r1, r0, #20
 8007b58:	f100 0210 	add.w	r2, r0, #16
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	4553      	cmp	r3, sl
 8007b60:	db33      	blt.n	8007bca <__lshift+0xb6>
 8007b62:	6920      	ldr	r0, [r4, #16]
 8007b64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b68:	f104 0314 	add.w	r3, r4, #20
 8007b6c:	f019 091f 	ands.w	r9, r9, #31
 8007b70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007b74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007b78:	d02b      	beq.n	8007bd2 <__lshift+0xbe>
 8007b7a:	f1c9 0e20 	rsb	lr, r9, #32
 8007b7e:	468a      	mov	sl, r1
 8007b80:	2200      	movs	r2, #0
 8007b82:	6818      	ldr	r0, [r3, #0]
 8007b84:	fa00 f009 	lsl.w	r0, r0, r9
 8007b88:	4310      	orrs	r0, r2
 8007b8a:	f84a 0b04 	str.w	r0, [sl], #4
 8007b8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b92:	459c      	cmp	ip, r3
 8007b94:	fa22 f20e 	lsr.w	r2, r2, lr
 8007b98:	d8f3      	bhi.n	8007b82 <__lshift+0x6e>
 8007b9a:	ebac 0304 	sub.w	r3, ip, r4
 8007b9e:	3b15      	subs	r3, #21
 8007ba0:	f023 0303 	bic.w	r3, r3, #3
 8007ba4:	3304      	adds	r3, #4
 8007ba6:	f104 0015 	add.w	r0, r4, #21
 8007baa:	4584      	cmp	ip, r0
 8007bac:	bf38      	it	cc
 8007bae:	2304      	movcc	r3, #4
 8007bb0:	50ca      	str	r2, [r1, r3]
 8007bb2:	b10a      	cbz	r2, 8007bb8 <__lshift+0xa4>
 8007bb4:	f108 0602 	add.w	r6, r8, #2
 8007bb8:	3e01      	subs	r6, #1
 8007bba:	4638      	mov	r0, r7
 8007bbc:	612e      	str	r6, [r5, #16]
 8007bbe:	4621      	mov	r1, r4
 8007bc0:	f7ff fdd8 	bl	8007774 <_Bfree>
 8007bc4:	4628      	mov	r0, r5
 8007bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bca:	f842 0f04 	str.w	r0, [r2, #4]!
 8007bce:	3301      	adds	r3, #1
 8007bd0:	e7c5      	b.n	8007b5e <__lshift+0x4a>
 8007bd2:	3904      	subs	r1, #4
 8007bd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bd8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007bdc:	459c      	cmp	ip, r3
 8007bde:	d8f9      	bhi.n	8007bd4 <__lshift+0xc0>
 8007be0:	e7ea      	b.n	8007bb8 <__lshift+0xa4>
 8007be2:	bf00      	nop
 8007be4:	080086b7 	.word	0x080086b7
 8007be8:	080086c8 	.word	0x080086c8

08007bec <__mcmp>:
 8007bec:	b530      	push	{r4, r5, lr}
 8007bee:	6902      	ldr	r2, [r0, #16]
 8007bf0:	690c      	ldr	r4, [r1, #16]
 8007bf2:	1b12      	subs	r2, r2, r4
 8007bf4:	d10e      	bne.n	8007c14 <__mcmp+0x28>
 8007bf6:	f100 0314 	add.w	r3, r0, #20
 8007bfa:	3114      	adds	r1, #20
 8007bfc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007c00:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007c04:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007c08:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007c0c:	42a5      	cmp	r5, r4
 8007c0e:	d003      	beq.n	8007c18 <__mcmp+0x2c>
 8007c10:	d305      	bcc.n	8007c1e <__mcmp+0x32>
 8007c12:	2201      	movs	r2, #1
 8007c14:	4610      	mov	r0, r2
 8007c16:	bd30      	pop	{r4, r5, pc}
 8007c18:	4283      	cmp	r3, r0
 8007c1a:	d3f3      	bcc.n	8007c04 <__mcmp+0x18>
 8007c1c:	e7fa      	b.n	8007c14 <__mcmp+0x28>
 8007c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c22:	e7f7      	b.n	8007c14 <__mcmp+0x28>

08007c24 <__mdiff>:
 8007c24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c28:	460c      	mov	r4, r1
 8007c2a:	4606      	mov	r6, r0
 8007c2c:	4611      	mov	r1, r2
 8007c2e:	4620      	mov	r0, r4
 8007c30:	4690      	mov	r8, r2
 8007c32:	f7ff ffdb 	bl	8007bec <__mcmp>
 8007c36:	1e05      	subs	r5, r0, #0
 8007c38:	d110      	bne.n	8007c5c <__mdiff+0x38>
 8007c3a:	4629      	mov	r1, r5
 8007c3c:	4630      	mov	r0, r6
 8007c3e:	f7ff fd59 	bl	80076f4 <_Balloc>
 8007c42:	b930      	cbnz	r0, 8007c52 <__mdiff+0x2e>
 8007c44:	4b3a      	ldr	r3, [pc, #232]	; (8007d30 <__mdiff+0x10c>)
 8007c46:	4602      	mov	r2, r0
 8007c48:	f240 2137 	movw	r1, #567	; 0x237
 8007c4c:	4839      	ldr	r0, [pc, #228]	; (8007d34 <__mdiff+0x110>)
 8007c4e:	f000 fb65 	bl	800831c <__assert_func>
 8007c52:	2301      	movs	r3, #1
 8007c54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007c58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c5c:	bfa4      	itt	ge
 8007c5e:	4643      	movge	r3, r8
 8007c60:	46a0      	movge	r8, r4
 8007c62:	4630      	mov	r0, r6
 8007c64:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007c68:	bfa6      	itte	ge
 8007c6a:	461c      	movge	r4, r3
 8007c6c:	2500      	movge	r5, #0
 8007c6e:	2501      	movlt	r5, #1
 8007c70:	f7ff fd40 	bl	80076f4 <_Balloc>
 8007c74:	b920      	cbnz	r0, 8007c80 <__mdiff+0x5c>
 8007c76:	4b2e      	ldr	r3, [pc, #184]	; (8007d30 <__mdiff+0x10c>)
 8007c78:	4602      	mov	r2, r0
 8007c7a:	f240 2145 	movw	r1, #581	; 0x245
 8007c7e:	e7e5      	b.n	8007c4c <__mdiff+0x28>
 8007c80:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007c84:	6926      	ldr	r6, [r4, #16]
 8007c86:	60c5      	str	r5, [r0, #12]
 8007c88:	f104 0914 	add.w	r9, r4, #20
 8007c8c:	f108 0514 	add.w	r5, r8, #20
 8007c90:	f100 0e14 	add.w	lr, r0, #20
 8007c94:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007c98:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007c9c:	f108 0210 	add.w	r2, r8, #16
 8007ca0:	46f2      	mov	sl, lr
 8007ca2:	2100      	movs	r1, #0
 8007ca4:	f859 3b04 	ldr.w	r3, [r9], #4
 8007ca8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007cac:	fa11 f88b 	uxtah	r8, r1, fp
 8007cb0:	b299      	uxth	r1, r3
 8007cb2:	0c1b      	lsrs	r3, r3, #16
 8007cb4:	eba8 0801 	sub.w	r8, r8, r1
 8007cb8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007cbc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007cc0:	fa1f f888 	uxth.w	r8, r8
 8007cc4:	1419      	asrs	r1, r3, #16
 8007cc6:	454e      	cmp	r6, r9
 8007cc8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007ccc:	f84a 3b04 	str.w	r3, [sl], #4
 8007cd0:	d8e8      	bhi.n	8007ca4 <__mdiff+0x80>
 8007cd2:	1b33      	subs	r3, r6, r4
 8007cd4:	3b15      	subs	r3, #21
 8007cd6:	f023 0303 	bic.w	r3, r3, #3
 8007cda:	3304      	adds	r3, #4
 8007cdc:	3415      	adds	r4, #21
 8007cde:	42a6      	cmp	r6, r4
 8007ce0:	bf38      	it	cc
 8007ce2:	2304      	movcc	r3, #4
 8007ce4:	441d      	add	r5, r3
 8007ce6:	4473      	add	r3, lr
 8007ce8:	469e      	mov	lr, r3
 8007cea:	462e      	mov	r6, r5
 8007cec:	4566      	cmp	r6, ip
 8007cee:	d30e      	bcc.n	8007d0e <__mdiff+0xea>
 8007cf0:	f10c 0203 	add.w	r2, ip, #3
 8007cf4:	1b52      	subs	r2, r2, r5
 8007cf6:	f022 0203 	bic.w	r2, r2, #3
 8007cfa:	3d03      	subs	r5, #3
 8007cfc:	45ac      	cmp	ip, r5
 8007cfe:	bf38      	it	cc
 8007d00:	2200      	movcc	r2, #0
 8007d02:	4413      	add	r3, r2
 8007d04:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007d08:	b17a      	cbz	r2, 8007d2a <__mdiff+0x106>
 8007d0a:	6107      	str	r7, [r0, #16]
 8007d0c:	e7a4      	b.n	8007c58 <__mdiff+0x34>
 8007d0e:	f856 8b04 	ldr.w	r8, [r6], #4
 8007d12:	fa11 f288 	uxtah	r2, r1, r8
 8007d16:	1414      	asrs	r4, r2, #16
 8007d18:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007d1c:	b292      	uxth	r2, r2
 8007d1e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007d22:	f84e 2b04 	str.w	r2, [lr], #4
 8007d26:	1421      	asrs	r1, r4, #16
 8007d28:	e7e0      	b.n	8007cec <__mdiff+0xc8>
 8007d2a:	3f01      	subs	r7, #1
 8007d2c:	e7ea      	b.n	8007d04 <__mdiff+0xe0>
 8007d2e:	bf00      	nop
 8007d30:	080086b7 	.word	0x080086b7
 8007d34:	080086c8 	.word	0x080086c8

08007d38 <__d2b>:
 8007d38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d3c:	460f      	mov	r7, r1
 8007d3e:	2101      	movs	r1, #1
 8007d40:	ec59 8b10 	vmov	r8, r9, d0
 8007d44:	4616      	mov	r6, r2
 8007d46:	f7ff fcd5 	bl	80076f4 <_Balloc>
 8007d4a:	4604      	mov	r4, r0
 8007d4c:	b930      	cbnz	r0, 8007d5c <__d2b+0x24>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	4b24      	ldr	r3, [pc, #144]	; (8007de4 <__d2b+0xac>)
 8007d52:	4825      	ldr	r0, [pc, #148]	; (8007de8 <__d2b+0xb0>)
 8007d54:	f240 310f 	movw	r1, #783	; 0x30f
 8007d58:	f000 fae0 	bl	800831c <__assert_func>
 8007d5c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007d60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d64:	bb2d      	cbnz	r5, 8007db2 <__d2b+0x7a>
 8007d66:	9301      	str	r3, [sp, #4]
 8007d68:	f1b8 0300 	subs.w	r3, r8, #0
 8007d6c:	d026      	beq.n	8007dbc <__d2b+0x84>
 8007d6e:	4668      	mov	r0, sp
 8007d70:	9300      	str	r3, [sp, #0]
 8007d72:	f7ff fd87 	bl	8007884 <__lo0bits>
 8007d76:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007d7a:	b1e8      	cbz	r0, 8007db8 <__d2b+0x80>
 8007d7c:	f1c0 0320 	rsb	r3, r0, #32
 8007d80:	fa02 f303 	lsl.w	r3, r2, r3
 8007d84:	430b      	orrs	r3, r1
 8007d86:	40c2      	lsrs	r2, r0
 8007d88:	6163      	str	r3, [r4, #20]
 8007d8a:	9201      	str	r2, [sp, #4]
 8007d8c:	9b01      	ldr	r3, [sp, #4]
 8007d8e:	61a3      	str	r3, [r4, #24]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	bf14      	ite	ne
 8007d94:	2202      	movne	r2, #2
 8007d96:	2201      	moveq	r2, #1
 8007d98:	6122      	str	r2, [r4, #16]
 8007d9a:	b1bd      	cbz	r5, 8007dcc <__d2b+0x94>
 8007d9c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007da0:	4405      	add	r5, r0
 8007da2:	603d      	str	r5, [r7, #0]
 8007da4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007da8:	6030      	str	r0, [r6, #0]
 8007daa:	4620      	mov	r0, r4
 8007dac:	b003      	add	sp, #12
 8007dae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007db2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007db6:	e7d6      	b.n	8007d66 <__d2b+0x2e>
 8007db8:	6161      	str	r1, [r4, #20]
 8007dba:	e7e7      	b.n	8007d8c <__d2b+0x54>
 8007dbc:	a801      	add	r0, sp, #4
 8007dbe:	f7ff fd61 	bl	8007884 <__lo0bits>
 8007dc2:	9b01      	ldr	r3, [sp, #4]
 8007dc4:	6163      	str	r3, [r4, #20]
 8007dc6:	3020      	adds	r0, #32
 8007dc8:	2201      	movs	r2, #1
 8007dca:	e7e5      	b.n	8007d98 <__d2b+0x60>
 8007dcc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007dd0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007dd4:	6038      	str	r0, [r7, #0]
 8007dd6:	6918      	ldr	r0, [r3, #16]
 8007dd8:	f7ff fd34 	bl	8007844 <__hi0bits>
 8007ddc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007de0:	e7e2      	b.n	8007da8 <__d2b+0x70>
 8007de2:	bf00      	nop
 8007de4:	080086b7 	.word	0x080086b7
 8007de8:	080086c8 	.word	0x080086c8

08007dec <__sfputc_r>:
 8007dec:	6893      	ldr	r3, [r2, #8]
 8007dee:	3b01      	subs	r3, #1
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	b410      	push	{r4}
 8007df4:	6093      	str	r3, [r2, #8]
 8007df6:	da08      	bge.n	8007e0a <__sfputc_r+0x1e>
 8007df8:	6994      	ldr	r4, [r2, #24]
 8007dfa:	42a3      	cmp	r3, r4
 8007dfc:	db01      	blt.n	8007e02 <__sfputc_r+0x16>
 8007dfe:	290a      	cmp	r1, #10
 8007e00:	d103      	bne.n	8007e0a <__sfputc_r+0x1e>
 8007e02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e06:	f000 b9e3 	b.w	80081d0 <__swbuf_r>
 8007e0a:	6813      	ldr	r3, [r2, #0]
 8007e0c:	1c58      	adds	r0, r3, #1
 8007e0e:	6010      	str	r0, [r2, #0]
 8007e10:	7019      	strb	r1, [r3, #0]
 8007e12:	4608      	mov	r0, r1
 8007e14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e18:	4770      	bx	lr

08007e1a <__sfputs_r>:
 8007e1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e1c:	4606      	mov	r6, r0
 8007e1e:	460f      	mov	r7, r1
 8007e20:	4614      	mov	r4, r2
 8007e22:	18d5      	adds	r5, r2, r3
 8007e24:	42ac      	cmp	r4, r5
 8007e26:	d101      	bne.n	8007e2c <__sfputs_r+0x12>
 8007e28:	2000      	movs	r0, #0
 8007e2a:	e007      	b.n	8007e3c <__sfputs_r+0x22>
 8007e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e30:	463a      	mov	r2, r7
 8007e32:	4630      	mov	r0, r6
 8007e34:	f7ff ffda 	bl	8007dec <__sfputc_r>
 8007e38:	1c43      	adds	r3, r0, #1
 8007e3a:	d1f3      	bne.n	8007e24 <__sfputs_r+0xa>
 8007e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007e40 <_vfiprintf_r>:
 8007e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e44:	460d      	mov	r5, r1
 8007e46:	b09d      	sub	sp, #116	; 0x74
 8007e48:	4614      	mov	r4, r2
 8007e4a:	4698      	mov	r8, r3
 8007e4c:	4606      	mov	r6, r0
 8007e4e:	b118      	cbz	r0, 8007e58 <_vfiprintf_r+0x18>
 8007e50:	6a03      	ldr	r3, [r0, #32]
 8007e52:	b90b      	cbnz	r3, 8007e58 <_vfiprintf_r+0x18>
 8007e54:	f7fe fbba 	bl	80065cc <__sinit>
 8007e58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e5a:	07d9      	lsls	r1, r3, #31
 8007e5c:	d405      	bmi.n	8007e6a <_vfiprintf_r+0x2a>
 8007e5e:	89ab      	ldrh	r3, [r5, #12]
 8007e60:	059a      	lsls	r2, r3, #22
 8007e62:	d402      	bmi.n	8007e6a <_vfiprintf_r+0x2a>
 8007e64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e66:	f7fe fcba 	bl	80067de <__retarget_lock_acquire_recursive>
 8007e6a:	89ab      	ldrh	r3, [r5, #12]
 8007e6c:	071b      	lsls	r3, r3, #28
 8007e6e:	d501      	bpl.n	8007e74 <_vfiprintf_r+0x34>
 8007e70:	692b      	ldr	r3, [r5, #16]
 8007e72:	b99b      	cbnz	r3, 8007e9c <_vfiprintf_r+0x5c>
 8007e74:	4629      	mov	r1, r5
 8007e76:	4630      	mov	r0, r6
 8007e78:	f000 f9e8 	bl	800824c <__swsetup_r>
 8007e7c:	b170      	cbz	r0, 8007e9c <_vfiprintf_r+0x5c>
 8007e7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e80:	07dc      	lsls	r4, r3, #31
 8007e82:	d504      	bpl.n	8007e8e <_vfiprintf_r+0x4e>
 8007e84:	f04f 30ff 	mov.w	r0, #4294967295
 8007e88:	b01d      	add	sp, #116	; 0x74
 8007e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e8e:	89ab      	ldrh	r3, [r5, #12]
 8007e90:	0598      	lsls	r0, r3, #22
 8007e92:	d4f7      	bmi.n	8007e84 <_vfiprintf_r+0x44>
 8007e94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e96:	f7fe fca3 	bl	80067e0 <__retarget_lock_release_recursive>
 8007e9a:	e7f3      	b.n	8007e84 <_vfiprintf_r+0x44>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	9309      	str	r3, [sp, #36]	; 0x24
 8007ea0:	2320      	movs	r3, #32
 8007ea2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ea6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007eaa:	2330      	movs	r3, #48	; 0x30
 8007eac:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008060 <_vfiprintf_r+0x220>
 8007eb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007eb4:	f04f 0901 	mov.w	r9, #1
 8007eb8:	4623      	mov	r3, r4
 8007eba:	469a      	mov	sl, r3
 8007ebc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ec0:	b10a      	cbz	r2, 8007ec6 <_vfiprintf_r+0x86>
 8007ec2:	2a25      	cmp	r2, #37	; 0x25
 8007ec4:	d1f9      	bne.n	8007eba <_vfiprintf_r+0x7a>
 8007ec6:	ebba 0b04 	subs.w	fp, sl, r4
 8007eca:	d00b      	beq.n	8007ee4 <_vfiprintf_r+0xa4>
 8007ecc:	465b      	mov	r3, fp
 8007ece:	4622      	mov	r2, r4
 8007ed0:	4629      	mov	r1, r5
 8007ed2:	4630      	mov	r0, r6
 8007ed4:	f7ff ffa1 	bl	8007e1a <__sfputs_r>
 8007ed8:	3001      	adds	r0, #1
 8007eda:	f000 80a9 	beq.w	8008030 <_vfiprintf_r+0x1f0>
 8007ede:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ee0:	445a      	add	r2, fp
 8007ee2:	9209      	str	r2, [sp, #36]	; 0x24
 8007ee4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	f000 80a1 	beq.w	8008030 <_vfiprintf_r+0x1f0>
 8007eee:	2300      	movs	r3, #0
 8007ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ef4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ef8:	f10a 0a01 	add.w	sl, sl, #1
 8007efc:	9304      	str	r3, [sp, #16]
 8007efe:	9307      	str	r3, [sp, #28]
 8007f00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f04:	931a      	str	r3, [sp, #104]	; 0x68
 8007f06:	4654      	mov	r4, sl
 8007f08:	2205      	movs	r2, #5
 8007f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f0e:	4854      	ldr	r0, [pc, #336]	; (8008060 <_vfiprintf_r+0x220>)
 8007f10:	f7f8 f966 	bl	80001e0 <memchr>
 8007f14:	9a04      	ldr	r2, [sp, #16]
 8007f16:	b9d8      	cbnz	r0, 8007f50 <_vfiprintf_r+0x110>
 8007f18:	06d1      	lsls	r1, r2, #27
 8007f1a:	bf44      	itt	mi
 8007f1c:	2320      	movmi	r3, #32
 8007f1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f22:	0713      	lsls	r3, r2, #28
 8007f24:	bf44      	itt	mi
 8007f26:	232b      	movmi	r3, #43	; 0x2b
 8007f28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f2c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f30:	2b2a      	cmp	r3, #42	; 0x2a
 8007f32:	d015      	beq.n	8007f60 <_vfiprintf_r+0x120>
 8007f34:	9a07      	ldr	r2, [sp, #28]
 8007f36:	4654      	mov	r4, sl
 8007f38:	2000      	movs	r0, #0
 8007f3a:	f04f 0c0a 	mov.w	ip, #10
 8007f3e:	4621      	mov	r1, r4
 8007f40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f44:	3b30      	subs	r3, #48	; 0x30
 8007f46:	2b09      	cmp	r3, #9
 8007f48:	d94d      	bls.n	8007fe6 <_vfiprintf_r+0x1a6>
 8007f4a:	b1b0      	cbz	r0, 8007f7a <_vfiprintf_r+0x13a>
 8007f4c:	9207      	str	r2, [sp, #28]
 8007f4e:	e014      	b.n	8007f7a <_vfiprintf_r+0x13a>
 8007f50:	eba0 0308 	sub.w	r3, r0, r8
 8007f54:	fa09 f303 	lsl.w	r3, r9, r3
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	9304      	str	r3, [sp, #16]
 8007f5c:	46a2      	mov	sl, r4
 8007f5e:	e7d2      	b.n	8007f06 <_vfiprintf_r+0xc6>
 8007f60:	9b03      	ldr	r3, [sp, #12]
 8007f62:	1d19      	adds	r1, r3, #4
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	9103      	str	r1, [sp, #12]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	bfbb      	ittet	lt
 8007f6c:	425b      	neglt	r3, r3
 8007f6e:	f042 0202 	orrlt.w	r2, r2, #2
 8007f72:	9307      	strge	r3, [sp, #28]
 8007f74:	9307      	strlt	r3, [sp, #28]
 8007f76:	bfb8      	it	lt
 8007f78:	9204      	strlt	r2, [sp, #16]
 8007f7a:	7823      	ldrb	r3, [r4, #0]
 8007f7c:	2b2e      	cmp	r3, #46	; 0x2e
 8007f7e:	d10c      	bne.n	8007f9a <_vfiprintf_r+0x15a>
 8007f80:	7863      	ldrb	r3, [r4, #1]
 8007f82:	2b2a      	cmp	r3, #42	; 0x2a
 8007f84:	d134      	bne.n	8007ff0 <_vfiprintf_r+0x1b0>
 8007f86:	9b03      	ldr	r3, [sp, #12]
 8007f88:	1d1a      	adds	r2, r3, #4
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	9203      	str	r2, [sp, #12]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	bfb8      	it	lt
 8007f92:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f96:	3402      	adds	r4, #2
 8007f98:	9305      	str	r3, [sp, #20]
 8007f9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008070 <_vfiprintf_r+0x230>
 8007f9e:	7821      	ldrb	r1, [r4, #0]
 8007fa0:	2203      	movs	r2, #3
 8007fa2:	4650      	mov	r0, sl
 8007fa4:	f7f8 f91c 	bl	80001e0 <memchr>
 8007fa8:	b138      	cbz	r0, 8007fba <_vfiprintf_r+0x17a>
 8007faa:	9b04      	ldr	r3, [sp, #16]
 8007fac:	eba0 000a 	sub.w	r0, r0, sl
 8007fb0:	2240      	movs	r2, #64	; 0x40
 8007fb2:	4082      	lsls	r2, r0
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	3401      	adds	r4, #1
 8007fb8:	9304      	str	r3, [sp, #16]
 8007fba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fbe:	4829      	ldr	r0, [pc, #164]	; (8008064 <_vfiprintf_r+0x224>)
 8007fc0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007fc4:	2206      	movs	r2, #6
 8007fc6:	f7f8 f90b 	bl	80001e0 <memchr>
 8007fca:	2800      	cmp	r0, #0
 8007fcc:	d03f      	beq.n	800804e <_vfiprintf_r+0x20e>
 8007fce:	4b26      	ldr	r3, [pc, #152]	; (8008068 <_vfiprintf_r+0x228>)
 8007fd0:	bb1b      	cbnz	r3, 800801a <_vfiprintf_r+0x1da>
 8007fd2:	9b03      	ldr	r3, [sp, #12]
 8007fd4:	3307      	adds	r3, #7
 8007fd6:	f023 0307 	bic.w	r3, r3, #7
 8007fda:	3308      	adds	r3, #8
 8007fdc:	9303      	str	r3, [sp, #12]
 8007fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fe0:	443b      	add	r3, r7
 8007fe2:	9309      	str	r3, [sp, #36]	; 0x24
 8007fe4:	e768      	b.n	8007eb8 <_vfiprintf_r+0x78>
 8007fe6:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fea:	460c      	mov	r4, r1
 8007fec:	2001      	movs	r0, #1
 8007fee:	e7a6      	b.n	8007f3e <_vfiprintf_r+0xfe>
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	3401      	adds	r4, #1
 8007ff4:	9305      	str	r3, [sp, #20]
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	f04f 0c0a 	mov.w	ip, #10
 8007ffc:	4620      	mov	r0, r4
 8007ffe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008002:	3a30      	subs	r2, #48	; 0x30
 8008004:	2a09      	cmp	r2, #9
 8008006:	d903      	bls.n	8008010 <_vfiprintf_r+0x1d0>
 8008008:	2b00      	cmp	r3, #0
 800800a:	d0c6      	beq.n	8007f9a <_vfiprintf_r+0x15a>
 800800c:	9105      	str	r1, [sp, #20]
 800800e:	e7c4      	b.n	8007f9a <_vfiprintf_r+0x15a>
 8008010:	fb0c 2101 	mla	r1, ip, r1, r2
 8008014:	4604      	mov	r4, r0
 8008016:	2301      	movs	r3, #1
 8008018:	e7f0      	b.n	8007ffc <_vfiprintf_r+0x1bc>
 800801a:	ab03      	add	r3, sp, #12
 800801c:	9300      	str	r3, [sp, #0]
 800801e:	462a      	mov	r2, r5
 8008020:	4b12      	ldr	r3, [pc, #72]	; (800806c <_vfiprintf_r+0x22c>)
 8008022:	a904      	add	r1, sp, #16
 8008024:	4630      	mov	r0, r6
 8008026:	f7fd fe7f 	bl	8005d28 <_printf_float>
 800802a:	4607      	mov	r7, r0
 800802c:	1c78      	adds	r0, r7, #1
 800802e:	d1d6      	bne.n	8007fde <_vfiprintf_r+0x19e>
 8008030:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008032:	07d9      	lsls	r1, r3, #31
 8008034:	d405      	bmi.n	8008042 <_vfiprintf_r+0x202>
 8008036:	89ab      	ldrh	r3, [r5, #12]
 8008038:	059a      	lsls	r2, r3, #22
 800803a:	d402      	bmi.n	8008042 <_vfiprintf_r+0x202>
 800803c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800803e:	f7fe fbcf 	bl	80067e0 <__retarget_lock_release_recursive>
 8008042:	89ab      	ldrh	r3, [r5, #12]
 8008044:	065b      	lsls	r3, r3, #25
 8008046:	f53f af1d 	bmi.w	8007e84 <_vfiprintf_r+0x44>
 800804a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800804c:	e71c      	b.n	8007e88 <_vfiprintf_r+0x48>
 800804e:	ab03      	add	r3, sp, #12
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	462a      	mov	r2, r5
 8008054:	4b05      	ldr	r3, [pc, #20]	; (800806c <_vfiprintf_r+0x22c>)
 8008056:	a904      	add	r1, sp, #16
 8008058:	4630      	mov	r0, r6
 800805a:	f7fe f909 	bl	8006270 <_printf_i>
 800805e:	e7e4      	b.n	800802a <_vfiprintf_r+0x1ea>
 8008060:	08008824 	.word	0x08008824
 8008064:	0800882e 	.word	0x0800882e
 8008068:	08005d29 	.word	0x08005d29
 800806c:	08007e1b 	.word	0x08007e1b
 8008070:	0800882a 	.word	0x0800882a

08008074 <__sflush_r>:
 8008074:	898a      	ldrh	r2, [r1, #12]
 8008076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800807a:	4605      	mov	r5, r0
 800807c:	0710      	lsls	r0, r2, #28
 800807e:	460c      	mov	r4, r1
 8008080:	d458      	bmi.n	8008134 <__sflush_r+0xc0>
 8008082:	684b      	ldr	r3, [r1, #4]
 8008084:	2b00      	cmp	r3, #0
 8008086:	dc05      	bgt.n	8008094 <__sflush_r+0x20>
 8008088:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800808a:	2b00      	cmp	r3, #0
 800808c:	dc02      	bgt.n	8008094 <__sflush_r+0x20>
 800808e:	2000      	movs	r0, #0
 8008090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008094:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008096:	2e00      	cmp	r6, #0
 8008098:	d0f9      	beq.n	800808e <__sflush_r+0x1a>
 800809a:	2300      	movs	r3, #0
 800809c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80080a0:	682f      	ldr	r7, [r5, #0]
 80080a2:	6a21      	ldr	r1, [r4, #32]
 80080a4:	602b      	str	r3, [r5, #0]
 80080a6:	d032      	beq.n	800810e <__sflush_r+0x9a>
 80080a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80080aa:	89a3      	ldrh	r3, [r4, #12]
 80080ac:	075a      	lsls	r2, r3, #29
 80080ae:	d505      	bpl.n	80080bc <__sflush_r+0x48>
 80080b0:	6863      	ldr	r3, [r4, #4]
 80080b2:	1ac0      	subs	r0, r0, r3
 80080b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80080b6:	b10b      	cbz	r3, 80080bc <__sflush_r+0x48>
 80080b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80080ba:	1ac0      	subs	r0, r0, r3
 80080bc:	2300      	movs	r3, #0
 80080be:	4602      	mov	r2, r0
 80080c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080c2:	6a21      	ldr	r1, [r4, #32]
 80080c4:	4628      	mov	r0, r5
 80080c6:	47b0      	blx	r6
 80080c8:	1c43      	adds	r3, r0, #1
 80080ca:	89a3      	ldrh	r3, [r4, #12]
 80080cc:	d106      	bne.n	80080dc <__sflush_r+0x68>
 80080ce:	6829      	ldr	r1, [r5, #0]
 80080d0:	291d      	cmp	r1, #29
 80080d2:	d82b      	bhi.n	800812c <__sflush_r+0xb8>
 80080d4:	4a29      	ldr	r2, [pc, #164]	; (800817c <__sflush_r+0x108>)
 80080d6:	410a      	asrs	r2, r1
 80080d8:	07d6      	lsls	r6, r2, #31
 80080da:	d427      	bmi.n	800812c <__sflush_r+0xb8>
 80080dc:	2200      	movs	r2, #0
 80080de:	6062      	str	r2, [r4, #4]
 80080e0:	04d9      	lsls	r1, r3, #19
 80080e2:	6922      	ldr	r2, [r4, #16]
 80080e4:	6022      	str	r2, [r4, #0]
 80080e6:	d504      	bpl.n	80080f2 <__sflush_r+0x7e>
 80080e8:	1c42      	adds	r2, r0, #1
 80080ea:	d101      	bne.n	80080f0 <__sflush_r+0x7c>
 80080ec:	682b      	ldr	r3, [r5, #0]
 80080ee:	b903      	cbnz	r3, 80080f2 <__sflush_r+0x7e>
 80080f0:	6560      	str	r0, [r4, #84]	; 0x54
 80080f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080f4:	602f      	str	r7, [r5, #0]
 80080f6:	2900      	cmp	r1, #0
 80080f8:	d0c9      	beq.n	800808e <__sflush_r+0x1a>
 80080fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080fe:	4299      	cmp	r1, r3
 8008100:	d002      	beq.n	8008108 <__sflush_r+0x94>
 8008102:	4628      	mov	r0, r5
 8008104:	f7ff f9f6 	bl	80074f4 <_free_r>
 8008108:	2000      	movs	r0, #0
 800810a:	6360      	str	r0, [r4, #52]	; 0x34
 800810c:	e7c0      	b.n	8008090 <__sflush_r+0x1c>
 800810e:	2301      	movs	r3, #1
 8008110:	4628      	mov	r0, r5
 8008112:	47b0      	blx	r6
 8008114:	1c41      	adds	r1, r0, #1
 8008116:	d1c8      	bne.n	80080aa <__sflush_r+0x36>
 8008118:	682b      	ldr	r3, [r5, #0]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d0c5      	beq.n	80080aa <__sflush_r+0x36>
 800811e:	2b1d      	cmp	r3, #29
 8008120:	d001      	beq.n	8008126 <__sflush_r+0xb2>
 8008122:	2b16      	cmp	r3, #22
 8008124:	d101      	bne.n	800812a <__sflush_r+0xb6>
 8008126:	602f      	str	r7, [r5, #0]
 8008128:	e7b1      	b.n	800808e <__sflush_r+0x1a>
 800812a:	89a3      	ldrh	r3, [r4, #12]
 800812c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008130:	81a3      	strh	r3, [r4, #12]
 8008132:	e7ad      	b.n	8008090 <__sflush_r+0x1c>
 8008134:	690f      	ldr	r7, [r1, #16]
 8008136:	2f00      	cmp	r7, #0
 8008138:	d0a9      	beq.n	800808e <__sflush_r+0x1a>
 800813a:	0793      	lsls	r3, r2, #30
 800813c:	680e      	ldr	r6, [r1, #0]
 800813e:	bf08      	it	eq
 8008140:	694b      	ldreq	r3, [r1, #20]
 8008142:	600f      	str	r7, [r1, #0]
 8008144:	bf18      	it	ne
 8008146:	2300      	movne	r3, #0
 8008148:	eba6 0807 	sub.w	r8, r6, r7
 800814c:	608b      	str	r3, [r1, #8]
 800814e:	f1b8 0f00 	cmp.w	r8, #0
 8008152:	dd9c      	ble.n	800808e <__sflush_r+0x1a>
 8008154:	6a21      	ldr	r1, [r4, #32]
 8008156:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008158:	4643      	mov	r3, r8
 800815a:	463a      	mov	r2, r7
 800815c:	4628      	mov	r0, r5
 800815e:	47b0      	blx	r6
 8008160:	2800      	cmp	r0, #0
 8008162:	dc06      	bgt.n	8008172 <__sflush_r+0xfe>
 8008164:	89a3      	ldrh	r3, [r4, #12]
 8008166:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800816a:	81a3      	strh	r3, [r4, #12]
 800816c:	f04f 30ff 	mov.w	r0, #4294967295
 8008170:	e78e      	b.n	8008090 <__sflush_r+0x1c>
 8008172:	4407      	add	r7, r0
 8008174:	eba8 0800 	sub.w	r8, r8, r0
 8008178:	e7e9      	b.n	800814e <__sflush_r+0xda>
 800817a:	bf00      	nop
 800817c:	dfbffffe 	.word	0xdfbffffe

08008180 <_fflush_r>:
 8008180:	b538      	push	{r3, r4, r5, lr}
 8008182:	690b      	ldr	r3, [r1, #16]
 8008184:	4605      	mov	r5, r0
 8008186:	460c      	mov	r4, r1
 8008188:	b913      	cbnz	r3, 8008190 <_fflush_r+0x10>
 800818a:	2500      	movs	r5, #0
 800818c:	4628      	mov	r0, r5
 800818e:	bd38      	pop	{r3, r4, r5, pc}
 8008190:	b118      	cbz	r0, 800819a <_fflush_r+0x1a>
 8008192:	6a03      	ldr	r3, [r0, #32]
 8008194:	b90b      	cbnz	r3, 800819a <_fflush_r+0x1a>
 8008196:	f7fe fa19 	bl	80065cc <__sinit>
 800819a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d0f3      	beq.n	800818a <_fflush_r+0xa>
 80081a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80081a4:	07d0      	lsls	r0, r2, #31
 80081a6:	d404      	bmi.n	80081b2 <_fflush_r+0x32>
 80081a8:	0599      	lsls	r1, r3, #22
 80081aa:	d402      	bmi.n	80081b2 <_fflush_r+0x32>
 80081ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081ae:	f7fe fb16 	bl	80067de <__retarget_lock_acquire_recursive>
 80081b2:	4628      	mov	r0, r5
 80081b4:	4621      	mov	r1, r4
 80081b6:	f7ff ff5d 	bl	8008074 <__sflush_r>
 80081ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80081bc:	07da      	lsls	r2, r3, #31
 80081be:	4605      	mov	r5, r0
 80081c0:	d4e4      	bmi.n	800818c <_fflush_r+0xc>
 80081c2:	89a3      	ldrh	r3, [r4, #12]
 80081c4:	059b      	lsls	r3, r3, #22
 80081c6:	d4e1      	bmi.n	800818c <_fflush_r+0xc>
 80081c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081ca:	f7fe fb09 	bl	80067e0 <__retarget_lock_release_recursive>
 80081ce:	e7dd      	b.n	800818c <_fflush_r+0xc>

080081d0 <__swbuf_r>:
 80081d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081d2:	460e      	mov	r6, r1
 80081d4:	4614      	mov	r4, r2
 80081d6:	4605      	mov	r5, r0
 80081d8:	b118      	cbz	r0, 80081e2 <__swbuf_r+0x12>
 80081da:	6a03      	ldr	r3, [r0, #32]
 80081dc:	b90b      	cbnz	r3, 80081e2 <__swbuf_r+0x12>
 80081de:	f7fe f9f5 	bl	80065cc <__sinit>
 80081e2:	69a3      	ldr	r3, [r4, #24]
 80081e4:	60a3      	str	r3, [r4, #8]
 80081e6:	89a3      	ldrh	r3, [r4, #12]
 80081e8:	071a      	lsls	r2, r3, #28
 80081ea:	d525      	bpl.n	8008238 <__swbuf_r+0x68>
 80081ec:	6923      	ldr	r3, [r4, #16]
 80081ee:	b31b      	cbz	r3, 8008238 <__swbuf_r+0x68>
 80081f0:	6823      	ldr	r3, [r4, #0]
 80081f2:	6922      	ldr	r2, [r4, #16]
 80081f4:	1a98      	subs	r0, r3, r2
 80081f6:	6963      	ldr	r3, [r4, #20]
 80081f8:	b2f6      	uxtb	r6, r6
 80081fa:	4283      	cmp	r3, r0
 80081fc:	4637      	mov	r7, r6
 80081fe:	dc04      	bgt.n	800820a <__swbuf_r+0x3a>
 8008200:	4621      	mov	r1, r4
 8008202:	4628      	mov	r0, r5
 8008204:	f7ff ffbc 	bl	8008180 <_fflush_r>
 8008208:	b9e0      	cbnz	r0, 8008244 <__swbuf_r+0x74>
 800820a:	68a3      	ldr	r3, [r4, #8]
 800820c:	3b01      	subs	r3, #1
 800820e:	60a3      	str	r3, [r4, #8]
 8008210:	6823      	ldr	r3, [r4, #0]
 8008212:	1c5a      	adds	r2, r3, #1
 8008214:	6022      	str	r2, [r4, #0]
 8008216:	701e      	strb	r6, [r3, #0]
 8008218:	6962      	ldr	r2, [r4, #20]
 800821a:	1c43      	adds	r3, r0, #1
 800821c:	429a      	cmp	r2, r3
 800821e:	d004      	beq.n	800822a <__swbuf_r+0x5a>
 8008220:	89a3      	ldrh	r3, [r4, #12]
 8008222:	07db      	lsls	r3, r3, #31
 8008224:	d506      	bpl.n	8008234 <__swbuf_r+0x64>
 8008226:	2e0a      	cmp	r6, #10
 8008228:	d104      	bne.n	8008234 <__swbuf_r+0x64>
 800822a:	4621      	mov	r1, r4
 800822c:	4628      	mov	r0, r5
 800822e:	f7ff ffa7 	bl	8008180 <_fflush_r>
 8008232:	b938      	cbnz	r0, 8008244 <__swbuf_r+0x74>
 8008234:	4638      	mov	r0, r7
 8008236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008238:	4621      	mov	r1, r4
 800823a:	4628      	mov	r0, r5
 800823c:	f000 f806 	bl	800824c <__swsetup_r>
 8008240:	2800      	cmp	r0, #0
 8008242:	d0d5      	beq.n	80081f0 <__swbuf_r+0x20>
 8008244:	f04f 37ff 	mov.w	r7, #4294967295
 8008248:	e7f4      	b.n	8008234 <__swbuf_r+0x64>
	...

0800824c <__swsetup_r>:
 800824c:	b538      	push	{r3, r4, r5, lr}
 800824e:	4b2a      	ldr	r3, [pc, #168]	; (80082f8 <__swsetup_r+0xac>)
 8008250:	4605      	mov	r5, r0
 8008252:	6818      	ldr	r0, [r3, #0]
 8008254:	460c      	mov	r4, r1
 8008256:	b118      	cbz	r0, 8008260 <__swsetup_r+0x14>
 8008258:	6a03      	ldr	r3, [r0, #32]
 800825a:	b90b      	cbnz	r3, 8008260 <__swsetup_r+0x14>
 800825c:	f7fe f9b6 	bl	80065cc <__sinit>
 8008260:	89a3      	ldrh	r3, [r4, #12]
 8008262:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008266:	0718      	lsls	r0, r3, #28
 8008268:	d422      	bmi.n	80082b0 <__swsetup_r+0x64>
 800826a:	06d9      	lsls	r1, r3, #27
 800826c:	d407      	bmi.n	800827e <__swsetup_r+0x32>
 800826e:	2309      	movs	r3, #9
 8008270:	602b      	str	r3, [r5, #0]
 8008272:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008276:	81a3      	strh	r3, [r4, #12]
 8008278:	f04f 30ff 	mov.w	r0, #4294967295
 800827c:	e034      	b.n	80082e8 <__swsetup_r+0x9c>
 800827e:	0758      	lsls	r0, r3, #29
 8008280:	d512      	bpl.n	80082a8 <__swsetup_r+0x5c>
 8008282:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008284:	b141      	cbz	r1, 8008298 <__swsetup_r+0x4c>
 8008286:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800828a:	4299      	cmp	r1, r3
 800828c:	d002      	beq.n	8008294 <__swsetup_r+0x48>
 800828e:	4628      	mov	r0, r5
 8008290:	f7ff f930 	bl	80074f4 <_free_r>
 8008294:	2300      	movs	r3, #0
 8008296:	6363      	str	r3, [r4, #52]	; 0x34
 8008298:	89a3      	ldrh	r3, [r4, #12]
 800829a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800829e:	81a3      	strh	r3, [r4, #12]
 80082a0:	2300      	movs	r3, #0
 80082a2:	6063      	str	r3, [r4, #4]
 80082a4:	6923      	ldr	r3, [r4, #16]
 80082a6:	6023      	str	r3, [r4, #0]
 80082a8:	89a3      	ldrh	r3, [r4, #12]
 80082aa:	f043 0308 	orr.w	r3, r3, #8
 80082ae:	81a3      	strh	r3, [r4, #12]
 80082b0:	6923      	ldr	r3, [r4, #16]
 80082b2:	b94b      	cbnz	r3, 80082c8 <__swsetup_r+0x7c>
 80082b4:	89a3      	ldrh	r3, [r4, #12]
 80082b6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80082ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082be:	d003      	beq.n	80082c8 <__swsetup_r+0x7c>
 80082c0:	4621      	mov	r1, r4
 80082c2:	4628      	mov	r0, r5
 80082c4:	f000 f8b6 	bl	8008434 <__smakebuf_r>
 80082c8:	89a0      	ldrh	r0, [r4, #12]
 80082ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80082ce:	f010 0301 	ands.w	r3, r0, #1
 80082d2:	d00a      	beq.n	80082ea <__swsetup_r+0x9e>
 80082d4:	2300      	movs	r3, #0
 80082d6:	60a3      	str	r3, [r4, #8]
 80082d8:	6963      	ldr	r3, [r4, #20]
 80082da:	425b      	negs	r3, r3
 80082dc:	61a3      	str	r3, [r4, #24]
 80082de:	6923      	ldr	r3, [r4, #16]
 80082e0:	b943      	cbnz	r3, 80082f4 <__swsetup_r+0xa8>
 80082e2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80082e6:	d1c4      	bne.n	8008272 <__swsetup_r+0x26>
 80082e8:	bd38      	pop	{r3, r4, r5, pc}
 80082ea:	0781      	lsls	r1, r0, #30
 80082ec:	bf58      	it	pl
 80082ee:	6963      	ldrpl	r3, [r4, #20]
 80082f0:	60a3      	str	r3, [r4, #8]
 80082f2:	e7f4      	b.n	80082de <__swsetup_r+0x92>
 80082f4:	2000      	movs	r0, #0
 80082f6:	e7f7      	b.n	80082e8 <__swsetup_r+0x9c>
 80082f8:	200000c4 	.word	0x200000c4

080082fc <_sbrk_r>:
 80082fc:	b538      	push	{r3, r4, r5, lr}
 80082fe:	4d06      	ldr	r5, [pc, #24]	; (8008318 <_sbrk_r+0x1c>)
 8008300:	2300      	movs	r3, #0
 8008302:	4604      	mov	r4, r0
 8008304:	4608      	mov	r0, r1
 8008306:	602b      	str	r3, [r5, #0]
 8008308:	f7f8 fea4 	bl	8001054 <_sbrk>
 800830c:	1c43      	adds	r3, r0, #1
 800830e:	d102      	bne.n	8008316 <_sbrk_r+0x1a>
 8008310:	682b      	ldr	r3, [r5, #0]
 8008312:	b103      	cbz	r3, 8008316 <_sbrk_r+0x1a>
 8008314:	6023      	str	r3, [r4, #0]
 8008316:	bd38      	pop	{r3, r4, r5, pc}
 8008318:	20004d54 	.word	0x20004d54

0800831c <__assert_func>:
 800831c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800831e:	4614      	mov	r4, r2
 8008320:	461a      	mov	r2, r3
 8008322:	4b09      	ldr	r3, [pc, #36]	; (8008348 <__assert_func+0x2c>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4605      	mov	r5, r0
 8008328:	68d8      	ldr	r0, [r3, #12]
 800832a:	b14c      	cbz	r4, 8008340 <__assert_func+0x24>
 800832c:	4b07      	ldr	r3, [pc, #28]	; (800834c <__assert_func+0x30>)
 800832e:	9100      	str	r1, [sp, #0]
 8008330:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008334:	4906      	ldr	r1, [pc, #24]	; (8008350 <__assert_func+0x34>)
 8008336:	462b      	mov	r3, r5
 8008338:	f000 f844 	bl	80083c4 <fiprintf>
 800833c:	f000 f8d8 	bl	80084f0 <abort>
 8008340:	4b04      	ldr	r3, [pc, #16]	; (8008354 <__assert_func+0x38>)
 8008342:	461c      	mov	r4, r3
 8008344:	e7f3      	b.n	800832e <__assert_func+0x12>
 8008346:	bf00      	nop
 8008348:	200000c4 	.word	0x200000c4
 800834c:	0800883f 	.word	0x0800883f
 8008350:	0800884c 	.word	0x0800884c
 8008354:	0800887a 	.word	0x0800887a

08008358 <_calloc_r>:
 8008358:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800835a:	fba1 2402 	umull	r2, r4, r1, r2
 800835e:	b94c      	cbnz	r4, 8008374 <_calloc_r+0x1c>
 8008360:	4611      	mov	r1, r2
 8008362:	9201      	str	r2, [sp, #4]
 8008364:	f7ff f93a 	bl	80075dc <_malloc_r>
 8008368:	9a01      	ldr	r2, [sp, #4]
 800836a:	4605      	mov	r5, r0
 800836c:	b930      	cbnz	r0, 800837c <_calloc_r+0x24>
 800836e:	4628      	mov	r0, r5
 8008370:	b003      	add	sp, #12
 8008372:	bd30      	pop	{r4, r5, pc}
 8008374:	220c      	movs	r2, #12
 8008376:	6002      	str	r2, [r0, #0]
 8008378:	2500      	movs	r5, #0
 800837a:	e7f8      	b.n	800836e <_calloc_r+0x16>
 800837c:	4621      	mov	r1, r4
 800837e:	f7fe f9b0 	bl	80066e2 <memset>
 8008382:	e7f4      	b.n	800836e <_calloc_r+0x16>

08008384 <__ascii_mbtowc>:
 8008384:	b082      	sub	sp, #8
 8008386:	b901      	cbnz	r1, 800838a <__ascii_mbtowc+0x6>
 8008388:	a901      	add	r1, sp, #4
 800838a:	b142      	cbz	r2, 800839e <__ascii_mbtowc+0x1a>
 800838c:	b14b      	cbz	r3, 80083a2 <__ascii_mbtowc+0x1e>
 800838e:	7813      	ldrb	r3, [r2, #0]
 8008390:	600b      	str	r3, [r1, #0]
 8008392:	7812      	ldrb	r2, [r2, #0]
 8008394:	1e10      	subs	r0, r2, #0
 8008396:	bf18      	it	ne
 8008398:	2001      	movne	r0, #1
 800839a:	b002      	add	sp, #8
 800839c:	4770      	bx	lr
 800839e:	4610      	mov	r0, r2
 80083a0:	e7fb      	b.n	800839a <__ascii_mbtowc+0x16>
 80083a2:	f06f 0001 	mvn.w	r0, #1
 80083a6:	e7f8      	b.n	800839a <__ascii_mbtowc+0x16>

080083a8 <__ascii_wctomb>:
 80083a8:	b149      	cbz	r1, 80083be <__ascii_wctomb+0x16>
 80083aa:	2aff      	cmp	r2, #255	; 0xff
 80083ac:	bf85      	ittet	hi
 80083ae:	238a      	movhi	r3, #138	; 0x8a
 80083b0:	6003      	strhi	r3, [r0, #0]
 80083b2:	700a      	strbls	r2, [r1, #0]
 80083b4:	f04f 30ff 	movhi.w	r0, #4294967295
 80083b8:	bf98      	it	ls
 80083ba:	2001      	movls	r0, #1
 80083bc:	4770      	bx	lr
 80083be:	4608      	mov	r0, r1
 80083c0:	4770      	bx	lr
	...

080083c4 <fiprintf>:
 80083c4:	b40e      	push	{r1, r2, r3}
 80083c6:	b503      	push	{r0, r1, lr}
 80083c8:	4601      	mov	r1, r0
 80083ca:	ab03      	add	r3, sp, #12
 80083cc:	4805      	ldr	r0, [pc, #20]	; (80083e4 <fiprintf+0x20>)
 80083ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80083d2:	6800      	ldr	r0, [r0, #0]
 80083d4:	9301      	str	r3, [sp, #4]
 80083d6:	f7ff fd33 	bl	8007e40 <_vfiprintf_r>
 80083da:	b002      	add	sp, #8
 80083dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80083e0:	b003      	add	sp, #12
 80083e2:	4770      	bx	lr
 80083e4:	200000c4 	.word	0x200000c4

080083e8 <__swhatbuf_r>:
 80083e8:	b570      	push	{r4, r5, r6, lr}
 80083ea:	460c      	mov	r4, r1
 80083ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083f0:	2900      	cmp	r1, #0
 80083f2:	b096      	sub	sp, #88	; 0x58
 80083f4:	4615      	mov	r5, r2
 80083f6:	461e      	mov	r6, r3
 80083f8:	da0d      	bge.n	8008416 <__swhatbuf_r+0x2e>
 80083fa:	89a3      	ldrh	r3, [r4, #12]
 80083fc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008400:	f04f 0100 	mov.w	r1, #0
 8008404:	bf0c      	ite	eq
 8008406:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800840a:	2340      	movne	r3, #64	; 0x40
 800840c:	2000      	movs	r0, #0
 800840e:	6031      	str	r1, [r6, #0]
 8008410:	602b      	str	r3, [r5, #0]
 8008412:	b016      	add	sp, #88	; 0x58
 8008414:	bd70      	pop	{r4, r5, r6, pc}
 8008416:	466a      	mov	r2, sp
 8008418:	f000 f848 	bl	80084ac <_fstat_r>
 800841c:	2800      	cmp	r0, #0
 800841e:	dbec      	blt.n	80083fa <__swhatbuf_r+0x12>
 8008420:	9901      	ldr	r1, [sp, #4]
 8008422:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008426:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800842a:	4259      	negs	r1, r3
 800842c:	4159      	adcs	r1, r3
 800842e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008432:	e7eb      	b.n	800840c <__swhatbuf_r+0x24>

08008434 <__smakebuf_r>:
 8008434:	898b      	ldrh	r3, [r1, #12]
 8008436:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008438:	079d      	lsls	r5, r3, #30
 800843a:	4606      	mov	r6, r0
 800843c:	460c      	mov	r4, r1
 800843e:	d507      	bpl.n	8008450 <__smakebuf_r+0x1c>
 8008440:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008444:	6023      	str	r3, [r4, #0]
 8008446:	6123      	str	r3, [r4, #16]
 8008448:	2301      	movs	r3, #1
 800844a:	6163      	str	r3, [r4, #20]
 800844c:	b002      	add	sp, #8
 800844e:	bd70      	pop	{r4, r5, r6, pc}
 8008450:	ab01      	add	r3, sp, #4
 8008452:	466a      	mov	r2, sp
 8008454:	f7ff ffc8 	bl	80083e8 <__swhatbuf_r>
 8008458:	9900      	ldr	r1, [sp, #0]
 800845a:	4605      	mov	r5, r0
 800845c:	4630      	mov	r0, r6
 800845e:	f7ff f8bd 	bl	80075dc <_malloc_r>
 8008462:	b948      	cbnz	r0, 8008478 <__smakebuf_r+0x44>
 8008464:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008468:	059a      	lsls	r2, r3, #22
 800846a:	d4ef      	bmi.n	800844c <__smakebuf_r+0x18>
 800846c:	f023 0303 	bic.w	r3, r3, #3
 8008470:	f043 0302 	orr.w	r3, r3, #2
 8008474:	81a3      	strh	r3, [r4, #12]
 8008476:	e7e3      	b.n	8008440 <__smakebuf_r+0xc>
 8008478:	89a3      	ldrh	r3, [r4, #12]
 800847a:	6020      	str	r0, [r4, #0]
 800847c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008480:	81a3      	strh	r3, [r4, #12]
 8008482:	9b00      	ldr	r3, [sp, #0]
 8008484:	6163      	str	r3, [r4, #20]
 8008486:	9b01      	ldr	r3, [sp, #4]
 8008488:	6120      	str	r0, [r4, #16]
 800848a:	b15b      	cbz	r3, 80084a4 <__smakebuf_r+0x70>
 800848c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008490:	4630      	mov	r0, r6
 8008492:	f000 f81d 	bl	80084d0 <_isatty_r>
 8008496:	b128      	cbz	r0, 80084a4 <__smakebuf_r+0x70>
 8008498:	89a3      	ldrh	r3, [r4, #12]
 800849a:	f023 0303 	bic.w	r3, r3, #3
 800849e:	f043 0301 	orr.w	r3, r3, #1
 80084a2:	81a3      	strh	r3, [r4, #12]
 80084a4:	89a3      	ldrh	r3, [r4, #12]
 80084a6:	431d      	orrs	r5, r3
 80084a8:	81a5      	strh	r5, [r4, #12]
 80084aa:	e7cf      	b.n	800844c <__smakebuf_r+0x18>

080084ac <_fstat_r>:
 80084ac:	b538      	push	{r3, r4, r5, lr}
 80084ae:	4d07      	ldr	r5, [pc, #28]	; (80084cc <_fstat_r+0x20>)
 80084b0:	2300      	movs	r3, #0
 80084b2:	4604      	mov	r4, r0
 80084b4:	4608      	mov	r0, r1
 80084b6:	4611      	mov	r1, r2
 80084b8:	602b      	str	r3, [r5, #0]
 80084ba:	f7f8 fda2 	bl	8001002 <_fstat>
 80084be:	1c43      	adds	r3, r0, #1
 80084c0:	d102      	bne.n	80084c8 <_fstat_r+0x1c>
 80084c2:	682b      	ldr	r3, [r5, #0]
 80084c4:	b103      	cbz	r3, 80084c8 <_fstat_r+0x1c>
 80084c6:	6023      	str	r3, [r4, #0]
 80084c8:	bd38      	pop	{r3, r4, r5, pc}
 80084ca:	bf00      	nop
 80084cc:	20004d54 	.word	0x20004d54

080084d0 <_isatty_r>:
 80084d0:	b538      	push	{r3, r4, r5, lr}
 80084d2:	4d06      	ldr	r5, [pc, #24]	; (80084ec <_isatty_r+0x1c>)
 80084d4:	2300      	movs	r3, #0
 80084d6:	4604      	mov	r4, r0
 80084d8:	4608      	mov	r0, r1
 80084da:	602b      	str	r3, [r5, #0]
 80084dc:	f7f8 fda1 	bl	8001022 <_isatty>
 80084e0:	1c43      	adds	r3, r0, #1
 80084e2:	d102      	bne.n	80084ea <_isatty_r+0x1a>
 80084e4:	682b      	ldr	r3, [r5, #0]
 80084e6:	b103      	cbz	r3, 80084ea <_isatty_r+0x1a>
 80084e8:	6023      	str	r3, [r4, #0]
 80084ea:	bd38      	pop	{r3, r4, r5, pc}
 80084ec:	20004d54 	.word	0x20004d54

080084f0 <abort>:
 80084f0:	b508      	push	{r3, lr}
 80084f2:	2006      	movs	r0, #6
 80084f4:	f000 f82c 	bl	8008550 <raise>
 80084f8:	2001      	movs	r0, #1
 80084fa:	f7f8 fd33 	bl	8000f64 <_exit>

080084fe <_raise_r>:
 80084fe:	291f      	cmp	r1, #31
 8008500:	b538      	push	{r3, r4, r5, lr}
 8008502:	4604      	mov	r4, r0
 8008504:	460d      	mov	r5, r1
 8008506:	d904      	bls.n	8008512 <_raise_r+0x14>
 8008508:	2316      	movs	r3, #22
 800850a:	6003      	str	r3, [r0, #0]
 800850c:	f04f 30ff 	mov.w	r0, #4294967295
 8008510:	bd38      	pop	{r3, r4, r5, pc}
 8008512:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008514:	b112      	cbz	r2, 800851c <_raise_r+0x1e>
 8008516:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800851a:	b94b      	cbnz	r3, 8008530 <_raise_r+0x32>
 800851c:	4620      	mov	r0, r4
 800851e:	f000 f831 	bl	8008584 <_getpid_r>
 8008522:	462a      	mov	r2, r5
 8008524:	4601      	mov	r1, r0
 8008526:	4620      	mov	r0, r4
 8008528:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800852c:	f000 b818 	b.w	8008560 <_kill_r>
 8008530:	2b01      	cmp	r3, #1
 8008532:	d00a      	beq.n	800854a <_raise_r+0x4c>
 8008534:	1c59      	adds	r1, r3, #1
 8008536:	d103      	bne.n	8008540 <_raise_r+0x42>
 8008538:	2316      	movs	r3, #22
 800853a:	6003      	str	r3, [r0, #0]
 800853c:	2001      	movs	r0, #1
 800853e:	e7e7      	b.n	8008510 <_raise_r+0x12>
 8008540:	2400      	movs	r4, #0
 8008542:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008546:	4628      	mov	r0, r5
 8008548:	4798      	blx	r3
 800854a:	2000      	movs	r0, #0
 800854c:	e7e0      	b.n	8008510 <_raise_r+0x12>
	...

08008550 <raise>:
 8008550:	4b02      	ldr	r3, [pc, #8]	; (800855c <raise+0xc>)
 8008552:	4601      	mov	r1, r0
 8008554:	6818      	ldr	r0, [r3, #0]
 8008556:	f7ff bfd2 	b.w	80084fe <_raise_r>
 800855a:	bf00      	nop
 800855c:	200000c4 	.word	0x200000c4

08008560 <_kill_r>:
 8008560:	b538      	push	{r3, r4, r5, lr}
 8008562:	4d07      	ldr	r5, [pc, #28]	; (8008580 <_kill_r+0x20>)
 8008564:	2300      	movs	r3, #0
 8008566:	4604      	mov	r4, r0
 8008568:	4608      	mov	r0, r1
 800856a:	4611      	mov	r1, r2
 800856c:	602b      	str	r3, [r5, #0]
 800856e:	f7f8 fce9 	bl	8000f44 <_kill>
 8008572:	1c43      	adds	r3, r0, #1
 8008574:	d102      	bne.n	800857c <_kill_r+0x1c>
 8008576:	682b      	ldr	r3, [r5, #0]
 8008578:	b103      	cbz	r3, 800857c <_kill_r+0x1c>
 800857a:	6023      	str	r3, [r4, #0]
 800857c:	bd38      	pop	{r3, r4, r5, pc}
 800857e:	bf00      	nop
 8008580:	20004d54 	.word	0x20004d54

08008584 <_getpid_r>:
 8008584:	f7f8 bcd6 	b.w	8000f34 <_getpid>

08008588 <_init>:
 8008588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800858a:	bf00      	nop
 800858c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800858e:	bc08      	pop	{r3}
 8008590:	469e      	mov	lr, r3
 8008592:	4770      	bx	lr

08008594 <_fini>:
 8008594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008596:	bf00      	nop
 8008598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800859a:	bc08      	pop	{r3}
 800859c:	469e      	mov	lr, r3
 800859e:	4770      	bx	lr
