[{"DBLP title": "Automated detection and verification of parity-protected memory elements.", "DBLP authors": ["Eli Arbel", "Shlomit Koyfman", "Prabhakar Kudva", "Shiri Moran"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001322", "OA papers": [{"PaperId": "https://openalex.org/W4253698428", "PaperTitle": "Automated detection and verification of parity-protected memory elements", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Eli Arbel", "Shlomit Koyfman", "Prabhakar Kudva", "Shiri Moran"]}]}, {"DBLP title": "Validating direct memory access interfaces with conformance checking.", "DBLP authors": ["Li Lei", "Kai Cong", "Zhenkun Yang", "Fei Xie"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001323", "OA papers": [{"PaperId": "https://openalex.org/W4244283600", "PaperTitle": "Validating direct memory access interfaces with conformance checking", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Li Lei", "Kai Cong", "Zhen-kun Yang", "Fei Xie"]}]}, {"DBLP title": "Data-parallel simulation for fast and accurate timing validation of CMOS circuits.", "DBLP authors": ["Eric Schneider", "Stefan Holst", "Xiaoqing Wen", "Hans-Joachim Wunderlich"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001324", "OA papers": [{"PaperId": "https://openalex.org/W4237090517", "PaperTitle": "Data-parallel simulation for fast and accurate timing validation of CMOS circuits", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Eric C. Schneider", "Stefan Holst", "Xiaoqing Wen", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Security-aware mapping for TDMA-based real-time distributed systems.", "DBLP authors": ["Chung-Wei Lin", "Qi Zhu", "Alberto L. Sangiovanni-Vincentelli"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001325", "OA papers": [{"PaperId": "https://openalex.org/W4243442048", "PaperTitle": "Security-aware mapping for TDMA-based real-time distributed systems", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Berkeley": 2.0, "University of California, Riverside": 1.0}, "Authors": ["Chung-Wei Lin", "Qi Zhu", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "Reinforcement learning based power management for hybrid electric vehicles.", "DBLP authors": ["Xue Lin", "Yanzhi Wang", "Paul Bogdan", "Naehyuck Chang", "Massoud Pedram"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001326", "OA papers": [{"PaperId": "https://openalex.org/W4231971544", "PaperTitle": "Reinforcement learning based power management for hybrid electric vehicles", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Southern California": 4.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Xue Lin", "Yanzhi Wang", "Paul Bogdan", "Naehyuck Chang", "Massoud Pedram"]}]}, {"DBLP title": "Functional modeling compiler for system-level design of automotive cyber-physical systems.", "DBLP authors": ["Arquimedes Canedo", "Jiang Wan", "Mohammad Abdullah Al Faruque"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001327", "OA papers": [{"PaperId": "https://openalex.org/W4231534483", "PaperTitle": "Functional modeling compiler for system-level design of automotive cyber-physical systems", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Siemens (Germany)": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Arquimedes Canedo", "Jiang Wan", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "BDD-based synthesis of reconfigurable single-electron transistor arrays.", "DBLP authors": ["Zheng Zhao", "Chian-Wei Liu", "Chun-Yao Wang", "Weikang Qian"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001328", "OA papers": [{"PaperId": "https://openalex.org/W4254985697", "PaperTitle": "BDD-based synthesis of reconfigurable single-electron transistor arrays", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Shanghai Jiao Tong University": 2.0, "National Tsing Hua University": 2.0}, "Authors": ["Zheng Zhao", "C. L. Liu", "Chun-Yao Wang", "Weikang Qian"]}]}, {"DBLP title": "Architecting 3D vertical resistive memory for next-generation storage systems.", "DBLP authors": ["Cong Xu", "Pai-Yu Chen", "Dimin Niu", "Yang Zheng", "Shimeng Yu", "Yuan Xie"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001329", "OA papers": [{"PaperId": "https://openalex.org/W4254738708", "PaperTitle": "Architecting 3D vertical resistive memory for next-generation storage systems", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Cong Xu", "Pai-Yu Chen", "Niu Dimin", "Yang Zheng", "Shimeng Yu", "Yuan Xie"]}]}, {"DBLP title": "Reduction and IR-drop compensations techniques for reliable neuromorphic computing systems.", "DBLP authors": ["Beiye Liu", "Hai Li", "Yiran Chen", "Xin Li", "Tingwen Huang", "Qing Wu", "Mark Barnell"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001330", "OA papers": [{"PaperId": "https://openalex.org/W4245731639", "PaperTitle": "Reduction and IR-drop compensations techniques for reliable neuromorphic computing systems", "Year": 2014, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {}, "Authors": ["Beiye Liu", "Hai Li", "Yi Chen", "Xin Li", "Tingwen Huang", "Qing Wu", "Mark Barnell"]}]}, {"DBLP title": "The role of adaptation and resiliency in computation and power management.", "DBLP authors": ["Arijit Raychowdhury", "Saad Bin Nasir", "Samantak Gangopadhyay"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001334", "OA papers": [{"PaperId": "https://openalex.org/W1984732129", "PaperTitle": "The role of adaptation and resiliency in computation and power management: Special session paper", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Arijit Raychowdhury", "Saad Bin Nasir", "Samantak Gangopadhyay"]}]}, {"DBLP title": "Channel-adaptive zero-margin & process-adaptive self-healing communication circuits/systems.", "DBLP authors": ["Shreyas Sen"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001335", "OA papers": [{"PaperId": "https://openalex.org/W2057103063", "PaperTitle": "Channel-adaptive zero-margin &amp; process-adaptive self-healing communication circuits/systems: Special session paper", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["Shreyas Sen"]}]}, {"DBLP title": "Modeling oscillator arrays for video analytic applications.", "DBLP authors": ["Yan Fang", "Victor V. Yashin", "Andrew J. Seel", "Brandon B. Jennings", "Reggie Barnett", "Donald M. Chiarulli", "Steven P. Levitan"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001336", "OA papers": [{"PaperId": "https://openalex.org/W4254398792", "PaperTitle": "Modeling oscillator arrays for video analytic applications", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Yan Fang", "Victor V. Yashin", "Andrew G. Seel", "Brandon T. Jennings", "Reggie Barnett", "Donald M. Chiaralli", "Steven P. Levitan"]}]}, {"DBLP title": "Cellular neural networks for image analysis using steep slope devices.", "DBLP authors": ["Indranil Palit", "Qiuwen Lou", "Michael T. Niemier", "Behnam Sedighi", "Joseph Nahas", "Xiaobo Sharon Hu"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001337", "OA papers": [{"PaperId": "https://openalex.org/W4256723896", "PaperTitle": "Cellular neural networks for image analysis using steep slope devices", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Indranil Palit", "Qiuwen Lou", "Michael Niemier", "Behnam Sedighi", "Joseph J. Nahas", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "A hardware accelerated multilevel visual classifier for embedded visual-assist systems.", "DBLP authors": ["Matthew Cotter", "Siddharth Advani", "Jack Sampson", "Kevin M. Irick", "Vijaykrishnan Narayanan"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001338", "OA papers": [{"PaperId": "https://openalex.org/W4233694791", "PaperTitle": "A hardware accelerated multilevel visual classifier for embedded visual-assist systems", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Pennsylvania State University": 4.0, "SiliconSapiens (South Korea)": 1.0}, "Authors": ["Matthew J. Cotter", "Siddharth Advani", "Jack Sampson", "Kevin M. Irick", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "DRC-based hotspot detection considering edge tolerance and incomplete specification.", "DBLP authors": ["Yen-Ting Yu", "Iris Hui-Ru Jiang", "Yumin Zhang", "Charles C. Chiang"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001339", "OA papers": [{"PaperId": "https://openalex.org/W4255846421", "PaperTitle": "DRC-based hotspot detection considering edge tolerance and incomplete specification", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Yen-Ting Yu", "Iris Hui-Ru Jiang", "Yumin Zhang", "Charles C. Chiang"]}]}, {"DBLP title": "Triple patterning lithography aware optimization for standard cell based design.", "DBLP authors": ["Jian Kuang", "Wing-Kai Chow", "Evangeline F. Y. Young"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001340", "OA papers": [{"PaperId": "https://openalex.org/W4251430640", "PaperTitle": "Triple patterning lithography aware optimization for standard cell based design", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Jian Kuang", "Wing-Kai Chow", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Triple patterning aware detailed placement with constrained pattern assignment.", "DBLP authors": ["Haitong Tian", "Yuelin Du", "Hongbo Zhang", "Zigang Xiao", "Martin D. F. Wong"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001341", "OA papers": [{"PaperId": "https://openalex.org/W4238204060", "PaperTitle": "Triple patterning aware detailed placement with constrained pattern assignment", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Haitong Tian", "Yuelin Du", "Hongbo Zhang", "Zigang Xiao", "Martin C.S. Wong"]}]}, {"DBLP title": "Sub-20 nm design technology co-optimization for standard cell logic.", "DBLP authors": ["Kaushik Vaidyanathan", "Lars Liebmann", "Andrzej J. Strojwas", "Larry T. Pileggi"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001342", "OA papers": [{"PaperId": "https://openalex.org/W4247837777", "PaperTitle": "Sub-20 nm design technology co-optimization for standard cell logic", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Kaushik Vaidyanathan", "Lars W. Liebmann", "Andrzej J. Strojwas", "Larry Pileggi"]}]}, {"DBLP title": "Energy-efficient architecture for advanced video memory.", "DBLP authors": ["Felipe Sampaio", "Muhammad Shafique", "Bruno Zatt", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001343", "OA papers": [{"PaperId": "https://openalex.org/W4252359280", "PaperTitle": "Energy-efficient architecture for advanced video memory", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Felipe Sampaio", "Muhammad Shafique", "Bruno Zatt", "Sergio Bampi", "Jorg Henkel"]}]}, {"DBLP title": "Compaction-free compressed cache for high performance multi-core system.", "DBLP authors": ["Po-Yang Hsu", "Pei-Lan Lin", "TingTing Hwang"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001344", "OA papers": [{"PaperId": "https://openalex.org/W4233721923", "PaperTitle": "Compaction-free compressed cache for high performance multi-core system", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Po-Yang Hsu", "Pei-Lan Lin", "TingTing Hwang"]}]}, {"DBLP title": "A non-volatile memory based physically unclonable function without helper data.", "DBLP authors": ["Wenjie Che", "Jim Plusquellic", "Swarup Bhunia"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001345", "OA papers": [{"PaperId": "https://openalex.org/W4250392962", "PaperTitle": "A non-volatile memory based physically unclonable function without helper data", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {}, "Authors": ["Wenjie Che", "Jim Plusquellic", "Swarup Bhunia"]}]}, {"DBLP title": "Cryptoraptor: high throughput reconfigurable cryptographic processor.", "DBLP authors": ["Gokhan Sayilar", "Derek Chiou"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001346", "OA papers": [{"PaperId": "https://openalex.org/W4256432562", "PaperTitle": "Cryptoraptor: High throughput reconfigurable cryptographic processor", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {}, "Authors": ["Gokhan Sayilar", "Derek Chiou"]}]}, {"DBLP title": "BIST-PUF: online, hardware-based evaluation of physically unclonable circuit identifiers.", "DBLP authors": ["Siam U. Hussain", "Sudha Yellapantula", "Mehrdad Majzoobi", "Farinaz Koushanfar"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001347", "OA papers": [{"PaperId": "https://openalex.org/W4244770034", "PaperTitle": "BIST-PUF: Online, hardware-based evaluation of physically unclonable circuit identifiers", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Siam U. Hussain", "Sudha Yellapantula", "Mehrdad Majzoobi", "Farinaz Koushanfar"]}]}, {"DBLP title": "Shielding and securing integrated circuits with sensors.", "DBLP authors": ["Davood Shahrjerdi", "Jeyavijayan Rajendran", "Siddharth Garg", "Farinaz Koushanfar", "Ramesh Karri"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001348", "OA papers": [{"PaperId": "https://openalex.org/W4251958921", "PaperTitle": "Shielding and securing integrated circuits with sensors", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"New York University": 4.0, "Rice University": 1.0}, "Authors": ["Davood Shahrjerdi", "Jeyavijayan Rajendran", "Siddharth Garg", "Farinaz Koushanfar", "Ramesh Karri"]}]}, {"DBLP title": "Power consumption characterization, modeling and estimation of electric vehicles.", "DBLP authors": ["Naehyuck Chang", "Donkyu Baek", "Jeongmin Hong"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001349", "OA papers": [{"PaperId": "https://openalex.org/W4256661236", "PaperTitle": "Power consumption characterization, modeling and estimation of electric vehicles", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Naehyuck Chang", "Donkyu Baek", "Jeongmin Hong"]}]}, {"DBLP title": "Vulnerability assessment and defense technology for smart home cybersecurity considering pricing cyberattacks.", "DBLP authors": ["Yang Liu", "Shiyan Hu", "Tsung-Yi Ho"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001350", "OA papers": [{"PaperId": "https://openalex.org/W4252694864", "PaperTitle": "Vulnerability assessment and defense technology for smart home cybersecurity considering pricing cyberattacks", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Michigan Technological University": 2.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Yang Liu", "Shiyan Hu", "Tsung-Yi Ho"]}]}, {"DBLP title": "Co-scheduling of HVAC control, EV charging and battery usage for building energy efficiency.", "DBLP authors": ["Tianshu Wei", "Qi Zhu", "Mehdi Maasoumy"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001351", "OA papers": [{"PaperId": "https://openalex.org/W4237130266", "PaperTitle": "Co-scheduling of HVAC control, EV charging and battery usage for building energy efficiency", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Tianshu Wei", "Qi Zhu", "Mehdi Maasoumy"]}]}, {"DBLP title": "Real time anomaly detection in wide area monitoring of smart grids.", "DBLP authors": ["Jie Wu", "Jinjun Xiong", "Prasenjit Shil", "Yiyu Shi"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001352", "OA papers": [{"PaperId": "https://openalex.org/W4232384519", "PaperTitle": "Real time anomaly detection in wide area monitoring of smart grids", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Jie Wu", "Jinjun Xiong", "Prasenjit Shil", "Yiyu Shi"]}]}, {"DBLP title": "Variation aware optimal threshold voltage computation for on-chip noise sensors.", "DBLP authors": ["Tao Wang", "Chun Zhang", "Jinjun Xiong", "Pei-Wen Luo", "Liang-Chia Cheng", "Yiyu Shi"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001353", "OA papers": [{"PaperId": "https://openalex.org/W4240250895", "PaperTitle": "Variation aware optimal threshold voltage computation for on-chip noise sensors", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Tao Wang", "Chun Zhang", "Jinjun Xiong", "Pei-Wen Luo", "Liang-Chia Cheng", "Yiyu Shi"]}]}, {"DBLP title": "More effective power-gated circuit optimization with multi-bit retention registers.", "DBLP authors": ["Shu-Hung Lin", "Mark Po-Hung Lin"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001354", "OA papers": [{"PaperId": "https://openalex.org/W4244278326", "PaperTitle": "More effective power-gated circuit optimization with multi-bit retention registers", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Shu-Hung Lin", "Mark Po-Hung Lin"]}]}, {"DBLP title": "An efficient spectral graph sparsification approach to scalable reduction of large flip-chip power grids.", "DBLP authors": ["Xueqian Zhao", "Zhuo Feng", "Cheng Zhuo"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001355", "OA papers": [{"PaperId": "https://openalex.org/W4233222690", "PaperTitle": "An efficient spectral graph sparsification approach to scalable reduction of large flip-chip power grids", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Xueqian Zhao", "Zhuo Feng", "Cheng Zhuo"]}]}, {"DBLP title": "Reinforcement learning based self-adaptive voltage-swing adjustment of 2.5D I/Os for many-core microprocessor and memory communication.", "DBLP authors": ["Hantao Huang", "Sai Manoj Pudukotai Dinakarrao", "Dongjun Xu", "Hao Yu", "Zhigang Hao"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001356", "OA papers": [{"PaperId": "https://openalex.org/W4243934889", "PaperTitle": "Reinforcement learning based self-adaptive voltage-swing adjustment of 2.5D I/Os for many-core microprocessor and memory communication", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Huang Hantao", "Sai Manoj Pudukotai Dinakarrao", "Dongjun Xu", "Hao Yu", "Zhigang Hao"]}]}, {"DBLP title": "Fast lithographic mask optimization considering process variation.", "DBLP authors": ["Yu-Hsuan Su", "Yu-Chen Huang", "Liang-Chun Tsai", "Yao-Wen Chang", "Shayak Banerjee"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001357", "OA papers": [{"PaperId": "https://openalex.org/W4256497290", "PaperTitle": "Fast lithographic mask optimization considering process variation", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Yu-Hsuan Su", "Yu-Chen Huang", "Liang-Chun Tsai", "Yao-Wen Chang", "Shayak Banerjee"]}]}, {"DBLP title": "A fast process variation and pattern fidelity aware mask optimization algorithm.", "DBLP authors": ["Ahmed Awad", "Atsushi Takahashi", "Satoshi Tanaka", "Chikaaki Kodama"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001358", "OA papers": [{"PaperId": "https://openalex.org/W4238829881", "PaperTitle": "A fast process variation and pattern fidelity aware mask optimization algorithm", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Ahmed Awad", "Atsushi Takahashi", "Satoshi Tanaka", "Chikaaki Kodama"]}]}, {"DBLP title": "Benchmarking of mask fracturing heuristics.", "DBLP authors": ["Tuck-Boon Chan", "Puneet Gupta", "Kwangsoo Han", "Abde Ali Kagalwalla", "Andrew B. Kahng", "Emile Sahouria"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001359", "OA papers": [{"PaperId": "https://openalex.org/W4239269833", "PaperTitle": "Benchmarking of mask fracturing heuristics", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Tuck-Boon Chan", "Puneet Gupta", "Kwangsoo Han", "Abde Ali Kagalwalla", "Andrew B. Kahng", "Emile Sahouria"]}]}, {"DBLP title": "Overlapping-aware throughput-driven stencil planning for E-beam lithography.", "DBLP authors": ["Jian Kuang", "Evangeline F. Y. Young"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001360", "OA papers": [{"PaperId": "https://openalex.org/W4254932919", "PaperTitle": "Overlapping-aware throughput-driven stencil planning for E-beam lithography", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Jian Kuang", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Protecting integrated circuits from piracy with test-aware logic locking.", "DBLP authors": ["Stephen M. Plaza", "Igor L. Markov"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001361", "OA papers": [{"PaperId": "https://openalex.org/W4230879447", "PaperTitle": "Protecting integrated circuits from piracy with test-aware logic locking", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Stephen M. Plaza", "Igor L. Markov"]}]}, {"DBLP title": "Hardware obfuscation using PUF-based logic.", "DBLP authors": ["James B. Wendt", "Miodrag Potkonjak"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001362", "OA papers": [{"PaperId": "https://openalex.org/W4253548266", "PaperTitle": "Hardware obfuscation using PUF-based logic", "Year": 2014, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {}, "Authors": ["James B. Wendt", "Miodrag Potkonjak"]}]}, {"DBLP title": "On trojan side channel design and identification.", "DBLP authors": ["Jie Zhang", "Guantong Su", "Yannan Liu", "Lingxiao Wei", "Feng Yuan", "Guoqiang Bai", "Qiang Xu"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001363", "OA papers": [{"PaperId": "https://openalex.org/W4247339604", "PaperTitle": "On Trojan side channel design and identification", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Jie Zhang", "Guantong Su", "Yannan Liu", "Lingxiao Wei", "Feng Yuan", "Guoqiang Bai", "Qiang Xu"]}]}, {"DBLP title": "High-radix on-chip networks with low-radix routers.", "DBLP authors": ["Animesh Jain", "Ritesh Parikh", "Valeria Bertacco"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001365", "OA papers": [{"PaperId": "https://openalex.org/W4229550409", "PaperTitle": "High-radix on-chip networks with low-radix routers", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Animesh Jain", "Ritesh Parikh", "Valeria Bertacco"]}]}, {"DBLP title": "Data-aware DRAM refresh to squeeze the margin of retention time in hybrid memory cube.", "DBLP authors": ["Yinhe Han", "Ying Wang", "Huawei Li", "Xiaowei Li"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001366", "OA papers": [{"PaperId": "https://openalex.org/W4230282358", "PaperTitle": "Data-aware DRAM refresh to squeeze the margin of retention time in hybrid memory cube", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Chinese Academy of Sciences": 4.0}, "Authors": ["Yinhe Han", "Ying Wang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Using multi-level cell STT-RAM for fast and energy-efficient local checkpointing.", "DBLP authors": ["Ping Chi", "Cong Xu", "Tao Zhang", "Xiangyu Dong", "Yuan Xie"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001367", "OA papers": [{"PaperId": "https://openalex.org/W4255919916", "PaperTitle": "Using multi-level cell STT-RAM for fast and energy-efficient local checkpointing", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Pennsylvania State University": 3.0, "Nvidia (United States)": 1.0, "Qualcomm (United States)": 0.5, "Google (United States)": 0.5}, "Authors": ["Ping Chi", "Cong Xu", "Tao Zhang", "Xiangyu Dong", "Yuan Xie"]}]}, {"DBLP title": "Modeling and analysis of nonstationary low-frequency noise in circuit simulators: enabling non monte carlo techniques.", "DBLP authors": ["Ahmet Gokcen Mahmutoglu", "Alper Demir"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001368", "OA papers": [{"PaperId": "https://openalex.org/W4245260345", "PaperTitle": "Modeling and analysis of nonstationary low-frequency noise in circuit simulators: Enabling non Monte Carlo techniques", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["A. Gokcen Mahmutoglu", "Alper Demir"]}]}, {"DBLP title": "MPME-DP: multi-population moment estimation via dirichlet process for efficient validation of analog/mixed-signal circuits.", "DBLP authors": ["Manzil Zaheer", "Xin Li", "Chenjie Gu"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001369", "OA papers": [{"PaperId": "https://openalex.org/W4251696327", "PaperTitle": "MPME-DP: Multi-population moment estimation via dirichlet process for efficient validation of analog/mixed-signal circuits", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Carnegie Mellon University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Manzil Zaheer", "Xin Li", "Chenjie Gu"]}]}, {"DBLP title": "Fast statistical analysis of rare circuit failure events via subset simulation in high-dimensional variation space.", "DBLP authors": ["Shupeng Sun", "Xin Li"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001370", "OA papers": [{"PaperId": "https://openalex.org/W4243669666", "PaperTitle": "Fast statistical analysis of rare circuit failure events via subset simulation in high-dimensional variation space", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Shupeng Sun", "Xin Li"]}]}, {"DBLP title": "Removing concurrency for rapid functional verification.", "DBLP authors": ["Stephen Longfield Jr.", "Rajit Manohar"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001371", "OA papers": [{"PaperId": "https://openalex.org/W4244510162", "PaperTitle": "Removing concurrency for rapid functional verification", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Stephen Longfield", "Rajit Manohar"]}]}, {"DBLP title": "Towards formal evaluation and verification of probabilistic design.", "DBLP authors": ["Nian-Ze Lee", "Jie-Hong R. Jiang"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001372", "OA papers": [{"PaperId": "https://openalex.org/W4233797461", "PaperTitle": "Towards formal evaluation and verification of probabilistic design", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Nian-Ze Lee", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Silicon fault diagnosis using sequence interpolation with backbones.", "DBLP authors": ["Charlie Shucheng Zhu", "Georg Weissenbacher", "Sharad Malik"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001373", "OA papers": [{"PaperId": "https://openalex.org/W4236092204", "PaperTitle": "Silicon fault diagnosis using sequence interpolation with backbones", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Princeton University": 2.0, "TU Wien": 1.0}, "Authors": ["Charlie Shucheng Zhu", "Georg Weissenbacher", "Sharad Malik"]}]}, {"DBLP title": "ICCAD-2014 CAD contest in simultaneous CNF encoder optimization with SAT solver setting selection and benchmark suite.", "DBLP authors": ["Chih-Jen Hsu", "Wei-Hsun Lin", "Chi-An Wu", "Kei-Yong Khoo"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001375", "OA papers": [{"PaperId": "https://openalex.org/W2056354199", "PaperTitle": "ICCAD-2014 CAD contest in simultaneous CNF encoder optimization with SAT solver setting selection and benchmark suite: Special session paper: CAD contest", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Cadence Taiwan, Inc., 2F, No. 6-5, Du Sing Rd., Industrial Based Science Park, Hsin-Chu City, Taiwan": 3.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Chih-Jen Hsu", "Wei-Hsun Lin", "Chi-An Wu", "Kei-Yong Khoo"]}]}, {"DBLP title": "ICCAD-2014 CAD contest in incremental timing-driven placement and benchmark suite.", "DBLP authors": ["Myung-Chul Kim", "Jin Hu", "Natarajan Viswanathan"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001376", "OA papers": [{"PaperId": "https://openalex.org/W2021894415", "PaperTitle": "ICCAD-2014 CAD contest in incremental timing-driven placement and benchmark suite: Special session paper: CAD contest", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"IBM (United States)": 3.0}, "Authors": ["Myungchul Kim", "Jin Huj", "Natarajan Viswanathan"]}]}, {"DBLP title": "Optimal offloading control for a mobile device based on a realistic battery model and semi-markov decision process.", "DBLP authors": ["Shuang Chen", "Yanzhi Wang", "Massoud Pedram"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001378", "OA papers": [{"PaperId": "https://openalex.org/W4234594941", "PaperTitle": "Optimal offloading control for a mobile device based on a realistic battery model and semi-Markov decision process", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Shuang Chen", "Yanzhi Wang", "Massoud Pedram"]}]}, {"DBLP title": "A learning-on-cloud power management policy for smart devices.", "DBLP authors": ["Gung-Yu Pan", "Bo-Cheng Charles Lai", "Sheng-Yen Chen", "Jing-Yang Jou"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001379", "OA papers": [{"PaperId": "https://openalex.org/W4240184334", "PaperTitle": "A learning-on-cloud power management policy for smart devices", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Gung-Yu Pan", "Bo-Cheng Lai", "Sheng-Yen Chen", "Jing-Yang Jou"]}]}, {"DBLP title": "Smart grid load balancing techniques via simultaneous switch/tie-line/wire configurations.", "DBLP authors": ["Iris Hui-Ru Jiang", "Gi-Joon Nam", "Hua-Yu Chang", "Sani R. Nassif", "Jerry Hayes"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001380", "OA papers": [{"PaperId": "https://openalex.org/W4252051326", "PaperTitle": "Smart grid load balancing techniques via simultaneous switch/tie-line/wire configurations", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Iris Hui-Ru Jiang", "Gi-Joon Nam", "Hua-Yu Chang", "Sani R. Nassif", "Jerry Hayes"]}]}, {"DBLP title": "A resource-level parallel approach for global-routing-based routing congestion estimation and a method to quantify estimation accuracy.", "DBLP authors": ["Wen-Hao Liu", "Zhen-Yu Peng", "Ting-Chi Wang"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001381", "OA papers": [{"PaperId": "https://openalex.org/W4234620621", "PaperTitle": "A resource-level parallel approach for global-routing-based routing congestion estimation and a method to quantify estimation accuracy", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 2.5, "Cadence Design Systems (United States)": 0.5}, "Authors": ["Wen-Hao Liu", "Zhenyu Peng", "Ting-Chi Wang"]}]}, {"DBLP title": "MCFRoute: a detailed router based on multi-commodity flow method.", "DBLP authors": ["Xiaotao Jia", "Yici Cai", "Qiang Zhou", "Gang Chen", "Zhuoyuan Li", "Zuowei Li"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001382", "OA papers": [{"PaperId": "https://openalex.org/W4241526771", "PaperTitle": "MCFRoute: A detailed router based on multi-commodity flow method", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Xiaotao Jia", "Yici Cai", "Qiang Zhou", "Gang Chen", "Zhuoyuan Li", "Zuowei Li"]}]}, {"DBLP title": "Exact routing for digital microfluidic biochips with temporary blockages.", "DBLP authors": ["Oliver Kesz\u00f6cze", "Robert Wille", "Rolf Drechsler"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001383", "OA papers": [{"PaperId": "https://openalex.org/W4254228661", "PaperTitle": "Exact routing for digital microfluidic biochips with temporary blockages", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {}, "Authors": ["Oliver Keszocze", "Robert Wille", "Rolf Drechsler"]}]}, {"DBLP title": "Design things for the internet of things: an EDA perspective.", "DBLP authors": ["Gang Qu", "Lin Yuan"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001384", "OA papers": [{"PaperId": "https://openalex.org/W4233424649", "PaperTitle": "Design THINGS for the Internet of Things &amp;#x2014; An EDA perspective", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Gang Qu", "Lin Yuan"]}]}, {"DBLP title": "Security of IoT systems: design challenges and opportunities.", "DBLP authors": ["Teng Xu", "James B. Wendt", "Miodrag Potkonjak"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001385", "OA papers": [{"PaperId": "https://openalex.org/W4241054193", "PaperTitle": "Security of IoT systems: Design challenges and opportunities", "Year": 2014, "CitationCount": 173, "EstimatedCitation": 173, "Affiliations": {}, "Authors": ["Teng Xu", "James B. Wendt", "Miodrag Potkonjak"]}]}, {"DBLP title": "Towards a rich sensing stack for IoT devices.", "DBLP authors": ["Chenguang Shen", "Haksoo Choi", "Supriyo Chakraborty", "Mani B. Srivastava"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001386", "OA papers": [{"PaperId": "https://openalex.org/W4243200453", "PaperTitle": "Towards a rich sensing stack for IoT devices", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Chenguang Shen", "Haksoo Choi", "Supriyo Chakraborty", "Mani Srivastava"]}]}, {"DBLP title": "IR-drop based electromigration assessment: parametric failure chip-scale analysis.", "DBLP authors": ["Valeriy Sukharev", "Xin Huang", "Hai-Bao Chen", "Sheldon X.-D. Tan"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001387", "OA papers": [{"PaperId": "https://openalex.org/W4238850654", "PaperTitle": "IR-drop based electromigration assessment: Parametric failure chip-scale analysis", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"California Institute for Biomedical Research": 0.5, "Mentor Technologies": 0.5, "University of California, Riverside": 3.0}, "Authors": ["Valeriy Sukharev", "Xin Huang", "Hai-Bao Chen", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "Lifetime optimization for real-time embedded systems considering electromigration effects.", "DBLP authors": ["Taeyoung Kim", "Bowen Zheng", "Hai-Bao Chen", "Qi Zhu", "Valeriy Sukharev", "Sheldon X.-D. Tan"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001388", "OA papers": [{"PaperId": "https://openalex.org/W4234603496", "PaperTitle": "Lifetime optimization for real-time embedded systems considering electromigration effects", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["TaeYoung Kim", "Bowen Zheng", "Hai-Bao Chen", "Qi Zhu", "Valeriy Sukharev", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "Accurate full-chip estimation of power map, current densities and temperature for EM assessment.", "DBLP authors": ["Marko Chew", "Ara Aslyan", "Jun-Ho Choy", "Xin Huang"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001389", "OA papers": [{"PaperId": "https://openalex.org/W4244807053", "PaperTitle": "Accurate full-chip estimation of power map, current densities and temperature for EM assessment", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Marko Chew", "Ara Aslyan", "Jun-Ho Choy", "Xin Huang"]}]}, {"DBLP title": "TonyChopper: a desynchronization package.", "DBLP authors": ["Zhao Wang", "Xiao He", "Carl M. Sechen"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001390", "OA papers": [{"PaperId": "https://openalex.org/W4238463057", "PaperTitle": "TonyChopper: A desynchronization package", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Dallas": 3.0}, "Authors": ["Xiaolong Yang", "Xiao He", "Carl Sechen"]}]}, {"DBLP title": "SuperPUF: integrating heterogeneous physically unclonable functions.", "DBLP authors": ["Michael Wang", "Andrew Yates", "Igor L. Markov"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001391", "OA papers": [{"PaperId": "https://openalex.org/W4242654263", "PaperTitle": "SuperPUF: Integrating heterogeneous Physically Unclonable Functions", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Michael Wang", "Andrew Yates", "Igor L. Markov"]}]}, {"DBLP title": "Constrained interpolation for guided logic synthesis.", "DBLP authors": ["Ana Petkovska", "David Novo", "Alan Mishchenko", "Paolo Ienne"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001392", "OA papers": [{"PaperId": "https://openalex.org/W4255867718", "PaperTitle": "Constrained interpolation for guided logic synthesis", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Ana Petkovska", "David Novo", "Alan Mishchenko", "Paolo Ienne"]}]}, {"DBLP title": "Logic synthesis and a generalized notation for memristor-realized material implication gates.", "DBLP authors": ["Anika Raghuvanshi", "Marek A. Perkowski"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001393", "OA papers": [{"PaperId": "https://openalex.org/W4231924340", "PaperTitle": "Logic synthesis and a generalized notation for memristor-realized material implication gates", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}, "Authors": ["Anika Raghuvanshi", "Marek Perkowski"]}]}, {"DBLP title": "Towards interdependencies of aging mechanisms.", "DBLP authors": ["Hussam Amrouch", "Victor M. van Santen", "Thomas Ebi", "Volker Wenzel", "J\u00f6rg Henkel"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001394", "OA papers": [{"PaperId": "https://openalex.org/W4251123232", "PaperTitle": "Towards interdependencies of aging mechanisms", "Year": 2014, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {}, "Authors": ["Hussam Amrouch", "Victor M. van Santen", "Thomas Ebi", "Volker Wenzel", "Jorg Henkel"]}]}, {"DBLP title": "A systematic approach for analyzing and optimizing cell-internal signal electromigration.", "DBLP authors": ["Gracieli Posser", "Vivek Mishra", "Palkesh Jain", "Ricardo Reis", "Sachin S. Sapatnekar"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001395", "OA papers": [{"PaperId": "https://openalex.org/W4243021005", "PaperTitle": "A systematic approach for analyzing and optimizing cell-internal signal electromigration", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Federal University of Rio Grande do Sul": 2.0, "University of Minnesota": 2.0, "Texas Instruments (India)": 1.0}, "Authors": ["Gracieli Posser", "Vivek Mishra", "Palkesh Jain", "Ricardo Reis", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "ReSCALE: recalibrating sensor circuits for aging and lifetime estimation under BTI.", "DBLP authors": ["Deepashree Sengupta", "Sachin S. Sapatnekar"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001396", "OA papers": [{"PaperId": "https://openalex.org/W4240550532", "PaperTitle": "ReSCALE: Recalibrating sensor circuits for aging and lifetime estimation under BTI", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Deepashree Sengupta", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Sensorless estimation of global device-parameters based on Fmax testing.", "DBLP authors": ["Michihiro Shintani", "Takashi Sato"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001397", "OA papers": [{"PaperId": "https://openalex.org/W4241052530", "PaperTitle": "Sensorless estimation of global device-parameters based on F<inf>max</inf> testing", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Michihiro Shintani", "Takashi Sato"]}]}, {"DBLP title": "Multi-level approximate logic synthesis under general error constraints.", "DBLP authors": ["Jin Miao", "Andreas Gerstlauer", "Michael Orshansky"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001398", "OA papers": [{"PaperId": "https://openalex.org/W4245558464", "PaperTitle": "Multi-level approximate logic synthesis under general error constraints", "Year": 2014, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {}, "Authors": ["Jin Miao", "Andreas Gerstlauer", "Michael Orshansky"]}]}, {"DBLP title": "On error modeling and analysis of approximate adders.", "DBLP authors": ["Li Li", "Hai Zhou"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001399", "OA papers": [{"PaperId": "https://openalex.org/W4232479396", "PaperTitle": "On error modeling and analysis of approximate adders", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Li Li", "Hai Zhou"]}]}, {"DBLP title": "Generating multiple correlated probabilities for MUX-based stochastic computing architecture.", "DBLP authors": ["Yili Ding", "Yi Wu", "Weikang Qian"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001400", "OA papers": [{"PaperId": "https://openalex.org/W4253277612", "PaperTitle": "Generating multiple correlated probabilities for MUX-based stochastic computing architecture", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Yili Ding", "Yi Wu", "Weikang Qian"]}]}, {"DBLP title": "PowerCool: simulation of integrated microfluidic power generation in bright silicon MPSoCs.", "DBLP authors": ["Arvind Sridhar", "Mohamed M. Sabry", "Patrick W. Ruch", "David Atienza", "Bruno Michel"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001401", "OA papers": [{"PaperId": "https://openalex.org/W4250815704", "PaperTitle": "PowerCool: Simulation of integrated microfluidic power generation in bright silicon MPSoCs", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"IBM Research - Zurich": 2.5, "Embedded Systems (United States)": 2.5}, "Authors": ["Arvind Sridhar", "Mohamed Sabry", "Patrick Ruch", "David Atienza", "Bruno Michel"]}]}, {"DBLP title": "Workload dependent evaluation of thin-film thermoelectric devices for on-chip cooling and energy harvesting.", "DBLP authors": ["Sri Harsha Choday", "Kon-Woo Kwon", "Kaushik Roy"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001402", "OA papers": [{"PaperId": "https://openalex.org/W4243748929", "PaperTitle": "Workload dependent evaluation of thin-film thermoelectric devices for on-chip cooling and energy harvesting", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Sri Harsha Choday", "Kon-Woo Kwon", "Kaushik Roy"]}]}, {"DBLP title": "Fast and accurate emissivity and absolute temperature maps measurement for integrated circuits.", "DBLP authors": ["Hsueh-Ling Yu", "Yih-Lang Li", "Tzu-Yi Liao", "Tianchen Wang", "Yiyu Shi", "Shu-Fei Tsai"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001403", "OA papers": [{"PaperId": "https://openalex.org/W4236515237", "PaperTitle": "Fast and accurate emissivity and absolute temperature maps measurement for integrated circuits", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Hsueh-Ling Yu", "Yih-Lang Li", "Tzu-Yi Liao", "Tianchen Wang", "Yiyu Shi", "Shu-Fei Tsai"]}]}, {"DBLP title": "Efficient layout generation and evaluation of vertical channel devices.", "DBLP authors": ["Wei-Che Wang", "Puneet Gupta"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001404", "OA papers": [{"PaperId": "https://openalex.org/W4249558205", "PaperTitle": "Efficient layout generation and evaluation of vertical channel devices", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Wei-Che Wang", "Puneet Gupta"]}]}, {"DBLP title": "Thermal-aware synthesis of integrated photonic ring resonators.", "DBLP authors": ["Christopher Condrat", "Priyank Kalla", "Steve Blair"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001405", "OA papers": [{"PaperId": "https://openalex.org/W4235754316", "PaperTitle": "Thermal-aware synthesis of integrated photonic ring resonators", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Christopher Condrat", "Priyank Kalla", "Steve Blair"]}]}, {"DBLP title": "Full chip impact study of power delivery network designs in monolithic 3D ICs.", "DBLP authors": ["Sandeep Kumar Samal", "Kambiz Samadi", "Pratyush Kamal", "Yang Du", "Sung Kyu Lim"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001406", "OA papers": [{"PaperId": "https://openalex.org/W4243644942", "PaperTitle": "Full chip impact study of power delivery network designs in monolithic 3D ICs", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Sandeep Kumar Samal", "Kambiz Samadi", "Pratyush Kamal", "Yang Du", "Sung Kyu Lim"]}]}, {"DBLP title": "Design and manufacturing process co-optimization in nano-technology.", "DBLP authors": ["Meng-Kai Hsu", "Nitesh Katta", "Homer Yen-Hung Lin", "Keny Tzu-Hen Lin", "King Ho Tam", "Ken Chung-Hsing Wang"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001408", "OA papers": [{"PaperId": "https://openalex.org/W2033258441", "PaperTitle": "Design and manufacturing process co-optimization in nano-technology (Designer Track Paper)", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Taiwan Semiconductor Manufacturing Company (Taiwan)": 6.0}, "Authors": ["Meng-Kai Hsu", "Nitesh Katta", "Homer Yen-Hung Lin", "Keny Tzu-Hen Lin", "Ho Won Tam", "Ken Kang Hsin Wang"]}]}, {"DBLP title": "Design and technology co-optimization near single-digit nodes.", "DBLP authors": ["Lars W. Liebmann", "Rasit Onur Topaloglu"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001409", "OA papers": [{"PaperId": "https://openalex.org/W4244318636", "PaperTitle": "Design and technology co-optimization near single-digit nodes", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Lars W. Liebmann", "Rasit O. Topaloglu"]}]}, {"DBLP title": "Automated and quality-driven requirements engineering.", "DBLP authors": ["Rolf Drechsler", "Mathias Soeken", "Robert Wille"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001410", "OA papers": [{"PaperId": "https://openalex.org/W4243892783", "PaperTitle": "Automated and quality-driven requirements engineering", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Rolf Drechsler", "Mathias Soeken", "Robert Wille"]}]}, {"DBLP title": "Common path pessimism removal: an industry perspective.", "DBLP authors": ["Vibhor Garg"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001412", "OA papers": [{"PaperId": "https://openalex.org/W1982881873", "PaperTitle": "Common path pessimism removal: An industry perspective: Special Session: Common Path Pessimism Removal", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Cadence Design Systems (United States)": 1.0}, "Authors": ["Vibhor Garg"]}]}, {"DBLP title": "Fast path-based timing analysis for CPPR.", "DBLP authors": ["Tsung-Wei Huang", "Pei-Ci Wu", "Martin D. F. Wong"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001413", "OA papers": [{"PaperId": "https://openalex.org/W4234854400", "PaperTitle": "Fast path-based timing analysis for CPPR", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Tsung-Wei Huang", "Pei-Ci Wu", "Martin C.S. Wong"]}]}, {"DBLP title": "iTimerC: common path pessimism removal using effective reduction methods.", "DBLP authors": ["Yu-Ming Yang", "Yu-Wei Chang", "Iris Hui-Ru Jiang"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001414", "OA papers": [{"PaperId": "https://openalex.org/W4237185564", "PaperTitle": "iTimerC: Common path pessimism removal using effective reduction methods", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Yuming Yang", "Yu-Wei Chang", "Iris Hui-Ru Jiang"]}]}, {"DBLP title": "TKtimer: fast & accurate clock network pessimism removal.", "DBLP authors": ["Christos Kalonakis", "Charalampos Antoniadis", "Panagiotis Giannakou", "Dimos Dioudis", "Georgios Pinitas", "Georgios I. Stamoulis"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001415", "OA papers": [{"PaperId": "https://openalex.org/W4230394116", "PaperTitle": "TKtimer: Fast &amp; accurate clock network pessimism removal", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Thessaly": 5.0, "Delft University of Technology": 1.0}, "Authors": ["Christos Kalonakis", "Charalampos Antoniadis", "Panagiotis Giannakou", "Dimos Dioudis", "G. Pinitas", "Georgios Stamoulis"]}]}, {"DBLP title": "A novel linear algebra method for the determination of periodic steady states of nonlinear oscillators.", "DBLP authors": ["Haotian Liu", "Kim Batselier", "Ngai Wong"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001416", "OA papers": [{"PaperId": "https://openalex.org/W4236495836", "PaperTitle": "A novel linear algebra method for the determination of periodic steady states of nonlinear oscillators", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Haotian Liu", "Kim Batselier", "Ngai Wong"]}]}, {"DBLP title": "A unifying and robust method for efficient envelope-following simulation of PWM/PFM DC-DC converters.", "DBLP authors": ["Ya Wang", "Peng Li", "Suming Lai"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001417", "OA papers": [{"PaperId": "https://openalex.org/W4251443579", "PaperTitle": "A unifying and robust method for efficient envelope-following simulation of PWM/PFM DC-DC converters", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Ya Xing Wang", "Peng Li", "Suming Lai"]}]}, {"DBLP title": "Large-signal MOSFET modeling using frequency-domain nonlinear system identification.", "DBLP authors": ["Moning Zhang", "Yang Tang", "Zuochang Ye"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001418", "OA papers": [{"PaperId": "https://openalex.org/W4242786858", "PaperTitle": "Large-signal MOSFET modeling using frequency-domain nonlinear system identification", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Moning Zhang", "Yang Tang", "Zuochang Ye"]}]}, {"DBLP title": "Pragma-based floating-to-fixed point conversion for the emulation of analog behavioral models.", "DBLP authors": ["Frank Austin Nothaft", "Luis Fernandez", "Stephen Cefali", "Nishant Shah", "Jacob J. Rael", "Luke Darnell"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001419", "OA papers": [{"PaperId": "https://openalex.org/W4235185946", "PaperTitle": "Pragma-based floating-to-fixed point conversion for the emulation of analog behavioral models", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Frank E. Nothaft", "Luis A. Fernandez", "Stephen Cefali", "Nishant Shah", "Jacob Rael", "Luke Darnell"]}]}, {"DBLP title": "Asynchronous circuit placement by lagrangian relaxation.", "DBLP authors": ["Gang Wu", "Tao Lin", "Hsin-Ho Huang", "Chris Chu", "Peter A. Beerel"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001420", "OA papers": [{"PaperId": "https://openalex.org/W4234202874", "PaperTitle": "Asynchronous circuit placement by Lagrangian relaxation", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Iowa State University": 3.0, "University of Southern California": 1.5, "Intel (United States)": 0.5}, "Authors": ["Gang Wu", "Tao Lin", "Hsin-Ho Huang", "Chris Chu", "Peter A. Beerel"]}]}, {"DBLP title": "Efficient and effective packing and analytical placement for large-scale heterogeneous FPGAs.", "DBLP authors": ["Yu-Chen Chen", "Sheng-Yen Chen", "Yao-Wen Chang"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001421", "OA papers": [{"PaperId": "https://openalex.org/W4249211602", "PaperTitle": "Efficient and effective packing and analytical placement for large-scale heterogeneous FPGAs", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Yu-Chen Chen", "Sheng-Yen Chen", "Yao-Wen Chang"]}]}, {"DBLP title": "A hierarchical approach for generating regular floorplans.", "DBLP authors": ["Javier de San Pedro", "Jordi Cortadella", "Antoni Roca"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001422", "OA papers": [{"PaperId": "https://openalex.org/W4240775361", "PaperTitle": "A hierarchical approach for generating regular floorplans", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Javier Ros de San Pedro", "Jordi Cortadella", "Antoni Roca"]}]}, {"DBLP title": "Planning and placing power clamps for effective CDM protection.", "DBLP authors": ["Hsin-Chun Lin", "Shih-Ying Sean Liu", "Hung-Ming Chen"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001423", "OA papers": [{"PaperId": "https://openalex.org/W4232431113", "PaperTitle": "Planning and placing power clamps for effective CDM protection", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Carol Sze Ki Lin", "Sean X. Liu", "None wei Chen"]}]}, {"DBLP title": "On application of data mining in functional debug.", "DBLP authors": ["Kuo-Kai Hsieh", "Wen Chen", "Li-C. Wang", "Jayanta Bhadra"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001424", "OA papers": [{"PaperId": "https://openalex.org/W4241366077", "PaperTitle": "On application of data mining in functional debug", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Kuo-Kai Hsieh", "Wen Chen", "Li-C. Wang", "Jayanta Bhadra"]}]}, {"DBLP title": "Improving the efficiency of automated debugging of pipelined microprocessors by symmetry breaking in modular schemes for boolean encoding of cardinality.", "DBLP authors": ["Miroslav N. Velev", "Ping Gao"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001425", "OA papers": [{"PaperId": "https://openalex.org/W4242255419", "PaperTitle": "Improving the efficiency of automated debugging of pipelined microprocessors by symmetry breaking in modular schemes for Boolean encoding of cardinality", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Miroslav N. Velev", "Ping Gao"]}]}, {"DBLP title": "Multiple clock domain synchronization in a QBF-based verification environment.", "DBLP authors": ["Djordje Maksimovic", "Bao Le", "Andreas G. Veneris"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001426", "OA papers": [{"PaperId": "https://openalex.org/W4237512363", "PaperTitle": "Multiple clock domain synchronization in a QBF-based verification environment", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Djordje Maksimovic", "Seung Hwan Yang", "Andreas Veneris"]}]}, {"DBLP title": "Probabilistic model checking for comparative analysis of automated air traffic control systems.", "DBLP authors": ["Yang Zhao", "Kristin Y. Rozier"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001427", "OA papers": [{"PaperId": "https://openalex.org/W4252825349", "PaperTitle": "Probabilistic model checking for comparative analysis of automated air traffic control systems", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Yang Zhao", "Kristin Yvonne Rozier"]}]}, {"DBLP title": "A zonotoped macromodeling for reachability verification of eye-diagram in high-speed I/O links with jitter.", "DBLP authors": ["Sai Manoj Pudukotai Dinakarrao", "Hao Yu", "Chenjie Gu", "Cheng Zhuo"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001428", "OA papers": [{"PaperId": "https://openalex.org/W4245607142", "PaperTitle": "A zonotoped macromodeling for reachability verification of eye-diagram in high-speed I/O links with jitter", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Sai Manoj Pudukotai Dinakarrao", "Hao Yu", "Chenji Gu", "Cheng Zhuo"]}]}, {"DBLP title": "Random walk based capacitance extraction for 3D ICs with cylindrical inter-tier-vias.", "DBLP authors": ["Wenjian Yu", "Chao Zhang", "Qing Wang", "Yiyu Shi"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001429", "OA papers": [{"PaperId": "https://openalex.org/W4241419172", "PaperTitle": "Random walk based capacitance extraction for 3D ICs with cylindrical inter-tier-vias", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Wenjian Yu", "Chao Zhang", "Qing Wang", "Yiyu Shi"]}]}, {"DBLP title": "Self-learning MIMO-RF receiver systems: process resilient real-time adaptation to channel conditions for low power operation.", "DBLP authors": ["Debashis Banerjee", "Barry John Muldrey", "Shreyas Sen", "Xian Wang", "Abhijit Chatterjee"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001430", "OA papers": [{"PaperId": "https://openalex.org/W4238046429", "PaperTitle": "Self-learning MIMO-RF receiver systems: Process resilient real-time adaptation to channel conditions for low power operation", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["D. Banerjee", "Barry J. Muldrey", "Shreyas Sen", "Xian Wang", "Abhijit Chatterjee"]}]}, {"DBLP title": "Multithreaded pipeline synthesis for data-parallel kernels.", "DBLP authors": ["Mingxing Tan", "Bin Liu", "Steve Dai", "Zhiru Zhang"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001431", "OA papers": [{"PaperId": "https://openalex.org/W4241148135", "PaperTitle": "Multithreaded pipeline synthesis for data-parallel kernels", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Cornell University": 3.0, "Meta (United States)": 0.5, "Menlo School": 0.5}, "Authors": ["Mingxing Tan", "Bin Liu", "Steve Dai", "Zhiru Zhang"]}]}, {"DBLP title": "Toward scalable source level accuracy analysis for floating-point to fixed-point conversion.", "DBLP authors": ["Ga\u00ebl Deest", "Tomofumi Yuki", "Olivier Sentieys", "Steven Derrien"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001432", "OA papers": [{"PaperId": "https://openalex.org/W4247966080", "PaperTitle": "Toward scalable source level accuracy analysis for floating-point to fixed-point conversion", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Gael Deest", "Tomofumi Yuki", "Olivier Sentieys", "Steven Derrien"]}]}, {"DBLP title": "Warranty-aware page management for PCM-based embedded systems.", "DBLP authors": ["Sheng-Wei Cheng", "Yu-Fen Chang", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001433", "OA papers": [{"PaperId": "https://openalex.org/W4240862857", "PaperTitle": "Warranty-aware page management for PCM-based embedded systems", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Sheng-Wei Cheng", "Yu-Fen Chang", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"]}]}, {"DBLP title": "Frequency-centric resonant rotary clock distribution network design.", "DBLP authors": ["Ying Teng", "Baris Taskin"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001434", "OA papers": [{"PaperId": "https://openalex.org/W4235679543", "PaperTitle": "Frequency-centric resonant rotary clock distribution network design", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Ying Teng", "Baris Taskin"]}]}, {"DBLP title": "Opportunistic through-silicon-via inductor utilization in LC resonant clocks: concept and algorithms.", "DBLP authors": ["Umamaheswara Rao Tida", "Varun Mittapalli", "Cheng Zhuo", "Yiyu Shi"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001435", "OA papers": [{"PaperId": "https://openalex.org/W4237278439", "PaperTitle": "Opportunistic through-silicon-via inductor utilization in LC resonant clocks: Concept and algorithms", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Umamaheswara Rao Tida", "Varun Mittapalli", "Cheng Zhuo", "Yiyu Shi"]}]}, {"DBLP title": "UI-timer: an ultra-fast clock network pessimism removal algorithm.", "DBLP authors": ["Tsung-Wei Huang", "Pei-Ci Wu", "Martin D. F. Wong"], "year": 2014, "doi": "https://doi.org/10.1109/ICCAD.2014.7001436", "OA papers": [{"PaperId": "https://openalex.org/W4253980726", "PaperTitle": "UI-Timer: An ultra-fast clock network pessimism removal algorithm", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Tsung-Wei Huang", "Pei-Ci Wu", "Martin C.S. Wong"]}]}]