Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Sat May  8 19:28:15 2021
| Host             : DESKTOP-J72MK93 running 64-bit major release  (build 9200)
| Command          : report_power -file dso_top_power_routed.rpt -pb dso_top_power_summary_routed.pb -rpx dso_top_power_routed.rpx
| Design           : dso_top
| Device           : xc7a100tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.531        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.412        |
| Device Static (W)        | 0.119        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 80.9         |
| Junction Temperature (C) | 29.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.117 |       16 |       --- |             --- |
| Slice Logic              |     0.043 |    35778 |       --- |             --- |
|   LUT as Logic           |     0.035 |    12288 |     63400 |           19.38 |
|   Register               |     0.003 |    16195 |    126800 |           12.77 |
|   LUT as Distributed RAM |     0.003 |     1432 |     19000 |            7.54 |
|   CARRY4                 |     0.002 |      510 |     15850 |            3.22 |
|   F7/F8 Muxes            |    <0.001 |      321 |     63400 |            0.51 |
|   LUT as Shift Register  |    <0.001 |       14 |     19000 |            0.07 |
|   Others                 |     0.000 |      619 |       --- |             --- |
| Signals                  |     0.061 |    27342 |       --- |             --- |
| Block RAM                |     0.104 |     91.5 |       135 |           67.78 |
| MMCM                     |     0.218 |        2 |         6 |           33.33 |
| I/O                      |     0.134 |       52 |       285 |           18.25 |
| GTP                      |     0.676 |        4 |       --- |             --- |
| Hard IPs                 |     0.058 |        1 |       --- |             --- |
|   PCIE                   |     0.058 |        1 |         1 |          100.00 |
| Static Power             |     0.119 |          |           |                 |
| Total                    |     1.531 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.495 |       0.475 |      0.020 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.186 |       0.167 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.016 |       0.012 |      0.004 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.009 |       0.006 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.298 |       0.297 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.248 |       0.245 |      0.003 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                                                                                     | Constraint (ns) |
+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| adc_lclk_p          | adc_lclk_p                                                                                                                                                 |             2.0 |
| clk_125mhz_mux_x0y0 | design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK             |             4.0 |
| clk_125mhz_x0y0     | design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz      |             8.0 |
| clk_250mhz_mux_x0y0 | design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK             |             4.0 |
| clk_250mhz_x0y0     | design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz      |             4.0 |
| clk_out1_clk_wiz_0  | serdes/serdes_clocking/inst/clk_out1_clk_wiz_0                                                                                                             |             2.0 |
| clk_out2_clk_wiz_0  | serdes/serdes_clocking/inst/clk_out2_clk_wiz_0                                                                                                             |             8.0 |
| clk_out3_clk_wiz_0  | serdes/serdes_clocking/inst/clk_out3_clk_wiz_0                                                                                                             |             5.0 |
| clkfbout_clk_wiz_0  | serdes/serdes_clocking/inst/clkfbout_clk_wiz_0                                                                                                             |             4.0 |
| mmcm_fb             | design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb         |            10.0 |
| pcie_clk_p[0]       | pcie_clk_p[0]                                                                                                                                              |            10.0 |
| txoutclk_x0y0       | design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| userclk1            | design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1        |             4.0 |
| userclk2            | design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2        |             8.0 |
+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| dso_top               |     1.412 |
|   design_1_i          |     1.155 |
|     AXI_LITE_IO       |     0.010 |
|       axi_crossbar_0  |     0.001 |
|       axi_fifo_mm_s_0 |     0.004 |
|       axi_gpio_0      |     0.002 |
|       axi_gpio_1      |     0.002 |
|     axi_bram_ctrl_0   |     0.002 |
|       U0              |     0.002 |
|     blk_mem_gen_0     |     0.015 |
|       U0              |     0.015 |
|     xdma_0            |     1.129 |
|       inst            |     1.129 |
|   serdes              |     0.244 |
|     combined_serdes   |     0.125 |
|     serdes_clocking   |     0.119 |
|       inst            |     0.119 |
+-----------------------+-----------+


