Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som\m2s010_som.vhd":20:7:20:16|Top entity is set to m2s010_som.
File C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\misc.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\COREFIFO\2.6.108\rtl\vhdl\core\fifo_pkg.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\RX_SM.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Edge_Detect.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Jabber_SM.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Nib2Ser_SM.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CRC16x4_Generator.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Debounce.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\TX_Collision_Detector2.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_sync.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_sync_scntr.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder2.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesEncoder2.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\TriDebounce.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Interrupts.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\m2s010_som_sb.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd changed - recompiling
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som\m2s010_som.vhd changed - recompiling
VHDL syntax check successful!
File E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd changed - recompiling
@N: CD231 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som\m2s010_som.vhd":20:7:20:16|Synthesizing work.m2s010_som.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":434:10:434:14|Synthesizing smartfusion2.bibuf.syn_black_box.
Post processing for smartfusion2.bibuf.syn_black_box
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\m2s010_som_sb.vhd":17:7:17:19|Synthesizing work.m2s010_som_sb.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":786:10:786:17|Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd":17:7:17:23|Synthesizing work.m2s010_som_sb_mss.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":413:10:413:15|Synthesizing smartfusion2.outbuf.syn_black_box.
Post processing for smartfusion2.outbuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":503:10:503:20|Synthesizing smartfusion2.outbuf_diff.syn_black_box.
Post processing for smartfusion2.outbuf_diff.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":403:10:403:14|Synthesizing smartfusion2.inbuf.syn_black_box.
Post processing for smartfusion2.inbuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":423:10:423:16|Synthesizing smartfusion2.tribuff.syn_black_box.
Post processing for smartfusion2.tribuff.syn_black_box
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd":10:7:10:13|Synthesizing work.mss_060.def_arch.
Post processing for work.mss_060.def_arch
Post processing for work.m2s010_som_sb_mss.rtl
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":8:7:8:32|Synthesizing work.m2s010_som_sb_fabosc_0_osc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":39:7:39:12|Synthesizing work.xtlosc.def_arch.
Post processing for work.xtlosc.def_arch
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":79:7:79:24|Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.m2s010_som_sb_fabosc_0_osc.def_arch
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":11:10:11:27|Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":27:7:27:16|Synthesizing work.coreresetp.rtl.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":477:8:477:25|Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":478:8:478:21|Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":479:8:479:20|Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":480:8:480:37|Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":481:8:481:27|Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":482:8:482:27|Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":483:8:483:28|Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":484:8:484:27|Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":485:8:485:28|Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":486:8:486:27|Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":487:8:487:28|Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":488:8:488:27|Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":489:8:489:28|Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":490:8:490:30|Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":491:8:491:30|Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.coreresetp.rtl
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1447:8:1447:9|Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1423:8:1423:9|Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.
@W: CL177 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd":26:7:26:17|Synthesizing work.coreconfigp.rtl.
Post processing for work.coreconfigp.rtl
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd":8:7:8:30|Synthesizing work.m2s010_som_sb_ccc_0_fccc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":794:10:794:12|Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.m2s010_som_sb_ccc_0_fccc.def_arch
Post processing for work.m2s010_som_sb.rtl
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N: CD604 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":1453:41:1453:46|Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":51:7:51:19|Synthesizing work.commsfpga_top.behavioral.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":288:10:288:24|Removing redundant assignment.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":151:9:151:14|Signal rx_s2p is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":157:9:157:18|Signal mii_tx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":159:9:159:21|Signal control_reg_6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":186:9:186:13|Signal f_crs is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":192:9:192:15|Signal i_f_txd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":193:9:193:16|Signal i_f_txen is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":194:9:194:15|Signal t_f_txd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":195:9:195:16|Signal t_f_txen is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":199:9:199:17|Signal mii_tx_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":200:9:200:16|Signal mii_tx_d is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":201:9:201:17|Signal mii_error is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":205:9:205:18|Signal mii_rx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":206:9:206:17|Signal mii_rx_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":207:9:207:16|Signal mii_rx_d is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":232:9:232:16|Signal maninvec is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":236:9:236:19|Signal force_error is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":22:7:22:26|Synthesizing work.mdio_slave_interface.translated.
@N: CD231 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":99:29:99:30|Using onehot encoding for type mdio_slave_state_type. For example, enumeration sm_st_0 is mapped to "100000000".
@W: CG296 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":166:1:166:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":168:7:168:17|Referenced variable pmad_rst_in is not in sensitivity list.
@N: CD604 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":442:10:442:24|OTHERS clause is not synthesized.
@W: CG296 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":452:3:452:9|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":457:42:457:60|Referenced variable register_bus_out is not in sensitivity list.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":69:10:69:23|Signal status_bit15_9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":70:10:70:20|Signal status_bit8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":71:10:71:22|Signal status_bit6_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":73:10:73:16|Signal phy_id1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":75:10:75:16|Signal phy_id2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":76:10:76:17|Signal phy_addr is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mdio_slave_interface.translated
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":296:6:296:7|Pruning unused register respond_to_all_phy_addr_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":239:8:239:9|Pruning unused register reg_data_out_1(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":222:6:222:7|Pruning unused register status_regClear_d_8(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":208:6:208:7|Pruning unused register PMAD_link_status_d_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":194:6:194:7|Pruning unused register PMAD_jabber_det_d_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":180:6:180:7|Pruning unused register PMAD_fault_status_d_2. Make sure that there are no unused intermediate registers.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Optimizing register bit Register0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Optimizing register bit Register0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Optimizing register bit Register0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Optimizing register bit Register0(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Optimizing register bit Register0(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Optimizing register bit Register0(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Optimizing register bit Register0(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Optimizing register bit Register0(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Optimizing register bit Register0(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Optimizing register bit Register0(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Optimizing register bit Register0(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Pruning register bits 13 to 12 of Register0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Pruning register bit 10 of Register0(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Pruning register bit 8 of Register0(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":566:4:566:5|Pruning register bits 6 to 0 of Register0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":22:7:22:13|Synthesizing work.phy_mux.translated.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":140:28:140:36|Signal clk_25mhz in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.phy_mux.translated
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":65:4:65:9|Signal H_RXER is floating; a simulation mismatch is possible.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal H_RXD(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal H_TXC; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal H_RXDV; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal H_RXC; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal H_CRS; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal H_COL; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal MAC_MII_RXD(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal D_TXD(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal MAC_MII_TX_CLK; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal MAC_MII_RX_DV; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal MAC_MII_RX_CLK; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal MAC_MII_MDI; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal MAC_MII_CRS; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal H_MDO_EN; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal H_MDO; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal F_MDC; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal D_TXEN; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal D_MDO_EN; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal D_MDO; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal D_MDC; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal F_TXD(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal MAC_MII_RX_ER; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal MAC_MII_COL; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal F_TXEN; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal F_MDI; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal T_RXD(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal T_TXC; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal T_RXER; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal T_RXDV; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal T_RXC; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal T_CRS; possible missing assignment in an if or case statement.
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch generated from process for signal T_COL; possible missing assignment in an if or case statement.
@W: CL238 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch T_COL enable evaluates to constant 0, optimized
@W: CL238 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch T_CRS enable evaluates to constant 0, optimized
@W: CL238 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch T_RXC enable evaluates to constant 0, optimized
@W: CL238 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch T_RXDV enable evaluates to constant 0, optimized
@W: CL238 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch T_RXER enable evaluates to constant 0, optimized
@W: CL238 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch T_TXC enable evaluates to constant 0, optimized
@W: CL238 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch T_RXD(3 downto 0) enable evaluates to constant 0, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch F_MDI enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch F_TXEN enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch F_TXD(3 downto 0) enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch D_MDC enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch D_TXEN enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch F_MDC enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch MAC_MII_CRS enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch MAC_MII_MDI enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch MAC_MII_RX_CLK enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch MAC_MII_RX_DV enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch MAC_MII_TX_CLK enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch D_TXD(3 downto 0) enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch MAC_MII_RXD(3 downto 0) enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch H_COL enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch H_CRS enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch H_RXC enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch H_RXDV enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch H_TXC enable evaluates to constant 1, optimized
@W: CL239 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":148:10:148:13|Latch H_RXD(3 downto 0) enable evaluates to constant 1, optimized
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\TX_Collision_Detector2.vhd":42:7:42:28|Synthesizing work.tx_collision_detector2.behavioral.
Post processing for work.tx_collision_detector2.behavioral
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder2.vhd":43:7:43:21|Synthesizing work.manchesdecoder2.v1.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder2.vhd":95:9:95:26|Signal packetlength_bytes is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder2.vhd":96:9:96:21|Signal mii_rx_d_fail is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER.vhd":19:7:19:25|Synthesizing work.clock_domain_buffer.rtl.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":34:7:34:56|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo.translated.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":400:10:400:18|Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":401:10:401:15|Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":404:10:404:22|Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":405:10:405:16|Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":406:10:406:20|Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":410:10:410:13|Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":413:10:413:15|Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":430:10:430:17|Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":434:10:434:15|Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":435:10:435:16|Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":447:10:447:18|Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":456:10:456:23|Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":457:10:457:23|Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":470:10:470:23|Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":504:10:504:19|Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":505:10:505:23|Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":531:10:531:25|Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":533:10:533:24|Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd":8:7:8:59|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_ram_wrapper.generated.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top.vhd":8:7:8:57|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_usram_top.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":627:10:627:17|Synthesizing smartfusion2.ram64x18.syn_black_box.
Post processing for smartfusion2.ram64x18.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":342:10:342:12|Synthesizing smartfusion2.inv.syn_black_box.
Post processing for smartfusion2.inv.syn_black_box
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_usram_top.def_arch
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_ram_wrapper.generated
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd":29:0:29:10|Signal B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd":28:0:28:10|Signal A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd":27:0:27:11|Signal B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd":26:0:26:11|Signal A_SB_CORRECT is floating; a simulation mismatch is possible.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":33:7:33:62|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_async.translated.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":730:33:730:46|Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":922:14:922:20|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":967:12:967:18|Removing redundant assignment.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":179:10:179:26|Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":182:10:182:20|Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":190:10:190:24|Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":191:10:191:17|Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":32:7:32:70|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_graytobinconv.translated.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":73:36:73:36|Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":59:10:59:10|Signal i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_graytobinconv.translated
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd":31:7:31:67|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_doublesync.translated.
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_doublesync.translated
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":32:7:32:70|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_graytobinconv.translated.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":73:36:73:36|Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":59:10:59:10|Signal i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_graytobinconv.translated
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd":31:7:31:67|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_doublesync.translated.
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_doublesync.translated
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_async.translated
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":191:10:191:17|Signal re_top_p is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":179:10:179:26|Signal almostemptyi_fwft is floating; a simulation mismatch is possible.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":852:6:852:7|Pruning unused register rptr_gray_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":852:6:852:7|Pruning unused register rptr_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":774:6:774:7|Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":774:6:774:7|Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":759:6:759:7|Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":759:6:759:7|Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":746:6:746:7|Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":696:6:696:7|Pruning unused register rptr_bin_sync2_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL168 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":683:3:683:23|Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":669:3:669:20|Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL260 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":655:6:655:7|Pruning register bit 0 of rptr_bin_sync2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo.translated
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1241:6:1241:7|Pruning unused register RDATA_ext_r1_2(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1227:6:1227:7|Pruning unused register RDATA_ext_r_2(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1143:6:1143:7|Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1143:6:1143:7|Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1143:6:1143:7|Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1143:6:1143:7|Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1143:6:1143:7|Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1143:6:1143:7|Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1130:6:1130:7|Pruning unused register fwft_Q_r_2(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1115:6:1115:7|Pruning unused register RDATA_r2_2(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1101:6:1101:7|Pruning unused register RDATA_r1_2(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1088:6:1088:7|Pruning unused register RDATA_r_pre_3(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1043:6:1043:7|Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1043:6:1043:7|Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":643:6:643:7|Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":643:6:643:7|Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":643:6:643:7|Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.
Post processing for work.clock_domain_buffer.rtl
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\RX_SM.vhd":34:7:34:11|Synthesizing work.rx_sm.behavioral.
@N: CD231 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\RX_SM.vhd":71:23:71:24|Using onehot encoding for type rx_state_type. For example, enumeration idle is mapped to "100000".
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\RX_SM.vhd":115:8:115:21|Removing redundant assignment.
@W: CD434 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\RX_SM.vhd":105:50:105:68|Signal i_rx_packet_end_all in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\RX_SM.vhd":229:16:229:28|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\RX_SM.vhd":256:16:256:23|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\RX_SM.vhd":257:16:257:28|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\RX_SM.vhd":300:16:300:23|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\RX_SM.vhd":301:16:301:28|Removing redundant assignment.
Post processing for work.rx_sm.behavioral
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\BitDetector.vhd":40:7:40:17|Synthesizing work.bitdetector.behavioral.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\BitDetector.vhd":78:10:78:25|Removing redundant assignment.
Post processing for work.bitdetector.behavioral
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd":44:7:44:28|Synthesizing work.manchesdecoder_adapter.v1.
@W: CG296 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd":239:25:239:31|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd":243:38:243:49|Referenced variable clock_adjust is not in sensitivity list.
@W: CG296 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd":251:26:251:32|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd":255:38:255:49|Referenced variable clock_adjust is not in sensitivity list.
@W: CD638 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd":89:9:89:19|Signal imanches_in is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd":40:7:40:22|Synthesizing work.idlelinedetector.behavioral.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd":85:10:85:23|Removing redundant assignment.
Post processing for work.idlelinedetector.behavioral
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd":103:4:103:5|Pruning unused register prbs_gen_reg_4(15 downto 0). Make sure that there are no unused intermediate registers.
Post processing for work.manchesdecoder_adapter.v1
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd":106:4:106:5|Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL265 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd":106:4:106:5|Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd":106:4:106:5|Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd":106:4:106:5|Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd":253:4:253:5|Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd":241:4:241:5|Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder_Adapter.vhd":216:6:216:7|Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.manchesdecoder2.v1
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesEncoder2.vhd":40:7:40:21|Synthesizing work.manchesencoder2.behavioral.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Edge_Detect.vhd":47:7:47:17|Synthesizing work.edge_detect.behavioral.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Edge_Detect.vhd":97:6:97:14|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Edge_Detect.vhd":98:6:98:17|Removing redundant assignment.
@W: CG296 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Edge_Detect.vhd":88:14:88:20|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Edge_Detect.vhd":93:34:93:39|Referenced variable clk_en is not in sensitivity list.
Post processing for work.edge_detect.behavioral
@W: CL271 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Edge_Detect.vhd":90:4:90:5|Pruning unused bits 7 to 4 of sig_out_d_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Edge_Detect.vhd":90:4:90:5|Feedback mux created for signal sig_out_d[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Edge_Detect.vhd":90:4:90:5|Feedback mux created for signal sig_clr_sync[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL279 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Edge_Detect.vhd":90:4:90:5|Pruning register bits 3 to 2 of sig_clr_sync(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Jabber_SM.vhd":49:7:49:15|Synthesizing work.jabber_sm.behavioral.
@N: CD233 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Jabber_SM.vhd":78:27:78:28|Using sequential encoding for type jabber_state_type.
Post processing for work.jabber_sm.behavioral
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Nib2Ser_SM.vhd":49:7:49:16|Synthesizing work.nib2ser_sm.behavioral.
@N: CD231 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Nib2Ser_SM.vhd":80:23:80:24|Using onehot encoding for type tx_state_type. For example, enumeration idle is mapped to "100000".
Post processing for work.nib2ser_sm.behavioral
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Nib2Ser_SM.vhd":94:4:94:5|Pruning unused register nibble_cntr_11(11 downto 0). Make sure that there are no unused intermediate registers.
Post processing for work.manchesencoder2.behavioral
@W: CL168 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesEncoder2.vhd":113:37:113:52|Removing instance COLLISION_DETECT_INT_SYNC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL271 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesEncoder2.vhd":230:6:230:7|Pruning unused bits 7 to 2 of Jabber_detect_2MII_clr_d_2(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesEncoder2.vhd":196:6:196:7|Pruning unused bits 7 to 2 of col_detect_2MII_clr_d_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":48:7:48:11|Synthesizing work.up_if.behavioral.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":184:8:184:19|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":214:10:214:29|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":215:10:215:23|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":216:10:216:24|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":217:10:217:28|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":242:12:242:26|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":243:12:243:22|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":244:12:244:25|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":245:12:245:32|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":266:8:266:18|Removing redundant assignment.
@W: CG296 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":273:19:273:25|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":289:28:289:41|Referenced variable i_int_mask_reg is not in sensitivity list.
@W: CG290 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":291:28:291:37|Referenced variable status_reg is not in sensitivity list.
@W: CG290 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":285:28:285:38|Referenced variable control_reg is not in sensitivity list.
@W: CG290 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":295:28:295:48|Referenced variable i_mii_mux_control_reg is not in sensitivity list.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Interrupts.vhd":40:7:40:16|Synthesizing work.interrupts.behavioral.
Post processing for work.interrupts.behavioral
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Interrupts.vhd":191:6:191:7|Pruning unused register iINT_2. Make sure that there are no unused intermediate registers.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Interrupts.vhd":191:6:191:7|All reachable assignments to iint_reg(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Interrupts.vhd":191:6:191:7|All reachable assignments to iint_reg(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Interrupts.vhd":191:6:191:7|All reachable assignments to iint_reg(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Post processing for work.up_if.behavioral
@W: CL117 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":276:8:276:9|Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":17:7:17:19|Synthesizing work.mii_datacheck.behavioral.
@N: CD231 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":55:34:55:35|Using onehot encoding for type mii_datacheck_state_type. For example, enumeration idle is mapped to "10000000".
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":90:8:90:25|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":151:14:151:27|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":152:14:152:24|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":153:14:153:22|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":154:14:154:30|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":157:14:157:28|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":177:14:177:27|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":178:14:178:24|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":179:14:179:22|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":180:14:180:30|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":183:14:183:28|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":236:14:236:27|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":237:14:237:24|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":238:14:238:22|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":239:14:239:30|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":242:14:242:28|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":283:18:283:26|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":296:14:296:27|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":297:14:297:24|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":298:14:298:22|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":299:14:299:30|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":302:14:302:28|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":335:18:335:31|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":350:14:350:24|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":351:14:351:22|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":352:14:352:30|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":355:14:355:28|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":369:18:369:32|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":403:18:403:32|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":410:14:410:24|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":411:14:411:22|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":412:14:412:30|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":415:14:415:28|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":426:14:426:28|Removing redundant assignment.
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":434:14:434:28|Removing redundant assignment.
@N: CD604 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":441:10:441:23|OTHERS clause is not synthesized.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CRC16x4_Generator.vhd":18:7:18:23|Synthesizing work.crc16x4_generator.imp_crc.
Post processing for work.crc16x4_generator.imp_crc
@W: CL113 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CRC16x4_Generator.vhd":53:6:53:7|Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.mii_datacheck.behavioral
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":100:6:100:7|Pruning unused register crc_gen_13. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":100:6:100:7|Pruning unused register crc_gen_reset_15. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":100:6:100:7|Pruning unused register Compare_nibble_29(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL168 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":71:24:71:45|Removing instance CRC_GEN_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL265 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":100:6:100:7|Removing unused bit 9 of byte_cntr_13(9 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":86:4:86:5|All reachable assignments to PacketLength_bytes(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":86:4:86:5|All reachable assignments to PacketLength_bytes(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":86:4:86:5|All reachable assignments to PacketLength_bytes(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":86:4:86:5|All reachable assignments to PacketLength_bytes(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":86:4:86:5|All reachable assignments to PacketLength_bytes(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":86:4:86:5|All reachable assignments to PacketLength_bytes(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":86:4:86:5|All reachable assignments to PacketLength_bytes(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":86:4:86:5|All reachable assignments to PacketLength_bytes(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":86:4:86:5|All reachable assignments to PacketLength_bytes(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":86:4:86:5|All reachable assignments to PacketLength_bytes(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":17:7:17:17|Synthesizing work.mii_datagen.behavioral.
@N: CD231 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":61:32:61:33|Using onehot encoding for type mii_datagen_state_type. For example, enumeration idle is mapped to "10000000".
@N: CD364 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":101:8:101:25|Removing redundant assignment.
@N: CD604 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":335:10:335:23|OTHERS clause is not synthesized.
Post processing for work.mii_datagen.behavioral
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":112:6:112:7|Pruning unused register crc_gen_8. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":112:6:112:7|Pruning unused register crc_gen_reset_9. Make sure that there are no unused intermediate registers.
@W: CL168 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":82:24:82:45|Removing instance CRC_GEN_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL265 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":112:6:112:7|Removing unused bit 9 of byte_cntr_10(9 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":97:4:97:5|All reachable assignments to PacketLength_bytes(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":97:4:97:5|All reachable assignments to PacketLength_bytes(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":97:4:97:5|All reachable assignments to PacketLength_bytes(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":97:4:97:5|All reachable assignments to PacketLength_bytes(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":97:4:97:5|All reachable assignments to PacketLength_bytes(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":97:4:97:5|All reachable assignments to PacketLength_bytes(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":97:4:97:5|All reachable assignments to PacketLength_bytes(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":97:4:97:5|All reachable assignments to PacketLength_bytes(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":97:4:97:5|All reachable assignments to PacketLength_bytes(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":97:4:97:5|All reachable assignments to PacketLength_bytes(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\TriDebounce.vhd":22:7:22:17|Synthesizing work.tridebounce.behavioral.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Debounce.vhd":22:7:22:14|Synthesizing work.debounce.behavioral.
@W: CG296 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Debounce.vhd":47:17:47:23|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Debounce.vhd":52:11:52:21|Referenced variable debounce_in is not in sensitivity list.
Post processing for work.debounce.behavioral
Post processing for work.tridebounce.behavioral
Post processing for work.commsfpga_top.behavioral
@W: CL240 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":56:6:56:25|Signal SIMonly_force_jabber is floating; a simulation mismatch is possible.
@W: CL168 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":352:32:352:47|Removing instance TRIPLE_DEBOUNCE_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":312:4:312:5|Pruning unused register q_3(23 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":303:4:303:5|Pruning unused register random_data_bit_2. Make sure that there are no unused intermediate registers.
@W: CL265 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":340:4:340:5|Removing unused bit 2 of ClkDivider(2 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd":8:7:8:37|Synthesizing work.m2s010_som_commsfpga_ccc_0_fccc.def_arch.
Post processing for work.m2s010_som_commsfpga_ccc_0_fccc.def_arch
Post processing for work.m2s010_som.rtl
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":112:6:112:7|Trying to extract state machine for register MII_DATAGEN_STATE.
Extracted state machine for register MII_DATAGEN_STATE
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":24:4:24:12|Input count_clr is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataGen.vhd":27:4:27:25|Input Increment_Packet_Count is unused.
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":100:6:100:7|Trying to extract state machine for register MII_DATACHECK_STATE.
Extracted state machine for register MII_DATACHECK_STATE
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\MII_DataCheck.vhd":26:4:26:20|Input rx_packet_end_all is unused.
@W: CL247 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Interrupts.vhd":47:4:47:13|Input port bit 7 of apb3_wdata(7 downto 0) is unused 
@W: CL246 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Interrupts.vhd":47:4:47:13|Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Interrupts.vhd":53:4:53:15|Input port bit 7 of int_mask_reg(7 downto 0) is unused 
@W: CL246 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Interrupts.vhd":53:4:53:15|Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Interrupts.vhd":43:4:43:9|Input clk16x is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\uP_if.vhd":50:4:50:6|Input rst is unused.
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Nib2Ser_SM.vhd":94:4:94:5|Trying to extract state machine for register TX_STATE.
Extracted state machine for register TX_STATE
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Nib2Ser_SM.vhd":53:4:53:12|Input idle_line is unused.
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Jabber_SM.vhd":91:4:91:5|Trying to extract state machine for register JABBER_STATE.
Extracted state machine for register JABBER_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd":118:6:118:7|Optimizing register bit prbs_gen_hold(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd":118:6:118:7|Pruning register bit 15 of prbs_gen_hold(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd":118:6:118:7|Optimizing register bit prbs_gen_hold(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd":118:6:118:7|Pruning register bit 14 of prbs_gen_hold(14 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd":118:6:118:7|Optimizing register bit prbs_gen_hold(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd":118:6:118:7|Pruning register bit 13 of prbs_gen_hold(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd":118:6:118:7|Trying to extract state machine for register Idle_Debug_SM.
Extracted state machine for register Idle_Debug_SM
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd":118:6:118:7|Optimizing register bit prbs_gen_hold(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd":118:6:118:7|Pruning register bit 12 of prbs_gen_hold(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\IdleLineDetector.vhd":49:4:49:12|Input TX_Enable is unused.
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\RX_SM.vhd":146:6:146:7|Trying to extract state machine for register RX_STATE.
Extracted state machine for register RX_STATE
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":81:6:81:11|Input re_top is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd":24:4:24:8|Input CLOCK is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":109:6:109:10|Input MEMRD is unused.
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\ManchesDecoder2.vhd":113:4:113:5|Trying to extract state machine for register FIFO_Read_SM.
Extracted state machine for register FIFO_Read_SM
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":24:4:24:12|Input Clk_25MHz is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":26:4:26:22|Input MII_MUX_control_reg is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":47:4:47:9|Input F_RXER is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":62:4:62:8|Input H_MDI is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":81:4:81:8|Input D_MDI is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":89:4:89:8|Input T_TXD is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\Phy_Mux.vhd":90:4:90:9|Input T_TXEN is unused.
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":296:6:296:7|Trying to extract state machine for register slave_state.
Extracted state machine for register slave_state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":26:3:26:18|Input PMAD_link_status is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":27:3:27:19|Input PMAD_fault_status is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\mdio_slave_interface.vhd":28:3:28:17|Input PMAD_jabber_det is unused.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Optimizing register bit gen_data_delay(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":382:4:382:5|Pruning register bits 23 to 10 of gen_data_delay(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\hdl\CommsFPGA_top.vhd":72:6:72:16|Input DEBOUNCE_IN is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":75:0:75:4|Input IADDR is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":76:0:76:6|Input PRESETN is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":77:0:77:3|Input PCLK is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":108:0:108:7|Input PRDATAS1 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":109:0:109:7|Input PRDATAS2 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":110:0:110:7|Input PRDATAS3 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":111:0:111:7|Input PRDATAS4 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":112:0:112:7|Input PRDATAS5 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":113:0:113:7|Input PRDATAS6 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":114:0:114:7|Input PRDATAS7 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":115:0:115:7|Input PRDATAS8 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":116:0:116:7|Input PRDATAS9 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":117:0:117:8|Input PRDATAS10 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":118:0:118:8|Input PRDATAS11 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":119:0:119:8|Input PRDATAS12 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":120:0:120:8|Input PRDATAS13 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":121:0:121:8|Input PRDATAS14 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":122:0:122:8|Input PRDATAS15 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":125:0:125:7|Input PREADYS1 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":126:0:126:7|Input PREADYS2 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":127:0:127:7|Input PREADYS3 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":128:0:128:7|Input PREADYS4 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":129:0:129:7|Input PREADYS5 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":130:0:130:7|Input PREADYS6 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":131:0:131:7|Input PREADYS7 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":132:0:132:7|Input PREADYS8 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":133:0:133:7|Input PREADYS9 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":134:0:134:8|Input PREADYS10 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":135:0:135:8|Input PREADYS11 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":136:0:136:8|Input PREADYS12 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":137:0:137:8|Input PREADYS13 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":138:0:138:8|Input PREADYS14 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":139:0:139:8|Input PREADYS15 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":142:0:142:8|Input PSLVERRS1 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":143:0:143:8|Input PSLVERRS2 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":144:0:144:8|Input PSLVERRS3 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":145:0:145:8|Input PSLVERRS4 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":146:0:146:8|Input PSLVERRS5 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":147:0:147:8|Input PSLVERRS6 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":148:0:148:8|Input PSLVERRS7 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":149:0:149:8|Input PSLVERRS8 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":150:0:150:8|Input PSLVERRS9 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":151:0:151:9|Input PSLVERRS10 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":152:0:152:9|Input PSLVERRS11 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":153:0:153:9|Input PSLVERRS12 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":154:0:154:9|Input PSLVERRS13 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":155:0:155:9|Input PSLVERRS14 is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":156:0:156:9|Input PSLVERRS15 is unused.
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd":517:8:517:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL177 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Trying to extract state machine for register sm2_state.
Extracted state machine for register sm2_state
State machine has 2 reachable states with original encodings of:
   000
   001
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":96:4:96:12|Input CLK_LTSSM is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":123:4:123:12|Input FPLL_LOCK is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":126:4:126:18|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":135:4:135:18|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":139:4:139:18|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":143:4:143:18|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":157:4:157:13|Input SDIF0_PSEL is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":158:4:158:15|Input SDIF0_PWRITE is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":159:4:159:15|Input SDIF0_PRDATA is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":160:4:160:13|Input SDIF1_PSEL is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":161:4:161:15|Input SDIF1_PWRITE is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":162:4:162:15|Input SDIF1_PRDATA is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":163:4:163:13|Input SDIF2_PSEL is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":164:4:164:15|Input SDIF2_PWRITE is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":165:4:165:15|Input SDIF2_PRDATA is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":166:4:166:13|Input SDIF3_PSEL is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":167:4:167:15|Input SDIF3_PWRITE is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":168:4:168:15|Input SDIF3_PRDATA is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":174:4:174:21|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":175:4:175:17|Input SOFT_RESET_F2M is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":176:4:176:16|Input SOFT_M3_RESET is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":177:4:177:33|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":178:4:178:23|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":179:4:179:23|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":180:4:180:24|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":181:4:181:23|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":182:4:182:24|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":183:4:183:23|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":184:4:184:24|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":185:4:185:23|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":186:4:186:24|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":190:4:190:26|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":191:4:191:26|Input SOFT_SDIF0_1_CORE_RESET is unused.
@N: CL159 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som\m2s010_som.vhd":43:8:43:19|Input MII_DBG_PHYn is unused.
@W: CL158 :"E:\FPGA Archive\PPI.SOC.FPGAv2.0-3-9-18-SF2060\component\work\m2s010_som\m2s010_som.vhd":92:8:92:18|Inout GPIO_1_BIDI is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 111MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar 16 09:02:19 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar 16 09:02:19 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Mar 16 09:02:20 2018

###########################################################]
