 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : RippleCarryAdder
Version: U-2022.12-SP7
Date   : Tue Dec 12 19:46:29 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: A[9] (input port clocked by vsysclk)
  Endpoint: Sum[9] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RippleCarryAdder   8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  A[9] (in)                                               0.00       1.00 r
  generate_adders[9].Adder/a[0] (Fulladder_onebit_23)     0.00       1.00 r
  generate_adders[9].Adder/U1/Q (XOR2X1)                  0.23       1.23 f
  generate_adders[9].Adder/s[0] (Fulladder_onebit_23)     0.00       1.23 f
  Sum[9] (out)                                            0.22       1.45 f
  data arrival time                                                  1.45

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: A[8] (input port clocked by vsysclk)
  Endpoint: Sum[8] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RippleCarryAdder   8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  A[8] (in)                                               0.00       1.00 r
  generate_adders[8].Adder/a[0] (Fulladder_onebit_24)     0.00       1.00 r
  generate_adders[8].Adder/U1/Q (XOR2X1)                  0.23       1.23 f
  generate_adders[8].Adder/s[0] (Fulladder_onebit_24)     0.00       1.23 f
  Sum[8] (out)                                            0.22       1.45 f
  data arrival time                                                  1.45

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: A[7] (input port clocked by vsysclk)
  Endpoint: Sum[7] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RippleCarryAdder   8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  A[7] (in)                                               0.00       1.00 r
  generate_adders[7].Adder/a[0] (Fulladder_onebit_25)     0.00       1.00 r
  generate_adders[7].Adder/U1/Q (XOR2X1)                  0.23       1.23 f
  generate_adders[7].Adder/s[0] (Fulladder_onebit_25)     0.00       1.23 f
  Sum[7] (out)                                            0.22       1.45 f
  data arrival time                                                  1.45

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: A[6] (input port clocked by vsysclk)
  Endpoint: Sum[6] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RippleCarryAdder   8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  A[6] (in)                                               0.00       1.00 r
  generate_adders[6].Adder/a[0] (Fulladder_onebit_26)     0.00       1.00 r
  generate_adders[6].Adder/U1/Q (XOR2X1)                  0.23       1.23 f
  generate_adders[6].Adder/s[0] (Fulladder_onebit_26)     0.00       1.23 f
  Sum[6] (out)                                            0.22       1.45 f
  data arrival time                                                  1.45

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: A[5] (input port clocked by vsysclk)
  Endpoint: Sum[5] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RippleCarryAdder   8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  A[5] (in)                                               0.00       1.00 r
  generate_adders[5].Adder/a[0] (Fulladder_onebit_27)     0.00       1.00 r
  generate_adders[5].Adder/U1/Q (XOR2X1)                  0.23       1.23 f
  generate_adders[5].Adder/s[0] (Fulladder_onebit_27)     0.00       1.23 f
  Sum[5] (out)                                            0.22       1.45 f
  data arrival time                                                  1.45

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: A[4] (input port clocked by vsysclk)
  Endpoint: Sum[4] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RippleCarryAdder   8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  A[4] (in)                                               0.00       1.00 r
  generate_adders[4].Adder/a[0] (Fulladder_onebit_28)     0.00       1.00 r
  generate_adders[4].Adder/U1/Q (XOR2X1)                  0.23       1.23 f
  generate_adders[4].Adder/s[0] (Fulladder_onebit_28)     0.00       1.23 f
  Sum[4] (out)                                            0.22       1.45 f
  data arrival time                                                  1.45

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: A[3] (input port clocked by vsysclk)
  Endpoint: Sum[3] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RippleCarryAdder   8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  A[3] (in)                                               0.00       1.00 r
  generate_adders[3].Adder/a[0] (Fulladder_onebit_29)     0.00       1.00 r
  generate_adders[3].Adder/U1/Q (XOR2X1)                  0.23       1.23 f
  generate_adders[3].Adder/s[0] (Fulladder_onebit_29)     0.00       1.23 f
  Sum[3] (out)                                            0.22       1.45 f
  data arrival time                                                  1.45

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: A[2] (input port clocked by vsysclk)
  Endpoint: Sum[2] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RippleCarryAdder   8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  A[2] (in)                                               0.00       1.00 r
  generate_adders[2].Adder/a[0] (Fulladder_onebit_30)     0.00       1.00 r
  generate_adders[2].Adder/U1/Q (XOR2X1)                  0.23       1.23 f
  generate_adders[2].Adder/s[0] (Fulladder_onebit_30)     0.00       1.23 f
  Sum[2] (out)                                            0.22       1.45 f
  data arrival time                                                  1.45

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: A[1] (input port clocked by vsysclk)
  Endpoint: Sum[1] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RippleCarryAdder   8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  A[1] (in)                                               0.00       1.00 r
  generate_adders[1].Adder/a[0] (Fulladder_onebit_31)     0.00       1.00 r
  generate_adders[1].Adder/U1/Q (XOR2X1)                  0.23       1.23 f
  generate_adders[1].Adder/s[0] (Fulladder_onebit_31)     0.00       1.23 f
  Sum[1] (out)                                            0.22       1.45 f
  data arrival time                                                  1.45

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: A[0] (input port clocked by vsysclk)
  Endpoint: Sum[0] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RippleCarryAdder   8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  A[0] (in)                                               0.00       1.00 r
  generate_adders[0].Adder/a[0] (Fulladder_onebit_0)      0.00       1.00 r
  generate_adders[0].Adder/U1/Q (XOR2X1)                  0.23       1.23 f
  generate_adders[0].Adder/s[0] (Fulladder_onebit_0)      0.00       1.23 f
  Sum[0] (out)                                            0.22       1.45 f
  data arrival time                                                  1.45

  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


1
