// Seed: 3283796828
module module_0 (
    id_1,
    id_2
);
  output tri0 id_2;
  input wire id_1;
  wire id_3;
  assign id_2 = 1 - 1'b0 | 1'h0;
endmodule
module module_1 #(
    parameter id_2 = 32'd25,
    parameter id_3 = 32'd90
) (
    id_1,
    _id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  inout wire _id_3;
  input wire _id_2;
  inout wire id_1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  logic id_6;
  ;
  logic [id_3 : -1 'b0 /  id_2] id_7;
  logic [7:0][id_3 : 1 'd0] id_8;
  assign id_8[(-1)] = -1;
endmodule
