==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 640.500 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:46:35)
ERROR: [HLS 207-3339] no matching function for call to 'convn_valid' (../source/hls.cpp:126:4)
INFO: [HLS 207-4373] candidate function not viable: requires 12 arguments, but 9 were provided (../source/hls.cpp:74:6)
ERROR: [HLS 207-3339] no matching function for call to 'convn_valid' (../source/hls.cpp:155:13)
ERROR: [HLS 207-3339] no matching function for call to 'convn_valid' (../source/hls.cpp:183:13)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:02; Allocated memory: 1.691 MB.
