# Tiny Tapeout project information
project:
  title:        "SnakeGame"      # Project title
  author:       "stacu"          # Your name
  discord:      ""               # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Game of Snake"  # One line description of what your project does
  language:     "SystemVerilog"  # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     25175000         # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module: "tt_um_snake_game"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_snake_game.sv"
    - "common.sv"
    - "tickgen.sv"
    - "game.sv"
    - "control.sv"
    - "snake.sv"
    - "shiftreg.sv"
    - "apple.sv"
    - "random.sv"
    - "vga.sv"
    - "vga_sync.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "up"
  ui[1]: "down"
  ui[2]: "left"
  ui[3]: "right"
  ui[4]: "pause"
  ui[5]: "restart"
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "vga r1"
  uo[1]: "vga g1"
  uo[2]: "vga b1"
  uo[3]: "vga vsync"
  uo[4]: "vga r0"
  uo[5]: "vga g0"
  uo[6]: "vga b0"
  uo[7]: "vga hsync"

  # Bidirectional pins
  uio[0]: "failure"
  uio[1]: "success"
  uio[2]: "eat"
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
