/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/can2TMR.v                                                                     *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 05/12/2022 13:28:02                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board_16/hdl *
 * cmd     : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/tmrg-master/bin/tmrg -vv -c    *
 *           tmrg.cfg                                                                               *
 * tmrg rev: b25f042058e4e97751df2a0933c24aeadd5a78a5                                               *
 *                                                                                                  *
 * src file: can2.v                                                                                 *
 *           Git SHA           : b25f042058e4e97751df2a0933c24aeadd5a78a5 (?? can2.v)               *
 *           Modification time : 2022-11-10 21:22:58                                                *
 *           File Size         : 13011                                                              *
 *           MD5 hash          : 9966cd8b918ab0c9aa804036cbafadd4                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module can2TMR(
  input wire  clock ,
  input wire  reset ,
  input wire [4:0] address ,
  output wire [15:0] readdata ,
  input wire [15:0] writedata ,
  input wire  cs ,
  input wire  read_n ,
  input wire  write_n ,
  output wire  irq ,
  output wire  irqstatus ,
  output wire  irqsuctra ,
  output wire  irqsucrec ,
  input wire  rx ,
  output wire  tx ,
  output wire [7:0] statedeb ,
  output wire  Prescale_EN_debug ,
  output wire [6:0] bitst ,
  input wire  en_osc_trim ,
  input wire [7:0] Kd ,
  input wire [7:0] Kp ,
  input wire [7:0] Ki ,
  output wire [5:0] ftrim ,
  output wire  ready_osc 
);
parameter [15:0] system_id =16'hCA05;
wire sendpoint;
wire smplpoint;
wire trans;
wire erroractiv;
wire errorpassiv;
wire busof;
wire load;
wire actvtsftllc;
wire actvtcap;
wire resettra;
wire [28:0] accmaskreg_i;
wire [28:0] identifierr;
wire [7:0] data1r;
wire [7:0] data2r;
wire [7:0] data3r;
wire [7:0] data4r;
wire [7:0] data5r;
wire [7:0] data6r;
wire [7:0] data7r;
wire [7:0] data8r;
wire extendedr;
wire remoter;
wire [3:0] datalenr;
wire [28:0] identifierw;
wire [7:0] data1w;
wire [7:0] data2w;
wire [7:0] data3w;
wire [7:0] data4w;
wire [7:0] data5w;
wire [7:0] data6w;
wire [7:0] data7w;
wire [7:0] data8w;
wire remotew;
wire [3:0] datalenw;
wire inconerec;
wire incegtrec;
wire incegttra;
wire decrec;
wire dectra;
wire elevrecb;
wire hardsync;
wire initreqr;
wire traregbit;
wire sucfrecvr;
wire sucftranr;
wire activtreg;
wire activrreg;
wire activgreg;
wire sucftrano;
wire sucfrecvo;
wire overflowo;
wire resetall;
wire ldrecid;
wire [2:0] tseg1;
wire [2:0] tseg2;
wire [2:0] sjw;
wire smpledbit;
wire warnsig;
wire irqsig;
wire [28:0] ridentifier;
wire rextended;
wire resetsig;
wire [3:0] high_i;
wire [3:0] low_i;
wire [7:0] prescale_out;
wire sync_reset_i;
wire Prescale_EN;
wire activintreg;
wire [2:0] ienable;
wire [2:0] irqstd;
wire [7:0] tec_i;
wire [7:0] rec_i;
wire switched_rx;
wire tx_i;
wire onoffn_i;
wire irqstatus_internal;
wire irqsucrec_internal;
wire irqsuctra_internal;
assign switched_rx =  rx;
assign tx =  tx_i|(~ onoffn_i );
assign resetsig =  reset&resetall;
assign high_i =  prescale_out[7:4] ;
assign low_i =  prescale_out[3:0] ;
assign Prescale_EN_debug =  Prescale_EN;
assign irqstatus =  irqstatus_internal;
assign irqsucrec =  irqsucrec_internal;
assign irqsuctra =  irqsuctra_internal;

resetgen2TMR reset_generator (
    .reset(resetsig),
    .sync_reset(sync_reset_i),
    .clock(clock)
    );

mac2TMR MediumAccessControl (
    .clock(clock),
    .Prescale_EN(Prescale_EN),
    .reset(sync_reset_i),
    .sendpoint(sendpoint),
    .smplpoint(smplpoint),
    .inbit(smpledbit),
    .trans(trans),
    .erroractiv(erroractiv),
    .errorpassiv(errorpassiv),
    .busof(busof),
    .load(load),
    .actvtsftllc(actvtsftllc),
    .actvtcap(actvtcap),
    .resettra(resettra),
    .identifierr(identifierr),
    .data1r(data1r),
    .data2r(data2r),
    .data3r(data3r),
    .data4r(data4r),
    .data5r(data5r),
    .data6r(data6r),
    .data7r(data7r),
    .data8r(data8r),
    .extendedr(extendedr),
    .remoter(remoter),
    .datalenr(datalenr),
    .identifierw(identifierw),
    .data1w(data1w),
    .data2w(data2w),
    .data3w(data3w),
    .data4w(data4w),
    .data5w(data5w),
    .data6w(data6w),
    .data7w(data7w),
    .data8w(data8w),
    .remotew(remotew),
    .datalenw(datalenw),
    .inconerec(inconerec),
    .incegtrec(incegtrec),
    .incegttra(incegttra),
    .decrec(decrec),
    .dectra(dectra),
    .elevrecb(elevrecb),
    .hardsync(hardsync),
    .outbit(tx_i),
    .statedeb(statedeb)
    );

llc2TMR LogicalLinkControl (
    .clock(clock),
    .reset(sync_reset_i),
    .initreqr(initreqr),
    .traregbit(traregbit),
    .sucfrecvc(decrec),
    .sucftranc(dectra),
    .sucfrecvr(sucfrecvr),
    .sucftranr(sucftranr),
    .extended(rextended),
    .accmaskreg(accmaskreg_i),
    .idreg(ridentifier),
    .idrec(identifierw),
    .activtreg(activtreg),
    .activrreg(activrreg),
    .activgreg(activgreg),
    .ldrecid(ldrecid),
    .sucftrano(sucftrano),
    .sucfrecvo(sucfrecvo),
    .overflowo(overflowo),
    .trans(trans),
    .load(load),
    .actvtsft(actvtsftllc),
    .actvtcap(actvtcap),
    .resettra(resettra),
    .resetall(resetall)
    );

bittiming2TMR TimeControl (
    .clock(clock),
    .Prescale_EN(Prescale_EN),
    .reset(resetsig),
    .hardsync(hardsync),
    .rx(switched_rx),
    .tseg1(tseg1),
    .tseg2(tseg2),
    .sjw(sjw),
    .en_osc_trim(en_osc_trim),
    .Kd(Kd),
    .Kp(Kp),
    .Ki(Ki),
    .ftrim(ftrim),
    .ready_osc(ready_osc),
    .sendpoint(sendpoint),
    .smplpoint(smplpoint),
    .smpledbit(smpledbit),
    .bitst(bitst)
    );

fce2TMR FaultConfinement (
    .clock(clock),
    .reset(sync_reset_i),
    .inconerec(inconerec),
    .incegtrec(incegtrec),
    .incegttra(incegttra),
    .decrec(decrec),
    .dectra(dectra),
    .elevrecb(elevrecb),
    .erroractive(erroractiv),
    .errorpassive(errorpassiv),
    .busoff(busof),
    .warnsig(warnsig),
    .irqsig(irqsig),
    .tecfce(tec_i),
    .recfce(rec_i)
    );

interruptunit2TMR irqunit (
    .clock(clock),
    .reset(sync_reset_i),
    .ienable(ienable),
    .irqstd(irqstd),
    .irqsig(irqsig),
    .sucfrec(sucfrecvo),
    .sucftra(sucftrano),
    .activintreg(activintreg),
    .irqstatus(irqstatus_internal),
    .irqsuctra(irqsuctra_internal),
    .irqsucrec(irqsucrec_internal),
    .irq(irq)
    );

iocpu2TMR #(.system_id(system_id)) IOControl (
    .clock(clock),
    .reset(sync_reset_i),
    .address(address),
    .readdata(readdata),
    .writedata(writedata),
    .read_n(read_n),
    .write_n(write_n),
    .cs(cs),
    .activgreg(activgreg),
    .activtreg(activtreg),
    .activrreg(activrreg),
    .activintreg(activintreg),
    .ldrecid(ldrecid),
    .sucftrani(sucftrano),
    .sucfrecvi(sucfrecvo),
    .overflowo(overflowo),
    .erroractive(erroractiv),
    .errorpassive(errorpassiv),
    .busoff(busof),
    .warning(warnsig),
    .irqstatus(irqstatus_internal),
    .irqsuctra(irqsuctra_internal),
    .irqsucrec(irqsucrec_internal),
    .rec_id(identifierw),
    .rremote(remotew),
    .rdlc(datalenw),
    .data1r(data1w),
    .data2r(data2w),
    .data3r(data3w),
    .data4r(data4w),
    .data5r(data5w),
    .data6r(data6w),
    .data7r(data7w),
    .data8r(data8w),
    .teccan(tec_i),
    .reccan(rec_i),
    .sjw(sjw),
    .tseg1(tseg1),
    .tseg2(tseg2),
    .sucfrecvo(sucfrecvr),
    .sucftrano(sucftranr),
    .initreqr(initreqr),
    .traregbit(traregbit),
    .accmask(accmaskreg_i),
    .ridentifier(ridentifier),
    .rextended(rextended),
    .ienable(ienable),
    .irqstd(irqstd),
    .tidentifier(identifierr),
    .data1t(data1r),
    .data2t(data2r),
    .data3t(data3r),
    .data4t(data4r),
    .data5t(data5r),
    .data6t(data6r),
    .data7t(data7r),
    .data8t(data8r),
    .textended(extendedr),
    .tremote(remoter),
    .tdlc(datalenr),
    .prescale_out(prescale_out),
    .onoffn(onoffn_i)
    );

prescale2TMR prescaler (
    .clock(clock),
    .reset(reset),
    .high(high_i),
    .low(low_i),
    .Prescale_EN(Prescale_EN)
    );
endmodule

