
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/xilinx146/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/xilinx146/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xilinx146/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/lenovo/Desktop/project/pa.fromNetlist.tcl
# create_project -name openmips -dir "C:/Users/lenovo/Desktop/project/planAhead_run_5" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/lenovo/Desktop/project/openmips_min_sopc.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/lenovo/Desktop/project} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "openmips_min_sopc.ucf" [current_fileset -constrset]
Adding file 'C:/Users/lenovo/Desktop/project/openmips_min_sopc.ucf' to fileset 'constrs_1'
# add_files [list {openmips_min_sopc.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design openmips_min_sopc.ngc ...
WARNING:NetListWriters:298 - No output is written to openmips_min_sopc.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus inst<14 : 0> on block openmips_min_sopc
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus openmips0/ex0/Madd_mem_addr_o_lut<15 :
   0> on block openmips_min_sopc is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus openmips0/ex_mem0/mem_aluop<7 : 0> on
   block openmips_min_sopc is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   openmips0/id0/Madd_inst_b_address_addsub0000_lut<6 : 0> on block
   openmips_min_sopc is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus openmips0/id_aluop_o<7 : 0> on block
   openmips_min_sopc is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus openmips0/id_ex0/ex_aluop<7 : 0> on
   block openmips_min_sopc is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus openmips0/id_ex0/ex_inst<4 : 0> on block
   openmips_min_sopc is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus openmips0/if_id0/id_inst<14 : 0> on
   block openmips_min_sopc is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file openmips_min_sopc.edif ...
ngc2edif: Total memory usage is 84284 kilobytes

Parsing EDIF File [./planAhead_run_5/openmips.data/cache/openmips_min_sopc_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_5/openmips.data/cache/openmips_min_sopc_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/xilinx146/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/xilinx146/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/xilinx146/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'openmips_min_sopc' is not ideal for floorplanning, since the cellview 'openmips_min_sopc' defined in file 'openmips_min_sopc.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from D:/xilinx146/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from D:/xilinx146/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from D:/xilinx146/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from D:/xilinx146/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/xilinx146/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/xilinx146/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/xilinx146/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/xilinx146/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/lenovo/Desktop/project/openmips_min_sopc.ucf]
Finished Parsing UCF File [C:/Users/lenovo/Desktop/project/openmips_min_sopc.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: eda0d731
link_design: Time (s): elapsed = 00:00:37 . Memory (MB): peak = 544.730 ; gain = 129.543
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Dec 05 03:19:13 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
