
*** Running vivado
    with args -log FIFO_wr_ddr3_ip.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIFO_wr_ddr3_ip.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source FIFO_wr_ddr3_ip.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 360.156 ; gain = 83.539
INFO: [Synth 8-638] synthesizing module 'FIFO_wr_ddr3_ip' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/FIFO_wr_ddr3_ip/synth/FIFO_wr_ddr3_ip.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'FIFO_wr_ddr3_ip' (28#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/ip/FIFO_wr_ddr3_ip/synth/FIFO_wr_ddr3_ip.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 578.422 ; gain = 301.805
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 578.422 ; gain = 301.805
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.012 . Memory (MB): peak = 669.910 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 669.910 ; gain = 393.293
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 669.910 ; gain = 393.293
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 669.910 ; gain = 393.293
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 669.910 ; gain = 393.293
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 669.910 ; gain = 393.293
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 675.246 ; gain = 398.629
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 677.250 ; gain = 400.633
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 695.535 ; gain = 418.918
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 695.535 ; gain = 418.918
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 695.535 ; gain = 418.918
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 695.535 ; gain = 418.918
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 695.535 ; gain = 418.918
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 695.535 ; gain = 418.918
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 695.535 ; gain = 418.918

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     2|
|3     |LUT2     |    44|
|4     |LUT3     |    12|
|5     |LUT4     |    30|
|6     |LUT5     |    13|
|7     |LUT6     |    12|
|8     |MUXCY    |    22|
|9     |RAMB36E1 |     1|
|10    |FDCE     |   146|
|11    |FDPE     |    27|
|12    |FDRE     |    36|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 695.535 ; gain = 418.918
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 698.949 ; gain = 430.984
