INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/clkout_upg/clkout_upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_upg
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32_Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramROM_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/clkout_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/dmem32_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem32_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
