
*** Running vivado
    with args -log pmlp_computeS2_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pmlp_computeS2_0_2.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pmlp_computeS2_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/efree/Desktop/FC1_lastLayerOnly/FC1/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/efree/Desktop/allSyn/S4/S4_1/S4_1/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/efree/Desktop/allSyn/S4/S4_2/S4_2/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/efree/Desktop/allSyn/S4/S4_3/S4_3/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/efree/Desktop/3_3_3/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/efree/Downloads/finalCopy/S2_loadPCL_noF/S2/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/efree/Downloads/finalCopy/S3_loadPCL_noF/S3/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top pmlp_computeS2_0_2 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 438.914 ; gain = 112.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pmlp_computeS2_0_2' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ip/pmlp_computeS2_0_2/synth/pmlp_computeS2_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'computeS2' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2.v:12]
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'computeS2_control_s_axi' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2_control_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2_control_s_axi.v:189]
INFO: [Synth 8-6155] done synthesizing module 'computeS2_control_s_axi' (1#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'loadPCL' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL.v:44]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_0' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_0.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_0_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_0.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_0_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_0_rom' (2#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_0' (3#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_1415' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_1415.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_1415_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_1415.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_1415.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_1415_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_1415.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_1415_rom' (4#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_1415.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_1415' (5#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_1415.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_2422' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_2422.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_2422_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_2422.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_2422.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_2422_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_2422.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_2422_rom' (6#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_2422.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_2422' (7#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_2422.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_3423' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_3423.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_3423_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_3423.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_3423.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_3423_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_3423.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_3423_rom' (8#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_3423.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_3423' (9#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_3423.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_4424' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_4424.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_4424_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_4424.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_4424.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_4424_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_4424.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_4424_rom' (10#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_4424.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_4424' (11#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_4424.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_5425' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_5425.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_5425_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_5425.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_5425.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_5425_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_5425.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_5425_rom' (12#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_5425.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_5425' (13#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_5425.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_6426' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_6426.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_6426_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_6426.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_6426.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_6426_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_6426.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_6426_rom' (14#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_6426.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_6426' (15#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_6426.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_7427' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_7427.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_7427_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_7427.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_7427.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_7427_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_7427.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_7427_rom' (16#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_7427.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_7427' (17#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_7427.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_8428' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_8428.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_8428_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_8428.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_8428.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_8428_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_8428.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_8428_rom' (18#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_8428.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_8428' (19#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_8428.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_9429' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_9429.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_9429_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_9429.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_9429.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_9429_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_9429.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_9429_rom' (20#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_9429.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_9429' (21#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_9429.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_10416' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_10416.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_10416_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_10416.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_10416.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_10416_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_10416.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_10416_rom' (22#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_10416.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_10416' (23#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_10416.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_11417' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_11417.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_11417_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_11417.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_11417.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_11417_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_11417.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_11417_rom' (24#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_11417.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_11417' (25#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_11417.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_12418' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_12418.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_12418_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_12418.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_12418.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_12418_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_12418.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_12418_rom' (26#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_12418.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_12418' (27#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_12418.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_13419' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_13419.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_13419_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_13419.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_13419.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_13419_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_13419.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_13419_rom' (28#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_13419.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_13419' (29#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_13419.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_14420' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_14420.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_14420_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_14420.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_14420.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_14420_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_14420.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_14420_rom' (30#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_14420.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_14420' (31#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_14420.v:43]
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_15421' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_15421.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'loadPCL_pcl_V_15421_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_15421.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_15421.v:21]
INFO: [Synth 8-3876] $readmem data file './loadPCL_pcl_V_15421_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_15421.v:24]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_15421_rom' (32#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_15421.v:9]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL_pcl_V_15421' (33#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL_pcl_V_15421.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL.v:708]
INFO: [Synth 8-6155] done synthesizing module 'loadPCL' (34#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/loadPCL.v:10]
INFO: [Synth 8-6157] synthesizing module 'ResizeStream_1' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/ResizeStream_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/ResizeStream_1.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_V_V_0_data_out_reg' and it is trimmed from '64' to '8' bits. [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/ResizeStream_1.v:217]
INFO: [Synth 8-6155] done synthesizing module 'ResizeStream_1' (35#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/ResizeStream_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'CloneStreamOnce' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/CloneStreamOnce.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/CloneStreamOnce.v:51]
INFO: [Synth 8-6155] done synthesizing module 'CloneStreamOnce' (36#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/CloneStreamOnce.v:10]
INFO: [Synth 8-6157] synthesizing module 'grouperPE' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state152 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state153 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state154 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state157 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state164 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state165 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state175 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state176 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state177 bound to: 239'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state178 bound to: 239'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state179 bound to: 239'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state180 bound to: 239'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state181 bound to: 239'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state182 bound to: 239'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state183 bound to: 239'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state184 bound to: 239'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state185 bound to: 239'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state186 bound to: 239'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state187 bound to: 239'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state188 bound to: 239'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state189 bound to: 239'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state190 bound to: 239'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state191 bound to: 239'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state192 bound to: 239'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state193 bound to: 239'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state194 bound to: 239'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state195 bound to: 239'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state196 bound to: 239'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state197 bound to: 239'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state198 bound to: 239'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state199 bound to: 239'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state200 bound to: 239'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state201 bound to: 239'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state202 bound to: 239'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state203 bound to: 239'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state204 bound to: 239'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state205 bound to: 239'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state206 bound to: 239'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state207 bound to: 239'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state208 bound to: 239'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state209 bound to: 239'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state210 bound to: 239'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state211 bound to: 239'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state212 bound to: 239'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state213 bound to: 239'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state214 bound to: 239'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state215 bound to: 239'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state216 bound to: 239'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state217 bound to: 239'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state218 bound to: 239'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state219 bound to: 239'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state220 bound to: 239'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state221 bound to: 239'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state222 bound to: 239'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state223 bound to: 239'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state224 bound to: 239'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state225 bound to: 239'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state226 bound to: 239'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state227 bound to: 239'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state228 bound to: 239'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 239'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state231 bound to: 239'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state232 bound to: 239'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state233 bound to: 239'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 239'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state236 bound to: 239'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state237 bound to: 239'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 239'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state240 bound to: 239'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 239'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state243 bound to: 239'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:303]
INFO: [Synth 8-6157] synthesizing module 'grouperPE_featurebkb' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_featurebkb.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'grouperPE_featurebkb_ram' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_featurebkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_featurebkb.v:27]
INFO: [Synth 8-6155] done synthesizing module 'grouperPE_featurebkb_ram' (37#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_featurebkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'grouperPE_featurebkb' (38#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_featurebkb.v:66]
INFO: [Synth 8-6157] synthesizing module 'grouperPE_featurecud' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_featurecud.v:62]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'grouperPE_featurecud_ram' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_featurecud.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_featurecud.v:26]
INFO: [Synth 8-6155] done synthesizing module 'grouperPE_featurecud_ram' (39#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_featurecud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'grouperPE_featurecud' (40#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_featurecud.v:62]
INFO: [Synth 8-6157] synthesizing module 'grouperPE_indexedfYi' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_indexedfYi.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'grouperPE_indexedfYi_ram' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_indexedfYi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_indexedfYi.v:22]
INFO: [Synth 8-6155] done synthesizing module 'grouperPE_indexedfYi_ram' (41#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_indexedfYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'grouperPE_indexedfYi' (42#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_indexedfYi.v:46]
INFO: [Synth 8-6157] synthesizing module 'grouperPE_sampledjbC' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_sampledjbC.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'grouperPE_sampledjbC_ram' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_sampledjbC.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_sampledjbC.v:22]
INFO: [Synth 8-6155] done synthesizing module 'grouperPE_sampledjbC_ram' (43#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_sampledjbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'grouperPE_sampledjbC' (44#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_sampledjbC.v:46]
INFO: [Synth 8-6157] synthesizing module 'grouperPE_sampStoncg' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_sampStoncg.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'grouperPE_sampStoncg_ram' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_sampStoncg.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_sampStoncg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'grouperPE_sampStoncg_ram' (45#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_sampStoncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'grouperPE_sampStoncg' (46#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE_sampStoncg.v:46]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/LFSR.v:10]
	Parameter ap_ST_fsm_state1 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 128'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 128'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 128'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 128'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 128'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 128'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 128'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 128'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 128'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 128'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 128'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 128'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 128'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 128'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 128'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 128'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 128'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 128'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 128'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 128'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 128'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 128'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 128'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 128'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 128'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 128'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 128'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 128'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 128'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 128'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 128'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 128'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 128'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 128'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 128'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 128'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 128'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 128'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 128'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 128'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 128'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 128'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 128'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 128'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 128'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 128'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 128'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 128'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 128'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 128'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 128'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 128'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 128'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 128'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 128'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 128'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 128'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 128'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 128'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 128'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 128'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/LFSR.v:167]
INFO: [Synth 8-6157] synthesizing module 'get_random' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/get_random.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/get_random.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/get_random.v:68]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/get_random.v:74]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/get_random.v:76]
INFO: [Synth 8-6155] done synthesizing module 'get_random' (47#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/get_random.v:10]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (48#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/LFSR.v:10]
INFO: [Synth 8-6157] synthesizing module 'computeS2_mux_432rcU' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2_mux_432rcU.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'computeS2_mux_432rcU' (49#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2_mux_432rcU.v:11]
INFO: [Synth 8-6157] synthesizing module 'computeS2_mux_432sc4' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2_mux_432sc4.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'computeS2_mux_432sc4' (50#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2_mux_432sc4.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d256_A' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/fifo_w32_d256_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d256_A' (51#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/fifo_w32_d256_A.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:6724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:6730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:6734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:6756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:6760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:6762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:7054]
INFO: [Synth 8-6155] done synthesizing module 'grouperPE' (52#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv1DBuffer_new397' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new397.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
	Parameter ap_ST_fsm_state4 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new397.v:61]
INFO: [Synth 8-6157] synthesizing module 'Conv1DBuffer_new3tde' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new3tde.v:62]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv1DBuffer_new3tde_ram' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new3tde.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new3tde.v:26]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DBuffer_new3tde_ram' (53#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new3tde.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DBuffer_new3tde' (54#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new3tde.v:62]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new397.v:582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new397.v:588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new397.v:590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new397.v:596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new397.v:602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new397.v:608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new397.v:620]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DBuffer_new397' (55#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new397.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new398' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398.v:59]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new398_udo' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_udo.v:43]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new398_udo_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_udo.v:9]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new398_udo_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_udo.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new398_udo_rom' (56#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_udo.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new398_udo' (57#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_udo.v:43]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new398_vdy' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_vdy.v:43]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new398_vdy_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_vdy.v:9]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new398_vdy_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_vdy.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new398_vdy_rom' (58#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_vdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new398_vdy' (59#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_vdy.v:43]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new398_wdI' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_wdI.v:43]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new398_wdI_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_wdI.v:9]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new398_wdI_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_wdI.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new398_wdI_rom' (60#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_wdI.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new398_wdI' (61#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_wdI.v:43]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new398_xdS' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_xdS.v:43]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new398_xdS_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_xdS.v:9]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new398_xdS_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_xdS.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new398_xdS_rom' (62#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_xdS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new398_xdS' (63#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398_xdS.v:43]
INFO: [Synth 8-6157] synthesizing module 'computeS2_mux_325yd2' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2_mux_325yd2.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'computeS2_mux_325yd2' (64#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2_mux_325yd2.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398.v:978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398.v:992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398.v:994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398.v:996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398.v:998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398.v:1054]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398.v:1104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398.v:1106]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new398' (65#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new398.v:10]
INFO: [Synth 8-6157] synthesizing module 'Relu1D399' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D399.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D399.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D399.v:327]
INFO: [Synth 8-6155] done synthesizing module 'Relu1D399' (66#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D399.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_1' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo_1.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo_1.v:380]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_1' (67#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv1DBuffer_new401' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new401.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
	Parameter ap_ST_fsm_state4 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new401.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new401.v:582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new401.v:588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new401.v:590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new401.v:596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new401.v:602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new401.v:608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new401.v:620]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DBuffer_new401' (68#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new401.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new402' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402.v:59]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new402_Aem' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_Aem.v:43]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new402_Aem_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_Aem.v:9]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new402_Aem_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_Aem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new402_Aem_rom' (69#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_Aem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new402_Aem' (70#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_Aem.v:43]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new402_Bew' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_Bew.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new402_Bew_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_Bew.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new402_Bew_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_Bew.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new402_Bew_rom' (71#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_Bew.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new402_Bew' (72#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_Bew.v:43]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new402_CeG' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_CeG.v:43]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new402_CeG_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_CeG.v:9]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new402_CeG_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_CeG.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new402_CeG_rom' (73#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_CeG.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new402_CeG' (74#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_CeG.v:43]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new402_DeQ' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_DeQ.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new402_DeQ_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_DeQ.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new402_DeQ_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_DeQ.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new402_DeQ_rom' (75#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_DeQ.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new402_DeQ' (76#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402_DeQ.v:43]
INFO: [Synth 8-6157] synthesizing module 'computeS2_mux_325yd2_x' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2_mux_325yd2_x.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'computeS2_mux_325yd2_x' (77#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2_mux_325yd2_x.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402.v:978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402.v:992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402.v:994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402.v:996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402.v:998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402.v:1056]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402.v:1106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402.v:1108]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new402' (78#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new402.v:10]
INFO: [Synth 8-6157] synthesizing module 'Relu1D403' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D403.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D403.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D403.v:327]
INFO: [Synth 8-6155] done synthesizing module 'Relu1D403' (79#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D403.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo.v:380]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo' (80#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv1DBuffer_new' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
	Parameter ap_ST_fsm_state4 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new.v:582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new.v:588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new.v:590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new.v:596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new.v:602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new.v:608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new.v:620]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DBuffer_new' (81#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new.v:59]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new_weiFfa' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiFfa.v:43]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new_weiFfa_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiFfa.v:9]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new_weiFfa_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiFfa.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new_weiFfa_rom' (82#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiFfa.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new_weiFfa' (83#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiFfa.v:43]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new_weiGfk' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiGfk.v:43]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new_weiGfk_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiGfk.v:9]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new_weiGfk_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiGfk.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new_weiGfk_rom' (84#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiGfk.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new_weiGfk' (85#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiGfk.v:43]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new_weiHfu' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiHfu.v:43]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new_weiHfu_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiHfu.v:9]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new_weiHfu_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiHfu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new_weiHfu_rom' (86#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiHfu.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new_weiHfu' (87#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiHfu.v:43]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new_weiIfE' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiIfE.v:43]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new_weiIfE_rom' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiIfE.v:9]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new_weiIfE_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiIfE.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new_weiIfE_rom' (88#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiIfE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new_weiIfE' (89#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_weiIfE.v:43]
INFO: [Synth 8-6157] synthesizing module 'computeS2_mux_325yd2_x_x' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2_mux_325yd2_x_x.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'computeS2_mux_325yd2_x_x' (90#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/computeS2_mux_325yd2_x_x.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new.v:975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new.v:989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new.v:991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new.v:993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new.v:995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new.v:1047]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new.v:1115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new.v:1117]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new' (91#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new.v:10]
INFO: [Synth 8-6157] synthesizing module 'Relu1D' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D.v:327]
INFO: [Synth 8-6155] done synthesizing module 'Relu1D' (92#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_2' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo_2.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo_2.v:380]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_2' (93#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_Pre' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingMaxPool_Pre.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingMaxPool_Pre.v:64]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_JfO' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingMaxPool_JfO.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_JfO_ram' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingMaxPool_JfO.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingMaxPool_JfO.v:27]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_JfO_ram' (94#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingMaxPool_JfO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_JfO' (95#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingMaxPool_JfO.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingMaxPool_Pre.v:593]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_Pre' (96#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingMaxPool_Pre.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv1DBuffer_new405' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new405.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
	Parameter ap_ST_fsm_state4 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new405.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new405.v:582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new405.v:588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new405.v:590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new405.v:596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new405.v:602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new405.v:608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new405.v:620]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DBuffer_new405' (97#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new405.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv1DMac_new406' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406.v:59]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new406_Lf8_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406_Lf8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new406_Lf8_rom' (98#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406_Lf8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new406_Lf8' (99#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406_Lf8.v:43]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new406_Mgi_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406_Mgi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Conv1DMac_new406_Mgi_rom' (100#1) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406_Mgi.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new406_Ngs_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406_Ngs.v:24]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new406_OgC_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406_OgC.v:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406.v:981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406.v:995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406.v:997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406.v:999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406.v:1001]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406.v:1061]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406.v:1167]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new406.v:1169]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D407.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D407.v:327]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo_3.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo_3.v:380]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
	Parameter ap_ST_fsm_state4 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new_1.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new_1.v:582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new_1.v:588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new_1.v:590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new_1.v:596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new_1.v:602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new_1.v:608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DBuffer_new_1.v:620]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_1.v:59]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new_1_wQgW_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_1_wQgW.v:24]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new_1_wRg6_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_1_wRg6.v:24]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new_1_wShg_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_1_wShg.v:24]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Conv1DMac_new_1_wThq_rom.dat' is read successfully [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_1_wThq.v:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_1.v:975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_1.v:989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_1.v:991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_1.v:993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_1.v:995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_1.v:1047]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_1.v:1127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Conv1DMac_new_1.v:1129]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D_1.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/Relu1D_1.v:327]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo_4.v:59]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/StreamingDataWidthCo_4.v:380]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/ResizeStream.v:50]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
WARNING: [Synth 8-3331] design Conv1DMac_new_1_wThq has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new_1_wShg has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new_1_wRg6 has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new_1_wQgW has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DBuffer_new3tde has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new406_OgC has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new406_Ngs has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new406_Mgi has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new406_Lf8 has unconnected port reset
WARNING: [Synth 8-3331] design StreamingMaxPool_JfO has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new_weiIfE has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new_weiHfu has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new_weiGfk has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new_weiFfa has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new402_DeQ has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new402_CeG has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new402_Bew has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new402_Aem has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new398_xdS has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new398_wdI has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new398_vdy has unconnected port reset
WARNING: [Synth 8-3331] design Conv1DMac_new398_udo has unconnected port reset
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[31]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[30]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[29]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[28]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[27]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[26]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[25]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[24]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[23]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[22]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[21]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[20]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[19]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[18]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[17]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[16]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[15]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[14]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[13]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[12]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[11]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[10]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[9]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[8]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[7]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[6]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[5]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[4]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[3]
WARNING: [Synth 8-3331] design computeS2_mux_432sc4 has unconnected port din4[2]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[31]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[30]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[29]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[28]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[27]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[26]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[25]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[24]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[23]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[22]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[21]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[20]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[19]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[18]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[17]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[16]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[15]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[14]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[13]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[12]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[11]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[10]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[9]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[8]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[7]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[6]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[5]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[4]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[3]
WARNING: [Synth 8-3331] design computeS2_mux_432rcU has unconnected port din4[2]
WARNING: [Synth 8-3331] design grouperPE_sampStoncg has unconnected port reset
WARNING: [Synth 8-3331] design grouperPE_sampledjbC has unconnected port reset
WARNING: [Synth 8-3331] design grouperPE_indexedfYi has unconnected port reset
WARNING: [Synth 8-3331] design grouperPE_featurecud has unconnected port reset
WARNING: [Synth 8-3331] design grouperPE_featurebkb has unconnected port reset
WARNING: [Synth 8-3331] design grouperPE has unconnected port inStream_V_V_dout[7]
WARNING: [Synth 8-3331] design grouperPE has unconnected port inStream_V_V_dout[6]
WARNING: [Synth 8-3331] design grouperPE has unconnected port inStream_V_V_dout[5]
WARNING: [Synth 8-3331] design grouperPE has unconnected port inStream_V_V_dout[4]
WARNING: [Synth 8-3331] design grouperPE has unconnected port inStream_V_V_dout[3]
WARNING: [Synth 8-3331] design grouperPE has unconnected port inStream_V_V_dout[2]
WARNING: [Synth 8-3331] design grouperPE has unconnected port inStream_V_V_dout[1]
WARNING: [Synth 8-3331] design grouperPE has unconnected port inStream_V_V_dout[0]
WARNING: [Synth 8-3331] design loadPCL_pcl_V_15421 has unconnected port reset
WARNING: [Synth 8-3331] design loadPCL_pcl_V_14420 has unconnected port reset
WARNING: [Synth 8-3331] design loadPCL_pcl_V_13419 has unconnected port reset
WARNING: [Synth 8-3331] design loadPCL_pcl_V_12418 has unconnected port reset
WARNING: [Synth 8-3331] design loadPCL_pcl_V_11417 has unconnected port reset
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 686.793 ; gain = 360.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 686.793 ; gain = 360.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 686.793 ; gain = 360.156
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ip/pmlp_computeS2_0_2/constraints/computeS2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ip/pmlp_computeS2_0_2/constraints/computeS2_ooc.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ip/pmlp_computeS2_0_2/constraints/computeS2_ooc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pmlp_computeS2_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pmlp_computeS2_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1236.324 ; gain = 0.000
Parsing XDC File [C:/Users/efree/Desktop/pointMLPWork/pointMLPWork.runs/pmlp_computeS2_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/efree/Desktop/pointMLPWork/pointMLPWork.runs/pmlp_computeS2_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1236.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1236.324 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1237.621 ; gain = 1.297
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1237.621 ; gain = 910.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1237.621 ; gain = 910.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/efree/Desktop/pointMLPWork/pointMLPWork.runs/pmlp_computeS2_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1237.621 ; gain = 910.984
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'computeS2_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'computeS2_control_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_416_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'in_V_V_0_payload_B_reg' and it is trimmed from '64' to '8' bits. [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/ResizeStream_1.v:187]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_V_V_0_payload_A_reg' and it is trimmed from '64' to '8' bits. [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/ResizeStream_1.v:181]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_62_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_67_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/fifo_w32_d256_A.v:93]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_2_reg_5991_reg[11:6]' into 'featurePC_0_V_addr_2_reg_5681_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1956]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_3_reg_5996_reg[11:6]' into 'featurePC_0_V_addr_3_reg_5686_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1967]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_4_reg_6001_reg[11:6]' into 'featurePC_0_V_addr_4_reg_5691_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1978]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_5_reg_6006_reg[11:6]' into 'featurePC_0_V_addr_5_reg_5696_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1989]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_6_reg_6011_reg[11:6]' into 'featurePC_0_V_addr_6_reg_5701_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1994]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_7_reg_6016_reg[11:6]' into 'featurePC_0_V_addr_7_reg_5706_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1995]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_8_reg_6021_reg[11:6]' into 'featurePC_0_V_addr_8_reg_5711_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1996]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_9_reg_6026_reg[11:6]' into 'featurePC_0_V_addr_9_reg_5716_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1997]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_10_reg_6031_reg[11:6]' into 'featurePC_0_V_addr_10_reg_5721_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1936]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_11_reg_6036_reg[11:6]' into 'featurePC_0_V_addr_11_reg_5726_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1937]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_12_reg_6041_reg[11:6]' into 'featurePC_0_V_addr_12_reg_5731_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1938]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_13_reg_6046_reg[11:6]' into 'featurePC_0_V_addr_13_reg_5736_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1939]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_14_reg_6051_reg[11:6]' into 'featurePC_0_V_addr_14_reg_5741_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1940]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_15_reg_6056_reg[11:6]' into 'featurePC_0_V_addr_15_reg_5746_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1941]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_16_reg_6061_reg[11:6]' into 'featurePC_0_V_addr_16_reg_5751_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1942]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_17_reg_6066_reg[11:6]' into 'featurePC_0_V_addr_17_reg_5756_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1943]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_18_reg_6071_reg[11:6]' into 'featurePC_0_V_addr_18_reg_5761_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1944]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_19_reg_6076_reg[11:6]' into 'featurePC_0_V_addr_19_reg_5766_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1945]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_20_reg_6081_reg[11:6]' into 'featurePC_0_V_addr_20_reg_5771_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1946]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_21_reg_6086_reg[11:6]' into 'featurePC_0_V_addr_21_reg_5776_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1947]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_22_reg_6091_reg[11:6]' into 'featurePC_0_V_addr_22_reg_5781_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1948]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_23_reg_6096_reg[11:6]' into 'featurePC_0_V_addr_23_reg_5786_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1949]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_24_reg_6101_reg[11:6]' into 'featurePC_0_V_addr_24_reg_5791_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1950]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_25_reg_6106_reg[11:6]' into 'featurePC_0_V_addr_25_reg_5796_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1951]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_26_reg_6111_reg[11:6]' into 'featurePC_0_V_addr_26_reg_5801_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1952]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_27_reg_6116_reg[11:6]' into 'featurePC_0_V_addr_27_reg_5806_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1953]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_28_reg_6121_reg[11:6]' into 'featurePC_0_V_addr_28_reg_5811_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1954]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_29_reg_6126_reg[11:6]' into 'featurePC_0_V_addr_29_reg_5816_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1955]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_30_reg_6131_reg[11:6]' into 'featurePC_0_V_addr_30_reg_5821_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1957]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_31_reg_6136_reg[11:6]' into 'featurePC_0_V_addr_31_reg_5826_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1958]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_32_reg_6141_reg[11:6]' into 'featurePC_0_V_addr_32_reg_5831_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1959]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_33_reg_6146_reg[11:6]' into 'featurePC_0_V_addr_33_reg_5836_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1960]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_34_reg_6151_reg[11:6]' into 'featurePC_0_V_addr_34_reg_5841_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1961]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_35_reg_6156_reg[11:6]' into 'featurePC_0_V_addr_35_reg_5846_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1962]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_36_reg_6161_reg[11:6]' into 'featurePC_0_V_addr_36_reg_5851_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1963]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_37_reg_6166_reg[11:6]' into 'featurePC_0_V_addr_37_reg_5856_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1964]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_38_reg_6171_reg[11:6]' into 'featurePC_0_V_addr_38_reg_5861_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1965]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_39_reg_6176_reg[11:6]' into 'featurePC_0_V_addr_39_reg_5866_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1966]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_40_reg_6181_reg[11:6]' into 'featurePC_0_V_addr_40_reg_5871_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1968]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_41_reg_6186_reg[11:6]' into 'featurePC_0_V_addr_41_reg_5876_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1969]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_42_reg_6191_reg[11:6]' into 'featurePC_0_V_addr_42_reg_5881_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1970]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_43_reg_6196_reg[11:6]' into 'featurePC_0_V_addr_43_reg_5886_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1971]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_44_reg_6201_reg[11:6]' into 'featurePC_0_V_addr_44_reg_5891_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1972]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_45_reg_6206_reg[11:6]' into 'featurePC_0_V_addr_45_reg_5896_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1973]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_46_reg_6211_reg[11:6]' into 'featurePC_0_V_addr_46_reg_5901_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1974]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_47_reg_6216_reg[11:6]' into 'featurePC_0_V_addr_47_reg_5906_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1975]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_48_reg_6221_reg[11:6]' into 'featurePC_0_V_addr_48_reg_5911_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1976]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_49_reg_6226_reg[11:6]' into 'featurePC_0_V_addr_49_reg_5916_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1977]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_50_reg_6231_reg[11:6]' into 'featurePC_0_V_addr_50_reg_5921_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1979]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_51_reg_6236_reg[11:6]' into 'featurePC_0_V_addr_51_reg_5926_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1980]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_52_reg_6241_reg[11:6]' into 'featurePC_0_V_addr_52_reg_5931_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1981]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_53_reg_6246_reg[11:6]' into 'featurePC_0_V_addr_53_reg_5936_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1982]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_54_reg_6251_reg[11:6]' into 'featurePC_0_V_addr_54_reg_5941_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1983]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_55_reg_6256_reg[11:6]' into 'featurePC_0_V_addr_55_reg_5946_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1984]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_56_reg_6261_reg[11:6]' into 'featurePC_0_V_addr_56_reg_5951_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1985]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_57_reg_6266_reg[11:6]' into 'featurePC_0_V_addr_57_reg_5956_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1986]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_58_reg_6271_reg[11:6]' into 'featurePC_0_V_addr_58_reg_5961_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1987]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_59_reg_6276_reg[11:6]' into 'featurePC_0_V_addr_59_reg_5966_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1988]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_60_reg_6281_reg[11:6]' into 'featurePC_0_V_addr_60_reg_5971_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1990]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_61_reg_6286_reg[11:6]' into 'featurePC_0_V_addr_61_reg_5976_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1991]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_62_reg_6291_reg[11:6]' into 'featurePC_0_V_addr_62_reg_5981_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1992]
INFO: [Synth 8-4471] merging register 'featurePC_1_V_addr_63_reg_6296_reg[11:6]' into 'featurePC_0_V_addr_63_reg_5986_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1993]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_2_reg_6301_reg[11:6]' into 'featurePC_0_V_addr_2_reg_5681_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2018]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_3_reg_6306_reg[11:6]' into 'featurePC_0_V_addr_3_reg_5686_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2029]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_4_reg_6311_reg[11:6]' into 'featurePC_0_V_addr_4_reg_5691_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2040]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_5_reg_6316_reg[11:6]' into 'featurePC_0_V_addr_5_reg_5696_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2051]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_6_reg_6321_reg[11:6]' into 'featurePC_0_V_addr_6_reg_5701_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2056]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_7_reg_6326_reg[11:6]' into 'featurePC_0_V_addr_7_reg_5706_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2057]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_8_reg_6331_reg[11:6]' into 'featurePC_0_V_addr_8_reg_5711_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2058]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_9_reg_6336_reg[11:6]' into 'featurePC_0_V_addr_9_reg_5716_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2059]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_10_reg_6341_reg[11:6]' into 'featurePC_0_V_addr_10_reg_5721_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1998]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_11_reg_6346_reg[11:6]' into 'featurePC_0_V_addr_11_reg_5726_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1999]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_12_reg_6351_reg[11:6]' into 'featurePC_0_V_addr_12_reg_5731_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2000]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_13_reg_6356_reg[11:6]' into 'featurePC_0_V_addr_13_reg_5736_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2001]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_14_reg_6361_reg[11:6]' into 'featurePC_0_V_addr_14_reg_5741_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2002]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_15_reg_6366_reg[11:6]' into 'featurePC_0_V_addr_15_reg_5746_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2003]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_16_reg_6371_reg[11:6]' into 'featurePC_0_V_addr_16_reg_5751_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2004]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_17_reg_6376_reg[11:6]' into 'featurePC_0_V_addr_17_reg_5756_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2005]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_18_reg_6381_reg[11:6]' into 'featurePC_0_V_addr_18_reg_5761_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2006]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_19_reg_6386_reg[11:6]' into 'featurePC_0_V_addr_19_reg_5766_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2007]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_20_reg_6391_reg[11:6]' into 'featurePC_0_V_addr_20_reg_5771_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2008]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_21_reg_6396_reg[11:6]' into 'featurePC_0_V_addr_21_reg_5776_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2009]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_22_reg_6401_reg[11:6]' into 'featurePC_0_V_addr_22_reg_5781_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2010]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_23_reg_6406_reg[11:6]' into 'featurePC_0_V_addr_23_reg_5786_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2011]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_24_reg_6411_reg[11:6]' into 'featurePC_0_V_addr_24_reg_5791_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2012]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_25_reg_6416_reg[11:6]' into 'featurePC_0_V_addr_25_reg_5796_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2013]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_26_reg_6421_reg[11:6]' into 'featurePC_0_V_addr_26_reg_5801_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2014]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_27_reg_6426_reg[11:6]' into 'featurePC_0_V_addr_27_reg_5806_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2015]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_28_reg_6431_reg[11:6]' into 'featurePC_0_V_addr_28_reg_5811_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2016]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_29_reg_6436_reg[11:6]' into 'featurePC_0_V_addr_29_reg_5816_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2017]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_30_reg_6441_reg[11:6]' into 'featurePC_0_V_addr_30_reg_5821_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2019]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_31_reg_6446_reg[11:6]' into 'featurePC_0_V_addr_31_reg_5826_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2020]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_32_reg_6451_reg[11:6]' into 'featurePC_0_V_addr_32_reg_5831_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2021]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_33_reg_6456_reg[11:6]' into 'featurePC_0_V_addr_33_reg_5836_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2022]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_34_reg_6461_reg[11:6]' into 'featurePC_0_V_addr_34_reg_5841_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2023]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_35_reg_6466_reg[11:6]' into 'featurePC_0_V_addr_35_reg_5846_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2024]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_36_reg_6471_reg[11:6]' into 'featurePC_0_V_addr_36_reg_5851_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2025]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_37_reg_6476_reg[11:6]' into 'featurePC_0_V_addr_37_reg_5856_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2026]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_38_reg_6481_reg[11:6]' into 'featurePC_0_V_addr_38_reg_5861_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2027]
INFO: [Synth 8-4471] merging register 'featurePC_2_V_addr_39_reg_6486_reg[11:6]' into 'featurePC_0_V_addr_39_reg_5866_reg[11:6]' [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2028]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1353]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_170_reg_7052_reg' and it is trimmed from '12' to '11' bits. [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:2209]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_4965_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_3449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_3461_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_149_fu_4697_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_4655_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_4637_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_4811_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_4903_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_5047_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_5110_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_287_fu_4983_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_4965_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_3449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_3461_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_149_fu_4697_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_4655_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_4637_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_4811_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_4903_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_5047_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_5110_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_287_fu_4983_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_296_fu_277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_237_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_184_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_110_fu_207_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_271_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_283_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_291_fu_319_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_82_fu_397_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_74_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_109_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_fu_121_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_295_fu_277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_237_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_184_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_104_fu_207_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_311_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_323_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_290_fu_359_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_64_fu_437_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_74_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_109_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_fu_121_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_298_fu_277_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_237_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_184_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_116_fu_207_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_337_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_349_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_293_fu_385_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_88_fu_463_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_74_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_109_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_fu_121_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_23_fu_178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_288_fu_202_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_190_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_25_fu_233_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_294_fu_273_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_233_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_215_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_122_fu_203_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_275_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_289_fu_323_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_401_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_74_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_109_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_fu_121_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_297_fu_273_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_233_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_215_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_128_fu_203_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_261_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_273_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_292_fu_309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_100_fu_387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_74_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_109_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_fu_121_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_62_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'computeS2_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'computeS2_control_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1237.621 ; gain = 910.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 50    
	   3 Input      8 Bit       Adders := 20    
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 14    
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 48    
+---XORs : 
	   2 Input     31 Bit         XORs := 4     
	   4 Input     12 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 41    
+---Registers : 
	               32 Bit    Registers := 31    
	               29 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               15 Bit    Registers := 4     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 222   
	                7 Bit    Registers := 26    
	                6 Bit    Registers := 140   
	                5 Bit    Registers := 28    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 23    
	                2 Bit    Registers := 51    
	                1 Bit    Registers := 390   
+---RAMs : 
	             256K Bit         RAMs := 4     
	              32K Bit         RAMs := 4     
	              16K Bit         RAMs := 4     
	               8K Bit         RAMs := 1     
	             1024 Bit         RAMs := 10    
+---ROMs : 
	                              ROMs := 20    
+---Muxes : 
	   3 Input    239 Bit        Muxes := 1     
	   3 Input    237 Bit        Muxes := 1     
	   2 Input    236 Bit        Muxes := 1     
	   2 Input    235 Bit        Muxes := 1     
	   3 Input    234 Bit        Muxes := 1     
	   3 Input    230 Bit        Muxes := 1     
	   2 Input    229 Bit        Muxes := 1     
	   2 Input    198 Bit        Muxes := 1     
	   2 Input    197 Bit        Muxes := 1     
	   2 Input    196 Bit        Muxes := 1     
	   2 Input    195 Bit        Muxes := 1     
	   2 Input    194 Bit        Muxes := 1     
	   2 Input    193 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   2 Input    191 Bit        Muxes := 1     
	   2 Input    190 Bit        Muxes := 1     
	   2 Input    189 Bit        Muxes := 1     
	   2 Input    188 Bit        Muxes := 1     
	   2 Input    187 Bit        Muxes := 1     
	   2 Input    186 Bit        Muxes := 1     
	   2 Input    185 Bit        Muxes := 1     
	   2 Input    184 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input    182 Bit        Muxes := 1     
	   2 Input    181 Bit        Muxes := 1     
	   2 Input    180 Bit        Muxes := 1     
	   2 Input    179 Bit        Muxes := 1     
	   2 Input    178 Bit        Muxes := 1     
	   2 Input    177 Bit        Muxes := 1     
	   2 Input    176 Bit        Muxes := 1     
	   2 Input    175 Bit        Muxes := 1     
	   2 Input    174 Bit        Muxes := 1     
	   2 Input    173 Bit        Muxes := 1     
	   2 Input    172 Bit        Muxes := 1     
	   2 Input    171 Bit        Muxes := 1     
	   2 Input    170 Bit        Muxes := 1     
	   2 Input    169 Bit        Muxes := 1     
	   2 Input    168 Bit        Muxes := 1     
	   2 Input    167 Bit        Muxes := 1     
	   2 Input    166 Bit        Muxes := 1     
	   2 Input    165 Bit        Muxes := 1     
	   2 Input    164 Bit        Muxes := 1     
	   2 Input    163 Bit        Muxes := 1     
	   2 Input    162 Bit        Muxes := 1     
	   2 Input    161 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    159 Bit        Muxes := 1     
	   2 Input    158 Bit        Muxes := 1     
	   2 Input    157 Bit        Muxes := 1     
	   2 Input    156 Bit        Muxes := 1     
	   2 Input    155 Bit        Muxes := 1     
	   2 Input    154 Bit        Muxes := 1     
	   2 Input    153 Bit        Muxes := 1     
	   2 Input    152 Bit        Muxes := 1     
	   2 Input    151 Bit        Muxes := 1     
	   2 Input    150 Bit        Muxes := 1     
	   2 Input    149 Bit        Muxes := 1     
	   2 Input    148 Bit        Muxes := 1     
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    146 Bit        Muxes := 1     
	   2 Input    145 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	   2 Input    142 Bit        Muxes := 1     
	   2 Input    141 Bit        Muxes := 1     
	   2 Input    140 Bit        Muxes := 1     
	   2 Input    139 Bit        Muxes := 1     
	   2 Input    138 Bit        Muxes := 1     
	   2 Input    137 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 1     
	   2 Input    135 Bit        Muxes := 1     
	   2 Input    134 Bit        Muxes := 1     
	   2 Input    133 Bit        Muxes := 2     
	   2 Input    132 Bit        Muxes := 1     
	   2 Input    131 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input    127 Bit        Muxes := 2     
	   2 Input    126 Bit        Muxes := 2     
	   2 Input    125 Bit        Muxes := 2     
	   2 Input    124 Bit        Muxes := 2     
	   2 Input    123 Bit        Muxes := 2     
	   2 Input    122 Bit        Muxes := 2     
	   2 Input    121 Bit        Muxes := 2     
	   2 Input    120 Bit        Muxes := 2     
	   2 Input    119 Bit        Muxes := 2     
	   2 Input    118 Bit        Muxes := 2     
	   2 Input    117 Bit        Muxes := 2     
	   2 Input    116 Bit        Muxes := 2     
	   2 Input    115 Bit        Muxes := 2     
	   2 Input    114 Bit        Muxes := 2     
	   2 Input    113 Bit        Muxes := 2     
	   2 Input    112 Bit        Muxes := 2     
	   2 Input    111 Bit        Muxes := 2     
	   2 Input    110 Bit        Muxes := 2     
	   2 Input    109 Bit        Muxes := 2     
	   2 Input    108 Bit        Muxes := 2     
	   2 Input    107 Bit        Muxes := 2     
	   2 Input    106 Bit        Muxes := 2     
	   2 Input    105 Bit        Muxes := 2     
	   2 Input    104 Bit        Muxes := 2     
	   2 Input    103 Bit        Muxes := 2     
	   2 Input    102 Bit        Muxes := 2     
	   2 Input    101 Bit        Muxes := 2     
	   2 Input    100 Bit        Muxes := 2     
	   2 Input     99 Bit        Muxes := 2     
	   2 Input     98 Bit        Muxes := 2     
	   2 Input     97 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     95 Bit        Muxes := 2     
	   2 Input     94 Bit        Muxes := 2     
	   2 Input     93 Bit        Muxes := 2     
	   2 Input     92 Bit        Muxes := 2     
	   2 Input     91 Bit        Muxes := 2     
	   2 Input     90 Bit        Muxes := 2     
	   2 Input     89 Bit        Muxes := 2     
	   2 Input     88 Bit        Muxes := 2     
	   2 Input     87 Bit        Muxes := 2     
	   2 Input     86 Bit        Muxes := 2     
	   2 Input     85 Bit        Muxes := 2     
	   2 Input     84 Bit        Muxes := 2     
	   2 Input     83 Bit        Muxes := 2     
	   2 Input     82 Bit        Muxes := 2     
	   2 Input     81 Bit        Muxes := 2     
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     79 Bit        Muxes := 2     
	   2 Input     78 Bit        Muxes := 2     
	   2 Input     77 Bit        Muxes := 2     
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     75 Bit        Muxes := 2     
	   2 Input     74 Bit        Muxes := 2     
	   2 Input     73 Bit        Muxes := 2     
	   2 Input     72 Bit        Muxes := 2     
	   2 Input     71 Bit        Muxes := 2     
	   2 Input     70 Bit        Muxes := 2     
	   2 Input     69 Bit        Muxes := 2     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     67 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 2     
	   2 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 2     
	   2 Input     61 Bit        Muxes := 2     
	   2 Input     60 Bit        Muxes := 2     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input     58 Bit        Muxes := 2     
	   2 Input     57 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 2     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     53 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 2     
	   2 Input     50 Bit        Muxes := 2     
	   2 Input     49 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     46 Bit        Muxes := 2     
	   2 Input     45 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 2     
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     41 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 24    
	   2 Input     31 Bit        Muxes := 7     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 7     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 15    
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 668   
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 11    
	   2 Input      6 Bit        Muxes := 17    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 18    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 30    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 526   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module computeS2_control_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module loadPCL_pcl_V_0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_1415_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_2422_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_3423_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_4424_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_5425_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_6426_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_7427_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_8428_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_9429_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_10416_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_11417_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_12418_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_13419_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_14420_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL_pcl_V_15421_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module loadPCL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module ResizeStream_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CloneStreamOnce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module grouperPE_featurebkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module grouperPE_featurecud_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module grouperPE_indexedfYi_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module grouperPE_sampledjbC_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module grouperPE_sampStoncg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module get_random 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     31 Bit         XORs := 2     
	   4 Input     12 Bit         XORs := 1     
Module LFSR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input    126 Bit        Muxes := 1     
	   2 Input    125 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 1     
	   2 Input    123 Bit        Muxes := 1     
	   2 Input    122 Bit        Muxes := 1     
	   2 Input    121 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    119 Bit        Muxes := 1     
	   2 Input    118 Bit        Muxes := 1     
	   2 Input    117 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 1     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    114 Bit        Muxes := 1     
	   2 Input    113 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 1     
	   2 Input    110 Bit        Muxes := 1     
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 1     
	   2 Input    106 Bit        Muxes := 1     
	   2 Input    105 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input    102 Bit        Muxes := 1     
	   2 Input    101 Bit        Muxes := 1     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     99 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     97 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     90 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   2 Input     86 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module computeS2_mux_432rcU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module computeS2_mux_432sc4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module fifo_w32_d256_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module grouperPE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               29 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 69    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 125   
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input    239 Bit        Muxes := 1     
	   3 Input    237 Bit        Muxes := 1     
	   2 Input    236 Bit        Muxes := 1     
	   2 Input    235 Bit        Muxes := 1     
	   3 Input    234 Bit        Muxes := 1     
	   3 Input    230 Bit        Muxes := 1     
	   2 Input    229 Bit        Muxes := 1     
	   2 Input    198 Bit        Muxes := 1     
	   2 Input    197 Bit        Muxes := 1     
	   2 Input    196 Bit        Muxes := 1     
	   2 Input    195 Bit        Muxes := 1     
	   2 Input    194 Bit        Muxes := 1     
	   2 Input    193 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   2 Input    191 Bit        Muxes := 1     
	   2 Input    190 Bit        Muxes := 1     
	   2 Input    189 Bit        Muxes := 1     
	   2 Input    188 Bit        Muxes := 1     
	   2 Input    187 Bit        Muxes := 1     
	   2 Input    186 Bit        Muxes := 1     
	   2 Input    185 Bit        Muxes := 1     
	   2 Input    184 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input    182 Bit        Muxes := 1     
	   2 Input    181 Bit        Muxes := 1     
	   2 Input    180 Bit        Muxes := 1     
	   2 Input    179 Bit        Muxes := 1     
	   2 Input    178 Bit        Muxes := 1     
	   2 Input    177 Bit        Muxes := 1     
	   2 Input    176 Bit        Muxes := 1     
	   2 Input    175 Bit        Muxes := 1     
	   2 Input    174 Bit        Muxes := 1     
	   2 Input    173 Bit        Muxes := 1     
	   2 Input    172 Bit        Muxes := 1     
	   2 Input    171 Bit        Muxes := 1     
	   2 Input    170 Bit        Muxes := 1     
	   2 Input    169 Bit        Muxes := 1     
	   2 Input    168 Bit        Muxes := 1     
	   2 Input    167 Bit        Muxes := 1     
	   2 Input    166 Bit        Muxes := 1     
	   2 Input    165 Bit        Muxes := 1     
	   2 Input    164 Bit        Muxes := 1     
	   2 Input    163 Bit        Muxes := 1     
	   2 Input    162 Bit        Muxes := 1     
	   2 Input    161 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    159 Bit        Muxes := 1     
	   2 Input    158 Bit        Muxes := 1     
	   2 Input    157 Bit        Muxes := 1     
	   2 Input    156 Bit        Muxes := 1     
	   2 Input    155 Bit        Muxes := 1     
	   2 Input    154 Bit        Muxes := 1     
	   2 Input    153 Bit        Muxes := 1     
	   2 Input    152 Bit        Muxes := 1     
	   2 Input    151 Bit        Muxes := 1     
	   2 Input    150 Bit        Muxes := 1     
	   2 Input    149 Bit        Muxes := 1     
	   2 Input    148 Bit        Muxes := 1     
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    146 Bit        Muxes := 1     
	   2 Input    145 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	   2 Input    142 Bit        Muxes := 1     
	   2 Input    141 Bit        Muxes := 1     
	   2 Input    140 Bit        Muxes := 1     
	   2 Input    139 Bit        Muxes := 1     
	   2 Input    138 Bit        Muxes := 1     
	   2 Input    137 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 1     
	   2 Input    135 Bit        Muxes := 1     
	   2 Input    134 Bit        Muxes := 1     
	   2 Input    133 Bit        Muxes := 2     
	   2 Input    132 Bit        Muxes := 1     
	   2 Input    131 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input    126 Bit        Muxes := 1     
	   2 Input    125 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 1     
	   2 Input    123 Bit        Muxes := 1     
	   2 Input    122 Bit        Muxes := 1     
	   2 Input    121 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    119 Bit        Muxes := 1     
	   2 Input    118 Bit        Muxes := 1     
	   2 Input    117 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 1     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    114 Bit        Muxes := 1     
	   2 Input    113 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 1     
	   2 Input    110 Bit        Muxes := 1     
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 1     
	   2 Input    106 Bit        Muxes := 1     
	   2 Input    105 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input    102 Bit        Muxes := 1     
	   2 Input    101 Bit        Muxes := 1     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     99 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     97 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     90 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   2 Input     86 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module Conv1DBuffer_new3tde_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Conv1DBuffer_new397 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module Conv1DMac_new398_udo_rom 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new398_vdy_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new398_wdI_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new398_xdS_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module computeS2_mux_325yd2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 31    
Module Conv1DMac_new398 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Relu1D399 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module StreamingDataWidthCo_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Conv1DBuffer_new401 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module Conv1DMac_new402_Aem_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new402_Bew_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new402_CeG_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new402_DeQ_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module computeS2_mux_325yd2_x 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 31    
Module Conv1DMac_new402 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Relu1D403 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module StreamingDataWidthCo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Conv1DBuffer_new 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module Conv1DMac_new_weiFfa_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new_weiGfk_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new_weiHfu_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new_weiIfE_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module computeS2_mux_325yd2_x_x 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 31    
Module Conv1DMac_new 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Relu1D 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module StreamingDataWidthCo_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module StreamingMaxPool_JfO_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module StreamingMaxPool_Pre 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module Conv1DBuffer_new405 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module Conv1DMac_new406_Lf8_rom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new406_Mgi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new406_Ngs_rom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new406_OgC_rom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module computeS2_mux_325yd2_x_x_x 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 31    
Module Conv1DMac_new406 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Relu1D407 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module StreamingDataWidthCo_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Conv1DBuffer_new_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module Conv1DMac_new_1_wQgW_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new_1_wRg6_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new_1_wShg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Conv1DMac_new_1_wThq_rom 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module computeS2_mux_325yd2_x_x_x_x 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 31    
Module Conv1DMac_new_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Relu1D_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module StreamingDataWidthCo_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module ResizeStream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_grouperUhA_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_grouperUhA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv1DBVhK_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv1DBVhK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv1DMWhU_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv1DMWhU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Relu1D3Xh4_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Relu1D3Xh4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_StreamiYie_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_StreamiYie 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv1DBZio_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv1DBZio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv1DM0iy_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv1DM0iy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Relu1D41iI_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Relu1D41iI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Streami2iS_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Streami2iS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv1DB3i2_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv1DB3i2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv1DM4jc_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv1DM4jc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Relu1D_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Relu1D_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Streami5jm_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Streami5jm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Streami6jw_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Streami6jw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv1DB7jG_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv1DB7jG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv1DM8jQ_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv1DM8jQ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Relu1D49j0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Relu1D49j0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Streamibak_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Streamibak 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv1DBbbk_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv1DBbbk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv1DMbck_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv1DMbck 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Relu1D_bdk_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Relu1D_bdk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Streamibek_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Streamibek 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_ResizeSbfk_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_ResizeSbfk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module computeS2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "tmp_287_fu_4983_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_4811_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_4965_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_3449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_3461_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_5110_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_fu_5047_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_4637_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_4903_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_4655_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_149_fu_4697_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_271_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_283_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_291_fu_319_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'arrayNo7_cast_mid2_reg_7077_reg' and it is trimmed from '3' to '2' bits. [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1576]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_159_reg_7013_reg' and it is trimmed from '26' to '2' bits. [c:/Users/efree/Desktop/pointMLPWork/pointMLPWork.srcs/sources_1/bd/pmlp/ipshared/81c2/hdl/verilog/grouperPE.v:1558]
INFO: [Synth 8-5545] ROM "tmp_fu_121_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_fu_121_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_fu_121_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_fu_121_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_fu_121_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal featurePC_0_V_U/grouperPE_featurebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 20 bits of RAM "mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 12 bits.
INFO: [Synth 8-3971] The signal inputBuf_0_V_U/Conv1DBuffer_new3tde_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal inputBuf_0_V_U/Conv1DBuffer_new3tde_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal inputBuf_0_V_U/Conv1DBuffer_new3tde_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal buf_0_V_U/StreamingMaxPool_JfO_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal inputBuf_0_V_U/Conv1DBuffer_new3tde_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal inputBuf_0_V_U/Conv1DBuffer_new3tde_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[30]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/grp_LFSR_fu_3432/\reg_58_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[16]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[17]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[18]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[19]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[20]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[21]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[22]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[23]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[24]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[25]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[26]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[27]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[28]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[29]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[30]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[31]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[12]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[13]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[14]' (FDRE) to 'inst/grouperPE_U0/sampleStream_V_fifo_U/q_tmp_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/sampleStream_V_fifo_U/\q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\tmp_165_cast_reg_7083_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\tmp_165_cast_reg_7083_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\tmp_165_cast_reg_7083_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\tmp_165_cast_reg_7083_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/tmp_165_cast_reg_7083_reg[4]' (FDE) to 'inst/grouperPE_U0/arrayNo7_cast_mid2_v_1_reg_7072_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/tmp_165_cast_reg_7083_reg[5]' (FDE) to 'inst/grouperPE_U0/arrayNo7_cast_mid2_v_1_reg_7072_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/tmp_165_cast_reg_7083_reg[6]' (FDE) to 'inst/grouperPE_U0/arrayNo7_cast_mid2_v_1_reg_7072_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/tmp_165_cast_reg_7083_reg[7]' (FDE) to 'inst/grouperPE_U0/arrayNo7_cast_mid2_v_1_reg_7072_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/tmp_165_cast_reg_7083_reg[8]' (FDE) to 'inst/grouperPE_U0/arrayNo7_cast_mid2_v_1_reg_7072_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_3_reg_5686_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_5_reg_5696_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_7_reg_5706_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_9_reg_5716_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_11_reg_5726_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_13_reg_5736_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_15_reg_5746_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_17_reg_5756_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_19_reg_5766_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_21_reg_5776_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_23_reg_5786_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_25_reg_5796_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_27_reg_5806_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_29_reg_5816_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_31_reg_5826_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_33_reg_5836_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_35_reg_5846_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_37_reg_5856_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_39_reg_5866_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_41_reg_5876_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_43_reg_5886_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_45_reg_5896_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_47_reg_5906_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_49_reg_5916_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_51_reg_5926_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_53_reg_5936_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_55_reg_5946_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_57_reg_5956_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_59_reg_5966_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_61_reg_5976_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_63_reg_5986_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_3_reg_5686_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_5_reg_5696_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_7_reg_5706_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_9_reg_5716_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_11_reg_5726_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_13_reg_5736_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_15_reg_5746_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_17_reg_5756_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_19_reg_5766_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_21_reg_5776_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_23_reg_5786_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_25_reg_5796_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_27_reg_5806_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_29_reg_5816_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_31_reg_5826_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_33_reg_5836_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_35_reg_5846_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_37_reg_5856_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_39_reg_5866_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_41_reg_5876_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_43_reg_5886_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_45_reg_5896_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_47_reg_5906_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_49_reg_5916_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_51_reg_5926_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_53_reg_5936_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_55_reg_5946_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_57_reg_5956_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_59_reg_5966_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_61_reg_5976_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_63_reg_5986_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_3_reg_5686_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_5_reg_5696_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_7_reg_5706_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_9_reg_5716_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_11_reg_5726_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_13_reg_5736_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_15_reg_5746_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_17_reg_5756_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_19_reg_5766_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_21_reg_5776_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_23_reg_5786_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_25_reg_5796_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_27_reg_5806_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_29_reg_5816_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_31_reg_5826_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_33_reg_5836_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_35_reg_5846_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_37_reg_5856_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_39_reg_5866_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_41_reg_5876_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_43_reg_5886_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_45_reg_5896_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_47_reg_5906_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_49_reg_5916_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_51_reg_5926_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_53_reg_5936_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_55_reg_5946_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_57_reg_5956_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_59_reg_5966_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_61_reg_5976_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_63_reg_5986_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grouperPE_U0/\featurePC_0_V_addr_3_reg_5686_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/arrayNo7_cast_mid2_v_1_reg_7072_reg[5]' (FDE) to 'inst/grouperPE_U0/arrayNo7_cast_mid2_reg_7077_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/arrayNo7_cast_mid2_v_1_reg_7072_reg[4]' (FDE) to 'inst/grouperPE_U0/tmp_168_cast_reg_7088_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/arrayNo7_cast_mid2_v_1_reg_7072_reg[3]' (FDE) to 'inst/grouperPE_U0/tmp_168_cast_reg_7088_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/arrayNo7_cast_mid2_v_1_reg_7072_reg[2]' (FDE) to 'inst/grouperPE_U0/tmp_168_cast_reg_7088_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/arrayNo7_cast_mid2_v_1_reg_7072_reg[1]' (FDE) to 'inst/grouperPE_U0/tmp_168_cast_reg_7088_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/arrayNo7_cast_mid2_v_1_reg_7072_reg[0]' (FDE) to 'inst/grouperPE_U0/tmp_168_cast_reg_7088_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/arrayNo7_cast_mid2_v_1_reg_7072_reg[6]' (FDE) to 'inst/grouperPE_U0/arrayNo7_cast_mid2_reg_7077_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[4]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[5]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[6]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[8]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[9]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[10]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[11]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[12]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[13]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[14]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[15]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[16]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[17]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[18]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[19]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[20]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[21]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[22]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[23]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[24]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[25]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[26]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[27]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[28]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[29]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/computeS2_control_s_axi_U/rdata_reg[30]' (FDE) to 'inst/computeS2_control_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[29]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[30]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[28]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[29]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[27]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[28]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[26]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[27]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[25]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[26]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[24]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[25]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[23]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[24]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[22]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[23]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[21]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[22]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[20]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[21]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[19]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[20]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[18]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[19]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[17]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[18]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[16]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[17]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[15]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[16]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[14]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[15]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[13]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[14]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[12]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[13]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/tmp_267_reg_72_reg[11]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/tmp_267_reg_72_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[11]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[12]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/tmp_267_reg_72_reg[10]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/tmp_267_reg_72_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_63_reg[10]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[11]' (FDE) to 'inst/grouperPE_U0/grp_LFSR_fu_3432/reg_58_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module computeS2_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module computeS2_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__0) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__0) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__0) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__0) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__1) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__1) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__1) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__1) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__2) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__2) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__2) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__2) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__3) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__3) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__3) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__3) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__4) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__4) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__4) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__4) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__5) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__5) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__5) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__5) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__6) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__6) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__6) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__6) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__7) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__7) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__7) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__7) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__8) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__8) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__8) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__8) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__9) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__9) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__9) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__9) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__10) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__10) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__10) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__10) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__11) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__11) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__11) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__11) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__12) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__12) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__12) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__12) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__13) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__13) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__13) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__13) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[10]__14) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[9]__14) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[8]__14) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[7]__14) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[6]) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[5]) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[4]) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[3]) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[2]) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[1]) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[0]) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[6]__0) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[5]__0) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[4]__0) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[3]__0) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[2]__0) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[1]__0) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[0]__0) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[6]__1) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[5]__1) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[4]__1) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[3]__1) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[2]__1) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[1]__1) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[0]__1) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[6]__2) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[5]__2) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[4]__2) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[3]__2) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[2]__2) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[1]__2) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[0]__2) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[6]__3) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[5]__3) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[4]__3) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[3]__3) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[2]__3) is unused and will be removed from module loadPCL.
WARNING: [Synth 8-3332] Sequential element (phi_urem_reg_351_reg_rep[1]__3) is unused and will be removed from module loadPCL.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 1237.621 ; gain = 910.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------+-------------------------+---------------+----------------+
|Module Name             | RTL Object              | Depth x Width | Implemented As | 
+------------------------+-------------------------+---------------+----------------+
|loadPCL_pcl_V_0_rom     | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_1415_rom  | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_2422_rom  | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_3423_rom  | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_4424_rom  | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_5425_rom  | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_6426_rom  | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_7427_rom  | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_8428_rom  | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_9429_rom  | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_10416_rom | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_11417_rom | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_12418_rom | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_13419_rom | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_14420_rom | p_0_out                 | 128x8         | LUT            | 
|loadPCL_pcl_V_15421_rom | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|loadPCL                 | p_0_out                 | 128x8         | LUT            | 
|Conv1DMac_new398        | tmp_70_reg_1189_reg_rep | 4096x6        | Block RAM      | 
|Conv1DMac_new398        | tmp_70_reg_1189_reg_rep | 4096x7        | Block RAM      | 
|Conv1DMac_new398        | tmp_70_reg_1189_reg_rep | 4096x7        | Block RAM      | 
|Conv1DMac_new398        | tmp_70_reg_1189_reg     | 4096x7        | Block RAM      | 
|Conv1DMac_new402        | tmp_44_reg_1225_reg_rep | 4096x7        | Block RAM      | 
|Conv1DMac_new402        | tmp_44_reg_1225_reg_rep | 4096x8        | Block RAM      | 
|Conv1DMac_new402        | tmp_44_reg_1225_reg_rep | 4096x7        | Block RAM      | 
|Conv1DMac_new402        | tmp_44_reg_1225_reg     | 4096x8        | Block RAM      | 
|Conv1DMac_new           | tmp_86_reg_1247_reg_rep | 4096x7        | Block RAM      | 
|Conv1DMac_new           | tmp_86_reg_1247_reg_rep | 4096x7        | Block RAM      | 
|Conv1DMac_new           | tmp_86_reg_1247_reg_rep | 4096x7        | Block RAM      | 
|Conv1DMac_new           | tmp_86_reg_1247_reg     | 4096x7        | Block RAM      | 
|Conv1DMac_new406        | tmp_39_reg_1224_reg_rep | 4096x4        | Block RAM      | 
|Conv1DMac_new406        | tmp_39_reg_1224_reg_rep | 4096x4        | Block RAM      | 
|Conv1DMac_new406        | tmp_39_reg_1224_reg_rep | 4096x4        | Block RAM      | 
|Conv1DMac_new406        | tmp_39_reg_1224_reg     | 4096x4        | Block RAM      | 
|Conv1DMac_new_1         | tmp_98_reg_1171_reg_rep | 4096x7        | Block RAM      | 
|Conv1DMac_new_1         | tmp_98_reg_1171_reg_rep | 4096x7        | Block RAM      | 
|Conv1DMac_new_1         | tmp_98_reg_1171_reg_rep | 4096x7        | Block RAM      | 
|Conv1DMac_new_1         | tmp_98_reg_1171_reg     | 4096x7        | Block RAM      | 
+------------------------+-------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|grouperPE_featurebkb_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|grouperPE_featurecud_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|grouperPE_featurecud_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|grouperPE_featurecud_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|grouperPE_indexedfYi_ram: | ram_reg    | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|grouperPE_indexedfYi_ram: | ram_reg    | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|grouperPE_indexedfYi_ram: | ram_reg    | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|grouperPE_indexedfYi_ram: | ram_reg    | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|grouperPE_sampledjbC_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampledjbC_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampledjbC_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampledjbC_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampStoncg_ram: | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampStoncg_ram: | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampStoncg_ram: | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampStoncg_ram: | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fifo_w32_d256_A:          | mem_reg    | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv1DBuffer_new3tde_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Conv1DBuffer_new3tde_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Conv1DBuffer_new3tde_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|StreamingMaxPool_JfO_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|Conv1DBuffer_new3tde_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Conv1DBuffer_new3tde_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/i_7_0/featurePC_0_V_U/grouperPE_featurebkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/i_7_0/featurePC_0_V_U/grouperPE_featurebkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/featurePC_1_V_U/grouperPE_featurecud_ram_U/i_/featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/featurePC_2_V_U/grouperPE_featurecud_ram_U/i_/featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/featurePC_3_V_U/grouperPE_featurecud_ram_U/i_/featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/i_/indexedFeatures_3_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/sampledFeatures_0_V_U/grouperPE_sampledjbC_ram_U/i_/sampledFeatures_0_V_U/grouperPE_sampledjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/sampledFeatures_1_V_U/grouperPE_sampledjbC_ram_U/i_/sampledFeatures_1_V_U/grouperPE_sampledjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/sampledFeatures_2_V_U/grouperPE_sampledjbC_ram_U/i_/sampledFeatures_2_V_U/grouperPE_sampledjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/i_/sampledFeatures_3_V_U/grouperPE_sampledjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/i_7_1/sampStore_0_U/grouperPE_sampStoncg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/i_7_2/sampStore_1_U/grouperPE_sampStoncg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/i_7_3/sampStore_2_U/grouperPE_sampStoncg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/i_7_4/sampStore_3_U/grouperPE_sampStoncg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/sampleStream_V_fifo_U/i_7_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DBuffer_new397_U0/i_7_0/inputBuf_0_V_U/Conv1DBuffer_new3tde_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new398_U0/i_7_0/tmp_70_reg_1189_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new398_U0/i_7_1/tmp_70_reg_1189_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new398_U0/i_7_2/tmp_70_reg_1189_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new398_U0/i_7_3/tmp_70_reg_1189_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DBuffer_new401_U0/i_7_0/inputBuf_0_V_U/Conv1DBuffer_new3tde_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new402_U0/i_7_0/tmp_44_reg_1225_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new402_U0/i_7_1/tmp_44_reg_1225_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new402_U0/i_7_2/tmp_44_reg_1225_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new402_U0/i_7_3/tmp_44_reg_1225_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DBuffer_new_U0/i_7_0/inputBuf_0_V_U/Conv1DBuffer_new3tde_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new_U0/i_7_0/tmp_86_reg_1247_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new_U0/i_7_1/tmp_86_reg_1247_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new_U0/i_7_2/tmp_86_reg_1247_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new_U0/i_7_3/tmp_86_reg_1247_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/StreamingMaxPool_Pre_U0/i_7_0/buf_0_V_U/StreamingMaxPool_JfO_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/StreamingMaxPool_Pre_U0/i_7_0/buf_0_V_U/StreamingMaxPool_JfO_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DBuffer_new405_U0/i_7_0/inputBuf_0_V_U/Conv1DBuffer_new3tde_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new406_U0/i_7_0/tmp_39_reg_1224_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new406_U0/i_7_1/tmp_39_reg_1224_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new406_U0/i_7_2/tmp_39_reg_1224_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new406_U0/i_7_3/tmp_39_reg_1224_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DBuffer_new_1_U0/i_7_0/inputBuf_0_V_U/Conv1DBuffer_new3tde_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new_1_U0/i_7_0/tmp_98_reg_1171_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new_1_U0/i_7_1/tmp_98_reg_1171_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new_1_U0/i_7_2/tmp_98_reg_1171_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv1DMac_new_1_U0/i_7_3/tmp_98_reg_1171_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:37 . Memory (MB): peak = 1237.621 ; gain = 910.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:41 . Memory (MB): peak = 1237.621 ; gain = 910.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|grouperPE_featurebkb_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|grouperPE_featurecud_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|grouperPE_featurecud_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|grouperPE_featurecud_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|grouperPE_indexedfYi_ram: | ram_reg    | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|grouperPE_indexedfYi_ram: | ram_reg    | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|grouperPE_indexedfYi_ram: | ram_reg    | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|grouperPE_indexedfYi_ram: | ram_reg    | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|grouperPE_sampledjbC_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampledjbC_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampledjbC_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampledjbC_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampStoncg_ram: | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampStoncg_ram: | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampStoncg_ram: | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|grouperPE_sampStoncg_ram: | ram_reg    | 32 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fifo_w32_d256_A:          | mem_reg    | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Conv1DBuffer_new3tde_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Conv1DBuffer_new3tde_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Conv1DBuffer_new3tde_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|StreamingMaxPool_JfO_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|Conv1DBuffer_new3tde_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Conv1DBuffer_new3tde_ram: | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/featurePC_0_V_U/grouperPE_featurebkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grouperPE_U0/featurePC_0_V_U/grouperPE_featurebkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/featurePC_1_V_U/grouperPE_featurecud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/featurePC_2_V_U/grouperPE_featurecud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/featurePC_3_V_U/grouperPE_featurecud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_0_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_1_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/indexedFeatures_2_V_U/grouperPE_indexedfYi_ram_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:45 . Memory (MB): peak = 1264.984 ; gain = 938.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 1264.984 ; gain = 938.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 1264.984 ; gain = 938.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 1264.984 ; gain = 938.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 1264.984 ; gain = 938.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:47 . Memory (MB): peak = 1264.984 ; gain = 938.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:47 . Memory (MB): peak = 1264.984 ; gain = 938.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   542|
|2     |LUT1        |    63|
|3     |LUT2        |   727|
|4     |LUT3        |   496|
|5     |LUT4        |  1072|
|6     |LUT5        |  1006|
|7     |LUT6        |  1924|
|8     |MUXF7       |    12|
|9     |RAMB18E1    |     4|
|10    |RAMB18E1_1  |     4|
|11    |RAMB18E1_10 |     1|
|12    |RAMB18E1_11 |     1|
|13    |RAMB18E1_12 |     1|
|14    |RAMB18E1_13 |     1|
|15    |RAMB18E1_2  |     1|
|16    |RAMB18E1_8  |     5|
|17    |RAMB18E1_9  |     1|
|18    |RAMB36E1    |     1|
|19    |RAMB36E1_1  |     3|
|20    |RAMB36E1_19 |     1|
|21    |RAMB36E1_2  |    32|
|22    |RAMB36E1_20 |     1|
|23    |RAMB36E1_21 |     1|
|24    |RAMB36E1_22 |     1|
|25    |RAMB36E1_23 |     1|
|26    |RAMB36E1_24 |     1|
|27    |RAMB36E1_25 |     1|
|28    |RAMB36E1_26 |     1|
|29    |RAMB36E1_27 |     1|
|30    |RAMB36E1_28 |     1|
|31    |RAMB36E1_29 |     1|
|32    |RAMB36E1_30 |     1|
|33    |RAMB36E1_31 |     1|
|34    |RAMB36E1_32 |     1|
|35    |RAMB36E1_33 |     1|
|36    |RAMB36E1_34 |     1|
|37    |FDRE        |  4223|
|38    |FDSE        |   123|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------+------+
|      |Instance                           |Module                      |Cells |
+------+-----------------------------------+----------------------------+------+
|1     |top                                |                            | 10259|
|2     |  inst                             |computeS2                   | 10259|
|3     |    inStr_V_V_U                    |fifo_w8_d2_A_21             |     7|
|4     |    CloneStreamOnce_U0             |CloneStreamOnce             |    49|
|5     |    Conv1DBuffer_new397_U0         |Conv1DBuffer_new397         |   239|
|6     |      inputBuf_0_V_U               |Conv1DBuffer_new3tde_56     |    20|
|7     |        Conv1DBuffer_new3tde_ram_U |Conv1DBuffer_new3tde_ram_57 |    20|
|8     |    Conv1DBuffer_new401_U0         |Conv1DBuffer_new401         |   240|
|9     |      inputBuf_0_V_U               |Conv1DBuffer_new3tde_54     |    19|
|10    |        Conv1DBuffer_new3tde_ram_U |Conv1DBuffer_new3tde_ram_55 |    19|
|11    |    Conv1DBuffer_new405_U0         |Conv1DBuffer_new405         |   218|
|12    |      inputBuf_0_V_U               |Conv1DBuffer_new3tde_52     |    20|
|13    |        Conv1DBuffer_new3tde_ram_U |Conv1DBuffer_new3tde_ram_53 |    20|
|14    |    Conv1DBuffer_new_1_U0          |Conv1DBuffer_new_1          |   219|
|15    |      inputBuf_0_V_U               |Conv1DBuffer_new3tde_50     |    19|
|16    |        Conv1DBuffer_new3tde_ram_U |Conv1DBuffer_new3tde_ram_51 |    19|
|17    |    Conv1DBuffer_new_U0            |Conv1DBuffer_new            |   239|
|18    |      inputBuf_0_V_U               |Conv1DBuffer_new3tde        |    19|
|19    |        Conv1DBuffer_new3tde_ram_U |Conv1DBuffer_new3tde_ram    |    19|
|20    |    Conv1DMac_new398_U0            |Conv1DMac_new398            |   550|
|21    |    Conv1DMac_new402_U0            |Conv1DMac_new402            |   616|
|22    |    Conv1DMac_new406_U0            |Conv1DMac_new406            |   617|
|23    |    Conv1DMac_new_1_U0             |Conv1DMac_new_1             |   548|
|24    |    Conv1DMac_new_U0               |Conv1DMac_new               |   554|
|25    |    Relu1D399_U0                   |Relu1D399                   |    53|
|26    |    Relu1D403_U0                   |Relu1D403                   |    52|
|27    |    Relu1D407_U0                   |Relu1D407                   |    48|
|28    |    Relu1D_1_U0                    |Relu1D_1                    |    49|
|29    |    Relu1D_U0                      |Relu1D                      |    53|
|30    |    ResizeStream_1_U0              |ResizeStream_1              |    85|
|31    |    ResizeStream_U0                |ResizeStream                |    85|
|32    |    StreamingDataWidthCo_1_U0      |StreamingDataWidthCo_1      |   151|
|33    |    StreamingDataWidthCo_2_U0      |StreamingDataWidthCo_2      |   151|
|34    |    StreamingDataWidthCo_3_U0      |StreamingDataWidthCo_3      |   144|
|35    |    StreamingDataWidthCo_4_U0      |StreamingDataWidthCo_4      |   149|
|36    |    StreamingDataWidthCo_U0        |StreamingDataWidthCo        |   151|
|37    |    StreamingMaxPool_Pre_U0        |StreamingMaxPool_Pre        |   185|
|38    |      buf_0_V_U                    |StreamingMaxPool_JfO        |    25|
|39    |        StreamingMaxPool_JfO_ram_U |StreamingMaxPool_JfO_ram    |    25|
|40    |    cnv_26_V_V_U                   |fifo_w8_d2_A                |    97|
|41    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_49    |    24|
|42    |    cnv_27_V_V_U                   |fifo_w8_d2_A_0              |    31|
|43    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_48    |    24|
|44    |    cnv_28_V_V_U                   |fifo_w8_d2_A_1              |   174|
|45    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_47    |   167|
|46    |    cnv_29PRL_V_V_U                |fifo_w32_d2_A               |   103|
|47    |      U_fifo_w32_d2_A_ram          |fifo_w32_d2_A_shiftReg_46   |    96|
|48    |    cnv_30PRL_V_V_U                |fifo_w32_d2_A_2             |   101|
|49    |      U_fifo_w32_d2_A_ram          |fifo_w32_d2_A_shiftReg_45   |    93|
|50    |    cnv_31_V_V_U                   |fifo_w8_d2_A_3              |    31|
|51    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_44    |    24|
|52    |    cnv_32_V_V_U                   |fifo_w8_d2_A_4              |   158|
|53    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_43    |   151|
|54    |    cnv_33PRL_V_V_U                |fifo_w32_d2_A_5             |   103|
|55    |      U_fifo_w32_d2_A_ram          |fifo_w32_d2_A_shiftReg_42   |    96|
|56    |    cnv_34PRL_V_V_U                |fifo_w32_d2_A_6             |   101|
|57    |      U_fifo_w32_d2_A_ram          |fifo_w32_d2_A_shiftReg_41   |    93|
|58    |    cnv_35_V_V_U                   |fifo_w8_d2_A_7              |    31|
|59    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_40    |    24|
|60    |    cnv_36_V_V_U                   |fifo_w8_d2_A_8              |   181|
|61    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_39    |   174|
|62    |    cnv_37PRL_V_V_U                |fifo_w32_d2_A_9             |   103|
|63    |      U_fifo_w32_d2_A_ram          |fifo_w32_d2_A_shiftReg_38   |    96|
|64    |    cnv_38PRL_V_V_U                |fifo_w32_d2_A_10            |   101|
|65    |      U_fifo_w32_d2_A_ram          |fifo_w32_d2_A_shiftReg_37   |    93|
|66    |    cnv_39_V_V_U                   |fifo_w8_d2_A_11             |    41|
|67    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_36    |    33|
|68    |    cnv_40_V_V_U                   |fifo_w8_d2_A_12             |    24|
|69    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_35    |    16|
|70    |    cnv_41_V_V_U                   |fifo_w8_d2_A_13             |    23|
|71    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_34    |    16|
|72    |    cnv_42PRL_V_V_U                |fifo_w32_d2_A_14            |   104|
|73    |      U_fifo_w32_d2_A_ram          |fifo_w32_d2_A_shiftReg_33   |    96|
|74    |    cnv_43PRL_V_V_U                |fifo_w32_d2_A_15            |   101|
|75    |      U_fifo_w32_d2_A_ram          |fifo_w32_d2_A_shiftReg_32   |    93|
|76    |    cnv_44_V_V_U                   |fifo_w8_d2_A_16             |    31|
|77    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_31    |    24|
|78    |    cnv_45_V_V_U                   |fifo_w8_d2_A_17             |   181|
|79    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_30    |   174|
|80    |    cnv_46PRL_V_V_U                |fifo_w32_d2_A_18            |   104|
|81    |      U_fifo_w32_d2_A_ram          |fifo_w32_d2_A_shiftReg_29   |    96|
|82    |    cnv_47PRL_V_V_U                |fifo_w32_d2_A_19            |   101|
|83    |      U_fifo_w32_d2_A_ram          |fifo_w32_d2_A_shiftReg      |    93|
|84    |    cnv_48_V_V_U                   |fifo_w8_d2_A_20             |    34|
|85    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg       |    24|
|86    |    computeS2_control_s_axi_U      |computeS2_control_s_axi     |    54|
|87    |    grouperPE_U0                   |grouperPE                   |  2341|
|88    |      computeS2_mux_432rcU_U25     |computeS2_mux_432rcU        |     8|
|89    |      computeS2_mux_432sc4_U26     |computeS2_mux_432sc4        |     8|
|90    |      featurePC_0_V_U              |grouperPE_featurebkb        |    24|
|91    |        grouperPE_featurebkb_ram_U |grouperPE_featurebkb_ram    |    24|
|92    |      grp_LFSR_fu_3432             |LFSR                        |   347|
|93    |      sampStore_0_U                |grouperPE_sampStoncg        |    32|
|94    |        grouperPE_sampStoncg_ram_U |grouperPE_sampStoncg_ram_28 |    32|
|95    |      sampStore_1_U                |grouperPE_sampStoncg_23     |    38|
|96    |        grouperPE_sampStoncg_ram_U |grouperPE_sampStoncg_ram_27 |    38|
|97    |      sampStore_2_U                |grouperPE_sampStoncg_24     |    33|
|98    |        grouperPE_sampStoncg_ram_U |grouperPE_sampStoncg_ram_26 |    33|
|99    |      sampStore_3_U                |grouperPE_sampStoncg_25     |    33|
|100   |        grouperPE_sampStoncg_ram_U |grouperPE_sampStoncg_ram    |    33|
|101   |      sampleStream_V_fifo_U        |fifo_w32_d256_A             |   171|
|102   |    in_1_V_V_U                     |fifo_w8_d2_A_22             |     8|
|103   |    loadPCL_U0                     |loadPCL                     |    49|
|104   |    start_for_Conv1DB3i2_U         |start_for_Conv1DB3i2        |    10|
|105   |    start_for_Conv1DB7jG_U         |start_for_Conv1DB7jG        |    11|
|106   |    start_for_Conv1DBVhK_U         |start_for_Conv1DBVhK        |    10|
|107   |    start_for_Conv1DBZio_U         |start_for_Conv1DBZio        |    10|
|108   |    start_for_Conv1DBbbk_U         |start_for_Conv1DBbbk        |    11|
|109   |    start_for_Conv1DM0iy_U         |start_for_Conv1DM0iy        |    11|
|110   |    start_for_Conv1DM4jc_U         |start_for_Conv1DM4jc        |    11|
|111   |    start_for_Conv1DM8jQ_U         |start_for_Conv1DM8jQ        |    10|
|112   |    start_for_Conv1DMWhU_U         |start_for_Conv1DMWhU        |    11|
|113   |    start_for_Conv1DMbck_U         |start_for_Conv1DMbck        |    10|
|114   |    start_for_Relu1D3Xh4_U         |start_for_Relu1D3Xh4        |    12|
|115   |    start_for_Relu1D41iI_U         |start_for_Relu1D41iI        |    13|
|116   |    start_for_Relu1D49j0_U         |start_for_Relu1D49j0        |    11|
|117   |    start_for_Relu1D_U0_U          |start_for_Relu1D_U0         |    12|
|118   |    start_for_Relu1D_bdk_U         |start_for_Relu1D_bdk        |    10|
|119   |    start_for_ResizeSbfk_U         |start_for_ResizeSbfk        |    10|
|120   |    start_for_Streami2iS_U         |start_for_Streami2iS        |    12|
|121   |    start_for_Streami5jm_U         |start_for_Streami5jm        |    11|
|122   |    start_for_Streami6jw_U         |start_for_Streami6jw        |    11|
|123   |    start_for_StreamiYie_U         |start_for_StreamiYie        |    12|
|124   |    start_for_Streamibak_U         |start_for_Streamibak        |    13|
|125   |    start_for_Streamibek_U         |start_for_Streamibek        |    11|
|126   |    start_for_grouperUhA_U         |start_for_grouperUhA        |    11|
+------+-----------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:47 . Memory (MB): peak = 1264.984 ; gain = 938.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 309 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 1264.984 ; gain = 387.520
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:47 . Memory (MB): peak = 1264.984 ; gain = 938.348
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 625 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1266.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
1003 Infos, 304 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:52 . Memory (MB): peak = 1266.402 ; gain = 951.293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1266.402 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/efree/Desktop/pointMLPWork/pointMLPWork.runs/pmlp_computeS2_0_2_synth_1/pmlp_computeS2_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pmlp_computeS2_0_2, cache-ID = d8e26f5be4508124
INFO: [Coretcl 2-1174] Renamed 125 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1266.402 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/efree/Desktop/pointMLPWork/pointMLPWork.runs/pmlp_computeS2_0_2_synth_1/pmlp_computeS2_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pmlp_computeS2_0_2_utilization_synth.rpt -pb pmlp_computeS2_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 27 22:58:27 2023...
