<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › parisc › kernel › pci.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pci.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1997, 1998 Ralf Baechle</span>
<span class="cm"> * Copyright (C) 1999 SuSE GmbH</span>
<span class="cm"> * Copyright (C) 1999-2001 Hewlett-Packard Company</span>
<span class="cm"> * Copyright (C) 1999-2001 Grant Grundler</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/eisa.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/superio.h&gt;</span>

<span class="cp">#define DEBUG_RESOURCES 0</span>
<span class="cp">#define DEBUG_CONFIG 0</span>

<span class="cp">#if DEBUG_CONFIG</span>
<span class="cp"># define DBGC(x...)	printk(KERN_DEBUG x)</span>
<span class="cp">#else</span>
<span class="cp"># define DBGC(x...)</span>
<span class="cp">#endif</span>


<span class="cp">#if DEBUG_RESOURCES</span>
<span class="cp">#define DBG_RES(x...)	printk(KERN_DEBUG x)</span>
<span class="cp">#else</span>
<span class="cp">#define DBG_RES(x...)</span>
<span class="cp">#endif</span>

<span class="cm">/* To be used as: mdelay(pci_post_reset_delay);</span>
<span class="cm"> *</span>
<span class="cm"> * post_reset is the time the kernel should stall to prevent anyone from</span>
<span class="cm"> * accessing the PCI bus once #RESET is de-asserted. </span>
<span class="cm"> * PCI spec somewhere says 1 second but with multi-PCI bus systems,</span>
<span class="cm"> * this makes the boot time much longer than necessary.</span>
<span class="cm"> * 20ms seems to work for all the HP PCI implementations to date.</span>
<span class="cm"> *</span>
<span class="cm"> * #define pci_post_reset_delay 50</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">pci_port_ops</span> <span class="o">*</span><span class="n">pci_port</span> <span class="n">__read_mostly</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">pci_bios_ops</span> <span class="o">*</span><span class="n">pci_bios</span> <span class="n">__read_mostly</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">pci_hba_count</span> <span class="n">__read_mostly</span><span class="p">;</span>

<span class="cm">/* parisc_pci_hba used by pci_port-&gt;in/out() ops to lookup bus data.  */</span>
<span class="cp">#define PCI_HBA_MAX 32</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_hba_data</span> <span class="o">*</span><span class="n">parisc_pci_hba</span><span class="p">[</span><span class="n">PCI_HBA_MAX</span><span class="p">]</span> <span class="n">__read_mostly</span><span class="p">;</span>


<span class="cm">/********************************************************************</span>
<span class="cm">**</span>
<span class="cm">** I/O port space support</span>
<span class="cm">**</span>
<span class="cm">*********************************************************************/</span>

<span class="cm">/* EISA port numbers and PCI port numbers share the same interface.  Some</span>
<span class="cm"> * machines have both EISA and PCI adapters installed.  Rather than turn</span>
<span class="cm"> * pci_port into an array, we reserve bus 0 for EISA and call the EISA</span>
<span class="cm"> * routines if the access is to a port on bus 0.  We don&#39;t want to fix</span>
<span class="cm"> * EISA and ISA drivers which assume port space is &lt;= 0xffff.</span>
<span class="cm"> */</span>

<span class="cp">#ifdef CONFIG_EISA</span>
<span class="cp">#define EISA_IN(size) if (EISA_bus &amp;&amp; (b == 0)) return eisa_in##size(addr)</span>
<span class="cp">#define EISA_OUT(size) if (EISA_bus &amp;&amp; (b == 0)) return eisa_out##size(d, addr)</span>
<span class="cp">#else</span>
<span class="cp">#define EISA_IN(size)</span>
<span class="cp">#define EISA_OUT(size)</span>
<span class="cp">#endif</span>

<span class="cp">#define PCI_PORT_IN(type, size) \</span>
<span class="cp">u##size in##type (int addr) \</span>
<span class="cp">{ \</span>
<span class="cp">	int b = PCI_PORT_HBA(addr); \</span>
<span class="cp">	EISA_IN(size); \</span>
<span class="cp">	if (!parisc_pci_hba[b]) return (u##size) -1; \</span>
<span class="cp">	return pci_port-&gt;in##type(parisc_pci_hba[b], PCI_PORT_ADDR(addr)); \</span>
<span class="cp">} \</span>
<span class="cp">EXPORT_SYMBOL(in##type);</span>

<span class="n">PCI_PORT_IN</span><span class="p">(</span><span class="n">b</span><span class="p">,</span>  <span class="mi">8</span><span class="p">)</span>
<span class="n">PCI_PORT_IN</span><span class="p">(</span><span class="n">w</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span>
<span class="n">PCI_PORT_IN</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span>


<span class="cp">#define PCI_PORT_OUT(type, size) \</span>
<span class="cp">void out##type (u##size d, int addr) \</span>
<span class="cp">{ \</span>
<span class="cp">	int b = PCI_PORT_HBA(addr); \</span>
<span class="cp">	EISA_OUT(size); \</span>
<span class="cp">	if (!parisc_pci_hba[b]) return; \</span>
<span class="cp">	pci_port-&gt;out##type(parisc_pci_hba[b], PCI_PORT_ADDR(addr), d); \</span>
<span class="cp">} \</span>
<span class="cp">EXPORT_SYMBOL(out##type);</span>

<span class="n">PCI_PORT_OUT</span><span class="p">(</span><span class="n">b</span><span class="p">,</span>  <span class="mi">8</span><span class="p">)</span>
<span class="n">PCI_PORT_OUT</span><span class="p">(</span><span class="n">w</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span>
<span class="n">PCI_PORT_OUT</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span>



<span class="cm">/*</span>
<span class="cm"> * BIOS32 replacement.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="n">pcibios_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_bios</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pci_bios</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_bios</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;pci_bios != NULL but init() is!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Set the CLS for PCI as early as possible. */</span>
	<span class="n">pci_cache_line_size</span> <span class="o">=</span> <span class="n">pci_dfl_cache_line_size</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/* Called from pci_do_scan_bus() *after* walking a bus but before walking PPBs. */</span>
<span class="kt">void</span> <span class="n">pcibios_fixup_bus</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_bios</span><span class="o">-&gt;</span><span class="n">fixup_bus</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_bios</span><span class="o">-&gt;</span><span class="n">fixup_bus</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;pci_bios != NULL but fixup_bus() is!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="kt">char</span> <span class="o">*</span><span class="n">pcibios_setup</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">str</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">str</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Called by pci_set_master() - a driver interface.</span>
<span class="cm"> *</span>
<span class="cm"> * Legacy PDC guarantees to set:</span>
<span class="cm"> *	Map Memory BAR&#39;s into PA IO space.</span>
<span class="cm"> *	Map Expansion ROM BAR into one common PA IO space per bus.</span>
<span class="cm"> *	Map IO BAR&#39;s into PCI IO space.</span>
<span class="cm"> *	Command (see below)</span>
<span class="cm"> *	Cache Line Size</span>
<span class="cm"> *	Latency Timer</span>
<span class="cm"> *	Interrupt Line</span>
<span class="cm"> *	PPB: secondary latency timer, io/mmio base/limit,</span>
<span class="cm"> *		bus numbers, bridge control</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">pcibios_set_master</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">lat</span><span class="p">;</span>

	<span class="cm">/* If someone already mucked with this, don&#39;t touch it. */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lat</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lat</span> <span class="o">&gt;=</span> <span class="mi">16</span><span class="p">)</span> <span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	** HP generally has fewer devices on the bus than other architectures.</span>
<span class="cm">	** upper byte is PCI_LATENCY_TIMER.</span>
<span class="cm">	*/</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_CACHE_LINE_SIZE</span><span class="p">,</span>
			      <span class="p">(</span><span class="mh">0x80</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">pci_cache_line_size</span><span class="p">);</span>
<span class="p">}</span>


<span class="kt">void</span> <span class="n">__init</span> <span class="n">pcibios_init_bus</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">bridge_ctl</span><span class="p">;</span>

	<span class="cm">/* We deal only with pci controllers and pci-pci bridges. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span> <span class="o">||</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">!=</span> <span class="n">PCI_CLASS_BRIDGE_PCI</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* PCI-PCI bridge - set the cache line and default latency</span>
<span class="cm">	   (32) for primary and secondary buses. */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_SEC_LATENCY_TIMER</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_BRIDGE_CONTROL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bridge_ctl</span><span class="p">);</span>
	<span class="n">bridge_ctl</span> <span class="o">|=</span> <span class="n">PCI_BRIDGE_CTL_PARITY</span> <span class="o">|</span> <span class="n">PCI_BRIDGE_CTL_SERR</span><span class="p">;</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_BRIDGE_CONTROL</span><span class="p">,</span> <span class="n">bridge_ctl</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * pcibios align resources() is called every time generic PCI code</span>
<span class="cm"> * wants to generate a new address. The process of looking for</span>
<span class="cm"> * an available address, each candidate is first &quot;aligned&quot; and</span>
<span class="cm"> * then checked if the resource is available until a match is found.</span>
<span class="cm"> *</span>
<span class="cm"> * Since we are just checking candidates, don&#39;t use any fields other</span>
<span class="cm"> * than res-&gt;start.</span>
<span class="cm"> */</span>
<span class="n">resource_size_t</span> <span class="n">pcibios_align_resource</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">,</span>
				<span class="n">resource_size_t</span> <span class="n">size</span><span class="p">,</span> <span class="n">resource_size_t</span> <span class="n">alignment</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">resource_size_t</span> <span class="n">mask</span><span class="p">,</span> <span class="n">align</span><span class="p">,</span> <span class="n">start</span> <span class="o">=</span> <span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>

	<span class="n">DBG_RES</span><span class="p">(</span><span class="s">&quot;pcibios_align_resource(%s, (%p) [%lx,%lx]/%x, 0x%lx, 0x%lx)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">pci_name</span><span class="p">(((</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="p">)</span> <span class="n">data</span><span class="p">)),</span>
		<span class="n">res</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">,</span> <span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">res</span><span class="o">-&gt;</span><span class="n">end</span><span class="p">,</span>
		<span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="n">res</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">alignment</span><span class="p">);</span>

	<span class="cm">/* If it&#39;s not IO, then it&#39;s gotta be MEM */</span>
	<span class="n">align</span> <span class="o">=</span> <span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IORESOURCE_IO</span><span class="p">)</span> <span class="o">?</span> <span class="n">PCIBIOS_MIN_IO</span> <span class="o">:</span> <span class="n">PCIBIOS_MIN_MEM</span><span class="p">;</span>

	<span class="cm">/* Align to largest of MIN or input size */</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">max</span><span class="p">(</span><span class="n">alignment</span><span class="p">,</span> <span class="n">align</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">start</span> <span class="o">+=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">start</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">start</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * A driver is enabling the device.  We make sure that all the appropriate</span>
<span class="cm"> * bits are set to allow the device to operate as the driver is expecting.</span>
<span class="cm"> * We enable the port IO and memory IO bits if the device has any BARs of</span>
<span class="cm"> * that type, and we enable the PERR and SERR bits unconditionally.</span>
<span class="cm"> * Drivers that do not need parity (eg graphics and possibly networking)</span>
<span class="cm"> * can clear these bits if they want.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">pcibios_enable_device</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">old_cmd</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_enable_resources</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cmd</span><span class="p">);</span>
	<span class="n">old_cmd</span> <span class="o">=</span> <span class="n">cmd</span><span class="p">;</span>

	<span class="n">cmd</span> <span class="o">|=</span> <span class="p">(</span><span class="n">PCI_COMMAND_SERR</span> <span class="o">|</span> <span class="n">PCI_COMMAND_PARITY</span><span class="p">);</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">	/* If bridge/bus controller has FBB enabled, child must too. */</span>
<span class="c">	if (dev-&gt;bus-&gt;bridge_ctl &amp; PCI_BRIDGE_CTL_FAST_BACK)</span>
<span class="c">		cmd |= PCI_COMMAND_FAST_BACK;</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">!=</span> <span class="n">old_cmd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;enabling SERR and PARITY (%04x -&gt; %04x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">old_cmd</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
		<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/* PA-RISC specific */</span>
<span class="kt">void</span> <span class="n">pcibios_register_hba</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_hba_data</span> <span class="o">*</span><span class="n">hba</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_hba_count</span> <span class="o">&gt;=</span> <span class="n">PCI_HBA_MAX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;PCI: Too many Host Bus Adapters</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">parisc_pci_hba</span><span class="p">[</span><span class="n">pci_hba_count</span><span class="p">]</span> <span class="o">=</span> <span class="n">hba</span><span class="p">;</span>
	<span class="n">hba</span><span class="o">-&gt;</span><span class="n">hba_num</span> <span class="o">=</span> <span class="n">pci_hba_count</span><span class="o">++</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">pcibios_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
