// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Wed Jul 24 17:33:49 2024
// Host        : cr049.office.dreamchip.de running 64-bit Red Hat Enterprise Linux release 8.9 (Ootpa)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_neorv32_vivado_ip_0_0_sim_netlist.v
// Design      : design_1_neorv32_vivado_ip_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_neorv32_vivado_ip_0_0,neorv32_vivado_ip,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "neorv32_vivado_ip,Vivado 2023.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    resetn,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    jtag_trst_i,
    jtag_tck_i,
    jtag_tdi_i,
    jtag_tdo_o,
    jtag_tms_i,
    gpio_o,
    gpio_i,
    uart0_txd_o,
    uart0_rxd_i,
    uart0_rts_o,
    uart0_cts_i,
    mtime_time_o,
    xirq_i,
    msw_irq_i,
    mext_irq_i);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s0_axis:s1_axis:m_axi, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_i, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 resetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_i, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RREADY" *) output m_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BREADY" *) output m_axi_bready;
  input jtag_trst_i;
  input jtag_tck_i;
  input jtag_tdi_i;
  output jtag_tdo_o;
  input jtag_tms_i;
  output [63:0]gpio_o;
  input [63:0]gpio_i;
  output uart0_txd_o;
  input uart0_rxd_i;
  output uart0_rts_o;
  input uart0_cts_i;
  output [63:0]mtime_time_o;
  input [31:0]xirq_i;
  input msw_irq_i;
  input mext_irq_i;

  wire \<const0> ;
  wire clk;
  wire [63:0]gpio_i;
  wire [7:0]\^gpio_o ;
  wire jtag_tck_i;
  wire jtag_tdi_i;
  wire jtag_tdo_o;
  wire jtag_tms_i;
  wire jtag_trst_i;
  wire [31:0]\^m_axi_araddr ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [13:2]\^m_axi_awaddr ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire [63:0]mtime_time_o;
  wire resetn;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire [31:0]xirq_i;

  assign gpio_o[63] = \<const0> ;
  assign gpio_o[62] = \<const0> ;
  assign gpio_o[61] = \<const0> ;
  assign gpio_o[60] = \<const0> ;
  assign gpio_o[59] = \<const0> ;
  assign gpio_o[58] = \<const0> ;
  assign gpio_o[57] = \<const0> ;
  assign gpio_o[56] = \<const0> ;
  assign gpio_o[55] = \<const0> ;
  assign gpio_o[54] = \<const0> ;
  assign gpio_o[53] = \<const0> ;
  assign gpio_o[52] = \<const0> ;
  assign gpio_o[51] = \<const0> ;
  assign gpio_o[50] = \<const0> ;
  assign gpio_o[49] = \<const0> ;
  assign gpio_o[48] = \<const0> ;
  assign gpio_o[47] = \<const0> ;
  assign gpio_o[46] = \<const0> ;
  assign gpio_o[45] = \<const0> ;
  assign gpio_o[44] = \<const0> ;
  assign gpio_o[43] = \<const0> ;
  assign gpio_o[42] = \<const0> ;
  assign gpio_o[41] = \<const0> ;
  assign gpio_o[40] = \<const0> ;
  assign gpio_o[39] = \<const0> ;
  assign gpio_o[38] = \<const0> ;
  assign gpio_o[37] = \<const0> ;
  assign gpio_o[36] = \<const0> ;
  assign gpio_o[35] = \<const0> ;
  assign gpio_o[34] = \<const0> ;
  assign gpio_o[33] = \<const0> ;
  assign gpio_o[32] = \<const0> ;
  assign gpio_o[31] = \<const0> ;
  assign gpio_o[30] = \<const0> ;
  assign gpio_o[29] = \<const0> ;
  assign gpio_o[28] = \<const0> ;
  assign gpio_o[27] = \<const0> ;
  assign gpio_o[26] = \<const0> ;
  assign gpio_o[25] = \<const0> ;
  assign gpio_o[24] = \<const0> ;
  assign gpio_o[23] = \<const0> ;
  assign gpio_o[22] = \<const0> ;
  assign gpio_o[21] = \<const0> ;
  assign gpio_o[20] = \<const0> ;
  assign gpio_o[19] = \<const0> ;
  assign gpio_o[18] = \<const0> ;
  assign gpio_o[17] = \<const0> ;
  assign gpio_o[16] = \<const0> ;
  assign gpio_o[15] = \<const0> ;
  assign gpio_o[14] = \<const0> ;
  assign gpio_o[13] = \<const0> ;
  assign gpio_o[12] = \<const0> ;
  assign gpio_o[11] = \<const0> ;
  assign gpio_o[10] = \<const0> ;
  assign gpio_o[9] = \<const0> ;
  assign gpio_o[8] = \<const0> ;
  assign gpio_o[7:0] = \^gpio_o [7:0];
  assign m_axi_araddr[31:14] = \^m_axi_araddr [31:14];
  assign m_axi_araddr[13:11] = \^m_axi_awaddr [13:11];
  assign m_axi_araddr[10:6] = \^m_axi_araddr [10:6];
  assign m_axi_araddr[5] = \^m_axi_awaddr [5];
  assign m_axi_araddr[4] = \^m_axi_araddr [4];
  assign m_axi_araddr[3:2] = \^m_axi_awaddr [3:2];
  assign m_axi_araddr[1:0] = \^m_axi_araddr [1:0];
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_awaddr[31:14] = \^m_axi_araddr [31:14];
  assign m_axi_awaddr[13:11] = \^m_axi_awaddr [13:11];
  assign m_axi_awaddr[10:6] = \^m_axi_araddr [10:6];
  assign m_axi_awaddr[5] = \^m_axi_awaddr [5];
  assign m_axi_awaddr[4] = \^m_axi_araddr [4];
  assign m_axi_awaddr[3:2] = \^m_axi_awaddr [3:2];
  assign m_axi_awaddr[1:0] = \^m_axi_araddr [1:0];
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip U0
       (.clk(clk),
        .\dbus_req_o[data] (m_axi_wdata),
        .gpio_i(gpio_i[7:0]),
        .gpio_o(\^gpio_o ),
        .jtag_tck_i(jtag_tck_i),
        .jtag_tdi_i(jtag_tdi_i),
        .jtag_tdo_o(jtag_tdo_o),
        .jtag_tms_i(jtag_tms_i),
        .jtag_trst_i(jtag_trst_i),
        .m_axi_araddr({\^m_axi_araddr [31:14],\^m_axi_awaddr [13:11],\^m_axi_araddr [10:6],\^m_axi_awaddr [5],\^m_axi_araddr [4],\^m_axi_awaddr [3:2],\^m_axi_araddr [1:0]}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .mext_irq_i(mext_irq_i),
        .msw_irq_i(msw_irq_i),
        .mtime_time_o(mtime_time_o),
        .resetn(resetn),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .xirq_i(xirq_i[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway
   (\main_rsp[err] ,
    \keeper_reg[busy]__0 ,
    \cpu_d_rsp[err] ,
    \keeper_reg[halt]_0 ,
    port_sel_reg,
    clk,
    rstn_sys,
    \keeper_reg[busy]_0 ,
    \keeper[busy]1__1 ,
    \arbiter[sel]__2 );
  output \main_rsp[err] ;
  output \keeper_reg[busy]__0 ;
  output \cpu_d_rsp[err] ;
  output \keeper_reg[halt]_0 ;
  input port_sel_reg;
  input clk;
  input rstn_sys;
  input \keeper_reg[busy]_0 ;
  input \keeper[busy]1__1 ;
  input \arbiter[sel]__2 ;

  wire \arbiter[sel]__2 ;
  wire clk;
  wire \cpu_d_rsp[err] ;
  wire \keeper[busy]1__1 ;
  wire \keeper[err] ;
  wire \keeper_reg[busy]_0 ;
  wire \keeper_reg[busy]__0 ;
  wire [4:0]\keeper_reg[cnt] ;
  wire \keeper_reg[halt]_0 ;
  wire \keeper_reg[halt_n_0_] ;
  wire \main_rsp[err] ;
  wire [4:0]p_0_in;
  wire port_sel_reg;
  wire rstn_sys;

  LUT2 #(
    .INIT(4'h2)) 
    arbiter_err_i_1
       (.I0(\main_rsp[err] ),
        .I1(\arbiter[sel]__2 ),
        .O(\cpu_d_rsp[err] ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \keeper[cnt][0]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper_reg[cnt] [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \keeper[cnt][1]_i_1 
       (.I0(\keeper_reg[cnt] [1]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[busy]__0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hDDD7)) 
    \keeper[cnt][2]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper_reg[cnt] [2]),
        .I2(\keeper_reg[cnt] [0]),
        .I3(\keeper_reg[cnt] [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hAAA9FFFF)) 
    \keeper[cnt][3]_i_1 
       (.I0(\keeper_reg[cnt] [3]),
        .I1(\keeper_reg[cnt] [1]),
        .I2(\keeper_reg[cnt] [0]),
        .I3(\keeper_reg[cnt] [2]),
        .I4(\keeper_reg[busy]__0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFFFE000000010000)) 
    \keeper[cnt][4]_i_1 
       (.I0(\keeper_reg[cnt] [2]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[cnt] [1]),
        .I3(\keeper_reg[cnt] [3]),
        .I4(\keeper_reg[busy]__0 ),
        .I5(\keeper_reg[cnt] [4]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \keeper[err]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper[busy]1__1 ),
        .O(\keeper[err] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \keeper[err]_i_3 
       (.I0(\keeper_reg[halt_n_0_] ),
        .I1(\keeper_reg[cnt] [3]),
        .I2(\keeper_reg[cnt] [4]),
        .I3(\keeper_reg[cnt] [2]),
        .I4(\keeper_reg[cnt] [0]),
        .I5(\keeper_reg[cnt] [1]),
        .O(\keeper_reg[halt]_0 ));
  FDCE \keeper_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper_reg[busy]_0 ),
        .Q(\keeper_reg[busy]__0 ));
  FDCE \keeper_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(\keeper_reg[cnt] [0]));
  FDCE \keeper_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(\keeper_reg[cnt] [1]));
  FDCE \keeper_reg[cnt][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\keeper_reg[cnt] [2]));
  FDCE \keeper_reg[cnt][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\keeper_reg[cnt] [3]));
  FDCE \keeper_reg[cnt][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\keeper_reg[cnt] [4]));
  FDCE \keeper_reg[err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[err] ),
        .Q(\main_rsp[err] ));
  FDCE \keeper_reg[halt] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(port_sel_reg),
        .Q(\keeper_reg[halt_n_0_] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch
   (\arbiter_reg[a_req]__0 ,
    \arbiter_reg[b_req]__0 ,
    \arbiter_reg[state] ,
    \arbiter_reg[a_req]0 ,
    clk,
    rstn_sys,
    \arbiter_reg[b_req]0 ,
    \FSM_onehot_arbiter_reg[state][2]_0 ,
    \FSM_onehot_arbiter_reg[state][1]_0 );
  output \arbiter_reg[a_req]__0 ;
  output \arbiter_reg[b_req]__0 ;
  output [1:0]\arbiter_reg[state] ;
  input \arbiter_reg[a_req]0 ;
  input clk;
  input rstn_sys;
  input \arbiter_reg[b_req]0 ;
  input \FSM_onehot_arbiter_reg[state][2]_0 ;
  input \FSM_onehot_arbiter_reg[state][1]_0 ;

  wire \FSM_onehot_arbiter_reg[state][1]_0 ;
  wire \FSM_onehot_arbiter_reg[state][2]_0 ;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire clk;
  wire rstn_sys;

  (* FSM_ENCODED_STATES = "iSTATE:001,busy_b:100,busy_a:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_arbiter_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_arbiter_reg[state][1]_0 ),
        .Q(\arbiter_reg[state] [0]));
  (* FSM_ENCODED_STATES = "iSTATE:001,busy_b:100,busy_a:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_arbiter_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .Q(\arbiter_reg[state] [1]));
  FDCE \arbiter_reg[a_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[a_req]0 ),
        .Q(\arbiter_reg[a_req]__0 ));
  FDCE \arbiter_reg[b_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[b_req]0 ),
        .Q(\arbiter_reg[b_req]__0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu
   (\arbiter[sel]__2 ,
    D,
    addr,
    ADDRARDADDR,
    \wb_core[we] ,
    \fetch_engine_reg[pc][17] ,
    \fetch_engine_reg[pc][17]_0 ,
    \fetch_engine_reg[pc][2] ,
    \fetch_engine_reg[pc][6] ,
    \fetch_engine_reg[pc][3] ,
    \execute_engine_reg[ir] ,
    m_axi_wvalid,
    \wb_core[cyc] ,
    m_axi_awvalid,
    WEA,
    m_axi_wstrb,
    \bus_req_o_reg[ben][2] ,
    \bus_req_o_reg[ben][1] ,
    \bus_req_o_reg[ben][0] ,
    rden0,
    Q,
    \fetch_engine_reg[pc][15] ,
    \fetch_engine_reg[pc][17]_1 ,
    m_axi_arready_0,
    m_axi_wready_0,
    m_axi_awready_0,
    pending_reg,
    port_sel_reg,
    \keeper_reg[busy] ,
    irq_active_reg,
    \iodev_req[12][stb] ,
    \fetch_engine_reg[pc][3]_0 ,
    \bus_req_o_reg[data][0] ,
    \bus_req_o_reg[data][31] ,
    \keeper_reg[err] ,
    \keeper_reg[err]_0 ,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_bready,
    \dmem_req[stb] ,
    \bus_req_o_reg[rw] ,
    \bus_req_o_reg[data][0]_0 ,
    \irq_pending_reg[0] ,
    \fetch_engine_reg[pc][16] ,
    \fetch_engine_reg[pc][17]_2 ,
    E,
    \fetch_engine_reg[pc][9] ,
    \fetch_engine_reg[pc][8] ,
    \fetch_engine_reg[pc][11] ,
    \fetch_engine_reg[pc][11]_0 ,
    \iodev_req[3][stb] ,
    \dci[exception_ack] ,
    p_21_in,
    \dci[execute_ack] ,
    \fetch_engine_reg[pc][14] ,
    \dci[resume_ack] ,
    \dci[halt_ack] ,
    \debug_mode_enable.debug_ctrl_reg[running] ,
    \dci_reg[data_reg][31] ,
    rden__0,
    \fetch_engine_reg[pc][6]_0 ,
    \fetch_engine_reg[pc][9]_0 ,
    \fetch_engine_reg[pc][2]_0 ,
    \w_pnt_reg[0] ,
    \fetch_engine_reg[pc][2]_1 ,
    \rx_engine_reg[over] ,
    \fetch_engine_reg[pc][12] ,
    \iodev_req[10][stb] ,
    \fetch_engine_reg[pc][11]_1 ,
    \fetch_engine_reg[pc][11]_2 ,
    \fetch_engine_reg[pc][11]_3 ,
    \bus_req_o_reg[rw]_0 ,
    \iodev_req[11][stb] ,
    m_axi_araddr,
    \fetch_engine_reg[pc][14]_0 ,
    \wb_core[err] ,
    \arbiter_reg[b_req]0 ,
    \arbiter_reg[a_req]0 ,
    clk,
    rstn_sys,
    \cpu_d_rsp[err] ,
    \FSM_onehot_arbiter_reg[state][1] ,
    pending,
    \FSM_onehot_arbiter_reg[state][1]_0 ,
    \arbiter_reg[a_req]__0 ,
    \arbiter_reg[state] ,
    \axi_ctrl_reg[wdat_received] ,
    \axi_ctrl_reg[wadr_received] ,
    m_axi_arready,
    \axi_ctrl_reg[radr_received] ,
    m_axi_wready,
    m_axi_awready,
    \bus_rsp[err]0__5 ,
    \keeper[busy]1__1 ,
    \keeper_reg[busy]__0 ,
    firq_i,
    p_3_in,
    p_2_in,
    \main_rsp[err] ,
    \dci[data_we] ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][6] ,
    data2,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][15] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    empty,
    \bus_rsp_o_reg[data][15]_0 ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \tx_fifo[avail] ,
    \tx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o[data] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][7] ,
    \dm_ctrl_reg[pbuf_en]__0 ,
    \bus_rsp_o[data][31]_i_3 ,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_bresp,
    m_axi_bvalid,
    pending_i_4,
    \arbiter_reg[b_req]__0 ,
    \main_rsp[data] ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[30] ,
    \trap_ctrl_reg[irq_pnd][2] ,
    mti_i,
    \register_file_fpga.reg_file_reg_i_74 ,
    \csr_reg[we] ,
    \dm_reg_reg[halt_req]__0 ,
    p_3_in_0);
  output \arbiter[sel]__2 ;
  output [5:0]D;
  output [12:0]addr;
  output [4:0]ADDRARDADDR;
  output \wb_core[we] ;
  output [11:0]\fetch_engine_reg[pc][17] ;
  output [4:0]\fetch_engine_reg[pc][17]_0 ;
  output \fetch_engine_reg[pc][2] ;
  output [1:0]\fetch_engine_reg[pc][6] ;
  output \fetch_engine_reg[pc][3] ;
  output [1:0]\execute_engine_reg[ir] ;
  output m_axi_wvalid;
  output \wb_core[cyc] ;
  output m_axi_awvalid;
  output [0:0]WEA;
  output [3:0]m_axi_wstrb;
  output [0:0]\bus_req_o_reg[ben][2] ;
  output [0:0]\bus_req_o_reg[ben][1] ;
  output [0:0]\bus_req_o_reg[ben][0] ;
  output rden0;
  output [0:0]Q;
  output \fetch_engine_reg[pc][15] ;
  output \fetch_engine_reg[pc][17]_1 ;
  output m_axi_arready_0;
  output m_axi_wready_0;
  output m_axi_awready_0;
  output pending_reg;
  output port_sel_reg;
  output \keeper_reg[busy] ;
  output irq_active_reg;
  output \iodev_req[12][stb] ;
  output \fetch_engine_reg[pc][3]_0 ;
  output \bus_req_o_reg[data][0] ;
  output [31:0]\bus_req_o_reg[data][31] ;
  output \keeper_reg[err] ;
  output \keeper_reg[err]_0 ;
  output m_axi_arvalid;
  output m_axi_rready;
  output m_axi_bready;
  output \dmem_req[stb] ;
  output \bus_req_o_reg[rw] ;
  output \bus_req_o_reg[data][0]_0 ;
  output \irq_pending_reg[0] ;
  output [2:0]\fetch_engine_reg[pc][16] ;
  output [8:0]\fetch_engine_reg[pc][17]_2 ;
  output [0:0]E;
  output \fetch_engine_reg[pc][9] ;
  output \fetch_engine_reg[pc][8] ;
  output \fetch_engine_reg[pc][11] ;
  output \fetch_engine_reg[pc][11]_0 ;
  output \iodev_req[3][stb] ;
  output \dci[exception_ack] ;
  output p_21_in;
  output \dci[execute_ack] ;
  output [5:0]\fetch_engine_reg[pc][14] ;
  output \dci[resume_ack] ;
  output \dci[halt_ack] ;
  output [0:0]\debug_mode_enable.debug_ctrl_reg[running] ;
  output [30:0]\dci_reg[data_reg][31] ;
  output rden__0;
  output \fetch_engine_reg[pc][6]_0 ;
  output \fetch_engine_reg[pc][9]_0 ;
  output \fetch_engine_reg[pc][2]_0 ;
  output [0:0]\w_pnt_reg[0] ;
  output [0:0]\fetch_engine_reg[pc][2]_1 ;
  output [17:0]\rx_engine_reg[over] ;
  output \fetch_engine_reg[pc][12] ;
  output \iodev_req[10][stb] ;
  output [0:0]\fetch_engine_reg[pc][11]_1 ;
  output [0:0]\fetch_engine_reg[pc][11]_2 ;
  output [1:0]\fetch_engine_reg[pc][11]_3 ;
  output [31:0]\bus_req_o_reg[rw]_0 ;
  output \iodev_req[11][stb] ;
  output [16:0]m_axi_araddr;
  output [5:0]\fetch_engine_reg[pc][14]_0 ;
  output \wb_core[err] ;
  output \arbiter_reg[b_req]0 ;
  output \arbiter_reg[a_req]0 ;
  input clk;
  input rstn_sys;
  input \cpu_d_rsp[err] ;
  input \FSM_onehot_arbiter_reg[state][1] ;
  input pending;
  input \FSM_onehot_arbiter_reg[state][1]_0 ;
  input \arbiter_reg[a_req]__0 ;
  input [1:0]\arbiter_reg[state] ;
  input \axi_ctrl_reg[wdat_received] ;
  input \axi_ctrl_reg[wadr_received] ;
  input m_axi_arready;
  input \axi_ctrl_reg[radr_received] ;
  input m_axi_wready;
  input m_axi_awready;
  input \bus_rsp[err]0__5 ;
  input \keeper[busy]1__1 ;
  input \keeper_reg[busy]__0 ;
  input [2:0]firq_i;
  input [0:0]p_3_in;
  input [0:0]p_2_in;
  input \main_rsp[err] ;
  input \dci[data_we] ;
  input \bus_rsp_o_reg[data][0] ;
  input [29:0]\bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][1] ;
  input [5:0]\bus_rsp_o_reg[data][31]_0 ;
  input [6:0]\bus_rsp_o_reg[data][31]_1 ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5] ;
  input \bus_rsp_o_reg[data][6] ;
  input [0:0]data2;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][15] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input empty;
  input [7:0]\bus_rsp_o_reg[data][15]_0 ;
  input \rx_fifo[avail] ;
  input \rx_fifo[free] ;
  input \tx_fifo[avail] ;
  input \tx_fifo[free] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input [31:0]\bus_rsp_o[data] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][7] ;
  input \dm_ctrl_reg[pbuf_en]__0 ;
  input [0:0]\bus_rsp_o[data][31]_i_3 ;
  input [1:0]m_axi_rresp;
  input m_axi_rvalid;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input pending_i_4;
  input \arbiter_reg[b_req]__0 ;
  input [31:0]\main_rsp[data] ;
  input \rdata_o_reg[23] ;
  input \rdata_o_reg[30] ;
  input [1:0]\trap_ctrl_reg[irq_pnd][2] ;
  input mti_i;
  input \register_file_fpga.reg_file_reg_i_74 ;
  input \csr_reg[we] ;
  input \dm_reg_reg[halt_req]__0 ;
  input [0:0]p_3_in_0;

  wire [4:0]ADDRARDADDR;
  wire [5:0]D;
  wire [0:0]E;
  wire \FSM_onehot_arbiter_reg[state][1] ;
  wire \FSM_onehot_arbiter_reg[state][1]_0 ;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [12:0]addr;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire [31:1]alu_res;
  wire \arbiter[sel]__2 ;
  wire arbiter_err;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wadr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire [0:0]\bus_req_o_reg[ben][0] ;
  wire [0:0]\bus_req_o_reg[ben][1] ;
  wire [0:0]\bus_req_o_reg[ben][2] ;
  wire \bus_req_o_reg[data][0] ;
  wire \bus_req_o_reg[data][0]_0 ;
  wire [31:0]\bus_req_o_reg[data][31] ;
  wire \bus_req_o_reg[rw] ;
  wire [31:0]\bus_req_o_reg[rw]_0 ;
  wire \bus_rsp[err]0__5 ;
  wire [31:0]\bus_rsp_o[data] ;
  wire [0:0]\bus_rsp_o[data][31]_i_3 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][15] ;
  wire [7:0]\bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire [29:0]\bus_rsp_o_reg[data][31] ;
  wire [5:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [6:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][4] ;
  wire \bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][6] ;
  wire \bus_rsp_o_reg[data][7] ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire clk;
  wire cp_valid_1;
  wire [31:0]\cpu_d_req[addr] ;
  wire \cpu_d_rsp[err] ;
  wire [31:0]csr_rdata;
  wire \csr_reg[we] ;
  wire [1:0]\ctrl[alu_cp_trig] ;
  wire [2:0]\ctrl[alu_op] ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \ctrl[cpu_trap] ;
  wire [2:2]\ctrl[ir_funct3] ;
  wire \ctrl[lsu_mo_we] ;
  wire \ctrl[lsu_req] ;
  wire \ctrl[lsu_rw] ;
  wire [4:0]\ctrl[rf_rs2] ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire [0:0]data2;
  wire \dci[data_we] ;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[halt_ack] ;
  wire \dci[resume_ack] ;
  wire [30:0]\dci_reg[data_reg][31] ;
  wire [0:0]\debug_mode_enable.debug_ctrl_reg[running] ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire \dmem_req[stb] ;
  wire empty;
  wire [1:0]\execute_engine_reg[ir] ;
  wire [31:1]\execute_engine_reg[link_pc] ;
  wire \fetch_engine_reg[pc][11] ;
  wire \fetch_engine_reg[pc][11]_0 ;
  wire [0:0]\fetch_engine_reg[pc][11]_1 ;
  wire [0:0]\fetch_engine_reg[pc][11]_2 ;
  wire [1:0]\fetch_engine_reg[pc][11]_3 ;
  wire \fetch_engine_reg[pc][12] ;
  wire [5:0]\fetch_engine_reg[pc][14] ;
  wire [5:0]\fetch_engine_reg[pc][14]_0 ;
  wire \fetch_engine_reg[pc][15] ;
  wire [2:0]\fetch_engine_reg[pc][16] ;
  wire [11:0]\fetch_engine_reg[pc][17] ;
  wire [4:0]\fetch_engine_reg[pc][17]_0 ;
  wire \fetch_engine_reg[pc][17]_1 ;
  wire [8:0]\fetch_engine_reg[pc][17]_2 ;
  wire \fetch_engine_reg[pc][2] ;
  wire \fetch_engine_reg[pc][2]_0 ;
  wire [0:0]\fetch_engine_reg[pc][2]_1 ;
  wire \fetch_engine_reg[pc][3] ;
  wire \fetch_engine_reg[pc][3]_0 ;
  wire [1:0]\fetch_engine_reg[pc][6] ;
  wire \fetch_engine_reg[pc][6]_0 ;
  wire \fetch_engine_reg[pc][8] ;
  wire \fetch_engine_reg[pc][9] ;
  wire \fetch_engine_reg[pc][9]_0 ;
  wire [2:0]firq_i;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_req[3][stb] ;
  wire irq_active_reg;
  wire \irq_pending_reg[0] ;
  wire \keeper[busy]1__1 ;
  wire \keeper_reg[busy] ;
  wire \keeper_reg[busy]__0 ;
  wire \keeper_reg[err] ;
  wire \keeper_reg[err]_0 ;
  wire [16:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire \main_rsp[ack] ;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire [31:0]mem_rdata;
  wire misaligned;
  wire mti_i;
  wire [32:0]\mul[add] ;
  wire neorv32_cpu_alu_inst_n_103;
  wire neorv32_cpu_alu_inst_n_104;
  wire neorv32_cpu_alu_inst_n_105;
  wire neorv32_cpu_alu_inst_n_106;
  wire neorv32_cpu_alu_inst_n_107;
  wire neorv32_cpu_alu_inst_n_108;
  wire neorv32_cpu_alu_inst_n_109;
  wire neorv32_cpu_alu_inst_n_110;
  wire neorv32_cpu_alu_inst_n_111;
  wire neorv32_cpu_alu_inst_n_112;
  wire neorv32_cpu_alu_inst_n_113;
  wire neorv32_cpu_alu_inst_n_114;
  wire neorv32_cpu_alu_inst_n_115;
  wire neorv32_cpu_alu_inst_n_116;
  wire neorv32_cpu_alu_inst_n_117;
  wire neorv32_cpu_alu_inst_n_118;
  wire neorv32_cpu_alu_inst_n_119;
  wire neorv32_cpu_alu_inst_n_120;
  wire neorv32_cpu_alu_inst_n_121;
  wire neorv32_cpu_alu_inst_n_122;
  wire neorv32_cpu_alu_inst_n_123;
  wire neorv32_cpu_alu_inst_n_124;
  wire neorv32_cpu_alu_inst_n_125;
  wire neorv32_cpu_alu_inst_n_126;
  wire neorv32_cpu_alu_inst_n_127;
  wire neorv32_cpu_alu_inst_n_128;
  wire neorv32_cpu_alu_inst_n_129;
  wire neorv32_cpu_alu_inst_n_130;
  wire neorv32_cpu_alu_inst_n_131;
  wire neorv32_cpu_alu_inst_n_132;
  wire neorv32_cpu_alu_inst_n_133;
  wire neorv32_cpu_alu_inst_n_134;
  wire neorv32_cpu_alu_inst_n_135;
  wire neorv32_cpu_alu_inst_n_136;
  wire neorv32_cpu_alu_inst_n_137;
  wire neorv32_cpu_alu_inst_n_138;
  wire neorv32_cpu_alu_inst_n_139;
  wire neorv32_cpu_alu_inst_n_140;
  wire neorv32_cpu_alu_inst_n_141;
  wire neorv32_cpu_alu_inst_n_142;
  wire neorv32_cpu_alu_inst_n_143;
  wire neorv32_cpu_alu_inst_n_144;
  wire neorv32_cpu_alu_inst_n_145;
  wire neorv32_cpu_alu_inst_n_146;
  wire neorv32_cpu_alu_inst_n_147;
  wire neorv32_cpu_alu_inst_n_148;
  wire neorv32_cpu_alu_inst_n_149;
  wire neorv32_cpu_alu_inst_n_150;
  wire neorv32_cpu_alu_inst_n_151;
  wire neorv32_cpu_alu_inst_n_152;
  wire neorv32_cpu_alu_inst_n_153;
  wire neorv32_cpu_alu_inst_n_154;
  wire neorv32_cpu_alu_inst_n_155;
  wire neorv32_cpu_alu_inst_n_156;
  wire neorv32_cpu_alu_inst_n_157;
  wire neorv32_cpu_alu_inst_n_158;
  wire neorv32_cpu_alu_inst_n_159;
  wire neorv32_cpu_alu_inst_n_160;
  wire neorv32_cpu_alu_inst_n_161;
  wire neorv32_cpu_alu_inst_n_162;
  wire neorv32_cpu_alu_inst_n_163;
  wire neorv32_cpu_alu_inst_n_164;
  wire neorv32_cpu_alu_inst_n_36;
  wire neorv32_cpu_alu_inst_n_37;
  wire neorv32_cpu_alu_inst_n_38;
  wire neorv32_cpu_alu_inst_n_39;
  wire neorv32_cpu_alu_inst_n_40;
  wire neorv32_cpu_alu_inst_n_41;
  wire neorv32_cpu_alu_inst_n_42;
  wire neorv32_cpu_alu_inst_n_43;
  wire neorv32_cpu_alu_inst_n_44;
  wire neorv32_cpu_alu_inst_n_45;
  wire neorv32_cpu_alu_inst_n_46;
  wire neorv32_cpu_alu_inst_n_47;
  wire neorv32_cpu_alu_inst_n_48;
  wire neorv32_cpu_alu_inst_n_49;
  wire neorv32_cpu_alu_inst_n_50;
  wire neorv32_cpu_alu_inst_n_51;
  wire neorv32_cpu_alu_inst_n_52;
  wire neorv32_cpu_alu_inst_n_53;
  wire neorv32_cpu_alu_inst_n_54;
  wire neorv32_cpu_alu_inst_n_55;
  wire neorv32_cpu_alu_inst_n_56;
  wire neorv32_cpu_alu_inst_n_57;
  wire neorv32_cpu_alu_inst_n_58;
  wire neorv32_cpu_alu_inst_n_59;
  wire neorv32_cpu_alu_inst_n_60;
  wire neorv32_cpu_alu_inst_n_61;
  wire neorv32_cpu_alu_inst_n_62;
  wire neorv32_cpu_alu_inst_n_63;
  wire neorv32_cpu_alu_inst_n_64;
  wire neorv32_cpu_alu_inst_n_65;
  wire neorv32_cpu_alu_inst_n_66;
  wire neorv32_cpu_alu_inst_n_67;
  wire neorv32_cpu_alu_inst_n_68;
  wire neorv32_cpu_alu_inst_n_69;
  wire neorv32_cpu_alu_inst_n_70;
  wire neorv32_cpu_control_inst_n_235;
  wire neorv32_cpu_control_inst_n_25;
  wire neorv32_cpu_control_inst_n_268;
  wire neorv32_cpu_control_inst_n_283;
  wire neorv32_cpu_control_inst_n_284;
  wire neorv32_cpu_control_inst_n_285;
  wire neorv32_cpu_control_inst_n_286;
  wire neorv32_cpu_control_inst_n_287;
  wire neorv32_cpu_control_inst_n_288;
  wire neorv32_cpu_control_inst_n_289;
  wire neorv32_cpu_control_inst_n_323;
  wire neorv32_cpu_control_inst_n_324;
  wire neorv32_cpu_control_inst_n_325;
  wire neorv32_cpu_control_inst_n_326;
  wire neorv32_cpu_control_inst_n_327;
  wire neorv32_cpu_control_inst_n_328;
  wire neorv32_cpu_control_inst_n_329;
  wire neorv32_cpu_control_inst_n_330;
  wire neorv32_cpu_control_inst_n_331;
  wire neorv32_cpu_control_inst_n_332;
  wire neorv32_cpu_control_inst_n_333;
  wire neorv32_cpu_control_inst_n_334;
  wire neorv32_cpu_control_inst_n_335;
  wire neorv32_cpu_control_inst_n_336;
  wire neorv32_cpu_control_inst_n_337;
  wire neorv32_cpu_control_inst_n_338;
  wire neorv32_cpu_control_inst_n_339;
  wire neorv32_cpu_control_inst_n_34;
  wire neorv32_cpu_control_inst_n_340;
  wire neorv32_cpu_control_inst_n_341;
  wire neorv32_cpu_control_inst_n_342;
  wire neorv32_cpu_control_inst_n_343;
  wire neorv32_cpu_control_inst_n_344;
  wire neorv32_cpu_control_inst_n_345;
  wire neorv32_cpu_control_inst_n_346;
  wire neorv32_cpu_control_inst_n_347;
  wire neorv32_cpu_control_inst_n_348;
  wire neorv32_cpu_control_inst_n_349;
  wire neorv32_cpu_control_inst_n_350;
  wire neorv32_cpu_control_inst_n_351;
  wire neorv32_cpu_control_inst_n_352;
  wire neorv32_cpu_control_inst_n_353;
  wire neorv32_cpu_control_inst_n_354;
  wire neorv32_cpu_control_inst_n_357;
  wire neorv32_cpu_control_inst_n_358;
  wire neorv32_cpu_control_inst_n_359;
  wire neorv32_cpu_control_inst_n_360;
  wire neorv32_cpu_control_inst_n_361;
  wire neorv32_cpu_control_inst_n_362;
  wire neorv32_cpu_control_inst_n_363;
  wire neorv32_cpu_control_inst_n_364;
  wire neorv32_cpu_control_inst_n_365;
  wire neorv32_cpu_control_inst_n_366;
  wire neorv32_cpu_control_inst_n_367;
  wire neorv32_cpu_control_inst_n_368;
  wire neorv32_cpu_control_inst_n_369;
  wire neorv32_cpu_control_inst_n_370;
  wire neorv32_cpu_control_inst_n_371;
  wire neorv32_cpu_control_inst_n_372;
  wire neorv32_cpu_control_inst_n_373;
  wire neorv32_cpu_control_inst_n_374;
  wire neorv32_cpu_control_inst_n_375;
  wire neorv32_cpu_control_inst_n_376;
  wire neorv32_cpu_control_inst_n_377;
  wire neorv32_cpu_control_inst_n_378;
  wire neorv32_cpu_control_inst_n_379;
  wire neorv32_cpu_control_inst_n_38;
  wire neorv32_cpu_control_inst_n_380;
  wire neorv32_cpu_control_inst_n_381;
  wire neorv32_cpu_control_inst_n_382;
  wire neorv32_cpu_control_inst_n_383;
  wire neorv32_cpu_control_inst_n_384;
  wire neorv32_cpu_control_inst_n_385;
  wire neorv32_cpu_control_inst_n_386;
  wire neorv32_cpu_control_inst_n_387;
  wire neorv32_cpu_control_inst_n_388;
  wire neorv32_cpu_control_inst_n_389;
  wire neorv32_cpu_control_inst_n_39;
  wire neorv32_cpu_control_inst_n_390;
  wire neorv32_cpu_control_inst_n_391;
  wire neorv32_cpu_control_inst_n_392;
  wire neorv32_cpu_control_inst_n_393;
  wire neorv32_cpu_control_inst_n_394;
  wire neorv32_cpu_control_inst_n_395;
  wire neorv32_cpu_control_inst_n_396;
  wire neorv32_cpu_control_inst_n_397;
  wire neorv32_cpu_control_inst_n_398;
  wire neorv32_cpu_control_inst_n_399;
  wire neorv32_cpu_control_inst_n_40;
  wire neorv32_cpu_control_inst_n_400;
  wire neorv32_cpu_control_inst_n_401;
  wire neorv32_cpu_control_inst_n_402;
  wire neorv32_cpu_control_inst_n_403;
  wire neorv32_cpu_control_inst_n_404;
  wire neorv32_cpu_control_inst_n_405;
  wire neorv32_cpu_control_inst_n_406;
  wire neorv32_cpu_control_inst_n_407;
  wire neorv32_cpu_control_inst_n_408;
  wire neorv32_cpu_control_inst_n_409;
  wire neorv32_cpu_control_inst_n_41;
  wire neorv32_cpu_control_inst_n_410;
  wire neorv32_cpu_control_inst_n_411;
  wire neorv32_cpu_control_inst_n_412;
  wire neorv32_cpu_control_inst_n_413;
  wire neorv32_cpu_control_inst_n_414;
  wire neorv32_cpu_control_inst_n_415;
  wire neorv32_cpu_control_inst_n_416;
  wire neorv32_cpu_control_inst_n_417;
  wire neorv32_cpu_control_inst_n_418;
  wire neorv32_cpu_control_inst_n_419;
  wire neorv32_cpu_control_inst_n_420;
  wire neorv32_cpu_control_inst_n_421;
  wire neorv32_cpu_control_inst_n_422;
  wire neorv32_cpu_control_inst_n_457;
  wire neorv32_cpu_control_inst_n_458;
  wire neorv32_cpu_control_inst_n_459;
  wire neorv32_cpu_control_inst_n_462;
  wire neorv32_cpu_control_inst_n_463;
  wire neorv32_cpu_control_inst_n_464;
  wire neorv32_cpu_control_inst_n_465;
  wire neorv32_cpu_control_inst_n_466;
  wire neorv32_cpu_control_inst_n_467;
  wire neorv32_cpu_control_inst_n_468;
  wire neorv32_cpu_control_inst_n_469;
  wire neorv32_cpu_control_inst_n_470;
  wire neorv32_cpu_control_inst_n_471;
  wire neorv32_cpu_control_inst_n_472;
  wire neorv32_cpu_control_inst_n_473;
  wire neorv32_cpu_control_inst_n_474;
  wire neorv32_cpu_control_inst_n_475;
  wire neorv32_cpu_control_inst_n_476;
  wire neorv32_cpu_control_inst_n_477;
  wire neorv32_cpu_control_inst_n_478;
  wire neorv32_cpu_control_inst_n_479;
  wire neorv32_cpu_control_inst_n_480;
  wire neorv32_cpu_control_inst_n_481;
  wire neorv32_cpu_control_inst_n_482;
  wire neorv32_cpu_control_inst_n_483;
  wire neorv32_cpu_control_inst_n_484;
  wire neorv32_cpu_control_inst_n_485;
  wire neorv32_cpu_control_inst_n_486;
  wire neorv32_cpu_control_inst_n_487;
  wire neorv32_cpu_control_inst_n_488;
  wire neorv32_cpu_control_inst_n_489;
  wire neorv32_cpu_control_inst_n_490;
  wire neorv32_cpu_control_inst_n_491;
  wire neorv32_cpu_control_inst_n_492;
  wire neorv32_cpu_control_inst_n_493;
  wire neorv32_cpu_control_inst_n_494;
  wire neorv32_cpu_control_inst_n_495;
  wire neorv32_cpu_control_inst_n_496;
  wire neorv32_cpu_control_inst_n_497;
  wire neorv32_cpu_control_inst_n_498;
  wire neorv32_cpu_control_inst_n_499;
  wire neorv32_cpu_control_inst_n_500;
  wire neorv32_cpu_control_inst_n_501;
  wire neorv32_cpu_control_inst_n_502;
  wire neorv32_cpu_control_inst_n_503;
  wire neorv32_cpu_control_inst_n_504;
  wire neorv32_cpu_control_inst_n_505;
  wire neorv32_cpu_control_inst_n_506;
  wire neorv32_cpu_control_inst_n_507;
  wire neorv32_cpu_control_inst_n_508;
  wire neorv32_cpu_control_inst_n_509;
  wire neorv32_cpu_control_inst_n_510;
  wire neorv32_cpu_control_inst_n_511;
  wire neorv32_cpu_control_inst_n_512;
  wire neorv32_cpu_control_inst_n_513;
  wire neorv32_cpu_control_inst_n_514;
  wire neorv32_cpu_control_inst_n_515;
  wire neorv32_cpu_control_inst_n_516;
  wire neorv32_cpu_control_inst_n_517;
  wire neorv32_cpu_control_inst_n_518;
  wire neorv32_cpu_control_inst_n_519;
  wire neorv32_cpu_control_inst_n_520;
  wire neorv32_cpu_control_inst_n_521;
  wire neorv32_cpu_control_inst_n_522;
  wire neorv32_cpu_control_inst_n_523;
  wire neorv32_cpu_control_inst_n_524;
  wire neorv32_cpu_control_inst_n_525;
  wire neorv32_cpu_control_inst_n_526;
  wire neorv32_cpu_control_inst_n_527;
  wire [1:0]\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ;
  wire neorv32_cpu_lsu_inst_n_2;
  wire neorv32_cpu_lsu_inst_n_8;
  wire neorv32_cpu_lsu_inst_n_82;
  wire neorv32_cpu_lsu_inst_n_9;
  wire neorv32_cpu_regfile_inst_n_100;
  wire neorv32_cpu_regfile_inst_n_101;
  wire neorv32_cpu_regfile_inst_n_102;
  wire neorv32_cpu_regfile_inst_n_103;
  wire neorv32_cpu_regfile_inst_n_104;
  wire neorv32_cpu_regfile_inst_n_105;
  wire neorv32_cpu_regfile_inst_n_106;
  wire neorv32_cpu_regfile_inst_n_107;
  wire neorv32_cpu_regfile_inst_n_108;
  wire neorv32_cpu_regfile_inst_n_109;
  wire neorv32_cpu_regfile_inst_n_110;
  wire neorv32_cpu_regfile_inst_n_111;
  wire neorv32_cpu_regfile_inst_n_112;
  wire neorv32_cpu_regfile_inst_n_113;
  wire neorv32_cpu_regfile_inst_n_114;
  wire neorv32_cpu_regfile_inst_n_115;
  wire neorv32_cpu_regfile_inst_n_116;
  wire neorv32_cpu_regfile_inst_n_117;
  wire neorv32_cpu_regfile_inst_n_118;
  wire neorv32_cpu_regfile_inst_n_119;
  wire neorv32_cpu_regfile_inst_n_120;
  wire neorv32_cpu_regfile_inst_n_121;
  wire neorv32_cpu_regfile_inst_n_124;
  wire neorv32_cpu_regfile_inst_n_64;
  wire neorv32_cpu_regfile_inst_n_65;
  wire neorv32_cpu_regfile_inst_n_66;
  wire neorv32_cpu_regfile_inst_n_67;
  wire neorv32_cpu_regfile_inst_n_68;
  wire neorv32_cpu_regfile_inst_n_69;
  wire neorv32_cpu_regfile_inst_n_70;
  wire neorv32_cpu_regfile_inst_n_71;
  wire neorv32_cpu_regfile_inst_n_72;
  wire neorv32_cpu_regfile_inst_n_73;
  wire neorv32_cpu_regfile_inst_n_74;
  wire neorv32_cpu_regfile_inst_n_75;
  wire neorv32_cpu_regfile_inst_n_76;
  wire neorv32_cpu_regfile_inst_n_77;
  wire neorv32_cpu_regfile_inst_n_78;
  wire neorv32_cpu_regfile_inst_n_79;
  wire neorv32_cpu_regfile_inst_n_80;
  wire neorv32_cpu_regfile_inst_n_81;
  wire neorv32_cpu_regfile_inst_n_82;
  wire neorv32_cpu_regfile_inst_n_83;
  wire neorv32_cpu_regfile_inst_n_84;
  wire neorv32_cpu_regfile_inst_n_85;
  wire neorv32_cpu_regfile_inst_n_86;
  wire neorv32_cpu_regfile_inst_n_87;
  wire neorv32_cpu_regfile_inst_n_88;
  wire neorv32_cpu_regfile_inst_n_90;
  wire neorv32_cpu_regfile_inst_n_91;
  wire neorv32_cpu_regfile_inst_n_92;
  wire neorv32_cpu_regfile_inst_n_93;
  wire neorv32_cpu_regfile_inst_n_94;
  wire neorv32_cpu_regfile_inst_n_95;
  wire neorv32_cpu_regfile_inst_n_96;
  wire neorv32_cpu_regfile_inst_n_97;
  wire neorv32_cpu_regfile_inst_n_98;
  wire neorv32_cpu_regfile_inst_n_99;
  wire [0:0]opa;
  wire [4:0]opa_addr;
  wire [1:0]p_0_in;
  wire [30:16]p_0_in_0;
  wire p_21_in;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire [0:0]p_3_in_0;
  wire p_8_in;
  wire pending;
  wire pending_i_4;
  wire pending_reg;
  wire port_sel_reg;
  wire \rdata_o_reg[23] ;
  wire \rdata_o_reg[30] ;
  wire rden0;
  wire rden__0;
  wire \register_file_fpga.reg_file_reg_i_74 ;
  wire [31:0]rf_wdata;
  wire rf_we;
  wire [31:0]rs1;
  wire [31:0]rs2;
  wire rstn_sys;
  wire [17:0]\rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg] ;
  wire [1:0]\trap_ctrl_reg[irq_pnd][2] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire [0:0]\w_pnt_reg[0] ;
  wire \wb_core[cyc] ;
  wire \wb_core[err] ;
  wire \wb_core[we] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu neorv32_cpu_alu_inst
       (.CO(neorv32_cpu_alu_inst_n_37),
        .D({neorv32_cpu_control_inst_n_463,neorv32_cpu_control_inst_n_464,neorv32_cpu_control_inst_n_465,neorv32_cpu_control_inst_n_466,neorv32_cpu_control_inst_n_467,neorv32_cpu_control_inst_n_468,neorv32_cpu_control_inst_n_469,neorv32_cpu_control_inst_n_470,neorv32_cpu_control_inst_n_471,neorv32_cpu_control_inst_n_472,neorv32_cpu_control_inst_n_473,neorv32_cpu_control_inst_n_474,neorv32_cpu_control_inst_n_475,neorv32_cpu_control_inst_n_476,neorv32_cpu_control_inst_n_477,neorv32_cpu_control_inst_n_478,neorv32_cpu_control_inst_n_479,neorv32_cpu_control_inst_n_480,neorv32_cpu_control_inst_n_481,neorv32_cpu_control_inst_n_482,neorv32_cpu_control_inst_n_483,neorv32_cpu_control_inst_n_484,neorv32_cpu_control_inst_n_485,neorv32_cpu_control_inst_n_486,neorv32_cpu_control_inst_n_487,neorv32_cpu_control_inst_n_488,neorv32_cpu_control_inst_n_489,neorv32_cpu_control_inst_n_490,neorv32_cpu_control_inst_n_491,neorv32_cpu_control_inst_n_492,neorv32_cpu_control_inst_n_493,neorv32_cpu_control_inst_n_494}),
        .DI(neorv32_cpu_control_inst_n_41),
        .Q(p_8_in),
        .S(neorv32_cpu_regfile_inst_n_124),
        .\_inferred__4/i__carry (neorv32_cpu_control_inst_n_357),
        .\_inferred__4/i__carry__7 (neorv32_cpu_control_inst_n_358),
        .alu_add(alu_add[31:1]),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl_reg[out_en] (neorv32_cpu_alu_inst_n_70),
        .\ctrl_reg[rs2_abs][31] ({neorv32_cpu_control_inst_n_496,neorv32_cpu_control_inst_n_497,neorv32_cpu_control_inst_n_498,neorv32_cpu_control_inst_n_499,neorv32_cpu_control_inst_n_500,neorv32_cpu_control_inst_n_501,neorv32_cpu_control_inst_n_502,neorv32_cpu_control_inst_n_503,neorv32_cpu_control_inst_n_504,neorv32_cpu_control_inst_n_505,neorv32_cpu_control_inst_n_506,neorv32_cpu_control_inst_n_507,neorv32_cpu_control_inst_n_508,neorv32_cpu_control_inst_n_509,neorv32_cpu_control_inst_n_510,neorv32_cpu_control_inst_n_511,neorv32_cpu_control_inst_n_512,neorv32_cpu_control_inst_n_513,neorv32_cpu_control_inst_n_514,neorv32_cpu_control_inst_n_515,neorv32_cpu_control_inst_n_516,neorv32_cpu_control_inst_n_517,neorv32_cpu_control_inst_n_518,neorv32_cpu_control_inst_n_519,neorv32_cpu_control_inst_n_520,neorv32_cpu_control_inst_n_521,neorv32_cpu_control_inst_n_522,neorv32_cpu_control_inst_n_523,neorv32_cpu_control_inst_n_524,neorv32_cpu_control_inst_n_525,neorv32_cpu_control_inst_n_526,neorv32_cpu_control_inst_n_527}),
        .\div_reg[sign_mod] (neorv32_cpu_regfile_inst_n_90),
        .\div_reg[sign_mod]_0 (\ctrl[alu_cp_trig] ),
        .\divider_core_serial.div_reg[quotient][30] ({neorv32_cpu_alu_inst_n_103,neorv32_cpu_alu_inst_n_104,neorv32_cpu_alu_inst_n_105,neorv32_cpu_alu_inst_n_106,neorv32_cpu_alu_inst_n_107,neorv32_cpu_alu_inst_n_108,neorv32_cpu_alu_inst_n_109,neorv32_cpu_alu_inst_n_110,neorv32_cpu_alu_inst_n_111,neorv32_cpu_alu_inst_n_112,neorv32_cpu_alu_inst_n_113,neorv32_cpu_alu_inst_n_114,neorv32_cpu_alu_inst_n_115,neorv32_cpu_alu_inst_n_116,neorv32_cpu_alu_inst_n_117,neorv32_cpu_alu_inst_n_118,neorv32_cpu_alu_inst_n_119,neorv32_cpu_alu_inst_n_120,neorv32_cpu_alu_inst_n_121,neorv32_cpu_alu_inst_n_122,neorv32_cpu_alu_inst_n_123,neorv32_cpu_alu_inst_n_124,neorv32_cpu_alu_inst_n_125,neorv32_cpu_alu_inst_n_126,neorv32_cpu_alu_inst_n_127,neorv32_cpu_alu_inst_n_128,neorv32_cpu_alu_inst_n_129,neorv32_cpu_alu_inst_n_130,neorv32_cpu_alu_inst_n_131,neorv32_cpu_alu_inst_n_132,neorv32_cpu_alu_inst_n_133}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_control_inst_n_323,neorv32_cpu_control_inst_n_324,neorv32_cpu_control_inst_n_325,neorv32_cpu_control_inst_n_326,neorv32_cpu_control_inst_n_327,neorv32_cpu_control_inst_n_328,neorv32_cpu_control_inst_n_329,neorv32_cpu_control_inst_n_330,neorv32_cpu_control_inst_n_331,neorv32_cpu_control_inst_n_332,neorv32_cpu_control_inst_n_333,neorv32_cpu_control_inst_n_334,neorv32_cpu_control_inst_n_335,neorv32_cpu_control_inst_n_336,neorv32_cpu_control_inst_n_337,neorv32_cpu_control_inst_n_338,neorv32_cpu_control_inst_n_339,neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354}),
        .\execute_engine_reg[ir] ({\ctrl[ir_funct3] ,\execute_engine_reg[ir] }),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][0] (neorv32_cpu_control_inst_n_39),
        .\multiplier_core_serial.mul_reg[prod][31] ({neorv32_cpu_alu_inst_n_38,neorv32_cpu_alu_inst_n_39,neorv32_cpu_alu_inst_n_40,neorv32_cpu_alu_inst_n_41,neorv32_cpu_alu_inst_n_42,neorv32_cpu_alu_inst_n_43,neorv32_cpu_alu_inst_n_44,neorv32_cpu_alu_inst_n_45,neorv32_cpu_alu_inst_n_46,neorv32_cpu_alu_inst_n_47,neorv32_cpu_alu_inst_n_48,neorv32_cpu_alu_inst_n_49,neorv32_cpu_alu_inst_n_50,neorv32_cpu_alu_inst_n_51,neorv32_cpu_alu_inst_n_52,neorv32_cpu_alu_inst_n_53,neorv32_cpu_alu_inst_n_54,neorv32_cpu_alu_inst_n_55,neorv32_cpu_alu_inst_n_56,neorv32_cpu_alu_inst_n_57,neorv32_cpu_alu_inst_n_58,neorv32_cpu_alu_inst_n_59,neorv32_cpu_alu_inst_n_60,neorv32_cpu_alu_inst_n_61,neorv32_cpu_alu_inst_n_62,neorv32_cpu_alu_inst_n_63,neorv32_cpu_alu_inst_n_64,neorv32_cpu_alu_inst_n_65,neorv32_cpu_alu_inst_n_66,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69}),
        .\multiplier_core_serial.mul_reg[prod][63] ({neorv32_cpu_control_inst_n_359,neorv32_cpu_control_inst_n_360,neorv32_cpu_control_inst_n_361,neorv32_cpu_control_inst_n_362,neorv32_cpu_control_inst_n_363,neorv32_cpu_control_inst_n_364,neorv32_cpu_control_inst_n_365,neorv32_cpu_control_inst_n_366,neorv32_cpu_control_inst_n_367,neorv32_cpu_control_inst_n_368,neorv32_cpu_control_inst_n_369,neorv32_cpu_control_inst_n_370,neorv32_cpu_control_inst_n_371,neorv32_cpu_control_inst_n_372,neorv32_cpu_control_inst_n_373,neorv32_cpu_control_inst_n_374,neorv32_cpu_control_inst_n_375,neorv32_cpu_control_inst_n_376,neorv32_cpu_control_inst_n_377,neorv32_cpu_control_inst_n_378,neorv32_cpu_control_inst_n_379,neorv32_cpu_control_inst_n_380,neorv32_cpu_control_inst_n_381,neorv32_cpu_control_inst_n_382,neorv32_cpu_control_inst_n_383,neorv32_cpu_control_inst_n_384,neorv32_cpu_control_inst_n_385,neorv32_cpu_control_inst_n_386,neorv32_cpu_control_inst_n_387,neorv32_cpu_control_inst_n_388,neorv32_cpu_control_inst_n_389,neorv32_cpu_control_inst_n_390,neorv32_cpu_control_inst_n_391,neorv32_cpu_control_inst_n_392,neorv32_cpu_control_inst_n_393,neorv32_cpu_control_inst_n_394,neorv32_cpu_control_inst_n_395,neorv32_cpu_control_inst_n_396,neorv32_cpu_control_inst_n_397,neorv32_cpu_control_inst_n_398,neorv32_cpu_control_inst_n_399,neorv32_cpu_control_inst_n_400,neorv32_cpu_control_inst_n_401,neorv32_cpu_control_inst_n_402,neorv32_cpu_control_inst_n_403,neorv32_cpu_control_inst_n_404,neorv32_cpu_control_inst_n_405,neorv32_cpu_control_inst_n_406,neorv32_cpu_control_inst_n_407,neorv32_cpu_control_inst_n_408,neorv32_cpu_control_inst_n_409,neorv32_cpu_control_inst_n_410,neorv32_cpu_control_inst_n_411,neorv32_cpu_control_inst_n_412,neorv32_cpu_control_inst_n_413,neorv32_cpu_control_inst_n_414,neorv32_cpu_control_inst_n_415,neorv32_cpu_control_inst_n_416,neorv32_cpu_control_inst_n_417,neorv32_cpu_control_inst_n_418,neorv32_cpu_control_inst_n_419,neorv32_cpu_control_inst_n_420,neorv32_cpu_control_inst_n_421,neorv32_cpu_control_inst_n_422}),
        .\register_file_fpga.reg_file_reg_i_205 (neorv32_cpu_control_inst_n_40),
        .\register_file_fpga.reg_file_reg_i_211 (neorv32_cpu_control_inst_n_38),
        .\register_file_fpga.reg_file_reg_i_70 (\ctrl[alu_op] [1:0]),
        .\register_file_fpga.reg_file_reg_i_74 (\register_file_fpga.reg_file_reg_i_74 ),
        .rs2_o(rs2[31:1]),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][1] (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .\serial_shifter.shifter_reg[cnt][1]_0 (p_0_in),
        .\serial_shifter.shifter_reg[cnt][2] (neorv32_cpu_control_inst_n_459),
        .\serial_shifter.shifter_reg[cnt][3] (neorv32_cpu_control_inst_n_458),
        .\serial_shifter.shifter_reg[cnt][4] (neorv32_cpu_control_inst_n_457),
        .\serial_shifter.shifter_reg[done_ff]__0 (neorv32_cpu_alu_inst_n_134),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (neorv32_cpu_alu_inst_n_135),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (neorv32_cpu_alu_inst_n_136),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (neorv32_cpu_alu_inst_n_145),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (neorv32_cpu_alu_inst_n_146),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (neorv32_cpu_alu_inst_n_147),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (neorv32_cpu_alu_inst_n_148),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (neorv32_cpu_alu_inst_n_149),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (neorv32_cpu_alu_inst_n_150),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (neorv32_cpu_alu_inst_n_151),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (neorv32_cpu_alu_inst_n_152),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (neorv32_cpu_alu_inst_n_153),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (neorv32_cpu_alu_inst_n_154),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (neorv32_cpu_alu_inst_n_137),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (neorv32_cpu_alu_inst_n_155),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (neorv32_cpu_alu_inst_n_156),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (neorv32_cpu_alu_inst_n_157),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (neorv32_cpu_alu_inst_n_158),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (neorv32_cpu_alu_inst_n_159),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (neorv32_cpu_alu_inst_n_160),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (neorv32_cpu_alu_inst_n_161),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (neorv32_cpu_alu_inst_n_162),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (neorv32_cpu_alu_inst_n_163),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (neorv32_cpu_alu_inst_n_164),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (neorv32_cpu_alu_inst_n_138),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (neorv32_cpu_alu_inst_n_139),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (neorv32_cpu_alu_inst_n_140),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (neorv32_cpu_alu_inst_n_141),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (neorv32_cpu_alu_inst_n_142),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (neorv32_cpu_alu_inst_n_143),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (neorv32_cpu_alu_inst_n_144),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl_reg[exc_buf][1] (neorv32_cpu_alu_inst_n_36));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control neorv32_cpu_control_inst
       (.ADDRARDADDR({ADDRARDADDR[3],ADDRARDADDR[0]}),
        .CO(neorv32_cpu_alu_inst_n_37),
        .D(D),
        .DI(neorv32_cpu_control_inst_n_41),
        .DOADO(rs1),
        .DOBDO(rs2),
        .E(E),
        .\FSM_onehot_ctrl_reg[state][1] (neorv32_cpu_control_inst_n_357),
        .\FSM_sequential_execute_engine_reg[state][0]_0 (neorv32_cpu_alu_inst_n_36),
        .\FSM_sequential_execute_engine_reg[state][3]_0 (\ctrl[lsu_mo_we] ),
        .\FSM_sequential_fetch_engine[state][1]_i_2 (neorv32_cpu_lsu_inst_n_8),
        .\FSM_sequential_fetch_engine[state][1]_i_2_0 (neorv32_cpu_lsu_inst_n_9),
        .O({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .Q({\ctrl[rf_rs2] ,\ctrl[ir_funct3] ,\execute_engine_reg[ir] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .WEA(WEA),
        .addr({addr[12:8],addr[3:2]}),
        .alu_add(alu_add),
        .alu_cmp(alu_cmp),
        .alu_res(alu_res),
        .arbiter_err(arbiter_err),
        .\arbiter_reg[a_req] (neorv32_cpu_control_inst_n_25),
        .\arbiter_reg[a_req]0 (\arbiter_reg[a_req]0 ),
        .\arbiter_reg[a_req]__0 (\arbiter_reg[a_req]__0 ),
        .\arbiter_reg[b_req] (\arbiter[sel]__2 ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .arbiter_req_reg(neorv32_cpu_lsu_inst_n_2),
        .\bus_req_o_reg[ben][0] (\bus_req_o_reg[ben][0] ),
        .\bus_req_o_reg[ben][1] (\bus_req_o_reg[ben][1] ),
        .\bus_req_o_reg[ben][2] (\bus_req_o_reg[ben][2] ),
        .\bus_req_o_reg[data][0] (\bus_req_o_reg[data][0]_0 ),
        .\bus_req_o_reg[rw] (\bus_req_o_reg[rw] ),
        .\bus_req_o_reg[rw]_0 (\bus_req_o_reg[rw]_0 ),
        .\bus_rsp_o[data] (\bus_rsp_o[data] ),
        .\bus_rsp_o[data][31]_i_3 (\bus_rsp_o[data][31]_i_3 ),
        .\bus_rsp_o_reg[data][0] (\bus_rsp_o_reg[data][0] ),
        .\bus_rsp_o_reg[data][10] (\bus_rsp_o_reg[data][10] ),
        .\bus_rsp_o_reg[data][11] (\bus_rsp_o_reg[data][11] ),
        .\bus_rsp_o_reg[data][13] (\bus_rsp_o_reg[data][13] ),
        .\bus_rsp_o_reg[data][15] (\bus_rsp_o_reg[data][15] ),
        .\bus_rsp_o_reg[data][15]_0 (\bus_rsp_o_reg[data][15]_0 ),
        .\bus_rsp_o_reg[data][17] (\bus_rsp_o_reg[data][17] ),
        .\bus_rsp_o_reg[data][19] (\bus_rsp_o_reg[data][19] ),
        .\bus_rsp_o_reg[data][1] (\bus_rsp_o_reg[data][1] ),
        .\bus_rsp_o_reg[data][20] (\bus_rsp_o_reg[data][20] ),
        .\bus_rsp_o_reg[data][21] (\bus_rsp_o_reg[data][21] ),
        .\bus_rsp_o_reg[data][22] (\bus_rsp_o_reg[data][22] ),
        .\bus_rsp_o_reg[data][23] (\bus_rsp_o_reg[data][23] ),
        .\bus_rsp_o_reg[data][24] (\bus_rsp_o_reg[data][24] ),
        .\bus_rsp_o_reg[data][25] (\bus_rsp_o_reg[data][25] ),
        .\bus_rsp_o_reg[data][27] (\bus_rsp_o_reg[data][27] ),
        .\bus_rsp_o_reg[data][28] (\bus_rsp_o_reg[data][28] ),
        .\bus_rsp_o_reg[data][29] (\bus_rsp_o_reg[data][29] ),
        .\bus_rsp_o_reg[data][2] (\bus_rsp_o_reg[data][2] ),
        .\bus_rsp_o_reg[data][30] (\bus_rsp_o_reg[data][30] ),
        .\bus_rsp_o_reg[data][30]_0 (\bus_rsp_o_reg[data][30]_0 ),
        .\bus_rsp_o_reg[data][31] (\bus_rsp_o_reg[data][31] ),
        .\bus_rsp_o_reg[data][31]_0 (\bus_rsp_o_reg[data][31]_0 ),
        .\bus_rsp_o_reg[data][31]_1 (\bus_rsp_o_reg[data][31]_1 ),
        .\bus_rsp_o_reg[data][4] (\bus_rsp_o_reg[data][4] ),
        .\bus_rsp_o_reg[data][5] (\bus_rsp_o_reg[data][5] ),
        .\bus_rsp_o_reg[data][6] (\bus_rsp_o_reg[data][6] ),
        .\bus_rsp_o_reg[data][7] (\bus_rsp_o_reg[data][7] ),
        .\bus_rsp_o_reg[data][8] (\bus_rsp_o_reg[data][8] ),
        .\bus_rsp_o_reg[data][9] (\bus_rsp_o_reg[data][9] ),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\csr_reg[rdata][31]_0 (csr_rdata),
        .\csr_reg[we]_0 (\csr_reg[we] ),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl[lsu_req] (\ctrl[lsu_req] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl_nxt[rf_zero_we] (\ctrl_nxt[rf_zero_we] ),
        .\ctrl_reg[alu_cp_trig][1]_0 (\ctrl[alu_cp_trig] ),
        .\ctrl_reg[alu_op][0]_0 (neorv32_cpu_control_inst_n_495),
        .\ctrl_reg[alu_op][1]_0 (neorv32_cpu_control_inst_n_462),
        .\ctrl_reg[alu_op][2]_0 (\ctrl[alu_op] ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[lsu_req]_0 (neorv32_cpu_control_inst_n_289),
        .data2(data2),
        .\dci[data_we] (\dci[data_we] ),
        .\dci[exception_ack] (\dci[exception_ack] ),
        .\dci[execute_ack] (\dci[execute_ack] ),
        .\dci[halt_ack] (\dci[halt_ack] ),
        .\dci[resume_ack] (\dci[resume_ack] ),
        .\dci_reg[data_reg][31] (\dci_reg[data_reg][31] ),
        .\debug_mode_enable.debug_ctrl_reg[running]_0 (p_21_in),
        .\debug_mode_enable.debug_ctrl_reg[running]_1 (\debug_mode_enable.debug_ctrl_reg[running] ),
        .\divider_core_serial.div_reg[quotient][12] ({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .\divider_core_serial.div_reg[quotient][16] ({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .\divider_core_serial.div_reg[quotient][20] ({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .\divider_core_serial.div_reg[quotient][24] ({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .\divider_core_serial.div_reg[quotient][28] ({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_alu_inst_n_103,neorv32_cpu_alu_inst_n_104,neorv32_cpu_alu_inst_n_105,neorv32_cpu_alu_inst_n_106,neorv32_cpu_alu_inst_n_107,neorv32_cpu_alu_inst_n_108,neorv32_cpu_alu_inst_n_109,neorv32_cpu_alu_inst_n_110,neorv32_cpu_alu_inst_n_111,neorv32_cpu_alu_inst_n_112,neorv32_cpu_alu_inst_n_113,neorv32_cpu_alu_inst_n_114,neorv32_cpu_alu_inst_n_115,neorv32_cpu_alu_inst_n_116,neorv32_cpu_alu_inst_n_117,neorv32_cpu_alu_inst_n_118,neorv32_cpu_alu_inst_n_119,neorv32_cpu_alu_inst_n_120,neorv32_cpu_alu_inst_n_121,neorv32_cpu_alu_inst_n_122,neorv32_cpu_alu_inst_n_123,neorv32_cpu_alu_inst_n_124,neorv32_cpu_alu_inst_n_125,neorv32_cpu_alu_inst_n_126,neorv32_cpu_alu_inst_n_127,neorv32_cpu_alu_inst_n_128,neorv32_cpu_alu_inst_n_129,neorv32_cpu_alu_inst_n_130,neorv32_cpu_alu_inst_n_131,neorv32_cpu_alu_inst_n_132,neorv32_cpu_alu_inst_n_133}),
        .\divider_core_serial.div_reg[quotient][4] ({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .\divider_core_serial.div_reg[quotient][8] ({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .\dm_ctrl_reg[pbuf_en]__0 (\dm_ctrl_reg[pbuf_en]__0 ),
        .\dm_reg_reg[halt_req]__0 (\dm_reg_reg[halt_req]__0 ),
        .\dmem_req[stb] (\dmem_req[stb] ),
        .empty(empty),
        .\execute_engine_reg[ir][12]_0 (neorv32_cpu_control_inst_n_235),
        .\execute_engine_reg[ir][12]_1 (neorv32_cpu_control_inst_n_284),
        .\execute_engine_reg[ir][12]_2 ({neorv32_cpu_control_inst_n_285,neorv32_cpu_control_inst_n_286,neorv32_cpu_control_inst_n_287,neorv32_cpu_control_inst_n_288}),
        .\execute_engine_reg[ir][12]_3 ({neorv32_cpu_control_inst_n_496,neorv32_cpu_control_inst_n_497,neorv32_cpu_control_inst_n_498,neorv32_cpu_control_inst_n_499,neorv32_cpu_control_inst_n_500,neorv32_cpu_control_inst_n_501,neorv32_cpu_control_inst_n_502,neorv32_cpu_control_inst_n_503,neorv32_cpu_control_inst_n_504,neorv32_cpu_control_inst_n_505,neorv32_cpu_control_inst_n_506,neorv32_cpu_control_inst_n_507,neorv32_cpu_control_inst_n_508,neorv32_cpu_control_inst_n_509,neorv32_cpu_control_inst_n_510,neorv32_cpu_control_inst_n_511,neorv32_cpu_control_inst_n_512,neorv32_cpu_control_inst_n_513,neorv32_cpu_control_inst_n_514,neorv32_cpu_control_inst_n_515,neorv32_cpu_control_inst_n_516,neorv32_cpu_control_inst_n_517,neorv32_cpu_control_inst_n_518,neorv32_cpu_control_inst_n_519,neorv32_cpu_control_inst_n_520,neorv32_cpu_control_inst_n_521,neorv32_cpu_control_inst_n_522,neorv32_cpu_control_inst_n_523,neorv32_cpu_control_inst_n_524,neorv32_cpu_control_inst_n_525,neorv32_cpu_control_inst_n_526,neorv32_cpu_control_inst_n_527}),
        .\execute_engine_reg[ir][13]_0 (neorv32_cpu_control_inst_n_268),
        .\execute_engine_reg[ir][13]_1 ({p_0_in_0[30:24],p_0_in_0[22:16]}),
        .\execute_engine_reg[ir][13]_2 (neorv32_cpu_control_inst_n_283),
        .\execute_engine_reg[ir][14]_rep_0 (neorv32_cpu_control_inst_n_38),
        .\execute_engine_reg[ir][14]_rep__0_0 (neorv32_cpu_control_inst_n_40),
        .\execute_engine_reg[ir][14]_rep__1_0 (neorv32_cpu_control_inst_n_39),
        .\execute_engine_reg[ir][14]_rep__1_1 (neorv32_cpu_control_inst_n_358),
        .\execute_engine_reg[ir][14]_rep__1_2 ({neorv32_cpu_control_inst_n_359,neorv32_cpu_control_inst_n_360,neorv32_cpu_control_inst_n_361,neorv32_cpu_control_inst_n_362,neorv32_cpu_control_inst_n_363,neorv32_cpu_control_inst_n_364,neorv32_cpu_control_inst_n_365,neorv32_cpu_control_inst_n_366,neorv32_cpu_control_inst_n_367,neorv32_cpu_control_inst_n_368,neorv32_cpu_control_inst_n_369,neorv32_cpu_control_inst_n_370,neorv32_cpu_control_inst_n_371,neorv32_cpu_control_inst_n_372,neorv32_cpu_control_inst_n_373,neorv32_cpu_control_inst_n_374,neorv32_cpu_control_inst_n_375,neorv32_cpu_control_inst_n_376,neorv32_cpu_control_inst_n_377,neorv32_cpu_control_inst_n_378,neorv32_cpu_control_inst_n_379,neorv32_cpu_control_inst_n_380,neorv32_cpu_control_inst_n_381,neorv32_cpu_control_inst_n_382,neorv32_cpu_control_inst_n_383,neorv32_cpu_control_inst_n_384,neorv32_cpu_control_inst_n_385,neorv32_cpu_control_inst_n_386,neorv32_cpu_control_inst_n_387,neorv32_cpu_control_inst_n_388,neorv32_cpu_control_inst_n_389,neorv32_cpu_control_inst_n_390,neorv32_cpu_control_inst_n_391,neorv32_cpu_control_inst_n_392,neorv32_cpu_control_inst_n_393,neorv32_cpu_control_inst_n_394,neorv32_cpu_control_inst_n_395,neorv32_cpu_control_inst_n_396,neorv32_cpu_control_inst_n_397,neorv32_cpu_control_inst_n_398,neorv32_cpu_control_inst_n_399,neorv32_cpu_control_inst_n_400,neorv32_cpu_control_inst_n_401,neorv32_cpu_control_inst_n_402,neorv32_cpu_control_inst_n_403,neorv32_cpu_control_inst_n_404,neorv32_cpu_control_inst_n_405,neorv32_cpu_control_inst_n_406,neorv32_cpu_control_inst_n_407,neorv32_cpu_control_inst_n_408,neorv32_cpu_control_inst_n_409,neorv32_cpu_control_inst_n_410,neorv32_cpu_control_inst_n_411,neorv32_cpu_control_inst_n_412,neorv32_cpu_control_inst_n_413,neorv32_cpu_control_inst_n_414,neorv32_cpu_control_inst_n_415,neorv32_cpu_control_inst_n_416,neorv32_cpu_control_inst_n_417,neorv32_cpu_control_inst_n_418,neorv32_cpu_control_inst_n_419,neorv32_cpu_control_inst_n_420,neorv32_cpu_control_inst_n_421,neorv32_cpu_control_inst_n_422}),
        .\execute_engine_reg[ir][19]_0 (opa_addr),
        .\execute_engine_reg[link_pc][31]_0 (\execute_engine_reg[link_pc] ),
        .\fetch_engine_reg[pc][10]_0 (\fetch_engine_reg[pc][17] [4]),
        .\fetch_engine_reg[pc][11]_0 (ADDRARDADDR[4]),
        .\fetch_engine_reg[pc][11]_1 (\fetch_engine_reg[pc][17]_2 [5]),
        .\fetch_engine_reg[pc][11]_2 (\fetch_engine_reg[pc][11] ),
        .\fetch_engine_reg[pc][11]_3 (\fetch_engine_reg[pc][11]_0 ),
        .\fetch_engine_reg[pc][11]_4 (\fetch_engine_reg[pc][11]_1 ),
        .\fetch_engine_reg[pc][11]_5 (\fetch_engine_reg[pc][11]_2 ),
        .\fetch_engine_reg[pc][11]_6 (\fetch_engine_reg[pc][11]_3 ),
        .\fetch_engine_reg[pc][12]_0 (rden__0),
        .\fetch_engine_reg[pc][12]_1 (\fetch_engine_reg[pc][12] ),
        .\fetch_engine_reg[pc][14]_0 (\fetch_engine_reg[pc][14]_0 ),
        .\fetch_engine_reg[pc][14]_1 (\fetch_engine_reg[pc][14] [5:2]),
        .\fetch_engine_reg[pc][15]_0 (\fetch_engine_reg[pc][15] ),
        .\fetch_engine_reg[pc][16]_0 (\fetch_engine_reg[pc][16] [2]),
        .\fetch_engine_reg[pc][17]_0 (\fetch_engine_reg[pc][17]_1 ),
        .\fetch_engine_reg[pc][17]_1 ({\fetch_engine_reg[pc][17] [11:5],\fetch_engine_reg[pc][17] [3:1]}),
        .\fetch_engine_reg[pc][17]_2 ({\fetch_engine_reg[pc][17]_2 [8:6],\fetch_engine_reg[pc][17]_2 [4:0]}),
        .\fetch_engine_reg[pc][17]_3 (\fetch_engine_reg[pc][17]_0 [4:1]),
        .\fetch_engine_reg[pc][2]_0 (addr[0]),
        .\fetch_engine_reg[pc][2]_1 (\fetch_engine_reg[pc][2] ),
        .\fetch_engine_reg[pc][2]_2 (neorv32_cpu_control_inst_n_34),
        .\fetch_engine_reg[pc][2]_3 (\fetch_engine_reg[pc][2]_0 ),
        .\fetch_engine_reg[pc][2]_4 (\fetch_engine_reg[pc][2]_1 ),
        .\fetch_engine_reg[pc][2]_5 (\fetch_engine_reg[pc][14] [0]),
        .\fetch_engine_reg[pc][3]_0 (addr[1]),
        .\fetch_engine_reg[pc][3]_1 (\fetch_engine_reg[pc][17]_0 [0]),
        .\fetch_engine_reg[pc][3]_2 (\fetch_engine_reg[pc][3] ),
        .\fetch_engine_reg[pc][3]_3 (\fetch_engine_reg[pc][3]_0 ),
        .\fetch_engine_reg[pc][4]_0 (ADDRARDADDR[1]),
        .\fetch_engine_reg[pc][4]_1 (\fetch_engine_reg[pc][6] [0]),
        .\fetch_engine_reg[pc][5]_0 (\fetch_engine_reg[pc][17] [0]),
        .\fetch_engine_reg[pc][5]_1 (ADDRARDADDR[2]),
        .\fetch_engine_reg[pc][6]_0 (addr[4]),
        .\fetch_engine_reg[pc][6]_1 (\fetch_engine_reg[pc][6] [1]),
        .\fetch_engine_reg[pc][6]_2 (\fetch_engine_reg[pc][6]_0 ),
        .\fetch_engine_reg[pc][7]_0 (addr[5]),
        .\fetch_engine_reg[pc][7]_1 (\fetch_engine_reg[pc][14] [1]),
        .\fetch_engine_reg[pc][8]_0 (addr[6]),
        .\fetch_engine_reg[pc][8]_1 (\iodev_req[12][stb] ),
        .\fetch_engine_reg[pc][8]_2 (\fetch_engine_reg[pc][16] [0]),
        .\fetch_engine_reg[pc][8]_3 (\fetch_engine_reg[pc][8] ),
        .\fetch_engine_reg[pc][9]_0 (addr[7]),
        .\fetch_engine_reg[pc][9]_1 (\fetch_engine_reg[pc][16] [1]),
        .\fetch_engine_reg[pc][9]_2 (\fetch_engine_reg[pc][9] ),
        .\fetch_engine_reg[pc][9]_3 (\fetch_engine_reg[pc][9]_0 ),
        .\imm_o_reg[1]_0 (p_0_in),
        .\imm_o_reg[2]_0 (neorv32_cpu_control_inst_n_459),
        .\imm_o_reg[3]_0 (neorv32_cpu_control_inst_n_458),
        .\imm_o_reg[4]_0 (neorv32_cpu_control_inst_n_457),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .irq_active_reg(irq_active_reg),
        .\irq_pending_reg[0] (\irq_pending_reg[0] ),
        .\keeper[busy]1__1 (\keeper[busy]1__1 ),
        .\keeper_reg[busy] (\keeper_reg[busy] ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .m_axi_araddr(m_axi_araddr[16:2]),
        .\m_axi_araddr[31] ({\cpu_d_req[addr] [31:2],Q,\cpu_d_req[addr] [0]}),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_0(\axi_ctrl_reg[wadr_received] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_rready(m_axi_rready),
        .m_axi_rready_0(\wb_core[we] ),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_0(\axi_ctrl_reg[wdat_received] ),
        .\main_rsp[ack] (\main_rsp[ack] ),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .\mar_reg[3] (opa),
        .misaligned(misaligned),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][30] ({neorv32_cpu_alu_inst_n_38,neorv32_cpu_alu_inst_n_39,neorv32_cpu_alu_inst_n_40,neorv32_cpu_alu_inst_n_41,neorv32_cpu_alu_inst_n_42,neorv32_cpu_alu_inst_n_43,neorv32_cpu_alu_inst_n_44,neorv32_cpu_alu_inst_n_45,neorv32_cpu_alu_inst_n_46,neorv32_cpu_alu_inst_n_47,neorv32_cpu_alu_inst_n_48,neorv32_cpu_alu_inst_n_49,neorv32_cpu_alu_inst_n_50,neorv32_cpu_alu_inst_n_51,neorv32_cpu_alu_inst_n_52,neorv32_cpu_alu_inst_n_53,neorv32_cpu_alu_inst_n_54,neorv32_cpu_alu_inst_n_55,neorv32_cpu_alu_inst_n_56,neorv32_cpu_alu_inst_n_57,neorv32_cpu_alu_inst_n_58,neorv32_cpu_alu_inst_n_59,neorv32_cpu_alu_inst_n_60,neorv32_cpu_alu_inst_n_61,neorv32_cpu_alu_inst_n_62,neorv32_cpu_alu_inst_n_63,neorv32_cpu_alu_inst_n_64,neorv32_cpu_alu_inst_n_65,neorv32_cpu_alu_inst_n_66,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69}),
        .\nclr_pending_reg[0] (\bus_req_o_reg[data][31] [0]),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .p_3_in_0(p_3_in_0),
        .pending(pending),
        .pending_reg(\wb_core[cyc] ),
        .port_sel_reg(port_sel_reg),
        .\rdata_o_reg[30] (\rdata_o_reg[30] ),
        .\rdata_o_reg[30]_0 (\rdata_o_reg[23] ),
        .rden0(rden0),
        .\register_file_fpga.reg_file_reg ({neorv32_cpu_control_inst_n_323,neorv32_cpu_control_inst_n_324,neorv32_cpu_control_inst_n_325,neorv32_cpu_control_inst_n_326,neorv32_cpu_control_inst_n_327,neorv32_cpu_control_inst_n_328,neorv32_cpu_control_inst_n_329,neorv32_cpu_control_inst_n_330,neorv32_cpu_control_inst_n_331,neorv32_cpu_control_inst_n_332,neorv32_cpu_control_inst_n_333,neorv32_cpu_control_inst_n_334,neorv32_cpu_control_inst_n_335,neorv32_cpu_control_inst_n_336,neorv32_cpu_control_inst_n_337,neorv32_cpu_control_inst_n_338,neorv32_cpu_control_inst_n_339,neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354}),
        .\register_file_fpga.reg_file_reg_0 ({neorv32_cpu_control_inst_n_463,neorv32_cpu_control_inst_n_464,neorv32_cpu_control_inst_n_465,neorv32_cpu_control_inst_n_466,neorv32_cpu_control_inst_n_467,neorv32_cpu_control_inst_n_468,neorv32_cpu_control_inst_n_469,neorv32_cpu_control_inst_n_470,neorv32_cpu_control_inst_n_471,neorv32_cpu_control_inst_n_472,neorv32_cpu_control_inst_n_473,neorv32_cpu_control_inst_n_474,neorv32_cpu_control_inst_n_475,neorv32_cpu_control_inst_n_476,neorv32_cpu_control_inst_n_477,neorv32_cpu_control_inst_n_478,neorv32_cpu_control_inst_n_479,neorv32_cpu_control_inst_n_480,neorv32_cpu_control_inst_n_481,neorv32_cpu_control_inst_n_482,neorv32_cpu_control_inst_n_483,neorv32_cpu_control_inst_n_484,neorv32_cpu_control_inst_n_485,neorv32_cpu_control_inst_n_486,neorv32_cpu_control_inst_n_487,neorv32_cpu_control_inst_n_488,neorv32_cpu_control_inst_n_489,neorv32_cpu_control_inst_n_490,neorv32_cpu_control_inst_n_491,neorv32_cpu_control_inst_n_492,neorv32_cpu_control_inst_n_493,neorv32_cpu_control_inst_n_494}),
        .\register_file_fpga.reg_file_reg_1 (neorv32_cpu_alu_inst_n_137),
        .\register_file_fpga.reg_file_reg_10 (neorv32_cpu_alu_inst_n_159),
        .\register_file_fpga.reg_file_reg_11 (neorv32_cpu_alu_inst_n_158),
        .\register_file_fpga.reg_file_reg_12 (neorv32_cpu_alu_inst_n_157),
        .\register_file_fpga.reg_file_reg_13 (neorv32_cpu_alu_inst_n_156),
        .\register_file_fpga.reg_file_reg_14 (neorv32_cpu_alu_inst_n_155),
        .\register_file_fpga.reg_file_reg_15 (neorv32_cpu_alu_inst_n_154),
        .\register_file_fpga.reg_file_reg_16 (neorv32_cpu_alu_inst_n_153),
        .\register_file_fpga.reg_file_reg_17 (neorv32_cpu_alu_inst_n_152),
        .\register_file_fpga.reg_file_reg_18 (neorv32_cpu_alu_inst_n_151),
        .\register_file_fpga.reg_file_reg_19 (neorv32_cpu_alu_inst_n_150),
        .\register_file_fpga.reg_file_reg_2 (neorv32_cpu_alu_inst_n_136),
        .\register_file_fpga.reg_file_reg_20 (neorv32_cpu_alu_inst_n_149),
        .\register_file_fpga.reg_file_reg_21 (neorv32_cpu_alu_inst_n_148),
        .\register_file_fpga.reg_file_reg_22 (neorv32_cpu_alu_inst_n_147),
        .\register_file_fpga.reg_file_reg_23 (neorv32_cpu_alu_inst_n_146),
        .\register_file_fpga.reg_file_reg_24 (neorv32_cpu_alu_inst_n_145),
        .\register_file_fpga.reg_file_reg_25 (neorv32_cpu_alu_inst_n_144),
        .\register_file_fpga.reg_file_reg_26 (neorv32_cpu_alu_inst_n_143),
        .\register_file_fpga.reg_file_reg_27 (neorv32_cpu_alu_inst_n_142),
        .\register_file_fpga.reg_file_reg_28 (neorv32_cpu_alu_inst_n_141),
        .\register_file_fpga.reg_file_reg_29 (neorv32_cpu_alu_inst_n_140),
        .\register_file_fpga.reg_file_reg_3 (neorv32_cpu_alu_inst_n_135),
        .\register_file_fpga.reg_file_reg_30 (neorv32_cpu_alu_inst_n_139),
        .\register_file_fpga.reg_file_reg_31 (neorv32_cpu_alu_inst_n_138),
        .\register_file_fpga.reg_file_reg_32 (neorv32_cpu_alu_inst_n_70),
        .\register_file_fpga.reg_file_reg_4 (neorv32_cpu_alu_inst_n_134),
        .\register_file_fpga.reg_file_reg_5 (neorv32_cpu_alu_inst_n_164),
        .\register_file_fpga.reg_file_reg_6 (neorv32_cpu_alu_inst_n_163),
        .\register_file_fpga.reg_file_reg_7 (neorv32_cpu_alu_inst_n_162),
        .\register_file_fpga.reg_file_reg_8 (neorv32_cpu_alu_inst_n_161),
        .\register_file_fpga.reg_file_reg_9 (neorv32_cpu_alu_inst_n_160),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over] (\rx_engine_reg[over] ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\serial_shifter.shifter_reg[cnt][1] (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl[exc_buf][1]_i_11_0 (\register_file_fpga.reg_file_reg_i_74 ),
        .\trap_ctrl_reg[exc_buf][1]_0 (p_8_in),
        .\trap_ctrl_reg[exc_buf][1]_1 (rf_we),
        .\trap_ctrl_reg[irq_pnd][11]_0 ({firq_i,\trap_ctrl_reg[irq_pnd][2] [1],mti_i,\trap_ctrl_reg[irq_pnd][2] [0]}),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .\w_pnt_reg[0] (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_0 (\FSM_onehot_arbiter_reg[state][1] ),
        .\w_pnt_reg[0]_1 (\FSM_onehot_arbiter_reg[state][1]_0 ),
        .\w_pnt_reg[0]_2 (neorv32_cpu_lsu_inst_n_82));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu neorv32_cpu_lsu_inst
       (.D({p_0_in_0[30:24],p_0_in_0[22:16]}),
        .E(\ctrl[lsu_mo_we] ),
        .\FSM_onehot_arbiter_reg[state][1] (\FSM_onehot_arbiter_reg[state][1] ),
        .\FSM_onehot_arbiter_reg[state][1]_0 (\FSM_onehot_arbiter_reg[state][1]_0 ),
        .Q({\cpu_d_req[addr] [31:2],Q,\cpu_d_req[addr] [0]}),
        .arbiter_err(arbiter_err),
        .\arbiter_reg[a_req]__0 (\arbiter_reg[a_req]__0 ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .arbiter_req_reg_0(neorv32_cpu_lsu_inst_n_2),
        .arbiter_req_reg_1(neorv32_cpu_control_inst_n_289),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received] ),
        .\axi_ctrl_reg[wadr_received] (\axi_ctrl_reg[wadr_received] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received] ),
        .\bus_req_o_reg[ben][3]_0 ({neorv32_cpu_control_inst_n_285,neorv32_cpu_control_inst_n_286,neorv32_cpu_control_inst_n_287,neorv32_cpu_control_inst_n_288}),
        .\bus_req_o_reg[data][0]_0 (\bus_req_o_reg[data][0] ),
        .\bus_req_o_reg[data][31]_0 (\bus_req_o_reg[data][31] ),
        .\bus_req_o_reg[data][31]_1 ({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88,rs2[7:0]}),
        .\bus_req_o_reg[rw]_0 (\wb_core[we] ),
        .\bus_rsp[err]0__5 (\bus_rsp[err]0__5 ),
        .bus_rw_reg(\arbiter[sel]__2 ),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\ctrl[lsu_req] (\ctrl[lsu_req] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\irq_enable_reg[0] (neorv32_cpu_control_inst_n_34),
        .\keeper_reg[err] (\keeper_reg[err] ),
        .\keeper_reg[err]_0 (\keeper_reg[err]_0 ),
        .m_axi_araddr(m_axi_araddr[1:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(m_axi_arready_0),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arvalid_0(\wb_core[cyc] ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(m_axi_awready_0),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bresp_0_sp_1(neorv32_cpu_lsu_inst_n_8),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rresp_0_sp_1(neorv32_cpu_lsu_inst_n_9),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(m_axi_wready_0),
        .m_axi_wstrb(m_axi_wstrb),
        .\main_rsp[ack] (\main_rsp[ack] ),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .\mar_reg[31]_0 (alu_add),
        .misaligned(misaligned),
        .misaligned_reg_0(neorv32_cpu_control_inst_n_235),
        .p_3_in(p_3_in),
        .pending(pending),
        .pending_i_4(pending_i_4),
        .pending_reg(pending_reg),
        .pending_reg_0(neorv32_cpu_lsu_inst_n_82),
        .pending_reg_1(neorv32_cpu_control_inst_n_25),
        .port_sel_reg(port_sel_reg),
        .\rdata_o_reg[0]_0 (neorv32_cpu_control_inst_n_284),
        .\rdata_o_reg[15]_0 (\execute_engine_reg[ir] ),
        .\rdata_o_reg[23]_0 (\rdata_o_reg[23] ),
        .\rdata_o_reg[23]_1 (neorv32_cpu_control_inst_n_283),
        .\rdata_o_reg[31]_0 (mem_rdata),
        .\rdata_o_reg[31]_1 (neorv32_cpu_control_inst_n_38),
        .\rdata_o_reg[7]_0 (neorv32_cpu_control_inst_n_268),
        .rstn_sys(rstn_sys),
        .\wb_core[err] (\wb_core[err] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile neorv32_cpu_regfile_inst
       (.DIADI(rf_wdata),
        .DOADO(rs1),
        .DOBDO(rs2),
        .O({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .Q({\ctrl[rf_rs2] ,\execute_engine_reg[ir] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .\_inferred__4/i__carry (neorv32_cpu_alu_inst_n_69),
        .alu_cmp(alu_cmp),
        .clk(clk),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\register_file_fpga.reg_file_reg_0 ({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88}),
        .\register_file_fpga.reg_file_reg_1 (opa),
        .\register_file_fpga.reg_file_reg_10 (neorv32_cpu_regfile_inst_n_124),
        .\register_file_fpga.reg_file_reg_11 (opa_addr),
        .\register_file_fpga.reg_file_reg_12 (rf_we),
        .\register_file_fpga.reg_file_reg_2 (neorv32_cpu_regfile_inst_n_90),
        .\register_file_fpga.reg_file_reg_3 ({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .\register_file_fpga.reg_file_reg_4 ({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .\register_file_fpga.reg_file_reg_5 ({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .\register_file_fpga.reg_file_reg_6 ({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .\register_file_fpga.reg_file_reg_7 ({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .\register_file_fpga.reg_file_reg_8 ({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .\register_file_fpga.reg_file_reg_9 ({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_10 
       (.I0(\execute_engine_reg[link_pc] [27]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[27]),
        .I3(mem_rdata[27]),
        .I4(csr_rdata[27]),
        .O(rf_wdata[27]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_11 
       (.I0(\execute_engine_reg[link_pc] [26]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[26]),
        .I3(mem_rdata[26]),
        .I4(csr_rdata[26]),
        .O(rf_wdata[26]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_12 
       (.I0(\execute_engine_reg[link_pc] [25]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[25]),
        .I3(mem_rdata[25]),
        .I4(csr_rdata[25]),
        .O(rf_wdata[25]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_13 
       (.I0(\execute_engine_reg[link_pc] [24]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[24]),
        .I3(mem_rdata[24]),
        .I4(csr_rdata[24]),
        .O(rf_wdata[24]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_14 
       (.I0(\execute_engine_reg[link_pc] [23]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[23]),
        .I3(mem_rdata[23]),
        .I4(csr_rdata[23]),
        .O(rf_wdata[23]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_15 
       (.I0(\execute_engine_reg[link_pc] [22]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[22]),
        .I3(mem_rdata[22]),
        .I4(csr_rdata[22]),
        .O(rf_wdata[22]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_16 
       (.I0(\execute_engine_reg[link_pc] [21]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[21]),
        .I3(mem_rdata[21]),
        .I4(csr_rdata[21]),
        .O(rf_wdata[21]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_17 
       (.I0(\execute_engine_reg[link_pc] [20]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[20]),
        .I3(mem_rdata[20]),
        .I4(csr_rdata[20]),
        .O(rf_wdata[20]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_18 
       (.I0(\execute_engine_reg[link_pc] [19]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[19]),
        .I3(mem_rdata[19]),
        .I4(csr_rdata[19]),
        .O(rf_wdata[19]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_19 
       (.I0(\execute_engine_reg[link_pc] [18]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[18]),
        .I3(mem_rdata[18]),
        .I4(csr_rdata[18]),
        .O(rf_wdata[18]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_20 
       (.I0(\execute_engine_reg[link_pc] [17]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[17]),
        .I3(mem_rdata[17]),
        .I4(csr_rdata[17]),
        .O(rf_wdata[17]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_21 
       (.I0(\execute_engine_reg[link_pc] [16]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[16]),
        .I3(mem_rdata[16]),
        .I4(csr_rdata[16]),
        .O(rf_wdata[16]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_22 
       (.I0(\execute_engine_reg[link_pc] [15]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[15]),
        .I3(mem_rdata[15]),
        .I4(csr_rdata[15]),
        .O(rf_wdata[15]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_23 
       (.I0(\execute_engine_reg[link_pc] [14]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[14]),
        .I3(mem_rdata[14]),
        .I4(csr_rdata[14]),
        .O(rf_wdata[14]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_24 
       (.I0(\execute_engine_reg[link_pc] [13]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[13]),
        .I3(mem_rdata[13]),
        .I4(csr_rdata[13]),
        .O(rf_wdata[13]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_25 
       (.I0(\execute_engine_reg[link_pc] [12]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[12]),
        .I3(mem_rdata[12]),
        .I4(csr_rdata[12]),
        .O(rf_wdata[12]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_26 
       (.I0(\execute_engine_reg[link_pc] [11]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[11]),
        .I3(mem_rdata[11]),
        .I4(csr_rdata[11]),
        .O(rf_wdata[11]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_27 
       (.I0(\execute_engine_reg[link_pc] [10]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[10]),
        .I3(mem_rdata[10]),
        .I4(csr_rdata[10]),
        .O(rf_wdata[10]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_28 
       (.I0(\execute_engine_reg[link_pc] [9]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[9]),
        .I3(mem_rdata[9]),
        .I4(csr_rdata[9]),
        .O(rf_wdata[9]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_29 
       (.I0(\execute_engine_reg[link_pc] [8]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[8]),
        .I3(mem_rdata[8]),
        .I4(csr_rdata[8]),
        .O(rf_wdata[8]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_30 
       (.I0(\execute_engine_reg[link_pc] [7]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[7]),
        .I3(mem_rdata[7]),
        .I4(csr_rdata[7]),
        .O(rf_wdata[7]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_31 
       (.I0(\execute_engine_reg[link_pc] [6]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[6]),
        .I3(mem_rdata[6]),
        .I4(csr_rdata[6]),
        .O(rf_wdata[6]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_32 
       (.I0(\execute_engine_reg[link_pc] [5]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[5]),
        .I3(mem_rdata[5]),
        .I4(csr_rdata[5]),
        .O(rf_wdata[5]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_33 
       (.I0(\execute_engine_reg[link_pc] [4]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[4]),
        .I3(mem_rdata[4]),
        .I4(csr_rdata[4]),
        .O(rf_wdata[4]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_34 
       (.I0(\execute_engine_reg[link_pc] [3]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[3]),
        .I3(mem_rdata[3]),
        .I4(csr_rdata[3]),
        .O(rf_wdata[3]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_35 
       (.I0(\execute_engine_reg[link_pc] [2]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[2]),
        .I3(mem_rdata[2]),
        .I4(csr_rdata[2]),
        .O(rf_wdata[2]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_36 
       (.I0(\execute_engine_reg[link_pc] [1]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[1]),
        .I3(mem_rdata[1]),
        .I4(csr_rdata[1]),
        .O(rf_wdata[1]));
  LUT5 #(
    .INIT(32'hFFFFFFE2)) 
    \register_file_fpga.reg_file_reg_i_37 
       (.I0(neorv32_cpu_control_inst_n_495),
        .I1(\ctrl[alu_op] [2]),
        .I2(neorv32_cpu_control_inst_n_462),
        .I3(mem_rdata[0]),
        .I4(csr_rdata[0]),
        .O(rf_wdata[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_6 
       (.I0(\execute_engine_reg[link_pc] [31]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[31]),
        .I3(mem_rdata[31]),
        .I4(csr_rdata[31]),
        .O(rf_wdata[31]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_7 
       (.I0(\execute_engine_reg[link_pc] [30]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[30]),
        .I3(mem_rdata[30]),
        .I4(csr_rdata[30]),
        .O(rf_wdata[30]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_8 
       (.I0(\execute_engine_reg[link_pc] [29]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[29]),
        .I3(mem_rdata[29]),
        .I4(csr_rdata[29]),
        .O(rf_wdata[29]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_9 
       (.I0(\execute_engine_reg[link_pc] [28]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[28]),
        .I3(mem_rdata[28]),
        .I4(csr_rdata[28]),
        .O(rf_wdata[28]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu
   (cp_valid_1,
    \serial_shifter.shifter_reg[cnt][1] ,
    \mul[add] ,
    \trap_ctrl_reg[exc_buf][1] ,
    CO,
    \multiplier_core_serial.mul_reg[prod][31] ,
    \ctrl_reg[out_en] ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \divider_core_serial.div_reg[quotient][30] ,
    \serial_shifter.shifter_reg[done_ff]__0 ,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    clk,
    rstn_sys,
    \div_reg[sign_mod] ,
    \serial_shifter.shifter_reg[cnt][1]_0 ,
    DI,
    S,
    Q,
    \ctrl[cpu_trap] ,
    \div_reg[sign_mod]_0 ,
    \serial_shifter.shifter_reg[cnt][4] ,
    \execute_engine_reg[ir] ,
    \multiplier_core_serial.mul_reg[prod][0] ,
    rs2_o,
    \_inferred__4/i__carry__7 ,
    \_inferred__4/i__carry ,
    \serial_shifter.shifter_reg[cnt][2] ,
    \serial_shifter.shifter_reg[cnt][3] ,
    \register_file_fpga.reg_file_reg_i_70 ,
    \register_file_fpga.reg_file_reg_i_211 ,
    alu_add,
    \register_file_fpga.reg_file_reg_i_74 ,
    \register_file_fpga.reg_file_reg_i_205 ,
    D,
    \divider_core_serial.div_reg[quotient][31] ,
    \ctrl_reg[rs2_abs][31] ,
    \multiplier_core_serial.mul_reg[prod][63] );
  output cp_valid_1;
  output [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  output [32:0]\mul[add] ;
  output \trap_ctrl_reg[exc_buf][1] ;
  output [0:0]CO;
  output [31:0]\multiplier_core_serial.mul_reg[prod][31] ;
  output \ctrl_reg[out_en] ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  output [30:0]\divider_core_serial.div_reg[quotient][30] ;
  output \serial_shifter.shifter_reg[done_ff]__0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  input clk;
  input rstn_sys;
  input \div_reg[sign_mod] ;
  input [1:0]\serial_shifter.shifter_reg[cnt][1]_0 ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]Q;
  input \ctrl[cpu_trap] ;
  input [1:0]\div_reg[sign_mod]_0 ;
  input \serial_shifter.shifter_reg[cnt][4] ;
  input [2:0]\execute_engine_reg[ir] ;
  input \multiplier_core_serial.mul_reg[prod][0] ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7 ;
  input \_inferred__4/i__carry ;
  input \serial_shifter.shifter_reg[cnt][2] ;
  input \serial_shifter.shifter_reg[cnt][3] ;
  input [1:0]\register_file_fpga.reg_file_reg_i_70 ;
  input \register_file_fpga.reg_file_reg_i_211 ;
  input [30:0]alu_add;
  input \register_file_fpga.reg_file_reg_i_74 ;
  input \register_file_fpga.reg_file_reg_i_205 ;
  input [31:0]D;
  input [31:0]\divider_core_serial.div_reg[quotient][31] ;
  input [31:0]\ctrl_reg[rs2_abs][31] ;
  input [63:0]\multiplier_core_serial.mul_reg[prod][63] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry ;
  wire \_inferred__4/i__carry__7 ;
  wire [30:0]alu_add;
  wire clk;
  wire cp_valid_1;
  wire \ctrl[cpu_trap] ;
  wire \ctrl_reg[out_en] ;
  wire [31:0]\ctrl_reg[rs2_abs][31] ;
  wire \div_reg[sign_mod] ;
  wire [1:0]\div_reg[sign_mod]_0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30] ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31] ;
  wire [2:0]\execute_engine_reg[ir] ;
  wire [32:0]\mul[add] ;
  wire \multiplier_core_serial.mul_reg[prod][0] ;
  wire [31:0]\multiplier_core_serial.mul_reg[prod][31] ;
  wire [63:0]\multiplier_core_serial.mul_reg[prod][63] ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ;
  wire \register_file_fpga.reg_file_reg_i_205 ;
  wire \register_file_fpga.reg_file_reg_i_211 ;
  wire [1:0]\register_file_fpga.reg_file_reg_i_70 ;
  wire \register_file_fpga.reg_file_reg_i_74 ;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1]_0 ;
  wire \serial_shifter.shifter_reg[cnt][2] ;
  wire \serial_shifter.shifter_reg[cnt][3] ;
  wire \serial_shifter.shifter_reg[cnt][4] ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire \trap_ctrl_reg[exc_buf][1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst 
       (.CO(CO),
        .DI(DI),
        .\FSM_onehot_ctrl_reg[state][1]_0 (cp_valid_1),
        .Q(\multiplier_core_serial.mul_reg[prod][31] ),
        .S(S),
        .\_inferred__4/i__carry_0 (\_inferred__4/i__carry ),
        .\_inferred__4/i__carry__7_0 (\_inferred__4/i__carry__7 ),
        .clk(clk),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl_reg[out_en]_0 (\ctrl_reg[out_en] ),
        .\ctrl_reg[out_en]_1 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ),
        .\ctrl_reg[out_en]_10 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ),
        .\ctrl_reg[out_en]_11 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ),
        .\ctrl_reg[out_en]_12 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ),
        .\ctrl_reg[out_en]_13 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ),
        .\ctrl_reg[out_en]_14 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ),
        .\ctrl_reg[out_en]_15 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ),
        .\ctrl_reg[out_en]_16 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ),
        .\ctrl_reg[out_en]_17 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ),
        .\ctrl_reg[out_en]_18 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ),
        .\ctrl_reg[out_en]_19 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ),
        .\ctrl_reg[out_en]_2 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ),
        .\ctrl_reg[out_en]_20 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ),
        .\ctrl_reg[out_en]_21 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ),
        .\ctrl_reg[out_en]_22 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ),
        .\ctrl_reg[out_en]_23 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ),
        .\ctrl_reg[out_en]_24 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ),
        .\ctrl_reg[out_en]_25 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ),
        .\ctrl_reg[out_en]_26 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ),
        .\ctrl_reg[out_en]_27 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ),
        .\ctrl_reg[out_en]_28 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ),
        .\ctrl_reg[out_en]_29 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ),
        .\ctrl_reg[out_en]_3 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ),
        .\ctrl_reg[out_en]_30 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ),
        .\ctrl_reg[out_en]_31 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ),
        .\ctrl_reg[out_en]_4 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ),
        .\ctrl_reg[out_en]_5 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ),
        .\ctrl_reg[out_en]_6 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ),
        .\ctrl_reg[out_en]_7 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ),
        .\ctrl_reg[out_en]_8 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ),
        .\ctrl_reg[out_en]_9 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ),
        .\ctrl_reg[rs2_abs][31]_0 (\ctrl_reg[rs2_abs][31] ),
        .\div_reg[sign_mod]_0 (\div_reg[sign_mod] ),
        .\div_reg[sign_mod]_1 (\div_reg[sign_mod]_0 [1]),
        .\divider_core_serial.div_reg[quotient][30]_0 (\divider_core_serial.div_reg[quotient][30] ),
        .\divider_core_serial.div_reg[quotient][31]_0 (\divider_core_serial.div_reg[quotient][31] ),
        .\execute_engine_reg[ir] (\execute_engine_reg[ir] ),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][0]_0 (\multiplier_core_serial.mul_reg[prod][0] ),
        .\multiplier_core_serial.mul_reg[prod][63]_0 (\multiplier_core_serial.mul_reg[prod][63] ),
        .\register_file_fpga.reg_file_reg_i_205_0 (\register_file_fpga.reg_file_reg_i_205 ),
        .\register_file_fpga.reg_file_reg_i_211_0 (\register_file_fpga.reg_file_reg_i_211 ),
        .\register_file_fpga.reg_file_reg_i_71 (\serial_shifter.shifter_reg[sreg][31] [0]),
        .\register_file_fpga.reg_file_reg_i_71_0 (\register_file_fpga.reg_file_reg_i_70 [0]),
        .\register_file_fpga.reg_file_reg_i_74 (\register_file_fpga.reg_file_reg_i_74 ),
        .rs2_o(rs2_o),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter neorv32_cpu_cp_shifter_inst
       (.D(D),
        .Q(Q),
        .alu_add(alu_add),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\register_file_fpga.reg_file_reg_i_40 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ),
        .\register_file_fpga.reg_file_reg_i_41 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ),
        .\register_file_fpga.reg_file_reg_i_42 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ),
        .\register_file_fpga.reg_file_reg_i_43 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ),
        .\register_file_fpga.reg_file_reg_i_44 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ),
        .\register_file_fpga.reg_file_reg_i_45 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ),
        .\register_file_fpga.reg_file_reg_i_46 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ),
        .\register_file_fpga.reg_file_reg_i_47 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ),
        .\register_file_fpga.reg_file_reg_i_48 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ),
        .\register_file_fpga.reg_file_reg_i_49 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ),
        .\register_file_fpga.reg_file_reg_i_50 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ),
        .\register_file_fpga.reg_file_reg_i_51 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ),
        .\register_file_fpga.reg_file_reg_i_52 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ),
        .\register_file_fpga.reg_file_reg_i_53 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ),
        .\register_file_fpga.reg_file_reg_i_54 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ),
        .\register_file_fpga.reg_file_reg_i_55 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ),
        .\register_file_fpga.reg_file_reg_i_56 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ),
        .\register_file_fpga.reg_file_reg_i_57 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ),
        .\register_file_fpga.reg_file_reg_i_58 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ),
        .\register_file_fpga.reg_file_reg_i_59 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ),
        .\register_file_fpga.reg_file_reg_i_60 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ),
        .\register_file_fpga.reg_file_reg_i_61 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ),
        .\register_file_fpga.reg_file_reg_i_62 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ),
        .\register_file_fpga.reg_file_reg_i_63 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ),
        .\register_file_fpga.reg_file_reg_i_64 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ),
        .\register_file_fpga.reg_file_reg_i_65 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ),
        .\register_file_fpga.reg_file_reg_i_66 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ),
        .\register_file_fpga.reg_file_reg_i_67 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ),
        .\register_file_fpga.reg_file_reg_i_68 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ),
        .\register_file_fpga.reg_file_reg_i_69 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ),
        .\register_file_fpga.reg_file_reg_i_70 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ),
        .\register_file_fpga.reg_file_reg_i_70_0 (\register_file_fpga.reg_file_reg_i_70 ),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][0]_0 (\serial_shifter.shifter_reg[cnt][1] [0]),
        .\serial_shifter.shifter_reg[cnt][1]_0 (\serial_shifter.shifter_reg[cnt][1] [1]),
        .\serial_shifter.shifter_reg[cnt][1]_1 (\serial_shifter.shifter_reg[cnt][1]_0 ),
        .\serial_shifter.shifter_reg[cnt][2]_0 (\serial_shifter.shifter_reg[cnt][2] ),
        .\serial_shifter.shifter_reg[cnt][3]_0 (\div_reg[sign_mod]_0 [0]),
        .\serial_shifter.shifter_reg[cnt][3]_1 (\serial_shifter.shifter_reg[cnt][3] ),
        .\serial_shifter.shifter_reg[cnt][4]_0 (\serial_shifter.shifter_reg[cnt][4] ),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (\serial_shifter.shifter_reg[done_ff]__0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (\serial_shifter.shifter_reg[done_ff]__0_0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (\serial_shifter.shifter_reg[done_ff]__0_9 ),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (\serial_shifter.shifter_reg[done_ff]__0_10 ),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (\serial_shifter.shifter_reg[done_ff]__0_11 ),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (\serial_shifter.shifter_reg[done_ff]__0_12 ),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (\serial_shifter.shifter_reg[done_ff]__0_13 ),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (\serial_shifter.shifter_reg[done_ff]__0_14 ),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (\serial_shifter.shifter_reg[done_ff]__0_15 ),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (\serial_shifter.shifter_reg[done_ff]__0_16 ),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (\serial_shifter.shifter_reg[done_ff]__0_17 ),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (\serial_shifter.shifter_reg[done_ff]__0_18 ),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (\serial_shifter.shifter_reg[done_ff]__0_1 ),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (\serial_shifter.shifter_reg[done_ff]__0_19 ),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (\serial_shifter.shifter_reg[done_ff]__0_20 ),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (\serial_shifter.shifter_reg[done_ff]__0_21 ),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (\serial_shifter.shifter_reg[done_ff]__0_22 ),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (\serial_shifter.shifter_reg[done_ff]__0_23 ),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (\serial_shifter.shifter_reg[done_ff]__0_24 ),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (\serial_shifter.shifter_reg[done_ff]__0_25 ),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (\serial_shifter.shifter_reg[done_ff]__0_26 ),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (\serial_shifter.shifter_reg[done_ff]__0_27 ),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (\serial_shifter.shifter_reg[done_ff]__0_28 ),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (\serial_shifter.shifter_reg[done_ff]__0_2 ),
        .\serial_shifter.shifter_reg[done_ff]__0_30 (\serial_shifter.shifter_reg[done_ff]__0_29 ),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (\serial_shifter.shifter_reg[done_ff]__0_3 ),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (\serial_shifter.shifter_reg[done_ff]__0_4 ),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (\serial_shifter.shifter_reg[done_ff]__0_5 ),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (\serial_shifter.shifter_reg[done_ff]__0_6 ),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (\serial_shifter.shifter_reg[done_ff]__0_7 ),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (\serial_shifter.shifter_reg[done_ff]__0_8 ),
        .\serial_shifter.shifter_reg[sreg][31]_0 (\serial_shifter.shifter_reg[sreg][31] ),
        .\trap_ctrl_reg[exc_buf][1] (\trap_ctrl_reg[exc_buf][1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control
   (\ctrl_nxt[rf_zero_we] ,
    \ctrl[alu_opa_mux] ,
    \ctrl[alu_unsigned] ,
    \ctrl[lsu_req] ,
    \ctrl[lsu_rw] ,
    \ctrl[cpu_trap] ,
    Q,
    \trap_ctrl_reg[exc_buf][1]_0 ,
    \arbiter_reg[b_req] ,
    D,
    \fetch_engine_reg[pc][8]_0 ,
    \fetch_engine_reg[pc][11]_0 ,
    \fetch_engine_reg[pc][9]_0 ,
    \arbiter_reg[a_req] ,
    \fetch_engine_reg[pc][2]_0 ,
    \fetch_engine_reg[pc][4]_0 ,
    \fetch_engine_reg[pc][5]_0 ,
    \fetch_engine_reg[pc][3]_0 ,
    \fetch_engine_reg[pc][7]_0 ,
    \fetch_engine_reg[pc][6]_0 ,
    \fetch_engine_reg[pc][3]_1 ,
    \fetch_engine_reg[pc][2]_1 ,
    \fetch_engine_reg[pc][2]_2 ,
    \fetch_engine_reg[pc][5]_1 ,
    \fetch_engine_reg[pc][4]_1 ,
    \fetch_engine_reg[pc][3]_2 ,
    \execute_engine_reg[ir][14]_rep_0 ,
    \execute_engine_reg[ir][14]_rep__1_0 ,
    \execute_engine_reg[ir][14]_rep__0_0 ,
    DI,
    m_axi_wvalid,
    pending_reg,
    m_axi_awvalid,
    WEA,
    \bus_req_o_reg[ben][2] ,
    \bus_req_o_reg[ben][1] ,
    \bus_req_o_reg[ben][0] ,
    rden0,
    addr,
    \fetch_engine_reg[pc][15]_0 ,
    \fetch_engine_reg[pc][17]_0 ,
    \keeper_reg[busy] ,
    irq_active_reg,
    \fetch_engine_reg[pc][8]_1 ,
    \fetch_engine_reg[pc][3]_3 ,
    m_axi_rready,
    m_axi_bready,
    \dmem_req[stb] ,
    \bus_req_o_reg[rw] ,
    \bus_req_o_reg[data][0] ,
    \irq_pending_reg[0] ,
    \fetch_engine_reg[pc][8]_2 ,
    \fetch_engine_reg[pc][9]_1 ,
    \fetch_engine_reg[pc][10]_0 ,
    \fetch_engine_reg[pc][11]_1 ,
    E,
    \fetch_engine_reg[pc][9]_2 ,
    \fetch_engine_reg[pc][8]_3 ,
    \fetch_engine_reg[pc][11]_2 ,
    \fetch_engine_reg[pc][11]_3 ,
    \iodev_req[3][stb] ,
    \dci[exception_ack] ,
    \debug_mode_enable.debug_ctrl_reg[running]_0 ,
    ADDRARDADDR,
    \fetch_engine_reg[pc][17]_1 ,
    \dci[execute_ack] ,
    \fetch_engine_reg[pc][7]_1 ,
    \fetch_engine_reg[pc][6]_1 ,
    \dci[resume_ack] ,
    \dci[halt_ack] ,
    \debug_mode_enable.debug_ctrl_reg[running]_1 ,
    \dci_reg[data_reg][31] ,
    \fetch_engine_reg[pc][12]_0 ,
    \fetch_engine_reg[pc][17]_2 ,
    \fetch_engine_reg[pc][6]_2 ,
    \fetch_engine_reg[pc][9]_3 ,
    \fetch_engine_reg[pc][2]_3 ,
    \w_pnt_reg[0] ,
    \fetch_engine_reg[pc][2]_4 ,
    \rx_engine_reg[over] ,
    \fetch_engine_reg[pc][12]_1 ,
    \iodev_req[10][stb] ,
    \fetch_engine_reg[pc][11]_4 ,
    \fetch_engine_reg[pc][11]_5 ,
    \fetch_engine_reg[pc][11]_6 ,
    \bus_req_o_reg[rw]_0 ,
    \iodev_req[11][stb] ,
    m_axi_araddr,
    \fetch_engine_reg[pc][2]_5 ,
    \fetch_engine_reg[pc][14]_0 ,
    port_sel_reg,
    \fetch_engine_reg[pc][16]_0 ,
    \arbiter_reg[b_req]0 ,
    \arbiter_reg[a_req]0 ,
    \fetch_engine_reg[pc][17]_3 ,
    \fetch_engine_reg[pc][14]_1 ,
    \execute_engine_reg[ir][12]_0 ,
    alu_add,
    \execute_engine_reg[ir][13]_0 ,
    \execute_engine_reg[ir][13]_1 ,
    \execute_engine_reg[ir][13]_2 ,
    \execute_engine_reg[ir][12]_1 ,
    \execute_engine_reg[ir][12]_2 ,
    \ctrl_reg[lsu_req]_0 ,
    \FSM_sequential_execute_engine_reg[state][3]_0 ,
    \csr_reg[rdata][31]_0 ,
    \register_file_fpga.reg_file_reg ,
    \ctrl_reg[alu_cp_trig][1]_0 ,
    \FSM_onehot_ctrl_reg[state][1] ,
    \execute_engine_reg[ir][14]_rep__1_1 ,
    \execute_engine_reg[ir][14]_rep__1_2 ,
    alu_res,
    \ctrl_reg[alu_op][2]_0 ,
    \imm_o_reg[4]_0 ,
    \imm_o_reg[3]_0 ,
    \imm_o_reg[2]_0 ,
    \imm_o_reg[1]_0 ,
    \ctrl_reg[alu_op][1]_0 ,
    \register_file_fpga.reg_file_reg_0 ,
    \ctrl_reg[alu_op][0]_0 ,
    \execute_engine_reg[ir][12]_3 ,
    \execute_engine_reg[link_pc][31]_0 ,
    \execute_engine_reg[ir][19]_0 ,
    \trap_ctrl_reg[exc_buf][1]_1 ,
    clk,
    rstn_sys,
    \w_pnt_reg[0]_0 ,
    pending,
    \w_pnt_reg[0]_1 ,
    m_axi_rready_0,
    \arbiter_reg[a_req]__0 ,
    misaligned,
    \arbiter_reg[state] ,
    alu_cmp,
    DOBDO,
    DOADO,
    cp_valid_1,
    \multiplier_core_serial.mul_reg[prod][30] ,
    m_axi_wvalid_0,
    m_axi_awvalid_0,
    m_axi_wstrb,
    \m_axi_araddr[31] ,
    \main_rsp[ack] ,
    \keeper[busy]1__1 ,
    \keeper_reg[busy]__0 ,
    \trap_ctrl_reg[irq_pnd][11]_0 ,
    p_3_in,
    p_2_in,
    \FSM_sequential_fetch_engine[state][1]_i_2 ,
    \FSM_sequential_fetch_engine[state][1]_i_2_0 ,
    \nclr_pending_reg[0] ,
    \dci[data_we] ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][6] ,
    data2,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][15] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    empty,
    \bus_rsp_o_reg[data][15]_0 ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \tx_fifo[avail] ,
    \tx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o[data] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][7] ,
    \dm_ctrl_reg[pbuf_en]__0 ,
    \bus_rsp_o[data][31]_i_3 ,
    \main_rsp[err] ,
    \arbiter_reg[b_req]__0 ,
    arbiter_req_reg,
    \main_rsp[data] ,
    \rdata_o_reg[30] ,
    \rdata_o_reg[30]_0 ,
    \w_pnt_reg[0]_2 ,
    \FSM_sequential_execute_engine_reg[state][0]_0 ,
    \trap_ctrl[exc_buf][1]_i_11_0 ,
    \csr_reg[we]_0 ,
    arbiter_err,
    \dm_reg_reg[halt_req]__0 ,
    p_3_in_0,
    O,
    \divider_core_serial.div_reg[quotient][31] ,
    \divider_core_serial.div_reg[quotient][28] ,
    \divider_core_serial.div_reg[quotient][24] ,
    \divider_core_serial.div_reg[quotient][20] ,
    \divider_core_serial.div_reg[quotient][16] ,
    \divider_core_serial.div_reg[quotient][12] ,
    \divider_core_serial.div_reg[quotient][8] ,
    \divider_core_serial.div_reg[quotient][4] ,
    CO,
    \mul[add] ,
    \mar_reg[3] ,
    \register_file_fpga.reg_file_reg_1 ,
    \register_file_fpga.reg_file_reg_2 ,
    \register_file_fpga.reg_file_reg_3 ,
    \register_file_fpga.reg_file_reg_4 ,
    \serial_shifter.shifter_reg[cnt][1] ,
    \register_file_fpga.reg_file_reg_5 ,
    \register_file_fpga.reg_file_reg_6 ,
    \register_file_fpga.reg_file_reg_7 ,
    \register_file_fpga.reg_file_reg_8 ,
    \register_file_fpga.reg_file_reg_9 ,
    \register_file_fpga.reg_file_reg_10 ,
    \register_file_fpga.reg_file_reg_11 ,
    \register_file_fpga.reg_file_reg_12 ,
    \register_file_fpga.reg_file_reg_13 ,
    \register_file_fpga.reg_file_reg_14 ,
    \register_file_fpga.reg_file_reg_15 ,
    \register_file_fpga.reg_file_reg_16 ,
    \register_file_fpga.reg_file_reg_17 ,
    \register_file_fpga.reg_file_reg_18 ,
    \register_file_fpga.reg_file_reg_19 ,
    \register_file_fpga.reg_file_reg_20 ,
    \register_file_fpga.reg_file_reg_21 ,
    \register_file_fpga.reg_file_reg_22 ,
    \register_file_fpga.reg_file_reg_23 ,
    \register_file_fpga.reg_file_reg_24 ,
    \register_file_fpga.reg_file_reg_25 ,
    \register_file_fpga.reg_file_reg_26 ,
    \register_file_fpga.reg_file_reg_27 ,
    \register_file_fpga.reg_file_reg_28 ,
    \register_file_fpga.reg_file_reg_29 ,
    \register_file_fpga.reg_file_reg_30 ,
    \register_file_fpga.reg_file_reg_31 ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \register_file_fpga.reg_file_reg_32 ,
    S);
  output \ctrl_nxt[rf_zero_we] ;
  output \ctrl[alu_opa_mux] ;
  output \ctrl[alu_unsigned] ;
  output \ctrl[lsu_req] ;
  output \ctrl[lsu_rw] ;
  output \ctrl[cpu_trap] ;
  output [7:0]Q;
  output [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  output \arbiter_reg[b_req] ;
  output [5:0]D;
  output \fetch_engine_reg[pc][8]_0 ;
  output \fetch_engine_reg[pc][11]_0 ;
  output \fetch_engine_reg[pc][9]_0 ;
  output \arbiter_reg[a_req] ;
  output \fetch_engine_reg[pc][2]_0 ;
  output \fetch_engine_reg[pc][4]_0 ;
  output \fetch_engine_reg[pc][5]_0 ;
  output \fetch_engine_reg[pc][3]_0 ;
  output \fetch_engine_reg[pc][7]_0 ;
  output \fetch_engine_reg[pc][6]_0 ;
  output \fetch_engine_reg[pc][3]_1 ;
  output \fetch_engine_reg[pc][2]_1 ;
  output \fetch_engine_reg[pc][2]_2 ;
  output \fetch_engine_reg[pc][5]_1 ;
  output \fetch_engine_reg[pc][4]_1 ;
  output \fetch_engine_reg[pc][3]_2 ;
  output \execute_engine_reg[ir][14]_rep_0 ;
  output \execute_engine_reg[ir][14]_rep__1_0 ;
  output \execute_engine_reg[ir][14]_rep__0_0 ;
  output [0:0]DI;
  output m_axi_wvalid;
  output pending_reg;
  output m_axi_awvalid;
  output [0:0]WEA;
  output [0:0]\bus_req_o_reg[ben][2] ;
  output [0:0]\bus_req_o_reg[ben][1] ;
  output [0:0]\bus_req_o_reg[ben][0] ;
  output rden0;
  output [6:0]addr;
  output \fetch_engine_reg[pc][15]_0 ;
  output \fetch_engine_reg[pc][17]_0 ;
  output \keeper_reg[busy] ;
  output irq_active_reg;
  output \fetch_engine_reg[pc][8]_1 ;
  output \fetch_engine_reg[pc][3]_3 ;
  output m_axi_rready;
  output m_axi_bready;
  output \dmem_req[stb] ;
  output \bus_req_o_reg[rw] ;
  output \bus_req_o_reg[data][0] ;
  output \irq_pending_reg[0] ;
  output \fetch_engine_reg[pc][8]_2 ;
  output \fetch_engine_reg[pc][9]_1 ;
  output \fetch_engine_reg[pc][10]_0 ;
  output \fetch_engine_reg[pc][11]_1 ;
  output [0:0]E;
  output \fetch_engine_reg[pc][9]_2 ;
  output \fetch_engine_reg[pc][8]_3 ;
  output \fetch_engine_reg[pc][11]_2 ;
  output \fetch_engine_reg[pc][11]_3 ;
  output \iodev_req[3][stb] ;
  output \dci[exception_ack] ;
  output \debug_mode_enable.debug_ctrl_reg[running]_0 ;
  output [1:0]ADDRARDADDR;
  output [9:0]\fetch_engine_reg[pc][17]_1 ;
  output \dci[execute_ack] ;
  output \fetch_engine_reg[pc][7]_1 ;
  output \fetch_engine_reg[pc][6]_1 ;
  output \dci[resume_ack] ;
  output \dci[halt_ack] ;
  output [0:0]\debug_mode_enable.debug_ctrl_reg[running]_1 ;
  output [30:0]\dci_reg[data_reg][31] ;
  output \fetch_engine_reg[pc][12]_0 ;
  output [7:0]\fetch_engine_reg[pc][17]_2 ;
  output \fetch_engine_reg[pc][6]_2 ;
  output \fetch_engine_reg[pc][9]_3 ;
  output \fetch_engine_reg[pc][2]_3 ;
  output [0:0]\w_pnt_reg[0] ;
  output [0:0]\fetch_engine_reg[pc][2]_4 ;
  output [17:0]\rx_engine_reg[over] ;
  output \fetch_engine_reg[pc][12]_1 ;
  output \iodev_req[10][stb] ;
  output [0:0]\fetch_engine_reg[pc][11]_4 ;
  output [0:0]\fetch_engine_reg[pc][11]_5 ;
  output [1:0]\fetch_engine_reg[pc][11]_6 ;
  output [31:0]\bus_req_o_reg[rw]_0 ;
  output \iodev_req[11][stb] ;
  output [14:0]m_axi_araddr;
  output \fetch_engine_reg[pc][2]_5 ;
  output [5:0]\fetch_engine_reg[pc][14]_0 ;
  output port_sel_reg;
  output \fetch_engine_reg[pc][16]_0 ;
  output \arbiter_reg[b_req]0 ;
  output \arbiter_reg[a_req]0 ;
  output [3:0]\fetch_engine_reg[pc][17]_3 ;
  output [3:0]\fetch_engine_reg[pc][14]_1 ;
  output \execute_engine_reg[ir][12]_0 ;
  output [31:0]alu_add;
  output \execute_engine_reg[ir][13]_0 ;
  output [13:0]\execute_engine_reg[ir][13]_1 ;
  output \execute_engine_reg[ir][13]_2 ;
  output \execute_engine_reg[ir][12]_1 ;
  output [3:0]\execute_engine_reg[ir][12]_2 ;
  output \ctrl_reg[lsu_req]_0 ;
  output [0:0]\FSM_sequential_execute_engine_reg[state][3]_0 ;
  output [31:0]\csr_reg[rdata][31]_0 ;
  output [31:0]\register_file_fpga.reg_file_reg ;
  output [1:0]\ctrl_reg[alu_cp_trig][1]_0 ;
  output \FSM_onehot_ctrl_reg[state][1] ;
  output \execute_engine_reg[ir][14]_rep__1_1 ;
  output [63:0]\execute_engine_reg[ir][14]_rep__1_2 ;
  output [30:0]alu_res;
  output [2:0]\ctrl_reg[alu_op][2]_0 ;
  output \imm_o_reg[4]_0 ;
  output \imm_o_reg[3]_0 ;
  output \imm_o_reg[2]_0 ;
  output [1:0]\imm_o_reg[1]_0 ;
  output \ctrl_reg[alu_op][1]_0 ;
  output [31:0]\register_file_fpga.reg_file_reg_0 ;
  output \ctrl_reg[alu_op][0]_0 ;
  output [31:0]\execute_engine_reg[ir][12]_3 ;
  output [30:0]\execute_engine_reg[link_pc][31]_0 ;
  output [4:0]\execute_engine_reg[ir][19]_0 ;
  output [0:0]\trap_ctrl_reg[exc_buf][1]_1 ;
  input clk;
  input rstn_sys;
  input \w_pnt_reg[0]_0 ;
  input pending;
  input \w_pnt_reg[0]_1 ;
  input m_axi_rready_0;
  input \arbiter_reg[a_req]__0 ;
  input misaligned;
  input [1:0]\arbiter_reg[state] ;
  input [1:0]alu_cmp;
  input [31:0]DOBDO;
  input [31:0]DOADO;
  input cp_valid_1;
  input [31:0]\multiplier_core_serial.mul_reg[prod][30] ;
  input m_axi_wvalid_0;
  input m_axi_awvalid_0;
  input [3:0]m_axi_wstrb;
  input [31:0]\m_axi_araddr[31] ;
  input \main_rsp[ack] ;
  input \keeper[busy]1__1 ;
  input \keeper_reg[busy]__0 ;
  input [5:0]\trap_ctrl_reg[irq_pnd][11]_0 ;
  input [0:0]p_3_in;
  input [0:0]p_2_in;
  input \FSM_sequential_fetch_engine[state][1]_i_2 ;
  input \FSM_sequential_fetch_engine[state][1]_i_2_0 ;
  input [0:0]\nclr_pending_reg[0] ;
  input \dci[data_we] ;
  input \bus_rsp_o_reg[data][0] ;
  input [29:0]\bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][1] ;
  input [5:0]\bus_rsp_o_reg[data][31]_0 ;
  input [6:0]\bus_rsp_o_reg[data][31]_1 ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5] ;
  input \bus_rsp_o_reg[data][6] ;
  input [0:0]data2;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][15] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input empty;
  input [7:0]\bus_rsp_o_reg[data][15]_0 ;
  input \rx_fifo[avail] ;
  input \rx_fifo[free] ;
  input \tx_fifo[avail] ;
  input \tx_fifo[free] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input [31:0]\bus_rsp_o[data] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][7] ;
  input \dm_ctrl_reg[pbuf_en]__0 ;
  input [0:0]\bus_rsp_o[data][31]_i_3 ;
  input \main_rsp[err] ;
  input \arbiter_reg[b_req]__0 ;
  input arbiter_req_reg;
  input [31:0]\main_rsp[data] ;
  input \rdata_o_reg[30] ;
  input \rdata_o_reg[30]_0 ;
  input \w_pnt_reg[0]_2 ;
  input \FSM_sequential_execute_engine_reg[state][0]_0 ;
  input \trap_ctrl[exc_buf][1]_i_11_0 ;
  input \csr_reg[we]_0 ;
  input arbiter_err;
  input \dm_reg_reg[halt_req]__0 ;
  input [0:0]p_3_in_0;
  input [2:0]O;
  input [30:0]\divider_core_serial.div_reg[quotient][31] ;
  input [3:0]\divider_core_serial.div_reg[quotient][28] ;
  input [3:0]\divider_core_serial.div_reg[quotient][24] ;
  input [3:0]\divider_core_serial.div_reg[quotient][20] ;
  input [3:0]\divider_core_serial.div_reg[quotient][16] ;
  input [3:0]\divider_core_serial.div_reg[quotient][12] ;
  input [3:0]\divider_core_serial.div_reg[quotient][8] ;
  input [3:0]\divider_core_serial.div_reg[quotient][4] ;
  input [0:0]CO;
  input [32:0]\mul[add] ;
  input [0:0]\mar_reg[3] ;
  input \register_file_fpga.reg_file_reg_1 ;
  input \register_file_fpga.reg_file_reg_2 ;
  input \register_file_fpga.reg_file_reg_3 ;
  input \register_file_fpga.reg_file_reg_4 ;
  input [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  input \register_file_fpga.reg_file_reg_5 ;
  input \register_file_fpga.reg_file_reg_6 ;
  input \register_file_fpga.reg_file_reg_7 ;
  input \register_file_fpga.reg_file_reg_8 ;
  input \register_file_fpga.reg_file_reg_9 ;
  input \register_file_fpga.reg_file_reg_10 ;
  input \register_file_fpga.reg_file_reg_11 ;
  input \register_file_fpga.reg_file_reg_12 ;
  input \register_file_fpga.reg_file_reg_13 ;
  input \register_file_fpga.reg_file_reg_14 ;
  input \register_file_fpga.reg_file_reg_15 ;
  input \register_file_fpga.reg_file_reg_16 ;
  input \register_file_fpga.reg_file_reg_17 ;
  input \register_file_fpga.reg_file_reg_18 ;
  input \register_file_fpga.reg_file_reg_19 ;
  input \register_file_fpga.reg_file_reg_20 ;
  input \register_file_fpga.reg_file_reg_21 ;
  input \register_file_fpga.reg_file_reg_22 ;
  input \register_file_fpga.reg_file_reg_23 ;
  input \register_file_fpga.reg_file_reg_24 ;
  input \register_file_fpga.reg_file_reg_25 ;
  input \register_file_fpga.reg_file_reg_26 ;
  input \register_file_fpga.reg_file_reg_27 ;
  input \register_file_fpga.reg_file_reg_28 ;
  input \register_file_fpga.reg_file_reg_29 ;
  input \register_file_fpga.reg_file_reg_30 ;
  input \register_file_fpga.reg_file_reg_31 ;
  input [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  input \register_file_fpga.reg_file_reg_32 ;
  input [0:0]S;

  wire [1:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]DI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire \FSM_onehot_ctrl_reg[state][1] ;
  wire \FSM_sequential_execute_engine[state][0]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_10_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_11_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_12_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_14_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_21_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_0 ;
  wire [0:0]\FSM_sequential_execute_engine_reg[state][3]_0 ;
  wire \FSM_sequential_fetch_engine[state][0]_i_2_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2_0 ;
  wire [2:0]O;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [6:0]addr;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire [30:0]alu_res;
  wire arbiter_err;
  wire \arbiter_reg[a_req] ;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire arbiter_req_reg;
  wire [0:0]\bus_req_o_reg[ben][0] ;
  wire [0:0]\bus_req_o_reg[ben][1] ;
  wire [0:0]\bus_req_o_reg[ben][2] ;
  wire \bus_req_o_reg[data][0] ;
  wire \bus_req_o_reg[rw] ;
  wire [31:0]\bus_req_o_reg[rw]_0 ;
  wire [31:0]\bus_rsp_o[data] ;
  wire [0:0]\bus_rsp_o[data][31]_i_3 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][15] ;
  wire [7:0]\bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire [29:0]\bus_rsp_o_reg[data][31] ;
  wire [5:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [6:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][4] ;
  wire \bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][6] ;
  wire \bus_rsp_o_reg[data][7] ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire clk;
  wire cp_valid_1;
  wire cpu_debug;
  wire [31:2]\cpu_i_req[addr] ;
  wire \cpu_i_rsp[err] ;
  wire \csr[dcsr_cause] ;
  wire \csr[dcsr_cause][0]_i_1_n_0 ;
  wire \csr[dcsr_cause][1]_i_1_n_0 ;
  wire \csr[dcsr_cause][2]_i_1_n_0 ;
  wire \csr[dcsr_ebreakm]_i_1_n_0 ;
  wire \csr[dcsr_step]_i_1_n_0 ;
  wire [31:1]\csr[dpc] ;
  wire \csr[dpc][31]_i_4_n_0 ;
  wire \csr[dpc][31]_i_5_n_0 ;
  wire \csr[dscratch0][31]_i_1_n_0 ;
  wire \csr[dscratch0][31]_i_2_n_0 ;
  wire \csr[mcause][0]_i_1_n_0 ;
  wire \csr[mcause][1]_i_1_n_0 ;
  wire \csr[mcause][2]_i_1_n_0 ;
  wire \csr[mcause][3]_i_1_n_0 ;
  wire \csr[mcause][4]_i_1_n_0 ;
  wire \csr[mcause][5]_i_2_n_0 ;
  wire \csr[mepc][31]_i_2_n_0 ;
  wire \csr[mepc][31]_i_3_n_0 ;
  wire \csr[mepc][31]_i_4_n_0 ;
  wire \csr[mepc][31]_i_5_n_0 ;
  wire \csr[mie_msi]_i_1_n_0 ;
  wire \csr[mie_msi]_i_2_n_0 ;
  wire \csr[mscratch][0]_i_1_n_0 ;
  wire \csr[mscratch][31]_i_1_n_0 ;
  wire \csr[mscratch][31]_i_2_n_0 ;
  wire \csr[mscratch][31]_i_3_n_0 ;
  wire \csr[mscratch][31]_i_4_n_0 ;
  wire \csr[mstatus_mie]_i_1_n_0 ;
  wire \csr[mstatus_mie]_i_3_n_0 ;
  wire \csr[mstatus_mie]_i_4_n_0 ;
  wire \csr[mstatus_mie]_i_5_n_0 ;
  wire \csr[mstatus_mie]_i_6_n_0 ;
  wire \csr[mstatus_mpie]_i_1_n_0 ;
  wire \csr[mstatus_mpie]_i_2_n_0 ;
  wire \csr[mtinst][0]_i_1_n_0 ;
  wire \csr[mtinst][10]_i_1_n_0 ;
  wire \csr[mtinst][11]_i_1_n_0 ;
  wire \csr[mtinst][12]_i_1_n_0 ;
  wire \csr[mtinst][13]_i_1_n_0 ;
  wire \csr[mtinst][14]_i_1_n_0 ;
  wire \csr[mtinst][15]_i_1_n_0 ;
  wire \csr[mtinst][16]_i_1_n_0 ;
  wire \csr[mtinst][17]_i_1_n_0 ;
  wire \csr[mtinst][18]_i_1_n_0 ;
  wire \csr[mtinst][19]_i_1_n_0 ;
  wire \csr[mtinst][1]_i_1_n_0 ;
  wire \csr[mtinst][20]_i_1_n_0 ;
  wire \csr[mtinst][21]_i_1_n_0 ;
  wire \csr[mtinst][22]_i_1_n_0 ;
  wire \csr[mtinst][23]_i_1_n_0 ;
  wire \csr[mtinst][24]_i_1_n_0 ;
  wire \csr[mtinst][25]_i_1_n_0 ;
  wire \csr[mtinst][26]_i_1_n_0 ;
  wire \csr[mtinst][27]_i_1_n_0 ;
  wire \csr[mtinst][28]_i_1_n_0 ;
  wire \csr[mtinst][29]_i_1_n_0 ;
  wire \csr[mtinst][2]_i_1_n_0 ;
  wire \csr[mtinst][30]_i_1_n_0 ;
  wire \csr[mtinst][31]_i_1_n_0 ;
  wire \csr[mtinst][3]_i_1_n_0 ;
  wire \csr[mtinst][4]_i_1_n_0 ;
  wire \csr[mtinst][5]_i_1_n_0 ;
  wire \csr[mtinst][6]_i_1_n_0 ;
  wire \csr[mtinst][7]_i_1_n_0 ;
  wire \csr[mtinst][8]_i_1_n_0 ;
  wire \csr[mtinst][9]_i_1_n_0 ;
  wire \csr[mtval] ;
  wire \csr[mtval][0]_i_1_n_0 ;
  wire \csr[mtval][10]_i_1_n_0 ;
  wire \csr[mtval][11]_i_1_n_0 ;
  wire \csr[mtval][12]_i_1_n_0 ;
  wire \csr[mtval][13]_i_1_n_0 ;
  wire \csr[mtval][14]_i_1_n_0 ;
  wire \csr[mtval][15]_i_1_n_0 ;
  wire \csr[mtval][16]_i_1_n_0 ;
  wire \csr[mtval][17]_i_1_n_0 ;
  wire \csr[mtval][18]_i_1_n_0 ;
  wire \csr[mtval][19]_i_1_n_0 ;
  wire \csr[mtval][1]_i_1_n_0 ;
  wire \csr[mtval][20]_i_1_n_0 ;
  wire \csr[mtval][21]_i_1_n_0 ;
  wire \csr[mtval][22]_i_1_n_0 ;
  wire \csr[mtval][23]_i_1_n_0 ;
  wire \csr[mtval][24]_i_1_n_0 ;
  wire \csr[mtval][25]_i_1_n_0 ;
  wire \csr[mtval][26]_i_1_n_0 ;
  wire \csr[mtval][27]_i_1_n_0 ;
  wire \csr[mtval][28]_i_1_n_0 ;
  wire \csr[mtval][29]_i_1_n_0 ;
  wire \csr[mtval][2]_i_1_n_0 ;
  wire \csr[mtval][30]_i_1_n_0 ;
  wire \csr[mtval][31]_i_2_n_0 ;
  wire \csr[mtval][3]_i_1_n_0 ;
  wire \csr[mtval][4]_i_1_n_0 ;
  wire \csr[mtval][5]_i_1_n_0 ;
  wire \csr[mtval][6]_i_1_n_0 ;
  wire \csr[mtval][7]_i_1_n_0 ;
  wire \csr[mtval][8]_i_1_n_0 ;
  wire \csr[mtval][9]_i_1_n_0 ;
  wire \csr[mtvec][0]_i_1_n_0 ;
  wire \csr[mtvec][10]_i_1_n_0 ;
  wire \csr[mtvec][11]_i_1_n_0 ;
  wire \csr[mtvec][12]_i_1_n_0 ;
  wire \csr[mtvec][13]_i_1_n_0 ;
  wire \csr[mtvec][14]_i_1_n_0 ;
  wire \csr[mtvec][15]_i_1_n_0 ;
  wire \csr[mtvec][16]_i_1_n_0 ;
  wire \csr[mtvec][17]_i_1_n_0 ;
  wire \csr[mtvec][18]_i_1_n_0 ;
  wire \csr[mtvec][19]_i_1_n_0 ;
  wire \csr[mtvec][20]_i_1_n_0 ;
  wire \csr[mtvec][21]_i_1_n_0 ;
  wire \csr[mtvec][22]_i_1_n_0 ;
  wire \csr[mtvec][23]_i_1_n_0 ;
  wire \csr[mtvec][24]_i_1_n_0 ;
  wire \csr[mtvec][25]_i_1_n_0 ;
  wire \csr[mtvec][26]_i_1_n_0 ;
  wire \csr[mtvec][27]_i_1_n_0 ;
  wire \csr[mtvec][28]_i_1_n_0 ;
  wire \csr[mtvec][29]_i_1_n_0 ;
  wire \csr[mtvec][2]_i_1_n_0 ;
  wire \csr[mtvec][30]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_2_n_0 ;
  wire \csr[mtvec][31]_i_3_n_0 ;
  wire \csr[mtvec][3]_i_1_n_0 ;
  wire \csr[mtvec][4]_i_1_n_0 ;
  wire \csr[mtvec][5]_i_1_n_0 ;
  wire \csr[mtvec][6]_i_1_n_0 ;
  wire \csr[mtvec][7]_i_1_n_0 ;
  wire \csr[mtvec][8]_i_1_n_0 ;
  wire \csr[mtvec][9]_i_1_n_0 ;
  wire \csr[rdata][0]_i_1_n_0 ;
  wire \csr[rdata][0]_i_2_n_0 ;
  wire \csr[rdata][0]_i_3_n_0 ;
  wire \csr[rdata][0]_i_4_n_0 ;
  wire \csr[rdata][0]_i_5_n_0 ;
  wire \csr[rdata][0]_i_6_n_0 ;
  wire \csr[rdata][10]_i_1_n_0 ;
  wire \csr[rdata][10]_i_2_n_0 ;
  wire \csr[rdata][10]_i_3_n_0 ;
  wire \csr[rdata][10]_i_4_n_0 ;
  wire \csr[rdata][10]_i_5_n_0 ;
  wire \csr[rdata][11]_i_10_n_0 ;
  wire \csr[rdata][11]_i_11_n_0 ;
  wire \csr[rdata][11]_i_12_n_0 ;
  wire \csr[rdata][11]_i_1_n_0 ;
  wire \csr[rdata][11]_i_3_n_0 ;
  wire \csr[rdata][11]_i_4_n_0 ;
  wire \csr[rdata][11]_i_5_n_0 ;
  wire \csr[rdata][11]_i_6_n_0 ;
  wire \csr[rdata][11]_i_7_n_0 ;
  wire \csr[rdata][11]_i_8_n_0 ;
  wire \csr[rdata][11]_i_9_n_0 ;
  wire \csr[rdata][12]_i_1_n_0 ;
  wire \csr[rdata][12]_i_2_n_0 ;
  wire \csr[rdata][12]_i_3_n_0 ;
  wire \csr[rdata][12]_i_4_n_0 ;
  wire \csr[rdata][12]_i_5_n_0 ;
  wire \csr[rdata][13]_i_1_n_0 ;
  wire \csr[rdata][13]_i_2_n_0 ;
  wire \csr[rdata][13]_i_3_n_0 ;
  wire \csr[rdata][13]_i_4_n_0 ;
  wire \csr[rdata][14]_i_1_n_0 ;
  wire \csr[rdata][14]_i_2_n_0 ;
  wire \csr[rdata][14]_i_3_n_0 ;
  wire \csr[rdata][14]_i_4_n_0 ;
  wire \csr[rdata][14]_i_5_n_0 ;
  wire \csr[rdata][15]_i_1_n_0 ;
  wire \csr[rdata][15]_i_2_n_0 ;
  wire \csr[rdata][15]_i_3_n_0 ;
  wire \csr[rdata][15]_i_4_n_0 ;
  wire \csr[rdata][16]_i_1_n_0 ;
  wire \csr[rdata][16]_i_2_n_0 ;
  wire \csr[rdata][16]_i_3_n_0 ;
  wire \csr[rdata][16]_i_4_n_0 ;
  wire \csr[rdata][16]_i_5_n_0 ;
  wire \csr[rdata][17]_i_1_n_0 ;
  wire \csr[rdata][17]_i_2_n_0 ;
  wire \csr[rdata][17]_i_3_n_0 ;
  wire \csr[rdata][17]_i_4_n_0 ;
  wire \csr[rdata][17]_i_5_n_0 ;
  wire \csr[rdata][18]_i_1_n_0 ;
  wire \csr[rdata][18]_i_2_n_0 ;
  wire \csr[rdata][18]_i_3_n_0 ;
  wire \csr[rdata][18]_i_4_n_0 ;
  wire \csr[rdata][18]_i_5_n_0 ;
  wire \csr[rdata][19]_i_1_n_0 ;
  wire \csr[rdata][19]_i_2_n_0 ;
  wire \csr[rdata][19]_i_3_n_0 ;
  wire \csr[rdata][19]_i_4_n_0 ;
  wire \csr[rdata][19]_i_5_n_0 ;
  wire \csr[rdata][1]_i_1_n_0 ;
  wire \csr[rdata][1]_i_2_n_0 ;
  wire \csr[rdata][1]_i_3_n_0 ;
  wire \csr[rdata][1]_i_4_n_0 ;
  wire \csr[rdata][1]_i_5_n_0 ;
  wire \csr[rdata][20]_i_1_n_0 ;
  wire \csr[rdata][20]_i_2_n_0 ;
  wire \csr[rdata][20]_i_3_n_0 ;
  wire \csr[rdata][20]_i_4_n_0 ;
  wire \csr[rdata][20]_i_5_n_0 ;
  wire \csr[rdata][21]_i_1_n_0 ;
  wire \csr[rdata][21]_i_2_n_0 ;
  wire \csr[rdata][21]_i_3_n_0 ;
  wire \csr[rdata][21]_i_4_n_0 ;
  wire \csr[rdata][21]_i_5_n_0 ;
  wire \csr[rdata][22]_i_1_n_0 ;
  wire \csr[rdata][22]_i_2_n_0 ;
  wire \csr[rdata][22]_i_3_n_0 ;
  wire \csr[rdata][22]_i_4_n_0 ;
  wire \csr[rdata][22]_i_5_n_0 ;
  wire \csr[rdata][23]_i_1_n_0 ;
  wire \csr[rdata][23]_i_2_n_0 ;
  wire \csr[rdata][23]_i_3_n_0 ;
  wire \csr[rdata][23]_i_4_n_0 ;
  wire \csr[rdata][23]_i_5_n_0 ;
  wire \csr[rdata][24]_i_1_n_0 ;
  wire \csr[rdata][24]_i_2_n_0 ;
  wire \csr[rdata][24]_i_3_n_0 ;
  wire \csr[rdata][24]_i_4_n_0 ;
  wire \csr[rdata][24]_i_5_n_0 ;
  wire \csr[rdata][24]_i_6_n_0 ;
  wire \csr[rdata][25]_i_1_n_0 ;
  wire \csr[rdata][25]_i_2_n_0 ;
  wire \csr[rdata][25]_i_3_n_0 ;
  wire \csr[rdata][25]_i_4_n_0 ;
  wire \csr[rdata][25]_i_5_n_0 ;
  wire \csr[rdata][26]_i_1_n_0 ;
  wire \csr[rdata][26]_i_2_n_0 ;
  wire \csr[rdata][26]_i_3_n_0 ;
  wire \csr[rdata][26]_i_4_n_0 ;
  wire \csr[rdata][26]_i_5_n_0 ;
  wire \csr[rdata][27]_i_1_n_0 ;
  wire \csr[rdata][27]_i_2_n_0 ;
  wire \csr[rdata][27]_i_3_n_0 ;
  wire \csr[rdata][27]_i_4_n_0 ;
  wire \csr[rdata][27]_i_5_n_0 ;
  wire \csr[rdata][28]_i_1_n_0 ;
  wire \csr[rdata][28]_i_2_n_0 ;
  wire \csr[rdata][28]_i_3_n_0 ;
  wire \csr[rdata][28]_i_4_n_0 ;
  wire \csr[rdata][28]_i_5_n_0 ;
  wire \csr[rdata][29]_i_10_n_0 ;
  wire \csr[rdata][29]_i_1_n_0 ;
  wire \csr[rdata][29]_i_2_n_0 ;
  wire \csr[rdata][29]_i_3_n_0 ;
  wire \csr[rdata][29]_i_4_n_0 ;
  wire \csr[rdata][29]_i_5_n_0 ;
  wire \csr[rdata][29]_i_6_n_0 ;
  wire \csr[rdata][29]_i_7_n_0 ;
  wire \csr[rdata][29]_i_8_n_0 ;
  wire \csr[rdata][29]_i_9_n_0 ;
  wire \csr[rdata][2]_i_1_n_0 ;
  wire \csr[rdata][2]_i_2_n_0 ;
  wire \csr[rdata][2]_i_4_n_0 ;
  wire \csr[rdata][2]_i_5_n_0 ;
  wire \csr[rdata][2]_i_6_n_0 ;
  wire \csr[rdata][30]_i_1_n_0 ;
  wire \csr[rdata][30]_i_2_n_0 ;
  wire \csr[rdata][30]_i_3_n_0 ;
  wire \csr[rdata][30]_i_4_n_0 ;
  wire \csr[rdata][30]_i_5_n_0 ;
  wire \csr[rdata][30]_i_6_n_0 ;
  wire \csr[rdata][30]_i_7_n_0 ;
  wire \csr[rdata][30]_i_8_n_0 ;
  wire \csr[rdata][30]_i_9_n_0 ;
  wire \csr[rdata][31]_i_10_n_0 ;
  wire \csr[rdata][31]_i_11_n_0 ;
  wire \csr[rdata][31]_i_12_n_0 ;
  wire \csr[rdata][31]_i_13_n_0 ;
  wire \csr[rdata][31]_i_14_n_0 ;
  wire \csr[rdata][31]_i_15_n_0 ;
  wire \csr[rdata][31]_i_16_n_0 ;
  wire \csr[rdata][31]_i_17_n_0 ;
  wire \csr[rdata][31]_i_18_n_0 ;
  wire \csr[rdata][31]_i_19_n_0 ;
  wire \csr[rdata][31]_i_1_n_0 ;
  wire \csr[rdata][31]_i_20_n_0 ;
  wire \csr[rdata][31]_i_2_n_0 ;
  wire \csr[rdata][31]_i_3_n_0 ;
  wire \csr[rdata][31]_i_4_n_0 ;
  wire \csr[rdata][31]_i_5_n_0 ;
  wire \csr[rdata][31]_i_6_n_0 ;
  wire \csr[rdata][31]_i_7_n_0 ;
  wire \csr[rdata][31]_i_8_n_0 ;
  wire \csr[rdata][31]_i_9_n_0 ;
  wire \csr[rdata][3]_i_1_n_0 ;
  wire \csr[rdata][3]_i_2_n_0 ;
  wire \csr[rdata][3]_i_3_n_0 ;
  wire \csr[rdata][3]_i_4_n_0 ;
  wire \csr[rdata][3]_i_5_n_0 ;
  wire \csr[rdata][3]_i_6_n_0 ;
  wire \csr[rdata][4]_i_1_n_0 ;
  wire \csr[rdata][4]_i_2_n_0 ;
  wire \csr[rdata][4]_i_3_n_0 ;
  wire \csr[rdata][4]_i_4_n_0 ;
  wire \csr[rdata][4]_i_5_n_0 ;
  wire \csr[rdata][5]_i_1_n_0 ;
  wire \csr[rdata][5]_i_2_n_0 ;
  wire \csr[rdata][5]_i_3_n_0 ;
  wire \csr[rdata][5]_i_4_n_0 ;
  wire \csr[rdata][6]_i_1_n_0 ;
  wire \csr[rdata][6]_i_2_n_0 ;
  wire \csr[rdata][6]_i_3_n_0 ;
  wire \csr[rdata][6]_i_4_n_0 ;
  wire \csr[rdata][6]_i_5_n_0 ;
  wire \csr[rdata][7]_i_1_n_0 ;
  wire \csr[rdata][7]_i_2_n_0 ;
  wire \csr[rdata][7]_i_3_n_0 ;
  wire \csr[rdata][7]_i_4_n_0 ;
  wire \csr[rdata][7]_i_5_n_0 ;
  wire \csr[rdata][7]_i_6_n_0 ;
  wire \csr[rdata][7]_i_7_n_0 ;
  wire \csr[rdata][7]_i_8_n_0 ;
  wire \csr[rdata][8]_i_1_n_0 ;
  wire \csr[rdata][8]_i_2_n_0 ;
  wire \csr[rdata][8]_i_3_n_0 ;
  wire \csr[rdata][8]_i_4_n_0 ;
  wire \csr[rdata][8]_i_5_n_0 ;
  wire \csr[rdata][8]_i_6_n_0 ;
  wire \csr[rdata][8]_i_7_n_0 ;
  wire \csr[rdata][9]_i_1_n_0 ;
  wire \csr[rdata][9]_i_2_n_0 ;
  wire \csr[rdata][9]_i_3_n_0 ;
  wire \csr[rdata][9]_i_4_n_0 ;
  wire \csr[re]_i_2_n_0 ;
  wire \csr[re_nxt] ;
  wire \csr[tdata1_action]_i_1_n_0 ;
  wire \csr[tdata1_dmode]_i_1_n_0 ;
  wire \csr[tdata1_dmode]_i_2_n_0 ;
  wire \csr[tdata1_dmode]_i_3_n_0 ;
  wire \csr[tdata1_dmode]_i_4_n_0 ;
  wire \csr[tdata1_execute]_i_1_n_0 ;
  wire \csr[tdata1_execute]_i_2_n_0 ;
  wire [27:2]\csr[tdata1_rd] ;
  wire \csr[tdata2][1]_i_1_n_0 ;
  wire \csr[tdata2][2]_i_1_n_0 ;
  wire \csr[tdata2][31]_i_1_n_0 ;
  wire \csr[tdata2][31]_i_2_n_0 ;
  wire \csr[tdata2][31]_i_3_n_0 ;
  wire \csr[tdata2][31]_i_4_n_0 ;
  wire \csr[tdata2][4]_i_1_n_0 ;
  wire \csr[tdata2][5]_i_1_n_0 ;
  wire \csr[tdata2][6]_i_1_n_0 ;
  wire \csr[we]_i_2_n_0 ;
  wire \csr[we]_i_3_n_0 ;
  wire [2:0]\csr_reg[dcsr_cause] ;
  wire \csr_reg[dcsr_ebreakm]__0 ;
  wire \csr_reg[dcsr_prv]__0 ;
  wire \csr_reg[dcsr_step]__0 ;
  wire [31:1]\csr_reg[dpc] ;
  wire \csr_reg[dpc]0 ;
  wire [31:0]\csr_reg[dscratch0] ;
  wire \csr_reg[mcause]0 ;
  wire \csr_reg[mepc]0 ;
  wire \csr_reg[mie_firq_n_0_][0] ;
  wire \csr_reg[mie_firq_n_0_][15] ;
  wire \csr_reg[mie_mei]__0 ;
  wire \csr_reg[mie_msi]__0 ;
  wire \csr_reg[mie_mti]__0 ;
  wire [31:0]\csr_reg[mscratch] ;
  wire \csr_reg[mstatus_mie]__0 ;
  wire \csr_reg[mstatus_mpie]0 ;
  wire \csr_reg[mstatus_mpie]__0 ;
  wire [31:0]\csr_reg[mtinst] ;
  wire [31:0]\csr_reg[mtval] ;
  wire \csr_reg[mtvec_n_0_][0] ;
  wire \csr_reg[mtvec_n_0_][10] ;
  wire \csr_reg[mtvec_n_0_][11] ;
  wire \csr_reg[mtvec_n_0_][12] ;
  wire \csr_reg[mtvec_n_0_][13] ;
  wire \csr_reg[mtvec_n_0_][14] ;
  wire \csr_reg[mtvec_n_0_][15] ;
  wire \csr_reg[mtvec_n_0_][16] ;
  wire \csr_reg[mtvec_n_0_][17] ;
  wire \csr_reg[mtvec_n_0_][18] ;
  wire \csr_reg[mtvec_n_0_][19] ;
  wire \csr_reg[mtvec_n_0_][20] ;
  wire \csr_reg[mtvec_n_0_][21] ;
  wire \csr_reg[mtvec_n_0_][22] ;
  wire \csr_reg[mtvec_n_0_][23] ;
  wire \csr_reg[mtvec_n_0_][24] ;
  wire \csr_reg[mtvec_n_0_][25] ;
  wire \csr_reg[mtvec_n_0_][26] ;
  wire \csr_reg[mtvec_n_0_][27] ;
  wire \csr_reg[mtvec_n_0_][28] ;
  wire \csr_reg[mtvec_n_0_][29] ;
  wire \csr_reg[mtvec_n_0_][2] ;
  wire \csr_reg[mtvec_n_0_][30] ;
  wire \csr_reg[mtvec_n_0_][31] ;
  wire \csr_reg[mtvec_n_0_][3] ;
  wire \csr_reg[mtvec_n_0_][4] ;
  wire \csr_reg[mtvec_n_0_][5] ;
  wire \csr_reg[mtvec_n_0_][6] ;
  wire \csr_reg[mtvec_n_0_][7] ;
  wire \csr_reg[mtvec_n_0_][8] ;
  wire \csr_reg[mtvec_n_0_][9] ;
  wire \csr_reg[rdata][11]_i_2_n_0 ;
  wire \csr_reg[rdata][2]_i_3_n_0 ;
  wire [31:0]\csr_reg[rdata][31]_0 ;
  wire \csr_reg[re]__0 ;
  wire [31:1]\csr_reg[tdata2] ;
  wire \csr_reg[we]0 ;
  wire \csr_reg[we]_0 ;
  wire \csr_reg[we_n_0_] ;
  wire \ctrl[alu_cp_trig][0]_i_2_n_0 ;
  wire \ctrl[alu_cp_trig][0]_i_3_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_2_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_3_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_4_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_5_n_0 ;
  wire \ctrl[alu_op][2]_i_2_n_0 ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_opb_mux] ;
  wire \ctrl[alu_sub] ;
  wire \ctrl[alu_sub]_i_2_n_0 ;
  wire \ctrl[alu_sub]_i_3_n_0 ;
  wire \ctrl[alu_unsigned] ;
  wire \ctrl[cpu_trap] ;
  wire [10:10]\ctrl[ir_funct12] ;
  wire \ctrl[lsu_req] ;
  wire \ctrl[lsu_rw] ;
  wire [4:0]\ctrl[rf_rd] ;
  wire [4:0]\ctrl[rf_rs1] ;
  wire \ctrl[rf_wb_en] ;
  wire \ctrl[rf_wb_en]_i_2_n_0 ;
  wire \ctrl[rf_wb_en]_i_4_n_0 ;
  wire \ctrl[rf_wb_en]_i_5_n_0 ;
  wire \ctrl[rf_wb_en]_i_6_n_0 ;
  wire \ctrl[rf_wb_en]_i_7_n_0 ;
  wire \ctrl[rf_zero_we] ;
  wire \ctrl[rs2_abs][11]_i_2_n_0 ;
  wire \ctrl[rs2_abs][11]_i_3_n_0 ;
  wire \ctrl[rs2_abs][11]_i_4_n_0 ;
  wire \ctrl[rs2_abs][11]_i_5_n_0 ;
  wire \ctrl[rs2_abs][15]_i_2_n_0 ;
  wire \ctrl[rs2_abs][15]_i_3_n_0 ;
  wire \ctrl[rs2_abs][15]_i_4_n_0 ;
  wire \ctrl[rs2_abs][15]_i_5_n_0 ;
  wire \ctrl[rs2_abs][19]_i_2_n_0 ;
  wire \ctrl[rs2_abs][19]_i_3_n_0 ;
  wire \ctrl[rs2_abs][19]_i_4_n_0 ;
  wire \ctrl[rs2_abs][19]_i_5_n_0 ;
  wire \ctrl[rs2_abs][23]_i_2_n_0 ;
  wire \ctrl[rs2_abs][23]_i_3_n_0 ;
  wire \ctrl[rs2_abs][23]_i_4_n_0 ;
  wire \ctrl[rs2_abs][23]_i_5_n_0 ;
  wire \ctrl[rs2_abs][27]_i_2_n_0 ;
  wire \ctrl[rs2_abs][27]_i_3_n_0 ;
  wire \ctrl[rs2_abs][27]_i_4_n_0 ;
  wire \ctrl[rs2_abs][27]_i_5_n_0 ;
  wire \ctrl[rs2_abs][31]_i_3_n_0 ;
  wire \ctrl[rs2_abs][31]_i_4_n_0 ;
  wire \ctrl[rs2_abs][31]_i_5_n_0 ;
  wire \ctrl[rs2_abs][31]_i_6_n_0 ;
  wire \ctrl[rs2_abs][3]_i_3_n_0 ;
  wire \ctrl[rs2_abs][3]_i_4_n_0 ;
  wire \ctrl[rs2_abs][3]_i_5_n_0 ;
  wire \ctrl[rs2_abs][7]_i_2_n_0 ;
  wire \ctrl[rs2_abs][7]_i_3_n_0 ;
  wire \ctrl[rs2_abs][7]_i_4_n_0 ;
  wire \ctrl[rs2_abs][7]_i_5_n_0 ;
  wire [1:0]\ctrl_nxt[alu_cp_trig] ;
  wire [2:0]\ctrl_nxt[alu_op] ;
  wire \ctrl_nxt[alu_opa_mux] ;
  wire \ctrl_nxt[alu_opb_mux] ;
  wire \ctrl_nxt[alu_sub] ;
  wire \ctrl_nxt[alu_unsigned] ;
  wire \ctrl_nxt[lsu_req] ;
  wire \ctrl_nxt[rf_wb_en] ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire [1:0]\ctrl_reg[alu_cp_trig][1]_0 ;
  wire \ctrl_reg[alu_op][0]_0 ;
  wire \ctrl_reg[alu_op][1]_0 ;
  wire [2:0]\ctrl_reg[alu_op][2]_0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[lsu_req]_0 ;
  wire \ctrl_reg[rf_wb_en]__0 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_1 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_2 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_3 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_3 ;
  wire [31:1]curr_pc;
  wire [0:0]data2;
  wire [31:0]data5;
  wire \dci[data_we] ;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[halt_ack] ;
  wire \dci[resume_ack] ;
  wire [30:0]\dci_reg[data_reg][31] ;
  wire \debug_mode_enable.debug_ctrl[running]_i_1_n_0 ;
  wire \debug_mode_enable.debug_ctrl_reg[running]_0 ;
  wire [0:0]\debug_mode_enable.debug_ctrl_reg[running]_1 ;
  wire \divider_core_serial.div[quotient][31]_i_3_n_0 ;
  wire [3:0]\divider_core_serial.div_reg[quotient][12] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][16] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][20] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][24] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][28] ;
  wire [30:0]\divider_core_serial.div_reg[quotient][31] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][4] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][8] ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire \dmem_req[stb] ;
  wire empty;
  wire \execute_engine[ir_nxt] ;
  wire \execute_engine[link_pc] ;
  wire \execute_engine[next_pc] ;
  wire \execute_engine[next_pc][10]_i_2_n_0 ;
  wire \execute_engine[next_pc][10]_i_3_n_0 ;
  wire \execute_engine[next_pc][11]_i_2_n_0 ;
  wire \execute_engine[next_pc][11]_i_3_n_0 ;
  wire \execute_engine[next_pc][12]_i_2_n_0 ;
  wire \execute_engine[next_pc][12]_i_3_n_0 ;
  wire \execute_engine[next_pc][13]_i_2_n_0 ;
  wire \execute_engine[next_pc][13]_i_3_n_0 ;
  wire \execute_engine[next_pc][14]_i_2_n_0 ;
  wire \execute_engine[next_pc][14]_i_3_n_0 ;
  wire \execute_engine[next_pc][15]_i_2_n_0 ;
  wire \execute_engine[next_pc][15]_i_3_n_0 ;
  wire \execute_engine[next_pc][16]_i_2_n_0 ;
  wire \execute_engine[next_pc][16]_i_3_n_0 ;
  wire \execute_engine[next_pc][17]_i_2_n_0 ;
  wire \execute_engine[next_pc][17]_i_3_n_0 ;
  wire \execute_engine[next_pc][18]_i_2_n_0 ;
  wire \execute_engine[next_pc][18]_i_3_n_0 ;
  wire \execute_engine[next_pc][19]_i_2_n_0 ;
  wire \execute_engine[next_pc][19]_i_3_n_0 ;
  wire \execute_engine[next_pc][1]_i_1_n_0 ;
  wire \execute_engine[next_pc][1]_i_2_n_0 ;
  wire \execute_engine[next_pc][20]_i_2_n_0 ;
  wire \execute_engine[next_pc][20]_i_3_n_0 ;
  wire \execute_engine[next_pc][21]_i_2_n_0 ;
  wire \execute_engine[next_pc][21]_i_3_n_0 ;
  wire \execute_engine[next_pc][22]_i_2_n_0 ;
  wire \execute_engine[next_pc][22]_i_3_n_0 ;
  wire \execute_engine[next_pc][23]_i_2_n_0 ;
  wire \execute_engine[next_pc][23]_i_3_n_0 ;
  wire \execute_engine[next_pc][24]_i_2_n_0 ;
  wire \execute_engine[next_pc][24]_i_3_n_0 ;
  wire \execute_engine[next_pc][25]_i_2_n_0 ;
  wire \execute_engine[next_pc][25]_i_3_n_0 ;
  wire \execute_engine[next_pc][26]_i_2_n_0 ;
  wire \execute_engine[next_pc][26]_i_3_n_0 ;
  wire \execute_engine[next_pc][27]_i_2_n_0 ;
  wire \execute_engine[next_pc][27]_i_3_n_0 ;
  wire \execute_engine[next_pc][28]_i_2_n_0 ;
  wire \execute_engine[next_pc][28]_i_3_n_0 ;
  wire \execute_engine[next_pc][29]_i_2_n_0 ;
  wire \execute_engine[next_pc][29]_i_3_n_0 ;
  wire \execute_engine[next_pc][2]_i_2_n_0 ;
  wire \execute_engine[next_pc][2]_i_3_n_0 ;
  wire \execute_engine[next_pc][30]_i_2_n_0 ;
  wire \execute_engine[next_pc][30]_i_3_n_0 ;
  wire \execute_engine[next_pc][31]_i_3_n_0 ;
  wire \execute_engine[next_pc][31]_i_4_n_0 ;
  wire \execute_engine[next_pc][31]_i_5_n_0 ;
  wire \execute_engine[next_pc][31]_i_6_n_0 ;
  wire \execute_engine[next_pc][3]_i_1_n_0 ;
  wire \execute_engine[next_pc][3]_i_2_n_0 ;
  wire \execute_engine[next_pc][3]_i_4_n_0 ;
  wire \execute_engine[next_pc][3]_i_5_n_0 ;
  wire \execute_engine[next_pc][3]_i_6_n_0 ;
  wire \execute_engine[next_pc][4]_i_2_n_0 ;
  wire \execute_engine[next_pc][4]_i_3_n_0 ;
  wire \execute_engine[next_pc][5]_i_2_n_0 ;
  wire \execute_engine[next_pc][5]_i_3_n_0 ;
  wire \execute_engine[next_pc][6]_i_2_n_0 ;
  wire \execute_engine[next_pc][6]_i_3_n_0 ;
  wire \execute_engine[next_pc][6]_i_4_n_0 ;
  wire \execute_engine[next_pc][6]_i_5_n_0 ;
  wire \execute_engine[next_pc][7]_i_2_n_0 ;
  wire \execute_engine[next_pc][7]_i_3_n_0 ;
  wire \execute_engine[next_pc][8]_i_2_n_0 ;
  wire \execute_engine[next_pc][8]_i_3_n_0 ;
  wire \execute_engine[next_pc][9]_i_2_n_0 ;
  wire \execute_engine[next_pc][9]_i_3_n_0 ;
  wire \execute_engine[pc][31]_i_2_n_0 ;
  wire \execute_engine[pc_we] ;
  wire [3:0]\execute_engine[state_nxt] ;
  wire \execute_engine_reg[ir][12]_0 ;
  wire \execute_engine_reg[ir][12]_1 ;
  wire [3:0]\execute_engine_reg[ir][12]_2 ;
  wire [31:0]\execute_engine_reg[ir][12]_3 ;
  wire \execute_engine_reg[ir][13]_0 ;
  wire [13:0]\execute_engine_reg[ir][13]_1 ;
  wire \execute_engine_reg[ir][13]_2 ;
  wire \execute_engine_reg[ir][14]_rep_0 ;
  wire \execute_engine_reg[ir][14]_rep__0_0 ;
  wire \execute_engine_reg[ir][14]_rep__1_0 ;
  wire \execute_engine_reg[ir][14]_rep__1_1 ;
  wire [63:0]\execute_engine_reg[ir][14]_rep__1_2 ;
  wire [4:0]\execute_engine_reg[ir][19]_0 ;
  wire \execute_engine_reg[ir_n_0_][0] ;
  wire \execute_engine_reg[ir_n_0_][1] ;
  wire \execute_engine_reg[ir_n_0_][25] ;
  wire \execute_engine_reg[ir_n_0_][26] ;
  wire \execute_engine_reg[ir_n_0_][27] ;
  wire \execute_engine_reg[ir_n_0_][28] ;
  wire \execute_engine_reg[ir_n_0_][29] ;
  wire \execute_engine_reg[ir_n_0_][2] ;
  wire \execute_engine_reg[ir_n_0_][31] ;
  wire \execute_engine_reg[ir_n_0_][3] ;
  wire \execute_engine_reg[ir_n_0_][4] ;
  wire \execute_engine_reg[ir_n_0_][5] ;
  wire \execute_engine_reg[ir_n_0_][6] ;
  wire \execute_engine_reg[is_ci_n_0_] ;
  wire [30:0]\execute_engine_reg[link_pc][31]_0 ;
  wire \execute_engine_reg[next_pc][10]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][11]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][11]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][11]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][11]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][11]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][12]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][13]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][14]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][15]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][15]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][15]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][15]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][15]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][16]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][17]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][18]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][19]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][19]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][19]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][19]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][19]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][20]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][21]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][22]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][23]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][23]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][23]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][23]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][23]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][24]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][25]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][26]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][27]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][27]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][27]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][27]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][27]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][28]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][29]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][2]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][30]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][31]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][31]_i_7_n_1 ;
  wire \execute_engine_reg[next_pc][31]_i_7_n_2 ;
  wire \execute_engine_reg[next_pc][31]_i_7_n_3 ;
  wire \execute_engine_reg[next_pc][3]_i_3_n_0 ;
  wire \execute_engine_reg[next_pc][3]_i_3_n_1 ;
  wire \execute_engine_reg[next_pc][3]_i_3_n_2 ;
  wire \execute_engine_reg[next_pc][3]_i_3_n_3 ;
  wire \execute_engine_reg[next_pc][4]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][5]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][6]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][7]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][7]_i_4_n_0 ;
  wire \execute_engine_reg[next_pc][7]_i_4_n_1 ;
  wire \execute_engine_reg[next_pc][7]_i_4_n_2 ;
  wire \execute_engine_reg[next_pc][7]_i_4_n_3 ;
  wire \execute_engine_reg[next_pc][8]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc][9]_i_1_n_0 ;
  wire \execute_engine_reg[next_pc_n_0_][10] ;
  wire \execute_engine_reg[next_pc_n_0_][11] ;
  wire \execute_engine_reg[next_pc_n_0_][12] ;
  wire \execute_engine_reg[next_pc_n_0_][13] ;
  wire \execute_engine_reg[next_pc_n_0_][14] ;
  wire \execute_engine_reg[next_pc_n_0_][15] ;
  wire \execute_engine_reg[next_pc_n_0_][16] ;
  wire \execute_engine_reg[next_pc_n_0_][17] ;
  wire \execute_engine_reg[next_pc_n_0_][18] ;
  wire \execute_engine_reg[next_pc_n_0_][19] ;
  wire \execute_engine_reg[next_pc_n_0_][20] ;
  wire \execute_engine_reg[next_pc_n_0_][21] ;
  wire \execute_engine_reg[next_pc_n_0_][22] ;
  wire \execute_engine_reg[next_pc_n_0_][23] ;
  wire \execute_engine_reg[next_pc_n_0_][24] ;
  wire \execute_engine_reg[next_pc_n_0_][25] ;
  wire \execute_engine_reg[next_pc_n_0_][26] ;
  wire \execute_engine_reg[next_pc_n_0_][27] ;
  wire \execute_engine_reg[next_pc_n_0_][28] ;
  wire \execute_engine_reg[next_pc_n_0_][29] ;
  wire \execute_engine_reg[next_pc_n_0_][2] ;
  wire \execute_engine_reg[next_pc_n_0_][30] ;
  wire \execute_engine_reg[next_pc_n_0_][31] ;
  wire \execute_engine_reg[next_pc_n_0_][3] ;
  wire \execute_engine_reg[next_pc_n_0_][4] ;
  wire \execute_engine_reg[next_pc_n_0_][5] ;
  wire \execute_engine_reg[next_pc_n_0_][6] ;
  wire \execute_engine_reg[next_pc_n_0_][7] ;
  wire \execute_engine_reg[next_pc_n_0_][8] ;
  wire \execute_engine_reg[next_pc_n_0_][9] ;
  wire [3:0]\execute_engine_reg[state] ;
  wire \fetch_engine[pc] ;
  wire \fetch_engine[pc][10]_i_1_n_0 ;
  wire \fetch_engine[pc][11]_i_1_n_0 ;
  wire \fetch_engine[pc][12]_i_1_n_0 ;
  wire \fetch_engine[pc][13]_i_1_n_0 ;
  wire \fetch_engine[pc][14]_i_1_n_0 ;
  wire \fetch_engine[pc][15]_i_1_n_0 ;
  wire \fetch_engine[pc][16]_i_1_n_0 ;
  wire \fetch_engine[pc][17]_i_1_n_0 ;
  wire \fetch_engine[pc][18]_i_1_n_0 ;
  wire \fetch_engine[pc][19]_i_1_n_0 ;
  wire \fetch_engine[pc][1]_i_1_n_0 ;
  wire \fetch_engine[pc][20]_i_1_n_0 ;
  wire \fetch_engine[pc][21]_i_1_n_0 ;
  wire \fetch_engine[pc][22]_i_1_n_0 ;
  wire \fetch_engine[pc][23]_i_1_n_0 ;
  wire \fetch_engine[pc][24]_i_1_n_0 ;
  wire \fetch_engine[pc][25]_i_1_n_0 ;
  wire \fetch_engine[pc][26]_i_1_n_0 ;
  wire \fetch_engine[pc][27]_i_1_n_0 ;
  wire \fetch_engine[pc][28]_i_1_n_0 ;
  wire \fetch_engine[pc][29]_i_1_n_0 ;
  wire \fetch_engine[pc][2]_i_1_n_0 ;
  wire \fetch_engine[pc][30]_i_1_n_0 ;
  wire \fetch_engine[pc][31]_i_2_n_0 ;
  wire \fetch_engine[pc][3]_i_1_n_0 ;
  wire \fetch_engine[pc][4]_i_1_n_0 ;
  wire \fetch_engine[pc][4]_i_3_n_0 ;
  wire \fetch_engine[pc][5]_i_1_n_0 ;
  wire \fetch_engine[pc][6]_i_1_n_0 ;
  wire \fetch_engine[pc][7]_i_1_n_0 ;
  wire \fetch_engine[pc][8]_i_1_n_0 ;
  wire \fetch_engine[pc][9]_i_1_n_0 ;
  wire \fetch_engine[restart] ;
  wire \fetch_engine_reg[pc][10]_0 ;
  wire \fetch_engine_reg[pc][11]_0 ;
  wire \fetch_engine_reg[pc][11]_1 ;
  wire \fetch_engine_reg[pc][11]_2 ;
  wire \fetch_engine_reg[pc][11]_3 ;
  wire [0:0]\fetch_engine_reg[pc][11]_4 ;
  wire [0:0]\fetch_engine_reg[pc][11]_5 ;
  wire [1:0]\fetch_engine_reg[pc][11]_6 ;
  wire \fetch_engine_reg[pc][12]_0 ;
  wire \fetch_engine_reg[pc][12]_1 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_3 ;
  wire [5:0]\fetch_engine_reg[pc][14]_0 ;
  wire [3:0]\fetch_engine_reg[pc][14]_1 ;
  wire \fetch_engine_reg[pc][15]_0 ;
  wire \fetch_engine_reg[pc][16]_0 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][17]_0 ;
  wire [9:0]\fetch_engine_reg[pc][17]_1 ;
  wire [7:0]\fetch_engine_reg[pc][17]_2 ;
  wire [3:0]\fetch_engine_reg[pc][17]_3 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][2]_0 ;
  wire \fetch_engine_reg[pc][2]_1 ;
  wire \fetch_engine_reg[pc][2]_2 ;
  wire \fetch_engine_reg[pc][2]_3 ;
  wire [0:0]\fetch_engine_reg[pc][2]_4 ;
  wire \fetch_engine_reg[pc][2]_5 ;
  wire \fetch_engine_reg[pc][31]_i_3_n_2 ;
  wire \fetch_engine_reg[pc][31]_i_3_n_3 ;
  wire \fetch_engine_reg[pc][3]_0 ;
  wire \fetch_engine_reg[pc][3]_1 ;
  wire \fetch_engine_reg[pc][3]_2 ;
  wire \fetch_engine_reg[pc][3]_3 ;
  wire \fetch_engine_reg[pc][4]_0 ;
  wire \fetch_engine_reg[pc][4]_1 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][5]_0 ;
  wire \fetch_engine_reg[pc][5]_1 ;
  wire \fetch_engine_reg[pc][6]_0 ;
  wire \fetch_engine_reg[pc][6]_1 ;
  wire \fetch_engine_reg[pc][6]_2 ;
  wire \fetch_engine_reg[pc][7]_0 ;
  wire \fetch_engine_reg[pc][7]_1 ;
  wire \fetch_engine_reg[pc][8]_0 ;
  wire \fetch_engine_reg[pc][8]_1 ;
  wire \fetch_engine_reg[pc][8]_2 ;
  wire \fetch_engine_reg[pc][8]_3 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][9]_0 ;
  wire \fetch_engine_reg[pc][9]_1 ;
  wire \fetch_engine_reg[pc][9]_2 ;
  wire \fetch_engine_reg[pc][9]_3 ;
  wire \fetch_engine_reg[pc_n_0_][1] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\fetch_engine_reg[state] ;
  wire [31:0]imm;
  wire \imm_o[0]_i_1_n_0 ;
  wire \imm_o[0]_i_2_n_0 ;
  wire \imm_o[0]_i_3_n_0 ;
  wire \imm_o[10]_i_1_n_0 ;
  wire \imm_o[11]_i_1_n_0 ;
  wire \imm_o[11]_i_2_n_0 ;
  wire \imm_o[11]_i_3_n_0 ;
  wire \imm_o[12]_i_1_n_0 ;
  wire \imm_o[13]_i_1_n_0 ;
  wire \imm_o[14]_i_1_n_0 ;
  wire \imm_o[15]_i_1_n_0 ;
  wire \imm_o[16]_i_1_n_0 ;
  wire \imm_o[17]_i_1_n_0 ;
  wire \imm_o[18]_i_1_n_0 ;
  wire \imm_o[19]_i_1_n_0 ;
  wire \imm_o[19]_i_2_n_0 ;
  wire \imm_o[1]_i_1_n_0 ;
  wire \imm_o[20]_i_1_n_0 ;
  wire \imm_o[21]_i_1_n_0 ;
  wire \imm_o[22]_i_1_n_0 ;
  wire \imm_o[23]_i_1_n_0 ;
  wire \imm_o[24]_i_1_n_0 ;
  wire \imm_o[25]_i_1_n_0 ;
  wire \imm_o[26]_i_1_n_0 ;
  wire \imm_o[27]_i_1_n_0 ;
  wire \imm_o[28]_i_1_n_0 ;
  wire \imm_o[29]_i_1_n_0 ;
  wire \imm_o[2]_i_1_n_0 ;
  wire \imm_o[30]_i_1_n_0 ;
  wire \imm_o[3]_i_1_n_0 ;
  wire \imm_o[4]_i_1_n_0 ;
  wire \imm_o[4]_i_2_n_0 ;
  wire \imm_o[5]_i_1_n_0 ;
  wire \imm_o[6]_i_1_n_0 ;
  wire \imm_o[7]_i_1_n_0 ;
  wire \imm_o[8]_i_1_n_0 ;
  wire \imm_o[9]_i_1_n_0 ;
  wire [1:0]\imm_o_reg[1]_0 ;
  wire \imm_o_reg[2]_0 ;
  wire \imm_o_reg[3]_0 ;
  wire \imm_o_reg[4]_0 ;
  wire [31:1]in37;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[3][stb] ;
  wire [1:0]\ipb[we] ;
  wire irq_active_reg;
  wire \irq_pending_reg[0] ;
  wire \issue_engine[ack]2 ;
  wire \issue_engine[valid]1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire \keeper[busy]1__1 ;
  wire \keeper_reg[busy] ;
  wire \keeper_reg[busy]__0 ;
  wire [14:0]m_axi_araddr;
  wire [31:0]\m_axi_araddr[31] ;
  wire \m_axi_araddr[31]_INST_0_i_2_n_0 ;
  wire \m_axi_araddr[31]_INST_0_i_5_n_0 ;
  wire m_axi_awvalid;
  wire m_axi_awvalid_0;
  wire m_axi_bready;
  wire m_axi_rready;
  wire m_axi_rready_0;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire m_axi_wvalid_0;
  wire \main_rsp[ack] ;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \mar[11]_i_10_n_0 ;
  wire \mar[11]_i_11_n_0 ;
  wire \mar[11]_i_12_n_0 ;
  wire \mar[11]_i_13_n_0 ;
  wire \mar[11]_i_6_n_0 ;
  wire \mar[11]_i_7_n_0 ;
  wire \mar[11]_i_8_n_0 ;
  wire \mar[11]_i_9_n_0 ;
  wire \mar[15]_i_10_n_0 ;
  wire \mar[15]_i_11_n_0 ;
  wire \mar[15]_i_12_n_0 ;
  wire \mar[15]_i_13_n_0 ;
  wire \mar[15]_i_6_n_0 ;
  wire \mar[15]_i_7_n_0 ;
  wire \mar[15]_i_8_n_0 ;
  wire \mar[15]_i_9_n_0 ;
  wire \mar[19]_i_10_n_0 ;
  wire \mar[19]_i_11_n_0 ;
  wire \mar[19]_i_12_n_0 ;
  wire \mar[19]_i_13_n_0 ;
  wire \mar[19]_i_6_n_0 ;
  wire \mar[19]_i_7_n_0 ;
  wire \mar[19]_i_8_n_0 ;
  wire \mar[19]_i_9_n_0 ;
  wire \mar[23]_i_10_n_0 ;
  wire \mar[23]_i_11_n_0 ;
  wire \mar[23]_i_12_n_0 ;
  wire \mar[23]_i_13_n_0 ;
  wire \mar[23]_i_6_n_0 ;
  wire \mar[23]_i_7_n_0 ;
  wire \mar[23]_i_8_n_0 ;
  wire \mar[23]_i_9_n_0 ;
  wire \mar[27]_i_10_n_0 ;
  wire \mar[27]_i_11_n_0 ;
  wire \mar[27]_i_12_n_0 ;
  wire \mar[27]_i_13_n_0 ;
  wire \mar[27]_i_6_n_0 ;
  wire \mar[27]_i_7_n_0 ;
  wire \mar[27]_i_8_n_0 ;
  wire \mar[27]_i_9_n_0 ;
  wire \mar[31]_i_10_n_0 ;
  wire \mar[31]_i_11_n_0 ;
  wire \mar[31]_i_12_n_0 ;
  wire \mar[31]_i_13_n_0 ;
  wire \mar[31]_i_6_n_0 ;
  wire \mar[31]_i_7_n_0 ;
  wire \mar[31]_i_8_n_0 ;
  wire \mar[31]_i_9_n_0 ;
  wire \mar[3]_i_10_n_0 ;
  wire \mar[3]_i_6_n_0 ;
  wire \mar[3]_i_7_n_0 ;
  wire \mar[3]_i_8_n_0 ;
  wire \mar[3]_i_9_n_0 ;
  wire \mar[7]_i_10_n_0 ;
  wire \mar[7]_i_11_n_0 ;
  wire \mar[7]_i_12_n_0 ;
  wire \mar[7]_i_6_n_0 ;
  wire \mar[7]_i_7_n_0 ;
  wire \mar[7]_i_8_n_0 ;
  wire \mar[7]_i_9_n_0 ;
  wire \mar_reg[11]_i_1_n_0 ;
  wire \mar_reg[11]_i_1_n_1 ;
  wire \mar_reg[11]_i_1_n_2 ;
  wire \mar_reg[11]_i_1_n_3 ;
  wire \mar_reg[15]_i_1_n_0 ;
  wire \mar_reg[15]_i_1_n_1 ;
  wire \mar_reg[15]_i_1_n_2 ;
  wire \mar_reg[15]_i_1_n_3 ;
  wire \mar_reg[19]_i_1_n_0 ;
  wire \mar_reg[19]_i_1_n_1 ;
  wire \mar_reg[19]_i_1_n_2 ;
  wire \mar_reg[19]_i_1_n_3 ;
  wire \mar_reg[23]_i_1_n_0 ;
  wire \mar_reg[23]_i_1_n_1 ;
  wire \mar_reg[23]_i_1_n_2 ;
  wire \mar_reg[23]_i_1_n_3 ;
  wire \mar_reg[27]_i_1_n_0 ;
  wire \mar_reg[27]_i_1_n_1 ;
  wire \mar_reg[27]_i_1_n_2 ;
  wire \mar_reg[27]_i_1_n_3 ;
  wire \mar_reg[31]_i_1_n_0 ;
  wire \mar_reg[31]_i_1_n_1 ;
  wire \mar_reg[31]_i_1_n_2 ;
  wire \mar_reg[31]_i_1_n_3 ;
  wire [0:0]\mar_reg[3] ;
  wire \mar_reg[3]_i_1_n_0 ;
  wire \mar_reg[3]_i_1_n_1 ;
  wire \mar_reg[3]_i_1_n_2 ;
  wire \mar_reg[3]_i_1_n_3 ;
  wire \mar_reg[7]_i_1_n_0 ;
  wire \mar_reg[7]_i_1_n_1 ;
  wire \mar_reg[7]_i_1_n_2 ;
  wire \mar_reg[7]_i_1_n_3 ;
  wire misaligned;
  wire \monitor[cnt][0]_i_1_n_0 ;
  wire \monitor[cnt][1]_i_1_n_0 ;
  wire \monitor[cnt][2]_i_1_n_0 ;
  wire \monitor[cnt][3]_i_1_n_0 ;
  wire \monitor[cnt][4]_i_1_n_0 ;
  wire \monitor[cnt][5]_i_1_n_0 ;
  wire \monitor[cnt][5]_i_2_n_0 ;
  wire \monitor[cnt][6]_i_1_n_0 ;
  wire \monitor[cnt][7]_i_1_n_0 ;
  wire \monitor[cnt][8]_i_1_n_0 ;
  wire \monitor[cnt][9]_i_1_n_0 ;
  wire \monitor[cnt][9]_i_2_n_0 ;
  wire \monitor[cnt][9]_i_3_n_0 ;
  wire \monitor[exc] ;
  wire \monitor_reg[cnt_n_0_][0] ;
  wire \monitor_reg[cnt_n_0_][1] ;
  wire \monitor_reg[cnt_n_0_][2] ;
  wire \monitor_reg[cnt_n_0_][3] ;
  wire \monitor_reg[cnt_n_0_][4] ;
  wire \monitor_reg[cnt_n_0_][5] ;
  wire \monitor_reg[cnt_n_0_][6] ;
  wire \monitor_reg[cnt_n_0_][7] ;
  wire \monitor_reg[cnt_n_0_][8] ;
  wire [32:0]\mul[add] ;
  wire [31:0]\multiplier_core_serial.mul_reg[prod][30] ;
  wire [0:0]\nclr_pending_reg[0] ;
  wire \neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 ;
  wire [31:1]\neorv32_cpu_alu_inst/opa ;
  wire \neorv32_cpu_regfile_inst/rd_zero__3 ;
  wire [0:0]p_0_in;
  wire p_0_in151_in;
  wire p_0_in23_in;
  wire p_0_in53_in;
  wire p_0_in__0;
  wire p_10_in51_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in55_in;
  wire p_14_in56_in;
  wire p_15_in;
  wire p_16_in;
  wire p_16_in60_in;
  wire p_16_in9_in;
  wire p_17_in;
  wire [8:5]p_17_out;
  wire p_19_in64_in;
  wire p_1_in;
  wire p_1_in28_in;
  wire p_22_in;
  wire p_25_in70_in;
  wire p_28_in;
  wire [0:0]p_2_in;
  wire p_2_in54_in;
  wire p_2_in_0;
  wire [31:1]p_2_in__0;
  wire p_31_in;
  wire p_32_in;
  wire p_34_in;
  wire p_37_in;
  wire [0:0]p_3_in;
  wire p_3_in39_in;
  wire [0:0]p_3_in_0;
  wire p_3_in_1;
  wire p_40_in;
  wire p_43_in;
  wire p_46_in;
  wire p_49_in;
  wire p_4_in;
  wire [20:0]p_55_out;
  wire p_5_in;
  wire p_5_in43_in;
  wire p_6_in;
  wire p_6_in6_in;
  wire pending;
  wire pending_reg;
  wire [31:2]plusOp;
  wire port_sel_reg;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_0 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_1 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_18 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_19 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_20 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_23 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_25 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_26 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_27 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_28 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_29 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_30 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_31 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_32 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_33 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_34 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_35 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_36 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_37 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_38 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_0 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_1 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_10 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_13 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_15 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_16 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_2 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_236 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_237 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_238 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_239 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_240 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_241 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_243 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_245 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_246 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_247 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_248 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_249 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_250 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_251 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_252 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_253 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_254 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_255 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_256 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_257 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_258 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_259 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_260 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_261 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_262 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_263 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_264 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_265 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_266 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_267 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_268 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_269 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_270 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_271 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_272 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_273 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_274 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_275 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_276 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_277 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_278 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_279 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_281 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_282 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_283 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_3 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_4 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_40 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_5 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_6 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_7 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_8 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_9 ;
  wire [0:0]r_nxt;
  wire [15:0]rdata_o;
  wire \rdata_o[30]_i_2_n_0 ;
  wire \rdata_o_reg[30] ;
  wire \rdata_o_reg[30]_0 ;
  wire rden0;
  wire [31:0]\register_file_fpga.reg_file_reg ;
  wire [31:0]\register_file_fpga.reg_file_reg_0 ;
  wire \register_file_fpga.reg_file_reg_1 ;
  wire \register_file_fpga.reg_file_reg_10 ;
  wire \register_file_fpga.reg_file_reg_11 ;
  wire \register_file_fpga.reg_file_reg_12 ;
  wire \register_file_fpga.reg_file_reg_13 ;
  wire \register_file_fpga.reg_file_reg_14 ;
  wire \register_file_fpga.reg_file_reg_15 ;
  wire \register_file_fpga.reg_file_reg_16 ;
  wire \register_file_fpga.reg_file_reg_17 ;
  wire \register_file_fpga.reg_file_reg_18 ;
  wire \register_file_fpga.reg_file_reg_19 ;
  wire \register_file_fpga.reg_file_reg_2 ;
  wire \register_file_fpga.reg_file_reg_20 ;
  wire \register_file_fpga.reg_file_reg_21 ;
  wire \register_file_fpga.reg_file_reg_22 ;
  wire \register_file_fpga.reg_file_reg_23 ;
  wire \register_file_fpga.reg_file_reg_24 ;
  wire \register_file_fpga.reg_file_reg_25 ;
  wire \register_file_fpga.reg_file_reg_26 ;
  wire \register_file_fpga.reg_file_reg_27 ;
  wire \register_file_fpga.reg_file_reg_28 ;
  wire \register_file_fpga.reg_file_reg_29 ;
  wire \register_file_fpga.reg_file_reg_3 ;
  wire \register_file_fpga.reg_file_reg_30 ;
  wire \register_file_fpga.reg_file_reg_31 ;
  wire \register_file_fpga.reg_file_reg_32 ;
  wire \register_file_fpga.reg_file_reg_4 ;
  wire \register_file_fpga.reg_file_reg_5 ;
  wire \register_file_fpga.reg_file_reg_6 ;
  wire \register_file_fpga.reg_file_reg_7 ;
  wire \register_file_fpga.reg_file_reg_8 ;
  wire \register_file_fpga.reg_file_reg_9 ;
  wire \register_file_fpga.reg_file_reg_i_101_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_103_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_105_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_107_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_109_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_111_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_113_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_115_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_117_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_119_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_121_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_123_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_125_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_127_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_129_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_131_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_133_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_135_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_136_n_7 ;
  wire \register_file_fpga.reg_file_reg_i_169_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_75_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_77_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_79_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_81_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_83_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_85_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_87_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_89_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_91_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_93_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_95_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_97_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_99_n_0 ;
  wire rstn_sys;
  wire [17:0]\rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire \trap_ctrl[cause][0]_i_1_n_0 ;
  wire \trap_ctrl[cause][0]_i_2_n_0 ;
  wire \trap_ctrl[cause][0]_i_3_n_0 ;
  wire \trap_ctrl[cause][1]_i_1_n_0 ;
  wire \trap_ctrl[cause][1]_i_2_n_0 ;
  wire \trap_ctrl[cause][1]_i_3_n_0 ;
  wire \trap_ctrl[cause][1]_i_4_n_0 ;
  wire \trap_ctrl[cause][1]_i_5_n_0 ;
  wire \trap_ctrl[cause][2]_i_1_n_0 ;
  wire \trap_ctrl[cause][2]_i_2_n_0 ;
  wire \trap_ctrl[cause][2]_i_3_n_0 ;
  wire \trap_ctrl[cause][3]_i_1_n_0 ;
  wire \trap_ctrl[cause][3]_i_2_n_0 ;
  wire \trap_ctrl[cause][4]_i_1_n_0 ;
  wire \trap_ctrl[cause][4]_i_2_n_0 ;
  wire \trap_ctrl[cause][4]_i_3_n_0 ;
  wire \trap_ctrl[cause][5]_i_1_n_0 ;
  wire \trap_ctrl[cause][6]_i_1_n_0 ;
  wire \trap_ctrl[cause][6]_i_2_n_0 ;
  wire \trap_ctrl[env_entered]_i_1_n_0 ;
  wire \trap_ctrl[env_pending] ;
  wire \trap_ctrl[env_pending]_i_1_n_0 ;
  wire \trap_ctrl[env_pending]_i_3_n_0 ;
  wire \trap_ctrl[env_pending]_i_4_n_0 ;
  wire \trap_ctrl[env_pending]_i_5_n_0 ;
  wire \trap_ctrl[exc_buf][10]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][10]_i_3_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_10_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_11_0 ;
  wire \trap_ctrl[exc_buf][1]_i_11_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_12_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_13_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_14_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_15_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_16_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_17_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_18_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_19_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_20_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_21_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_22_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_23_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_24_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_25_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_26_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_27_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_28_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_29_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_30_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_31_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_32_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_33_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_34_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_3_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_4_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_5_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_6_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_7_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_8_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_9_n_0 ;
  wire \trap_ctrl[exc_buf][3]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][3]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][9]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][9]_i_2_n_0 ;
  wire \trap_ctrl_reg[cause_n_0_][0] ;
  wire \trap_ctrl_reg[cause_n_0_][1] ;
  wire \trap_ctrl_reg[cause_n_0_][3] ;
  wire \trap_ctrl_reg[cause_n_0_][4] ;
  wire \trap_ctrl_reg[env_entered]__0 ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  wire [0:0]\trap_ctrl_reg[exc_buf][1]_1 ;
  wire \trap_ctrl_reg[exc_buf_n_0_][0] ;
  wire \trap_ctrl_reg[exc_buf_n_0_][9] ;
  wire \trap_ctrl_reg[irq_buf_n_0_][0] ;
  wire [5:0]\trap_ctrl_reg[irq_pnd][11]_0 ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][0] ;
  wire \trigger_module_enable.hw_trigger_fired_i_1_n_0 ;
  wire \trigger_module_enable.hw_trigger_fired_i_2_n_0 ;
  wire \trigger_module_enable.hw_trigger_fired_i_3_n_0 ;
  wire \trigger_module_enable.hw_trigger_fired_i_4_n_0 ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire [0:0]\w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[0]_2 ;
  wire [3:3]\NLW_ctrl_reg[rs2_abs][31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_execute_engine_reg[next_pc][31]_i_7_CO_UNCONNECTED ;
  wire [0:0]\NLW_execute_engine_reg[next_pc][3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_fetch_engine_reg[pc][31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_fetch_engine_reg[pc][31]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_fetch_engine_reg[pc][4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_i_136_CO_UNCONNECTED ;
  wire [3:1]\NLW_register_file_fpga.reg_file_reg_i_136_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0FFF00F007F705F5)) 
    \FSM_sequential_execute_engine[state][0]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\FSM_sequential_execute_engine[state][0]_i_4_n_0 ),
        .I4(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ),
        .I5(\execute_engine_reg[state] [2]),
        .O(\execute_engine[state_nxt] [0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \FSM_sequential_execute_engine[state][0]_i_2 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .O(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \FSM_sequential_execute_engine[state][0]_i_3 
       (.I0(\csr[tdata1_rd] [2]),
        .I1(\issue_engine[ack]2 ),
        .I2(\csr[tdata1_rd] [22]),
        .I3(\prefetch_buffer[1].prefetch_buffer_inst_n_237 ),
        .O(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFFFFFF00)) 
    \FSM_sequential_execute_engine[state][0]_i_4 
       (.I0(\csr[we]_i_3_n_0 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\FSM_sequential_execute_engine[state][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_execute_engine[state][0]_i_5 
       (.I0(\execute_engine_reg[state] [0]),
        .I1(\execute_engine_reg[state] [1]),
        .O(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0A20AAAA8AA8)) 
    \FSM_sequential_execute_engine[state][0]_i_6 
       (.I0(\execute_engine_reg[state] [0]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0CF00A0F00000000)) 
    \FSM_sequential_execute_engine[state][1]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][1]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\execute_engine_reg[state] [0]),
        .O(\execute_engine[state_nxt] [1]));
  LUT6 #(
    .INIT(64'h00C100CDFC3F3033)) 
    \FSM_sequential_execute_engine[state][1]_i_2 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_21_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\execute_engine_reg[ir_n_0_][4] ),
        .O(\FSM_sequential_execute_engine[state][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555510451540)) 
    \FSM_sequential_execute_engine[state][1]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(alu_cmp[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[0]),
        .I4(alu_cmp[0]),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEAEAAAA)) 
    \FSM_sequential_execute_engine[state][2]_i_1 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ),
        .I4(\FSM_sequential_execute_engine[state][2]_i_4_n_0 ),
        .I5(\FSM_sequential_execute_engine[state][2]_i_5_n_0 ),
        .O(\execute_engine[state_nxt] [2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \FSM_sequential_execute_engine[state][2]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_execute_engine[state][2]_i_3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_sequential_execute_engine[state][2]_i_4 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\FSM_sequential_execute_engine[state][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DCAA2FD5)) 
    \FSM_sequential_execute_engine[state][2]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\FSM_sequential_execute_engine[state][2]_i_6_n_0 ),
        .O(\FSM_sequential_execute_engine[state][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_execute_engine[state][2]_i_6 
       (.I0(\execute_engine_reg[state] [0]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .O(\FSM_sequential_execute_engine[state][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA88AA8A8A88AAAA8)) 
    \FSM_sequential_execute_engine[state][3]_i_10 
       (.I0(\csr[re]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\FSM_sequential_execute_engine[state][3]_i_21_n_0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_execute_engine[state][3]_i_11 
       (.I0(\csr[tdata1_rd] [22]),
        .I1(\issue_engine[ack]2 ),
        .I2(\csr[tdata1_rd] [2]),
        .O(\FSM_sequential_execute_engine[state][3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_execute_engine[state][3]_i_12 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(p_1_in),
        .I2(p_2_in_0),
        .I3(p_3_in_1),
        .I4(p_4_in),
        .O(\FSM_sequential_execute_engine[state][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_execute_engine[state][3]_i_14 
       (.I0(p_6_in6_in),
        .I1(p_12_in),
        .I2(p_11_in),
        .I3(p_15_in),
        .I4(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I5(p_16_in9_in),
        .O(\FSM_sequential_execute_engine[state][3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF70000)) 
    \FSM_sequential_execute_engine[state][3]_i_2 
       (.I0(\csr[tdata1_rd] [2]),
        .I1(\issue_engine[ack]2 ),
        .I2(\csr[tdata1_rd] [22]),
        .I3(\prefetch_buffer[1].prefetch_buffer_inst_n_237 ),
        .I4(\prefetch_buffer[1].prefetch_buffer_inst_n_239 ),
        .I5(\FSM_sequential_execute_engine[state][3]_i_10_n_0 ),
        .O(\execute_engine[state_nxt] [3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \FSM_sequential_execute_engine[state][3]_i_21 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF00FF50CFF00)) 
    \FSM_sequential_execute_engine[state][3]_i_5 
       (.I0(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\FSM_sequential_execute_engine[state][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \FSM_sequential_execute_engine[state][3]_i_6 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_14_n_0 ),
        .I1(p_0_in53_in),
        .I2(p_2_in54_in),
        .I3(\execute_engine_reg[state] [2]),
        .I4(cpu_debug),
        .I5(\csr_reg[dcsr_step]__0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDPE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][0] 
       (.C(clk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_20 ),
        .D(\execute_engine[state_nxt] [0]),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[state] [0]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][1] 
       (.C(clk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_20 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [1]),
        .Q(\execute_engine_reg[state] [1]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][2] 
       (.C(clk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_20 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [2]),
        .Q(\execute_engine_reg[state] [2]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][3] 
       (.C(clk),
        .CE(\prefetch_buffer[0].prefetch_buffer_inst_n_20 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [3]),
        .Q(\execute_engine_reg[state] [3]));
  LUT6 #(
    .INIT(64'h5515554555555545)) 
    \FSM_sequential_fetch_engine[state][0]_i_2 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .O(\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "if_pending:10,iSTATE:00,if_request:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_fetch_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_246 ),
        .Q(\fetch_engine_reg[state] [0]));
  (* FSM_ENCODED_STATES = "if_pending:10,iSTATE:00,if_request:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_fetch_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_247 ),
        .Q(\fetch_engine_reg[state] [1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \arbiter[a_req]_i_1 
       (.I0(\ctrl[lsu_req] ),
        .I1(misaligned),
        .I2(\arbiter_reg[a_req]__0 ),
        .I3(\arbiter_reg[state] [0]),
        .O(\arbiter_reg[a_req]0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFF45)) 
    \bus_req_o[ben][0]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(Q[1]),
        .O(\execute_engine_reg[ir][12]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \bus_req_o[ben][1]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\execute_engine_reg[ir][12]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \bus_req_o[ben][2]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(Q[1]),
        .O(\execute_engine_reg[ir][12]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \bus_req_o[ben][3]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\execute_engine_reg[ir][12]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \bus_req_o[data][31]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\FSM_sequential_execute_engine_reg[state][3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \csr[dcsr_cause][0]_i_1 
       (.I0(\trap_ctrl_reg[cause_n_0_][0] ),
        .I1(cpu_debug),
        .I2(p_0_in23_in),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[we_n_0_] ),
        .I5(\csr_reg[dcsr_cause] [0]),
        .O(\csr[dcsr_cause][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \csr[dcsr_cause][1]_i_1 
       (.I0(\trap_ctrl_reg[cause_n_0_][1] ),
        .I1(cpu_debug),
        .I2(p_0_in23_in),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[we_n_0_] ),
        .I5(\csr_reg[dcsr_cause] [1]),
        .O(\csr[dcsr_cause][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \csr[dcsr_cause][2]_i_1 
       (.I0(p_1_in28_in),
        .I1(cpu_debug),
        .I2(p_0_in23_in),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[we_n_0_] ),
        .I5(\csr_reg[dcsr_cause] [2]),
        .O(\csr[dcsr_cause][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \csr[dcsr_ebreakm]_i_1 
       (.I0(\csr[mtvec][15]_i_1_n_0 ),
        .I1(\csr[dscratch0][31]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\csr_reg[dcsr_ebreakm]__0 ),
        .O(\csr[dcsr_ebreakm]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \csr[dcsr_step]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr[dscratch0][31]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\csr_reg[dcsr_step]__0 ),
        .O(\csr[dcsr_step]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][10]_i_1 
       (.I0(\csr[mtvec][10]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][10] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[10]),
        .O(\csr[dpc] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][11]_i_1 
       (.I0(\csr[mtvec][11]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][11] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[11]),
        .O(\csr[dpc] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][12]_i_1 
       (.I0(\csr[mtvec][12]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][12] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[12]),
        .O(\csr[dpc] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][13]_i_1 
       (.I0(\csr[mtvec][13]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][13] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[13]),
        .O(\csr[dpc] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][14]_i_1 
       (.I0(\csr[mtvec][14]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][14] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[14]),
        .O(\csr[dpc] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][15]_i_1 
       (.I0(\csr[mtvec][15]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][15] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[15]),
        .O(\csr[dpc] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][16]_i_1 
       (.I0(\csr[mtvec][16]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][16] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[16]),
        .O(\csr[dpc] [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][17]_i_1 
       (.I0(\csr[mtvec][17]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][17] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[17]),
        .O(\csr[dpc] [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][18]_i_1 
       (.I0(\csr[mtvec][18]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][18] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[18]),
        .O(\csr[dpc] [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][19]_i_1 
       (.I0(\csr[mtvec][19]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][19] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[19]),
        .O(\csr[dpc] [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][1]_i_1 
       (.I0(\csr[tdata2][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in),
        .I3(p_0_in151_in),
        .I4(curr_pc[1]),
        .O(\csr[dpc] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][20]_i_1 
       (.I0(\csr[mtvec][20]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][20] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[20]),
        .O(\csr[dpc] [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][21]_i_1 
       (.I0(\csr[mtvec][21]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][21] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[21]),
        .O(\csr[dpc] [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][22]_i_1 
       (.I0(\csr[mtvec][22]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][22] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[22]),
        .O(\csr[dpc] [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][23]_i_1 
       (.I0(\csr[mtvec][23]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][23] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[23]),
        .O(\csr[dpc] [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][24]_i_1 
       (.I0(\csr[mtvec][24]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][24] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[24]),
        .O(\csr[dpc] [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][25]_i_1 
       (.I0(\csr[mtvec][25]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][25] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[25]),
        .O(\csr[dpc] [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][26]_i_1 
       (.I0(\csr[mtvec][26]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][26] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[26]),
        .O(\csr[dpc] [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][27]_i_1 
       (.I0(\csr[mtvec][27]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][27] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[27]),
        .O(\csr[dpc] [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][28]_i_1 
       (.I0(\csr[mtvec][28]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][28] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[28]),
        .O(\csr[dpc] [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][29]_i_1 
       (.I0(\csr[mtvec][29]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][29] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[29]),
        .O(\csr[dpc] [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][2]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][2] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[2]),
        .O(\csr[dpc] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][30]_i_1 
       (.I0(\csr[mtvec][30]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][30] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[30]),
        .O(\csr[dpc] [30]));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \csr[dpc][31]_i_1 
       (.I0(\csr[dcsr_cause] ),
        .I1(\csr[dpc][31]_i_4_n_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\csr[dpc][31]_i_5_n_0 ),
        .O(\csr_reg[dpc]0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][31]_i_2 
       (.I0(\csr[mtvec][31]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][31] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[31]),
        .O(\csr[dpc] [31]));
  LUT4 #(
    .INIT(16'h0040)) 
    \csr[dpc][31]_i_3 
       (.I0(cpu_debug),
        .I1(p_0_in23_in),
        .I2(\ctrl[cpu_trap] ),
        .I3(\csr_reg[we_n_0_] ),
        .O(\csr[dcsr_cause] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \csr[dpc][31]_i_4 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][27] ),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(Q[6]),
        .O(\csr[dpc][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \csr[dpc][31]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[dpc][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][3] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[3]),
        .O(\csr[dpc] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][4]_i_1 
       (.I0(\csr[tdata2][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][4] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[4]),
        .O(\csr[dpc] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][5]_i_1 
       (.I0(\csr[tdata2][5]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][5] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[5]),
        .O(\csr[dpc] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][6]_i_1 
       (.I0(\csr[tdata2][6]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][6] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[6]),
        .O(\csr[dpc] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][7]_i_1 
       (.I0(\csr[mtvec][7]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][7] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[7]),
        .O(\csr[dpc] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][8]_i_1 
       (.I0(\csr[mtvec][8]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][8] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[8]),
        .O(\csr[dpc] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[dpc][9]_i_1 
       (.I0(\csr[mtvec][9]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[next_pc_n_0_][9] ),
        .I3(p_0_in151_in),
        .I4(curr_pc[9]),
        .O(\csr[dpc] [9]));
  LUT4 #(
    .INIT(16'h0200)) 
    \csr[dscratch0][31]_i_1 
       (.I0(\csr[dscratch0][31]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\csr[dscratch0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0A800000000)) 
    \csr[dscratch0][31]_i_2 
       (.I0(\csr[tdata1_dmode]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[dscratch0][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][0]_i_1 
       (.I0(\csr[mscratch][0]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][0] ),
        .O(\csr[mcause][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][1]_i_1 
       (.I0(\csr[tdata2][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][1] ),
        .O(\csr[mcause][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][2]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_1_in28_in),
        .O(\csr[mcause][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][3] ),
        .O(\csr[mcause][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][4]_i_1 
       (.I0(\csr[tdata2][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .O(\csr[mcause][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \csr[mcause][5]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr[mepc][31]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\csr_reg[mcause]0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][5]_i_2 
       (.I0(\csr[mtvec][31]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in151_in),
        .O(\csr[mcause][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \csr[mepc][31]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr[mepc][31]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(Q[4]),
        .O(\csr_reg[mepc]0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \csr[mepc][31]_i_2 
       (.I0(\csr[mepc][31]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\csr[mepc][31]_i_4_n_0 ),
        .I4(Q[6]),
        .I5(\csr[mepc][31]_i_5_n_0 ),
        .O(\csr[mepc][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[mepc][31]_i_3 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[mepc][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mepc][31]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[mepc][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \csr[mepc][31]_i_5 
       (.I0(\csr_reg[we_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .O(\csr[mepc][31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \csr[mie_msi]_i_1 
       (.I0(\csr[mtvec][31]_i_3_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\csr[mie_msi]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mie_msi]_i_2 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [3]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[3]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [3]),
        .O(\csr[mie_msi]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][0]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [0]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[0]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [0]),
        .O(\csr[mscratch][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \csr[mscratch][31]_i_1 
       (.I0(\csr[mscratch][31]_i_2_n_0 ),
        .I1(\csr[mscratch][31]_i_3_n_0 ),
        .I2(Q[6]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr[mscratch][31]_i_4_n_0 ),
        .O(\csr[mscratch][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \csr[mscratch][31]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(Q[7]),
        .O(\csr[mscratch][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[mscratch][31]_i_3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\csr[mscratch][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[mscratch][31]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[mscratch][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \csr[mstatus_mie]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr_reg[mstatus_mpie]__0 ),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[mstatus_mpie]0 ),
        .I5(\csr_reg[mstatus_mie]__0 ),
        .O(\csr[mstatus_mie]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF10FF10)) 
    \csr[mstatus_mie]_i_2 
       (.I0(cpu_debug),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr[mstatus_mie]_i_3_n_0 ),
        .I3(\csr[mtval] ),
        .I4(\csr[mstatus_mie]_i_4_n_0 ),
        .I5(\csr[mstatus_mie]_i_5_n_0 ),
        .O(\csr_reg[mstatus_mpie]0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \csr[mstatus_mie]_i_3 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .O(\csr[mstatus_mie]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \csr[mstatus_mie]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(\csr[mstatus_mie]_i_6_n_0 ),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\csr[mstatus_mie]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \csr[mstatus_mie]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mstatus_mie]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[mstatus_mie]_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\csr[mstatus_mie]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \csr[mstatus_mpie]_i_1 
       (.I0(\csr[mtvec][7]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr[mstatus_mpie]_i_2_n_0 ),
        .I3(\csr_reg[mstatus_mpie]0 ),
        .I4(\csr_reg[mstatus_mpie]__0 ),
        .O(\csr[mstatus_mpie]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002C0000000C)) 
    \csr[mstatus_mpie]_i_2 
       (.I0(\csr_reg[mstatus_mie]__0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\trap_ctrl_reg[env_pending]__0 ),
        .O(\csr[mstatus_mpie]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][0]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][0] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][10]_i_1 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][11]_i_1 
       (.I0(\ctrl[rf_rd] [4]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][12]_i_1 
       (.I0(Q[0]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][13]_i_1 
       (.I0(Q[1]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][14]_i_1 
       (.I0(\execute_engine_reg[ir][14]_rep_0 ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \csr[mtinst][1]_i_1 
       (.I0(\execute_engine_reg[is_ci_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][1] ),
        .I2(p_0_in151_in),
        .O(\csr[mtinst][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][20]_i_1 
       (.I0(Q[3]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][21]_i_1 
       (.I0(Q[4]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][22]_i_1 
       (.I0(Q[5]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][23]_i_1 
       (.I0(Q[6]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][24]_i_1 
       (.I0(Q[7]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][25]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][26]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][27]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][28]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][29]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][2]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][30]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][31]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][3]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][4]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][5]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][6]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][7]_i_1 
       (.I0(\ctrl[rf_rd] [0]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][8]_i_1 
       (.I0(\ctrl[rf_rd] [1]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][9]_i_1 
       (.I0(\ctrl[rf_rd] [2]),
        .I1(p_0_in151_in),
        .O(\csr[mtinst][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][0]_i_1 
       (.I0(\m_axi_araddr[31] [0]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][10]_i_1 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][11]_i_1 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][12]_i_1 
       (.I0(\m_axi_araddr[31] [12]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][13]_i_1 
       (.I0(\m_axi_araddr[31] [13]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][14]_i_1 
       (.I0(\m_axi_araddr[31] [14]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][15]_i_1 
       (.I0(\m_axi_araddr[31] [15]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][16]_i_1 
       (.I0(\m_axi_araddr[31] [16]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][17]_i_1 
       (.I0(\m_axi_araddr[31] [17]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][18]_i_1 
       (.I0(\m_axi_araddr[31] [18]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][19]_i_1 
       (.I0(\m_axi_araddr[31] [19]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][1]_i_1 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][20]_i_1 
       (.I0(\m_axi_araddr[31] [20]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][21]_i_1 
       (.I0(\m_axi_araddr[31] [21]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][22]_i_1 
       (.I0(\m_axi_araddr[31] [22]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][23]_i_1 
       (.I0(\m_axi_araddr[31] [23]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][24]_i_1 
       (.I0(\m_axi_araddr[31] [24]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][25]_i_1 
       (.I0(\m_axi_araddr[31] [25]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][26]_i_1 
       (.I0(\m_axi_araddr[31] [26]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][27]_i_1 
       (.I0(\m_axi_araddr[31] [27]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][28]_i_1 
       (.I0(\m_axi_araddr[31] [28]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][29]_i_1 
       (.I0(\m_axi_araddr[31] [29]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][2]_i_1 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][30]_i_1 
       (.I0(\m_axi_araddr[31] [30]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \csr[mtval][31]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(cpu_debug),
        .I3(p_0_in23_in),
        .O(\csr[mtval] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][31]_i_2 
       (.I0(\m_axi_araddr[31] [31]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][3]_i_1 
       (.I0(\m_axi_araddr[31] [3]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][4]_i_1 
       (.I0(\m_axi_araddr[31] [4]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][5]_i_1 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][6]_i_1 
       (.I0(\m_axi_araddr[31] [6]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][7]_i_1 
       (.I0(\m_axi_araddr[31] [7]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][8]_i_1 
       (.I0(\m_axi_araddr[31] [8]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][9]_i_1 
       (.I0(\m_axi_araddr[31] [9]),
        .I1(p_1_in28_in),
        .I2(p_0_in151_in),
        .O(\csr[mtval][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][0]_i_1 
       (.I0(\csr[mscratch][0]_i_1_n_0 ),
        .I1(\csr[tdata2][1]_i_1_n_0 ),
        .O(\csr[mtvec][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][10]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[10]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [10]),
        .O(\csr[mtvec][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][11]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[11]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [11]),
        .O(\csr[mtvec][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][12]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[12]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [12]),
        .O(\csr[mtvec][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][13]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[13]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [13]),
        .O(\csr[mtvec][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][14]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[14]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [14]),
        .O(\csr[mtvec][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][15]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[15]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [15]),
        .O(\csr[mtvec][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][16]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[16]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [16]),
        .O(\csr[mtvec][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][17]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[17]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [17]),
        .O(\csr[mtvec][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][18]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[18]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [18]),
        .O(\csr[mtvec][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][19]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[19]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [19]),
        .O(\csr[mtvec][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][20]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[20]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [20]),
        .O(\csr[mtvec][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][21]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[21]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [21]),
        .O(\csr[mtvec][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][22]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[22]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [22]),
        .O(\csr[mtvec][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][23]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[23]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [23]),
        .O(\csr[mtvec][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][24]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[24]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [24]),
        .O(\csr[mtvec][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][25]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[25]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [25]),
        .O(\csr[mtvec][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][26]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[26]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [26]),
        .O(\csr[mtvec][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][27]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[27]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [27]),
        .O(\csr[mtvec][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][28]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[28]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [28]),
        .O(\csr[mtvec][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][29]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[29]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [29]),
        .O(\csr[mtvec][29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][2]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][30]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[30]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [30]),
        .O(\csr[mtvec][30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \csr[mtvec][31]_i_1 
       (.I0(\csr[mtvec][31]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\csr[mtvec][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][31]_i_2 
       (.I0(Q[0]),
        .I1(DOADO[31]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [31]),
        .O(\csr[mtvec][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \csr[mtvec][31]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\csr[mscratch][31]_i_2_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(Q[6]),
        .O(\csr[mtvec][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][4]_i_1 
       (.I0(\csr[tdata2][4]_i_1_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000083888F88)) 
    \csr[mtvec][5]_i_1 
       (.I0(\csr_reg[rdata][31]_0 [5]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[5]),
        .I4(Q[0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000083888F88)) 
    \csr[mtvec][6]_i_1 
       (.I0(\csr_reg[rdata][31]_0 [6]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[6]),
        .I4(Q[0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][7]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[7]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [7]),
        .O(\csr[mtvec][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][8]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[8]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [8]),
        .O(\csr[mtvec][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][9]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[9]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [9]),
        .O(\csr[mtvec][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E0E0E000E000E0)) 
    \csr[rdata][0]_i_1 
       (.I0(\csr[rdata][0]_i_2_n_0 ),
        .I1(\csr[rdata][0]_i_3_n_0 ),
        .I2(\csr_reg[re]__0 ),
        .I3(\csr[rdata][0]_i_4_n_0 ),
        .I4(\csr[rdata][0]_i_5_n_0 ),
        .I5(\csr_reg[dscratch0] [0]),
        .O(\csr[rdata][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0B080000FFFFFFFF)) 
    \csr[rdata][0]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][0] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [0]),
        .I4(\csr[rdata][14]_i_5_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \csr[rdata][0]_i_3 
       (.I0(\csr[rdata][0]_i_6_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[dcsr_prv]__0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[rdata][0]_i_4 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \csr[rdata][0]_i_5 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \csr[rdata][0]_i_6 
       (.I0(\csr_reg[mtval] [0]),
        .I1(data5[0]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[mtinst] [0]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000BBBF)) 
    \csr[rdata][10]_i_1 
       (.I0(\csr[rdata][10]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .I3(\csr[rdata][10]_i_3_n_0 ),
        .I4(\csr[rdata][10]_i_4_n_0 ),
        .O(\csr[rdata][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][10]_i_2 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][10] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [10]),
        .I5(p_2_in__0[10]),
        .O(\csr[rdata][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F035FFFFF035FF)) 
    \csr[rdata][10]_i_3 
       (.I0(\csr_reg[mtinst] [10]),
        .I1(\csr_reg[mtval] [10]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[dpc] [10]),
        .O(\csr[rdata][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \csr[rdata][10]_i_4 
       (.I0(\csr_reg[tdata2] [10]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[dscratch0] [10]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][10]_i_5_n_0 ),
        .I5(\csr_reg[re]__0 ),
        .O(\csr[rdata][10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00000009)) 
    \csr[rdata][10]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\csr[rdata][30]_i_9_n_0 ),
        .I3(\csr[dpc][31]_i_4_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hCC88C088)) 
    \csr[rdata][11]_i_1 
       (.I0(\csr_reg[rdata][11]_i_2_n_0 ),
        .I1(\csr_reg[re]__0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][11]_i_4_n_0 ),
        .I4(\csr[rdata][11]_i_5_n_0 ),
        .O(\csr[rdata][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][11]_i_10 
       (.I0(\csr_reg[mtinst] [11]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(p_5_in43_in),
        .O(\csr[rdata][11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][11]_i_11 
       (.I0(p_2_in__0[11]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr_reg[mscratch] [11]),
        .O(\csr[rdata][11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hBEAABE3A)) 
    \csr[rdata][11]_i_12 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[rdata][11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEEEEE)) 
    \csr[rdata][11]_i_3 
       (.I0(\csr[rdata][11]_i_8_n_0 ),
        .I1(\csr[rdata][11]_i_9_n_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\csr[rdata][11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \csr[rdata][11]_i_4 
       (.I0(\csr[dpc][31]_i_4_n_0 ),
        .I1(\csr[rdata][30]_i_9_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \csr[rdata][11]_i_5 
       (.I0(\csr_reg[tdata2] [11]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[dscratch0] [11]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFC00BB33FC008800)) 
    \csr[rdata][11]_i_6 
       (.I0(\csr_reg[dpc] [11]),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [11]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][11]_i_10_n_0 ),
        .O(\csr[rdata][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3E32FCF03E323C30)) 
    \csr[rdata][11]_i_7 
       (.I0(\csr_reg[mie_mei]__0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][11]_i_11_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[mtvec_n_0_][11] ),
        .O(\csr[rdata][11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7EFE7E)) 
    \csr[rdata][11]_i_8 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\csr[mscratch][31]_i_3_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr[rdata][11]_i_12_n_0 ),
        .O(\csr[rdata][11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFC4CFFFFFFFF)) 
    \csr[rdata][11]_i_9 
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .I5(\execute_engine_reg[ir_n_0_][28] ),
        .O(\csr[rdata][11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \csr[rdata][12]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][12]_i_2_n_0 ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .I3(\csr[rdata][12]_i_3_n_0 ),
        .O(\csr[rdata][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h31F13DFDFFFFFFFF)) 
    \csr[rdata][12]_i_2 
       (.I0(\csr_reg[tdata2] [12]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[tdata1_rd] [12]),
        .I4(\csr_reg[dscratch0] [12]),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h1F111F1F)) 
    \csr[rdata][12]_i_3 
       (.I0(\csr[rdata][12]_i_4_n_0 ),
        .I1(\csr[rdata][31]_i_9_n_0 ),
        .I2(\csr[rdata][12]_i_5_n_0 ),
        .I3(\csr[rdata][29]_i_8_n_0 ),
        .I4(\csr_reg[mtval] [12]),
        .O(\csr[rdata][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][12]_i_4 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][12] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [12]),
        .I5(p_2_in__0[12]),
        .O(\csr[rdata][12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFFC808)) 
    \csr[rdata][12]_i_5 
       (.I0(\csr_reg[mtinst] [12]),
        .I1(\csr[rdata][30]_i_5_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr_reg[dpc] [12]),
        .I4(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \csr[rdata][13]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][13]_i_2_n_0 ),
        .I2(\csr[rdata][13]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][13]_i_4_n_0 ),
        .O(\csr[rdata][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][13]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [13]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [13]),
        .O(\csr[rdata][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][13]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [13]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [13]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [13]),
        .O(\csr[rdata][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][13]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][13] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [13]),
        .I5(p_2_in__0[13]),
        .O(\csr[rdata][13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \csr[rdata][14]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][14]_i_2_n_0 ),
        .I2(\csr[rdata][14]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][14]_i_4_n_0 ),
        .O(\csr[rdata][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][14]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [14]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [14]),
        .O(\csr[rdata][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][14]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [14]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [14]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [14]),
        .O(\csr[rdata][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \csr[rdata][14]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][14] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_2_in__0[14]),
        .I5(\csr_reg[mscratch] [14]),
        .O(\csr[rdata][14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \csr[rdata][14]_i_5 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][29]_i_7_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \csr[rdata][15]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [15]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [15]),
        .I5(\csr[rdata][15]_i_2_n_0 ),
        .O(\csr[rdata][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00F7)) 
    \csr[rdata][15]_i_2 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtinst] [15]),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][15]_i_3_n_0 ),
        .I4(\csr[rdata][29]_i_4_n_0 ),
        .I5(\csr[rdata][15]_i_4_n_0 ),
        .O(\csr[rdata][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00A0C00000A0C0)) 
    \csr[rdata][15]_i_3 
       (.I0(\csr_reg[dpc] [15]),
        .I1(\csr_reg[dcsr_ebreakm]__0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr_reg[mtval] [15]),
        .O(\csr[rdata][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \csr[rdata][15]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][15] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_2_in__0[15]),
        .I5(\csr_reg[mscratch] [15]),
        .O(\csr[rdata][15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \csr[rdata][16]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][16]_i_2_n_0 ),
        .I2(\csr[rdata][16]_i_3_n_0 ),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][16]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [16]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [16]),
        .O(\csr[rdata][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABFBABFBABFB0000)) 
    \csr[rdata][16]_i_3 
       (.I0(\csr[rdata][31]_i_9_n_0 ),
        .I1(\csr_reg[mie_firq_n_0_][0] ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][16]_i_4_n_0 ),
        .I4(\csr[rdata][16]_i_5_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][16]_i_4 
       (.I0(\csr_reg[mtvec_n_0_][16] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[16]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [16]),
        .O(\csr[rdata][16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0344FFFF0377FFFF)) 
    \csr[rdata][16]_i_5 
       (.I0(\csr_reg[dpc] [16]),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [16]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[mtinst] [16]),
        .O(\csr[rdata][16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][17]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][17]_i_2_n_0 ),
        .I2(\csr[rdata][17]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][17]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][17]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [17]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [17]),
        .O(\csr[rdata][17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][17]_i_3 
       (.I0(\csr[rdata][17]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_10_in51_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][17]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [17]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [17]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [17]),
        .O(\csr[rdata][17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][17]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][17] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[17]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [17]),
        .O(\csr[rdata][17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \csr[rdata][18]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [18]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [18]),
        .I5(\csr[rdata][18]_i_2_n_0 ),
        .O(\csr[rdata][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \csr[rdata][18]_i_2 
       (.I0(\csr[rdata][18]_i_3_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_13_in55_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .I4(\csr[rdata][18]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][18]_i_3 
       (.I0(\csr_reg[mtvec_n_0_][18] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[18]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [18]),
        .O(\csr[rdata][18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBABB)) 
    \csr[rdata][18]_i_4 
       (.I0(\csr[rdata][29]_i_4_n_0 ),
        .I1(\csr[rdata][18]_i_5_n_0 ),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[mtval] [18]),
        .O(\csr[rdata][18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CACA0F00)) 
    \csr[rdata][18]_i_5 
       (.I0(\csr_reg[mtinst] [18]),
        .I1(\csr_reg[dpc] [18]),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(p_14_in56_in),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \csr[rdata][19]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [19]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [19]),
        .I5(\csr[rdata][19]_i_2_n_0 ),
        .O(\csr[rdata][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \csr[rdata][19]_i_2 
       (.I0(\csr[rdata][19]_i_3_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_16_in60_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .I4(\csr[rdata][19]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][19]_i_3 
       (.I0(\csr_reg[mtvec_n_0_][19] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[19]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [19]),
        .O(\csr[rdata][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05F535F5)) 
    \csr[rdata][19]_i_4 
       (.I0(\csr[rdata][19]_i_5_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[dpc] [19]),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \csr[rdata][19]_i_5 
       (.I0(\csr_reg[mtval] [19]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[mtinst] [19]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_17_in),
        .O(\csr[rdata][19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00AB)) 
    \csr[rdata][1]_i_1 
       (.I0(\csr[rdata][1]_i_2_n_0 ),
        .I1(\csr[rdata][29]_i_4_n_0 ),
        .I2(\csr[rdata][1]_i_3_n_0 ),
        .I3(\csr[rdata][1]_i_4_n_0 ),
        .O(\csr[rdata][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h54040000FFFFFFFF)) 
    \csr[rdata][1]_i_2 
       (.I0(\csr[rdata][31]_i_2_n_0 ),
        .I1(\csr_reg[mscratch] [1]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(p_2_in__0[1]),
        .I4(\csr[rdata][14]_i_5_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00330FAAAAAAAA)) 
    \csr[rdata][1]_i_3 
       (.I0(\csr[rdata][1]_i_5_n_0 ),
        .I1(\csr_reg[dpc] [1]),
        .I2(\csr_reg[dcsr_prv]__0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC470000FFFFFFFF)) 
    \csr[rdata][1]_i_4 
       (.I0(\csr_reg[dscratch0] [1]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[tdata2] [1]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][10]_i_5_n_0 ),
        .I5(\csr_reg[re]__0 ),
        .O(\csr[rdata][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h053FF53F)) 
    \csr[rdata][1]_i_5 
       (.I0(data5[1]),
        .I1(\csr_reg[mtinst] [1]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtval] [1]),
        .O(\csr[rdata][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][20]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][20]_i_2_n_0 ),
        .I2(\csr[rdata][20]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][20]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][20]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [20]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [20]),
        .O(\csr[rdata][20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][20]_i_3 
       (.I0(\csr[rdata][20]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_19_in64_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][20]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [20]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [20]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [20]),
        .O(\csr[rdata][20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][20]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][20] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[20]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [20]),
        .O(\csr[rdata][20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h80808088AAAAAAAA)) 
    \csr[rdata][21]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr[rdata][21]_i_2_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][21]_i_3_n_0 ),
        .I5(\csr[rdata][21]_i_4_n_0 ),
        .O(\csr[rdata][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECFFEC00)) 
    \csr[rdata][21]_i_2 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][21]_i_5_n_0 ),
        .I2(p_2_in__0[21]),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(p_22_in),
        .I5(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][21]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [21]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [21]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [21]),
        .O(\csr[rdata][21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \csr[rdata][21]_i_4 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [21]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [21]),
        .O(\csr[rdata][21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \csr[rdata][21]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][21] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [21]),
        .O(\csr[rdata][21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA080008AA082208)) 
    \csr[rdata][22]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][29]_i_4_n_0 ),
        .I2(\csr[rdata][22]_i_2_n_0 ),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .I4(\csr[rdata][22]_i_3_n_0 ),
        .I5(\csr[rdata][22]_i_4_n_0 ),
        .O(\csr[rdata][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h50F35FF3)) 
    \csr[rdata][22]_i_2 
       (.I0(\csr[tdata1_rd] [22]),
        .I1(\csr_reg[tdata2] [22]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [22]),
        .O(\csr[rdata][22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][22]_i_3 
       (.I0(\csr[rdata][22]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_25_in70_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][22]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [22]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [22]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [22]),
        .O(\csr[rdata][22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][22]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][22] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[22]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [22]),
        .O(\csr[rdata][22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    \csr[rdata][23]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][23]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_3_n_0 ),
        .I3(\csr_reg[tdata2] [23]),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr_reg[dscratch0] [23]),
        .O(\csr[rdata][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88880080)) 
    \csr[rdata][23]_i_2 
       (.I0(\csr[rdata][23]_i_3_n_0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr_reg[mtval] [23]),
        .I3(\csr[rdata][29]_i_8_n_0 ),
        .I4(\csr[rdata][23]_i_4_n_0 ),
        .O(\csr[rdata][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555500CFFFFFFFFF)) 
    \csr[rdata][23]_i_3 
       (.I0(\csr[rdata][23]_i_5_n_0 ),
        .I1(p_28_in),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFFFFC808)) 
    \csr[rdata][23]_i_4 
       (.I0(\csr_reg[mtinst] [23]),
        .I1(\csr[rdata][30]_i_5_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr_reg[dpc] [23]),
        .I4(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \csr[rdata][23]_i_5 
       (.I0(p_2_in__0[23]),
        .I1(\csr_reg[mscratch] [23]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][23] ),
        .O(\csr[rdata][23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \csr[rdata][24]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][24]_i_2_n_0 ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .I3(\csr[rdata][24]_i_3_n_0 ),
        .O(\csr[rdata][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hA1F1FFFF)) 
    \csr[rdata][24]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[tdata2] [24]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [24]),
        .I4(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h888AAA8A)) 
    \csr[rdata][24]_i_3 
       (.I0(\csr[rdata][24]_i_4_n_0 ),
        .I1(\csr[rdata][31]_i_9_n_0 ),
        .I2(p_31_in),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr[rdata][24]_i_5_n_0 ),
        .O(\csr[rdata][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05F535F5)) 
    \csr[rdata][24]_i_4 
       (.I0(\csr[rdata][24]_i_6_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[dpc] [24]),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][24]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][24] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[24]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [24]),
        .O(\csr[rdata][24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \csr[rdata][24]_i_6 
       (.I0(\csr_reg[mtval] [24]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[mtinst] [24]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_32_in),
        .O(\csr[rdata][24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][25]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][25]_i_2_n_0 ),
        .I2(\csr[rdata][25]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][25]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][25]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [25]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [25]),
        .O(\csr[rdata][25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][25]_i_3 
       (.I0(\csr[rdata][25]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_34_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][25]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [25]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [25]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [25]),
        .O(\csr[rdata][25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][25]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][25] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[25]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [25]),
        .O(\csr[rdata][25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888AAAAA88888888)) 
    \csr[rdata][26]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][26]_i_2_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .I3(\csr[rdata][26]_i_3_n_0 ),
        .I4(\csr[rdata][26]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][26]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [26]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [26]),
        .O(\csr[rdata][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][26]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [26]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [26]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [26]),
        .O(\csr[rdata][26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFAB)) 
    \csr[rdata][26]_i_4 
       (.I0(\csr[rdata][26]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_37_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0505000F03030)) 
    \csr[rdata][26]_i_5 
       (.I0(p_2_in__0[26]),
        .I1(\csr_reg[mscratch] [26]),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr_reg[mtvec_n_0_][26] ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h80808088AAAAAAAA)) 
    \csr[rdata][27]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr[rdata][27]_i_2_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][27]_i_3_n_0 ),
        .I5(\csr[rdata][27]_i_4_n_0 ),
        .O(\csr[rdata][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECFFEC00)) 
    \csr[rdata][27]_i_2 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][27]_i_5_n_0 ),
        .I2(p_2_in__0[27]),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(p_40_in),
        .I5(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][27]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [27]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [27]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [27]),
        .O(\csr[rdata][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h31F13DFDFFFFFFFF)) 
    \csr[rdata][27]_i_4 
       (.I0(\csr_reg[tdata2] [27]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[tdata1_rd] [27]),
        .I4(\csr_reg[dscratch0] [27]),
        .I5(\csr[rdata][0]_i_4_n_0 ),
        .O(\csr[rdata][27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \csr[rdata][27]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][27] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [27]),
        .O(\csr[rdata][27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][28]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][28]_i_2_n_0 ),
        .I2(\csr[rdata][28]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][28]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][28]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [28]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [28]),
        .O(\csr[rdata][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECFFEC00)) 
    \csr[rdata][28]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][28]_i_5_n_0 ),
        .I2(p_2_in__0[28]),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(p_43_in),
        .I5(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][28]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [28]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [28]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [28]),
        .O(\csr[rdata][28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B08)) 
    \csr[rdata][28]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][28] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [28]),
        .O(\csr[rdata][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][29]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][29]_i_2_n_0 ),
        .I2(\csr[rdata][29]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][29]_i_5_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEA8FEAAFFFD)) 
    \csr[rdata][29]_i_10 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[rdata][29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h1010111010100100)) 
    \csr[rdata][29]_i_2 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[tdata2] [29]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[dscratch0] [29]),
        .O(\csr[rdata][29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \csr[rdata][29]_i_3 
       (.I0(\csr[rdata][29]_i_6_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(p_46_in),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .O(\csr[rdata][29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \csr[rdata][29]_i_4 
       (.I0(\csr[rdata][29]_i_7_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][29]_i_5 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [29]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [29]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [29]),
        .O(\csr[rdata][29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][29]_i_6 
       (.I0(\csr_reg[mtvec_n_0_][29] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[29]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [29]),
        .O(\csr[rdata][29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004900)) 
    \csr[rdata][29]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(\csr[rdata][29]_i_9_n_0 ),
        .I5(\csr[rdata][29]_i_10_n_0 ),
        .O(\csr[rdata][29]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \csr[rdata][29]_i_8 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][29]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFF6FFCFF)) 
    \csr[rdata][29]_i_9 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[7]),
        .O(\csr[rdata][29]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hA0A20002)) 
    \csr[rdata][2]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][30]_i_4_n_0 ),
        .I3(\csr[rdata][2]_i_2_n_0 ),
        .I4(\csr_reg[rdata][2]_i_3_n_0 ),
        .O(\csr[rdata][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h5030503F)) 
    \csr[rdata][2]_i_2 
       (.I0(\csr[tdata1_rd] [2]),
        .I1(\csr_reg[dscratch0] [2]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[tdata2] [2]),
        .O(\csr[rdata][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \csr[rdata][2]_i_4 
       (.I0(\csr_reg[dcsr_step]__0 ),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr_reg[dpc] [2]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr[rdata][2]_i_6_n_0 ),
        .O(\csr[rdata][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800330033)) 
    \csr[rdata][2]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][2] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[2]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [2]),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \csr[rdata][2]_i_6 
       (.I0(\csr_reg[mtval] [2]),
        .I1(data5[2]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[mtinst] [2]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8A88)) 
    \csr[rdata][30]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][30]_i_2_n_0 ),
        .I2(\csr[rdata][30]_i_3_n_0 ),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1100111011000010)) 
    \csr[rdata][30]_i_2 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [30]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[dscratch0] [30]),
        .O(\csr[rdata][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0CCC4CCCC)) 
    \csr[rdata][30]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][30]_i_6_n_0 ),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr_reg[mtinst] [30]),
        .I5(\csr[rdata][30]_i_8_n_0 ),
        .O(\csr[rdata][30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFFE)) 
    \csr[rdata][30]_i_4 
       (.I0(\csr[rdata][30]_i_9_n_0 ),
        .I1(\csr[dpc][31]_i_4_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[rdata][30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][30]_i_5 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC4C7F4F7FFFFFFFF)) 
    \csr[rdata][30]_i_6 
       (.I0(\csr_reg[mtvec_n_0_][30] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mscratch] [30]),
        .I4(p_2_in__0[30]),
        .I5(\csr[rdata][14]_i_5_n_0 ),
        .O(\csr[rdata][30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hAAAAAA08)) 
    \csr[rdata][30]_i_7 
       (.I0(\csr[rdata][29]_i_4_n_0 ),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(p_49_in),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF38083030)) 
    \csr[rdata][30]_i_8 
       (.I0(\csr_reg[mtval] [30]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr_reg[dpc] [30]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFBFBBD)) 
    \csr[rdata][30]_i_9 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[7]),
        .O(\csr[rdata][30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000AAAAAAAA)) 
    \csr[rdata][31]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr_reg[tdata2] [31]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [31]),
        .I4(\csr[rdata][31]_i_3_n_0 ),
        .I5(\csr[rdata][31]_i_4_n_0 ),
        .O(\csr[rdata][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBABB)) 
    \csr[rdata][31]_i_10 
       (.I0(\csr[rdata][29]_i_4_n_0 ),
        .I1(\csr[rdata][31]_i_16_n_0 ),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[mtval] [31]),
        .O(\csr[rdata][31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA888AAAAAA8AA)) 
    \csr[rdata][31]_i_11 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\csr[rdata][31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FF77EE77EE)) 
    \csr[rdata][31]_i_12 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\csr[rdata][31]_i_17_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(Q[7]),
        .O(\csr[rdata][31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAFAEFFA)) 
    \csr[rdata][31]_i_13 
       (.I0(\csr[rdata][31]_i_18_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[7]),
        .I3(\ctrl[ir_funct12] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\csr[rdata][31]_i_19_n_0 ),
        .O(\csr[rdata][31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF0100FFFFFF0001)) 
    \csr[rdata][31]_i_14 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[rdata][31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCFCC8888CFCC8F88)) 
    \csr[rdata][31]_i_15 
       (.I0(\csr[rdata][31]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[rdata][31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000CACA0F000000)) 
    \csr[rdata][31]_i_16 
       (.I0(\csr_reg[mtinst] [31]),
        .I1(\csr_reg[dpc] [31]),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(data5[31]),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][31]_i_17 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\csr[rdata][31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFF8FFFFFFF8FF)) 
    \csr[rdata][31]_i_18 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\ctrl[ir_funct12] ),
        .O(\csr[rdata][31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF0F8F88880088)) 
    \csr[rdata][31]_i_19 
       (.I0(Q[4]),
        .I1(\csr[rdata][31]_i_20_n_0 ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[rdata][31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFBEAEB)) 
    \csr[rdata][31]_i_2 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(\csr[rdata][31]_i_6_n_0 ),
        .O(\csr[rdata][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[rdata][31]_i_20 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(Q[7]),
        .O(\csr[rdata][31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[rdata][31]_i_3 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr[rdata][30]_i_4_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \csr[rdata][31]_i_4 
       (.I0(\csr[rdata][31]_i_8_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mie_firq_n_0_][15] ),
        .I3(\csr[rdata][31]_i_9_n_0 ),
        .I4(\csr[rdata][31]_i_10_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFEFEFEFE)) 
    \csr[rdata][31]_i_5 
       (.I0(\csr[rdata][31]_i_11_n_0 ),
        .I1(\csr[rdata][31]_i_12_n_0 ),
        .I2(\csr[tdata2][31]_i_4_n_0 ),
        .I3(\csr[rdata][31]_i_6_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(Q[6]),
        .O(\csr[rdata][31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][31]_i_6 
       (.I0(Q[4]),
        .I1(Q[7]),
        .O(\csr[rdata][31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFFFE)) 
    \csr[rdata][31]_i_7 
       (.I0(\csr[rdata][31]_i_13_n_0 ),
        .I1(\csr[rdata][31]_i_14_n_0 ),
        .I2(\csr[rdata][31]_i_15_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(Q[4]),
        .I5(Q[7]),
        .O(\csr[rdata][31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \csr[rdata][31]_i_8 
       (.I0(\csr_reg[mtvec_n_0_][31] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(p_2_in__0[31]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [31]),
        .O(\csr[rdata][31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \csr[rdata][31]_i_9 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000822088808AA08)) 
    \csr[rdata][3]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][29]_i_4_n_0 ),
        .I2(\csr[rdata][3]_i_2_n_0 ),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .I4(\csr[rdata][3]_i_3_n_0 ),
        .I5(\csr[rdata][3]_i_4_n_0 ),
        .O(\csr[rdata][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \csr[rdata][3]_i_2 
       (.I0(\csr_reg[dscratch0] [3]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[tdata2] [3]),
        .O(\csr[rdata][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7F70)) 
    \csr[rdata][3]_i_3 
       (.I0(\csr_reg[dpc] [3]),
        .I1(\csr[rdata][30]_i_5_n_0 ),
        .I2(\csr[rdata][11]_i_3_n_0 ),
        .I3(\csr[rdata][3]_i_5_n_0 ),
        .O(\csr[rdata][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00070077FF77FF77)) 
    \csr[rdata][3]_i_4 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mie_msi]__0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr_reg[mstatus_mie]__0 ),
        .I5(\csr[rdata][3]_i_6_n_0 ),
        .O(\csr[rdata][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \csr[rdata][3]_i_5 
       (.I0(\csr_reg[mtval] [3]),
        .I1(data5[3]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[mtinst] [3]),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .O(\csr[rdata][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00AAF0CCFFAAFFFF)) 
    \csr[rdata][3]_i_6 
       (.I0(p_2_in__0[3]),
        .I1(\csr_reg[mscratch] [3]),
        .I2(\csr_reg[mtvec_n_0_][3] ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AA88888888)) 
    \csr[rdata][4]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][4]_i_2_n_0 ),
        .I2(\csr[rdata][4]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][4]_i_4_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][4]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [4]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [4]),
        .O(\csr[rdata][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][4]_i_3 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][4] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [4]),
        .I5(p_2_in__0[4]),
        .O(\csr[rdata][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFC44FC7730333033)) 
    \csr[rdata][4]_i_4 
       (.I0(\csr_reg[dpc] [4]),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr[rdata][4]_i_5_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtinst] [4]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \csr[rdata][4]_i_5 
       (.I0(\csr_reg[mtval] [4]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(data5[4]),
        .O(\csr[rdata][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA02AA02AA02)) 
    \csr[rdata][5]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][5]_i_2_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .I3(\csr[rdata][5]_i_3_n_0 ),
        .I4(\csr[rdata][31]_i_3_n_0 ),
        .I5(\csr[rdata][5]_i_4_n_0 ),
        .O(\csr[rdata][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF53FFFFFF53FF)) 
    \csr[rdata][5]_i_2 
       (.I0(\csr_reg[mtval] [5]),
        .I1(\csr_reg[mtinst] [5]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[dpc] [5]),
        .O(\csr[rdata][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0AA800A80A080008)) 
    \csr[rdata][5]_i_3 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mscratch] [5]),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][5] ),
        .I5(p_2_in__0[5]),
        .O(\csr[rdata][5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][5]_i_4 
       (.I0(\csr_reg[dscratch0] [5]),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr_reg[tdata2] [5]),
        .O(\csr[rdata][5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \csr[rdata][6]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][6]_i_2_n_0 ),
        .I2(\csr[rdata][6]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][6]_i_4_n_0 ),
        .O(\csr[rdata][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1100111011000010)) 
    \csr[rdata][6]_i_2 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [6]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr[rdata][31]_i_7_n_0 ),
        .I5(\csr_reg[dscratch0] [6]),
        .O(\csr[rdata][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCF44CF77FF77FF77)) 
    \csr[rdata][6]_i_3 
       (.I0(\csr[rdata][6]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mtval] [6]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[mtinst] [6]),
        .I5(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \csr[rdata][6]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][6] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mscratch] [6]),
        .I5(p_2_in__0[6]),
        .O(\csr[rdata][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][6]_i_5 
       (.I0(\csr_reg[dpc] [6]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr_reg[dcsr_cause] [0]),
        .O(\csr[rdata][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \csr[rdata][7]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr_reg[tdata2] [7]),
        .I3(\csr[rdata][31]_i_2_n_0 ),
        .I4(\csr_reg[dscratch0] [7]),
        .I5(\csr[rdata][7]_i_2_n_0 ),
        .O(\csr[rdata][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5D555D5)) 
    \csr[rdata][7]_i_2 
       (.I0(\csr[rdata][30]_i_4_n_0 ),
        .I1(\csr[rdata][7]_i_3_n_0 ),
        .I2(\csr[rdata][29]_i_4_n_0 ),
        .I3(\csr_reg[mie_mti]__0 ),
        .I4(\csr[rdata][7]_i_4_n_0 ),
        .I5(\csr[rdata][7]_i_5_n_0 ),
        .O(\csr[rdata][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB0F0F00FFFFFF)) 
    \csr[rdata][7]_i_3 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][7] ),
        .I2(\csr[rdata][7]_i_6_n_0 ),
        .I3(\csr_reg[mstatus_mpie]__0 ),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \csr[rdata][7]_i_4 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr[rdata][30]_i_5_n_0 ),
        .O(\csr[rdata][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000220AAAAA)) 
    \csr[rdata][7]_i_5 
       (.I0(\csr[rdata][7]_i_7_n_0 ),
        .I1(\csr_reg[dpc] [7]),
        .I2(\csr_reg[dcsr_cause] [1]),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr[rdata][7]_i_8_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[rdata][7]_i_6 
       (.I0(p_2_in__0[7]),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .I2(\csr_reg[mscratch] [7]),
        .O(\csr[rdata][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFABFBFFFFABFB)) 
    \csr[rdata][7]_i_7 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(p_3_in39_in),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(\csr_reg[mtinst] [7]),
        .I4(\csr[rdata][31]_i_2_n_0 ),
        .I5(\csr_reg[mtval] [7]),
        .O(\csr[rdata][7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][7]_i_8 
       (.I0(\csr[rdata][11]_i_3_n_0 ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \csr[rdata][8]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][8]_i_2_n_0 ),
        .I2(\csr[rdata][8]_i_3_n_0 ),
        .I3(\csr[rdata][8]_i_4_n_0 ),
        .O(\csr[rdata][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAE00A400)) 
    \csr[rdata][8]_i_2 
       (.I0(\csr[rdata][31]_i_7_n_0 ),
        .I1(\csr_reg[dcsr_cause] [2]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][11]_i_3_n_0 ),
        .I4(\csr_reg[dpc] [8]),
        .I5(\csr[rdata][8]_i_5_n_0 ),
        .O(\csr[rdata][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55041100FFFFFFFF)) 
    \csr[rdata][8]_i_3 
       (.I0(\csr[rdata][29]_i_7_n_0 ),
        .I1(\csr[rdata][11]_i_3_n_0 ),
        .I2(\csr_reg[mscratch] [8]),
        .I3(\csr[rdata][8]_i_6_n_0 ),
        .I4(\csr[rdata][8]_i_7_n_0 ),
        .I5(\csr[rdata][30]_i_4_n_0 ),
        .O(\csr[rdata][8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \csr[rdata][8]_i_4 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [8]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [8]),
        .O(\csr[rdata][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h33333333BF33B333)) 
    \csr[rdata][8]_i_5 
       (.I0(\csr_reg[mtval] [8]),
        .I1(\csr[rdata][29]_i_7_n_0 ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(\csr_reg[mtinst] [8]),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][8]_i_6 
       (.I0(\csr[rdata][31]_i_2_n_0 ),
        .I1(\csr[rdata][31]_i_7_n_0 ),
        .O(\csr[rdata][8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \csr[rdata][8]_i_7 
       (.I0(\csr_reg[mtvec_n_0_][8] ),
        .I1(\csr[rdata][31]_i_2_n_0 ),
        .I2(\csr[rdata][31]_i_7_n_0 ),
        .I3(p_2_in__0[8]),
        .O(\csr[rdata][8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA888A)) 
    \csr[rdata][9]_i_1 
       (.I0(\csr_reg[re]__0 ),
        .I1(\csr[rdata][9]_i_2_n_0 ),
        .I2(\csr[rdata][9]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_4_n_0 ),
        .I4(\csr[rdata][9]_i_4_n_0 ),
        .O(\csr[rdata][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \csr[rdata][9]_i_2 
       (.I0(\csr[rdata][31]_i_3_n_0 ),
        .I1(\csr_reg[tdata2] [9]),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr_reg[dscratch0] [9]),
        .O(\csr[rdata][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51F3515151F3F3F3)) 
    \csr[rdata][9]_i_3 
       (.I0(\csr[rdata][30]_i_5_n_0 ),
        .I1(\csr_reg[mtval] [9]),
        .I2(\csr[rdata][29]_i_8_n_0 ),
        .I3(\csr_reg[dpc] [9]),
        .I4(\csr[rdata][11]_i_3_n_0 ),
        .I5(\csr_reg[mtinst] [9]),
        .O(\csr[rdata][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A008A0A800080)) 
    \csr[rdata][9]_i_4 
       (.I0(\csr[rdata][14]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][9] ),
        .I2(\csr[rdata][31]_i_2_n_0 ),
        .I3(\csr[rdata][31]_i_7_n_0 ),
        .I4(p_2_in__0[9]),
        .I5(\csr_reg[mscratch] [9]),
        .O(\csr[rdata][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC04CC844CC0000C0)) 
    \csr[re]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(\csr[re]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .I5(\execute_engine_reg[ir_n_0_][6] ),
        .O(\csr[re_nxt] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \csr[re]_i_2 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\csr[re]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[tdata1_action]_i_1 
       (.I0(\csr[mtvec][12]_i_1_n_0 ),
        .I1(\csr[tdata1_execute]_i_2_n_0 ),
        .I2(\csr[tdata1_rd] [12]),
        .O(\csr[tdata1_action]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \csr[tdata1_dmode]_i_1 
       (.I0(\csr[mtvec][27]_i_1_n_0 ),
        .I1(\csr[tdata1_dmode]_i_2_n_0 ),
        .I2(\csr[tdata1_dmode]_i_3_n_0 ),
        .I3(cpu_debug),
        .I4(\csr[tdata1_dmode]_i_4_n_0 ),
        .I5(\csr[tdata1_rd] [27]),
        .O(\csr[tdata1_dmode]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \csr[tdata1_dmode]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[6]),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(\execute_engine_reg[ir_n_0_][29] ),
        .I4(\csr[tdata2][31]_i_3_n_0 ),
        .O(\csr[tdata1_dmode]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    \csr[tdata1_dmode]_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[tdata1_dmode]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \csr[tdata1_dmode]_i_4 
       (.I0(\csr_reg[we_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\csr[tdata1_dmode]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[tdata1_execute]_i_1 
       (.I0(\csr[tdata2][2]_i_1_n_0 ),
        .I1(\csr[tdata1_execute]_i_2_n_0 ),
        .I2(\csr[tdata1_rd] [2]),
        .O(\csr[tdata1_execute]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002022)) 
    \csr[tdata1_execute]_i_2 
       (.I0(\csr[tdata1_dmode]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(cpu_debug),
        .I3(\csr[tdata1_rd] [27]),
        .I4(\csr[tdata1_dmode]_i_4_n_0 ),
        .O(\csr[tdata1_execute]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[tdata2][1]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[1]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [1]),
        .O(\csr[tdata2][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[tdata2][2]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [2]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[2]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [2]),
        .O(\csr[tdata2][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08000808)) 
    \csr[tdata2][31]_i_1 
       (.I0(\csr[tdata2][31]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ),
        .I2(\csr[tdata2][31]_i_3_n_0 ),
        .I3(cpu_debug),
        .I4(\csr[tdata1_rd] [27]),
        .O(\csr[tdata2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \csr[tdata2][31]_i_2 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[7]),
        .I3(\csr[tdata2][31]_i_4_n_0 ),
        .I4(\csr_reg[we_n_0_] ),
        .I5(\execute_engine_reg[ir_n_0_][29] ),
        .O(\csr[tdata2][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \csr[tdata2][31]_i_3 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][27] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[tdata2][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \csr[tdata2][31]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .O(\csr[tdata2][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[tdata2][4]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [4]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOADO[4]),
        .I4(Q[1]),
        .I5(\csr_reg[rdata][31]_0 [4]),
        .O(\csr[tdata2][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[tdata2][5]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[5]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [5]),
        .O(\csr[tdata2][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[tdata2][6]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[6]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[1]),
        .I4(\csr_reg[rdata][31]_0 [6]),
        .O(\csr[tdata2][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \csr[we]_i_1 
       (.I0(\csr[we]_i_2_n_0 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\csr[we]_i_3_n_0 ),
        .O(\csr_reg[we]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \csr[we]_i_2 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_rs1] [3]),
        .I2(\ctrl[rf_rs1] [4]),
        .I3(\ctrl[rf_rs1] [0]),
        .I4(\ctrl[rf_rs1] [1]),
        .I5(\csr_reg[we]_0 ),
        .O(\csr[we]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[we]_i_3 
       (.I0(\execute_engine_reg[ir][14]_rep_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\csr[we]_i_3_n_0 ));
  FDCE \csr_reg[dcsr_cause][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_cause][0]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_cause] [0]));
  FDCE \csr_reg[dcsr_cause][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_cause][1]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_cause] [1]));
  FDCE \csr_reg[dcsr_cause][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_cause][2]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_cause] [2]));
  FDCE \csr_reg[dcsr_ebreakm] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_ebreakm]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_ebreakm]__0 ));
  FDPE \csr_reg[dcsr_prv] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rstn_sys),
        .Q(\csr_reg[dcsr_prv]__0 ));
  FDCE \csr_reg[dcsr_step] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[dcsr_step]_i_1_n_0 ),
        .Q(\csr_reg[dcsr_step]__0 ));
  FDCE \csr_reg[dpc][10] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [10]),
        .Q(\csr_reg[dpc] [10]));
  FDCE \csr_reg[dpc][11] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [11]),
        .Q(\csr_reg[dpc] [11]));
  FDCE \csr_reg[dpc][12] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [12]),
        .Q(\csr_reg[dpc] [12]));
  FDCE \csr_reg[dpc][13] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [13]),
        .Q(\csr_reg[dpc] [13]));
  FDCE \csr_reg[dpc][14] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [14]),
        .Q(\csr_reg[dpc] [14]));
  FDCE \csr_reg[dpc][15] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [15]),
        .Q(\csr_reg[dpc] [15]));
  FDCE \csr_reg[dpc][16] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [16]),
        .Q(\csr_reg[dpc] [16]));
  FDCE \csr_reg[dpc][17] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [17]),
        .Q(\csr_reg[dpc] [17]));
  FDCE \csr_reg[dpc][18] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [18]),
        .Q(\csr_reg[dpc] [18]));
  FDCE \csr_reg[dpc][19] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [19]),
        .Q(\csr_reg[dpc] [19]));
  FDCE \csr_reg[dpc][1] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [1]),
        .Q(\csr_reg[dpc] [1]));
  FDCE \csr_reg[dpc][20] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [20]),
        .Q(\csr_reg[dpc] [20]));
  FDCE \csr_reg[dpc][21] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [21]),
        .Q(\csr_reg[dpc] [21]));
  FDCE \csr_reg[dpc][22] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [22]),
        .Q(\csr_reg[dpc] [22]));
  FDCE \csr_reg[dpc][23] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [23]),
        .Q(\csr_reg[dpc] [23]));
  FDCE \csr_reg[dpc][24] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [24]),
        .Q(\csr_reg[dpc] [24]));
  FDCE \csr_reg[dpc][25] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [25]),
        .Q(\csr_reg[dpc] [25]));
  FDCE \csr_reg[dpc][26] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [26]),
        .Q(\csr_reg[dpc] [26]));
  FDCE \csr_reg[dpc][27] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [27]),
        .Q(\csr_reg[dpc] [27]));
  FDCE \csr_reg[dpc][28] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [28]),
        .Q(\csr_reg[dpc] [28]));
  FDCE \csr_reg[dpc][29] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [29]),
        .Q(\csr_reg[dpc] [29]));
  FDCE \csr_reg[dpc][2] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [2]),
        .Q(\csr_reg[dpc] [2]));
  FDCE \csr_reg[dpc][30] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [30]),
        .Q(\csr_reg[dpc] [30]));
  FDCE \csr_reg[dpc][31] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [31]),
        .Q(\csr_reg[dpc] [31]));
  FDCE \csr_reg[dpc][3] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [3]),
        .Q(\csr_reg[dpc] [3]));
  FDCE \csr_reg[dpc][4] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [4]),
        .Q(\csr_reg[dpc] [4]));
  FDCE \csr_reg[dpc][5] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [5]),
        .Q(\csr_reg[dpc] [5]));
  FDCE \csr_reg[dpc][6] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [6]),
        .Q(\csr_reg[dpc] [6]));
  FDCE \csr_reg[dpc][7] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [7]),
        .Q(\csr_reg[dpc] [7]));
  FDCE \csr_reg[dpc][8] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [8]),
        .Q(\csr_reg[dpc] [8]));
  FDCE \csr_reg[dpc][9] 
       (.C(clk),
        .CE(\csr_reg[dpc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [9]),
        .Q(\csr_reg[dpc] [9]));
  FDCE \csr_reg[dscratch0][0] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][0]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [0]));
  FDCE \csr_reg[dscratch0][10] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [10]));
  FDCE \csr_reg[dscratch0][11] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [11]));
  FDCE \csr_reg[dscratch0][12] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [12]));
  FDCE \csr_reg[dscratch0][13] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [13]));
  FDCE \csr_reg[dscratch0][14] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [14]));
  FDCE \csr_reg[dscratch0][15] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [15]));
  FDCE \csr_reg[dscratch0][16] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [16]));
  FDCE \csr_reg[dscratch0][17] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [17]));
  FDCE \csr_reg[dscratch0][18] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [18]));
  FDCE \csr_reg[dscratch0][19] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [19]));
  FDCE \csr_reg[dscratch0][1] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][1]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [1]));
  FDCE \csr_reg[dscratch0][20] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [20]));
  FDCE \csr_reg[dscratch0][21] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [21]));
  FDCE \csr_reg[dscratch0][22] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [22]));
  FDCE \csr_reg[dscratch0][23] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [23]));
  FDCE \csr_reg[dscratch0][24] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [24]));
  FDCE \csr_reg[dscratch0][25] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [25]));
  FDCE \csr_reg[dscratch0][26] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [26]));
  FDCE \csr_reg[dscratch0][27] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [27]));
  FDCE \csr_reg[dscratch0][28] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [28]));
  FDCE \csr_reg[dscratch0][29] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [29]));
  FDCE \csr_reg[dscratch0][2] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][2]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [2]));
  FDCE \csr_reg[dscratch0][30] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [30]));
  FDCE \csr_reg[dscratch0][31] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[dscratch0] [31]));
  FDCE \csr_reg[dscratch0][3] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[dscratch0] [3]));
  FDCE \csr_reg[dscratch0][4] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][4]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [4]));
  FDCE \csr_reg[dscratch0][5] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][5]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [5]));
  FDCE \csr_reg[dscratch0][6] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][6]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [6]));
  FDCE \csr_reg[dscratch0][7] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [7]));
  FDCE \csr_reg[dscratch0][8] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [8]));
  FDCE \csr_reg[dscratch0][9] 
       (.C(clk),
        .CE(\csr[dscratch0][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[dscratch0] [9]));
  FDCE \csr_reg[mcause][0] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][0]_i_1_n_0 ),
        .Q(data5[0]));
  FDCE \csr_reg[mcause][1] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][1]_i_1_n_0 ),
        .Q(data5[1]));
  FDCE \csr_reg[mcause][2] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][2]_i_1_n_0 ),
        .Q(data5[2]));
  FDCE \csr_reg[mcause][3] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][3]_i_1_n_0 ),
        .Q(data5[3]));
  FDCE \csr_reg[mcause][4] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][4]_i_1_n_0 ),
        .Q(data5[4]));
  FDCE \csr_reg[mcause][5] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][5]_i_2_n_0 ),
        .Q(data5[31]));
  FDCE \csr_reg[mepc][10] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [10]),
        .Q(p_2_in__0[10]));
  FDCE \csr_reg[mepc][11] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [11]),
        .Q(p_2_in__0[11]));
  FDCE \csr_reg[mepc][12] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [12]),
        .Q(p_2_in__0[12]));
  FDCE \csr_reg[mepc][13] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [13]),
        .Q(p_2_in__0[13]));
  FDCE \csr_reg[mepc][14] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [14]),
        .Q(p_2_in__0[14]));
  FDCE \csr_reg[mepc][15] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [15]),
        .Q(p_2_in__0[15]));
  FDCE \csr_reg[mepc][16] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [16]),
        .Q(p_2_in__0[16]));
  FDCE \csr_reg[mepc][17] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [17]),
        .Q(p_2_in__0[17]));
  FDCE \csr_reg[mepc][18] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [18]),
        .Q(p_2_in__0[18]));
  FDCE \csr_reg[mepc][19] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [19]),
        .Q(p_2_in__0[19]));
  FDCE \csr_reg[mepc][1] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [1]),
        .Q(p_2_in__0[1]));
  FDCE \csr_reg[mepc][20] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [20]),
        .Q(p_2_in__0[20]));
  FDCE \csr_reg[mepc][21] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [21]),
        .Q(p_2_in__0[21]));
  FDCE \csr_reg[mepc][22] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [22]),
        .Q(p_2_in__0[22]));
  FDCE \csr_reg[mepc][23] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [23]),
        .Q(p_2_in__0[23]));
  FDCE \csr_reg[mepc][24] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [24]),
        .Q(p_2_in__0[24]));
  FDCE \csr_reg[mepc][25] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [25]),
        .Q(p_2_in__0[25]));
  FDCE \csr_reg[mepc][26] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [26]),
        .Q(p_2_in__0[26]));
  FDCE \csr_reg[mepc][27] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [27]),
        .Q(p_2_in__0[27]));
  FDCE \csr_reg[mepc][28] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [28]),
        .Q(p_2_in__0[28]));
  FDCE \csr_reg[mepc][29] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [29]),
        .Q(p_2_in__0[29]));
  FDCE \csr_reg[mepc][2] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [2]),
        .Q(p_2_in__0[2]));
  FDCE \csr_reg[mepc][30] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [30]),
        .Q(p_2_in__0[30]));
  FDCE \csr_reg[mepc][31] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [31]),
        .Q(p_2_in__0[31]));
  FDCE \csr_reg[mepc][3] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [3]),
        .Q(p_2_in__0[3]));
  FDCE \csr_reg[mepc][4] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [4]),
        .Q(p_2_in__0[4]));
  FDCE \csr_reg[mepc][5] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [5]),
        .Q(p_2_in__0[5]));
  FDCE \csr_reg[mepc][6] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [6]),
        .Q(p_2_in__0[6]));
  FDCE \csr_reg[mepc][7] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [7]),
        .Q(p_2_in__0[7]));
  FDCE \csr_reg[mepc][8] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [8]),
        .Q(p_2_in__0[8]));
  FDCE \csr_reg[mepc][9] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[dpc] [9]),
        .Q(p_2_in__0[9]));
  FDCE \csr_reg[mie_firq][0] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][0] ));
  FDCE \csr_reg[mie_firq][10] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(p_37_in));
  FDCE \csr_reg[mie_firq][11] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .Q(p_40_in));
  FDCE \csr_reg[mie_firq][12] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .Q(p_43_in));
  FDCE \csr_reg[mie_firq][13] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(p_46_in));
  FDCE \csr_reg[mie_firq][14] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(p_49_in));
  FDCE \csr_reg[mie_firq][15] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][15] ));
  FDCE \csr_reg[mie_firq][1] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(p_10_in51_in));
  FDCE \csr_reg[mie_firq][2] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(p_13_in55_in));
  FDCE \csr_reg[mie_firq][3] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .Q(p_16_in60_in));
  FDCE \csr_reg[mie_firq][4] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(p_19_in64_in));
  FDCE \csr_reg[mie_firq][5] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(p_22_in));
  FDCE \csr_reg[mie_firq][6] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(p_25_in70_in));
  FDCE \csr_reg[mie_firq][7] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .Q(p_28_in));
  FDCE \csr_reg[mie_firq][8] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .Q(p_31_in));
  FDCE \csr_reg[mie_firq][9] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(p_34_in));
  FDCE \csr_reg[mie_mei] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[mie_mei]__0 ));
  FDCE \csr_reg[mie_msi] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[mie_msi]__0 ));
  FDCE \csr_reg[mie_mti] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[mie_mti]__0 ));
  FDCE \csr_reg[mscratch][0] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][0]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [0]));
  FDPE \csr_reg[mscratch][10] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [10]));
  FDCE \csr_reg[mscratch][11] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [11]));
  FDCE \csr_reg[mscratch][12] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [12]));
  FDCE \csr_reg[mscratch][13] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [13]));
  FDCE \csr_reg[mscratch][14] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [14]));
  FDCE \csr_reg[mscratch][15] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [15]));
  FDCE \csr_reg[mscratch][16] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [16]));
  FDCE \csr_reg[mscratch][17] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [17]));
  FDCE \csr_reg[mscratch][18] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [18]));
  FDPE \csr_reg[mscratch][19] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [19]));
  FDCE \csr_reg[mscratch][1] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][1]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [1]));
  FDCE \csr_reg[mscratch][20] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [20]));
  FDCE \csr_reg[mscratch][21] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [21]));
  FDCE \csr_reg[mscratch][22] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [22]));
  FDPE \csr_reg[mscratch][23] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [23]));
  FDPE \csr_reg[mscratch][24] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [24]));
  FDCE \csr_reg[mscratch][25] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [25]));
  FDCE \csr_reg[mscratch][26] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [26]));
  FDPE \csr_reg[mscratch][27] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [27]));
  FDPE \csr_reg[mscratch][28] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [28]));
  FDCE \csr_reg[mscratch][29] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [29]));
  FDPE \csr_reg[mscratch][2] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[tdata2][2]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [2]));
  FDCE \csr_reg[mscratch][30] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [30]));
  FDCE \csr_reg[mscratch][31] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[mscratch] [31]));
  FDCE \csr_reg[mscratch][3] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[mscratch] [3]));
  FDCE \csr_reg[mscratch][4] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][4]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [4]));
  FDCE \csr_reg[mscratch][5] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][5]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [5]));
  FDCE \csr_reg[mscratch][6] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][6]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [6]));
  FDCE \csr_reg[mscratch][7] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [7]));
  FDPE \csr_reg[mscratch][8] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [8]));
  FDPE \csr_reg[mscratch][9] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [9]));
  FDCE \csr_reg[mstatus_mie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mie]__0 ));
  FDCE \csr_reg[mstatus_mpie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mpie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mpie]__0 ));
  FDCE \csr_reg[mtinst][0] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][0]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [0]));
  FDCE \csr_reg[mtinst][10] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][10]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [10]));
  FDCE \csr_reg[mtinst][11] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][11]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [11]));
  FDCE \csr_reg[mtinst][12] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][12]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [12]));
  FDCE \csr_reg[mtinst][13] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][13]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [13]));
  FDCE \csr_reg[mtinst][14] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][14]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [14]));
  FDCE \csr_reg[mtinst][15] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][15]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [15]));
  FDCE \csr_reg[mtinst][16] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][16]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [16]));
  FDCE \csr_reg[mtinst][17] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][17]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [17]));
  FDCE \csr_reg[mtinst][18] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][18]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [18]));
  FDCE \csr_reg[mtinst][19] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][19]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [19]));
  FDCE \csr_reg[mtinst][1] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][1]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [1]));
  FDCE \csr_reg[mtinst][20] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][20]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [20]));
  FDCE \csr_reg[mtinst][21] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][21]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [21]));
  FDCE \csr_reg[mtinst][22] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][22]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [22]));
  FDCE \csr_reg[mtinst][23] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][23]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [23]));
  FDCE \csr_reg[mtinst][24] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][24]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [24]));
  FDCE \csr_reg[mtinst][25] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][25]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [25]));
  FDCE \csr_reg[mtinst][26] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][26]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [26]));
  FDCE \csr_reg[mtinst][27] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][27]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [27]));
  FDCE \csr_reg[mtinst][28] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][28]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [28]));
  FDCE \csr_reg[mtinst][29] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][29]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [29]));
  FDCE \csr_reg[mtinst][2] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][2]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [2]));
  FDCE \csr_reg[mtinst][30] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][30]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [30]));
  FDCE \csr_reg[mtinst][31] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][31]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [31]));
  FDCE \csr_reg[mtinst][3] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][3]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [3]));
  FDCE \csr_reg[mtinst][4] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][4]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [4]));
  FDCE \csr_reg[mtinst][5] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][5]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [5]));
  FDCE \csr_reg[mtinst][6] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][6]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [6]));
  FDCE \csr_reg[mtinst][7] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][7]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [7]));
  FDCE \csr_reg[mtinst][8] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][8]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [8]));
  FDCE \csr_reg[mtinst][9] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][9]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [9]));
  FDCE \csr_reg[mtval][0] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][0]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [0]));
  FDCE \csr_reg[mtval][10] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][10]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [10]));
  FDCE \csr_reg[mtval][11] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][11]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [11]));
  FDCE \csr_reg[mtval][12] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][12]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [12]));
  FDCE \csr_reg[mtval][13] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][13]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [13]));
  FDCE \csr_reg[mtval][14] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][14]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [14]));
  FDCE \csr_reg[mtval][15] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][15]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [15]));
  FDCE \csr_reg[mtval][16] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][16]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [16]));
  FDCE \csr_reg[mtval][17] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][17]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [17]));
  FDCE \csr_reg[mtval][18] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][18]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [18]));
  FDCE \csr_reg[mtval][19] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][19]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [19]));
  FDCE \csr_reg[mtval][1] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][1]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [1]));
  FDCE \csr_reg[mtval][20] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][20]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [20]));
  FDCE \csr_reg[mtval][21] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][21]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [21]));
  FDCE \csr_reg[mtval][22] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][22]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [22]));
  FDCE \csr_reg[mtval][23] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][23]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [23]));
  FDCE \csr_reg[mtval][24] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][24]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [24]));
  FDCE \csr_reg[mtval][25] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][25]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [25]));
  FDCE \csr_reg[mtval][26] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][26]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [26]));
  FDCE \csr_reg[mtval][27] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][27]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [27]));
  FDCE \csr_reg[mtval][28] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][28]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [28]));
  FDCE \csr_reg[mtval][29] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][29]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [29]));
  FDCE \csr_reg[mtval][2] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][2]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [2]));
  FDCE \csr_reg[mtval][30] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][30]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [30]));
  FDCE \csr_reg[mtval][31] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][31]_i_2_n_0 ),
        .Q(\csr_reg[mtval] [31]));
  FDCE \csr_reg[mtval][3] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][3]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [3]));
  FDCE \csr_reg[mtval][4] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][4]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [4]));
  FDCE \csr_reg[mtval][5] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][5]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [5]));
  FDCE \csr_reg[mtval][6] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][6]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [6]));
  FDCE \csr_reg[mtval][7] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][7]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [7]));
  FDCE \csr_reg[mtval][8] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][8]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [8]));
  FDCE \csr_reg[mtval][9] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][9]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [9]));
  FDCE \csr_reg[mtvec][0] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][0]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][0] ));
  FDCE \csr_reg[mtvec][10] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][10] ));
  FDCE \csr_reg[mtvec][11] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][11] ));
  FDCE \csr_reg[mtvec][12] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][12] ));
  FDCE \csr_reg[mtvec][13] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][13] ));
  FDCE \csr_reg[mtvec][14] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][14] ));
  FDCE \csr_reg[mtvec][15] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][15] ));
  FDCE \csr_reg[mtvec][16] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][16] ));
  FDCE \csr_reg[mtvec][17] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][17] ));
  FDCE \csr_reg[mtvec][18] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][18] ));
  FDCE \csr_reg[mtvec][19] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][19] ));
  FDCE \csr_reg[mtvec][20] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][20] ));
  FDCE \csr_reg[mtvec][21] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][21] ));
  FDCE \csr_reg[mtvec][22] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][22] ));
  FDCE \csr_reg[mtvec][23] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][23] ));
  FDCE \csr_reg[mtvec][24] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][24] ));
  FDCE \csr_reg[mtvec][25] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][25] ));
  FDCE \csr_reg[mtvec][26] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][26] ));
  FDCE \csr_reg[mtvec][27] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][27] ));
  FDCE \csr_reg[mtvec][28] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][28] ));
  FDCE \csr_reg[mtvec][29] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][29] ));
  FDCE \csr_reg[mtvec][2] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][2]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][2] ));
  FDCE \csr_reg[mtvec][30] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][30] ));
  FDCE \csr_reg[mtvec][31] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][31] ));
  FDCE \csr_reg[mtvec][3] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][3]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][3] ));
  FDCE \csr_reg[mtvec][4] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][4]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][4] ));
  FDCE \csr_reg[mtvec][5] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][5]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][5] ));
  FDCE \csr_reg[mtvec][6] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][6]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][6] ));
  FDCE \csr_reg[mtvec][7] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][7] ));
  FDCE \csr_reg[mtvec][8] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][8] ));
  FDCE \csr_reg[mtvec][9] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][9] ));
  FDCE \csr_reg[rdata][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][0]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [0]));
  FDCE \csr_reg[rdata][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][10]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [10]));
  FDCE \csr_reg[rdata][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][11]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [11]));
  MUXF7 \csr_reg[rdata][11]_i_2 
       (.I0(\csr[rdata][11]_i_6_n_0 ),
        .I1(\csr[rdata][11]_i_7_n_0 ),
        .O(\csr_reg[rdata][11]_i_2_n_0 ),
        .S(\csr[rdata][29]_i_4_n_0 ));
  FDCE \csr_reg[rdata][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][12]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [12]));
  FDCE \csr_reg[rdata][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][13]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [13]));
  FDCE \csr_reg[rdata][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][14]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [14]));
  FDCE \csr_reg[rdata][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][15]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [15]));
  FDCE \csr_reg[rdata][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][16]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [16]));
  FDCE \csr_reg[rdata][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][17]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [17]));
  FDCE \csr_reg[rdata][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][18]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [18]));
  FDCE \csr_reg[rdata][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][19]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [19]));
  FDCE \csr_reg[rdata][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][1]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [1]));
  FDCE \csr_reg[rdata][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][20]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [20]));
  FDCE \csr_reg[rdata][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][21]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [21]));
  FDCE \csr_reg[rdata][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][22]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [22]));
  FDCE \csr_reg[rdata][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][23]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [23]));
  FDCE \csr_reg[rdata][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][24]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [24]));
  FDCE \csr_reg[rdata][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][25]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [25]));
  FDCE \csr_reg[rdata][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][26]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [26]));
  FDCE \csr_reg[rdata][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][27]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [27]));
  FDCE \csr_reg[rdata][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][28]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [28]));
  FDCE \csr_reg[rdata][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][29]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [29]));
  FDCE \csr_reg[rdata][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][2]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [2]));
  MUXF7 \csr_reg[rdata][2]_i_3 
       (.I0(\csr[rdata][2]_i_4_n_0 ),
        .I1(\csr[rdata][2]_i_5_n_0 ),
        .O(\csr_reg[rdata][2]_i_3_n_0 ),
        .S(\csr[rdata][29]_i_4_n_0 ));
  FDCE \csr_reg[rdata][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][30]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [30]));
  FDCE \csr_reg[rdata][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][31]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [31]));
  FDCE \csr_reg[rdata][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][3]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [3]));
  FDCE \csr_reg[rdata][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][4]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [4]));
  FDCE \csr_reg[rdata][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][5]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [5]));
  FDCE \csr_reg[rdata][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][6]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [6]));
  FDCE \csr_reg[rdata][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][7]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [7]));
  FDCE \csr_reg[rdata][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][8]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [8]));
  FDCE \csr_reg[rdata][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][9]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [9]));
  FDCE \csr_reg[re] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[re_nxt] ),
        .Q(\csr_reg[re]__0 ));
  FDCE \csr_reg[tdata1_action] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[tdata1_action]_i_1_n_0 ),
        .Q(\csr[tdata1_rd] [12]));
  FDCE \csr_reg[tdata1_dmode] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[tdata1_dmode]_i_1_n_0 ),
        .Q(\csr[tdata1_rd] [27]));
  FDCE \csr_reg[tdata1_execute] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[tdata1_execute]_i_1_n_0 ),
        .Q(\csr[tdata1_rd] [2]));
  FDCE \csr_reg[tdata2][10] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [10]));
  FDCE \csr_reg[tdata2][11] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][11]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [11]));
  FDCE \csr_reg[tdata2][12] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [12]));
  FDCE \csr_reg[tdata2][13] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [13]));
  FDCE \csr_reg[tdata2][14] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [14]));
  FDCE \csr_reg[tdata2][15] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [15]));
  FDCE \csr_reg[tdata2][16] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][16]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [16]));
  FDCE \csr_reg[tdata2][17] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][17]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [17]));
  FDCE \csr_reg[tdata2][18] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][18]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [18]));
  FDCE \csr_reg[tdata2][19] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][19]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [19]));
  FDCE \csr_reg[tdata2][1] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][1]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [1]));
  FDCE \csr_reg[tdata2][20] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][20]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [20]));
  FDCE \csr_reg[tdata2][21] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][21]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [21]));
  FDCE \csr_reg[tdata2][22] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][22]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [22]));
  FDCE \csr_reg[tdata2][23] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][23]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [23]));
  FDCE \csr_reg[tdata2][24] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][24]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [24]));
  FDCE \csr_reg[tdata2][25] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][25]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [25]));
  FDCE \csr_reg[tdata2][26] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][26]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [26]));
  FDCE \csr_reg[tdata2][27] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][27]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [27]));
  FDCE \csr_reg[tdata2][28] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][28]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [28]));
  FDCE \csr_reg[tdata2][29] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][29]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [29]));
  FDCE \csr_reg[tdata2][2] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][2]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [2]));
  FDCE \csr_reg[tdata2][30] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][30]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [30]));
  FDCE \csr_reg[tdata2][31] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][31]_i_2_n_0 ),
        .Q(\csr_reg[tdata2] [31]));
  FDCE \csr_reg[tdata2][3] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[tdata2] [3]));
  FDCE \csr_reg[tdata2][4] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][4]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [4]));
  FDCE \csr_reg[tdata2][5] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][5]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [5]));
  FDCE \csr_reg[tdata2][6] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[tdata2][6]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [6]));
  FDCE \csr_reg[tdata2][7] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][7]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [7]));
  FDCE \csr_reg[tdata2][8] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [8]));
  FDCE \csr_reg[tdata2][9] 
       (.C(clk),
        .CE(\csr[tdata2][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[tdata2] [9]));
  FDCE \csr_reg[we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr_reg[we]0 ),
        .Q(\csr_reg[we_n_0_] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \ctrl[alu_cp_trig][0]_i_1 
       (.I0(\ctrl[alu_cp_trig][0]_i_2_n_0 ),
        .I1(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\ctrl[alu_cp_trig][0]_i_3_n_0 ),
        .O(\ctrl_nxt[alu_cp_trig] [0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4104)) 
    \ctrl[alu_cp_trig][0]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[alu_cp_trig][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFEFEFFFFFFFFF)) 
    \ctrl[alu_cp_trig][0]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .I5(\csr[re]_i_2_n_0 ),
        .O(\ctrl[alu_cp_trig][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008880000)) 
    \ctrl[alu_cp_trig][1]_i_1 
       (.I0(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .I1(\csr[re]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I5(\execute_engine_reg[ir_n_0_][3] ),
        .O(\ctrl_nxt[alu_cp_trig] [1]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ctrl[alu_cp_trig][1]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(\ctrl[alu_cp_trig][1]_i_4_n_0 ),
        .I5(\ctrl[alu_cp_trig][1]_i_5_n_0 ),
        .O(\ctrl[alu_cp_trig][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[alu_cp_trig][1]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[alu_cp_trig][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[alu_cp_trig][1]_i_4 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .O(\ctrl[alu_cp_trig][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ctrl[alu_cp_trig][1]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .O(\ctrl[alu_cp_trig][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00008AAAAAAA8AAA)) 
    \ctrl[alu_op][0]_i_1 
       (.I0(\ctrl[alu_op][2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl_nxt[alu_op] [0]));
  LUT5 #(
    .INIT(32'hBBBAAAAA)) 
    \ctrl[alu_op][1]_i_1 
       (.I0(\monitor[cnt][9]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\ctrl[alu_op][2]_i_2_n_0 ),
        .O(\ctrl_nxt[alu_op] [1]));
  LUT6 #(
    .INIT(64'hFFF200F200000000)) 
    \ctrl[alu_op][2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\ctrl[alu_op][2]_i_2_n_0 ),
        .O(\ctrl_nxt[alu_op] [2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \ctrl[alu_op][2]_i_2 
       (.I0(\csr[re]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[alu_op][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00108008)) 
    \ctrl[alu_opa_mux]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl_nxt[alu_opa_mux] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h404044A7)) 
    \ctrl[alu_opb_mux]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .O(\ctrl_nxt[alu_opb_mux] ));
  LUT6 #(
    .INIT(64'h00000000A2222222)) 
    \ctrl[alu_sub]_i_1 
       (.I0(\ctrl[alu_op][2]_i_2_n_0 ),
        .I1(\ctrl[alu_sub]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\ctrl[alu_sub]_i_3_n_0 ),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl_nxt[alu_sub] ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ctrl[alu_sub]_i_2 
       (.I0(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I1(Q[1]),
        .O(\ctrl[alu_sub]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ctrl[alu_sub]_i_3 
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .O(\ctrl[alu_sub]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ctrl[alu_unsigned]_i_1 
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(Q[1]),
        .O(\ctrl_nxt[alu_unsigned] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \ctrl[lsu_req]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\ctrl_nxt[lsu_req] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \ctrl[rf_wb_en]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [0]),
        .O(\ctrl[rf_wb_en]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \ctrl[rf_wb_en]_i_4 
       (.I0(\ctrl[rf_wb_en]_i_5_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_21_n_0 ),
        .I2(\ctrl[rf_wb_en]_i_6_n_0 ),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\FSM_sequential_execute_engine[state][2]_i_4_n_0 ),
        .O(\ctrl[rf_wb_en]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFDDCFCCCCDDCCCC)) 
    \ctrl[rf_wb_en]_i_5 
       (.I0(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\ctrl[rf_wb_en]_i_7_n_0 ),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[rf_wb_en]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ctrl[rf_wb_en]_i_6 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[rf_wb_en]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \ctrl[rf_wb_en]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .O(\ctrl[rf_wb_en]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ctrl[rf_zero_we]_i_1 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .O(\ctrl_nxt[rf_zero_we] ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[11]),
        .O(\ctrl[rs2_abs][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[10]),
        .O(\ctrl[rs2_abs][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[9]),
        .O(\ctrl[rs2_abs][11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[8]),
        .O(\ctrl[rs2_abs][11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[15]),
        .O(\ctrl[rs2_abs][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[14]),
        .O(\ctrl[rs2_abs][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[13]),
        .O(\ctrl[rs2_abs][15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[12]),
        .O(\ctrl[rs2_abs][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[19]),
        .O(\ctrl[rs2_abs][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[18]),
        .O(\ctrl[rs2_abs][19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[17]),
        .O(\ctrl[rs2_abs][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[16]),
        .O(\ctrl[rs2_abs][19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[23]),
        .O(\ctrl[rs2_abs][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[22]),
        .O(\ctrl[rs2_abs][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[21]),
        .O(\ctrl[rs2_abs][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[20]),
        .O(\ctrl[rs2_abs][23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[27]),
        .O(\ctrl[rs2_abs][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[26]),
        .O(\ctrl[rs2_abs][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[25]),
        .O(\ctrl[rs2_abs][27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[24]),
        .O(\ctrl[rs2_abs][27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAD00)) 
    \ctrl[rs2_abs][31]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(DOBDO[31]),
        .O(\ctrl[rs2_abs][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[30]),
        .O(\ctrl[rs2_abs][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[29]),
        .O(\ctrl[rs2_abs][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_6 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[28]),
        .O(\ctrl[rs2_abs][31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0288)) 
    \ctrl[rs2_abs][3]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[3]),
        .O(\ctrl[rs2_abs][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[2]),
        .O(\ctrl[rs2_abs][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[1]),
        .O(\ctrl[rs2_abs][3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[7]),
        .O(\ctrl[rs2_abs][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[6]),
        .O(\ctrl[rs2_abs][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[5]),
        .O(\ctrl[rs2_abs][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[4]),
        .O(\ctrl[rs2_abs][7]_i_5_n_0 ));
  FDCE \ctrl_reg[alu_cp_trig][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_trig] [0]),
        .Q(\ctrl_reg[alu_cp_trig][1]_0 [0]));
  FDCE \ctrl_reg[alu_cp_trig][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_trig] [1]),
        .Q(\ctrl_reg[alu_cp_trig][1]_0 [1]));
  FDCE \ctrl_reg[alu_op][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [0]),
        .Q(\ctrl_reg[alu_op][2]_0 [0]));
  FDCE \ctrl_reg[alu_op][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [1]),
        .Q(\ctrl_reg[alu_op][2]_0 [1]));
  FDCE \ctrl_reg[alu_op][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [2]),
        .Q(\ctrl_reg[alu_op][2]_0 [2]));
  FDCE \ctrl_reg[alu_opa_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opa_mux] ),
        .Q(\ctrl[alu_opa_mux] ));
  FDCE \ctrl_reg[alu_opb_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opb_mux] ),
        .Q(\ctrl[alu_opb_mux] ));
  FDCE \ctrl_reg[alu_sub] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_sub] ),
        .Q(\ctrl[alu_sub] ));
  FDCE \ctrl_reg[alu_unsigned] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_unsigned] ),
        .Q(\ctrl[alu_unsigned] ));
  FDCE \ctrl_reg[lsu_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[lsu_req] ),
        .Q(\ctrl[lsu_req] ));
  FDCE \ctrl_reg[lsu_rw] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[ir_n_0_][5] ),
        .Q(\ctrl[lsu_rw] ));
  FDCE \ctrl_reg[rf_wb_en] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_wb_en] ),
        .Q(\ctrl_reg[rf_wb_en]__0 ));
  FDCE \ctrl_reg[rf_zero_we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_zero_we] ),
        .Q(\ctrl[rf_zero_we] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][11]_i_1 
       (.CI(\ctrl_reg[rs2_abs][7]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][11]_i_1_n_0 ,\ctrl_reg[rs2_abs][11]_i_1_n_1 ,\ctrl_reg[rs2_abs][11]_i_1_n_2 ,\ctrl_reg[rs2_abs][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [11:8]),
        .S({\ctrl[rs2_abs][11]_i_2_n_0 ,\ctrl[rs2_abs][11]_i_3_n_0 ,\ctrl[rs2_abs][11]_i_4_n_0 ,\ctrl[rs2_abs][11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][15]_i_1 
       (.CI(\ctrl_reg[rs2_abs][11]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][15]_i_1_n_0 ,\ctrl_reg[rs2_abs][15]_i_1_n_1 ,\ctrl_reg[rs2_abs][15]_i_1_n_2 ,\ctrl_reg[rs2_abs][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [15:12]),
        .S({\ctrl[rs2_abs][15]_i_2_n_0 ,\ctrl[rs2_abs][15]_i_3_n_0 ,\ctrl[rs2_abs][15]_i_4_n_0 ,\ctrl[rs2_abs][15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][19]_i_1 
       (.CI(\ctrl_reg[rs2_abs][15]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][19]_i_1_n_0 ,\ctrl_reg[rs2_abs][19]_i_1_n_1 ,\ctrl_reg[rs2_abs][19]_i_1_n_2 ,\ctrl_reg[rs2_abs][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [19:16]),
        .S({\ctrl[rs2_abs][19]_i_2_n_0 ,\ctrl[rs2_abs][19]_i_3_n_0 ,\ctrl[rs2_abs][19]_i_4_n_0 ,\ctrl[rs2_abs][19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][23]_i_1 
       (.CI(\ctrl_reg[rs2_abs][19]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][23]_i_1_n_0 ,\ctrl_reg[rs2_abs][23]_i_1_n_1 ,\ctrl_reg[rs2_abs][23]_i_1_n_2 ,\ctrl_reg[rs2_abs][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [23:20]),
        .S({\ctrl[rs2_abs][23]_i_2_n_0 ,\ctrl[rs2_abs][23]_i_3_n_0 ,\ctrl[rs2_abs][23]_i_4_n_0 ,\ctrl[rs2_abs][23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][27]_i_1 
       (.CI(\ctrl_reg[rs2_abs][23]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][27]_i_1_n_0 ,\ctrl_reg[rs2_abs][27]_i_1_n_1 ,\ctrl_reg[rs2_abs][27]_i_1_n_2 ,\ctrl_reg[rs2_abs][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [27:24]),
        .S({\ctrl[rs2_abs][27]_i_2_n_0 ,\ctrl[rs2_abs][27]_i_3_n_0 ,\ctrl[rs2_abs][27]_i_4_n_0 ,\ctrl[rs2_abs][27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][31]_i_2 
       (.CI(\ctrl_reg[rs2_abs][27]_i_1_n_0 ),
        .CO({\NLW_ctrl_reg[rs2_abs][31]_i_2_CO_UNCONNECTED [3],\ctrl_reg[rs2_abs][31]_i_2_n_1 ,\ctrl_reg[rs2_abs][31]_i_2_n_2 ,\ctrl_reg[rs2_abs][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [31:28]),
        .S({\ctrl[rs2_abs][31]_i_3_n_0 ,\ctrl[rs2_abs][31]_i_4_n_0 ,\ctrl[rs2_abs][31]_i_5_n_0 ,\ctrl[rs2_abs][31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][3]_i_1 
       (.CI(1'b0),
        .CO({\ctrl_reg[rs2_abs][3]_i_1_n_0 ,\ctrl_reg[rs2_abs][3]_i_1_n_1 ,\ctrl_reg[rs2_abs][3]_i_1_n_2 ,\ctrl_reg[rs2_abs][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 }),
        .O(\execute_engine_reg[ir][12]_3 [3:0]),
        .S({\ctrl[rs2_abs][3]_i_3_n_0 ,\ctrl[rs2_abs][3]_i_4_n_0 ,\ctrl[rs2_abs][3]_i_5_n_0 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][7]_i_1 
       (.CI(\ctrl_reg[rs2_abs][3]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][7]_i_1_n_0 ,\ctrl_reg[rs2_abs][7]_i_1_n_1 ,\ctrl_reg[rs2_abs][7]_i_1_n_2 ,\ctrl_reg[rs2_abs][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [7:4]),
        .S({\ctrl[rs2_abs][7]_i_2_n_0 ,\ctrl[rs2_abs][7]_i_3_n_0 ,\ctrl[rs2_abs][7]_i_4_n_0 ,\ctrl[rs2_abs][7]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hF0F000F0F8F0F0F0)) 
    \debug_mode_enable.debug_ctrl[running]_i_1 
       (.I0(p_0_in23_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(cpu_debug),
        .I3(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\debug_mode_enable.debug_ctrl[running]_i_1_n_0 ));
  FDCE \debug_mode_enable.debug_ctrl_reg[running] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\debug_mode_enable.debug_ctrl[running]_i_1_n_0 ),
        .Q(cpu_debug));
  LUT4 #(
    .INIT(16'hBF80)) 
    \divider_core_serial.div[quotient][0]_i_1 
       (.I0(DOADO[0]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I3(CO),
        .O(\register_file_fpga.reg_file_reg [0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [9]),
        .O(\register_file_fpga.reg_file_reg [10]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [10]),
        .O(\register_file_fpga.reg_file_reg [11]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [11]),
        .O(\register_file_fpga.reg_file_reg [12]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [12]),
        .O(\register_file_fpga.reg_file_reg [13]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [13]),
        .O(\register_file_fpga.reg_file_reg [14]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [14]),
        .O(\register_file_fpga.reg_file_reg [15]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [15]),
        .O(\register_file_fpga.reg_file_reg [16]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [16]),
        .O(\register_file_fpga.reg_file_reg [17]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [17]),
        .O(\register_file_fpga.reg_file_reg [18]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [18]),
        .O(\register_file_fpga.reg_file_reg [19]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [0]),
        .O(\register_file_fpga.reg_file_reg [1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [19]),
        .O(\register_file_fpga.reg_file_reg [20]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [20]),
        .O(\register_file_fpga.reg_file_reg [21]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [21]),
        .O(\register_file_fpga.reg_file_reg [22]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [22]),
        .O(\register_file_fpga.reg_file_reg [23]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [23]),
        .O(\register_file_fpga.reg_file_reg [24]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [24]),
        .O(\register_file_fpga.reg_file_reg [25]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [25]),
        .O(\register_file_fpga.reg_file_reg [26]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [26]),
        .O(\register_file_fpga.reg_file_reg [27]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [27]),
        .O(\register_file_fpga.reg_file_reg [28]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [28]),
        .O(\register_file_fpga.reg_file_reg [29]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [1]),
        .O(\register_file_fpga.reg_file_reg [2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [29]),
        .O(\register_file_fpga.reg_file_reg [30]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][31]_i_2 
       (.I0(DOADO[31]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [30]),
        .O(\register_file_fpga.reg_file_reg [31]));
  LUT4 #(
    .INIT(16'hE1FF)) 
    \divider_core_serial.div[quotient][31]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(DOADO[31]),
        .O(\divider_core_serial.div[quotient][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [2]),
        .O(\register_file_fpga.reg_file_reg [3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [3]),
        .O(\register_file_fpga.reg_file_reg [4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [4]),
        .O(\register_file_fpga.reg_file_reg [5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [1]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [5]),
        .O(\register_file_fpga.reg_file_reg [6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [2]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [6]),
        .O(\register_file_fpga.reg_file_reg [7]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [3]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [7]),
        .O(\register_file_fpga.reg_file_reg [8]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [0]),
        .I3(Q[2]),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [8]),
        .O(\register_file_fpga.reg_file_reg [9]));
  LUT4 #(
    .INIT(16'h4000)) 
    \execute_engine[link_pc][31]_i_1 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\execute_engine[link_pc] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][10]_i_2 
       (.I0(alu_add[10]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [10]),
        .I3(cpu_debug),
        .I4(p_2_in__0[10]),
        .O(\execute_engine[next_pc][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][10]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][10] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[10]),
        .O(\execute_engine[next_pc][10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][11]_i_2 
       (.I0(alu_add[11]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [11]),
        .I3(cpu_debug),
        .I4(p_2_in__0[11]),
        .O(\execute_engine[next_pc][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][11]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][11] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[11]),
        .O(\execute_engine[next_pc][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][12]_i_2 
       (.I0(alu_add[12]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [12]),
        .I3(cpu_debug),
        .I4(p_2_in__0[12]),
        .O(\execute_engine[next_pc][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][12]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][12] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[12]),
        .O(\execute_engine[next_pc][12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][13]_i_2 
       (.I0(alu_add[13]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [13]),
        .I3(cpu_debug),
        .I4(p_2_in__0[13]),
        .O(\execute_engine[next_pc][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][13]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][13] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[13]),
        .O(\execute_engine[next_pc][13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][14]_i_2 
       (.I0(alu_add[14]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [14]),
        .I3(cpu_debug),
        .I4(p_2_in__0[14]),
        .O(\execute_engine[next_pc][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][14]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][14] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[14]),
        .O(\execute_engine[next_pc][14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][15]_i_2 
       (.I0(alu_add[15]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [15]),
        .I3(cpu_debug),
        .I4(p_2_in__0[15]),
        .O(\execute_engine[next_pc][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][15]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][15] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[15]),
        .O(\execute_engine[next_pc][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][16]_i_2 
       (.I0(alu_add[16]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [16]),
        .I3(cpu_debug),
        .I4(p_2_in__0[16]),
        .O(\execute_engine[next_pc][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][16]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][16] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[16]),
        .O(\execute_engine[next_pc][16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][17]_i_2 
       (.I0(alu_add[17]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [17]),
        .I3(cpu_debug),
        .I4(p_2_in__0[17]),
        .O(\execute_engine[next_pc][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][17]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][17] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[17]),
        .O(\execute_engine[next_pc][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][18]_i_2 
       (.I0(alu_add[18]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [18]),
        .I3(cpu_debug),
        .I4(p_2_in__0[18]),
        .O(\execute_engine[next_pc][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][18]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][18] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[18]),
        .O(\execute_engine[next_pc][18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][19]_i_2 
       (.I0(alu_add[19]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [19]),
        .I3(cpu_debug),
        .I4(p_2_in__0[19]),
        .O(\execute_engine[next_pc][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][19]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][19] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[19]),
        .O(\execute_engine[next_pc][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB3BF333C808C000)) 
    \execute_engine[next_pc][1]_i_1 
       (.I0(in37[1]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine[next_pc][1]_i_2_n_0 ),
        .O(\execute_engine[next_pc][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[next_pc][1]_i_2 
       (.I0(\csr_reg[dpc] [1]),
        .I1(cpu_debug),
        .I2(p_2_in__0[1]),
        .O(\execute_engine[next_pc][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][20]_i_2 
       (.I0(alu_add[20]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [20]),
        .I3(cpu_debug),
        .I4(p_2_in__0[20]),
        .O(\execute_engine[next_pc][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][20]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][20] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[20]),
        .O(\execute_engine[next_pc][20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][21]_i_2 
       (.I0(alu_add[21]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [21]),
        .I3(cpu_debug),
        .I4(p_2_in__0[21]),
        .O(\execute_engine[next_pc][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][21]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][21] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[21]),
        .O(\execute_engine[next_pc][21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][22]_i_2 
       (.I0(alu_add[22]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [22]),
        .I3(cpu_debug),
        .I4(p_2_in__0[22]),
        .O(\execute_engine[next_pc][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][22]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][22] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[22]),
        .O(\execute_engine[next_pc][22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][23]_i_2 
       (.I0(alu_add[23]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [23]),
        .I3(cpu_debug),
        .I4(p_2_in__0[23]),
        .O(\execute_engine[next_pc][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][23]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][23] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[23]),
        .O(\execute_engine[next_pc][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][24]_i_2 
       (.I0(alu_add[24]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [24]),
        .I3(cpu_debug),
        .I4(p_2_in__0[24]),
        .O(\execute_engine[next_pc][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][24]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][24] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[24]),
        .O(\execute_engine[next_pc][24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][25]_i_2 
       (.I0(alu_add[25]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [25]),
        .I3(cpu_debug),
        .I4(p_2_in__0[25]),
        .O(\execute_engine[next_pc][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][25]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][25] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[25]),
        .O(\execute_engine[next_pc][25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][26]_i_2 
       (.I0(alu_add[26]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [26]),
        .I3(cpu_debug),
        .I4(p_2_in__0[26]),
        .O(\execute_engine[next_pc][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][26]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][26] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[26]),
        .O(\execute_engine[next_pc][26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][27]_i_2 
       (.I0(alu_add[27]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [27]),
        .I3(cpu_debug),
        .I4(p_2_in__0[27]),
        .O(\execute_engine[next_pc][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][27]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][27] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[27]),
        .O(\execute_engine[next_pc][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][28]_i_2 
       (.I0(alu_add[28]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [28]),
        .I3(cpu_debug),
        .I4(p_2_in__0[28]),
        .O(\execute_engine[next_pc][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][28]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][28] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[28]),
        .O(\execute_engine[next_pc][28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][29]_i_2 
       (.I0(alu_add[29]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [29]),
        .I3(cpu_debug),
        .I4(p_2_in__0[29]),
        .O(\execute_engine[next_pc][29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][29]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][29] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[29]),
        .O(\execute_engine[next_pc][29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][2]_i_2 
       (.I0(alu_add[2]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [2]),
        .I3(cpu_debug),
        .I4(p_2_in__0[2]),
        .O(\execute_engine[next_pc][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444444F4FFF444)) 
    \execute_engine[next_pc][2]_i_3 
       (.I0(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I1(in37[2]),
        .I2(\trap_ctrl_reg[cause_n_0_][0] ),
        .I3(\execute_engine[next_pc][6]_i_4_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][2] ),
        .I5(\execute_engine[next_pc][6]_i_5_n_0 ),
        .O(\execute_engine[next_pc][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][30]_i_2 
       (.I0(alu_add[30]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [30]),
        .I3(cpu_debug),
        .I4(p_2_in__0[30]),
        .O(\execute_engine[next_pc][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][30]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][30] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[30]),
        .O(\execute_engine[next_pc][30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00B00330)) 
    \execute_engine[next_pc][31]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\execute_engine_reg[state] [0]),
        .O(\execute_engine[next_pc] ));
  LUT2 #(
    .INIT(4'h2)) 
    \execute_engine[next_pc][31]_i_3 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [1]),
        .O(\execute_engine[next_pc][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][31]_i_4 
       (.I0(alu_add[31]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [31]),
        .I3(cpu_debug),
        .I4(p_2_in__0[31]),
        .O(\execute_engine[next_pc][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][31]_i_5 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][31] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[31]),
        .O(\execute_engine[next_pc][31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \execute_engine[next_pc][31]_i_6 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .O(\execute_engine[next_pc][31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \execute_engine[next_pc][3]_i_1 
       (.I0(\execute_engine[next_pc][3]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [0]),
        .I2(in37[3]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\execute_engine[next_pc][3]_i_4_n_0 ),
        .O(\execute_engine[next_pc][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBBBAAAAAAA)) 
    \execute_engine[next_pc][3]_i_2 
       (.I0(p_0_in23_in),
        .I1(cpu_debug),
        .I2(\trap_ctrl_reg[cause_n_0_][1] ),
        .I3(p_0_in151_in),
        .I4(\csr_reg[mtvec_n_0_][0] ),
        .I5(\csr_reg[mtvec_n_0_][3] ),
        .O(\execute_engine[next_pc][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][3]_i_4 
       (.I0(alu_add[3]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [3]),
        .I3(cpu_debug),
        .I4(p_2_in__0[3]),
        .O(\execute_engine[next_pc][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_engine[next_pc][3]_i_5 
       (.I0(curr_pc[2]),
        .I1(\execute_engine_reg[is_ci_n_0_] ),
        .O(\execute_engine[next_pc][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_engine[next_pc][3]_i_6 
       (.I0(curr_pc[1]),
        .I1(\execute_engine_reg[is_ci_n_0_] ),
        .O(\execute_engine[next_pc][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][4]_i_2 
       (.I0(alu_add[4]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [4]),
        .I3(cpu_debug),
        .I4(p_2_in__0[4]),
        .O(\execute_engine[next_pc][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444444F4FFF444)) 
    \execute_engine[next_pc][4]_i_3 
       (.I0(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I1(in37[4]),
        .I2(p_1_in28_in),
        .I3(\execute_engine[next_pc][6]_i_4_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][4] ),
        .I5(\execute_engine[next_pc][6]_i_5_n_0 ),
        .O(\execute_engine[next_pc][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][5]_i_2 
       (.I0(alu_add[5]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [5]),
        .I3(cpu_debug),
        .I4(p_2_in__0[5]),
        .O(\execute_engine[next_pc][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444444F4FFF444)) 
    \execute_engine[next_pc][5]_i_3 
       (.I0(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I1(in37[5]),
        .I2(\trap_ctrl_reg[cause_n_0_][3] ),
        .I3(\execute_engine[next_pc][6]_i_4_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][5] ),
        .I5(\execute_engine[next_pc][6]_i_5_n_0 ),
        .O(\execute_engine[next_pc][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][6]_i_2 
       (.I0(alu_add[6]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [6]),
        .I3(cpu_debug),
        .I4(p_2_in__0[6]),
        .O(\execute_engine[next_pc][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444444F4FFF444)) 
    \execute_engine[next_pc][6]_i_3 
       (.I0(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I1(in37[6]),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .I3(\execute_engine[next_pc][6]_i_4_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][6] ),
        .I5(\execute_engine[next_pc][6]_i_5_n_0 ),
        .O(\execute_engine[next_pc][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[next_pc][6]_i_4 
       (.I0(p_0_in151_in),
        .I1(\csr_reg[mtvec_n_0_][0] ),
        .O(\execute_engine[next_pc][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hEEFEFFFF)) 
    \execute_engine[next_pc][6]_i_5 
       (.I0(cpu_debug),
        .I1(p_0_in23_in),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [3]),
        .O(\execute_engine[next_pc][6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][7]_i_2 
       (.I0(alu_add[7]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [7]),
        .I3(cpu_debug),
        .I4(p_2_in__0[7]),
        .O(\execute_engine[next_pc][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03AA00AA)) 
    \execute_engine[next_pc][7]_i_3 
       (.I0(in37[7]),
        .I1(cpu_debug),
        .I2(p_0_in23_in),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][7] ),
        .O(\execute_engine[next_pc][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][8]_i_2 
       (.I0(alu_add[8]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [8]),
        .I3(cpu_debug),
        .I4(p_2_in__0[8]),
        .O(\execute_engine[next_pc][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][8]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][8] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[8]),
        .O(\execute_engine[next_pc][8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[next_pc][9]_i_2 
       (.I0(alu_add[9]),
        .I1(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I2(\csr_reg[dpc] [9]),
        .I3(cpu_debug),
        .I4(p_2_in__0[9]),
        .O(\execute_engine[next_pc][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \execute_engine[next_pc][9]_i_3 
       (.I0(p_0_in23_in),
        .I1(\csr_reg[mtvec_n_0_][9] ),
        .I2(cpu_debug),
        .I3(\execute_engine[next_pc][31]_i_6_n_0 ),
        .I4(in37[9]),
        .O(\execute_engine[next_pc][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \execute_engine[pc][31]_i_2 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_237 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .O(\execute_engine[pc][31]_i_2_n_0 ));
  FDCE \execute_engine_reg[ir][0] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_279 ),
        .Q(\execute_engine_reg[ir_n_0_][0] ));
  FDCE \execute_engine_reg[ir][10] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_269 ),
        .Q(\ctrl[rf_rd] [3]));
  FDCE \execute_engine_reg[ir][11] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_268 ),
        .Q(\ctrl[rf_rd] [4]));
  FDCE \execute_engine_reg[ir][12] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_267 ),
        .Q(Q[0]));
  FDCE \execute_engine_reg[ir][13] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_266 ),
        .Q(Q[1]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_265 ),
        .Q(Q[2]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_281 ),
        .Q(\execute_engine_reg[ir][14]_rep_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep__0 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_282 ),
        .Q(\execute_engine_reg[ir][14]_rep__0_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep__1 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_283 ),
        .Q(\execute_engine_reg[ir][14]_rep__1_0 ));
  FDCE \execute_engine_reg[ir][15] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_264 ),
        .Q(\ctrl[rf_rs1] [0]));
  FDCE \execute_engine_reg[ir][16] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_263 ),
        .Q(\ctrl[rf_rs1] [1]));
  FDCE \execute_engine_reg[ir][17] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_262 ),
        .Q(\ctrl[rf_rs1] [2]));
  FDCE \execute_engine_reg[ir][18] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_261 ),
        .Q(\ctrl[rf_rs1] [3]));
  FDCE \execute_engine_reg[ir][19] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_260 ),
        .Q(\ctrl[rf_rs1] [4]));
  FDCE \execute_engine_reg[ir][1] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_278 ),
        .Q(\execute_engine_reg[ir_n_0_][1] ));
  FDCE \execute_engine_reg[ir][20] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_259 ),
        .Q(Q[3]));
  FDCE \execute_engine_reg[ir][21] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_258 ),
        .Q(Q[4]));
  FDCE \execute_engine_reg[ir][22] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_257 ),
        .Q(Q[5]));
  FDCE \execute_engine_reg[ir][23] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_256 ),
        .Q(Q[6]));
  FDCE \execute_engine_reg[ir][24] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_255 ),
        .Q(Q[7]));
  FDCE \execute_engine_reg[ir][25] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_254 ),
        .Q(\execute_engine_reg[ir_n_0_][25] ));
  FDCE \execute_engine_reg[ir][26] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_253 ),
        .Q(\execute_engine_reg[ir_n_0_][26] ));
  FDCE \execute_engine_reg[ir][27] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_252 ),
        .Q(\execute_engine_reg[ir_n_0_][27] ));
  FDCE \execute_engine_reg[ir][28] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_251 ),
        .Q(\execute_engine_reg[ir_n_0_][28] ));
  FDCE \execute_engine_reg[ir][29] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_250 ),
        .Q(\execute_engine_reg[ir_n_0_][29] ));
  FDCE \execute_engine_reg[ir][2] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_277 ),
        .Q(\execute_engine_reg[ir_n_0_][2] ));
  FDCE \execute_engine_reg[ir][30] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_249 ),
        .Q(\ctrl[ir_funct12] ));
  FDCE \execute_engine_reg[ir][31] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_248 ),
        .Q(\execute_engine_reg[ir_n_0_][31] ));
  FDCE \execute_engine_reg[ir][3] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_276 ),
        .Q(\execute_engine_reg[ir_n_0_][3] ));
  FDCE \execute_engine_reg[ir][4] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_275 ),
        .Q(\execute_engine_reg[ir_n_0_][4] ));
  FDCE \execute_engine_reg[ir][5] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_274 ),
        .Q(\execute_engine_reg[ir_n_0_][5] ));
  FDCE \execute_engine_reg[ir][6] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_273 ),
        .Q(\execute_engine_reg[ir_n_0_][6] ));
  FDCE \execute_engine_reg[ir][7] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_272 ),
        .Q(\ctrl[rf_rd] [0]));
  FDCE \execute_engine_reg[ir][8] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_271 ),
        .Q(\ctrl[rf_rd] [1]));
  FDCE \execute_engine_reg[ir][9] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_270 ),
        .Q(\ctrl[rf_rd] [2]));
  FDCE \execute_engine_reg[is_ci] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0),
        .Q(\execute_engine_reg[is_ci_n_0_] ));
  FDCE \execute_engine_reg[link_pc][10] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][10] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [9]));
  FDCE \execute_engine_reg[link_pc][11] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][11] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [10]));
  FDCE \execute_engine_reg[link_pc][12] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][12] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [11]));
  FDCE \execute_engine_reg[link_pc][13] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][13] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [12]));
  FDCE \execute_engine_reg[link_pc][14] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][14] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [13]));
  FDCE \execute_engine_reg[link_pc][15] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][15] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [14]));
  FDCE \execute_engine_reg[link_pc][16] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][16] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [15]));
  FDCE \execute_engine_reg[link_pc][17] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][17] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [16]));
  FDCE \execute_engine_reg[link_pc][18] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][18] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [17]));
  FDCE \execute_engine_reg[link_pc][19] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][19] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [18]));
  FDCE \execute_engine_reg[link_pc][1] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(\execute_engine_reg[link_pc][31]_0 [0]));
  FDCE \execute_engine_reg[link_pc][20] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][20] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [19]));
  FDCE \execute_engine_reg[link_pc][21] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][21] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [20]));
  FDCE \execute_engine_reg[link_pc][22] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][22] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [21]));
  FDCE \execute_engine_reg[link_pc][23] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][23] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [22]));
  FDCE \execute_engine_reg[link_pc][24] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][24] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [23]));
  FDCE \execute_engine_reg[link_pc][25] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][25] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [24]));
  FDCE \execute_engine_reg[link_pc][26] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][26] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [25]));
  FDCE \execute_engine_reg[link_pc][27] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][27] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [26]));
  FDCE \execute_engine_reg[link_pc][28] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][28] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [27]));
  FDCE \execute_engine_reg[link_pc][29] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][29] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [28]));
  FDCE \execute_engine_reg[link_pc][2] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][2] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [1]));
  FDCE \execute_engine_reg[link_pc][30] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][30] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [29]));
  FDCE \execute_engine_reg[link_pc][31] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][31] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [30]));
  FDCE \execute_engine_reg[link_pc][3] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][3] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [2]));
  FDCE \execute_engine_reg[link_pc][4] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][4] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [3]));
  FDCE \execute_engine_reg[link_pc][5] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][5] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [4]));
  FDCE \execute_engine_reg[link_pc][6] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][6] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [5]));
  FDCE \execute_engine_reg[link_pc][7] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][7] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [6]));
  FDCE \execute_engine_reg[link_pc][8] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][8] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [7]));
  FDCE \execute_engine_reg[link_pc][9] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][9] ),
        .Q(\execute_engine_reg[link_pc][31]_0 [8]));
  FDCE \execute_engine_reg[next_pc][10] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][10]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][10] ));
  MUXF7 \execute_engine_reg[next_pc][10]_i_1 
       (.I0(\execute_engine[next_pc][10]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][10]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][10]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][11] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][11]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][11] ));
  MUXF7 \execute_engine_reg[next_pc][11]_i_1 
       (.I0(\execute_engine[next_pc][11]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][11]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][11]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][11]_i_4 
       (.CI(\execute_engine_reg[next_pc][7]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][11]_i_4_n_0 ,\execute_engine_reg[next_pc][11]_i_4_n_1 ,\execute_engine_reg[next_pc][11]_i_4_n_2 ,\execute_engine_reg[next_pc][11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[11:8]),
        .S(curr_pc[11:8]));
  FDCE \execute_engine_reg[next_pc][12] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][12]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][12] ));
  MUXF7 \execute_engine_reg[next_pc][12]_i_1 
       (.I0(\execute_engine[next_pc][12]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][12]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][12]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][13] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][13]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][13] ));
  MUXF7 \execute_engine_reg[next_pc][13]_i_1 
       (.I0(\execute_engine[next_pc][13]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][13]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][13]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][14] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][14]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][14] ));
  MUXF7 \execute_engine_reg[next_pc][14]_i_1 
       (.I0(\execute_engine[next_pc][14]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][14]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][14]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][15] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][15]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][15] ));
  MUXF7 \execute_engine_reg[next_pc][15]_i_1 
       (.I0(\execute_engine[next_pc][15]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][15]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][15]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][15]_i_4 
       (.CI(\execute_engine_reg[next_pc][11]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][15]_i_4_n_0 ,\execute_engine_reg[next_pc][15]_i_4_n_1 ,\execute_engine_reg[next_pc][15]_i_4_n_2 ,\execute_engine_reg[next_pc][15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[15:12]),
        .S(curr_pc[15:12]));
  FDCE \execute_engine_reg[next_pc][16] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][16]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][16] ));
  MUXF7 \execute_engine_reg[next_pc][16]_i_1 
       (.I0(\execute_engine[next_pc][16]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][16]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][16]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][17] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][17]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][17] ));
  MUXF7 \execute_engine_reg[next_pc][17]_i_1 
       (.I0(\execute_engine[next_pc][17]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][17]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][17]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][18] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][18]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][18] ));
  MUXF7 \execute_engine_reg[next_pc][18]_i_1 
       (.I0(\execute_engine[next_pc][18]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][18]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][18]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][19] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][19]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][19] ));
  MUXF7 \execute_engine_reg[next_pc][19]_i_1 
       (.I0(\execute_engine[next_pc][19]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][19]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][19]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][19]_i_4 
       (.CI(\execute_engine_reg[next_pc][15]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][19]_i_4_n_0 ,\execute_engine_reg[next_pc][19]_i_4_n_1 ,\execute_engine_reg[next_pc][19]_i_4_n_2 ,\execute_engine_reg[next_pc][19]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[19:16]),
        .S(curr_pc[19:16]));
  FDCE \execute_engine_reg[next_pc][1] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][1]_i_1_n_0 ),
        .Q(p_0_in));
  FDCE \execute_engine_reg[next_pc][20] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][20]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][20] ));
  MUXF7 \execute_engine_reg[next_pc][20]_i_1 
       (.I0(\execute_engine[next_pc][20]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][20]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][20]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][21] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][21]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][21] ));
  MUXF7 \execute_engine_reg[next_pc][21]_i_1 
       (.I0(\execute_engine[next_pc][21]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][21]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][21]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][22] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][22]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][22] ));
  MUXF7 \execute_engine_reg[next_pc][22]_i_1 
       (.I0(\execute_engine[next_pc][22]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][22]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][22]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][23] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][23]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][23] ));
  MUXF7 \execute_engine_reg[next_pc][23]_i_1 
       (.I0(\execute_engine[next_pc][23]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][23]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][23]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][23]_i_4 
       (.CI(\execute_engine_reg[next_pc][19]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][23]_i_4_n_0 ,\execute_engine_reg[next_pc][23]_i_4_n_1 ,\execute_engine_reg[next_pc][23]_i_4_n_2 ,\execute_engine_reg[next_pc][23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[23:20]),
        .S(curr_pc[23:20]));
  FDCE \execute_engine_reg[next_pc][24] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][24]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][24] ));
  MUXF7 \execute_engine_reg[next_pc][24]_i_1 
       (.I0(\execute_engine[next_pc][24]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][24]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][24]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][25] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][25]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][25] ));
  MUXF7 \execute_engine_reg[next_pc][25]_i_1 
       (.I0(\execute_engine[next_pc][25]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][25]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][25]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][26] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][26]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][26] ));
  MUXF7 \execute_engine_reg[next_pc][26]_i_1 
       (.I0(\execute_engine[next_pc][26]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][26]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][26]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][27] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][27]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][27] ));
  MUXF7 \execute_engine_reg[next_pc][27]_i_1 
       (.I0(\execute_engine[next_pc][27]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][27]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][27]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][27]_i_4 
       (.CI(\execute_engine_reg[next_pc][23]_i_4_n_0 ),
        .CO({\execute_engine_reg[next_pc][27]_i_4_n_0 ,\execute_engine_reg[next_pc][27]_i_4_n_1 ,\execute_engine_reg[next_pc][27]_i_4_n_2 ,\execute_engine_reg[next_pc][27]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[27:24]),
        .S(curr_pc[27:24]));
  FDCE \execute_engine_reg[next_pc][28] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][28]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][28] ));
  MUXF7 \execute_engine_reg[next_pc][28]_i_1 
       (.I0(\execute_engine[next_pc][28]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][28]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][28]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][29] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][29]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][29] ));
  MUXF7 \execute_engine_reg[next_pc][29]_i_1 
       (.I0(\execute_engine[next_pc][29]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][29]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][29]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][2] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][2]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][2] ));
  MUXF7 \execute_engine_reg[next_pc][2]_i_1 
       (.I0(\execute_engine[next_pc][2]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][2]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][2]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][30] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][30]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][30] ));
  MUXF7 \execute_engine_reg[next_pc][30]_i_1 
       (.I0(\execute_engine[next_pc][30]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][30]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][30]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][31] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][31]_i_2_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][31] ));
  MUXF7 \execute_engine_reg[next_pc][31]_i_2 
       (.I0(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I1(\execute_engine[next_pc][31]_i_5_n_0 ),
        .O(\execute_engine_reg[next_pc][31]_i_2_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][31]_i_7 
       (.CI(\execute_engine_reg[next_pc][27]_i_4_n_0 ),
        .CO({\NLW_execute_engine_reg[next_pc][31]_i_7_CO_UNCONNECTED [3],\execute_engine_reg[next_pc][31]_i_7_n_1 ,\execute_engine_reg[next_pc][31]_i_7_n_2 ,\execute_engine_reg[next_pc][31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[31:28]),
        .S(curr_pc[31:28]));
  FDCE \execute_engine_reg[next_pc][3] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][3]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][3]_i_3 
       (.CI(1'b0),
        .CO({\execute_engine_reg[next_pc][3]_i_3_n_0 ,\execute_engine_reg[next_pc][3]_i_3_n_1 ,\execute_engine_reg[next_pc][3]_i_3_n_2 ,\execute_engine_reg[next_pc][3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,curr_pc[2:1],1'b0}),
        .O({in37[3:1],\NLW_execute_engine_reg[next_pc][3]_i_3_O_UNCONNECTED [0]}),
        .S({curr_pc[3],\execute_engine[next_pc][3]_i_5_n_0 ,\execute_engine[next_pc][3]_i_6_n_0 ,1'b0}));
  FDCE \execute_engine_reg[next_pc][4] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][4]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][4] ));
  MUXF7 \execute_engine_reg[next_pc][4]_i_1 
       (.I0(\execute_engine[next_pc][4]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][4]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][4]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][5] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][5]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][5] ));
  MUXF7 \execute_engine_reg[next_pc][5]_i_1 
       (.I0(\execute_engine[next_pc][5]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][5]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][5]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][6] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][6]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][6] ));
  MUXF7 \execute_engine_reg[next_pc][6]_i_1 
       (.I0(\execute_engine[next_pc][6]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][6]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][6]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][7] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][7]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][7] ));
  MUXF7 \execute_engine_reg[next_pc][7]_i_1 
       (.I0(\execute_engine[next_pc][7]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][7]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][7]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][7]_i_4 
       (.CI(\execute_engine_reg[next_pc][3]_i_3_n_0 ),
        .CO({\execute_engine_reg[next_pc][7]_i_4_n_0 ,\execute_engine_reg[next_pc][7]_i_4_n_1 ,\execute_engine_reg[next_pc][7]_i_4_n_2 ,\execute_engine_reg[next_pc][7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in37[7:4]),
        .S(curr_pc[7:4]));
  FDCE \execute_engine_reg[next_pc][8] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][8]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][8] ));
  MUXF7 \execute_engine_reg[next_pc][8]_i_1 
       (.I0(\execute_engine[next_pc][8]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][8]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][8]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[next_pc][9] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc][9]_i_1_n_0 ),
        .Q(\execute_engine_reg[next_pc_n_0_][9] ));
  MUXF7 \execute_engine_reg[next_pc][9]_i_1 
       (.I0(\execute_engine[next_pc][9]_i_2_n_0 ),
        .I1(\execute_engine[next_pc][9]_i_3_n_0 ),
        .O(\execute_engine_reg[next_pc][9]_i_1_n_0 ),
        .S(\execute_engine[next_pc][31]_i_3_n_0 ));
  FDCE \execute_engine_reg[pc][10] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][10] ),
        .Q(curr_pc[10]));
  FDCE \execute_engine_reg[pc][11] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][11] ),
        .Q(curr_pc[11]));
  FDCE \execute_engine_reg[pc][12] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][12] ),
        .Q(curr_pc[12]));
  FDCE \execute_engine_reg[pc][13] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][13] ),
        .Q(curr_pc[13]));
  FDCE \execute_engine_reg[pc][14] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][14] ),
        .Q(curr_pc[14]));
  FDCE \execute_engine_reg[pc][15] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][15] ),
        .Q(curr_pc[15]));
  FDCE \execute_engine_reg[pc][16] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][16] ),
        .Q(curr_pc[16]));
  FDCE \execute_engine_reg[pc][17] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][17] ),
        .Q(curr_pc[17]));
  FDCE \execute_engine_reg[pc][18] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][18] ),
        .Q(curr_pc[18]));
  FDCE \execute_engine_reg[pc][19] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][19] ),
        .Q(curr_pc[19]));
  FDCE \execute_engine_reg[pc][1] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(curr_pc[1]));
  FDCE \execute_engine_reg[pc][20] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][20] ),
        .Q(curr_pc[20]));
  FDCE \execute_engine_reg[pc][21] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][21] ),
        .Q(curr_pc[21]));
  FDCE \execute_engine_reg[pc][22] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][22] ),
        .Q(curr_pc[22]));
  FDCE \execute_engine_reg[pc][23] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][23] ),
        .Q(curr_pc[23]));
  FDCE \execute_engine_reg[pc][24] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][24] ),
        .Q(curr_pc[24]));
  FDCE \execute_engine_reg[pc][25] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][25] ),
        .Q(curr_pc[25]));
  FDCE \execute_engine_reg[pc][26] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][26] ),
        .Q(curr_pc[26]));
  FDCE \execute_engine_reg[pc][27] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][27] ),
        .Q(curr_pc[27]));
  FDCE \execute_engine_reg[pc][28] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][28] ),
        .Q(curr_pc[28]));
  FDCE \execute_engine_reg[pc][29] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][29] ),
        .Q(curr_pc[29]));
  FDCE \execute_engine_reg[pc][2] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][2] ),
        .Q(curr_pc[2]));
  FDCE \execute_engine_reg[pc][30] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][30] ),
        .Q(curr_pc[30]));
  FDCE \execute_engine_reg[pc][31] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][31] ),
        .Q(curr_pc[31]));
  FDCE \execute_engine_reg[pc][3] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][3] ),
        .Q(curr_pc[3]));
  FDCE \execute_engine_reg[pc][4] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][4] ),
        .Q(curr_pc[4]));
  FDCE \execute_engine_reg[pc][5] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][5] ),
        .Q(curr_pc[5]));
  FDCE \execute_engine_reg[pc][6] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][6] ),
        .Q(curr_pc[6]));
  FDCE \execute_engine_reg[pc][7] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][7] ),
        .Q(curr_pc[7]));
  FDCE \execute_engine_reg[pc][8] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][8] ),
        .Q(curr_pc[8]));
  FDCE \execute_engine_reg[pc][9] 
       (.C(clk),
        .CE(\execute_engine[pc_we] ),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[next_pc_n_0_][9] ),
        .Q(curr_pc[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][10]_i_1 
       (.I0(plusOp[10]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][10] ),
        .O(\fetch_engine[pc][10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][11]_i_1 
       (.I0(plusOp[11]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][11] ),
        .O(\fetch_engine[pc][11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][12]_i_1 
       (.I0(plusOp[12]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][12] ),
        .O(\fetch_engine[pc][12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][13]_i_1 
       (.I0(plusOp[13]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][13] ),
        .O(\fetch_engine[pc][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][14]_i_1 
       (.I0(plusOp[14]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][14] ),
        .O(\fetch_engine[pc][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][15]_i_1 
       (.I0(plusOp[15]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][15] ),
        .O(\fetch_engine[pc][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][16]_i_1 
       (.I0(plusOp[16]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][16] ),
        .O(\fetch_engine[pc][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][17]_i_1 
       (.I0(plusOp[17]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][17] ),
        .O(\fetch_engine[pc][17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][18]_i_1 
       (.I0(plusOp[18]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][18] ),
        .O(\fetch_engine[pc][18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][19]_i_1 
       (.I0(plusOp[19]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][19] ),
        .O(\fetch_engine[pc][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \fetch_engine[pc][1]_i_1 
       (.I0(p_0_in),
        .I1(\fetch_engine_reg[state] [0]),
        .I2(\fetch_engine_reg[state] [1]),
        .O(\fetch_engine[pc][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][20]_i_1 
       (.I0(plusOp[20]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][20] ),
        .O(\fetch_engine[pc][20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][21]_i_1 
       (.I0(plusOp[21]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][21] ),
        .O(\fetch_engine[pc][21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][22]_i_1 
       (.I0(plusOp[22]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][22] ),
        .O(\fetch_engine[pc][22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][23]_i_1 
       (.I0(plusOp[23]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][23] ),
        .O(\fetch_engine[pc][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][24]_i_1 
       (.I0(plusOp[24]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][24] ),
        .O(\fetch_engine[pc][24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][25]_i_1 
       (.I0(plusOp[25]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][25] ),
        .O(\fetch_engine[pc][25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][26]_i_1 
       (.I0(plusOp[26]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][26] ),
        .O(\fetch_engine[pc][26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][27]_i_1 
       (.I0(plusOp[27]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][27] ),
        .O(\fetch_engine[pc][27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][28]_i_1 
       (.I0(plusOp[28]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][28] ),
        .O(\fetch_engine[pc][28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][29]_i_1 
       (.I0(plusOp[29]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][29] ),
        .O(\fetch_engine[pc][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][2]_i_1 
       (.I0(plusOp[2]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][2] ),
        .O(\fetch_engine[pc][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][30]_i_1 
       (.I0(plusOp[30]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][30] ),
        .O(\fetch_engine[pc][30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][31]_i_2 
       (.I0(plusOp[31]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][31] ),
        .O(\fetch_engine[pc][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][3]_i_1 
       (.I0(plusOp[3]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][3] ),
        .O(\fetch_engine[pc][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][4]_i_1 
       (.I0(plusOp[4]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][4] ),
        .O(\fetch_engine[pc][4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fetch_engine[pc][4]_i_3 
       (.I0(\cpu_i_req[addr] [2]),
        .O(\fetch_engine[pc][4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][5]_i_1 
       (.I0(plusOp[5]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][5] ),
        .O(\fetch_engine[pc][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][6]_i_1 
       (.I0(plusOp[6]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][6] ),
        .O(\fetch_engine[pc][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][7]_i_1 
       (.I0(plusOp[7]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][7] ),
        .O(\fetch_engine[pc][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][8]_i_1 
       (.I0(plusOp[8]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][8] ),
        .O(\fetch_engine[pc][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][9]_i_1 
       (.I0(plusOp[9]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(\execute_engine_reg[next_pc_n_0_][9] ),
        .O(\fetch_engine[pc][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \fetch_engine[restart]_i_1 
       (.I0(\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ),
        .I1(\fetch_engine_reg[state] [0]),
        .I2(\fetch_engine_reg[state] [1]),
        .O(\fetch_engine[restart] ));
  FDCE \fetch_engine_reg[pc][10] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][10]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [10]));
  FDCE \fetch_engine_reg[pc][11] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][11]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [11]));
  FDCE \fetch_engine_reg[pc][12] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][12]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][12]_i_2 
       (.CI(\fetch_engine_reg[pc][8]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][12]_i_2_n_0 ,\fetch_engine_reg[pc][12]_i_2_n_1 ,\fetch_engine_reg[pc][12]_i_2_n_2 ,\fetch_engine_reg[pc][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(\cpu_i_req[addr] [12:9]));
  FDCE \fetch_engine_reg[pc][13] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][13]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [13]));
  FDCE \fetch_engine_reg[pc][14] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][14]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [14]));
  FDCE \fetch_engine_reg[pc][15] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][15]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [15]));
  FDCE \fetch_engine_reg[pc][16] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][16]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][16]_i_2 
       (.CI(\fetch_engine_reg[pc][12]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][16]_i_2_n_0 ,\fetch_engine_reg[pc][16]_i_2_n_1 ,\fetch_engine_reg[pc][16]_i_2_n_2 ,\fetch_engine_reg[pc][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(\cpu_i_req[addr] [16:13]));
  FDCE \fetch_engine_reg[pc][17] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][17]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [17]));
  FDCE \fetch_engine_reg[pc][18] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][18]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [18]));
  FDCE \fetch_engine_reg[pc][19] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][19]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [19]));
  FDCE \fetch_engine_reg[pc][1] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][1]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc_n_0_][1] ));
  FDCE \fetch_engine_reg[pc][20] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][20]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][20]_i_2 
       (.CI(\fetch_engine_reg[pc][16]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][20]_i_2_n_0 ,\fetch_engine_reg[pc][20]_i_2_n_1 ,\fetch_engine_reg[pc][20]_i_2_n_2 ,\fetch_engine_reg[pc][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(\cpu_i_req[addr] [20:17]));
  FDCE \fetch_engine_reg[pc][21] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][21]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [21]));
  FDCE \fetch_engine_reg[pc][22] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][22]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [22]));
  FDCE \fetch_engine_reg[pc][23] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][23]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [23]));
  FDCE \fetch_engine_reg[pc][24] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][24]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][24]_i_2 
       (.CI(\fetch_engine_reg[pc][20]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][24]_i_2_n_0 ,\fetch_engine_reg[pc][24]_i_2_n_1 ,\fetch_engine_reg[pc][24]_i_2_n_2 ,\fetch_engine_reg[pc][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S(\cpu_i_req[addr] [24:21]));
  FDCE \fetch_engine_reg[pc][25] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][25]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [25]));
  FDCE \fetch_engine_reg[pc][26] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][26]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [26]));
  FDCE \fetch_engine_reg[pc][27] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][27]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [27]));
  FDCE \fetch_engine_reg[pc][28] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][28]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][28]_i_2 
       (.CI(\fetch_engine_reg[pc][24]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][28]_i_2_n_0 ,\fetch_engine_reg[pc][28]_i_2_n_1 ,\fetch_engine_reg[pc][28]_i_2_n_2 ,\fetch_engine_reg[pc][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S(\cpu_i_req[addr] [28:25]));
  FDCE \fetch_engine_reg[pc][29] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][29]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [29]));
  FDCE \fetch_engine_reg[pc][2] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][2]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [2]));
  FDCE \fetch_engine_reg[pc][30] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][30]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [30]));
  FDCE \fetch_engine_reg[pc][31] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][31]_i_2_n_0 ),
        .Q(\cpu_i_req[addr] [31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][31]_i_3 
       (.CI(\fetch_engine_reg[pc][28]_i_2_n_0 ),
        .CO({\NLW_fetch_engine_reg[pc][31]_i_3_CO_UNCONNECTED [3:2],\fetch_engine_reg[pc][31]_i_3_n_2 ,\fetch_engine_reg[pc][31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fetch_engine_reg[pc][31]_i_3_O_UNCONNECTED [3],plusOp[31:29]}),
        .S({1'b0,\cpu_i_req[addr] [31:29]}));
  FDCE \fetch_engine_reg[pc][3] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][3]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [3]));
  FDCE \fetch_engine_reg[pc][4] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][4]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][4]_i_2 
       (.CI(1'b0),
        .CO({\fetch_engine_reg[pc][4]_i_2_n_0 ,\fetch_engine_reg[pc][4]_i_2_n_1 ,\fetch_engine_reg[pc][4]_i_2_n_2 ,\fetch_engine_reg[pc][4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\cpu_i_req[addr] [2],1'b0}),
        .O({plusOp[4:2],\NLW_fetch_engine_reg[pc][4]_i_2_O_UNCONNECTED [0]}),
        .S({\cpu_i_req[addr] [4:3],\fetch_engine[pc][4]_i_3_n_0 ,\fetch_engine_reg[pc_n_0_][1] }));
  FDCE \fetch_engine_reg[pc][5] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][5]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [5]));
  FDCE \fetch_engine_reg[pc][6] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][6]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [6]));
  FDCE \fetch_engine_reg[pc][7] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][7]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [7]));
  FDCE \fetch_engine_reg[pc][8] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][8]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][8]_i_2 
       (.CI(\fetch_engine_reg[pc][4]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][8]_i_2_n_0 ,\fetch_engine_reg[pc][8]_i_2_n_1 ,\fetch_engine_reg[pc][8]_i_2_n_2 ,\fetch_engine_reg[pc][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(\cpu_i_req[addr] [8:5]));
  FDCE \fetch_engine_reg[pc][9] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][9]_i_1_n_0 ),
        .Q(\cpu_i_req[addr] [9]));
  FDPE \fetch_engine_reg[restart] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_engine[restart] ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[restart]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE5)) 
    i__carry__7_i_2
       (.I0(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\execute_engine_reg[ir][14]_rep__1_1 ));
  LUT5 #(
    .INIT(32'h56000000)) 
    i__carry_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(cp_valid_1),
        .I4(\multiplier_core_serial.mul_reg[prod][30] [0]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h02A8)) 
    i__carry_i_6
       (.I0(cp_valid_1),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\FSM_onehot_ctrl_reg[state][1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04550400)) 
    \imm_o[0]_i_1 
       (.I0(\imm_o[0]_i_2_n_0 ),
        .I1(\ctrl[rf_rd] [0]),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(Q[3]),
        .I5(\imm_o[0]_i_3_n_0 ),
        .O(\imm_o[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \imm_o[0]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .O(\imm_o[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hAA28A2A8)) 
    \imm_o[0]_i_3 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[10]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \imm_o[11]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\imm_o[11]_i_2_n_0 ),
        .I5(\imm_o[11]_i_3_n_0 ),
        .O(\imm_o[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h53030000)) 
    \imm_o[11]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAA8AAAAA)) 
    \imm_o[11]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\ctrl[rf_rd] [0]),
        .O(\imm_o[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[12]_i_1 
       (.I0(Q[0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[13]_i_1 
       (.I0(Q[1]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[14]_i_1 
       (.I0(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h000A8000)) 
    \imm_o[19]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\imm_o[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[1]_i_1 
       (.I0(Q[4]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[20]_i_1 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[21]_i_1 
       (.I0(Q[4]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[22]_i_1 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[23]_i_1 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[24]_i_1 
       (.I0(Q[7]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[25]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[26]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[27]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[28]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[29]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[2]_i_1 
       (.I0(Q[5]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[30]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[3]_i_1 
       (.I0(Q[6]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[4]_i_1 
       (.I0(Q[7]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFFFFAFF3)) 
    \imm_o[4]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .O(\imm_o[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[5]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[6]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[7]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[8]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[9]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[9]_i_1_n_0 ));
  FDCE \imm_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[0]_i_1_n_0 ),
        .Q(imm[0]));
  FDCE \imm_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[10]_i_1_n_0 ),
        .Q(imm[10]));
  FDCE \imm_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[11]_i_1_n_0 ),
        .Q(imm[11]));
  FDCE \imm_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[12]_i_1_n_0 ),
        .Q(imm[12]));
  FDCE \imm_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[13]_i_1_n_0 ),
        .Q(imm[13]));
  FDCE \imm_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[14]_i_1_n_0 ),
        .Q(imm[14]));
  FDCE \imm_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[15]_i_1_n_0 ),
        .Q(imm[15]));
  FDCE \imm_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[16]_i_1_n_0 ),
        .Q(imm[16]));
  FDCE \imm_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[17]_i_1_n_0 ),
        .Q(imm[17]));
  FDCE \imm_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[18]_i_1_n_0 ),
        .Q(imm[18]));
  FDCE \imm_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[19]_i_1_n_0 ),
        .Q(imm[19]));
  FDCE \imm_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[1]_i_1_n_0 ),
        .Q(imm[1]));
  FDCE \imm_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[20]_i_1_n_0 ),
        .Q(imm[20]));
  FDCE \imm_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[21]_i_1_n_0 ),
        .Q(imm[21]));
  FDCE \imm_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[22]_i_1_n_0 ),
        .Q(imm[22]));
  FDCE \imm_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[23]_i_1_n_0 ),
        .Q(imm[23]));
  FDCE \imm_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[24]_i_1_n_0 ),
        .Q(imm[24]));
  FDCE \imm_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[25]_i_1_n_0 ),
        .Q(imm[25]));
  FDCE \imm_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[26]_i_1_n_0 ),
        .Q(imm[26]));
  FDCE \imm_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[27]_i_1_n_0 ),
        .Q(imm[27]));
  FDCE \imm_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[28]_i_1_n_0 ),
        .Q(imm[28]));
  FDCE \imm_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[29]_i_1_n_0 ),
        .Q(imm[29]));
  FDCE \imm_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[2]_i_1_n_0 ),
        .Q(imm[2]));
  FDCE \imm_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[30]_i_1_n_0 ),
        .Q(imm[30]));
  FDCE \imm_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[ir_n_0_][31] ),
        .Q(imm[31]));
  FDCE \imm_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[3]_i_1_n_0 ),
        .Q(imm[3]));
  FDCE \imm_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[4]_i_1_n_0 ),
        .Q(imm[4]));
  FDCE \imm_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[5]_i_1_n_0 ),
        .Q(imm[5]));
  FDCE \imm_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[6]_i_1_n_0 ),
        .Q(imm[6]));
  FDCE \imm_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[7]_i_1_n_0 ),
        .Q(imm[7]));
  FDCE \imm_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[8]_i_1_n_0 ),
        .Q(imm[8]));
  FDCE \imm_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[9]_i_1_n_0 ),
        .Q(imm[9]));
  FDCE \issue_engine_enabled.issue_engine_reg[align] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_38 ),
        .Q(\issue_engine_enabled.issue_engine_reg[align]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[31]_INST_0_i_2 
       (.I0(\fetch_engine_reg[state] [0]),
        .I1(\fetch_engine_reg[state] [1]),
        .O(\m_axi_araddr[31]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \m_axi_araddr[31]_INST_0_i_5 
       (.I0(\ctrl[lsu_req] ),
        .I1(misaligned),
        .I2(\arbiter_reg[a_req]__0 ),
        .I3(\arbiter_reg[state] [0]),
        .O(\m_axi_araddr[31]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_10 
       (.I0(imm[11]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[11]),
        .O(\mar[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_11 
       (.I0(imm[10]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[10]),
        .O(\mar[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_12 
       (.I0(imm[9]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[9]),
        .O(\mar[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_13 
       (.I0(imm[8]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[8]),
        .O(\mar[11]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_2 
       (.I0(curr_pc[11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[11]),
        .O(\neorv32_cpu_alu_inst/opa [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_3 
       (.I0(curr_pc[10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[10]),
        .O(\neorv32_cpu_alu_inst/opa [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_4 
       (.I0(curr_pc[9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[9]),
        .O(\neorv32_cpu_alu_inst/opa [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_5 
       (.I0(curr_pc[8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[8]),
        .O(\neorv32_cpu_alu_inst/opa [8]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_6 
       (.I0(DOADO[11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[11]),
        .I3(\mar[11]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_7 
       (.I0(DOADO[10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[10]),
        .I3(\mar[11]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_8 
       (.I0(DOADO[9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[9]),
        .I3(\mar[11]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_9 
       (.I0(DOADO[8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[8]),
        .I3(\mar[11]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_10 
       (.I0(imm[15]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[15]),
        .O(\mar[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_11 
       (.I0(imm[14]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[14]),
        .O(\mar[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_12 
       (.I0(imm[13]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[13]),
        .O(\mar[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_13 
       (.I0(imm[12]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[12]),
        .O(\mar[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_2 
       (.I0(curr_pc[15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[15]),
        .O(\neorv32_cpu_alu_inst/opa [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_3 
       (.I0(curr_pc[14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[14]),
        .O(\neorv32_cpu_alu_inst/opa [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_4 
       (.I0(curr_pc[13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[13]),
        .O(\neorv32_cpu_alu_inst/opa [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_5 
       (.I0(curr_pc[12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[12]),
        .O(\neorv32_cpu_alu_inst/opa [12]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_6 
       (.I0(DOADO[15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[15]),
        .I3(\mar[15]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_7 
       (.I0(DOADO[14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[14]),
        .I3(\mar[15]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_8 
       (.I0(DOADO[13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[13]),
        .I3(\mar[15]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_9 
       (.I0(DOADO[12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[12]),
        .I3(\mar[15]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_10 
       (.I0(imm[19]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[19]),
        .O(\mar[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_11 
       (.I0(imm[18]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[18]),
        .O(\mar[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_12 
       (.I0(imm[17]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[17]),
        .O(\mar[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_13 
       (.I0(imm[16]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[16]),
        .O(\mar[19]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_2 
       (.I0(curr_pc[19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[19]),
        .O(\neorv32_cpu_alu_inst/opa [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_3 
       (.I0(curr_pc[18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[18]),
        .O(\neorv32_cpu_alu_inst/opa [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_4 
       (.I0(curr_pc[17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[17]),
        .O(\neorv32_cpu_alu_inst/opa [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_5 
       (.I0(curr_pc[16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[16]),
        .O(\neorv32_cpu_alu_inst/opa [16]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_6 
       (.I0(DOADO[19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[19]),
        .I3(\mar[19]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_7 
       (.I0(DOADO[18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[18]),
        .I3(\mar[19]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_8 
       (.I0(DOADO[17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[17]),
        .I3(\mar[19]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_9 
       (.I0(DOADO[16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[16]),
        .I3(\mar[19]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_10 
       (.I0(imm[23]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[23]),
        .O(\mar[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_11 
       (.I0(imm[22]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[22]),
        .O(\mar[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_12 
       (.I0(imm[21]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[21]),
        .O(\mar[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_13 
       (.I0(imm[20]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[20]),
        .O(\mar[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_2 
       (.I0(curr_pc[23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[23]),
        .O(\neorv32_cpu_alu_inst/opa [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_3 
       (.I0(curr_pc[22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[22]),
        .O(\neorv32_cpu_alu_inst/opa [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_4 
       (.I0(curr_pc[21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[21]),
        .O(\neorv32_cpu_alu_inst/opa [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_5 
       (.I0(curr_pc[20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[20]),
        .O(\neorv32_cpu_alu_inst/opa [20]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_6 
       (.I0(DOADO[23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[23]),
        .I3(\mar[23]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_7 
       (.I0(DOADO[22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[22]),
        .I3(\mar[23]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_8 
       (.I0(DOADO[21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[21]),
        .I3(\mar[23]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_9 
       (.I0(DOADO[20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[20]),
        .I3(\mar[23]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_10 
       (.I0(imm[27]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[27]),
        .O(\mar[27]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_11 
       (.I0(imm[26]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[26]),
        .O(\mar[27]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_12 
       (.I0(imm[25]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[25]),
        .O(\mar[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_13 
       (.I0(imm[24]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[24]),
        .O(\mar[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_2 
       (.I0(curr_pc[27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[27]),
        .O(\neorv32_cpu_alu_inst/opa [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_3 
       (.I0(curr_pc[26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[26]),
        .O(\neorv32_cpu_alu_inst/opa [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_4 
       (.I0(curr_pc[25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[25]),
        .O(\neorv32_cpu_alu_inst/opa [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_5 
       (.I0(curr_pc[24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[24]),
        .O(\neorv32_cpu_alu_inst/opa [24]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_6 
       (.I0(DOADO[27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[27]),
        .I3(\mar[27]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_7 
       (.I0(DOADO[26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[26]),
        .I3(\mar[27]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_8 
       (.I0(DOADO[25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[25]),
        .I3(\mar[27]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_9 
       (.I0(DOADO[24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[24]),
        .I3(\mar[27]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_10 
       (.I0(imm[31]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[31]),
        .O(\mar[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_11 
       (.I0(imm[30]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[30]),
        .O(\mar[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_12 
       (.I0(imm[29]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[29]),
        .O(\mar[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_13 
       (.I0(imm[28]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[28]),
        .O(\mar[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_2 
       (.I0(curr_pc[31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[31]),
        .O(\neorv32_cpu_alu_inst/opa [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_3 
       (.I0(curr_pc[30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[30]),
        .O(\neorv32_cpu_alu_inst/opa [30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_4 
       (.I0(curr_pc[29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[29]),
        .O(\neorv32_cpu_alu_inst/opa [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_5 
       (.I0(curr_pc[28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[28]),
        .O(\neorv32_cpu_alu_inst/opa [28]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_6 
       (.I0(DOADO[31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[31]),
        .I3(\mar[31]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_7 
       (.I0(DOADO[30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[30]),
        .I3(\mar[31]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_8 
       (.I0(DOADO[29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[29]),
        .I3(\mar[31]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_9 
       (.I0(DOADO[28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[28]),
        .I3(\mar[31]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_10 
       (.I0(imm[1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .O(\mar[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_2 
       (.I0(curr_pc[3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[3]),
        .O(\neorv32_cpu_alu_inst/opa [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_3 
       (.I0(curr_pc[2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[2]),
        .O(\neorv32_cpu_alu_inst/opa [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_4 
       (.I0(curr_pc[1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[1]),
        .O(\neorv32_cpu_alu_inst/opa [1]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_6 
       (.I0(DOADO[3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[3]),
        .I3(\imm_o_reg[3]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_7 
       (.I0(DOADO[2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[2]),
        .I3(\imm_o_reg[2]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_8 
       (.I0(DOADO[1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[1]),
        .I3(\mar[3]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4B444BBBB4BBB444)) 
    \mar[3]_i_9 
       (.I0(\ctrl[alu_opa_mux] ),
        .I1(DOADO[0]),
        .I2(imm[0]),
        .I3(\ctrl[alu_opb_mux] ),
        .I4(DOBDO[0]),
        .I5(\ctrl[alu_sub] ),
        .O(\mar[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_10 
       (.I0(imm[7]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[7]),
        .O(\mar[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_11 
       (.I0(imm[6]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[6]),
        .O(\mar[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_12 
       (.I0(imm[5]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[5]),
        .O(\mar[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_2 
       (.I0(curr_pc[7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[7]),
        .O(\neorv32_cpu_alu_inst/opa [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_3 
       (.I0(curr_pc[6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[6]),
        .O(\neorv32_cpu_alu_inst/opa [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_4 
       (.I0(curr_pc[5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[5]),
        .O(\neorv32_cpu_alu_inst/opa [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_5 
       (.I0(curr_pc[4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[4]),
        .O(\neorv32_cpu_alu_inst/opa [4]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_6 
       (.I0(DOADO[7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[7]),
        .I3(\mar[7]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_7 
       (.I0(DOADO[6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[6]),
        .I3(\mar[7]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_8 
       (.I0(DOADO[5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[5]),
        .I3(\mar[7]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_9 
       (.I0(DOADO[4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[4]),
        .I3(\imm_o_reg[4]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[11]_i_1 
       (.CI(\mar_reg[7]_i_1_n_0 ),
        .CO({\mar_reg[11]_i_1_n_0 ,\mar_reg[11]_i_1_n_1 ,\mar_reg[11]_i_1_n_2 ,\mar_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [11:8]),
        .O(alu_add[11:8]),
        .S({\mar[11]_i_6_n_0 ,\mar[11]_i_7_n_0 ,\mar[11]_i_8_n_0 ,\mar[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[15]_i_1 
       (.CI(\mar_reg[11]_i_1_n_0 ),
        .CO({\mar_reg[15]_i_1_n_0 ,\mar_reg[15]_i_1_n_1 ,\mar_reg[15]_i_1_n_2 ,\mar_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [15:12]),
        .O(alu_add[15:12]),
        .S({\mar[15]_i_6_n_0 ,\mar[15]_i_7_n_0 ,\mar[15]_i_8_n_0 ,\mar[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[19]_i_1 
       (.CI(\mar_reg[15]_i_1_n_0 ),
        .CO({\mar_reg[19]_i_1_n_0 ,\mar_reg[19]_i_1_n_1 ,\mar_reg[19]_i_1_n_2 ,\mar_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [19:16]),
        .O(alu_add[19:16]),
        .S({\mar[19]_i_6_n_0 ,\mar[19]_i_7_n_0 ,\mar[19]_i_8_n_0 ,\mar[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[23]_i_1 
       (.CI(\mar_reg[19]_i_1_n_0 ),
        .CO({\mar_reg[23]_i_1_n_0 ,\mar_reg[23]_i_1_n_1 ,\mar_reg[23]_i_1_n_2 ,\mar_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [23:20]),
        .O(alu_add[23:20]),
        .S({\mar[23]_i_6_n_0 ,\mar[23]_i_7_n_0 ,\mar[23]_i_8_n_0 ,\mar[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[27]_i_1 
       (.CI(\mar_reg[23]_i_1_n_0 ),
        .CO({\mar_reg[27]_i_1_n_0 ,\mar_reg[27]_i_1_n_1 ,\mar_reg[27]_i_1_n_2 ,\mar_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [27:24]),
        .O(alu_add[27:24]),
        .S({\mar[27]_i_6_n_0 ,\mar[27]_i_7_n_0 ,\mar[27]_i_8_n_0 ,\mar[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[31]_i_1 
       (.CI(\mar_reg[27]_i_1_n_0 ),
        .CO({\mar_reg[31]_i_1_n_0 ,\mar_reg[31]_i_1_n_1 ,\mar_reg[31]_i_1_n_2 ,\mar_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [31:28]),
        .O(alu_add[31:28]),
        .S({\mar[31]_i_6_n_0 ,\mar[31]_i_7_n_0 ,\mar[31]_i_8_n_0 ,\mar[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mar_reg[3]_i_1_n_0 ,\mar_reg[3]_i_1_n_1 ,\mar_reg[3]_i_1_n_2 ,\mar_reg[3]_i_1_n_3 }),
        .CYINIT(\ctrl[alu_sub] ),
        .DI({\neorv32_cpu_alu_inst/opa [3:1],\mar_reg[3] }),
        .O(alu_add[3:0]),
        .S({\mar[3]_i_6_n_0 ,\mar[3]_i_7_n_0 ,\mar[3]_i_8_n_0 ,\mar[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[7]_i_1 
       (.CI(\mar_reg[3]_i_1_n_0 ),
        .CO({\mar_reg[7]_i_1_n_0 ,\mar_reg[7]_i_1_n_1 ,\mar_reg[7]_i_1_n_2 ,\mar_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [7:4]),
        .O(alu_add[7:4]),
        .S({\mar[7]_i_6_n_0 ,\mar[7]_i_7_n_0 ,\mar[7]_i_8_n_0 ,\mar[7]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF8A8)) 
    misaligned_i_1
       (.I0(alu_add[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(alu_add[1]),
        .O(\execute_engine_reg[ir][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \monitor[cnt][0]_i_1 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\monitor_reg[cnt_n_0_][0] ),
        .O(\monitor[cnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000060000000000)) 
    \monitor[cnt][1]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][0] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\monitor[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \monitor[cnt][2]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][1] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][2] ),
        .I3(\monitor[cnt][9]_i_2_n_0 ),
        .O(\monitor[cnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \monitor[cnt][3]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][2] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][1] ),
        .I3(\monitor[cnt][9]_i_2_n_0 ),
        .I4(\monitor_reg[cnt_n_0_][3] ),
        .O(\monitor[cnt][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \monitor[cnt][4]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][3] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\monitor_reg[cnt_n_0_][0] ),
        .I3(\monitor_reg[cnt_n_0_][2] ),
        .I4(\monitor_reg[cnt_n_0_][4] ),
        .I5(\monitor[cnt][9]_i_2_n_0 ),
        .O(\monitor[cnt][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA9AAAAAAAAAAAAA)) 
    \monitor[cnt][5]_i_1 
       (.I0(\monitor[cnt][5]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\monitor_reg[cnt_n_0_][5] ),
        .O(\monitor[cnt][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \monitor[cnt][5]_i_2 
       (.I0(\monitor_reg[cnt_n_0_][3] ),
        .I1(\monitor[cnt][9]_i_2_n_0 ),
        .I2(\monitor_reg[cnt_n_0_][1] ),
        .I3(\monitor_reg[cnt_n_0_][0] ),
        .I4(\monitor_reg[cnt_n_0_][2] ),
        .I5(\monitor_reg[cnt_n_0_][4] ),
        .O(\monitor[cnt][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AAAAAAAAAA)) 
    \monitor[cnt][6]_i_1 
       (.I0(\monitor[cnt][9]_i_3_n_0 ),
        .I1(\monitor_reg[cnt_n_0_][6] ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\monitor[cnt][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \monitor[cnt][7]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][6] ),
        .I1(\monitor[cnt][9]_i_3_n_0 ),
        .I2(\monitor[cnt][9]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .O(\monitor[cnt][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \monitor[cnt][8]_i_1 
       (.I0(\monitor[cnt][9]_i_3_n_0 ),
        .I1(\monitor_reg[cnt_n_0_][6] ),
        .I2(\monitor_reg[cnt_n_0_][7] ),
        .I3(\monitor[cnt][9]_i_2_n_0 ),
        .I4(\monitor_reg[cnt_n_0_][8] ),
        .O(\monitor[cnt][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h60A0A0A0A0A0A0A0)) 
    \monitor[cnt][9]_i_1 
       (.I0(\monitor[exc] ),
        .I1(\monitor_reg[cnt_n_0_][8] ),
        .I2(\monitor[cnt][9]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .I4(\monitor_reg[cnt_n_0_][6] ),
        .I5(\monitor[cnt][9]_i_3_n_0 ),
        .O(\monitor[cnt][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \monitor[cnt][9]_i_2 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .O(\monitor[cnt][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \monitor[cnt][9]_i_3 
       (.I0(\monitor[cnt][5]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\monitor_reg[cnt_n_0_][5] ),
        .O(\monitor[cnt][9]_i_3_n_0 ));
  FDCE \monitor_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][0]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][0] ));
  FDCE \monitor_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][1]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][1] ));
  FDCE \monitor_reg[cnt][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][2]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][2] ));
  FDCE \monitor_reg[cnt][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][3]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][3] ));
  FDCE \monitor_reg[cnt][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][4]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][4] ));
  FDCE \monitor_reg[cnt][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][5]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][5] ));
  FDCE \monitor_reg[cnt][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][6]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][6] ));
  FDCE \monitor_reg[cnt][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][7]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][7] ));
  FDCE \monitor_reg[cnt][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][8]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][8] ));
  FDCE \monitor_reg[cnt][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][9]_i_1_n_0 ),
        .Q(\monitor[exc] ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [11]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [12]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [11]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [13]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [12]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [14]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [15]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [16]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [17]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [16]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [18]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [17]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [19]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [18]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [20]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [19]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [2]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [21]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [20]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [22]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [21]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [23]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [22]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [24]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [23]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [25]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [24]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [26]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [25]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [27]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [26]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [28]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [27]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [29]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [28]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [30]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [29]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [3]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [31]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [30]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][31]_i_1 
       (.I0(DOADO[31]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\mul[add] [0]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [31]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][32]_i_1 
       (.I0(\mul[add] [1]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [32]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][33]_i_1 
       (.I0(\mul[add] [2]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [33]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][34]_i_1 
       (.I0(\mul[add] [3]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [34]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][35]_i_1 
       (.I0(\mul[add] [4]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [35]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][36]_i_1 
       (.I0(\mul[add] [5]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [36]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][37]_i_1 
       (.I0(\mul[add] [6]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [37]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][38]_i_1 
       (.I0(\mul[add] [7]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [38]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][39]_i_1 
       (.I0(\mul[add] [8]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [39]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [4]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][40]_i_1 
       (.I0(\mul[add] [9]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [40]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][41]_i_1 
       (.I0(\mul[add] [10]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [41]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][42]_i_1 
       (.I0(\mul[add] [11]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [42]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][43]_i_1 
       (.I0(\mul[add] [12]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [43]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][44]_i_1 
       (.I0(\mul[add] [13]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [44]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][45]_i_1 
       (.I0(\mul[add] [14]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [45]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][46]_i_1 
       (.I0(\mul[add] [15]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [46]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][47]_i_1 
       (.I0(\mul[add] [16]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [47]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][48]_i_1 
       (.I0(\mul[add] [17]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [48]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][49]_i_1 
       (.I0(\mul[add] [18]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [49]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [5]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][50]_i_1 
       (.I0(\mul[add] [19]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [50]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][51]_i_1 
       (.I0(\mul[add] [20]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [51]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][52]_i_1 
       (.I0(\mul[add] [21]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [52]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][53]_i_1 
       (.I0(\mul[add] [22]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [53]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][54]_i_1 
       (.I0(\mul[add] [23]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [54]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][55]_i_1 
       (.I0(\mul[add] [24]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [55]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][56]_i_1 
       (.I0(\mul[add] [25]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [56]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][57]_i_1 
       (.I0(\mul[add] [26]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [57]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][58]_i_1 
       (.I0(\mul[add] [27]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [58]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][59]_i_1 
       (.I0(\mul[add] [28]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [59]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [6]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][60]_i_1 
       (.I0(\mul[add] [29]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [60]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][61]_i_1 
       (.I0(\mul[add] [30]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [61]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][62]_i_1 
       (.I0(\mul[add] [31]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [62]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][63]_i_2 
       (.I0(\mul[add] [32]),
        .I1(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [63]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [7]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [8]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [9]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(\execute_engine_reg[ir][14]_rep__1_0 ),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [10]),
        .O(\execute_engine_reg[ir][14]_rep__1_2 [9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo \prefetch_buffer[0].prefetch_buffer_inst 
       (.CO(\issue_engine[ack]2 ),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_1 ),
        .DOC(\prefetch_buffer[1].prefetch_buffer_inst_n_13 ),
        .E(\prefetch_buffer[0].prefetch_buffer_inst_n_20 ),
        .\FSM_sequential_execute_engine_reg[state][0] (\prefetch_buffer[1].prefetch_buffer_inst_n_237 ),
        .\FSM_sequential_execute_engine_reg[state][0]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_16 ),
        .\FSM_sequential_execute_engine_reg[state][0]_1 (\FSM_sequential_execute_engine[state][3]_i_5_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_2 (\FSM_sequential_execute_engine[state][3]_i_6_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_3 (\FSM_sequential_execute_engine[state][3]_i_11_n_0 ),
        .Q(\execute_engine_reg[state] ),
        .clk(clk),
        .clk_0(rdata_o),
        .clk_1(\prefetch_buffer[0].prefetch_buffer_inst_n_23 ),
        .\csr[tdata1_rd] ({\csr[tdata1_rd] [22],\csr[tdata1_rd] [2]}),
        .\execute_engine[ir][25]_i_3 (\prefetch_buffer[1].prefetch_buffer_inst_n_243 ),
        .\execute_engine[ir][26]_i_5 (\prefetch_buffer[1].prefetch_buffer_inst_n_40 ),
        .\execute_engine[ir_nxt] (\execute_engine[ir_nxt] ),
        .\execute_engine_reg[next_pc][1] (\prefetch_buffer[0].prefetch_buffer_inst_n_38 ),
        .\execute_engine_reg[pc][1] (\execute_engine[pc][31]_i_2_n_0 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\ipb[we] (\ipb[we] ),
        .\issue_engine[valid]1 (\issue_engine[valid]1 ),
        .\issue_engine_enabled.issue_engine_reg[align] (\prefetch_buffer[0].prefetch_buffer_inst_n_18 ),
        .\issue_engine_enabled.issue_engine_reg[align]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_19 ),
        .\issue_engine_enabled.issue_engine_reg[align]_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_25 ),
        .\issue_engine_enabled.issue_engine_reg[align]_10 (\prefetch_buffer[0].prefetch_buffer_inst_n_35 ),
        .\issue_engine_enabled.issue_engine_reg[align]_11 (\prefetch_buffer[0].prefetch_buffer_inst_n_36 ),
        .\issue_engine_enabled.issue_engine_reg[align]_12 (\prefetch_buffer[0].prefetch_buffer_inst_n_37 ),
        .\issue_engine_enabled.issue_engine_reg[align]_13 (p_0_in),
        .\issue_engine_enabled.issue_engine_reg[align]_14 (\prefetch_buffer[1].prefetch_buffer_inst_n_240 ),
        .\issue_engine_enabled.issue_engine_reg[align]_2 (\prefetch_buffer[0].prefetch_buffer_inst_n_27 ),
        .\issue_engine_enabled.issue_engine_reg[align]_3 (\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .\issue_engine_enabled.issue_engine_reg[align]_4 (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .\issue_engine_enabled.issue_engine_reg[align]_5 (\prefetch_buffer[0].prefetch_buffer_inst_n_30 ),
        .\issue_engine_enabled.issue_engine_reg[align]_6 (\prefetch_buffer[0].prefetch_buffer_inst_n_31 ),
        .\issue_engine_enabled.issue_engine_reg[align]_7 (\prefetch_buffer[0].prefetch_buffer_inst_n_32 ),
        .\issue_engine_enabled.issue_engine_reg[align]_8 (\prefetch_buffer[0].prefetch_buffer_inst_n_33 ),
        .\issue_engine_enabled.issue_engine_reg[align]_9 (\prefetch_buffer[0].prefetch_buffer_inst_n_34 ),
        .\issue_engine_enabled.issue_engine_reg[align]__0 (\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .\r_pnt[1]_i_2_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_239 ),
        .\r_pnt_reg[0]_0 (r_nxt),
        .\r_pnt_reg[0]_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_15 ),
        .\r_pnt_reg[1]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_241 ),
        .rdata_o0_out({\prefetch_buffer[1].prefetch_buffer_inst_n_0 ,\prefetch_buffer[1].prefetch_buffer_inst_n_1 ,\prefetch_buffer[1].prefetch_buffer_inst_n_2 ,\prefetch_buffer[1].prefetch_buffer_inst_n_3 ,\prefetch_buffer[1].prefetch_buffer_inst_n_4 ,\prefetch_buffer[1].prefetch_buffer_inst_n_5 ,\prefetch_buffer[1].prefetch_buffer_inst_n_6 ,\prefetch_buffer[1].prefetch_buffer_inst_n_7 ,\prefetch_buffer[1].prefetch_buffer_inst_n_8 ,\prefetch_buffer[1].prefetch_buffer_inst_n_9 ,\prefetch_buffer[1].prefetch_buffer_inst_n_10 }),
        .rstn_sys(rstn_sys),
        .\trap_ctrl_reg[env_pending]__0 (\trap_ctrl_reg[env_pending]__0 ),
        .\trap_ctrl_reg[exc_buf][0] (\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .\trigger_module_enable.hw_trigger_fired_reg (\execute_engine[pc_we] ),
        .\w_pnt_reg[0]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_0 ),
        .\w_pnt_reg[0]_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_245 ),
        .\w_pnt_reg[1]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_26 ),
        .\w_pnt_reg[1]_1 (\fetch_engine_reg[pc_n_0_][1] ),
        .wdata_i({\cpu_i_rsp[err] ,\main_rsp[data] [15:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo_1 \prefetch_buffer[1].prefetch_buffer_inst 
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(\issue_engine[ack]2 ),
        .D(r_nxt),
        .DOC(\prefetch_buffer[1].prefetch_buffer_inst_n_13 ),
        .E(E),
        .\FSM_sequential_execute_engine[state][3]_i_8_0 ({p_16_in,\trap_ctrl_reg[exc_buf_n_0_][9] ,p_1_in,p_2_in_0,p_3_in_1,p_4_in,p_5_in,p_6_in,\trap_ctrl_reg[exc_buf][1]_0 ,\trap_ctrl_reg[exc_buf_n_0_][0] }),
        .\FSM_sequential_execute_engine_reg[state][0] (\FSM_sequential_execute_engine[state][3]_i_12_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][1] (\prefetch_buffer[1].prefetch_buffer_inst_n_239 ),
        .\FSM_sequential_execute_engine_reg[state][3] (\execute_engine_reg[state] ),
        .\FSM_sequential_execute_engine_reg[state][3]_i_7_0 ({\execute_engine_reg[next_pc_n_0_][31] ,\execute_engine_reg[next_pc_n_0_][30] ,\execute_engine_reg[next_pc_n_0_][29] ,\execute_engine_reg[next_pc_n_0_][28] ,\execute_engine_reg[next_pc_n_0_][27] ,\execute_engine_reg[next_pc_n_0_][26] ,\execute_engine_reg[next_pc_n_0_][25] ,\execute_engine_reg[next_pc_n_0_][24] ,\execute_engine_reg[next_pc_n_0_][23] ,\execute_engine_reg[next_pc_n_0_][22] ,\execute_engine_reg[next_pc_n_0_][21] ,\execute_engine_reg[next_pc_n_0_][20] ,\execute_engine_reg[next_pc_n_0_][19] ,\execute_engine_reg[next_pc_n_0_][18] ,\execute_engine_reg[next_pc_n_0_][17] ,\execute_engine_reg[next_pc_n_0_][16] ,\execute_engine_reg[next_pc_n_0_][15] ,\execute_engine_reg[next_pc_n_0_][14] ,\execute_engine_reg[next_pc_n_0_][13] ,\execute_engine_reg[next_pc_n_0_][12] ,\execute_engine_reg[next_pc_n_0_][11] ,\execute_engine_reg[next_pc_n_0_][10] ,\execute_engine_reg[next_pc_n_0_][9] ,\execute_engine_reg[next_pc_n_0_][8] ,\execute_engine_reg[next_pc_n_0_][7] ,\execute_engine_reg[next_pc_n_0_][6] ,\execute_engine_reg[next_pc_n_0_][5] ,\execute_engine_reg[next_pc_n_0_][4] ,\execute_engine_reg[next_pc_n_0_][3] ,\execute_engine_reg[next_pc_n_0_][2] ,p_0_in}),
        .\FSM_sequential_execute_engine_reg[state][3]_i_7_1 (\csr_reg[tdata2] ),
        .\FSM_sequential_fetch_engine[state][1]_i_2_0 (\FSM_sequential_fetch_engine[state][1]_i_2 ),
        .\FSM_sequential_fetch_engine[state][1]_i_2_1 (\FSM_sequential_fetch_engine[state][1]_i_2_0 ),
        .\FSM_sequential_fetch_engine_reg[state][0] (\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][1] (\prefetch_buffer[1].prefetch_buffer_inst_n_246 ),
        .\FSM_sequential_fetch_engine_reg[state][1]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_247 ),
        .Q(\prefetch_buffer[1].prefetch_buffer_inst_n_15 ),
        .WEA(WEA),
        .addr(addr),
        .\arbiter_reg[a_req] (\arbiter_reg[a_req] ),
        .\arbiter_reg[a_req]__0 (\arbiter_reg[a_req]__0 ),
        .\arbiter_reg[b_req] (\arbiter_reg[b_req] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .arbiter_req_reg(\ctrl[lsu_req] ),
        .arbiter_req_reg_0(\ctrl[cpu_trap] ),
        .arbiter_req_reg_1(arbiter_req_reg),
        .\bus_req_o_reg[ben][0] (\bus_req_o_reg[ben][0] ),
        .\bus_req_o_reg[ben][1] (\bus_req_o_reg[ben][1] ),
        .\bus_req_o_reg[ben][2] (\bus_req_o_reg[ben][2] ),
        .\bus_req_o_reg[data][0] (\bus_req_o_reg[data][0] ),
        .\bus_req_o_reg[rw] (\bus_req_o_reg[rw] ),
        .\bus_req_o_reg[rw]_0 (\bus_req_o_reg[rw]_0 ),
        .\bus_rsp_o[data] (\bus_rsp_o[data] ),
        .\bus_rsp_o[data][31]_i_3_0 (\bus_rsp_o[data][31]_i_3 ),
        .\bus_rsp_o_reg[data][0] (\bus_rsp_o_reg[data][0] ),
        .\bus_rsp_o_reg[data][10] (\bus_rsp_o_reg[data][10] ),
        .\bus_rsp_o_reg[data][11] (\bus_rsp_o_reg[data][11] ),
        .\bus_rsp_o_reg[data][13] (\bus_rsp_o_reg[data][13] ),
        .\bus_rsp_o_reg[data][15] (\bus_rsp_o_reg[data][15] ),
        .\bus_rsp_o_reg[data][15]_0 (\bus_rsp_o_reg[data][15]_0 ),
        .\bus_rsp_o_reg[data][17] (\bus_rsp_o_reg[data][17] ),
        .\bus_rsp_o_reg[data][19] (\bus_rsp_o_reg[data][19] ),
        .\bus_rsp_o_reg[data][1] (\bus_rsp_o_reg[data][1] ),
        .\bus_rsp_o_reg[data][20] (\bus_rsp_o_reg[data][20] ),
        .\bus_rsp_o_reg[data][21] (\bus_rsp_o_reg[data][21] ),
        .\bus_rsp_o_reg[data][22] (\bus_rsp_o_reg[data][22] ),
        .\bus_rsp_o_reg[data][23] (\bus_rsp_o_reg[data][23] ),
        .\bus_rsp_o_reg[data][24] (\bus_rsp_o_reg[data][24] ),
        .\bus_rsp_o_reg[data][25] (\bus_rsp_o_reg[data][25] ),
        .\bus_rsp_o_reg[data][27] (\bus_rsp_o_reg[data][27] ),
        .\bus_rsp_o_reg[data][28] (\bus_rsp_o_reg[data][28] ),
        .\bus_rsp_o_reg[data][29] (\bus_rsp_o_reg[data][29] ),
        .\bus_rsp_o_reg[data][2] (\bus_rsp_o_reg[data][2] ),
        .\bus_rsp_o_reg[data][30] (\bus_rsp_o_reg[data][30] ),
        .\bus_rsp_o_reg[data][30]_0 (\bus_rsp_o_reg[data][30]_0 ),
        .\bus_rsp_o_reg[data][31] (\bus_rsp_o_reg[data][31] ),
        .\bus_rsp_o_reg[data][31]_0 (\bus_rsp_o_reg[data][31]_0 ),
        .\bus_rsp_o_reg[data][31]_1 (\bus_rsp_o_reg[data][31]_1 ),
        .\bus_rsp_o_reg[data][4] (\bus_rsp_o_reg[data][4] ),
        .\bus_rsp_o_reg[data][5] (\bus_rsp_o_reg[data][5] ),
        .\bus_rsp_o_reg[data][6] (\bus_rsp_o_reg[data][6] ),
        .\bus_rsp_o_reg[data][7] (\bus_rsp_o_reg[data][7] ),
        .\bus_rsp_o_reg[data][8] (\bus_rsp_o_reg[data][8] ),
        .\bus_rsp_o_reg[data][9] (\bus_rsp_o_reg[data][9] ),
        .clk(clk),
        .cpu_debug(cpu_debug),
        .\ctrl_nxt[rf_wb_en] (\ctrl_nxt[rf_wb_en] ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[lsu_req] (\ctrl_reg[lsu_req]_0 ),
        .\ctrl_reg[rf_wb_en] (\ctrl[rf_wb_en]_i_2_n_0 ),
        .\ctrl_reg[rf_wb_en]_0 (\ctrl[rf_wb_en]_i_4_n_0 ),
        .data2(data2),
        .\dci[data_we] (\dci[data_we] ),
        .\dci[exception_ack] (\dci[exception_ack] ),
        .\dci[execute_ack] (\dci[execute_ack] ),
        .\dci[halt_ack] (\dci[halt_ack] ),
        .\dci[resume_ack] (\dci[resume_ack] ),
        .\dci_reg[data_reg][31] (\dci_reg[data_reg][31] ),
        .\debug_mode_enable.debug_ctrl_reg[running] (\debug_mode_enable.debug_ctrl_reg[running]_0 ),
        .\debug_mode_enable.debug_ctrl_reg[running]_0 (\debug_mode_enable.debug_ctrl_reg[running]_1 ),
        .\dm_ctrl_reg[pbuf_en]__0 (\dm_ctrl_reg[pbuf_en]__0 ),
        .\dmem_req[stb] (\dmem_req[stb] ),
        .empty(empty),
        .\execute_engine[ir][12]_i_3_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_31 ),
        .\execute_engine[ir][15]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_18 ),
        .\execute_engine[ir][20]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_33 ),
        .\execute_engine[ir][25]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_27 ),
        .\execute_engine[ir][26]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .\execute_engine[ir][26]_i_2_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_34 ),
        .\execute_engine[ir][7]_i_3_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_37 ),
        .\execute_engine_reg[ir][12] (\prefetch_buffer[0].prefetch_buffer_inst_n_36 ),
        .\execute_engine_reg[ir][15] (rdata_o),
        .\execute_engine_reg[ir][1] (\prefetch_buffer[0].prefetch_buffer_inst_n_30 ),
        .\execute_engine_reg[ir][2] (\prefetch_buffer[0].prefetch_buffer_inst_n_35 ),
        .\execute_engine_reg[ir][2]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_23 ),
        .\execute_engine_reg[ir][30] (\prefetch_buffer[0].prefetch_buffer_inst_n_19 ),
        .\execute_engine_reg[ir][30]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .\execute_engine_reg[ir][31] (\prefetch_buffer[0].prefetch_buffer_inst_n_32 ),
        .\fetch_engine_reg[pc][10] (\fetch_engine_reg[pc][10]_0 ),
        .\fetch_engine_reg[pc][11] (\fetch_engine_reg[pc][11]_0 ),
        .\fetch_engine_reg[pc][11]_0 (\fetch_engine_reg[pc][11]_1 ),
        .\fetch_engine_reg[pc][11]_1 (\fetch_engine_reg[pc][11]_2 ),
        .\fetch_engine_reg[pc][11]_2 (\fetch_engine_reg[pc][11]_3 ),
        .\fetch_engine_reg[pc][11]_3 (\fetch_engine_reg[pc][11]_4 ),
        .\fetch_engine_reg[pc][11]_4 (\fetch_engine_reg[pc][11]_5 ),
        .\fetch_engine_reg[pc][11]_5 (\fetch_engine_reg[pc][11]_6 ),
        .\fetch_engine_reg[pc][12] (\fetch_engine_reg[pc][12]_0 ),
        .\fetch_engine_reg[pc][12]_0 (\fetch_engine_reg[pc][12]_1 ),
        .\fetch_engine_reg[pc][14] (\fetch_engine_reg[pc][14]_0 ),
        .\fetch_engine_reg[pc][14]_0 (\fetch_engine_reg[pc][14]_1 ),
        .\fetch_engine_reg[pc][15] (\fetch_engine_reg[pc][15]_0 ),
        .\fetch_engine_reg[pc][16] (\fetch_engine_reg[pc][16]_0 ),
        .\fetch_engine_reg[pc][17] (\fetch_engine_reg[pc][17]_0 ),
        .\fetch_engine_reg[pc][17]_0 (\fetch_engine_reg[pc][17]_1 ),
        .\fetch_engine_reg[pc][17]_1 (\fetch_engine_reg[pc][17]_2 ),
        .\fetch_engine_reg[pc][17]_2 (\fetch_engine_reg[pc][17]_3 ),
        .\fetch_engine_reg[pc][2] (\fetch_engine_reg[pc][2]_0 ),
        .\fetch_engine_reg[pc][2]_0 (\fetch_engine_reg[pc][2]_1 ),
        .\fetch_engine_reg[pc][2]_1 (\fetch_engine_reg[pc][2]_2 ),
        .\fetch_engine_reg[pc][2]_2 (\fetch_engine_reg[pc][2]_3 ),
        .\fetch_engine_reg[pc][2]_3 (\fetch_engine_reg[pc][2]_4 ),
        .\fetch_engine_reg[pc][2]_4 (\fetch_engine_reg[pc][2]_5 ),
        .\fetch_engine_reg[pc][3] (\fetch_engine_reg[pc][3]_0 ),
        .\fetch_engine_reg[pc][3]_0 (\fetch_engine_reg[pc][3]_1 ),
        .\fetch_engine_reg[pc][3]_1 (\fetch_engine_reg[pc][3]_2 ),
        .\fetch_engine_reg[pc][3]_2 (\fetch_engine_reg[pc][3]_3 ),
        .\fetch_engine_reg[pc][4] (\fetch_engine_reg[pc][4]_0 ),
        .\fetch_engine_reg[pc][4]_0 (\fetch_engine_reg[pc][4]_1 ),
        .\fetch_engine_reg[pc][5] (\fetch_engine_reg[pc][5]_0 ),
        .\fetch_engine_reg[pc][5]_0 (\fetch_engine_reg[pc][5]_1 ),
        .\fetch_engine_reg[pc][6] (\fetch_engine_reg[pc][6]_0 ),
        .\fetch_engine_reg[pc][6]_0 (\fetch_engine_reg[pc][6]_1 ),
        .\fetch_engine_reg[pc][6]_1 (\fetch_engine_reg[pc][6]_2 ),
        .\fetch_engine_reg[pc][7] (\fetch_engine_reg[pc][7]_0 ),
        .\fetch_engine_reg[pc][7]_0 (\fetch_engine_reg[pc][7]_1 ),
        .\fetch_engine_reg[pc][8] (D),
        .\fetch_engine_reg[pc][8]_0 (\fetch_engine_reg[pc][8]_0 ),
        .\fetch_engine_reg[pc][8]_1 (\fetch_engine_reg[pc][8]_1 ),
        .\fetch_engine_reg[pc][8]_2 (\fetch_engine_reg[pc][8]_2 ),
        .\fetch_engine_reg[pc][8]_3 (\fetch_engine_reg[pc][8]_3 ),
        .\fetch_engine_reg[pc][9] (\fetch_engine_reg[pc][9]_0 ),
        .\fetch_engine_reg[pc][9]_0 (\fetch_engine_reg[pc][9]_1 ),
        .\fetch_engine_reg[pc][9]_1 (\fetch_engine_reg[pc][9]_2 ),
        .\fetch_engine_reg[pc][9]_2 (\fetch_engine_reg[pc][9]_3 ),
        .\fetch_engine_reg[restart] (\prefetch_buffer[1].prefetch_buffer_inst_n_245 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\fetch_engine_reg[state] (\fetch_engine_reg[state] ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\ipb[we] (\ipb[we] ),
        .irq_active_reg(irq_active_reg),
        .irq_active_reg_0(\trap_ctrl_reg[irq_pnd][11]_0 [5]),
        .\irq_pending_reg[0] (\irq_pending_reg[0] ),
        .\issue_engine[valid]1 (\issue_engine[valid]1 ),
        .\issue_engine_enabled.issue_engine_reg[align] (\prefetch_buffer[1].prefetch_buffer_inst_n_40 ),
        .\issue_engine_enabled.issue_engine_reg[align]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_243 ),
        .\issue_engine_enabled.issue_engine_reg[align]_1 ({\prefetch_buffer[1].prefetch_buffer_inst_n_248 ,\prefetch_buffer[1].prefetch_buffer_inst_n_249 ,\prefetch_buffer[1].prefetch_buffer_inst_n_250 ,\prefetch_buffer[1].prefetch_buffer_inst_n_251 ,\prefetch_buffer[1].prefetch_buffer_inst_n_252 ,\prefetch_buffer[1].prefetch_buffer_inst_n_253 ,\prefetch_buffer[1].prefetch_buffer_inst_n_254 ,\prefetch_buffer[1].prefetch_buffer_inst_n_255 ,\prefetch_buffer[1].prefetch_buffer_inst_n_256 ,\prefetch_buffer[1].prefetch_buffer_inst_n_257 ,\prefetch_buffer[1].prefetch_buffer_inst_n_258 ,\prefetch_buffer[1].prefetch_buffer_inst_n_259 ,\prefetch_buffer[1].prefetch_buffer_inst_n_260 ,\prefetch_buffer[1].prefetch_buffer_inst_n_261 ,\prefetch_buffer[1].prefetch_buffer_inst_n_262 ,\prefetch_buffer[1].prefetch_buffer_inst_n_263 ,\prefetch_buffer[1].prefetch_buffer_inst_n_264 ,\prefetch_buffer[1].prefetch_buffer_inst_n_265 ,\prefetch_buffer[1].prefetch_buffer_inst_n_266 ,\prefetch_buffer[1].prefetch_buffer_inst_n_267 ,\prefetch_buffer[1].prefetch_buffer_inst_n_268 ,\prefetch_buffer[1].prefetch_buffer_inst_n_269 ,\prefetch_buffer[1].prefetch_buffer_inst_n_270 ,\prefetch_buffer[1].prefetch_buffer_inst_n_271 ,\prefetch_buffer[1].prefetch_buffer_inst_n_272 ,\prefetch_buffer[1].prefetch_buffer_inst_n_273 ,\prefetch_buffer[1].prefetch_buffer_inst_n_274 ,\prefetch_buffer[1].prefetch_buffer_inst_n_275 ,\prefetch_buffer[1].prefetch_buffer_inst_n_276 ,\prefetch_buffer[1].prefetch_buffer_inst_n_277 ,\prefetch_buffer[1].prefetch_buffer_inst_n_278 ,\prefetch_buffer[1].prefetch_buffer_inst_n_279 }),
        .\issue_engine_enabled.issue_engine_reg[align]_2 (\prefetch_buffer[1].prefetch_buffer_inst_n_281 ),
        .\issue_engine_enabled.issue_engine_reg[align]_3 (\prefetch_buffer[1].prefetch_buffer_inst_n_282 ),
        .\issue_engine_enabled.issue_engine_reg[align]_4 (\prefetch_buffer[1].prefetch_buffer_inst_n_283 ),
        .\issue_engine_enabled.issue_engine_reg[align]__0 (\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .\keeper[busy]1__1 (\keeper[busy]1__1 ),
        .\keeper_reg[busy] (\keeper_reg[busy] ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .\keeper_reg[err] (\fetch_engine[pc] ),
        .m_axi_araddr(m_axi_araddr),
        .\m_axi_araddr[31] ({\cpu_i_req[addr] ,\fetch_engine_reg[pc_n_0_][1] }),
        .\m_axi_araddr[31]_0 (\m_axi_araddr[31] [31:2]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_0(m_axi_awvalid_0),
        .m_axi_bready(m_axi_bready),
        .m_axi_rready(m_axi_rready),
        .m_axi_rready_0(m_axi_rready_0),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wvalid_0(m_axi_wvalid_0),
        .\main_rsp[ack] (\main_rsp[ack] ),
        .\main_rsp[data] (\main_rsp[data] [31:16]),
        .\main_rsp[err] (\main_rsp[err] ),
        .misaligned(misaligned),
        .\nclr_pending_reg[0] (\nclr_pending_reg[0] ),
        .p_0_in__0(p_0_in__0),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .pending(pending),
        .pending_reg(\prefetch_buffer[1].prefetch_buffer_inst_n_16 ),
        .pending_reg_0(pending_reg),
        .port_sel_reg(port_sel_reg),
        .\r_pnt_reg[1]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_240 ),
        .\r_pnt_reg[1]_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_25 ),
        .rdata_o0_out({\prefetch_buffer[1].prefetch_buffer_inst_n_0 ,\prefetch_buffer[1].prefetch_buffer_inst_n_1 ,\prefetch_buffer[1].prefetch_buffer_inst_n_2 ,\prefetch_buffer[1].prefetch_buffer_inst_n_3 ,\prefetch_buffer[1].prefetch_buffer_inst_n_4 ,\prefetch_buffer[1].prefetch_buffer_inst_n_5 ,\prefetch_buffer[1].prefetch_buffer_inst_n_6 ,\prefetch_buffer[1].prefetch_buffer_inst_n_7 ,\prefetch_buffer[1].prefetch_buffer_inst_n_8 ,\prefetch_buffer[1].prefetch_buffer_inst_n_9 ,\prefetch_buffer[1].prefetch_buffer_inst_n_10 }),
        .rden0(rden0),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over] (\rx_engine_reg[over] ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\trap_ctrl_reg[env_pending] (\prefetch_buffer[1].prefetch_buffer_inst_n_237 ),
        .\trap_ctrl_reg[env_pending]__0 (\trap_ctrl_reg[env_pending]__0 ),
        .\trap_ctrl_reg[exc_buf][4] (\prefetch_buffer[1].prefetch_buffer_inst_n_238 ),
        .\trap_ctrl_reg[exc_buf][5] (\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .\w_pnt_reg[0]_0 (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_241 ),
        .\w_pnt_reg[0]_2 (\w_pnt_reg[0]_0 ),
        .\w_pnt_reg[0]_3 (\w_pnt_reg[0]_1 ),
        .\w_pnt_reg[0]_4 (\m_axi_araddr[31]_INST_0_i_2_n_0 ),
        .\w_pnt_reg[0]_5 (\prefetch_buffer[0].prefetch_buffer_inst_n_26 ),
        .\w_pnt_reg[0]_6 (\m_axi_araddr[31]_INST_0_i_5_n_0 ),
        .\w_pnt_reg[0]_7 (\w_pnt_reg[0]_2 ),
        .\w_pnt_reg[0]_8 (\prefetch_buffer[0].prefetch_buffer_inst_n_0 ),
        .wdata_i(\cpu_i_rsp[err] ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[16]_i_1 
       (.I0(\main_rsp[data] [16]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[17]_i_1 
       (.I0(\main_rsp[data] [17]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[18]_i_1 
       (.I0(\main_rsp[data] [18]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[19]_i_1 
       (.I0(\main_rsp[data] [19]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[20]_i_1 
       (.I0(\main_rsp[data] [20]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[21]_i_1 
       (.I0(\main_rsp[data] [21]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[22]_i_1 
       (.I0(\main_rsp[data] [22]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[24]_i_1 
       (.I0(\main_rsp[data] [24]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[25]_i_1 
       (.I0(\main_rsp[data] [25]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[26]_i_1 
       (.I0(\main_rsp[data] [26]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[27]_i_1 
       (.I0(\main_rsp[data] [27]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[28]_i_1 
       (.I0(\main_rsp[data] [28]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[29]_i_1 
       (.I0(\main_rsp[data] [29]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[30]_i_1 
       (.I0(\main_rsp[data] [30]),
        .I1(Q[1]),
        .I2(arbiter_req_reg),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(\execute_engine_reg[ir][13]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hAAA80008)) 
    \rdata_o[30]_i_2 
       (.I0(\execute_engine_reg[ir][13]_2 ),
        .I1(\rdata_o_reg[30] ),
        .I2(Q[0]),
        .I3(\m_axi_araddr[31] [0]),
        .I4(\rdata_o_reg[30]_0 ),
        .O(\rdata_o[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata_o[31]_i_4 
       (.I0(Q[1]),
        .I1(arbiter_req_reg),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .O(\execute_engine_reg[ir][13]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata_o[6]_i_4 
       (.I0(Q[0]),
        .I1(\m_axi_araddr[31] [0]),
        .O(\execute_engine_reg[ir][12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \rdata_o[7]_i_2 
       (.I0(Q[1]),
        .I1(arbiter_req_reg),
        .I2(\m_axi_araddr[31] [0]),
        .I3(Q[0]),
        .O(\execute_engine_reg[ir][13]_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [4]));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_101 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[18]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[18]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[18]),
        .O(\register_file_fpga.reg_file_reg_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_103 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[17]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[17]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[17]),
        .O(\register_file_fpga.reg_file_reg_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_105 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[16]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[16]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[16]),
        .O(\register_file_fpga.reg_file_reg_i_105_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_107 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[15]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[15]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[15]),
        .O(\register_file_fpga.reg_file_reg_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_109 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[14]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[14]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[14]),
        .O(\register_file_fpga.reg_file_reg_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_111 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[13]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[13]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[13]),
        .O(\register_file_fpga.reg_file_reg_i_111_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_113 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[12]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[12]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[12]),
        .O(\register_file_fpga.reg_file_reg_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_115 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[11]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[11]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[11]),
        .O(\register_file_fpga.reg_file_reg_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_117 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[10]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[10]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[10]),
        .O(\register_file_fpga.reg_file_reg_i_117_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_119 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[9]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[9]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[9]),
        .O(\register_file_fpga.reg_file_reg_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_121 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[8]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[8]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[8]),
        .O(\register_file_fpga.reg_file_reg_i_121_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_123 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[7]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[7]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_i_123_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_125 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[6]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[6]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_i_125_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_127 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[5]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[5]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_129 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[4]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[4]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_131 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[3]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[3]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_133 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[2]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[2]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_i_133_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_135 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[1]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[1]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_i_135_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_136 
       (.CI(\mar_reg[31]_i_1_n_0 ),
        .CO(\NLW_register_file_fpga.reg_file_reg_i_136_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_file_fpga.reg_file_reg_i_136_O_UNCONNECTED [3:1],\register_file_fpga.reg_file_reg_i_136_n_7 }),
        .S({1'b0,1'b0,1'b0,\register_file_fpga.reg_file_reg_i_169_n_0 }));
  LUT6 #(
    .INIT(64'hC9C6C9C9C9C6C6C6)) 
    \register_file_fpga.reg_file_reg_i_169 
       (.I0(\mar[31]_i_10_n_0 ),
        .I1(\ctrl[alu_sub] ),
        .I2(\ctrl[alu_unsigned] ),
        .I3(curr_pc[31]),
        .I4(\ctrl[alu_opa_mux] ),
        .I5(DOADO[31]),
        .O(\register_file_fpga.reg_file_reg_i_169_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_2 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_3 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \register_file_fpga.reg_file_reg_i_38 
       (.I0(\neorv32_cpu_regfile_inst/rd_zero__3 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I3(\ctrl_reg[rf_wb_en]__0 ),
        .I4(\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .I5(\ctrl[rf_zero_we] ),
        .O(\trap_ctrl_reg[exc_buf][1]_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \register_file_fpga.reg_file_reg_i_39 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I2(\ctrl_reg[rf_wb_en]__0 ),
        .I3(\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .O(\ctrl[rf_wb_en] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_4 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [1]));
  MUXF7 \register_file_fpga.reg_file_reg_i_40 
       (.I0(\register_file_fpga.reg_file_reg_5 ),
        .I1(\register_file_fpga.reg_file_reg_i_75_n_0 ),
        .O(alu_res[30]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_41 
       (.I0(\register_file_fpga.reg_file_reg_6 ),
        .I1(\register_file_fpga.reg_file_reg_i_77_n_0 ),
        .O(alu_res[29]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_42 
       (.I0(\register_file_fpga.reg_file_reg_7 ),
        .I1(\register_file_fpga.reg_file_reg_i_79_n_0 ),
        .O(alu_res[28]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_43 
       (.I0(\register_file_fpga.reg_file_reg_8 ),
        .I1(\register_file_fpga.reg_file_reg_i_81_n_0 ),
        .O(alu_res[27]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_44 
       (.I0(\register_file_fpga.reg_file_reg_9 ),
        .I1(\register_file_fpga.reg_file_reg_i_83_n_0 ),
        .O(alu_res[26]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_45 
       (.I0(\register_file_fpga.reg_file_reg_10 ),
        .I1(\register_file_fpga.reg_file_reg_i_85_n_0 ),
        .O(alu_res[25]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_46 
       (.I0(\register_file_fpga.reg_file_reg_11 ),
        .I1(\register_file_fpga.reg_file_reg_i_87_n_0 ),
        .O(alu_res[24]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_47 
       (.I0(\register_file_fpga.reg_file_reg_12 ),
        .I1(\register_file_fpga.reg_file_reg_i_89_n_0 ),
        .O(alu_res[23]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_48 
       (.I0(\register_file_fpga.reg_file_reg_13 ),
        .I1(\register_file_fpga.reg_file_reg_i_91_n_0 ),
        .O(alu_res[22]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_49 
       (.I0(\register_file_fpga.reg_file_reg_14 ),
        .I1(\register_file_fpga.reg_file_reg_i_93_n_0 ),
        .O(alu_res[21]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_5 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [0]));
  MUXF7 \register_file_fpga.reg_file_reg_i_50 
       (.I0(\register_file_fpga.reg_file_reg_15 ),
        .I1(\register_file_fpga.reg_file_reg_i_95_n_0 ),
        .O(alu_res[20]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_51 
       (.I0(\register_file_fpga.reg_file_reg_16 ),
        .I1(\register_file_fpga.reg_file_reg_i_97_n_0 ),
        .O(alu_res[19]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_52 
       (.I0(\register_file_fpga.reg_file_reg_17 ),
        .I1(\register_file_fpga.reg_file_reg_i_99_n_0 ),
        .O(alu_res[18]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_53 
       (.I0(\register_file_fpga.reg_file_reg_18 ),
        .I1(\register_file_fpga.reg_file_reg_i_101_n_0 ),
        .O(alu_res[17]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_54 
       (.I0(\register_file_fpga.reg_file_reg_19 ),
        .I1(\register_file_fpga.reg_file_reg_i_103_n_0 ),
        .O(alu_res[16]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_55 
       (.I0(\register_file_fpga.reg_file_reg_20 ),
        .I1(\register_file_fpga.reg_file_reg_i_105_n_0 ),
        .O(alu_res[15]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_56 
       (.I0(\register_file_fpga.reg_file_reg_21 ),
        .I1(\register_file_fpga.reg_file_reg_i_107_n_0 ),
        .O(alu_res[14]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_57 
       (.I0(\register_file_fpga.reg_file_reg_22 ),
        .I1(\register_file_fpga.reg_file_reg_i_109_n_0 ),
        .O(alu_res[13]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_58 
       (.I0(\register_file_fpga.reg_file_reg_23 ),
        .I1(\register_file_fpga.reg_file_reg_i_111_n_0 ),
        .O(alu_res[12]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_59 
       (.I0(\register_file_fpga.reg_file_reg_24 ),
        .I1(\register_file_fpga.reg_file_reg_i_113_n_0 ),
        .O(alu_res[11]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_60 
       (.I0(\register_file_fpga.reg_file_reg_25 ),
        .I1(\register_file_fpga.reg_file_reg_i_115_n_0 ),
        .O(alu_res[10]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_61 
       (.I0(\register_file_fpga.reg_file_reg_26 ),
        .I1(\register_file_fpga.reg_file_reg_i_117_n_0 ),
        .O(alu_res[9]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_62 
       (.I0(\register_file_fpga.reg_file_reg_27 ),
        .I1(\register_file_fpga.reg_file_reg_i_119_n_0 ),
        .O(alu_res[8]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_63 
       (.I0(\register_file_fpga.reg_file_reg_28 ),
        .I1(\register_file_fpga.reg_file_reg_i_121_n_0 ),
        .O(alu_res[7]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_64 
       (.I0(\register_file_fpga.reg_file_reg_29 ),
        .I1(\register_file_fpga.reg_file_reg_i_123_n_0 ),
        .O(alu_res[6]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_65 
       (.I0(\register_file_fpga.reg_file_reg_30 ),
        .I1(\register_file_fpga.reg_file_reg_i_125_n_0 ),
        .O(alu_res[5]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_66 
       (.I0(\register_file_fpga.reg_file_reg_31 ),
        .I1(\register_file_fpga.reg_file_reg_i_127_n_0 ),
        .O(alu_res[4]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_67 
       (.I0(\register_file_fpga.reg_file_reg_1 ),
        .I1(\register_file_fpga.reg_file_reg_i_129_n_0 ),
        .O(alu_res[3]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_68 
       (.I0(\register_file_fpga.reg_file_reg_2 ),
        .I1(\register_file_fpga.reg_file_reg_i_131_n_0 ),
        .O(alu_res[2]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_69 
       (.I0(\register_file_fpga.reg_file_reg_3 ),
        .I1(\register_file_fpga.reg_file_reg_i_133_n_0 ),
        .O(alu_res[1]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_70 
       (.I0(\register_file_fpga.reg_file_reg_4 ),
        .I1(\register_file_fpga.reg_file_reg_i_135_n_0 ),
        .O(alu_res[0]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  LUT5 #(
    .INIT(32'hCFA000A0)) 
    \register_file_fpga.reg_file_reg_i_71 
       (.I0(alu_add[0]),
        .I1(\register_file_fpga.reg_file_reg_i_136_n_7 ),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl_reg[alu_op][2]_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_32 ),
        .O(\ctrl_reg[alu_op][0]_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_72 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[0]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[0]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[0]),
        .O(\ctrl_reg[alu_op][1]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \register_file_fpga.reg_file_reg_i_73 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(\ctrl[rf_rd] [1]),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_rd] [4]),
        .I4(\ctrl[rf_rd] [2]),
        .O(\neorv32_cpu_regfile_inst/rd_zero__3 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_75 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[31]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[31]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[31]),
        .O(\register_file_fpga.reg_file_reg_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_77 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[30]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[30]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[30]),
        .O(\register_file_fpga.reg_file_reg_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_79 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[29]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[29]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[29]),
        .O(\register_file_fpga.reg_file_reg_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_81 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[28]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[28]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[28]),
        .O(\register_file_fpga.reg_file_reg_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_83 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[27]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[27]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[27]),
        .O(\register_file_fpga.reg_file_reg_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_85 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[26]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[26]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[26]),
        .O(\register_file_fpga.reg_file_reg_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_87 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[25]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[25]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[25]),
        .O(\register_file_fpga.reg_file_reg_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_89 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[24]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[24]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[24]),
        .O(\register_file_fpga.reg_file_reg_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_91 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[23]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[23]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[23]),
        .O(\register_file_fpga.reg_file_reg_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_93 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[22]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[22]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[22]),
        .O(\register_file_fpga.reg_file_reg_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_95 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[21]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[21]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[21]),
        .O(\register_file_fpga.reg_file_reg_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_97 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[20]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[20]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[20]),
        .O(\register_file_fpga.reg_file_reg_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_99 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[19]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[19]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[19]),
        .O(\register_file_fpga.reg_file_reg_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \serial_shifter.shifter[cnt][0]_i_1 
       (.I0(imm[0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[0]),
        .I3(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .O(\imm_o_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \serial_shifter.shifter[cnt][1]_i_1 
       (.I0(imm[1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .I3(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .I5(\serial_shifter.shifter_reg[cnt][1] [1]),
        .O(\imm_o_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][2]_i_2 
       (.I0(imm[2]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[2]),
        .O(\imm_o_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][3]_i_2 
       (.I0(imm[3]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[3]),
        .O(\imm_o_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][4]_i_2 
       (.I0(imm[4]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[4]),
        .O(\imm_o_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \serial_shifter.shifter[sreg][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(\register_file_fpga.reg_file_reg_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [11]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [9]),
        .O(\register_file_fpga.reg_file_reg_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [12]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [10]),
        .O(\register_file_fpga.reg_file_reg_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [13]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [11]),
        .O(\register_file_fpga.reg_file_reg_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [14]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [12]),
        .O(\register_file_fpga.reg_file_reg_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [15]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [13]),
        .O(\register_file_fpga.reg_file_reg_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [16]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [14]),
        .O(\register_file_fpga.reg_file_reg_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [17]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [15]),
        .O(\register_file_fpga.reg_file_reg_0 [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [18]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [16]),
        .O(\register_file_fpga.reg_file_reg_0 [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [19]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [17]),
        .O(\register_file_fpga.reg_file_reg_0 [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [20]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [18]),
        .O(\register_file_fpga.reg_file_reg_0 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [2]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [0]),
        .O(\register_file_fpga.reg_file_reg_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [21]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [19]),
        .O(\register_file_fpga.reg_file_reg_0 [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [22]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [20]),
        .O(\register_file_fpga.reg_file_reg_0 [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [23]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [21]),
        .O(\register_file_fpga.reg_file_reg_0 [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [24]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [22]),
        .O(\register_file_fpga.reg_file_reg_0 [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [25]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [23]),
        .O(\register_file_fpga.reg_file_reg_0 [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [26]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [24]),
        .O(\register_file_fpga.reg_file_reg_0 [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [27]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [25]),
        .O(\register_file_fpga.reg_file_reg_0 [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [28]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [26]),
        .O(\register_file_fpga.reg_file_reg_0 [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [29]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [27]),
        .O(\register_file_fpga.reg_file_reg_0 [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [30]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [28]),
        .O(\register_file_fpga.reg_file_reg_0 [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(\register_file_fpga.reg_file_reg_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [29]),
        .O(\register_file_fpga.reg_file_reg_0 [30]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \serial_shifter.shifter[sreg][31]_i_2 
       (.I0(DOADO[31]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\ctrl[ir_funct12] ),
        .I3(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I4(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I5(\serial_shifter.shifter_reg[sreg][31] [30]),
        .O(\register_file_fpga.reg_file_reg_0 [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [4]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [2]),
        .O(\register_file_fpga.reg_file_reg_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [5]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [3]),
        .O(\register_file_fpga.reg_file_reg_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [6]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [4]),
        .O(\register_file_fpga.reg_file_reg_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [7]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [5]),
        .O(\register_file_fpga.reg_file_reg_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [8]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [6]),
        .O(\register_file_fpga.reg_file_reg_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [9]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [7]),
        .O(\register_file_fpga.reg_file_reg_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [10]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [8]),
        .O(\register_file_fpga.reg_file_reg_0 [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFEFFFF)) 
    \trap_ctrl[cause][0]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(p_6_in),
        .I2(p_5_in),
        .I3(\trap_ctrl[cause][0]_i_2_n_0 ),
        .I4(\trap_ctrl[cause][1]_i_3_n_0 ),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101FF0101)) 
    \trap_ctrl[cause][0]_i_2 
       (.I0(\trap_ctrl[cause][0]_i_3_n_0 ),
        .I1(p_3_in_1),
        .I2(p_4_in),
        .I3(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I4(p_11_in),
        .I5(p_12_in),
        .O(\trap_ctrl[cause][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000000D)) 
    \trap_ctrl[cause][0]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I1(p_16_in),
        .I2(p_1_in),
        .I3(p_0_in53_in),
        .I4(p_2_in_0),
        .O(\trap_ctrl[cause][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \trap_ctrl[cause][1]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(\trap_ctrl[cause][1]_i_2_n_0 ),
        .I2(p_5_in),
        .I3(p_6_in),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I5(\trap_ctrl[cause][1]_i_3_n_0 ),
        .O(\trap_ctrl[cause][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hBBBA)) 
    \trap_ctrl[cause][1]_i_2 
       (.I0(\trap_ctrl[cause][1]_i_4_n_0 ),
        .I1(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I2(p_12_in),
        .I3(p_11_in),
        .O(\trap_ctrl[cause][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF01FF)) 
    \trap_ctrl[cause][1]_i_3 
       (.I0(p_15_in),
        .I1(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I2(p_16_in9_in),
        .I3(\trap_ctrl[cause][1]_i_5_n_0 ),
        .I4(\trap_ctrl[cause][4]_i_3_n_0 ),
        .O(\trap_ctrl[cause][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF54)) 
    \trap_ctrl[cause][1]_i_4 
       (.I0(p_1_in),
        .I1(p_0_in53_in),
        .I2(p_16_in),
        .I3(p_2_in_0),
        .I4(p_3_in_1),
        .I5(p_4_in),
        .O(\trap_ctrl[cause][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \trap_ctrl[cause][1]_i_5 
       (.I0(p_11_in),
        .I1(p_12_in),
        .I2(p_6_in6_in),
        .O(\trap_ctrl[cause][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000200AAAAAAAA)) 
    \trap_ctrl[cause][2]_i_1 
       (.I0(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I1(p_15_in),
        .I2(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I3(p_16_in9_in),
        .I4(\trap_ctrl[cause][2]_i_2_n_0 ),
        .I5(\trap_ctrl[cause][2]_i_3_n_0 ),
        .O(\trap_ctrl[cause][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[cause][2]_i_2 
       (.I0(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I1(p_6_in6_in),
        .I2(p_12_in),
        .I3(p_11_in),
        .O(\trap_ctrl[cause][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    \trap_ctrl[cause][2]_i_3 
       (.I0(p_2_in54_in),
        .I1(p_0_in53_in),
        .I2(p_1_in),
        .I3(p_16_in),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I5(\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .O(\trap_ctrl[cause][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \trap_ctrl[cause][3]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I2(p_6_in),
        .I3(\trap_ctrl[cause][3]_i_2_n_0 ),
        .O(\trap_ctrl[cause][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000000)) 
    \trap_ctrl[cause][3]_i_2 
       (.I0(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I1(p_12_in),
        .I2(p_11_in),
        .I3(p_15_in),
        .I4(p_6_in6_in),
        .I5(\trap_ctrl[cause][4]_i_2_n_0 ),
        .O(\trap_ctrl[cause][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h22222220)) 
    \trap_ctrl[cause][4]_i_1 
       (.I0(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I1(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I2(p_11_in),
        .I3(p_12_in),
        .I4(p_6_in6_in),
        .O(\trap_ctrl[cause][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \trap_ctrl[cause][4]_i_2 
       (.I0(p_6_in),
        .I1(p_5_in),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I3(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[cause][4]_i_3 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .I1(p_0_in53_in),
        .I2(p_2_in54_in),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I4(p_16_in),
        .O(\trap_ctrl[cause][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \trap_ctrl[cause][5]_i_1 
       (.I0(p_0_in53_in),
        .I1(p_2_in54_in),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I3(p_16_in),
        .I4(\trap_ctrl[cause][6]_i_2_n_0 ),
        .O(\trap_ctrl[cause][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h00F1)) 
    \trap_ctrl[cause][6]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I1(p_16_in),
        .I2(p_0_in53_in),
        .I3(\trap_ctrl[cause][6]_i_2_n_0 ),
        .O(\trap_ctrl[cause][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \trap_ctrl[cause][6]_i_2 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .I1(\trap_ctrl[cause][4]_i_3_n_0 ),
        .I2(\FSM_sequential_execute_engine[state][3]_i_14_n_0 ),
        .I3(\trap_ctrl[cause][4]_i_2_n_0 ),
        .O(\trap_ctrl[cause][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF3FF00000200)) 
    \trap_ctrl[env_entered]_i_1 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [2]),
        .I5(\trap_ctrl_reg[env_entered]__0 ),
        .O(\trap_ctrl[env_entered]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEAEEEE)) 
    \trap_ctrl[env_pending]_i_1 
       (.I0(\trap_ctrl[env_pending] ),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\trap_ctrl[env_pending]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00F2)) 
    \trap_ctrl[env_pending]_i_2 
       (.I0(\trap_ctrl[env_pending]_i_3_n_0 ),
        .I1(\trap_ctrl[env_pending]_i_4_n_0 ),
        .I2(\trap_ctrl[env_pending]_i_5_n_0 ),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(\trap_ctrl[env_pending] ));
  LUT5 #(
    .INIT(32'hFFEAAAAA)) 
    \trap_ctrl[env_pending]_i_3 
       (.I0(\csr[re]_i_2_n_0 ),
        .I1(p_2_in54_in),
        .I2(\trap_ctrl_reg[env_entered]__0 ),
        .I3(p_0_in53_in),
        .I4(\ctrl_nxt[rf_zero_we] ),
        .O(\trap_ctrl[env_pending]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFD)) 
    \trap_ctrl[env_pending]_i_4 
       (.I0(\csr_reg[mstatus_mie]__0 ),
        .I1(\csr_reg[dcsr_step]__0 ),
        .I2(cpu_debug),
        .I3(\FSM_sequential_execute_engine[state][3]_i_14_n_0 ),
        .I4(p_0_in53_in),
        .I5(p_2_in54_in),
        .O(\trap_ctrl[env_pending]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \trap_ctrl[env_pending]_i_5 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_236 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\prefetch_buffer[1].prefetch_buffer_inst_n_238 ),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I5(p_16_in),
        .O(\trap_ctrl[env_pending]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4454444444444444)) 
    \trap_ctrl[exc_buf][10]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_16_in),
        .I2(\csr[tdata1_rd] [27]),
        .I3(cpu_debug),
        .I4(\csr[tdata1_rd] [12]),
        .I5(\trap_ctrl[exc_buf][10]_i_3_n_0 ),
        .O(\trap_ctrl[exc_buf][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \trap_ctrl[exc_buf][10]_i_2 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .O(\ctrl[cpu_trap] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trap_ctrl[exc_buf][10]_i_3 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_11_n_0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\prefetch_buffer[1].prefetch_buffer_inst_n_237 ),
        .O(\trap_ctrl[exc_buf][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFF700000CC0)) 
    \trap_ctrl[exc_buf][1]_i_1 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888A8A8A)) 
    \trap_ctrl[exc_buf][1]_i_10 
       (.I0(Q[7]),
        .I1(\trap_ctrl[exc_buf][1]_i_20_n_0 ),
        .I2(\trigger_module_enable.hw_trigger_fired_i_3_n_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(cpu_debug),
        .O(\trap_ctrl[exc_buf][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5556)) 
    \trap_ctrl[exc_buf][1]_i_11 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\trap_ctrl[exc_buf][1]_i_21_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_22_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000045)) 
    \trap_ctrl[exc_buf][1]_i_12 
       (.I0(\trap_ctrl[exc_buf][1]_i_23_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_24_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][29] ),
        .I3(\trap_ctrl[exc_buf][1]_i_25_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_26_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_27_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_13 
       (.I0(\trap_ctrl[exc_buf][1]_i_28_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(\execute_engine_reg[ir_n_0_][27] ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\trap_ctrl[exc_buf][1]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FFFFF)) 
    \trap_ctrl[exc_buf][1]_i_14 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][1] ),
        .I3(\monitor[exc] ),
        .I4(\execute_engine_reg[ir_n_0_][0] ),
        .O(\trap_ctrl[exc_buf][1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0A0B0)) 
    \trap_ctrl[exc_buf][1]_i_15 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(Q[1]),
        .I4(\execute_engine_reg[ir][14]_rep_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \trap_ctrl[exc_buf][1]_i_16 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][29] ),
        .O(\trap_ctrl[exc_buf][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hD00D)) 
    \trap_ctrl[exc_buf][1]_i_17 
       (.I0(Q[7]),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .O(\trap_ctrl[exc_buf][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFFFFFDFFFCFFF)) 
    \trap_ctrl[exc_buf][1]_i_18 
       (.I0(Q[7]),
        .I1(\trap_ctrl[exc_buf][1]_i_29_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][29] ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trap_ctrl[exc_buf][1]_i_19 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\ctrl[ir_funct12] ),
        .O(\trap_ctrl[exc_buf][1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trap_ctrl[exc_buf][1]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \trap_ctrl[exc_buf][1]_i_20 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\trap_ctrl[exc_buf][1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000111)) 
    \trap_ctrl[exc_buf][1]_i_21 
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \trap_ctrl[exc_buf][1]_i_22 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\csr[we]_i_2_n_0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_11_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_30_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_31_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \trap_ctrl[exc_buf][1]_i_23 
       (.I0(\ctrl[ir_funct12] ),
        .I1(cpu_debug),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(Q[7]),
        .O(\trap_ctrl[exc_buf][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \trap_ctrl[exc_buf][1]_i_24 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\trap_ctrl[exc_buf][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFAE)) 
    \trap_ctrl[exc_buf][1]_i_25 
       (.I0(\trap_ctrl[exc_buf][1]_i_32_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][29] ),
        .O(\trap_ctrl[exc_buf][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_26 
       (.I0(\trap_ctrl[exc_buf][1]_i_33_n_0 ),
        .I1(\ctrl[rf_rd] [1]),
        .I2(Q[6]),
        .I3(\ctrl[rf_rd] [3]),
        .I4(\ctrl[rf_rd] [4]),
        .I5(\trap_ctrl[exc_buf][1]_i_34_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555444)) 
    \trap_ctrl[exc_buf][1]_i_27 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][27] ),
        .I2(\execute_engine_reg[ir_n_0_][29] ),
        .I3(cpu_debug),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(Q[7]),
        .O(\trap_ctrl[exc_buf][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFBEFFBE0000FF00)) 
    \trap_ctrl[exc_buf][1]_i_28 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\ctrl[ir_funct12] ),
        .O(\trap_ctrl[exc_buf][1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hEC)) 
    \trap_ctrl[exc_buf][1]_i_29 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\trap_ctrl[exc_buf][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h02020F0F02020F00)) 
    \trap_ctrl[exc_buf][1]_i_3 
       (.I0(\trap_ctrl[exc_buf][1]_i_4_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_5_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_6_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\trap_ctrl[exc_buf][1]_i_7_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \trap_ctrl[exc_buf][1]_i_30 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .O(\trap_ctrl[exc_buf][1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2AAA28888AA88)) 
    \trap_ctrl[exc_buf][1]_i_31 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\csr[rdata][31]_i_17_n_0 ),
        .I3(Q[7]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_32 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\ctrl[rf_rs1] [0]),
        .I2(\ctrl[rf_rs1] [4]),
        .I3(\ctrl[rf_rs1] [3]),
        .I4(\ctrl[rf_rs1] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[exc_buf][1]_i_33 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\ctrl[rf_rd] [0]),
        .O(\trap_ctrl[exc_buf][1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF70)) 
    \trap_ctrl[exc_buf][1]_i_34 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\execute_engine_reg[ir][14]_rep_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B00FFFF)) 
    \trap_ctrl[exc_buf][1]_i_4 
       (.I0(\trap_ctrl[exc_buf][1]_i_8_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_10_n_0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_11_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .I5(\trap_ctrl[exc_buf][1]_i_12_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0000E0)) 
    \trap_ctrl[exc_buf][1]_i_5 
       (.I0(\csr_reg[we]_0 ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\trap_ctrl[exc_buf][1]_i_13_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][3] ),
        .O(\trap_ctrl[exc_buf][1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF0F4FFF0)) 
    \trap_ctrl[exc_buf][1]_i_6 
       (.I0(\csr[we]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\trap_ctrl[exc_buf][1]_i_14_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\trap_ctrl[exc_buf][1]_i_15_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEE010001FF110055)) 
    \trap_ctrl[exc_buf][1]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(Q[1]),
        .O(\trap_ctrl[exc_buf][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000202010000001)) 
    \trap_ctrl[exc_buf][1]_i_8 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\trap_ctrl[exc_buf][1]_i_16_n_0 ),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFF4F4FF)) 
    \trap_ctrl[exc_buf][1]_i_9 
       (.I0(\trap_ctrl[exc_buf][1]_i_17_n_0 ),
        .I1(Q[5]),
        .I2(\trap_ctrl[exc_buf][1]_i_18_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][31] ),
        .I4(\trap_ctrl[exc_buf][1]_i_19_n_0 ),
        .I5(\execute_engine_reg[ir_n_0_][25] ),
        .O(\trap_ctrl[exc_buf][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    \trap_ctrl[exc_buf][3]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_6_in),
        .I2(\trap_ctrl[exc_buf][3]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\trap_ctrl[exc_buf][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \trap_ctrl[exc_buf][3]_i_2 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[exc_buf][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5444555554445444)) 
    \trap_ctrl[exc_buf][4]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_5_in),
        .I2(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I3(\trap_ctrl[exc_buf][9]_i_2_n_0 ),
        .I4(\csr[tdata1_rd] [12]),
        .I5(\trap_ctrl[exc_buf][10]_i_3_n_0 ),
        .O(\trap_ctrl[exc_buf][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trap_ctrl[exc_buf][4]_i_2 
       (.I0(cpu_debug),
        .I1(\csr_reg[dcsr_ebreakm]__0 ),
        .O(\trap_ctrl[exc_buf][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \trap_ctrl[exc_buf][5]_i_1 
       (.I0(arbiter_req_reg),
        .I1(\ctrl[lsu_rw] ),
        .I2(misaligned),
        .I3(p_4_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_17_out[5]));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    \trap_ctrl[exc_buf][6]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(arbiter_req_reg),
        .I2(misaligned),
        .I3(p_3_in_1),
        .I4(\ctrl[cpu_trap] ),
        .O(p_17_out[6]));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \trap_ctrl[exc_buf][7]_i_1 
       (.I0(arbiter_req_reg),
        .I1(\ctrl[lsu_rw] ),
        .I2(arbiter_err),
        .I3(p_2_in_0),
        .I4(\ctrl[cpu_trap] ),
        .O(p_17_out[7]));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    \trap_ctrl[exc_buf][8]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(arbiter_req_reg),
        .I2(arbiter_err),
        .I3(p_1_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_17_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h55544444)) 
    \trap_ctrl[exc_buf][9]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][9] ),
        .I2(\csr_reg[dcsr_ebreakm]__0 ),
        .I3(cpu_debug),
        .I4(\trap_ctrl[exc_buf][9]_i_2_n_0 ),
        .O(\trap_ctrl[exc_buf][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \trap_ctrl[exc_buf][9]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\trap_ctrl[exc_buf][3]_i_2_n_0 ),
        .O(\trap_ctrl[exc_buf][9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][0]_i_1 
       (.I0(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .I3(\csr_reg[mie_msi]__0 ),
        .O(p_55_out[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][11]_i_1 
       (.I0(p_6_in6_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_32_in),
        .I3(p_31_in),
        .O(p_55_out[11]));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \trap_ctrl[irq_buf][19]_i_1 
       (.I0(p_0_in53_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(cpu_debug),
        .I3(\dm_reg_reg[halt_req]__0 ),
        .I4(p_3_in_0),
        .O(p_55_out[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][1]_i_1 
       (.I0(p_16_in9_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_3_in39_in),
        .I3(\csr_reg[mie_mti]__0 ),
        .O(p_55_out[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \trap_ctrl[irq_buf][20]_i_1 
       (.I0(p_2_in54_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(cpu_debug),
        .I3(\csr_reg[dcsr_step]__0 ),
        .O(p_55_out[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][2]_i_1 
       (.I0(p_15_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_5_in43_in),
        .I3(\csr_reg[mie_mei]__0 ),
        .O(p_55_out[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][5]_i_1 
       (.I0(p_12_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_14_in56_in),
        .I3(p_13_in55_in),
        .O(p_55_out[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][6]_i_1 
       (.I0(p_11_in),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(p_17_in),
        .I3(p_16_in60_in),
        .O(p_55_out[6]));
  FDCE \trap_ctrl_reg[cause][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][0]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][0] ));
  FDCE \trap_ctrl_reg[cause][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][1] ));
  FDCE \trap_ctrl_reg[cause][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][2]_i_1_n_0 ),
        .Q(p_1_in28_in));
  FDCE \trap_ctrl_reg[cause][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][3]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][3] ));
  FDCE \trap_ctrl_reg[cause][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][4]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][4] ));
  FDCE \trap_ctrl_reg[cause][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][5]_i_1_n_0 ),
        .Q(p_0_in23_in));
  FDCE \trap_ctrl_reg[cause][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][6]_i_1_n_0 ),
        .Q(p_0_in151_in));
  FDCE \trap_ctrl_reg[env_entered] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[env_entered]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[env_entered]__0 ));
  FDCE \trap_ctrl_reg[env_pending] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[env_pending]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[env_pending]__0 ));
  FDCE \trap_ctrl_reg[exc_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[0].prefetch_buffer_inst_n_1 ),
        .Q(\trap_ctrl_reg[exc_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[exc_buf][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][10]_i_1_n_0 ),
        .Q(p_16_in));
  FDCE \trap_ctrl_reg[exc_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[exc_buf][1]_0 ));
  FDCE \trap_ctrl_reg[exc_buf][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][3]_i_1_n_0 ),
        .Q(p_6_in));
  FDCE \trap_ctrl_reg[exc_buf][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][4]_i_1_n_0 ),
        .Q(p_5_in));
  FDCE \trap_ctrl_reg[exc_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_17_out[5]),
        .Q(p_4_in));
  FDCE \trap_ctrl_reg[exc_buf][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_17_out[6]),
        .Q(p_3_in_1));
  FDCE \trap_ctrl_reg[exc_buf][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_17_out[7]),
        .Q(p_2_in_0));
  FDCE \trap_ctrl_reg[exc_buf][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_17_out[8]),
        .Q(p_1_in));
  FDCE \trap_ctrl_reg[exc_buf][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][9]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[exc_buf_n_0_][9] ));
  FDCE \trap_ctrl_reg[irq_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[0]),
        .Q(\trap_ctrl_reg[irq_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_buf][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[11]),
        .Q(p_6_in6_in));
  FDCE \trap_ctrl_reg[irq_buf][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[19]),
        .Q(p_0_in53_in));
  FDCE \trap_ctrl_reg[irq_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[1]),
        .Q(p_16_in9_in));
  FDCE \trap_ctrl_reg[irq_buf][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[20]),
        .Q(p_2_in54_in));
  FDCE \trap_ctrl_reg[irq_buf][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[2]),
        .Q(p_15_in));
  FDCE \trap_ctrl_reg[irq_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[5]),
        .Q(p_12_in));
  FDCE \trap_ctrl_reg[irq_buf][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_55_out[6]),
        .Q(p_11_in));
  FDCE \trap_ctrl_reg[irq_pnd][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [0]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_pnd][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [5]),
        .Q(p_32_in));
  FDCE \trap_ctrl_reg[irq_pnd][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [1]),
        .Q(p_3_in39_in));
  FDCE \trap_ctrl_reg[irq_pnd][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [2]),
        .Q(p_5_in43_in));
  FDCE \trap_ctrl_reg[irq_pnd][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [3]),
        .Q(p_14_in56_in));
  FDCE \trap_ctrl_reg[irq_pnd][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [4]),
        .Q(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00FF8080)) 
    \trigger_module_enable.hw_trigger_fired_i_1 
       (.I0(p_5_in),
        .I1(\csr[tdata1_rd] [2]),
        .I2(\issue_engine[ack]2 ),
        .I3(\trigger_module_enable.hw_trigger_fired_i_2_n_0 ),
        .I4(\csr[tdata1_rd] [22]),
        .O(\trigger_module_enable.hw_trigger_fired_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \trigger_module_enable.hw_trigger_fired_i_2 
       (.I0(\csr[mtvec][22]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\trigger_module_enable.hw_trigger_fired_i_3_n_0 ),
        .O(\trigger_module_enable.hw_trigger_fired_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \trigger_module_enable.hw_trigger_fired_i_3 
       (.I0(\csr[tdata2][31]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(\trigger_module_enable.hw_trigger_fired_i_4_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(Q[5]),
        .I5(\execute_engine_reg[ir_n_0_][29] ),
        .O(\trigger_module_enable.hw_trigger_fired_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trigger_module_enable.hw_trigger_fired_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .O(\trigger_module_enable.hw_trigger_fired_i_4_n_0 ));
  FDCE \trigger_module_enable.hw_trigger_fired_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trigger_module_enable.hw_trigger_fired_i_1_n_0 ),
        .Q(\csr[tdata1_rd] [22]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv
   (\FSM_onehot_ctrl_reg[state][1]_0 ,
    \mul[add] ,
    CO,
    Q,
    \ctrl_reg[out_en]_0 ,
    \divider_core_serial.div_reg[quotient][30]_0 ,
    \ctrl_reg[out_en]_1 ,
    \ctrl_reg[out_en]_2 ,
    \ctrl_reg[out_en]_3 ,
    \ctrl_reg[out_en]_4 ,
    \ctrl_reg[out_en]_5 ,
    \ctrl_reg[out_en]_6 ,
    \ctrl_reg[out_en]_7 ,
    \ctrl_reg[out_en]_8 ,
    \ctrl_reg[out_en]_9 ,
    \ctrl_reg[out_en]_10 ,
    \ctrl_reg[out_en]_11 ,
    \ctrl_reg[out_en]_12 ,
    \ctrl_reg[out_en]_13 ,
    \ctrl_reg[out_en]_14 ,
    \ctrl_reg[out_en]_15 ,
    \ctrl_reg[out_en]_16 ,
    \ctrl_reg[out_en]_17 ,
    \ctrl_reg[out_en]_18 ,
    \ctrl_reg[out_en]_19 ,
    \ctrl_reg[out_en]_20 ,
    \ctrl_reg[out_en]_21 ,
    \ctrl_reg[out_en]_22 ,
    \ctrl_reg[out_en]_23 ,
    \ctrl_reg[out_en]_24 ,
    \ctrl_reg[out_en]_25 ,
    \ctrl_reg[out_en]_26 ,
    \ctrl_reg[out_en]_27 ,
    \ctrl_reg[out_en]_28 ,
    \ctrl_reg[out_en]_29 ,
    \ctrl_reg[out_en]_30 ,
    \ctrl_reg[out_en]_31 ,
    \div_reg[sign_mod]_0 ,
    clk,
    rstn_sys,
    DI,
    S,
    \ctrl[cpu_trap] ,
    \div_reg[sign_mod]_1 ,
    \execute_engine_reg[ir] ,
    \multiplier_core_serial.mul_reg[prod][0]_0 ,
    rs2_o,
    \_inferred__4/i__carry__7_0 ,
    \_inferred__4/i__carry_0 ,
    \register_file_fpga.reg_file_reg_i_71 ,
    \serial_shifter.shifter_reg[done_ff] ,
    \register_file_fpga.reg_file_reg_i_71_0 ,
    \register_file_fpga.reg_file_reg_i_211_0 ,
    \register_file_fpga.reg_file_reg_i_74 ,
    \register_file_fpga.reg_file_reg_i_205_0 ,
    \divider_core_serial.div_reg[quotient][31]_0 ,
    \ctrl_reg[rs2_abs][31]_0 ,
    \multiplier_core_serial.mul_reg[prod][63]_0 );
  output \FSM_onehot_ctrl_reg[state][1]_0 ;
  output [32:0]\mul[add] ;
  output [0:0]CO;
  output [31:0]Q;
  output \ctrl_reg[out_en]_0 ;
  output [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  output \ctrl_reg[out_en]_1 ;
  output \ctrl_reg[out_en]_2 ;
  output \ctrl_reg[out_en]_3 ;
  output \ctrl_reg[out_en]_4 ;
  output \ctrl_reg[out_en]_5 ;
  output \ctrl_reg[out_en]_6 ;
  output \ctrl_reg[out_en]_7 ;
  output \ctrl_reg[out_en]_8 ;
  output \ctrl_reg[out_en]_9 ;
  output \ctrl_reg[out_en]_10 ;
  output \ctrl_reg[out_en]_11 ;
  output \ctrl_reg[out_en]_12 ;
  output \ctrl_reg[out_en]_13 ;
  output \ctrl_reg[out_en]_14 ;
  output \ctrl_reg[out_en]_15 ;
  output \ctrl_reg[out_en]_16 ;
  output \ctrl_reg[out_en]_17 ;
  output \ctrl_reg[out_en]_18 ;
  output \ctrl_reg[out_en]_19 ;
  output \ctrl_reg[out_en]_20 ;
  output \ctrl_reg[out_en]_21 ;
  output \ctrl_reg[out_en]_22 ;
  output \ctrl_reg[out_en]_23 ;
  output \ctrl_reg[out_en]_24 ;
  output \ctrl_reg[out_en]_25 ;
  output \ctrl_reg[out_en]_26 ;
  output \ctrl_reg[out_en]_27 ;
  output \ctrl_reg[out_en]_28 ;
  output \ctrl_reg[out_en]_29 ;
  output \ctrl_reg[out_en]_30 ;
  output \ctrl_reg[out_en]_31 ;
  input \div_reg[sign_mod]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]DI;
  input [0:0]S;
  input \ctrl[cpu_trap] ;
  input [0:0]\div_reg[sign_mod]_1 ;
  input [2:0]\execute_engine_reg[ir] ;
  input \multiplier_core_serial.mul_reg[prod][0]_0 ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7_0 ;
  input \_inferred__4/i__carry_0 ;
  input [0:0]\register_file_fpga.reg_file_reg_i_71 ;
  input \serial_shifter.shifter_reg[done_ff] ;
  input [0:0]\register_file_fpga.reg_file_reg_i_71_0 ;
  input \register_file_fpga.reg_file_reg_i_211_0 ;
  input \register_file_fpga.reg_file_reg_i_74 ;
  input \register_file_fpga.reg_file_reg_i_205_0 ;
  input [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  input [31:0]\ctrl_reg[rs2_abs][31]_0 ;
  input [63:0]\multiplier_core_serial.mul_reg[prod][63]_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire \FSM_onehot_ctrl[state][0]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][1]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_2_n_0 ;
  wire \FSM_onehot_ctrl_reg[state][1]_0 ;
  wire \FSM_onehot_ctrl_reg[state_n_0_][0] ;
  wire \FSM_onehot_ctrl_reg[state_n_0_][2] ;
  wire [31:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry_0 ;
  wire \_inferred__4/i__carry__0_n_0 ;
  wire \_inferred__4/i__carry__0_n_1 ;
  wire \_inferred__4/i__carry__0_n_2 ;
  wire \_inferred__4/i__carry__0_n_3 ;
  wire \_inferred__4/i__carry__1_n_0 ;
  wire \_inferred__4/i__carry__1_n_1 ;
  wire \_inferred__4/i__carry__1_n_2 ;
  wire \_inferred__4/i__carry__1_n_3 ;
  wire \_inferred__4/i__carry__2_n_0 ;
  wire \_inferred__4/i__carry__2_n_1 ;
  wire \_inferred__4/i__carry__2_n_2 ;
  wire \_inferred__4/i__carry__2_n_3 ;
  wire \_inferred__4/i__carry__3_n_0 ;
  wire \_inferred__4/i__carry__3_n_1 ;
  wire \_inferred__4/i__carry__3_n_2 ;
  wire \_inferred__4/i__carry__3_n_3 ;
  wire \_inferred__4/i__carry__4_n_0 ;
  wire \_inferred__4/i__carry__4_n_1 ;
  wire \_inferred__4/i__carry__4_n_2 ;
  wire \_inferred__4/i__carry__4_n_3 ;
  wire \_inferred__4/i__carry__5_n_0 ;
  wire \_inferred__4/i__carry__5_n_1 ;
  wire \_inferred__4/i__carry__5_n_2 ;
  wire \_inferred__4/i__carry__5_n_3 ;
  wire \_inferred__4/i__carry__6_n_0 ;
  wire \_inferred__4/i__carry__6_n_1 ;
  wire \_inferred__4/i__carry__6_n_2 ;
  wire \_inferred__4/i__carry__6_n_3 ;
  wire \_inferred__4/i__carry__7_0 ;
  wire \_inferred__4/i__carry_n_0 ;
  wire \_inferred__4/i__carry_n_1 ;
  wire \_inferred__4/i__carry_n_2 ;
  wire \_inferred__4/i__carry_n_3 ;
  wire clk;
  wire \ctrl[cnt] ;
  wire \ctrl[cnt][0]_i_1_n_0 ;
  wire \ctrl[cnt][1]_i_1_n_0 ;
  wire \ctrl[cnt][2]_i_1_n_0 ;
  wire \ctrl[cnt][3]_i_1_n_0 ;
  wire \ctrl[cnt][4]_i_2_n_0 ;
  wire \ctrl[cnt][4]_i_3_n_0 ;
  wire \ctrl[cpu_trap] ;
  wire \ctrl_reg[cnt_n_0_][0] ;
  wire \ctrl_reg[cnt_n_0_][2] ;
  wire \ctrl_reg[cnt_n_0_][3] ;
  wire \ctrl_reg[cnt_n_0_][4] ;
  wire \ctrl_reg[out_en]_0 ;
  wire \ctrl_reg[out_en]_1 ;
  wire \ctrl_reg[out_en]_10 ;
  wire \ctrl_reg[out_en]_11 ;
  wire \ctrl_reg[out_en]_12 ;
  wire \ctrl_reg[out_en]_13 ;
  wire \ctrl_reg[out_en]_14 ;
  wire \ctrl_reg[out_en]_15 ;
  wire \ctrl_reg[out_en]_16 ;
  wire \ctrl_reg[out_en]_17 ;
  wire \ctrl_reg[out_en]_18 ;
  wire \ctrl_reg[out_en]_19 ;
  wire \ctrl_reg[out_en]_2 ;
  wire \ctrl_reg[out_en]_20 ;
  wire \ctrl_reg[out_en]_21 ;
  wire \ctrl_reg[out_en]_22 ;
  wire \ctrl_reg[out_en]_23 ;
  wire \ctrl_reg[out_en]_24 ;
  wire \ctrl_reg[out_en]_25 ;
  wire \ctrl_reg[out_en]_26 ;
  wire \ctrl_reg[out_en]_27 ;
  wire \ctrl_reg[out_en]_28 ;
  wire \ctrl_reg[out_en]_29 ;
  wire \ctrl_reg[out_en]_3 ;
  wire \ctrl_reg[out_en]_30 ;
  wire \ctrl_reg[out_en]_31 ;
  wire \ctrl_reg[out_en]_4 ;
  wire \ctrl_reg[out_en]_5 ;
  wire \ctrl_reg[out_en]_6 ;
  wire \ctrl_reg[out_en]_7 ;
  wire \ctrl_reg[out_en]_8 ;
  wire \ctrl_reg[out_en]_9 ;
  wire \ctrl_reg[out_en]__0 ;
  wire [31:0]\ctrl_reg[rs2_abs] ;
  wire [31:0]\ctrl_reg[rs2_abs][31]_0 ;
  wire \div[quotient] ;
  wire \div[sign_mod] ;
  wire \div[sub]_carry__0_i_1_n_0 ;
  wire \div[sub]_carry__0_i_2_n_0 ;
  wire \div[sub]_carry__0_i_3_n_0 ;
  wire \div[sub]_carry__0_i_4_n_0 ;
  wire \div[sub]_carry__0_n_0 ;
  wire \div[sub]_carry__0_n_1 ;
  wire \div[sub]_carry__0_n_2 ;
  wire \div[sub]_carry__0_n_3 ;
  wire \div[sub]_carry__0_n_4 ;
  wire \div[sub]_carry__0_n_5 ;
  wire \div[sub]_carry__0_n_6 ;
  wire \div[sub]_carry__0_n_7 ;
  wire \div[sub]_carry__1_i_1_n_0 ;
  wire \div[sub]_carry__1_i_2_n_0 ;
  wire \div[sub]_carry__1_i_3_n_0 ;
  wire \div[sub]_carry__1_i_4_n_0 ;
  wire \div[sub]_carry__1_n_0 ;
  wire \div[sub]_carry__1_n_1 ;
  wire \div[sub]_carry__1_n_2 ;
  wire \div[sub]_carry__1_n_3 ;
  wire \div[sub]_carry__1_n_4 ;
  wire \div[sub]_carry__1_n_5 ;
  wire \div[sub]_carry__1_n_6 ;
  wire \div[sub]_carry__1_n_7 ;
  wire \div[sub]_carry__2_i_1_n_0 ;
  wire \div[sub]_carry__2_i_2_n_0 ;
  wire \div[sub]_carry__2_i_3_n_0 ;
  wire \div[sub]_carry__2_i_4_n_0 ;
  wire \div[sub]_carry__2_n_0 ;
  wire \div[sub]_carry__2_n_1 ;
  wire \div[sub]_carry__2_n_2 ;
  wire \div[sub]_carry__2_n_3 ;
  wire \div[sub]_carry__2_n_4 ;
  wire \div[sub]_carry__2_n_5 ;
  wire \div[sub]_carry__2_n_6 ;
  wire \div[sub]_carry__2_n_7 ;
  wire \div[sub]_carry__3_i_1_n_0 ;
  wire \div[sub]_carry__3_i_2_n_0 ;
  wire \div[sub]_carry__3_i_3_n_0 ;
  wire \div[sub]_carry__3_i_4_n_0 ;
  wire \div[sub]_carry__3_n_0 ;
  wire \div[sub]_carry__3_n_1 ;
  wire \div[sub]_carry__3_n_2 ;
  wire \div[sub]_carry__3_n_3 ;
  wire \div[sub]_carry__3_n_4 ;
  wire \div[sub]_carry__3_n_5 ;
  wire \div[sub]_carry__3_n_6 ;
  wire \div[sub]_carry__3_n_7 ;
  wire \div[sub]_carry__4_i_1_n_0 ;
  wire \div[sub]_carry__4_i_2_n_0 ;
  wire \div[sub]_carry__4_i_3_n_0 ;
  wire \div[sub]_carry__4_i_4_n_0 ;
  wire \div[sub]_carry__4_n_0 ;
  wire \div[sub]_carry__4_n_1 ;
  wire \div[sub]_carry__4_n_2 ;
  wire \div[sub]_carry__4_n_3 ;
  wire \div[sub]_carry__4_n_4 ;
  wire \div[sub]_carry__4_n_5 ;
  wire \div[sub]_carry__4_n_6 ;
  wire \div[sub]_carry__4_n_7 ;
  wire \div[sub]_carry__5_i_1_n_0 ;
  wire \div[sub]_carry__5_i_2_n_0 ;
  wire \div[sub]_carry__5_i_3_n_0 ;
  wire \div[sub]_carry__5_i_4_n_0 ;
  wire \div[sub]_carry__5_n_0 ;
  wire \div[sub]_carry__5_n_1 ;
  wire \div[sub]_carry__5_n_2 ;
  wire \div[sub]_carry__5_n_3 ;
  wire \div[sub]_carry__5_n_4 ;
  wire \div[sub]_carry__5_n_5 ;
  wire \div[sub]_carry__5_n_6 ;
  wire \div[sub]_carry__5_n_7 ;
  wire \div[sub]_carry__6_i_1_n_0 ;
  wire \div[sub]_carry__6_i_2_n_0 ;
  wire \div[sub]_carry__6_i_3_n_0 ;
  wire \div[sub]_carry__6_i_4_n_0 ;
  wire \div[sub]_carry__6_n_0 ;
  wire \div[sub]_carry__6_n_1 ;
  wire \div[sub]_carry__6_n_2 ;
  wire \div[sub]_carry__6_n_3 ;
  wire \div[sub]_carry__6_n_4 ;
  wire \div[sub]_carry__6_n_5 ;
  wire \div[sub]_carry__6_n_6 ;
  wire \div[sub]_carry__6_n_7 ;
  wire \div[sub]_carry_i_1_n_0 ;
  wire \div[sub]_carry_i_2_n_0 ;
  wire \div[sub]_carry_i_3_n_0 ;
  wire \div[sub]_carry_i_4_n_0 ;
  wire \div[sub]_carry_n_0 ;
  wire \div[sub]_carry_n_1 ;
  wire \div[sub]_carry_n_2 ;
  wire \div[sub]_carry_n_3 ;
  wire \div[sub]_carry_n_4 ;
  wire \div[sub]_carry_n_5 ;
  wire \div[sub]_carry_n_6 ;
  wire \div[sub]_carry_n_7 ;
  wire \div_reg[sign_mod]_0 ;
  wire [0:0]\div_reg[sign_mod]_1 ;
  wire \div_reg[sign_mod]__0 ;
  wire \divider_core_serial.div[remainder][0]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][10]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][11]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][12]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][13]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][14]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][15]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][16]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][17]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][18]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][19]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][1]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][20]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][21]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][22]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][23]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][24]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][25]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][26]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][27]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][28]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][29]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][2]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][30]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][31]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][3]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][4]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][5]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][6]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][7]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][8]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][9]_i_1_n_0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  wire [31:0]\divider_core_serial.div_reg[remainder] ;
  wire [2:0]\execute_engine_reg[ir] ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry__7_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [31:1]minusOp;
  wire [32:0]\mul[add] ;
  wire \multiplier_core_serial.mul[prod][63]_i_1_n_0 ;
  wire \multiplier_core_serial.mul_reg[prod][0]_0 ;
  wire [63:0]\multiplier_core_serial.mul_reg[prod][63]_0 ;
  wire [31:0]p_0_in;
  wire p_1_in0;
  wire p_2_in;
  wire \register_file_fpga.reg_file_reg_i_170_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_171_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_173_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_174_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_175_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_176_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_177_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_178_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_179_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_180_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_181_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_182_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_183_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_184_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_185_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_186_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_187_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_188_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_189_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_190_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_191_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_192_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_193_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_194_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_195_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_196_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_197_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_198_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_199_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_200_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_201_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_202_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_203_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_205_0 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_211_0 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_212_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_213_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_214_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_215_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_216_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_217_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_218_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_219_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_220_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_221_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_222_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_223_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_224_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_225_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_226_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_227_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_228_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_229_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_230_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_231_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_232_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_233_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_234_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_235_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_236_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_237_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_238_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_239_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_240_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_241_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_242_n_0 ;
  wire [0:0]\register_file_fpga.reg_file_reg_i_71 ;
  wire [0:0]\register_file_fpga.reg_file_reg_i_71_0 ;
  wire \register_file_fpga.reg_file_reg_i_74 ;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire [3:0]\NLW__inferred__4/i__carry__7_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__4/i__carry__7_O_UNCONNECTED ;
  wire [3:1]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_register_file_fpga.reg_file_reg_i_204_CO_UNCONNECTED ;
  wire [3:3]\NLW_register_file_fpga.reg_file_reg_i_204_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .O(\FSM_onehot_ctrl[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][1]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\FSM_onehot_ctrl[state][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][2]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\FSM_onehot_ctrl[state][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \FSM_onehot_ctrl[state][2]_i_2 
       (.I0(\ctrl[cnt][4]_i_3_n_0 ),
        .I1(\ctrl_reg[cnt_n_0_][4] ),
        .I2(\ctrl[cpu_trap] ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I4(\div[sign_mod] ),
        .I5(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\FSM_onehot_ctrl[state][2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_ctrl_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_ctrl[state][0]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\FSM_onehot_ctrl_reg[state_n_0_][0] ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][1]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state][1]_0 ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][2]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state_n_0_][2] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__4/i__carry_n_0 ,\_inferred__4/i__carry_n_1 ,\_inferred__4/i__carry_n_2 ,\_inferred__4/i__carry_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({p_0_in[3:1],DI}),
        .O(\mul[add] [3:0]),
        .S({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__0 
       (.CI(\_inferred__4/i__carry_n_0 ),
        .CO({\_inferred__4/i__carry__0_n_0 ,\_inferred__4/i__carry__0_n_1 ,\_inferred__4/i__carry__0_n_2 ,\_inferred__4/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[7:4]),
        .O(\mul[add] [7:4]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__1 
       (.CI(\_inferred__4/i__carry__0_n_0 ),
        .CO({\_inferred__4/i__carry__1_n_0 ,\_inferred__4/i__carry__1_n_1 ,\_inferred__4/i__carry__1_n_2 ,\_inferred__4/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[11:8]),
        .O(\mul[add] [11:8]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__2 
       (.CI(\_inferred__4/i__carry__1_n_0 ),
        .CO({\_inferred__4/i__carry__2_n_0 ,\_inferred__4/i__carry__2_n_1 ,\_inferred__4/i__carry__2_n_2 ,\_inferred__4/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[15:12]),
        .O(\mul[add] [15:12]),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__3 
       (.CI(\_inferred__4/i__carry__2_n_0 ),
        .CO({\_inferred__4/i__carry__3_n_0 ,\_inferred__4/i__carry__3_n_1 ,\_inferred__4/i__carry__3_n_2 ,\_inferred__4/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[19:16]),
        .O(\mul[add] [19:16]),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__4 
       (.CI(\_inferred__4/i__carry__3_n_0 ),
        .CO({\_inferred__4/i__carry__4_n_0 ,\_inferred__4/i__carry__4_n_1 ,\_inferred__4/i__carry__4_n_2 ,\_inferred__4/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[23:20]),
        .O(\mul[add] [23:20]),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__5 
       (.CI(\_inferred__4/i__carry__4_n_0 ),
        .CO({\_inferred__4/i__carry__5_n_0 ,\_inferred__4/i__carry__5_n_1 ,\_inferred__4/i__carry__5_n_2 ,\_inferred__4/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[27:24]),
        .O(\mul[add] [27:24]),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__6 
       (.CI(\_inferred__4/i__carry__5_n_0 ),
        .CO({\_inferred__4/i__carry__6_n_0 ,\_inferred__4/i__carry__6_n_1 ,\_inferred__4/i__carry__6_n_2 ,\_inferred__4/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[31:28]),
        .O(\mul[add] [31:28]),
        .S({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__7 
       (.CI(\_inferred__4/i__carry__6_n_0 ),
        .CO(\NLW__inferred__4/i__carry__7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__4/i__carry__7_O_UNCONNECTED [3:1],\mul[add] [32]}),
        .S({1'b0,1'b0,1'b0,i__carry__7_i_1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[cnt][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\ctrl_reg[cnt_n_0_][0] ),
        .O(\ctrl[cnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hEBAA)) 
    \ctrl[cnt][1]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEEEBAAAA)) 
    \ctrl[cnt][2]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][2] ),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(p_2_in),
        .I4(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEBAAAAAAAA)) 
    \ctrl[cnt][3]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][3] ),
        .I2(p_2_in),
        .I3(\ctrl_reg[cnt_n_0_][0] ),
        .I4(\ctrl_reg[cnt_n_0_][2] ),
        .I5(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[cnt][4]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .O(\ctrl[cnt] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEBAA)) 
    \ctrl[cnt][4]_i_2 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][4] ),
        .I2(\ctrl[cnt][4]_i_3_n_0 ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ctrl[cnt][4]_i_3 
       (.I0(\ctrl_reg[cnt_n_0_][3] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\ctrl_reg[cnt_n_0_][2] ),
        .O(\ctrl[cnt][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ctrl[rs2_abs][31]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\div_reg[sign_mod]_1 ),
        .O(\div[sign_mod] ));
  FDCE \ctrl_reg[cnt][0] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][0]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][0] ));
  FDCE \ctrl_reg[cnt][1] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][1]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \ctrl_reg[cnt][2] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][2]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][2] ));
  FDCE \ctrl_reg[cnt][3] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][3]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][3] ));
  FDCE \ctrl_reg[cnt][4] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][4]_i_2_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][4] ));
  FDCE \ctrl_reg[out_en] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .Q(\ctrl_reg[out_en]__0 ));
  FDCE \ctrl_reg[rs2_abs][0] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [0]),
        .Q(\ctrl_reg[rs2_abs] [0]));
  FDCE \ctrl_reg[rs2_abs][10] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [10]),
        .Q(\ctrl_reg[rs2_abs] [10]));
  FDCE \ctrl_reg[rs2_abs][11] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [11]),
        .Q(\ctrl_reg[rs2_abs] [11]));
  FDCE \ctrl_reg[rs2_abs][12] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [12]),
        .Q(\ctrl_reg[rs2_abs] [12]));
  FDCE \ctrl_reg[rs2_abs][13] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [13]),
        .Q(\ctrl_reg[rs2_abs] [13]));
  FDCE \ctrl_reg[rs2_abs][14] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [14]),
        .Q(\ctrl_reg[rs2_abs] [14]));
  FDCE \ctrl_reg[rs2_abs][15] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [15]),
        .Q(\ctrl_reg[rs2_abs] [15]));
  FDCE \ctrl_reg[rs2_abs][16] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [16]),
        .Q(\ctrl_reg[rs2_abs] [16]));
  FDCE \ctrl_reg[rs2_abs][17] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [17]),
        .Q(\ctrl_reg[rs2_abs] [17]));
  FDCE \ctrl_reg[rs2_abs][18] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [18]),
        .Q(\ctrl_reg[rs2_abs] [18]));
  FDCE \ctrl_reg[rs2_abs][19] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [19]),
        .Q(\ctrl_reg[rs2_abs] [19]));
  FDCE \ctrl_reg[rs2_abs][1] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [1]),
        .Q(\ctrl_reg[rs2_abs] [1]));
  FDCE \ctrl_reg[rs2_abs][20] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [20]),
        .Q(\ctrl_reg[rs2_abs] [20]));
  FDCE \ctrl_reg[rs2_abs][21] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [21]),
        .Q(\ctrl_reg[rs2_abs] [21]));
  FDCE \ctrl_reg[rs2_abs][22] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [22]),
        .Q(\ctrl_reg[rs2_abs] [22]));
  FDCE \ctrl_reg[rs2_abs][23] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [23]),
        .Q(\ctrl_reg[rs2_abs] [23]));
  FDCE \ctrl_reg[rs2_abs][24] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [24]),
        .Q(\ctrl_reg[rs2_abs] [24]));
  FDCE \ctrl_reg[rs2_abs][25] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [25]),
        .Q(\ctrl_reg[rs2_abs] [25]));
  FDCE \ctrl_reg[rs2_abs][26] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [26]),
        .Q(\ctrl_reg[rs2_abs] [26]));
  FDCE \ctrl_reg[rs2_abs][27] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [27]),
        .Q(\ctrl_reg[rs2_abs] [27]));
  FDCE \ctrl_reg[rs2_abs][28] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [28]),
        .Q(\ctrl_reg[rs2_abs] [28]));
  FDCE \ctrl_reg[rs2_abs][29] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [29]),
        .Q(\ctrl_reg[rs2_abs] [29]));
  FDCE \ctrl_reg[rs2_abs][2] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [2]),
        .Q(\ctrl_reg[rs2_abs] [2]));
  FDCE \ctrl_reg[rs2_abs][30] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [30]),
        .Q(\ctrl_reg[rs2_abs] [30]));
  FDCE \ctrl_reg[rs2_abs][31] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [31]),
        .Q(\ctrl_reg[rs2_abs] [31]));
  FDCE \ctrl_reg[rs2_abs][3] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [3]),
        .Q(\ctrl_reg[rs2_abs] [3]));
  FDCE \ctrl_reg[rs2_abs][4] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [4]),
        .Q(\ctrl_reg[rs2_abs] [4]));
  FDCE \ctrl_reg[rs2_abs][5] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [5]),
        .Q(\ctrl_reg[rs2_abs] [5]));
  FDCE \ctrl_reg[rs2_abs][6] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [6]),
        .Q(\ctrl_reg[rs2_abs] [6]));
  FDCE \ctrl_reg[rs2_abs][7] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [7]),
        .Q(\ctrl_reg[rs2_abs] [7]));
  FDCE \ctrl_reg[rs2_abs][8] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [8]),
        .Q(\ctrl_reg[rs2_abs] [8]));
  FDCE \ctrl_reg[rs2_abs][9] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [9]),
        .Q(\ctrl_reg[rs2_abs] [9]));
  CARRY4 \div[sub]_carry 
       (.CI(1'b0),
        .CO({\div[sub]_carry_n_0 ,\div[sub]_carry_n_1 ,\div[sub]_carry_n_2 ,\div[sub]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\divider_core_serial.div_reg[remainder] [2:0],p_1_in0}),
        .O({\div[sub]_carry_n_4 ,\div[sub]_carry_n_5 ,\div[sub]_carry_n_6 ,\div[sub]_carry_n_7 }),
        .S({\div[sub]_carry_i_1_n_0 ,\div[sub]_carry_i_2_n_0 ,\div[sub]_carry_i_3_n_0 ,\div[sub]_carry_i_4_n_0 }));
  CARRY4 \div[sub]_carry__0 
       (.CI(\div[sub]_carry_n_0 ),
        .CO({\div[sub]_carry__0_n_0 ,\div[sub]_carry__0_n_1 ,\div[sub]_carry__0_n_2 ,\div[sub]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [6:3]),
        .O({\div[sub]_carry__0_n_4 ,\div[sub]_carry__0_n_5 ,\div[sub]_carry__0_n_6 ,\div[sub]_carry__0_n_7 }),
        .S({\div[sub]_carry__0_i_1_n_0 ,\div[sub]_carry__0_i_2_n_0 ,\div[sub]_carry__0_i_3_n_0 ,\div[sub]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(\ctrl_reg[rs2_abs] [7]),
        .O(\div[sub]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(\ctrl_reg[rs2_abs] [6]),
        .O(\div[sub]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(\ctrl_reg[rs2_abs] [5]),
        .O(\div[sub]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(\ctrl_reg[rs2_abs] [4]),
        .O(\div[sub]_carry__0_i_4_n_0 ));
  CARRY4 \div[sub]_carry__1 
       (.CI(\div[sub]_carry__0_n_0 ),
        .CO({\div[sub]_carry__1_n_0 ,\div[sub]_carry__1_n_1 ,\div[sub]_carry__1_n_2 ,\div[sub]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [10:7]),
        .O({\div[sub]_carry__1_n_4 ,\div[sub]_carry__1_n_5 ,\div[sub]_carry__1_n_6 ,\div[sub]_carry__1_n_7 }),
        .S({\div[sub]_carry__1_i_1_n_0 ,\div[sub]_carry__1_i_2_n_0 ,\div[sub]_carry__1_i_3_n_0 ,\div[sub]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(\ctrl_reg[rs2_abs] [11]),
        .O(\div[sub]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(\ctrl_reg[rs2_abs] [10]),
        .O(\div[sub]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(\ctrl_reg[rs2_abs] [9]),
        .O(\div[sub]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(\ctrl_reg[rs2_abs] [8]),
        .O(\div[sub]_carry__1_i_4_n_0 ));
  CARRY4 \div[sub]_carry__2 
       (.CI(\div[sub]_carry__1_n_0 ),
        .CO({\div[sub]_carry__2_n_0 ,\div[sub]_carry__2_n_1 ,\div[sub]_carry__2_n_2 ,\div[sub]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [14:11]),
        .O({\div[sub]_carry__2_n_4 ,\div[sub]_carry__2_n_5 ,\div[sub]_carry__2_n_6 ,\div[sub]_carry__2_n_7 }),
        .S({\div[sub]_carry__2_i_1_n_0 ,\div[sub]_carry__2_i_2_n_0 ,\div[sub]_carry__2_i_3_n_0 ,\div[sub]_carry__2_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(\ctrl_reg[rs2_abs] [15]),
        .O(\div[sub]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(\ctrl_reg[rs2_abs] [14]),
        .O(\div[sub]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(\ctrl_reg[rs2_abs] [13]),
        .O(\div[sub]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(\ctrl_reg[rs2_abs] [12]),
        .O(\div[sub]_carry__2_i_4_n_0 ));
  CARRY4 \div[sub]_carry__3 
       (.CI(\div[sub]_carry__2_n_0 ),
        .CO({\div[sub]_carry__3_n_0 ,\div[sub]_carry__3_n_1 ,\div[sub]_carry__3_n_2 ,\div[sub]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [18:15]),
        .O({\div[sub]_carry__3_n_4 ,\div[sub]_carry__3_n_5 ,\div[sub]_carry__3_n_6 ,\div[sub]_carry__3_n_7 }),
        .S({\div[sub]_carry__3_i_1_n_0 ,\div[sub]_carry__3_i_2_n_0 ,\div[sub]_carry__3_i_3_n_0 ,\div[sub]_carry__3_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(\ctrl_reg[rs2_abs] [19]),
        .O(\div[sub]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(\ctrl_reg[rs2_abs] [18]),
        .O(\div[sub]_carry__3_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(\ctrl_reg[rs2_abs] [17]),
        .O(\div[sub]_carry__3_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(\ctrl_reg[rs2_abs] [16]),
        .O(\div[sub]_carry__3_i_4_n_0 ));
  CARRY4 \div[sub]_carry__4 
       (.CI(\div[sub]_carry__3_n_0 ),
        .CO({\div[sub]_carry__4_n_0 ,\div[sub]_carry__4_n_1 ,\div[sub]_carry__4_n_2 ,\div[sub]_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [22:19]),
        .O({\div[sub]_carry__4_n_4 ,\div[sub]_carry__4_n_5 ,\div[sub]_carry__4_n_6 ,\div[sub]_carry__4_n_7 }),
        .S({\div[sub]_carry__4_i_1_n_0 ,\div[sub]_carry__4_i_2_n_0 ,\div[sub]_carry__4_i_3_n_0 ,\div[sub]_carry__4_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(\ctrl_reg[rs2_abs] [23]),
        .O(\div[sub]_carry__4_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(\ctrl_reg[rs2_abs] [22]),
        .O(\div[sub]_carry__4_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(\ctrl_reg[rs2_abs] [21]),
        .O(\div[sub]_carry__4_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(\ctrl_reg[rs2_abs] [20]),
        .O(\div[sub]_carry__4_i_4_n_0 ));
  CARRY4 \div[sub]_carry__5 
       (.CI(\div[sub]_carry__4_n_0 ),
        .CO({\div[sub]_carry__5_n_0 ,\div[sub]_carry__5_n_1 ,\div[sub]_carry__5_n_2 ,\div[sub]_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [26:23]),
        .O({\div[sub]_carry__5_n_4 ,\div[sub]_carry__5_n_5 ,\div[sub]_carry__5_n_6 ,\div[sub]_carry__5_n_7 }),
        .S({\div[sub]_carry__5_i_1_n_0 ,\div[sub]_carry__5_i_2_n_0 ,\div[sub]_carry__5_i_3_n_0 ,\div[sub]_carry__5_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(\ctrl_reg[rs2_abs] [27]),
        .O(\div[sub]_carry__5_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(\ctrl_reg[rs2_abs] [26]),
        .O(\div[sub]_carry__5_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(\ctrl_reg[rs2_abs] [25]),
        .O(\div[sub]_carry__5_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(\ctrl_reg[rs2_abs] [24]),
        .O(\div[sub]_carry__5_i_4_n_0 ));
  CARRY4 \div[sub]_carry__6 
       (.CI(\div[sub]_carry__5_n_0 ),
        .CO({\div[sub]_carry__6_n_0 ,\div[sub]_carry__6_n_1 ,\div[sub]_carry__6_n_2 ,\div[sub]_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [30:27]),
        .O({\div[sub]_carry__6_n_4 ,\div[sub]_carry__6_n_5 ,\div[sub]_carry__6_n_6 ,\div[sub]_carry__6_n_7 }),
        .S({\div[sub]_carry__6_i_1_n_0 ,\div[sub]_carry__6_i_2_n_0 ,\div[sub]_carry__6_i_3_n_0 ,\div[sub]_carry__6_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(\ctrl_reg[rs2_abs] [31]),
        .O(\div[sub]_carry__6_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(\ctrl_reg[rs2_abs] [30]),
        .O(\div[sub]_carry__6_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(\ctrl_reg[rs2_abs] [29]),
        .O(\div[sub]_carry__6_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(\ctrl_reg[rs2_abs] [28]),
        .O(\div[sub]_carry__6_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(\ctrl_reg[rs2_abs] [3]),
        .O(\div[sub]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(\ctrl_reg[rs2_abs] [2]),
        .O(\div[sub]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(\ctrl_reg[rs2_abs] [1]),
        .O(\div[sub]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_4 
       (.I0(p_1_in0),
        .I1(\ctrl_reg[rs2_abs] [0]),
        .O(\div[sub]_carry_i_4_n_0 ));
  FDCE \div_reg[sign_mod] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\div_reg[sign_mod]_0 ),
        .Q(\div_reg[sign_mod]__0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \divider_core_serial.div[quotient][31]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I2(\div_reg[sign_mod]_1 ),
        .I3(\execute_engine_reg[ir] [2]),
        .O(\div[quotient] ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][0]_i_1 
       (.I0(p_1_in0),
        .I1(CO),
        .I2(\div[sub]_carry_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][10]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][11]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][12]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][13]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][14]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][15]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][16]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][17]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][18]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][19]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][1]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(CO),
        .I2(\div[sub]_carry_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][20]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][21]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][22]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][23]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][24]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][25]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][26]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][27]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][28]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][29]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][2]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(CO),
        .I2(\div[sub]_carry_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][30]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][31]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][3]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(CO),
        .I2(\div[sub]_carry_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][4]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][5]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][6]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][7]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][8]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][9]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\execute_engine_reg[ir] [2]),
        .O(\divider_core_serial.div[remainder][9]_i_1_n_0 ));
  FDCE \divider_core_serial.div_reg[quotient][0] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [0]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [0]));
  CARRY4 \divider_core_serial.div_reg[quotient][0]_i_2 
       (.CI(\div[sub]_carry__6_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDCE \divider_core_serial.div_reg[quotient][10] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [10]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [10]));
  FDCE \divider_core_serial.div_reg[quotient][11] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [11]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [11]));
  FDCE \divider_core_serial.div_reg[quotient][12] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [12]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [12]));
  FDCE \divider_core_serial.div_reg[quotient][13] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [13]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [13]));
  FDCE \divider_core_serial.div_reg[quotient][14] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [14]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [14]));
  FDCE \divider_core_serial.div_reg[quotient][15] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [15]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [15]));
  FDCE \divider_core_serial.div_reg[quotient][16] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [16]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [16]));
  FDCE \divider_core_serial.div_reg[quotient][17] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [17]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [17]));
  FDCE \divider_core_serial.div_reg[quotient][18] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [18]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [18]));
  FDCE \divider_core_serial.div_reg[quotient][19] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [19]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [19]));
  FDCE \divider_core_serial.div_reg[quotient][1] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [1]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [1]));
  FDCE \divider_core_serial.div_reg[quotient][20] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [20]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [20]));
  FDCE \divider_core_serial.div_reg[quotient][21] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [21]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [21]));
  FDCE \divider_core_serial.div_reg[quotient][22] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [22]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [22]));
  FDCE \divider_core_serial.div_reg[quotient][23] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [23]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [23]));
  FDCE \divider_core_serial.div_reg[quotient][24] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [24]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [24]));
  FDCE \divider_core_serial.div_reg[quotient][25] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [25]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [25]));
  FDCE \divider_core_serial.div_reg[quotient][26] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [26]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [26]));
  FDCE \divider_core_serial.div_reg[quotient][27] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [27]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [27]));
  FDCE \divider_core_serial.div_reg[quotient][28] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [28]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [28]));
  FDCE \divider_core_serial.div_reg[quotient][29] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [29]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [29]));
  FDCE \divider_core_serial.div_reg[quotient][2] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [2]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [2]));
  FDCE \divider_core_serial.div_reg[quotient][30] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [30]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [30]));
  FDCE \divider_core_serial.div_reg[quotient][31] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [31]),
        .Q(p_1_in0));
  FDCE \divider_core_serial.div_reg[quotient][3] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [3]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [3]));
  FDCE \divider_core_serial.div_reg[quotient][4] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [4]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [4]));
  FDCE \divider_core_serial.div_reg[quotient][5] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [5]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [5]));
  FDCE \divider_core_serial.div_reg[quotient][6] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [6]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [6]));
  FDCE \divider_core_serial.div_reg[quotient][7] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [7]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [7]));
  FDCE \divider_core_serial.div_reg[quotient][8] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [8]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [8]));
  FDCE \divider_core_serial.div_reg[quotient][9] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [9]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [9]));
  FDCE \divider_core_serial.div_reg[remainder][0] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][0]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [0]));
  FDCE \divider_core_serial.div_reg[remainder][10] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][10]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [10]));
  FDCE \divider_core_serial.div_reg[remainder][11] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][11]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [11]));
  FDCE \divider_core_serial.div_reg[remainder][12] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][12]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [12]));
  FDCE \divider_core_serial.div_reg[remainder][13] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][13]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [13]));
  FDCE \divider_core_serial.div_reg[remainder][14] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][14]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [14]));
  FDCE \divider_core_serial.div_reg[remainder][15] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][15]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [15]));
  FDCE \divider_core_serial.div_reg[remainder][16] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][16]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [16]));
  FDCE \divider_core_serial.div_reg[remainder][17] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][17]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [17]));
  FDCE \divider_core_serial.div_reg[remainder][18] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][18]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [18]));
  FDCE \divider_core_serial.div_reg[remainder][19] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][19]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [19]));
  FDCE \divider_core_serial.div_reg[remainder][1] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][1]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [1]));
  FDCE \divider_core_serial.div_reg[remainder][20] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][20]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [20]));
  FDCE \divider_core_serial.div_reg[remainder][21] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][21]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [21]));
  FDCE \divider_core_serial.div_reg[remainder][22] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][22]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [22]));
  FDCE \divider_core_serial.div_reg[remainder][23] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][23]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [23]));
  FDCE \divider_core_serial.div_reg[remainder][24] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][24]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [24]));
  FDCE \divider_core_serial.div_reg[remainder][25] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][25]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [25]));
  FDCE \divider_core_serial.div_reg[remainder][26] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][26]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [26]));
  FDCE \divider_core_serial.div_reg[remainder][27] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][27]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [27]));
  FDCE \divider_core_serial.div_reg[remainder][28] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][28]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [28]));
  FDCE \divider_core_serial.div_reg[remainder][29] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][29]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [29]));
  FDCE \divider_core_serial.div_reg[remainder][2] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][2]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [2]));
  FDCE \divider_core_serial.div_reg[remainder][30] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][30]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [30]));
  FDCE \divider_core_serial.div_reg[remainder][31] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][31]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [31]));
  FDCE \divider_core_serial.div_reg[remainder][3] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][3]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [3]));
  FDCE \divider_core_serial.div_reg[remainder][4] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][4]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [4]));
  FDCE \divider_core_serial.div_reg[remainder][5] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][5]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [5]));
  FDCE \divider_core_serial.div_reg[remainder][6] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][6]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [6]));
  FDCE \divider_core_serial.div_reg[remainder][7] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][7]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [7]));
  FDCE \divider_core_serial.div_reg[remainder][8] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][8]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [8]));
  FDCE \divider_core_serial.div_reg[remainder][9] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][9]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [9]));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_1
       (.I0(Q[0]),
        .I1(rs2_o[6]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[7]),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_2
       (.I0(Q[0]),
        .I1(rs2_o[5]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[6]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_3
       (.I0(Q[0]),
        .I1(rs2_o[4]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[5]),
        .O(i__carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_4
       (.I0(Q[0]),
        .I1(rs2_o[3]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[4]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_1
       (.I0(Q[0]),
        .I1(rs2_o[10]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[11]),
        .O(i__carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_2
       (.I0(Q[0]),
        .I1(rs2_o[9]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[10]),
        .O(i__carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_3
       (.I0(Q[0]),
        .I1(rs2_o[8]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[9]),
        .O(i__carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_4
       (.I0(Q[0]),
        .I1(rs2_o[7]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[8]),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_1
       (.I0(Q[0]),
        .I1(rs2_o[14]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[15]),
        .O(i__carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_2
       (.I0(Q[0]),
        .I1(rs2_o[13]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[14]),
        .O(i__carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_3
       (.I0(Q[0]),
        .I1(rs2_o[12]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[13]),
        .O(i__carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_4
       (.I0(Q[0]),
        .I1(rs2_o[11]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[12]),
        .O(i__carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_1
       (.I0(Q[0]),
        .I1(rs2_o[18]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[19]),
        .O(i__carry__3_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_2
       (.I0(Q[0]),
        .I1(rs2_o[17]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[18]),
        .O(i__carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_3
       (.I0(Q[0]),
        .I1(rs2_o[16]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[17]),
        .O(i__carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_4
       (.I0(Q[0]),
        .I1(rs2_o[15]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[16]),
        .O(i__carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_1
       (.I0(Q[0]),
        .I1(rs2_o[22]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[23]),
        .O(i__carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_2
       (.I0(Q[0]),
        .I1(rs2_o[21]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[22]),
        .O(i__carry__4_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_3
       (.I0(Q[0]),
        .I1(rs2_o[20]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[21]),
        .O(i__carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_4
       (.I0(Q[0]),
        .I1(rs2_o[19]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[20]),
        .O(i__carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_1
       (.I0(Q[0]),
        .I1(rs2_o[26]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[27]),
        .O(i__carry__5_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_2
       (.I0(Q[0]),
        .I1(rs2_o[25]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[26]),
        .O(i__carry__5_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_3
       (.I0(Q[0]),
        .I1(rs2_o[24]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[25]),
        .O(i__carry__5_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_4
       (.I0(Q[0]),
        .I1(rs2_o[23]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[24]),
        .O(i__carry__5_i_4_n_0));
  LUT4 #(
    .INIT(16'h9F60)) 
    i__carry__6_i_1
       (.I0(rs2_o[30]),
        .I1(\_inferred__4/i__carry_0 ),
        .I2(Q[0]),
        .I3(p_0_in[31]),
        .O(i__carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_2
       (.I0(Q[0]),
        .I1(rs2_o[29]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[30]),
        .O(i__carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_3
       (.I0(Q[0]),
        .I1(rs2_o[28]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[29]),
        .O(i__carry__6_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_4
       (.I0(Q[0]),
        .I1(rs2_o[27]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[28]),
        .O(i__carry__6_i_4_n_0));
  LUT5 #(
    .INIT(32'hF9060A0A)) 
    i__carry__7_i_1
       (.I0(p_0_in[31]),
        .I1(rs2_o[30]),
        .I2(\_inferred__4/i__carry__7_0 ),
        .I3(\_inferred__4/i__carry_0 ),
        .I4(Q[0]),
        .O(i__carry__7_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_2
       (.I0(Q[0]),
        .I1(rs2_o[2]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[3]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_3
       (.I0(Q[0]),
        .I1(rs2_o[1]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[2]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_4
       (.I0(Q[0]),
        .I1(rs2_o[0]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[1]),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \multiplier_core_serial.mul[prod][63]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I2(\multiplier_core_serial.mul_reg[prod][0]_0 ),
        .I3(\div_reg[sign_mod]_1 ),
        .O(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ));
  FDCE \multiplier_core_serial.mul_reg[prod][0] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [0]),
        .Q(Q[0]));
  FDCE \multiplier_core_serial.mul_reg[prod][10] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [10]),
        .Q(Q[10]));
  FDCE \multiplier_core_serial.mul_reg[prod][11] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [11]),
        .Q(Q[11]));
  FDCE \multiplier_core_serial.mul_reg[prod][12] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [12]),
        .Q(Q[12]));
  FDCE \multiplier_core_serial.mul_reg[prod][13] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [13]),
        .Q(Q[13]));
  FDCE \multiplier_core_serial.mul_reg[prod][14] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [14]),
        .Q(Q[14]));
  FDCE \multiplier_core_serial.mul_reg[prod][15] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [15]),
        .Q(Q[15]));
  FDCE \multiplier_core_serial.mul_reg[prod][16] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [16]),
        .Q(Q[16]));
  FDCE \multiplier_core_serial.mul_reg[prod][17] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [17]),
        .Q(Q[17]));
  FDCE \multiplier_core_serial.mul_reg[prod][18] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [18]),
        .Q(Q[18]));
  FDCE \multiplier_core_serial.mul_reg[prod][19] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [19]),
        .Q(Q[19]));
  FDCE \multiplier_core_serial.mul_reg[prod][1] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [1]),
        .Q(Q[1]));
  FDCE \multiplier_core_serial.mul_reg[prod][20] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [20]),
        .Q(Q[20]));
  FDCE \multiplier_core_serial.mul_reg[prod][21] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [21]),
        .Q(Q[21]));
  FDCE \multiplier_core_serial.mul_reg[prod][22] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [22]),
        .Q(Q[22]));
  FDCE \multiplier_core_serial.mul_reg[prod][23] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [23]),
        .Q(Q[23]));
  FDCE \multiplier_core_serial.mul_reg[prod][24] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [24]),
        .Q(Q[24]));
  FDCE \multiplier_core_serial.mul_reg[prod][25] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [25]),
        .Q(Q[25]));
  FDCE \multiplier_core_serial.mul_reg[prod][26] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [26]),
        .Q(Q[26]));
  FDCE \multiplier_core_serial.mul_reg[prod][27] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [27]),
        .Q(Q[27]));
  FDCE \multiplier_core_serial.mul_reg[prod][28] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [28]),
        .Q(Q[28]));
  FDCE \multiplier_core_serial.mul_reg[prod][29] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [29]),
        .Q(Q[29]));
  FDCE \multiplier_core_serial.mul_reg[prod][2] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [2]),
        .Q(Q[2]));
  FDCE \multiplier_core_serial.mul_reg[prod][30] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [30]),
        .Q(Q[30]));
  FDCE \multiplier_core_serial.mul_reg[prod][31] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [31]),
        .Q(Q[31]));
  FDCE \multiplier_core_serial.mul_reg[prod][32] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [32]),
        .Q(p_0_in[0]));
  FDCE \multiplier_core_serial.mul_reg[prod][33] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [33]),
        .Q(p_0_in[1]));
  FDCE \multiplier_core_serial.mul_reg[prod][34] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [34]),
        .Q(p_0_in[2]));
  FDCE \multiplier_core_serial.mul_reg[prod][35] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [35]),
        .Q(p_0_in[3]));
  FDCE \multiplier_core_serial.mul_reg[prod][36] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [36]),
        .Q(p_0_in[4]));
  FDCE \multiplier_core_serial.mul_reg[prod][37] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [37]),
        .Q(p_0_in[5]));
  FDCE \multiplier_core_serial.mul_reg[prod][38] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [38]),
        .Q(p_0_in[6]));
  FDCE \multiplier_core_serial.mul_reg[prod][39] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [39]),
        .Q(p_0_in[7]));
  FDCE \multiplier_core_serial.mul_reg[prod][3] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [3]),
        .Q(Q[3]));
  FDCE \multiplier_core_serial.mul_reg[prod][40] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [40]),
        .Q(p_0_in[8]));
  FDCE \multiplier_core_serial.mul_reg[prod][41] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [41]),
        .Q(p_0_in[9]));
  FDCE \multiplier_core_serial.mul_reg[prod][42] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [42]),
        .Q(p_0_in[10]));
  FDCE \multiplier_core_serial.mul_reg[prod][43] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [43]),
        .Q(p_0_in[11]));
  FDCE \multiplier_core_serial.mul_reg[prod][44] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [44]),
        .Q(p_0_in[12]));
  FDCE \multiplier_core_serial.mul_reg[prod][45] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [45]),
        .Q(p_0_in[13]));
  FDCE \multiplier_core_serial.mul_reg[prod][46] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [46]),
        .Q(p_0_in[14]));
  FDCE \multiplier_core_serial.mul_reg[prod][47] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [47]),
        .Q(p_0_in[15]));
  FDCE \multiplier_core_serial.mul_reg[prod][48] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [48]),
        .Q(p_0_in[16]));
  FDCE \multiplier_core_serial.mul_reg[prod][49] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [49]),
        .Q(p_0_in[17]));
  FDCE \multiplier_core_serial.mul_reg[prod][4] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [4]),
        .Q(Q[4]));
  FDCE \multiplier_core_serial.mul_reg[prod][50] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [50]),
        .Q(p_0_in[18]));
  FDCE \multiplier_core_serial.mul_reg[prod][51] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [51]),
        .Q(p_0_in[19]));
  FDCE \multiplier_core_serial.mul_reg[prod][52] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [52]),
        .Q(p_0_in[20]));
  FDCE \multiplier_core_serial.mul_reg[prod][53] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [53]),
        .Q(p_0_in[21]));
  FDCE \multiplier_core_serial.mul_reg[prod][54] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [54]),
        .Q(p_0_in[22]));
  FDCE \multiplier_core_serial.mul_reg[prod][55] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [55]),
        .Q(p_0_in[23]));
  FDCE \multiplier_core_serial.mul_reg[prod][56] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [56]),
        .Q(p_0_in[24]));
  FDCE \multiplier_core_serial.mul_reg[prod][57] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [57]),
        .Q(p_0_in[25]));
  FDCE \multiplier_core_serial.mul_reg[prod][58] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [58]),
        .Q(p_0_in[26]));
  FDCE \multiplier_core_serial.mul_reg[prod][59] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [59]),
        .Q(p_0_in[27]));
  FDCE \multiplier_core_serial.mul_reg[prod][5] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [5]),
        .Q(Q[5]));
  FDCE \multiplier_core_serial.mul_reg[prod][60] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [60]),
        .Q(p_0_in[28]));
  FDCE \multiplier_core_serial.mul_reg[prod][61] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [61]),
        .Q(p_0_in[29]));
  FDCE \multiplier_core_serial.mul_reg[prod][62] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [62]),
        .Q(p_0_in[30]));
  FDCE \multiplier_core_serial.mul_reg[prod][63] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [63]),
        .Q(p_0_in[31]));
  FDCE \multiplier_core_serial.mul_reg[prod][6] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [6]),
        .Q(Q[6]));
  FDCE \multiplier_core_serial.mul_reg[prod][7] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [7]),
        .Q(Q[7]));
  FDCE \multiplier_core_serial.mul_reg[prod][8] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [8]),
        .Q(Q[8]));
  FDCE \multiplier_core_serial.mul_reg[prod][9] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [9]),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \register_file_fpga.reg_file_reg_i_137 
       (.I0(\register_file_fpga.reg_file_reg_i_170_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(\register_file_fpga.reg_file_reg_i_71 ),
        .I3(\serial_shifter.shifter_reg[done_ff] ),
        .I4(\register_file_fpga.reg_file_reg_i_71_0 ),
        .O(\ctrl_reg[out_en]_0 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_138 
       (.I0(\register_file_fpga.reg_file_reg_i_171_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[31]),
        .I3(p_0_in[31]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_31 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_139 
       (.I0(\register_file_fpga.reg_file_reg_i_173_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[30]),
        .I3(p_0_in[30]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_30 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_140 
       (.I0(\register_file_fpga.reg_file_reg_i_174_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[29]),
        .I3(p_0_in[29]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_29 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_141 
       (.I0(\register_file_fpga.reg_file_reg_i_175_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[28]),
        .I3(p_0_in[28]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_28 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_142 
       (.I0(\register_file_fpga.reg_file_reg_i_176_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[27]),
        .I3(p_0_in[27]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_27 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_143 
       (.I0(\register_file_fpga.reg_file_reg_i_177_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[26]),
        .I3(p_0_in[26]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_26 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_144 
       (.I0(\register_file_fpga.reg_file_reg_i_178_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[25]),
        .I3(p_0_in[25]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_25 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_145 
       (.I0(\register_file_fpga.reg_file_reg_i_179_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[24]),
        .I3(p_0_in[24]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_24 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_146 
       (.I0(\register_file_fpga.reg_file_reg_i_180_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[23]),
        .I3(p_0_in[23]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_23 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_147 
       (.I0(\register_file_fpga.reg_file_reg_i_181_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[22]),
        .I3(p_0_in[22]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_22 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_148 
       (.I0(\register_file_fpga.reg_file_reg_i_182_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[21]),
        .I3(p_0_in[21]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_21 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_149 
       (.I0(\register_file_fpga.reg_file_reg_i_183_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[20]),
        .I3(p_0_in[20]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_20 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_150 
       (.I0(\register_file_fpga.reg_file_reg_i_184_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[19]),
        .I3(p_0_in[19]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_19 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_151 
       (.I0(\register_file_fpga.reg_file_reg_i_185_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[18]),
        .I3(p_0_in[18]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_18 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_152 
       (.I0(\register_file_fpga.reg_file_reg_i_186_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[17]),
        .I3(p_0_in[17]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_17 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_153 
       (.I0(\register_file_fpga.reg_file_reg_i_187_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[16]),
        .I3(p_0_in[16]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_16 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_154 
       (.I0(\register_file_fpga.reg_file_reg_i_188_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[15]),
        .I3(p_0_in[15]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_15 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_155 
       (.I0(\register_file_fpga.reg_file_reg_i_189_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[14]),
        .I3(p_0_in[14]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_14 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_156 
       (.I0(\register_file_fpga.reg_file_reg_i_190_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[13]),
        .I3(p_0_in[13]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_13 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_157 
       (.I0(\register_file_fpga.reg_file_reg_i_191_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[12]),
        .I3(p_0_in[12]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_12 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_158 
       (.I0(\register_file_fpga.reg_file_reg_i_192_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[11]),
        .I3(p_0_in[11]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_11 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_159 
       (.I0(\register_file_fpga.reg_file_reg_i_193_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[10]),
        .I3(p_0_in[10]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_10 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_160 
       (.I0(\register_file_fpga.reg_file_reg_i_194_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[9]),
        .I3(p_0_in[9]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_9 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_161 
       (.I0(\register_file_fpga.reg_file_reg_i_195_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[8]),
        .I3(p_0_in[8]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_8 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_162 
       (.I0(\register_file_fpga.reg_file_reg_i_196_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[7]),
        .I3(p_0_in[7]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_7 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_163 
       (.I0(\register_file_fpga.reg_file_reg_i_197_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[6]),
        .I3(p_0_in[6]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_6 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_164 
       (.I0(\register_file_fpga.reg_file_reg_i_198_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[5]),
        .I3(p_0_in[5]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_5 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_165 
       (.I0(\register_file_fpga.reg_file_reg_i_199_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[4]),
        .I3(p_0_in[4]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_4 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_166 
       (.I0(\register_file_fpga.reg_file_reg_i_200_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[3]),
        .I3(p_0_in[3]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_3 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_167 
       (.I0(\register_file_fpga.reg_file_reg_i_201_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[2]),
        .I3(p_0_in[2]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_2 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_168 
       (.I0(\register_file_fpga.reg_file_reg_i_202_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[1]),
        .I3(p_0_in[1]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_205_0 ),
        .O(\ctrl_reg[out_en]_1 ));
  LUT6 #(
    .INIT(64'h8B8B8B888B8B8BBB)) 
    \register_file_fpga.reg_file_reg_i_170 
       (.I0(\register_file_fpga.reg_file_reg_i_203_n_0 ),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(p_0_in[0]),
        .I3(\execute_engine_reg[ir] [1]),
        .I4(\execute_engine_reg[ir] [0]),
        .I5(Q[0]),
        .O(\register_file_fpga.reg_file_reg_i_170_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_171 
       (.I0(p_1_in0),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [31]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[31]),
        .O(\register_file_fpga.reg_file_reg_i_171_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_173 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [30]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[30]),
        .O(\register_file_fpga.reg_file_reg_i_173_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_174 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [29]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[29]),
        .O(\register_file_fpga.reg_file_reg_i_174_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_175 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [28]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[28]),
        .O(\register_file_fpga.reg_file_reg_i_175_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_176 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [27]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[27]),
        .O(\register_file_fpga.reg_file_reg_i_176_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_177 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [26]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[26]),
        .O(\register_file_fpga.reg_file_reg_i_177_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_178 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [25]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[25]),
        .O(\register_file_fpga.reg_file_reg_i_178_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_179 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [24]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[24]),
        .O(\register_file_fpga.reg_file_reg_i_179_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_180 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [23]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[23]),
        .O(\register_file_fpga.reg_file_reg_i_180_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_181 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [22]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[22]),
        .O(\register_file_fpga.reg_file_reg_i_181_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_182 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [21]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[21]),
        .O(\register_file_fpga.reg_file_reg_i_182_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_183 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [20]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[20]),
        .O(\register_file_fpga.reg_file_reg_i_183_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_184 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [19]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[19]),
        .O(\register_file_fpga.reg_file_reg_i_184_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_185 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [18]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[18]),
        .O(\register_file_fpga.reg_file_reg_i_185_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_186 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [17]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[17]),
        .O(\register_file_fpga.reg_file_reg_i_186_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_187 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [16]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[16]),
        .O(\register_file_fpga.reg_file_reg_i_187_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_188 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [15]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[15]),
        .O(\register_file_fpga.reg_file_reg_i_188_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_189 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [14]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[14]),
        .O(\register_file_fpga.reg_file_reg_i_189_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_190 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [13]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[13]),
        .O(\register_file_fpga.reg_file_reg_i_190_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_191 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [12]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[12]),
        .O(\register_file_fpga.reg_file_reg_i_191_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_192 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [11]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[11]),
        .O(\register_file_fpga.reg_file_reg_i_192_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_193 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [10]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[10]),
        .O(\register_file_fpga.reg_file_reg_i_193_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_194 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [9]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[9]),
        .O(\register_file_fpga.reg_file_reg_i_194_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_195 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [8]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[8]),
        .O(\register_file_fpga.reg_file_reg_i_195_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_196 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [7]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[7]),
        .O(\register_file_fpga.reg_file_reg_i_196_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_197 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [6]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[6]),
        .O(\register_file_fpga.reg_file_reg_i_197_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_198 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [5]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[5]),
        .O(\register_file_fpga.reg_file_reg_i_198_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_199 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [4]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[4]),
        .O(\register_file_fpga.reg_file_reg_i_199_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_200 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [3]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[3]),
        .O(\register_file_fpga.reg_file_reg_i_200_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_201 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [2]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[2]),
        .O(\register_file_fpga.reg_file_reg_i_201_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_202 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .I1(\execute_engine_reg[ir] [1]),
        .I2(\divider_core_serial.div_reg[remainder] [1]),
        .I3(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[1]),
        .O(\register_file_fpga.reg_file_reg_i_202_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_203 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [0]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [0]),
        .O(\register_file_fpga.reg_file_reg_i_203_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_204 
       (.CI(\register_file_fpga.reg_file_reg_i_205_n_0 ),
        .CO({\NLW_register_file_fpga.reg_file_reg_i_204_CO_UNCONNECTED [3:2],\register_file_fpga.reg_file_reg_i_204_n_2 ,\register_file_fpga.reg_file_reg_i_204_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_file_fpga.reg_file_reg_i_204_O_UNCONNECTED [3],minusOp[31:29]}),
        .S({1'b0,\register_file_fpga.reg_file_reg_i_212_n_0 ,\register_file_fpga.reg_file_reg_i_213_n_0 ,\register_file_fpga.reg_file_reg_i_214_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_205 
       (.CI(\register_file_fpga.reg_file_reg_i_206_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_205_n_0 ,\register_file_fpga.reg_file_reg_i_205_n_1 ,\register_file_fpga.reg_file_reg_i_205_n_2 ,\register_file_fpga.reg_file_reg_i_205_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[28:25]),
        .S({\register_file_fpga.reg_file_reg_i_215_n_0 ,\register_file_fpga.reg_file_reg_i_216_n_0 ,\register_file_fpga.reg_file_reg_i_217_n_0 ,\register_file_fpga.reg_file_reg_i_218_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_206 
       (.CI(\register_file_fpga.reg_file_reg_i_207_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_206_n_0 ,\register_file_fpga.reg_file_reg_i_206_n_1 ,\register_file_fpga.reg_file_reg_i_206_n_2 ,\register_file_fpga.reg_file_reg_i_206_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[24:21]),
        .S({\register_file_fpga.reg_file_reg_i_219_n_0 ,\register_file_fpga.reg_file_reg_i_220_n_0 ,\register_file_fpga.reg_file_reg_i_221_n_0 ,\register_file_fpga.reg_file_reg_i_222_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_207 
       (.CI(\register_file_fpga.reg_file_reg_i_208_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_207_n_0 ,\register_file_fpga.reg_file_reg_i_207_n_1 ,\register_file_fpga.reg_file_reg_i_207_n_2 ,\register_file_fpga.reg_file_reg_i_207_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[20:17]),
        .S({\register_file_fpga.reg_file_reg_i_223_n_0 ,\register_file_fpga.reg_file_reg_i_224_n_0 ,\register_file_fpga.reg_file_reg_i_225_n_0 ,\register_file_fpga.reg_file_reg_i_226_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_208 
       (.CI(\register_file_fpga.reg_file_reg_i_209_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_208_n_0 ,\register_file_fpga.reg_file_reg_i_208_n_1 ,\register_file_fpga.reg_file_reg_i_208_n_2 ,\register_file_fpga.reg_file_reg_i_208_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[16:13]),
        .S({\register_file_fpga.reg_file_reg_i_227_n_0 ,\register_file_fpga.reg_file_reg_i_228_n_0 ,\register_file_fpga.reg_file_reg_i_229_n_0 ,\register_file_fpga.reg_file_reg_i_230_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_209 
       (.CI(\register_file_fpga.reg_file_reg_i_210_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_209_n_0 ,\register_file_fpga.reg_file_reg_i_209_n_1 ,\register_file_fpga.reg_file_reg_i_209_n_2 ,\register_file_fpga.reg_file_reg_i_209_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[12:9]),
        .S({\register_file_fpga.reg_file_reg_i_231_n_0 ,\register_file_fpga.reg_file_reg_i_232_n_0 ,\register_file_fpga.reg_file_reg_i_233_n_0 ,\register_file_fpga.reg_file_reg_i_234_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_210 
       (.CI(\register_file_fpga.reg_file_reg_i_211_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_210_n_0 ,\register_file_fpga.reg_file_reg_i_210_n_1 ,\register_file_fpga.reg_file_reg_i_210_n_2 ,\register_file_fpga.reg_file_reg_i_210_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[8:5]),
        .S({\register_file_fpga.reg_file_reg_i_235_n_0 ,\register_file_fpga.reg_file_reg_i_236_n_0 ,\register_file_fpga.reg_file_reg_i_237_n_0 ,\register_file_fpga.reg_file_reg_i_238_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_211 
       (.CI(1'b0),
        .CO({\register_file_fpga.reg_file_reg_i_211_n_0 ,\register_file_fpga.reg_file_reg_i_211_n_1 ,\register_file_fpga.reg_file_reg_i_211_n_2 ,\register_file_fpga.reg_file_reg_i_211_n_3 }),
        .CYINIT(\register_file_fpga.reg_file_reg_i_203_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[4:1]),
        .S({\register_file_fpga.reg_file_reg_i_239_n_0 ,\register_file_fpga.reg_file_reg_i_240_n_0 ,\register_file_fpga.reg_file_reg_i_241_n_0 ,\register_file_fpga.reg_file_reg_i_242_n_0 }));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_212 
       (.I0(p_1_in0),
        .I1(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [31]),
        .O(\register_file_fpga.reg_file_reg_i_212_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_213 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .I1(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [30]),
        .O(\register_file_fpga.reg_file_reg_i_213_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_214 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .I1(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [29]),
        .O(\register_file_fpga.reg_file_reg_i_214_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_215 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .I1(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [28]),
        .O(\register_file_fpga.reg_file_reg_i_215_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_216 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .I1(\register_file_fpga.reg_file_reg_i_205_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [27]),
        .O(\register_file_fpga.reg_file_reg_i_216_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_217 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [26]),
        .O(\register_file_fpga.reg_file_reg_i_217_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_218 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [25]),
        .O(\register_file_fpga.reg_file_reg_i_218_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_219 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [24]),
        .O(\register_file_fpga.reg_file_reg_i_219_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_220 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [23]),
        .O(\register_file_fpga.reg_file_reg_i_220_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_221 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [22]),
        .O(\register_file_fpga.reg_file_reg_i_221_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_222 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [21]),
        .O(\register_file_fpga.reg_file_reg_i_222_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_223 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [20]),
        .O(\register_file_fpga.reg_file_reg_i_223_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_224 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [19]),
        .O(\register_file_fpga.reg_file_reg_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_225 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [18]),
        .O(\register_file_fpga.reg_file_reg_i_225_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_226 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [17]),
        .O(\register_file_fpga.reg_file_reg_i_226_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_227 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [16]),
        .O(\register_file_fpga.reg_file_reg_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_228 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [15]),
        .O(\register_file_fpga.reg_file_reg_i_228_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_229 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [14]),
        .O(\register_file_fpga.reg_file_reg_i_229_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_230 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [13]),
        .O(\register_file_fpga.reg_file_reg_i_230_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_231 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [12]),
        .O(\register_file_fpga.reg_file_reg_i_231_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_232 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [11]),
        .O(\register_file_fpga.reg_file_reg_i_232_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_233 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [10]),
        .O(\register_file_fpga.reg_file_reg_i_233_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_234 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [9]),
        .O(\register_file_fpga.reg_file_reg_i_234_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_235 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [8]),
        .O(\register_file_fpga.reg_file_reg_i_235_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_236 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [7]),
        .O(\register_file_fpga.reg_file_reg_i_236_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_237 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [6]),
        .O(\register_file_fpga.reg_file_reg_i_237_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_238 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [5]),
        .O(\register_file_fpga.reg_file_reg_i_238_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_239 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [4]),
        .O(\register_file_fpga.reg_file_reg_i_239_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_240 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [3]),
        .O(\register_file_fpga.reg_file_reg_i_240_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_241 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [2]),
        .O(\register_file_fpga.reg_file_reg_i_241_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_242 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .I1(\register_file_fpga.reg_file_reg_i_211_0 ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\divider_core_serial.div_reg[remainder] [1]),
        .O(\register_file_fpga.reg_file_reg_i_242_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter
   (\serial_shifter.shifter_reg[done_ff] ,
    \serial_shifter.shifter_reg[cnt][1]_0 ,
    \serial_shifter.shifter_reg[cnt][0]_0 ,
    \trap_ctrl_reg[exc_buf][1] ,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[sreg][31]_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    \serial_shifter.shifter_reg[done_ff]__0_30 ,
    clk,
    rstn_sys,
    \serial_shifter.shifter_reg[cnt][1]_1 ,
    Q,
    cp_valid_1,
    \serial_shifter.shifter_reg[cnt][3]_0 ,
    \serial_shifter.shifter_reg[cnt][4]_0 ,
    \serial_shifter.shifter_reg[cnt][2]_0 ,
    \serial_shifter.shifter_reg[cnt][3]_1 ,
    \register_file_fpga.reg_file_reg_i_70 ,
    \register_file_fpga.reg_file_reg_i_70_0 ,
    alu_add,
    \register_file_fpga.reg_file_reg_i_69 ,
    \register_file_fpga.reg_file_reg_i_68 ,
    \register_file_fpga.reg_file_reg_i_67 ,
    \register_file_fpga.reg_file_reg_i_66 ,
    \register_file_fpga.reg_file_reg_i_65 ,
    \register_file_fpga.reg_file_reg_i_64 ,
    \register_file_fpga.reg_file_reg_i_63 ,
    \register_file_fpga.reg_file_reg_i_62 ,
    \register_file_fpga.reg_file_reg_i_61 ,
    \register_file_fpga.reg_file_reg_i_60 ,
    \register_file_fpga.reg_file_reg_i_59 ,
    \register_file_fpga.reg_file_reg_i_58 ,
    \register_file_fpga.reg_file_reg_i_57 ,
    \register_file_fpga.reg_file_reg_i_56 ,
    \register_file_fpga.reg_file_reg_i_55 ,
    \register_file_fpga.reg_file_reg_i_54 ,
    \register_file_fpga.reg_file_reg_i_53 ,
    \register_file_fpga.reg_file_reg_i_52 ,
    \register_file_fpga.reg_file_reg_i_51 ,
    \register_file_fpga.reg_file_reg_i_50 ,
    \register_file_fpga.reg_file_reg_i_49 ,
    \register_file_fpga.reg_file_reg_i_48 ,
    \register_file_fpga.reg_file_reg_i_47 ,
    \register_file_fpga.reg_file_reg_i_46 ,
    \register_file_fpga.reg_file_reg_i_45 ,
    \register_file_fpga.reg_file_reg_i_44 ,
    \register_file_fpga.reg_file_reg_i_43 ,
    \register_file_fpga.reg_file_reg_i_42 ,
    \register_file_fpga.reg_file_reg_i_41 ,
    \register_file_fpga.reg_file_reg_i_40 ,
    \ctrl[cpu_trap] ,
    D);
  output \serial_shifter.shifter_reg[done_ff] ;
  output \serial_shifter.shifter_reg[cnt][1]_0 ;
  output \serial_shifter.shifter_reg[cnt][0]_0 ;
  output \trap_ctrl_reg[exc_buf][1] ;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  output \serial_shifter.shifter_reg[done_ff]__0_30 ;
  input clk;
  input rstn_sys;
  input [1:0]\serial_shifter.shifter_reg[cnt][1]_1 ;
  input [0:0]Q;
  input cp_valid_1;
  input [0:0]\serial_shifter.shifter_reg[cnt][3]_0 ;
  input \serial_shifter.shifter_reg[cnt][4]_0 ;
  input \serial_shifter.shifter_reg[cnt][2]_0 ;
  input \serial_shifter.shifter_reg[cnt][3]_1 ;
  input \register_file_fpga.reg_file_reg_i_70 ;
  input [1:0]\register_file_fpga.reg_file_reg_i_70_0 ;
  input [30:0]alu_add;
  input \register_file_fpga.reg_file_reg_i_69 ;
  input \register_file_fpga.reg_file_reg_i_68 ;
  input \register_file_fpga.reg_file_reg_i_67 ;
  input \register_file_fpga.reg_file_reg_i_66 ;
  input \register_file_fpga.reg_file_reg_i_65 ;
  input \register_file_fpga.reg_file_reg_i_64 ;
  input \register_file_fpga.reg_file_reg_i_63 ;
  input \register_file_fpga.reg_file_reg_i_62 ;
  input \register_file_fpga.reg_file_reg_i_61 ;
  input \register_file_fpga.reg_file_reg_i_60 ;
  input \register_file_fpga.reg_file_reg_i_59 ;
  input \register_file_fpga.reg_file_reg_i_58 ;
  input \register_file_fpga.reg_file_reg_i_57 ;
  input \register_file_fpga.reg_file_reg_i_56 ;
  input \register_file_fpga.reg_file_reg_i_55 ;
  input \register_file_fpga.reg_file_reg_i_54 ;
  input \register_file_fpga.reg_file_reg_i_53 ;
  input \register_file_fpga.reg_file_reg_i_52 ;
  input \register_file_fpga.reg_file_reg_i_51 ;
  input \register_file_fpga.reg_file_reg_i_50 ;
  input \register_file_fpga.reg_file_reg_i_49 ;
  input \register_file_fpga.reg_file_reg_i_48 ;
  input \register_file_fpga.reg_file_reg_i_47 ;
  input \register_file_fpga.reg_file_reg_i_46 ;
  input \register_file_fpga.reg_file_reg_i_45 ;
  input \register_file_fpga.reg_file_reg_i_44 ;
  input \register_file_fpga.reg_file_reg_i_43 ;
  input \register_file_fpga.reg_file_reg_i_42 ;
  input \register_file_fpga.reg_file_reg_i_41 ;
  input \register_file_fpga.reg_file_reg_i_40 ;
  input \ctrl[cpu_trap] ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]Q;
  wire [30:0]alu_add;
  wire clk;
  wire cp_valid_0;
  wire cp_valid_1;
  wire \ctrl[cpu_trap] ;
  wire [4:2]p_0_in;
  wire \register_file_fpga.reg_file_reg_i_40 ;
  wire \register_file_fpga.reg_file_reg_i_41 ;
  wire \register_file_fpga.reg_file_reg_i_42 ;
  wire \register_file_fpga.reg_file_reg_i_43 ;
  wire \register_file_fpga.reg_file_reg_i_44 ;
  wire \register_file_fpga.reg_file_reg_i_45 ;
  wire \register_file_fpga.reg_file_reg_i_46 ;
  wire \register_file_fpga.reg_file_reg_i_47 ;
  wire \register_file_fpga.reg_file_reg_i_48 ;
  wire \register_file_fpga.reg_file_reg_i_49 ;
  wire \register_file_fpga.reg_file_reg_i_50 ;
  wire \register_file_fpga.reg_file_reg_i_51 ;
  wire \register_file_fpga.reg_file_reg_i_52 ;
  wire \register_file_fpga.reg_file_reg_i_53 ;
  wire \register_file_fpga.reg_file_reg_i_54 ;
  wire \register_file_fpga.reg_file_reg_i_55 ;
  wire \register_file_fpga.reg_file_reg_i_56 ;
  wire \register_file_fpga.reg_file_reg_i_57 ;
  wire \register_file_fpga.reg_file_reg_i_58 ;
  wire \register_file_fpga.reg_file_reg_i_59 ;
  wire \register_file_fpga.reg_file_reg_i_60 ;
  wire \register_file_fpga.reg_file_reg_i_61 ;
  wire \register_file_fpga.reg_file_reg_i_62 ;
  wire \register_file_fpga.reg_file_reg_i_63 ;
  wire \register_file_fpga.reg_file_reg_i_64 ;
  wire \register_file_fpga.reg_file_reg_i_65 ;
  wire \register_file_fpga.reg_file_reg_i_66 ;
  wire \register_file_fpga.reg_file_reg_i_67 ;
  wire \register_file_fpga.reg_file_reg_i_68 ;
  wire \register_file_fpga.reg_file_reg_i_69 ;
  wire \register_file_fpga.reg_file_reg_i_70 ;
  wire [1:0]\register_file_fpga.reg_file_reg_i_70_0 ;
  wire rstn_sys;
  wire \serial_shifter.shifter[busy]_i_1_n_0 ;
  wire \serial_shifter.shifter[busy]_i_2_n_0 ;
  wire \serial_shifter.shifter[cnt][4]_i_3_n_0 ;
  wire \serial_shifter.shifter_reg[busy]__0 ;
  wire [4:2]\serial_shifter.shifter_reg[cnt] ;
  wire \serial_shifter.shifter_reg[cnt][0]_0 ;
  wire \serial_shifter.shifter_reg[cnt][1]_0 ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1]_1 ;
  wire \serial_shifter.shifter_reg[cnt][2]_0 ;
  wire [0:0]\serial_shifter.shifter_reg[cnt][3]_0 ;
  wire \serial_shifter.shifter_reg[cnt][3]_1 ;
  wire \serial_shifter.shifter_reg[cnt][4]_0 ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_30 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  wire \shifter[sreg] ;
  wire \trap_ctrl_reg[exc_buf][1] ;

  LUT4 #(
    .INIT(16'h0015)) 
    \FSM_sequential_execute_engine[state][3]_i_13 
       (.I0(Q),
        .I1(\serial_shifter.shifter_reg[busy]__0 ),
        .I2(\serial_shifter.shifter[busy]_i_2_n_0 ),
        .I3(cp_valid_1),
        .O(\trap_ctrl_reg[exc_buf][1] ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_100 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [18]),
        .I2(\register_file_fpga.reg_file_reg_i_53 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[17]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_17 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_102 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [17]),
        .I2(\register_file_fpga.reg_file_reg_i_54 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[16]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_16 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_104 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [16]),
        .I2(\register_file_fpga.reg_file_reg_i_55 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[15]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_15 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_106 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [15]),
        .I2(\register_file_fpga.reg_file_reg_i_56 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[14]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_14 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_108 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [14]),
        .I2(\register_file_fpga.reg_file_reg_i_57 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[13]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_13 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_110 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [13]),
        .I2(\register_file_fpga.reg_file_reg_i_58 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[12]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_12 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_112 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [12]),
        .I2(\register_file_fpga.reg_file_reg_i_59 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[11]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_11 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_114 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [11]),
        .I2(\register_file_fpga.reg_file_reg_i_60 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[10]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_10 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_116 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [10]),
        .I2(\register_file_fpga.reg_file_reg_i_61 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[9]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_9 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_118 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [9]),
        .I2(\register_file_fpga.reg_file_reg_i_62 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[8]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_8 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_120 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [8]),
        .I2(\register_file_fpga.reg_file_reg_i_63 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[7]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_7 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_122 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [7]),
        .I2(\register_file_fpga.reg_file_reg_i_64 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[6]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_6 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_124 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [6]),
        .I2(\register_file_fpga.reg_file_reg_i_65 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[5]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_5 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_126 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [5]),
        .I2(\register_file_fpga.reg_file_reg_i_66 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[4]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_4 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_128 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [4]),
        .I2(\register_file_fpga.reg_file_reg_i_67 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[3]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_3 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_130 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [3]),
        .I2(\register_file_fpga.reg_file_reg_i_68 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[2]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_2 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_132 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [2]),
        .I2(\register_file_fpga.reg_file_reg_i_69 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[1]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_1 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_134 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [1]),
        .I2(\register_file_fpga.reg_file_reg_i_70 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[0]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_0 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_74 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [31]),
        .I2(\register_file_fpga.reg_file_reg_i_40 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[30]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_30 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_76 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [30]),
        .I2(\register_file_fpga.reg_file_reg_i_41 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[29]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_29 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_78 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [29]),
        .I2(\register_file_fpga.reg_file_reg_i_42 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[28]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_28 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_80 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [28]),
        .I2(\register_file_fpga.reg_file_reg_i_43 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[27]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_27 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_82 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [27]),
        .I2(\register_file_fpga.reg_file_reg_i_44 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[26]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_26 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_84 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [26]),
        .I2(\register_file_fpga.reg_file_reg_i_45 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[25]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_25 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_86 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [25]),
        .I2(\register_file_fpga.reg_file_reg_i_46 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[24]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_24 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_88 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [24]),
        .I2(\register_file_fpga.reg_file_reg_i_47 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[23]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_23 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_90 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [23]),
        .I2(\register_file_fpga.reg_file_reg_i_48 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[22]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_22 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_92 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [22]),
        .I2(\register_file_fpga.reg_file_reg_i_49 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[21]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_21 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_94 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [21]),
        .I2(\register_file_fpga.reg_file_reg_i_50 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[20]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_20 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_96 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [20]),
        .I2(\register_file_fpga.reg_file_reg_i_51 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[19]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_19 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_98 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [19]),
        .I2(\register_file_fpga.reg_file_reg_i_52 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[18]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_18 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \serial_shifter.shifter[busy]_i_1 
       (.I0(\serial_shifter.shifter[busy]_i_2_n_0 ),
        .I1(\ctrl[cpu_trap] ),
        .I2(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I3(\serial_shifter.shifter_reg[busy]__0 ),
        .O(\serial_shifter.shifter[busy]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \serial_shifter.shifter[busy]_i_2 
       (.I0(\serial_shifter.shifter_reg[cnt] [3]),
        .I1(\serial_shifter.shifter_reg[cnt] [2]),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(\serial_shifter.shifter[busy]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \serial_shifter.shifter[cnt][2]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][2]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [2]),
        .I3(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \serial_shifter.shifter[cnt][3]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][3]_1 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [3]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I5(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B88BB8)) 
    \serial_shifter.shifter[cnt][4]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][4]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter[cnt][4]_i_3_n_0 ),
        .I4(\serial_shifter.shifter_reg[cnt] [2]),
        .I5(\serial_shifter.shifter_reg[cnt] [3]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \serial_shifter.shifter[cnt][4]_i_3 
       (.I0(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(\serial_shifter.shifter[cnt][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \serial_shifter.shifter[done_ff]_i_1 
       (.I0(\serial_shifter.shifter_reg[busy]__0 ),
        .I1(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .I4(\serial_shifter.shifter_reg[cnt] [3]),
        .O(cp_valid_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \serial_shifter.shifter[sreg][31]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt] [4]),
        .I2(\serial_shifter.shifter_reg[cnt] [2]),
        .I3(\serial_shifter.shifter_reg[cnt] [3]),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I5(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .O(\shifter[sreg] ));
  FDCE \serial_shifter.shifter_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter[busy]_i_1_n_0 ),
        .Q(\serial_shifter.shifter_reg[busy]__0 ));
  FDCE \serial_shifter.shifter_reg[cnt][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[cnt][1]_1 [0]),
        .Q(\serial_shifter.shifter_reg[cnt][0]_0 ));
  FDCE \serial_shifter.shifter_reg[cnt][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[cnt][1]_1 [1]),
        .Q(\serial_shifter.shifter_reg[cnt][1]_0 ));
  FDCE \serial_shifter.shifter_reg[cnt][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\serial_shifter.shifter_reg[cnt] [2]));
  FDCE \serial_shifter.shifter_reg[cnt][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\serial_shifter.shifter_reg[cnt] [3]));
  FDCE \serial_shifter.shifter_reg[cnt][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\serial_shifter.shifter_reg[cnt] [4]));
  FDCE \serial_shifter.shifter_reg[done_ff]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cp_valid_0),
        .Q(\serial_shifter.shifter_reg[done_ff] ));
  FDCE \serial_shifter.shifter_reg[sreg][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [0]));
  FDCE \serial_shifter.shifter_reg[sreg][10] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [10]));
  FDCE \serial_shifter.shifter_reg[sreg][11] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [11]));
  FDCE \serial_shifter.shifter_reg[sreg][12] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [12]));
  FDCE \serial_shifter.shifter_reg[sreg][13] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [13]));
  FDCE \serial_shifter.shifter_reg[sreg][14] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [14]));
  FDCE \serial_shifter.shifter_reg[sreg][15] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [15]));
  FDCE \serial_shifter.shifter_reg[sreg][16] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [16]));
  FDCE \serial_shifter.shifter_reg[sreg][17] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [17]));
  FDCE \serial_shifter.shifter_reg[sreg][18] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [18]));
  FDCE \serial_shifter.shifter_reg[sreg][19] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [19]));
  FDCE \serial_shifter.shifter_reg[sreg][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [1]));
  FDCE \serial_shifter.shifter_reg[sreg][20] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [20]));
  FDCE \serial_shifter.shifter_reg[sreg][21] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [21]));
  FDCE \serial_shifter.shifter_reg[sreg][22] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [22]));
  FDCE \serial_shifter.shifter_reg[sreg][23] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [23]));
  FDCE \serial_shifter.shifter_reg[sreg][24] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [24]));
  FDCE \serial_shifter.shifter_reg[sreg][25] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [25]));
  FDCE \serial_shifter.shifter_reg[sreg][26] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [26]));
  FDCE \serial_shifter.shifter_reg[sreg][27] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [27]));
  FDCE \serial_shifter.shifter_reg[sreg][28] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [28]));
  FDCE \serial_shifter.shifter_reg[sreg][29] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [29]));
  FDCE \serial_shifter.shifter_reg[sreg][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [2]));
  FDCE \serial_shifter.shifter_reg[sreg][30] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [30]));
  FDCE \serial_shifter.shifter_reg[sreg][31] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [31]));
  FDCE \serial_shifter.shifter_reg[sreg][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [3]));
  FDCE \serial_shifter.shifter_reg[sreg][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [4]));
  FDCE \serial_shifter.shifter_reg[sreg][5] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [5]));
  FDCE \serial_shifter.shifter_reg[sreg][6] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [6]));
  FDCE \serial_shifter.shifter_reg[sreg][7] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [7]));
  FDCE \serial_shifter.shifter_reg[sreg][8] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [8]));
  FDCE \serial_shifter.shifter_reg[sreg][9] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu
   (misaligned,
    arbiter_err,
    arbiter_req_reg_0,
    m_axi_arready_0,
    \bus_req_o_reg[rw]_0 ,
    m_axi_wready_0,
    m_axi_awready_0,
    pending_reg,
    m_axi_bresp_0_sp_1,
    m_axi_rresp_0_sp_1,
    \bus_req_o_reg[data][0]_0 ,
    \bus_req_o_reg[data][31]_0 ,
    \keeper_reg[err] ,
    \main_rsp[ack] ,
    \keeper_reg[err]_0 ,
    m_axi_arvalid,
    m_axi_araddr,
    Q,
    \wb_core[err] ,
    pending_reg_0,
    \rdata_o_reg[31]_0 ,
    m_axi_wstrb,
    E,
    misaligned_reg_0,
    clk,
    rstn_sys,
    \cpu_d_rsp[err] ,
    \ctrl[lsu_rw] ,
    arbiter_req_reg_1,
    m_axi_arready,
    m_axi_arvalid_0,
    \axi_ctrl_reg[radr_received] ,
    m_axi_wready,
    \axi_ctrl_reg[wdat_received] ,
    m_axi_awready,
    \axi_ctrl_reg[wadr_received] ,
    port_sel_reg,
    pending_reg_1,
    \bus_rsp[err]0__5 ,
    pending,
    \irq_enable_reg[0] ,
    \iodev_req[12][stb] ,
    p_3_in,
    \main_rsp[err] ,
    \arbiter_reg[state] ,
    \FSM_onehot_arbiter_reg[state][1] ,
    \FSM_onehot_arbiter_reg[state][1]_0 ,
    bus_rw_reg,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_bresp,
    m_axi_bvalid,
    pending_i_4,
    \arbiter_reg[a_req]__0 ,
    \ctrl[lsu_req] ,
    D,
    \main_rsp[data] ,
    \rdata_o_reg[15]_0 ,
    \rdata_o_reg[7]_0 ,
    \rdata_o_reg[23]_0 ,
    \rdata_o_reg[0]_0 ,
    \rdata_o_reg[23]_1 ,
    \rdata_o_reg[31]_1 ,
    \mar_reg[31]_0 ,
    \bus_req_o_reg[data][31]_1 ,
    \bus_req_o_reg[ben][3]_0 );
  output misaligned;
  output arbiter_err;
  output arbiter_req_reg_0;
  output m_axi_arready_0;
  output \bus_req_o_reg[rw]_0 ;
  output m_axi_wready_0;
  output m_axi_awready_0;
  output pending_reg;
  output m_axi_bresp_0_sp_1;
  output m_axi_rresp_0_sp_1;
  output \bus_req_o_reg[data][0]_0 ;
  output [31:0]\bus_req_o_reg[data][31]_0 ;
  output \keeper_reg[err] ;
  output \main_rsp[ack] ;
  output \keeper_reg[err]_0 ;
  output m_axi_arvalid;
  output [1:0]m_axi_araddr;
  output [31:0]Q;
  output \wb_core[err] ;
  output pending_reg_0;
  output [31:0]\rdata_o_reg[31]_0 ;
  output [3:0]m_axi_wstrb;
  input [0:0]E;
  input misaligned_reg_0;
  input clk;
  input rstn_sys;
  input \cpu_d_rsp[err] ;
  input \ctrl[lsu_rw] ;
  input arbiter_req_reg_1;
  input m_axi_arready;
  input m_axi_arvalid_0;
  input \axi_ctrl_reg[radr_received] ;
  input m_axi_wready;
  input \axi_ctrl_reg[wdat_received] ;
  input m_axi_awready;
  input \axi_ctrl_reg[wadr_received] ;
  input port_sel_reg;
  input pending_reg_1;
  input \bus_rsp[err]0__5 ;
  input pending;
  input \irq_enable_reg[0] ;
  input \iodev_req[12][stb] ;
  input [0:0]p_3_in;
  input \main_rsp[err] ;
  input [1:0]\arbiter_reg[state] ;
  input \FSM_onehot_arbiter_reg[state][1] ;
  input \FSM_onehot_arbiter_reg[state][1]_0 ;
  input bus_rw_reg;
  input [1:0]m_axi_rresp;
  input m_axi_rvalid;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input pending_i_4;
  input \arbiter_reg[a_req]__0 ;
  input \ctrl[lsu_req] ;
  input [13:0]D;
  input [31:0]\main_rsp[data] ;
  input [1:0]\rdata_o_reg[15]_0 ;
  input \rdata_o_reg[7]_0 ;
  input \rdata_o_reg[23]_0 ;
  input \rdata_o_reg[0]_0 ;
  input \rdata_o_reg[23]_1 ;
  input \rdata_o_reg[31]_1 ;
  input [31:0]\mar_reg[31]_0 ;
  input [31:0]\bus_req_o_reg[data][31]_1 ;
  input [3:0]\bus_req_o_reg[ben][3]_0 ;

  wire [13:0]D;
  wire [0:0]E;
  wire \FSM_onehot_arbiter_reg[state][1] ;
  wire \FSM_onehot_arbiter_reg[state][1]_0 ;
  wire [31:0]Q;
  wire arbiter_err;
  wire \arbiter_reg[a_req]__0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire arbiter_req_reg_0;
  wire arbiter_req_reg_1;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wadr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire [3:0]\bus_req_o_reg[ben][3]_0 ;
  wire \bus_req_o_reg[data][0]_0 ;
  wire [31:0]\bus_req_o_reg[data][31]_0 ;
  wire [31:0]\bus_req_o_reg[data][31]_1 ;
  wire \bus_req_o_reg[rw]_0 ;
  wire \bus_rsp[err]0__5 ;
  wire bus_rw_reg;
  wire clk;
  wire \core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1__0 ;
  wire \cpu_d_req[rw] ;
  wire \cpu_d_rsp[err] ;
  wire \ctrl[lsu_req] ;
  wire \ctrl[lsu_rw] ;
  wire \iodev_req[12][stb] ;
  wire \irq_enable_reg[0] ;
  wire \keeper_reg[err] ;
  wire \keeper_reg[err]_0 ;
  wire [1:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_arvalid_0;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire [1:0]m_axi_bresp;
  wire m_axi_bresp_0_sn_1;
  wire m_axi_bvalid;
  wire [1:0]m_axi_rresp;
  wire m_axi_rresp_0_sn_1;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire [3:0]m_axi_wstrb;
  wire \main_rsp[ack] ;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire [31:0]\mar_reg[31]_0 ;
  wire misaligned;
  wire misaligned_reg_0;
  wire [31:0]p_0_in;
  wire [0:0]p_3_in;
  wire pending;
  wire pending_i_4;
  wire pending_reg;
  wire pending_reg_0;
  wire pending_reg_1;
  wire port_sel_reg;
  wire \rdata_o[0]_i_2_n_0 ;
  wire \rdata_o[14]_i_2_n_0 ;
  wire \rdata_o[14]_i_3_n_0 ;
  wire \rdata_o[14]_i_4_n_0 ;
  wire \rdata_o[15]_i_2_n_0 ;
  wire \rdata_o[15]_i_3_n_0 ;
  wire \rdata_o[1]_i_2_n_0 ;
  wire \rdata_o[23]_i_2_n_0 ;
  wire \rdata_o[2]_i_2_n_0 ;
  wire \rdata_o[31]_i_2_n_0 ;
  wire \rdata_o[31]_i_3_n_0 ;
  wire \rdata_o[31]_i_5_n_0 ;
  wire \rdata_o[3]_i_2_n_0 ;
  wire \rdata_o[4]_i_2_n_0 ;
  wire \rdata_o[5]_i_2_n_0 ;
  wire \rdata_o[6]_i_2_n_0 ;
  wire \rdata_o[6]_i_3_n_0 ;
  wire \rdata_o[7]_i_3_n_0 ;
  wire \rdata_o[7]_i_4_n_0 ;
  wire \rdata_o_reg[0]_0 ;
  wire [1:0]\rdata_o_reg[15]_0 ;
  wire \rdata_o_reg[23]_0 ;
  wire \rdata_o_reg[23]_1 ;
  wire [31:0]\rdata_o_reg[31]_0 ;
  wire \rdata_o_reg[31]_1 ;
  wire \rdata_o_reg[7]_0 ;
  wire rstn_sys;
  wire \wb_core[err] ;

  assign m_axi_bresp_0_sp_1 = m_axi_bresp_0_sn_1;
  assign m_axi_rresp_0_sp_1 = m_axi_rresp_0_sn_1;
  LUT6 #(
    .INIT(64'h0003000300008888)) 
    \FSM_onehot_arbiter[state][1]_i_1 
       (.I0(\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1__0 ),
        .I1(pending_reg_1),
        .I2(\main_rsp[err] ),
        .I3(\main_rsp[ack] ),
        .I4(\arbiter_reg[state] [1]),
        .I5(\arbiter_reg[state] [0]),
        .O(\keeper_reg[err] ));
  LUT6 #(
    .INIT(64'h0003000000034444)) 
    \FSM_onehot_arbiter[state][2]_i_1 
       (.I0(\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1__0 ),
        .I1(pending_reg_1),
        .I2(\main_rsp[err] ),
        .I3(\main_rsp[ack] ),
        .I4(\arbiter_reg[state] [1]),
        .I5(\arbiter_reg[state] [0]),
        .O(\keeper_reg[err]_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_arbiter[state][2]_i_2 
       (.I0(\arbiter_reg[a_req]__0 ),
        .I1(misaligned),
        .I2(\ctrl[lsu_req] ),
        .O(\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1__0 ));
  FDCE arbiter_err_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_d_rsp[err] ),
        .Q(arbiter_err));
  FDCE arbiter_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(arbiter_req_reg_1),
        .Q(arbiter_req_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \axi_ctrl[radr_received]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(m_axi_arready),
        .I2(m_axi_arvalid_0),
        .I3(\axi_ctrl_reg[radr_received] ),
        .O(m_axi_arready_0));
  LUT4 #(
    .INIT(16'hF080)) 
    \axi_ctrl[wadr_received]_i_1 
       (.I0(m_axi_awready),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(m_axi_arvalid_0),
        .I3(\axi_ctrl_reg[wadr_received] ),
        .O(m_axi_awready_0));
  LUT4 #(
    .INIT(16'hF080)) 
    \axi_ctrl[wdat_received]_i_1 
       (.I0(m_axi_wready),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(m_axi_arvalid_0),
        .I3(\axi_ctrl_reg[wdat_received] ),
        .O(m_axi_wready_0));
  FDCE \bus_req_o_reg[ben][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [0]),
        .Q(m_axi_wstrb[0]));
  FDCE \bus_req_o_reg[ben][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [1]),
        .Q(m_axi_wstrb[1]));
  FDCE \bus_req_o_reg[ben][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [2]),
        .Q(m_axi_wstrb[2]));
  FDCE \bus_req_o_reg[ben][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [3]),
        .Q(m_axi_wstrb[3]));
  FDCE \bus_req_o_reg[data][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [0]),
        .Q(\bus_req_o_reg[data][31]_0 [0]));
  FDCE \bus_req_o_reg[data][10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [10]),
        .Q(\bus_req_o_reg[data][31]_0 [10]));
  FDCE \bus_req_o_reg[data][11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [11]),
        .Q(\bus_req_o_reg[data][31]_0 [11]));
  FDCE \bus_req_o_reg[data][12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [12]),
        .Q(\bus_req_o_reg[data][31]_0 [12]));
  FDCE \bus_req_o_reg[data][13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [13]),
        .Q(\bus_req_o_reg[data][31]_0 [13]));
  FDCE \bus_req_o_reg[data][14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [14]),
        .Q(\bus_req_o_reg[data][31]_0 [14]));
  FDCE \bus_req_o_reg[data][15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [15]),
        .Q(\bus_req_o_reg[data][31]_0 [15]));
  FDCE \bus_req_o_reg[data][16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [16]),
        .Q(\bus_req_o_reg[data][31]_0 [16]));
  FDCE \bus_req_o_reg[data][17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [17]),
        .Q(\bus_req_o_reg[data][31]_0 [17]));
  FDCE \bus_req_o_reg[data][18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [18]),
        .Q(\bus_req_o_reg[data][31]_0 [18]));
  FDCE \bus_req_o_reg[data][19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [19]),
        .Q(\bus_req_o_reg[data][31]_0 [19]));
  FDCE \bus_req_o_reg[data][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [1]),
        .Q(\bus_req_o_reg[data][31]_0 [1]));
  FDCE \bus_req_o_reg[data][20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [20]),
        .Q(\bus_req_o_reg[data][31]_0 [20]));
  FDCE \bus_req_o_reg[data][21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [21]),
        .Q(\bus_req_o_reg[data][31]_0 [21]));
  FDCE \bus_req_o_reg[data][22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [22]),
        .Q(\bus_req_o_reg[data][31]_0 [22]));
  FDCE \bus_req_o_reg[data][23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [23]),
        .Q(\bus_req_o_reg[data][31]_0 [23]));
  FDCE \bus_req_o_reg[data][24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [24]),
        .Q(\bus_req_o_reg[data][31]_0 [24]));
  FDCE \bus_req_o_reg[data][25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [25]),
        .Q(\bus_req_o_reg[data][31]_0 [25]));
  FDCE \bus_req_o_reg[data][26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [26]),
        .Q(\bus_req_o_reg[data][31]_0 [26]));
  FDCE \bus_req_o_reg[data][27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [27]),
        .Q(\bus_req_o_reg[data][31]_0 [27]));
  FDCE \bus_req_o_reg[data][28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [28]),
        .Q(\bus_req_o_reg[data][31]_0 [28]));
  FDCE \bus_req_o_reg[data][29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [29]),
        .Q(\bus_req_o_reg[data][31]_0 [29]));
  FDCE \bus_req_o_reg[data][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [2]),
        .Q(\bus_req_o_reg[data][31]_0 [2]));
  FDCE \bus_req_o_reg[data][30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [30]),
        .Q(\bus_req_o_reg[data][31]_0 [30]));
  FDCE \bus_req_o_reg[data][31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [31]),
        .Q(\bus_req_o_reg[data][31]_0 [31]));
  FDCE \bus_req_o_reg[data][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [3]),
        .Q(\bus_req_o_reg[data][31]_0 [3]));
  FDCE \bus_req_o_reg[data][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [4]),
        .Q(\bus_req_o_reg[data][31]_0 [4]));
  FDCE \bus_req_o_reg[data][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [5]),
        .Q(\bus_req_o_reg[data][31]_0 [5]));
  FDCE \bus_req_o_reg[data][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [6]),
        .Q(\bus_req_o_reg[data][31]_0 [6]));
  FDCE \bus_req_o_reg[data][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [7]),
        .Q(\bus_req_o_reg[data][31]_0 [7]));
  FDCE \bus_req_o_reg[data][8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [8]),
        .Q(\bus_req_o_reg[data][31]_0 [8]));
  FDCE \bus_req_o_reg[data][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_1 [9]),
        .Q(\bus_req_o_reg[data][31]_0 [9]));
  FDCE \bus_req_o_reg[rw] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl[lsu_rw] ),
        .Q(\cpu_d_req[rw] ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \irq_enable[0]_i_1 
       (.I0(\bus_req_o_reg[data][31]_0 [0]),
        .I1(\irq_enable_reg[0] ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\iodev_req[12][stb] ),
        .I4(p_3_in),
        .O(\bus_req_o_reg[data][0]_0 ));
  LUT6 #(
    .INIT(64'hE0FFE000E000E000)) 
    \keeper[err]_i_5 
       (.I0(m_axi_bresp[1]),
        .I1(m_axi_bresp[0]),
        .I2(m_axi_bvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(pending_i_4),
        .I5(m_axi_rvalid),
        .O(\wb_core[err] ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(Q[0]),
        .I1(bus_rw_reg),
        .O(m_axi_araddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(Q[1]),
        .I1(bus_rw_reg),
        .O(m_axi_araddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h10)) 
    m_axi_arvalid_INST_0
       (.I0(\axi_ctrl_reg[radr_received] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(m_axi_arvalid_0),
        .O(m_axi_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_awvalid_INST_0_i_2
       (.I0(\cpu_d_req[rw] ),
        .I1(bus_rw_reg),
        .O(\bus_req_o_reg[rw]_0 ));
  FDCE \mar_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [0]),
        .Q(Q[0]));
  FDCE \mar_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [10]),
        .Q(Q[10]));
  FDCE \mar_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [11]),
        .Q(Q[11]));
  FDCE \mar_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [12]),
        .Q(Q[12]));
  FDCE \mar_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [13]),
        .Q(Q[13]));
  FDCE \mar_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [14]),
        .Q(Q[14]));
  FDCE \mar_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [15]),
        .Q(Q[15]));
  FDCE \mar_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [16]),
        .Q(Q[16]));
  FDCE \mar_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [17]),
        .Q(Q[17]));
  FDCE \mar_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [18]),
        .Q(Q[18]));
  FDCE \mar_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [19]),
        .Q(Q[19]));
  FDCE \mar_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [1]),
        .Q(Q[1]));
  FDCE \mar_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [20]),
        .Q(Q[20]));
  FDCE \mar_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [21]),
        .Q(Q[21]));
  FDCE \mar_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [22]),
        .Q(Q[22]));
  FDCE \mar_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [23]),
        .Q(Q[23]));
  FDCE \mar_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [24]),
        .Q(Q[24]));
  FDCE \mar_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [25]),
        .Q(Q[25]));
  FDCE \mar_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [26]),
        .Q(Q[26]));
  FDCE \mar_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [27]),
        .Q(Q[27]));
  FDCE \mar_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [28]),
        .Q(Q[28]));
  FDCE \mar_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [29]),
        .Q(Q[29]));
  FDCE \mar_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [2]),
        .Q(Q[2]));
  FDCE \mar_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [30]),
        .Q(Q[30]));
  FDCE \mar_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [31]),
        .Q(Q[31]));
  FDCE \mar_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [3]),
        .Q(Q[3]));
  FDCE \mar_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [4]),
        .Q(Q[4]));
  FDCE \mar_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [5]),
        .Q(Q[5]));
  FDCE \mar_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [6]),
        .Q(Q[6]));
  FDCE \mar_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [7]),
        .Q(Q[7]));
  FDCE \mar_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [8]),
        .Q(Q[8]));
  FDCE \mar_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_0 [9]),
        .Q(Q[9]));
  LUT3 #(
    .INIT(8'hC8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_9__0 
       (.I0(m_axi_rresp_0_sn_1),
        .I1(pending),
        .I2(m_axi_bresp_0_sn_1),
        .O(pending_reg_0));
  FDCE misaligned_reg
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(misaligned_reg_0),
        .Q(misaligned));
  LUT6 #(
    .INIT(64'h00000055C0C0C0C0)) 
    pending_i_1
       (.I0(m_axi_bresp_0_sn_1),
        .I1(port_sel_reg),
        .I2(pending_reg_1),
        .I3(m_axi_rresp_0_sn_1),
        .I4(\bus_rsp[err]0__5 ),
        .I5(pending),
        .O(pending_reg));
  LUT4 #(
    .INIT(16'h1000)) 
    pending_i_2
       (.I0(m_axi_bresp[0]),
        .I1(m_axi_bresp[1]),
        .I2(m_axi_bvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(m_axi_bresp_0_sn_1));
  LUT4 #(
    .INIT(16'h0010)) 
    pending_i_3
       (.I0(m_axi_rresp[0]),
        .I1(m_axi_rresp[1]),
        .I2(m_axi_rvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(m_axi_rresp_0_sn_1));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[0]_i_1 
       (.I0(\main_rsp[data] [0]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [8]),
        .I4(\rdata_o[0]_i_2_n_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[0]_i_2 
       (.I0(\main_rsp[data] [16]),
        .I1(\main_rsp[data] [24]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[10]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [26]),
        .I3(\main_rsp[data] [10]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[11]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [27]),
        .I3(\main_rsp[data] [11]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[12]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [28]),
        .I3(\main_rsp[data] [12]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[13]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [29]),
        .I3(\main_rsp[data] [13]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[14]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [30]),
        .I3(\main_rsp[data] [14]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFF080000)) 
    \rdata_o[14]_i_2 
       (.I0(\rdata_o_reg[23]_0 ),
        .I1(Q[0]),
        .I2(\rdata_o_reg[15]_0 [0]),
        .I3(\rdata_o[31]_i_5_n_0 ),
        .I4(\rdata_o_reg[23]_1 ),
        .O(\rdata_o[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \rdata_o[14]_i_3 
       (.I0(Q[1]),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[15]_0 [1]),
        .I3(\rdata_o_reg[15]_0 [0]),
        .O(\rdata_o[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \rdata_o[14]_i_4 
       (.I0(Q[1]),
        .I1(\rdata_o_reg[15]_0 [0]),
        .I2(arbiter_req_reg_0),
        .I3(\rdata_o_reg[15]_0 [1]),
        .O(\rdata_o[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \rdata_o[15]_i_1 
       (.I0(\rdata_o[15]_i_2_n_0 ),
        .I1(\main_rsp[data] [31]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[15]_0 [0]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008000)) 
    \rdata_o[15]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\main_rsp[data] [31]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o[31]_i_5_n_0 ),
        .I5(\rdata_o[15]_i_3_n_0 ),
        .O(\rdata_o[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAA00000000)) 
    \rdata_o[15]_i_3 
       (.I0(\rdata_o[14]_i_4_n_0 ),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[31]_1 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\main_rsp[data] [15]),
        .O(\rdata_o[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[1]_i_1 
       (.I0(\main_rsp[data] [1]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [9]),
        .I4(\rdata_o[1]_i_2_n_0 ),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[1]_i_2 
       (.I0(\main_rsp[data] [17]),
        .I1(\main_rsp[data] [25]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAEAAAAAAAEAA)) 
    \rdata_o[23]_i_1 
       (.I0(\rdata_o[23]_i_2_n_0 ),
        .I1(\main_rsp[data] [7]),
        .I2(Q[1]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o[31]_i_3_n_0 ),
        .I5(\rdata_o_reg[23]_0 ),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hAA00BA0000000000)) 
    \rdata_o[23]_i_2 
       (.I0(\rdata_o_reg[15]_0 [1]),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(\main_rsp[data] [23]),
        .I4(\rdata_o_reg[31]_1 ),
        .I5(arbiter_req_reg_0),
        .O(\rdata_o[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[2]_i_1 
       (.I0(\main_rsp[data] [2]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [10]),
        .I4(\rdata_o[2]_i_2_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[2]_i_2 
       (.I0(\main_rsp[data] [18]),
        .I1(\main_rsp[data] [26]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAAAEAAAAA)) 
    \rdata_o[31]_i_1 
       (.I0(\rdata_o[31]_i_2_n_0 ),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\main_rsp[data] [15]),
        .I3(Q[1]),
        .I4(\rdata_o_reg[23]_1 ),
        .I5(\rdata_o[31]_i_5_n_0 ),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'hAA00EA0000000000)) 
    \rdata_o[31]_i_2 
       (.I0(\rdata_o_reg[15]_0 [1]),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(\main_rsp[data] [31]),
        .I4(\rdata_o_reg[31]_1 ),
        .I5(arbiter_req_reg_0),
        .O(\rdata_o[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata_o[31]_i_3 
       (.I0(Q[0]),
        .I1(\rdata_o_reg[15]_0 [0]),
        .O(\rdata_o[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata_o[31]_i_5 
       (.I0(\main_rsp[data] [7]),
        .I1(Q[1]),
        .I2(\main_rsp[data] [23]),
        .I3(\rdata_o_reg[15]_0 [0]),
        .I4(Q[0]),
        .O(\rdata_o[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[3]_i_1 
       (.I0(\main_rsp[data] [3]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [11]),
        .I4(\rdata_o[3]_i_2_n_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[3]_i_2 
       (.I0(\main_rsp[data] [19]),
        .I1(\main_rsp[data] [27]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[4]_i_1 
       (.I0(\main_rsp[data] [4]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [12]),
        .I4(\rdata_o[4]_i_2_n_0 ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[4]_i_2 
       (.I0(\main_rsp[data] [20]),
        .I1(\main_rsp[data] [28]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[5]_i_1 
       (.I0(\main_rsp[data] [5]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [13]),
        .I4(\rdata_o[5]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[5]_i_2 
       (.I0(\main_rsp[data] [21]),
        .I1(\main_rsp[data] [29]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[6]_i_1 
       (.I0(\main_rsp[data] [6]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [14]),
        .I4(\rdata_o[6]_i_3_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \rdata_o[6]_i_2 
       (.I0(\rdata_o_reg[15]_0 [0]),
        .I1(Q[0]),
        .I2(arbiter_req_reg_0),
        .I3(\rdata_o_reg[15]_0 [1]),
        .I4(Q[1]),
        .O(\rdata_o[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[6]_i_3 
       (.I0(\main_rsp[data] [22]),
        .I1(\main_rsp[data] [30]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[7]_i_1 
       (.I0(\rdata_o_reg[7]_0 ),
        .I1(\rdata_o_reg[23]_0 ),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\main_rsp[data] [23]),
        .I4(\main_rsp[data] [7]),
        .I5(\rdata_o[7]_i_4_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h08080008)) 
    \rdata_o[7]_i_3 
       (.I0(Q[1]),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[15]_0 [1]),
        .I3(Q[0]),
        .I4(\rdata_o_reg[15]_0 [0]),
        .O(\rdata_o[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFF000B00)) 
    \rdata_o[7]_i_4 
       (.I0(\rdata_o_reg[15]_0 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 [1]),
        .O(\rdata_o[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[8]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [24]),
        .I3(\main_rsp[data] [8]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[9]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [25]),
        .I3(\main_rsp[data] [9]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[9]));
  FDCE \rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(\rdata_o_reg[31]_0 [0]));
  FDCE \rdata_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[10]),
        .Q(\rdata_o_reg[31]_0 [10]));
  FDCE \rdata_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[11]),
        .Q(\rdata_o_reg[31]_0 [11]));
  FDCE \rdata_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[12]),
        .Q(\rdata_o_reg[31]_0 [12]));
  FDCE \rdata_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[13]),
        .Q(\rdata_o_reg[31]_0 [13]));
  FDCE \rdata_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[14]),
        .Q(\rdata_o_reg[31]_0 [14]));
  FDCE \rdata_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[15]),
        .Q(\rdata_o_reg[31]_0 [15]));
  FDCE \rdata_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\rdata_o_reg[31]_0 [16]));
  FDCE \rdata_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\rdata_o_reg[31]_0 [17]));
  FDCE \rdata_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\rdata_o_reg[31]_0 [18]));
  FDCE \rdata_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\rdata_o_reg[31]_0 [19]));
  FDCE \rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(\rdata_o_reg[31]_0 [1]));
  FDCE \rdata_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\rdata_o_reg[31]_0 [20]));
  FDCE \rdata_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\rdata_o_reg[31]_0 [21]));
  FDCE \rdata_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\rdata_o_reg[31]_0 [22]));
  FDCE \rdata_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[23]),
        .Q(\rdata_o_reg[31]_0 [23]));
  FDCE \rdata_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\rdata_o_reg[31]_0 [24]));
  FDCE \rdata_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\rdata_o_reg[31]_0 [25]));
  FDCE \rdata_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\rdata_o_reg[31]_0 [26]));
  FDCE \rdata_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\rdata_o_reg[31]_0 [27]));
  FDCE \rdata_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\rdata_o_reg[31]_0 [28]));
  FDCE \rdata_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\rdata_o_reg[31]_0 [29]));
  FDCE \rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\rdata_o_reg[31]_0 [2]));
  FDCE \rdata_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\rdata_o_reg[31]_0 [30]));
  FDCE \rdata_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[31]),
        .Q(\rdata_o_reg[31]_0 [31]));
  FDCE \rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\rdata_o_reg[31]_0 [3]));
  FDCE \rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\rdata_o_reg[31]_0 [4]));
  FDCE \rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[5]),
        .Q(\rdata_o_reg[31]_0 [5]));
  FDCE \rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[6]),
        .Q(\rdata_o_reg[31]_0 [6]));
  FDCE \rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[7]),
        .Q(\rdata_o_reg[31]_0 [7]));
  FDCE \rdata_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[8]),
        .Q(\rdata_o_reg[31]_0 [8]));
  FDCE \rdata_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[9]),
        .Q(\rdata_o_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEAAEAAA)) 
    \w_pnt[0]_i_2 
       (.I0(\FSM_onehot_arbiter_reg[state][1] ),
        .I1(pending),
        .I2(m_axi_rresp_0_sn_1),
        .I3(m_axi_arvalid_0),
        .I4(m_axi_bresp_0_sn_1),
        .I5(\FSM_onehot_arbiter_reg[state][1]_0 ),
        .O(\main_rsp[ack] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile
   (DOADO,
    DOBDO,
    S,
    \register_file_fpga.reg_file_reg_0 ,
    \register_file_fpga.reg_file_reg_1 ,
    \register_file_fpga.reg_file_reg_2 ,
    \register_file_fpga.reg_file_reg_3 ,
    \register_file_fpga.reg_file_reg_4 ,
    \register_file_fpga.reg_file_reg_5 ,
    \register_file_fpga.reg_file_reg_6 ,
    \register_file_fpga.reg_file_reg_7 ,
    \register_file_fpga.reg_file_reg_8 ,
    \register_file_fpga.reg_file_reg_9 ,
    O,
    alu_cmp,
    \register_file_fpga.reg_file_reg_10 ,
    clk,
    \register_file_fpga.reg_file_reg_11 ,
    Q,
    DIADI,
    \register_file_fpga.reg_file_reg_12 ,
    \ctrl[alu_unsigned] ,
    \ctrl[alu_opa_mux] ,
    \_inferred__4/i__carry );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]S;
  output [23:0]\register_file_fpga.reg_file_reg_0 ;
  output [0:0]\register_file_fpga.reg_file_reg_1 ;
  output \register_file_fpga.reg_file_reg_2 ;
  output [3:0]\register_file_fpga.reg_file_reg_3 ;
  output [3:0]\register_file_fpga.reg_file_reg_4 ;
  output [3:0]\register_file_fpga.reg_file_reg_5 ;
  output [3:0]\register_file_fpga.reg_file_reg_6 ;
  output [3:0]\register_file_fpga.reg_file_reg_7 ;
  output [3:0]\register_file_fpga.reg_file_reg_8 ;
  output [3:0]\register_file_fpga.reg_file_reg_9 ;
  output [2:0]O;
  output [1:0]alu_cmp;
  output [0:0]\register_file_fpga.reg_file_reg_10 ;
  input clk;
  input [4:0]\register_file_fpga.reg_file_reg_11 ;
  input [6:0]Q;
  input [31:0]DIADI;
  input [0:0]\register_file_fpga.reg_file_reg_12 ;
  input \ctrl[alu_unsigned] ;
  input \ctrl[alu_opa_mux] ;
  input [0:0]\_inferred__4/i__carry ;

  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire \FSM_sequential_execute_engine[state][1]_i_10_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_11_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_12_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_14_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_15_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_16_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_17_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_18_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_19_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_20_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_21_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_23_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_24_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_25_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_26_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_28_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_29_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_30_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_31_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_32_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_33_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_34_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_35_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_36_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_37_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_38_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_39_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_41_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_42_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_43_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_44_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_45_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_46_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_47_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_48_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_49_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_50_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_51_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_52_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_53_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_54_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_55_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_56_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_7_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_8_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_13_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_13_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_13_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_13_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_22_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_22_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_22_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_22_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_27_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_27_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_27_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_27_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_40_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_40_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_40_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_40_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_5_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_5_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_6_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_6_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_6_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_9_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_9_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_9_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_9_n_3 ;
  wire [2:0]O;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]\_inferred__4/i__carry ;
  wire [1:0]alu_cmp;
  wire clk;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \div[sign_mod]_i_2_n_0 ;
  wire \div[sign_mod]_i_3_n_0 ;
  wire \div[sign_mod]_i_4_n_0 ;
  wire \div[sign_mod]_i_5_n_0 ;
  wire \div[sign_mod]_i_6_n_0 ;
  wire \div[sign_mod]_i_7_n_0 ;
  wire \div[sign_mod]_i_8_n_0 ;
  wire \div[sign_mod]_i_9_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_6_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_4_n_2 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_4_n_3 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_3 ;
  wire [23:0]\register_file_fpga.reg_file_reg_0 ;
  wire [0:0]\register_file_fpga.reg_file_reg_1 ;
  wire [0:0]\register_file_fpga.reg_file_reg_10 ;
  wire [4:0]\register_file_fpga.reg_file_reg_11 ;
  wire [0:0]\register_file_fpga.reg_file_reg_12 ;
  wire \register_file_fpga.reg_file_reg_2 ;
  wire [3:0]\register_file_fpga.reg_file_reg_3 ;
  wire [3:0]\register_file_fpga.reg_file_reg_4 ;
  wire [3:0]\register_file_fpga.reg_file_reg_5 ;
  wire [3:0]\register_file_fpga.reg_file_reg_6 ;
  wire [3:0]\register_file_fpga.reg_file_reg_7 ;
  wire [3:0]\register_file_fpga.reg_file_reg_8 ;
  wire [3:0]\register_file_fpga.reg_file_reg_9 ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_27_O_UNCONNECTED ;
  wire [3:1]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_40_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_divider_core_serial.div_reg[quotient][31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_divider_core_serial.div_reg[quotient][31]_i_4_O_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_DBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_register_file_fpga.reg_file_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_register_file_fpga.reg_file_reg_RDADDRECC_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_10 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_11 
       (.I0(DOADO[28]),
        .I1(DOBDO[28]),
        .I2(DOADO[29]),
        .I3(DOBDO[29]),
        .I4(DOBDO[27]),
        .I5(DOADO[27]),
        .O(\FSM_sequential_execute_engine[state][1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_12 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOADO[24]),
        .I3(DOBDO[24]),
        .I4(DOADO[25]),
        .I5(DOBDO[25]),
        .O(\FSM_sequential_execute_engine[state][1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_execute_engine[state][1]_i_14 
       (.I0(DOBDO[31]),
        .I1(DOADO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_15 
       (.I0(DOADO[29]),
        .I1(DOBDO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_execute_engine[state][1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_16 
       (.I0(DOADO[27]),
        .I1(DOBDO[27]),
        .I2(DOBDO[26]),
        .I3(DOADO[26]),
        .O(\FSM_sequential_execute_engine[state][1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_17 
       (.I0(DOADO[25]),
        .I1(DOBDO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_execute_engine[state][1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_18 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_19 
       (.I0(DOBDO[29]),
        .I1(DOADO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_execute_engine[state][1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_20 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOBDO[27]),
        .I3(DOADO[27]),
        .O(\FSM_sequential_execute_engine[state][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_21 
       (.I0(DOBDO[25]),
        .I1(DOADO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_execute_engine[state][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_23 
       (.I0(DOADO[22]),
        .I1(DOBDO[22]),
        .I2(DOADO[23]),
        .I3(DOBDO[23]),
        .I4(DOBDO[21]),
        .I5(DOADO[21]),
        .O(\FSM_sequential_execute_engine[state][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_24 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOADO[18]),
        .I3(DOBDO[18]),
        .I4(DOADO[19]),
        .I5(DOBDO[19]),
        .O(\FSM_sequential_execute_engine[state][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_25 
       (.I0(DOADO[16]),
        .I1(DOBDO[16]),
        .I2(DOADO[17]),
        .I3(DOBDO[17]),
        .I4(DOBDO[15]),
        .I5(DOADO[15]),
        .O(\FSM_sequential_execute_engine[state][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_26 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOADO[12]),
        .I3(DOBDO[12]),
        .I4(DOADO[13]),
        .I5(DOBDO[13]),
        .O(\FSM_sequential_execute_engine[state][1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_28 
       (.I0(DOADO[23]),
        .I1(DOBDO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_execute_engine[state][1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_29 
       (.I0(DOADO[21]),
        .I1(DOBDO[21]),
        .I2(DOBDO[20]),
        .I3(DOADO[20]),
        .O(\FSM_sequential_execute_engine[state][1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_30 
       (.I0(DOADO[19]),
        .I1(DOBDO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_execute_engine[state][1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_31 
       (.I0(DOADO[17]),
        .I1(DOBDO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_execute_engine[state][1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_32 
       (.I0(DOBDO[23]),
        .I1(DOADO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_execute_engine[state][1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_33 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOBDO[21]),
        .I3(DOADO[21]),
        .O(\FSM_sequential_execute_engine[state][1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_34 
       (.I0(DOBDO[19]),
        .I1(DOADO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_execute_engine[state][1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_35 
       (.I0(DOBDO[17]),
        .I1(DOADO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_execute_engine[state][1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_36 
       (.I0(DOADO[10]),
        .I1(DOBDO[10]),
        .I2(DOADO[11]),
        .I3(DOBDO[11]),
        .I4(DOBDO[9]),
        .I5(DOADO[9]),
        .O(\FSM_sequential_execute_engine[state][1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_37 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOADO[6]),
        .I3(DOBDO[6]),
        .I4(DOADO[7]),
        .I5(DOBDO[7]),
        .O(\FSM_sequential_execute_engine[state][1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_38 
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(DOADO[5]),
        .I3(DOBDO[5]),
        .I4(DOBDO[3]),
        .I5(DOADO[3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_39 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .I4(DOADO[1]),
        .I5(DOBDO[1]),
        .O(\FSM_sequential_execute_engine[state][1]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_41 
       (.I0(DOADO[15]),
        .I1(DOBDO[15]),
        .I2(DOBDO[14]),
        .I3(DOADO[14]),
        .O(\FSM_sequential_execute_engine[state][1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_42 
       (.I0(DOADO[13]),
        .I1(DOBDO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_execute_engine[state][1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_43 
       (.I0(DOADO[11]),
        .I1(DOBDO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_execute_engine[state][1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_44 
       (.I0(DOADO[9]),
        .I1(DOBDO[9]),
        .I2(DOBDO[8]),
        .I3(DOADO[8]),
        .O(\FSM_sequential_execute_engine[state][1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_45 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOBDO[15]),
        .I3(DOADO[15]),
        .O(\FSM_sequential_execute_engine[state][1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_46 
       (.I0(DOBDO[13]),
        .I1(DOADO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_execute_engine[state][1]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_47 
       (.I0(DOBDO[11]),
        .I1(DOADO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_execute_engine[state][1]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_48 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOBDO[9]),
        .I3(DOADO[9]),
        .O(\FSM_sequential_execute_engine[state][1]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_49 
       (.I0(DOADO[7]),
        .I1(DOBDO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_execute_engine[state][1]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_50 
       (.I0(DOADO[5]),
        .I1(DOBDO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_execute_engine[state][1]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_51 
       (.I0(DOADO[3]),
        .I1(DOBDO[3]),
        .I2(DOBDO[2]),
        .I3(DOADO[2]),
        .O(\FSM_sequential_execute_engine[state][1]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_52 
       (.I0(DOADO[1]),
        .I1(DOBDO[1]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .O(\FSM_sequential_execute_engine[state][1]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_53 
       (.I0(DOBDO[7]),
        .I1(DOADO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_execute_engine[state][1]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_54 
       (.I0(DOBDO[5]),
        .I1(DOADO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_execute_engine[state][1]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_55 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[3]),
        .I3(DOADO[3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_56 
       (.I0(DOBDO[1]),
        .I1(DOADO[1]),
        .I2(DOADO[0]),
        .I3(DOBDO[0]),
        .O(\FSM_sequential_execute_engine[state][1]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_execute_engine[state][1]_i_7 
       (.I0(\ctrl[alu_unsigned] ),
        .I1(DOADO[31]),
        .I2(DOBDO[31]),
        .O(\FSM_sequential_execute_engine[state][1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hED)) 
    \FSM_sequential_execute_engine[state][1]_i_8 
       (.I0(DOBDO[31]),
        .I1(\ctrl[alu_unsigned] ),
        .I2(DOADO[31]),
        .O(\FSM_sequential_execute_engine[state][1]_i_8_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_13 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_27_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_13_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_13_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_13_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_28_n_0 ,\FSM_sequential_execute_engine[state][1]_i_29_n_0 ,\FSM_sequential_execute_engine[state][1]_i_30_n_0 ,\FSM_sequential_execute_engine[state][1]_i_31_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_13_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_32_n_0 ,\FSM_sequential_execute_engine[state][1]_i_33_n_0 ,\FSM_sequential_execute_engine[state][1]_i_34_n_0 ,\FSM_sequential_execute_engine[state][1]_i_35_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_22 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_22_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_22_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_22_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_22_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_22_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_36_n_0 ,\FSM_sequential_execute_engine[state][1]_i_37_n_0 ,\FSM_sequential_execute_engine[state][1]_i_38_n_0 ,\FSM_sequential_execute_engine[state][1]_i_39_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_27 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_40_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_27_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_27_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_27_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_41_n_0 ,\FSM_sequential_execute_engine[state][1]_i_42_n_0 ,\FSM_sequential_execute_engine[state][1]_i_43_n_0 ,\FSM_sequential_execute_engine[state][1]_i_44_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_27_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_45_n_0 ,\FSM_sequential_execute_engine[state][1]_i_46_n_0 ,\FSM_sequential_execute_engine[state][1]_i_47_n_0 ,\FSM_sequential_execute_engine[state][1]_i_48_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_4 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_6_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][1]_i_4_CO_UNCONNECTED [3:1],alu_cmp[1]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\FSM_sequential_execute_engine[state][1]_i_7_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\FSM_sequential_execute_engine[state][1]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_40 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_40_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_40_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_40_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_49_n_0 ,\FSM_sequential_execute_engine[state][1]_i_50_n_0 ,\FSM_sequential_execute_engine[state][1]_i_51_n_0 ,\FSM_sequential_execute_engine[state][1]_i_52_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_40_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_53_n_0 ,\FSM_sequential_execute_engine[state][1]_i_54_n_0 ,\FSM_sequential_execute_engine[state][1]_i_55_n_0 ,\FSM_sequential_execute_engine[state][1]_i_56_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_5 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_9_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][1]_i_5_CO_UNCONNECTED [3],alu_cmp[0],\FSM_sequential_execute_engine_reg[state][1]_i_5_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_execute_engine[state][1]_i_10_n_0 ,\FSM_sequential_execute_engine[state][1]_i_11_n_0 ,\FSM_sequential_execute_engine[state][1]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_6 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_13_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_6_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_6_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_6_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_14_n_0 ,\FSM_sequential_execute_engine[state][1]_i_15_n_0 ,\FSM_sequential_execute_engine[state][1]_i_16_n_0 ,\FSM_sequential_execute_engine[state][1]_i_17_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_18_n_0 ,\FSM_sequential_execute_engine[state][1]_i_19_n_0 ,\FSM_sequential_execute_engine[state][1]_i_20_n_0 ,\FSM_sequential_execute_engine[state][1]_i_21_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_9 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_22_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_9_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_9_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_9_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_9_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_23_n_0 ,\FSM_sequential_execute_engine[state][1]_i_24_n_0 ,\FSM_sequential_execute_engine[state][1]_i_25_n_0 ,\FSM_sequential_execute_engine[state][1]_i_26_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][10]_i_1 
       (.I0(DOBDO[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][11]_i_1 
       (.I0(DOBDO[11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][12]_i_1 
       (.I0(DOBDO[12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][13]_i_1 
       (.I0(DOBDO[13]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][14]_i_1 
       (.I0(DOBDO[14]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][15]_i_1 
       (.I0(DOBDO[15]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][16]_i_1 
       (.I0(DOBDO[16]),
        .I1(Q[1]),
        .I2(DOBDO[0]),
        .O(\register_file_fpga.reg_file_reg_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][17]_i_1 
       (.I0(DOBDO[17]),
        .I1(Q[1]),
        .I2(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][18]_i_1 
       (.I0(DOBDO[18]),
        .I1(Q[1]),
        .I2(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][19]_i_1 
       (.I0(DOBDO[19]),
        .I1(Q[1]),
        .I2(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][20]_i_1 
       (.I0(DOBDO[20]),
        .I1(Q[1]),
        .I2(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][21]_i_1 
       (.I0(DOBDO[21]),
        .I1(Q[1]),
        .I2(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][22]_i_1 
       (.I0(DOBDO[22]),
        .I1(Q[1]),
        .I2(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][23]_i_1 
       (.I0(DOBDO[23]),
        .I1(Q[1]),
        .I2(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][24]_i_1 
       (.I0(DOBDO[0]),
        .I1(Q[0]),
        .I2(DOBDO[8]),
        .I3(Q[1]),
        .I4(DOBDO[24]),
        .O(\register_file_fpga.reg_file_reg_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][25]_i_1 
       (.I0(DOBDO[1]),
        .I1(Q[0]),
        .I2(DOBDO[9]),
        .I3(Q[1]),
        .I4(DOBDO[25]),
        .O(\register_file_fpga.reg_file_reg_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][26]_i_1 
       (.I0(DOBDO[2]),
        .I1(Q[0]),
        .I2(DOBDO[10]),
        .I3(Q[1]),
        .I4(DOBDO[26]),
        .O(\register_file_fpga.reg_file_reg_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][27]_i_1 
       (.I0(DOBDO[3]),
        .I1(Q[0]),
        .I2(DOBDO[11]),
        .I3(Q[1]),
        .I4(DOBDO[27]),
        .O(\register_file_fpga.reg_file_reg_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][28]_i_1 
       (.I0(DOBDO[4]),
        .I1(Q[0]),
        .I2(DOBDO[12]),
        .I3(Q[1]),
        .I4(DOBDO[28]),
        .O(\register_file_fpga.reg_file_reg_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][29]_i_1 
       (.I0(DOBDO[5]),
        .I1(Q[0]),
        .I2(DOBDO[13]),
        .I3(Q[1]),
        .I4(DOBDO[29]),
        .O(\register_file_fpga.reg_file_reg_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][30]_i_1 
       (.I0(DOBDO[6]),
        .I1(Q[0]),
        .I2(DOBDO[14]),
        .I3(Q[1]),
        .I4(DOBDO[30]),
        .O(\register_file_fpga.reg_file_reg_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][31]_i_2 
       (.I0(DOBDO[7]),
        .I1(Q[0]),
        .I2(DOBDO[15]),
        .I3(Q[1]),
        .I4(DOBDO[31]),
        .O(\register_file_fpga.reg_file_reg_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][8]_i_1 
       (.I0(DOBDO[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[0]),
        .O(\register_file_fpga.reg_file_reg_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][9]_i_1 
       (.I0(DOBDO[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \ctrl[rs2_abs][3]_i_6 
       (.I0(DOBDO[0]),
        .O(S));
  LUT6 #(
    .INIT(64'h0A060A060A060A00)) 
    \div[sign_mod]_i_1 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\div[sign_mod]_i_2_n_0 ),
        .I5(\div[sign_mod]_i_3_n_0 ),
        .O(\register_file_fpga.reg_file_reg_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \div[sign_mod]_i_2 
       (.I0(\div[sign_mod]_i_4_n_0 ),
        .I1(DOBDO[19]),
        .I2(DOBDO[13]),
        .I3(DOBDO[14]),
        .I4(DOBDO[6]),
        .I5(\div[sign_mod]_i_5_n_0 ),
        .O(\div[sign_mod]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \div[sign_mod]_i_3 
       (.I0(\div[sign_mod]_i_6_n_0 ),
        .I1(DOBDO[17]),
        .I2(DOBDO[16]),
        .I3(DOBDO[18]),
        .I4(DOBDO[31]),
        .I5(\div[sign_mod]_i_7_n_0 ),
        .O(\div[sign_mod]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_4 
       (.I0(DOBDO[12]),
        .I1(DOBDO[7]),
        .I2(DOBDO[11]),
        .I3(DOBDO[10]),
        .O(\div[sign_mod]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \div[sign_mod]_i_5 
       (.I0(DOBDO[3]),
        .I1(DOBDO[9]),
        .I2(DOBDO[5]),
        .I3(DOBDO[8]),
        .I4(\div[sign_mod]_i_8_n_0 ),
        .O(\div[sign_mod]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_6 
       (.I0(DOBDO[29]),
        .I1(DOBDO[28]),
        .I2(DOBDO[30]),
        .I3(DOBDO[15]),
        .O(\div[sign_mod]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \div[sign_mod]_i_7 
       (.I0(DOBDO[24]),
        .I1(DOBDO[27]),
        .I2(DOBDO[25]),
        .I3(DOBDO[26]),
        .I4(\div[sign_mod]_i_9_n_0 ),
        .O(\div[sign_mod]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_8 
       (.I0(DOBDO[4]),
        .I1(DOBDO[2]),
        .I2(DOBDO[1]),
        .I3(DOBDO[0]),
        .O(\div[sign_mod]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_9 
       (.I0(DOBDO[23]),
        .I1(DOBDO[22]),
        .I2(DOBDO[21]),
        .I3(DOBDO[20]),
        .O(\div[sign_mod]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_3 
       (.I0(DOADO[12]),
        .O(\divider_core_serial.div[quotient][12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_4 
       (.I0(DOADO[11]),
        .O(\divider_core_serial.div[quotient][12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_5 
       (.I0(DOADO[10]),
        .O(\divider_core_serial.div[quotient][12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_6 
       (.I0(DOADO[9]),
        .O(\divider_core_serial.div[quotient][12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_3 
       (.I0(DOADO[16]),
        .O(\divider_core_serial.div[quotient][16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_4 
       (.I0(DOADO[15]),
        .O(\divider_core_serial.div[quotient][16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_5 
       (.I0(DOADO[14]),
        .O(\divider_core_serial.div[quotient][16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_6 
       (.I0(DOADO[13]),
        .O(\divider_core_serial.div[quotient][16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_3 
       (.I0(DOADO[20]),
        .O(\divider_core_serial.div[quotient][20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_4 
       (.I0(DOADO[19]),
        .O(\divider_core_serial.div[quotient][20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_5 
       (.I0(DOADO[18]),
        .O(\divider_core_serial.div[quotient][20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_6 
       (.I0(DOADO[17]),
        .O(\divider_core_serial.div[quotient][20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_3 
       (.I0(DOADO[24]),
        .O(\divider_core_serial.div[quotient][24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_4 
       (.I0(DOADO[23]),
        .O(\divider_core_serial.div[quotient][24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_5 
       (.I0(DOADO[22]),
        .O(\divider_core_serial.div[quotient][24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_6 
       (.I0(DOADO[21]),
        .O(\divider_core_serial.div[quotient][24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_3 
       (.I0(DOADO[28]),
        .O(\divider_core_serial.div[quotient][28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_4 
       (.I0(DOADO[27]),
        .O(\divider_core_serial.div[quotient][28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_5 
       (.I0(DOADO[26]),
        .O(\divider_core_serial.div[quotient][28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_6 
       (.I0(DOADO[25]),
        .O(\divider_core_serial.div[quotient][28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_5 
       (.I0(DOADO[31]),
        .O(\divider_core_serial.div[quotient][31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_6 
       (.I0(DOADO[30]),
        .O(\divider_core_serial.div[quotient][31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_7 
       (.I0(DOADO[29]),
        .O(\divider_core_serial.div[quotient][31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_3 
       (.I0(DOADO[0]),
        .O(\divider_core_serial.div[quotient][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_4 
       (.I0(DOADO[4]),
        .O(\divider_core_serial.div[quotient][4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_5 
       (.I0(DOADO[3]),
        .O(\divider_core_serial.div[quotient][4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_6 
       (.I0(DOADO[2]),
        .O(\divider_core_serial.div[quotient][4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_7 
       (.I0(DOADO[1]),
        .O(\divider_core_serial.div[quotient][4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_3 
       (.I0(DOADO[8]),
        .O(\divider_core_serial.div[quotient][8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_4 
       (.I0(DOADO[7]),
        .O(\divider_core_serial.div[quotient][8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_5 
       (.I0(DOADO[6]),
        .O(\divider_core_serial.div[quotient][8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_6 
       (.I0(DOADO[5]),
        .O(\divider_core_serial.div[quotient][8]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][12]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_5 ),
        .S({\divider_core_serial.div[quotient][12]_i_3_n_0 ,\divider_core_serial.div[quotient][12]_i_4_n_0 ,\divider_core_serial.div[quotient][12]_i_5_n_0 ,\divider_core_serial.div[quotient][12]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][16]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_6 ),
        .S({\divider_core_serial.div[quotient][16]_i_3_n_0 ,\divider_core_serial.div[quotient][16]_i_4_n_0 ,\divider_core_serial.div[quotient][16]_i_5_n_0 ,\divider_core_serial.div[quotient][16]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][20]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_7 ),
        .S({\divider_core_serial.div[quotient][20]_i_3_n_0 ,\divider_core_serial.div[quotient][20]_i_4_n_0 ,\divider_core_serial.div[quotient][20]_i_5_n_0 ,\divider_core_serial.div[quotient][20]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][24]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_8 ),
        .S({\divider_core_serial.div[quotient][24]_i_3_n_0 ,\divider_core_serial.div[quotient][24]_i_4_n_0 ,\divider_core_serial.div[quotient][24]_i_5_n_0 ,\divider_core_serial.div[quotient][24]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][28]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_9 ),
        .S({\divider_core_serial.div[quotient][28]_i_3_n_0 ,\divider_core_serial.div[quotient][28]_i_4_n_0 ,\divider_core_serial.div[quotient][28]_i_5_n_0 ,\divider_core_serial.div[quotient][28]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][31]_i_4 
       (.CI(\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][31]_i_4_CO_UNCONNECTED [3:2],\divider_core_serial.div_reg[quotient][31]_i_4_n_2 ,\divider_core_serial.div_reg[quotient][31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_divider_core_serial.div_reg[quotient][31]_i_4_O_UNCONNECTED [3],O}),
        .S({1'b0,\divider_core_serial.div[quotient][31]_i_5_n_0 ,\divider_core_serial.div[quotient][31]_i_6_n_0 ,\divider_core_serial.div[quotient][31]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][4]_i_2 
       (.CI(1'b0),
        .CO({\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_3 }),
        .CYINIT(\divider_core_serial.div[quotient][4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_3 ),
        .S({\divider_core_serial.div[quotient][4]_i_4_n_0 ,\divider_core_serial.div[quotient][4]_i_5_n_0 ,\divider_core_serial.div[quotient][4]_i_6_n_0 ,\divider_core_serial.div[quotient][4]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][8]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_4 ),
        .S({\divider_core_serial.div[quotient][8]_i_3_n_0 ,\divider_core_serial.div[quotient][8]_i_4_n_0 ,\divider_core_serial.div[quotient][8]_i_5_n_0 ,\divider_core_serial.div[quotient][8]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_5
       (.I0(DOBDO[0]),
        .I1(\_inferred__4/i__carry ),
        .O(\register_file_fpga.reg_file_reg_10 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mar[3]_i_5 
       (.I0(DOADO[0]),
        .I1(\ctrl[alu_opa_mux] ),
        .O(\register_file_fpga.reg_file_reg_1 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \register_file_fpga.reg_file_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\register_file_fpga.reg_file_reg_11 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,Q[6:2],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_register_file_fpga.reg_file_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_register_file_fpga.reg_file_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_register_file_fpga.reg_file_reg_DBITERR_UNCONNECTED ),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_register_file_fpga.reg_file_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_register_file_fpga.reg_file_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_register_file_fpga.reg_file_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_register_file_fpga.reg_file_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_register_file_fpga.reg_file_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_register_file_fpga.reg_file_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_register_file_fpga.reg_file_reg_SBITERR_UNCONNECTED ),
        .WEA({\register_file_fpga.reg_file_reg_12 ,\register_file_fpga.reg_file_reg_12 ,\register_file_fpga.reg_file_reg_12 ,\register_file_fpga.reg_file_reg_12 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_debug_dm
   (\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ,
    \dmi_rsp[ack] ,
    \dm_ctrl_reg[hart_resume_req]_0 ,
    \iodev_rsp[0][ack] ,
    \dm_ctrl_reg[pbuf_en]__0 ,
    p_3_in,
    \dm_ctrl_reg[hart_halted]_0 ,
    \dm_reg_reg[abstractauto_autoexecdata]__0 ,
    \dm_ctrl_reg[hart_resume_ack]__0 ,
    \dm_reg_reg[halt_req]__0 ,
    p_0_in22_in,
    \dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 ,
    Q,
    \dci_reg[data_reg][25]_0 ,
    \dm_reg_reg[progbuf][1][31]_0 ,
    \dm_reg_reg[progbuf][1][2]_0 ,
    \dm_reg_reg[progbuf][0][31]_0 ,
    \dm_reg_reg[progbuf][1][15]_0 ,
    \dm_reg_reg[progbuf][1][17]_0 ,
    \dm_reg_reg[progbuf][1][19]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][31]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][31]_1 ,
    \dm_ctrl_reg[ldsw_progbuf][31]_2 ,
    \dm_ctrl_reg[ldsw_progbuf][31]_3 ,
    \dm_ctrl_reg[ldsw_progbuf][31]_4 ,
    \dm_ctrl_reg[ldsw_progbuf][24]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][23]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][22]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][21]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][20]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][13]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][11]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][10]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][9]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][8]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][7]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][5]_0 ,
    \dm_reg_reg[progbuf][0][4]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][1]_0 ,
    \dm_ctrl_reg[ldsw_progbuf][1]_1 ,
    \dm_reg_reg[progbuf][1][6]_0 ,
    \dci[data_we] ,
    \dmi_ctrl_reg[op][0] ,
    \FSM_sequential_dm_ctrl_reg[state][0]_0 ,
    \dm_ctrl[busy]__1 ,
    D,
    \dm_ctrl_reg[cmderr][2]_0 ,
    \dmi_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    clk,
    rstn_ext,
    \dci[halt_ack] ,
    \dci[resume_ack] ,
    \dm_reg[resume_req]3_out ,
    \dm_reg[reset_ack]2_out ,
    \dm_reg[autoexec_rd] ,
    \dm_reg[autoexec_wr] ,
    \dci[execute_ack] ,
    \dci[exception_ack] ,
    \dm_reg[wr_acc_err] ,
    \dm_reg[clr_acc_err]11_out ,
    \dmi_rsp_o_reg[ack]0 ,
    p_21_in,
    \dm_reg_reg[dmcontrol_dmactive]_0 ,
    \dm_reg_reg[dmcontrol_ndmreset]_0 ,
    \dm_reg_reg[abstractauto_autoexecdata]_0 ,
    \dm_reg_reg[halt_req]_0 ,
    \dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 ,
    \dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 ,
    addr,
    rden__0,
    \bus_rsp_o_reg[data][25]_0 ,
    \bus_rsp_o_reg[data][19]_0 ,
    \bus_rsp_o_reg[data][15]_0 ,
    \bus_rsp_o_reg[data][27]_0 ,
    \bus_rsp_o_reg[data][15]_1 ,
    \bus_rsp_o_reg[data][10]_0 ,
    \bus_rsp_o_reg[data][4]_0 ,
    \dmi_rsp_o_reg[data][13]_0 ,
    \dmi_rsp_o_reg[data][13]_1 ,
    dmi_wren__1,
    \FSM_sequential_dm_ctrl[state][2]_i_4_0 ,
    \FSM_sequential_dm_ctrl[state][2]_i_4_1 ,
    \dm_reg_reg[rd_acc_err]_0 ,
    \dci_reg[data_reg][0]_0 ,
    \dm_reg[rd_acc_err]0__1 ,
    \generators.rstn_sys_sreg_reg[3] ,
    E,
    \dm_reg_reg[command][31]_0 ,
    \dci_reg[data_reg][31]_0 ,
    \dci_reg[data_reg][31]_1 ,
    \dmi_rsp_o_reg[data][31]_1 ,
    \dm_reg_reg[progbuf][1][31]_1 ,
    \dm_reg_reg[progbuf][0][31]_1 ,
    \bus_rsp_o_reg[data][31]_1 );
  output \FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ;
  output \dmi_rsp[ack] ;
  output [0:0]\dm_ctrl_reg[hart_resume_req]_0 ;
  output \iodev_rsp[0][ack] ;
  output \dm_ctrl_reg[pbuf_en]__0 ;
  output [1:0]p_3_in;
  output \dm_ctrl_reg[hart_halted]_0 ;
  output \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  output \dm_ctrl_reg[hart_resume_ack]__0 ;
  output \dm_reg_reg[halt_req]__0 ;
  output p_0_in22_in;
  output \dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 ;
  output [31:0]Q;
  output \dci_reg[data_reg][25]_0 ;
  output [5:0]\dm_reg_reg[progbuf][1][31]_0 ;
  output \dm_reg_reg[progbuf][1][2]_0 ;
  output [6:0]\dm_reg_reg[progbuf][0][31]_0 ;
  output \dm_reg_reg[progbuf][1][15]_0 ;
  output \dm_reg_reg[progbuf][1][17]_0 ;
  output \dm_reg_reg[progbuf][1][19]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][31]_0 ;
  output [0:0]\dm_ctrl_reg[ldsw_progbuf][31]_1 ;
  output \dm_ctrl_reg[ldsw_progbuf][31]_2 ;
  output \dm_ctrl_reg[ldsw_progbuf][31]_3 ;
  output \dm_ctrl_reg[ldsw_progbuf][31]_4 ;
  output \dm_ctrl_reg[ldsw_progbuf][24]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][23]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][22]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][21]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][20]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][13]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][11]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][10]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][9]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][8]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][7]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][5]_0 ;
  output \dm_reg_reg[progbuf][0][4]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][1]_0 ;
  output \dm_ctrl_reg[ldsw_progbuf][1]_1 ;
  output \dm_reg_reg[progbuf][1][6]_0 ;
  output \dci[data_we] ;
  output \dmi_ctrl_reg[op][0] ;
  output \FSM_sequential_dm_ctrl_reg[state][0]_0 ;
  output \dm_ctrl[busy]__1 ;
  output [3:0]D;
  output [2:0]\dm_ctrl_reg[cmderr][2]_0 ;
  output [31:0]\dmi_rsp_o_reg[data][31]_0 ;
  output [31:0]\bus_rsp_o_reg[data][31]_0 ;
  input clk;
  input rstn_ext;
  input \dci[halt_ack] ;
  input \dci[resume_ack] ;
  input \dm_reg[resume_req]3_out ;
  input \dm_reg[reset_ack]2_out ;
  input \dm_reg[autoexec_rd] ;
  input \dm_reg[autoexec_wr] ;
  input \dci[execute_ack] ;
  input \dci[exception_ack] ;
  input \dm_reg[wr_acc_err] ;
  input \dm_reg[clr_acc_err]11_out ;
  input \dmi_rsp_o_reg[ack]0 ;
  input p_21_in;
  input \dm_reg_reg[dmcontrol_dmactive]_0 ;
  input \dm_reg_reg[dmcontrol_ndmreset]_0 ;
  input \dm_reg_reg[abstractauto_autoexecdata]_0 ;
  input \dm_reg_reg[halt_req]_0 ;
  input \dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 ;
  input \dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 ;
  input [3:0]addr;
  input rden__0;
  input \bus_rsp_o_reg[data][25]_0 ;
  input [1:0]\bus_rsp_o_reg[data][19]_0 ;
  input \bus_rsp_o_reg[data][15]_0 ;
  input [1:0]\bus_rsp_o_reg[data][27]_0 ;
  input \bus_rsp_o_reg[data][15]_1 ;
  input [1:0]\bus_rsp_o_reg[data][10]_0 ;
  input [0:0]\bus_rsp_o_reg[data][4]_0 ;
  input \dmi_rsp_o_reg[data][13]_0 ;
  input [2:0]\dmi_rsp_o_reg[data][13]_1 ;
  input dmi_wren__1;
  input \FSM_sequential_dm_ctrl[state][2]_i_4_0 ;
  input \FSM_sequential_dm_ctrl[state][2]_i_4_1 ;
  input [1:0]\dm_reg_reg[rd_acc_err]_0 ;
  input \dci_reg[data_reg][0]_0 ;
  input \dm_reg[rd_acc_err]0__1 ;
  input [2:0]\generators.rstn_sys_sreg_reg[3] ;
  input [0:0]E;
  input [31:0]\dm_reg_reg[command][31]_0 ;
  input [0:0]\dci_reg[data_reg][31]_0 ;
  input [31:0]\dci_reg[data_reg][31]_1 ;
  input [28:0]\dmi_rsp_o_reg[data][31]_1 ;
  input [0:0]\dm_reg_reg[progbuf][1][31]_1 ;
  input [0:0]\dm_reg_reg[progbuf][0][31]_1 ;
  input [30:0]\bus_rsp_o_reg[data][31]_1 ;

  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ;
  wire \FSM_onehot_dm_ctrl[cmderr][0]_i_2_n_0 ;
  wire \FSM_onehot_dm_ctrl[cmderr][0]_i_3_n_0 ;
  wire \FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_1_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_2_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_4_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_5_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_6_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_7_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][0]_i_8_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][1]_i_1_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][1]_i_2_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_1_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_2_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_4_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_4_1 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_4_n_0 ;
  wire \FSM_sequential_dm_ctrl[state][2]_i_5_n_0 ;
  wire \FSM_sequential_dm_ctrl_reg[state][0]_0 ;
  wire [31:0]Q;
  wire [3:0]addr;
  wire \bus_rsp_o[data][16]_i_1_n_0 ;
  wire \bus_rsp_o[data][16]_i_2_n_0 ;
  wire [1:0]\bus_rsp_o_reg[data][10]_0 ;
  wire \bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][15]_1 ;
  wire [1:0]\bus_rsp_o_reg[data][19]_0 ;
  wire \bus_rsp_o_reg[data][25]_0 ;
  wire [1:0]\bus_rsp_o_reg[data][27]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [30:0]\bus_rsp_o_reg[data][31]_1 ;
  wire [0:0]\bus_rsp_o_reg[data][4]_0 ;
  wire clk;
  wire [16:16]data2;
  wire \dci[data_we] ;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[execute_req]0_out ;
  wire \dci[halt_ack] ;
  wire \dci[resume_ack] ;
  wire \dci_reg[data_reg][0]_0 ;
  wire \dci_reg[data_reg][25]_0 ;
  wire [0:0]\dci_reg[data_reg][31]_0 ;
  wire [31:0]\dci_reg[data_reg][31]_1 ;
  wire \dci_reg[exception_ack_n_0_] ;
  wire \dci_reg[execute_ack_n_0_] ;
  wire \dci_reg[halt_ack]__0 ;
  wire \dci_reg[resume_ack]__0 ;
  wire \dm_ctrl[busy]__1 ;
  wire \dm_ctrl[cmderr][0]_i_1_n_0 ;
  wire \dm_ctrl[cmderr][1]_i_1_n_0 ;
  wire \dm_ctrl[cmderr][1]_i_2_n_0 ;
  wire \dm_ctrl[cmderr][2]_i_1_n_0 ;
  wire \dm_ctrl[hart_halted]_i_1_n_0 ;
  wire \dm_ctrl[hart_reset]_i_1_n_0 ;
  wire \dm_ctrl[hart_resume_ack]_i_1_n_0 ;
  wire \dm_ctrl[hart_resume_req]_i_1_n_0 ;
  wire \dm_ctrl[illegal_cmd]10_out ;
  wire \dm_ctrl[illegal_state]4_out ;
  wire \dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ;
  wire [31:4]\dm_ctrl[ldsw_progbuf]__0 ;
  wire \dm_ctrl[pbuf_en] ;
  wire \dm_ctrl[state]1__23 ;
  wire [2:0]\dm_ctrl_reg[cmderr][2]_0 ;
  wire \dm_ctrl_reg[hart_halted]_0 ;
  wire \dm_ctrl_reg[hart_reset]__0 ;
  wire \dm_ctrl_reg[hart_resume_ack]__0 ;
  wire [0:0]\dm_ctrl_reg[hart_resume_req]_0 ;
  wire \dm_ctrl_reg[illegal_cmd_n_0_] ;
  wire \dm_ctrl_reg[illegal_state_n_0_] ;
  wire [24:1]\dm_ctrl_reg[ldsw_progbuf] ;
  wire \dm_ctrl_reg[ldsw_progbuf][10]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][11]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][13]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][1]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][1]_1 ;
  wire \dm_ctrl_reg[ldsw_progbuf][20]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][21]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][22]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][23]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][24]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][31]_0 ;
  wire [0:0]\dm_ctrl_reg[ldsw_progbuf][31]_1 ;
  wire \dm_ctrl_reg[ldsw_progbuf][31]_2 ;
  wire \dm_ctrl_reg[ldsw_progbuf][31]_3 ;
  wire \dm_ctrl_reg[ldsw_progbuf][31]_4 ;
  wire \dm_ctrl_reg[ldsw_progbuf][5]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][7]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][8]_0 ;
  wire \dm_ctrl_reg[ldsw_progbuf][9]_0 ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire [2:0]\dm_ctrl_reg[state] ;
  wire \dm_reg[autoexec_rd] ;
  wire \dm_reg[autoexec_wr] ;
  wire \dm_reg[clr_acc_err]11_out ;
  wire \dm_reg[rd_acc_err] ;
  wire \dm_reg[rd_acc_err]0__1 ;
  wire \dm_reg[reset_ack]2_out ;
  wire \dm_reg[resume_req]3_out ;
  wire \dm_reg[wr_acc_err] ;
  wire \dm_reg_reg[abstractauto_autoexecdata]_0 ;
  wire \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  wire \dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 ;
  wire \dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 ;
  wire \dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 ;
  wire \dm_reg_reg[autoexec_rd]__0 ;
  wire \dm_reg_reg[autoexec_wr]__0 ;
  wire \dm_reg_reg[clr_acc_err_n_0_] ;
  wire [31:0]\dm_reg_reg[command][31]_0 ;
  wire \dm_reg_reg[command_n_0_][0] ;
  wire \dm_reg_reg[command_n_0_][10] ;
  wire \dm_reg_reg[command_n_0_][11] ;
  wire \dm_reg_reg[command_n_0_][12] ;
  wire \dm_reg_reg[command_n_0_][13] ;
  wire \dm_reg_reg[command_n_0_][14] ;
  wire \dm_reg_reg[command_n_0_][15] ;
  wire \dm_reg_reg[command_n_0_][16] ;
  wire \dm_reg_reg[command_n_0_][17] ;
  wire \dm_reg_reg[command_n_0_][18] ;
  wire \dm_reg_reg[command_n_0_][19] ;
  wire \dm_reg_reg[command_n_0_][1] ;
  wire \dm_reg_reg[command_n_0_][20] ;
  wire \dm_reg_reg[command_n_0_][21] ;
  wire \dm_reg_reg[command_n_0_][22] ;
  wire \dm_reg_reg[command_n_0_][24] ;
  wire \dm_reg_reg[command_n_0_][25] ;
  wire \dm_reg_reg[command_n_0_][26] ;
  wire \dm_reg_reg[command_n_0_][27] ;
  wire \dm_reg_reg[command_n_0_][28] ;
  wire \dm_reg_reg[command_n_0_][29] ;
  wire \dm_reg_reg[command_n_0_][2] ;
  wire \dm_reg_reg[command_n_0_][30] ;
  wire \dm_reg_reg[command_n_0_][31] ;
  wire \dm_reg_reg[command_n_0_][3] ;
  wire \dm_reg_reg[command_n_0_][4] ;
  wire \dm_reg_reg[command_n_0_][5] ;
  wire \dm_reg_reg[command_n_0_][6] ;
  wire \dm_reg_reg[command_n_0_][7] ;
  wire \dm_reg_reg[command_n_0_][8] ;
  wire \dm_reg_reg[command_n_0_][9] ;
  wire \dm_reg_reg[dmcontrol_dmactive]_0 ;
  wire \dm_reg_reg[dmcontrol_ndmreset]_0 ;
  wire \dm_reg_reg[halt_req]_0 ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire [6:0]\dm_reg_reg[progbuf][0][31]_0 ;
  wire [0:0]\dm_reg_reg[progbuf][0][31]_1 ;
  wire \dm_reg_reg[progbuf][0][4]_0 ;
  wire [30:0]\dm_reg_reg[progbuf][0]_1 ;
  wire \dm_reg_reg[progbuf][1][15]_0 ;
  wire \dm_reg_reg[progbuf][1][17]_0 ;
  wire \dm_reg_reg[progbuf][1][19]_0 ;
  wire \dm_reg_reg[progbuf][1][2]_0 ;
  wire [5:0]\dm_reg_reg[progbuf][1][31]_0 ;
  wire [0:0]\dm_reg_reg[progbuf][1][31]_1 ;
  wire \dm_reg_reg[progbuf][1][6]_0 ;
  wire [30:0]\dm_reg_reg[progbuf][1]_0 ;
  wire [1:0]\dm_reg_reg[rd_acc_err]_0 ;
  wire \dm_reg_reg[rd_acc_err]__0 ;
  wire \dm_reg_reg[reset_ack_n_0_] ;
  wire \dm_reg_reg[resume_req]__0 ;
  wire \dm_reg_reg[wr_acc_err]__0 ;
  wire \dmi_ctrl_reg[op][0] ;
  wire \dmi_rsp[ack] ;
  wire \dmi_rsp_o[data][13]_i_1_n_0 ;
  wire \dmi_rsp_o[data][18]_i_1_n_0 ;
  wire \dmi_rsp_o[data][19]_i_1_n_0 ;
  wire \dmi_rsp_o_reg[ack]0 ;
  wire \dmi_rsp_o_reg[data][13]_0 ;
  wire [2:0]\dmi_rsp_o_reg[data][13]_1 ;
  wire [31:0]\dmi_rsp_o_reg[data][31]_0 ;
  wire [28:0]\dmi_rsp_o_reg[data][31]_1 ;
  wire dmi_wren__1;
  wire [2:0]\generators.rstn_sys_sreg_reg[3] ;
  wire \iodev_rsp[0][ack] ;
  wire p_0_in22_in;
  wire p_21_in;
  wire [1:0]p_3_in;
  wire p_4_in;
  wire rden__0;
  wire rstn_ext;

  LUT4 #(
    .INIT(16'hFF5D)) 
    \FSM_onehot_dm_ctrl[cmderr][0]_i_1 
       (.I0(p_3_in[0]),
        .I1(\dm_reg_reg[clr_acc_err_n_0_] ),
        .I2(\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ),
        .I3(\FSM_onehot_dm_ctrl[cmderr][0]_i_3_n_0 ),
        .O(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_dm_ctrl[cmderr][0]_i_2 
       (.I0(\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ),
        .I1(p_3_in[0]),
        .O(\FSM_onehot_dm_ctrl[cmderr][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \FSM_onehot_dm_ctrl[cmderr][0]_i_3 
       (.I0(\dci_reg[exception_ack_n_0_] ),
        .I1(\dm_ctrl_reg[illegal_cmd_n_0_] ),
        .I2(\dm_reg_reg[rd_acc_err]__0 ),
        .I3(\dm_reg_reg[wr_acc_err]__0 ),
        .I4(\dm_ctrl_reg[illegal_state_n_0_] ),
        .I5(\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ),
        .O(\FSM_onehot_dm_ctrl[cmderr][0]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:00001,iSTATE0:00010,iSTATE1:00100,iSTATE2:10000,iSTATE3:01000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_dm_ctrl_reg[cmderr][0] 
       (.C(clk),
        .CE(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ),
        .D(\FSM_onehot_dm_ctrl[cmderr][0]_i_2_n_0 ),
        .PRE(rstn_ext),
        .Q(\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 ));
  LUT6 #(
    .INIT(64'h0111FFFF55550000)) 
    \FSM_sequential_dm_ctrl[state][0]_i_1 
       (.I0(\FSM_sequential_dm_ctrl[state][0]_i_2_n_0 ),
        .I1(\dm_ctrl_reg[state] [1]),
        .I2(\dm_ctrl_reg[hart_halted]_0 ),
        .I3(\dm_ctrl[state]1__23 ),
        .I4(\FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ),
        .I5(\dm_ctrl_reg[state] [0]),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_dm_ctrl[state][0]_i_2 
       (.I0(\dm_ctrl_reg[state] [2]),
        .I1(p_3_in[0]),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \FSM_sequential_dm_ctrl[state][0]_i_3 
       (.I0(\FSM_sequential_dm_ctrl[state][0]_i_4_n_0 ),
        .I1(\dm_reg_reg[command_n_0_][19] ),
        .I2(\dm_reg_reg[command_n_0_][21] ),
        .I3(\dm_reg_reg[command_n_0_][20] ),
        .I4(\FSM_sequential_dm_ctrl[state][0]_i_5_n_0 ),
        .I5(\FSM_sequential_dm_ctrl[state][0]_i_6_n_0 ),
        .O(\dm_ctrl[state]1__23 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dm_ctrl[state][0]_i_4 
       (.I0(\dm_reg_reg[command_n_0_][26] ),
        .I1(\dm_reg_reg[command_n_0_][27] ),
        .I2(\dm_reg_reg[command_n_0_][28] ),
        .I3(\dm_reg_reg[command_n_0_][29] ),
        .I4(\dm_reg_reg[command_n_0_][31] ),
        .I5(\dm_reg_reg[command_n_0_][30] ),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_dm_ctrl[state][0]_i_5 
       (.I0(\dm_reg_reg[command_n_0_][25] ),
        .I1(\dm_reg_reg[command_n_0_][24] ),
        .I2(p_4_in),
        .I3(\dm_reg_reg[command_n_0_][22] ),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h01000000FFFFFFFF)) 
    \FSM_sequential_dm_ctrl[state][0]_i_6 
       (.I0(\dm_reg_reg[command_n_0_][7] ),
        .I1(\dm_reg_reg[command_n_0_][6] ),
        .I2(\dm_reg_reg[command_n_0_][5] ),
        .I3(\FSM_sequential_dm_ctrl[state][0]_i_7_n_0 ),
        .I4(\FSM_sequential_dm_ctrl[state][0]_i_8_n_0 ),
        .I5(\dm_reg_reg[command_n_0_][17] ),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \FSM_sequential_dm_ctrl[state][0]_i_7 
       (.I0(\dm_reg_reg[command_n_0_][15] ),
        .I1(\dm_reg_reg[command_n_0_][14] ),
        .I2(\dm_reg_reg[command_n_0_][13] ),
        .I3(\dm_reg_reg[command_n_0_][12] ),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_dm_ctrl[state][0]_i_8 
       (.I0(\dm_reg_reg[command_n_0_][11] ),
        .I1(\dm_reg_reg[command_n_0_][10] ),
        .I2(\dm_reg_reg[command_n_0_][9] ),
        .I3(\dm_reg_reg[command_n_0_][8] ),
        .O(\FSM_sequential_dm_ctrl[state][0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h03FF2000)) 
    \FSM_sequential_dm_ctrl[state][1]_i_1 
       (.I0(\dm_ctrl_reg[hart_halted]_0 ),
        .I1(\FSM_sequential_dm_ctrl[state][1]_i_2_n_0 ),
        .I2(\dm_ctrl_reg[state] [0]),
        .I3(\FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ),
        .I4(\dm_ctrl_reg[state] [1]),
        .O(\FSM_sequential_dm_ctrl[state][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hFF1F)) 
    \FSM_sequential_dm_ctrl[state][1]_i_2 
       (.I0(\dm_ctrl_reg[state] [1]),
        .I1(\dm_ctrl[state]1__23 ),
        .I2(p_3_in[0]),
        .I3(\dm_ctrl_reg[state] [2]),
        .O(\FSM_sequential_dm_ctrl[state][1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_dm_ctrl[state][2]_i_1 
       (.I0(\FSM_sequential_dm_ctrl[state][2]_i_2_n_0 ),
        .I1(\FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ),
        .I2(\dm_ctrl_reg[state] [2]),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000404040404040)) 
    \FSM_sequential_dm_ctrl[state][2]_i_2 
       (.I0(\dm_ctrl_reg[state] [2]),
        .I1(\dm_ctrl_reg[state] [0]),
        .I2(p_3_in[0]),
        .I3(\dm_ctrl_reg[state] [1]),
        .I4(\dm_ctrl_reg[hart_halted]_0 ),
        .I5(\dm_ctrl[state]1__23 ),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \FSM_sequential_dm_ctrl[state][2]_i_3 
       (.I0(\FSM_sequential_dm_ctrl[state][2]_i_4_n_0 ),
        .I1(p_3_in[0]),
        .I2(\dm_ctrl_reg[state] [0]),
        .I3(\dm_ctrl_reg[state] [1]),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44440044F0F000F0)) 
    \FSM_sequential_dm_ctrl[state][2]_i_4 
       (.I0(\dm_ctrl_reg[state] [1]),
        .I1(\dci_reg[halt_ack]__0 ),
        .I2(\FSM_sequential_dm_ctrl[state][2]_i_5_n_0 ),
        .I3(\dm_ctrl_reg[state] [0]),
        .I4(\dci_reg[execute_ack_n_0_] ),
        .I5(\dm_ctrl_reg[state] [2]),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF32FFFFFF32FF32)) 
    \FSM_sequential_dm_ctrl[state][2]_i_5 
       (.I0(\dm_reg_reg[autoexec_wr]__0 ),
        .I1(dmi_wren__1),
        .I2(\dm_reg_reg[autoexec_rd]__0 ),
        .I3(\dm_ctrl_reg[state] [1]),
        .I4(\FSM_sequential_dm_ctrl[state][2]_i_4_0 ),
        .I5(\FSM_sequential_dm_ctrl[state][2]_i_4_1 ),
        .O(\FSM_sequential_dm_ctrl[state][2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "cmd_idle:000,cmd_check:001,cmd_trigger:011,cmd_busy:100,cmd_error:101,cmd_prepare:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dm_ctrl_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\FSM_sequential_dm_ctrl[state][0]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[state] [0]));
  (* FSM_ENCODED_STATES = "cmd_idle:000,cmd_check:001,cmd_trigger:011,cmd_busy:100,cmd_error:101,cmd_prepare:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dm_ctrl_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\FSM_sequential_dm_ctrl[state][1]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[state] [1]));
  (* FSM_ENCODED_STATES = "cmd_idle:000,cmd_check:001,cmd_trigger:011,cmd_busy:100,cmd_error:101,cmd_prepare:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_dm_ctrl_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\FSM_sequential_dm_ctrl[state][2]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[state] [2]));
  LUT6 #(
    .INIT(64'hFFFFEE2ECFCFEE2E)) 
    \bus_rsp_o[data][0]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [1]),
        .I1(addr[0]),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(\dm_reg_reg[progbuf][0]_1 [0]),
        .I4(addr[1]),
        .I5(\dm_reg_reg[progbuf][1]_0 [0]),
        .O(\dm_ctrl_reg[ldsw_progbuf][1]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][10]_i_4 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [10]),
        .I1(\dm_reg_reg[progbuf][0]_1 [10]),
        .I2(\dm_reg_reg[progbuf][1]_0 [10]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][10]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][10]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][11]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [11]),
        .I1(\dm_reg_reg[progbuf][0]_1 [11]),
        .I2(\dm_reg_reg[progbuf][1]_0 [11]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][10]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][11]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][13]_i_4 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [13]),
        .I1(\dm_reg_reg[progbuf][0]_1 [13]),
        .I2(\dm_reg_reg[progbuf][1]_0 [13]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\bus_rsp_o_reg[data][27]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][13]_0 ));
  LUT6 #(
    .INIT(64'h0CA0000000000000)) 
    \bus_rsp_o[data][15]_i_2 
       (.I0(\dm_reg_reg[progbuf][1]_0 [15]),
        .I1(\dm_reg_reg[progbuf][0]_1 [15]),
        .I2(\bus_rsp_o_reg[data][27]_0 [1]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .I5(\bus_rsp_o_reg[data][15]_0 ),
        .O(\dm_reg_reg[progbuf][1][15]_0 ));
  LUT6 #(
    .INIT(64'hEEF0CC0000000000)) 
    \bus_rsp_o[data][16]_i_1 
       (.I0(data2),
        .I1(\bus_rsp_o[data][16]_i_2_n_0 ),
        .I2(Q[16]),
        .I3(addr[2]),
        .I4(addr[3]),
        .I5(rden__0),
        .O(\bus_rsp_o[data][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008C00800)) 
    \bus_rsp_o[data][16]_i_2 
       (.I0(\dm_reg_reg[progbuf][1]_0 [16]),
        .I1(\dm_ctrl_reg[pbuf_en]__0 ),
        .I2(\bus_rsp_o_reg[data][15]_1 ),
        .I3(\bus_rsp_o_reg[data][27]_0 [1]),
        .I4(\dm_reg_reg[progbuf][0]_1 [16]),
        .I5(addr[3]),
        .O(\bus_rsp_o[data][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0CA0000000000000)) 
    \bus_rsp_o[data][17]_i_2 
       (.I0(\dm_reg_reg[progbuf][1]_0 [17]),
        .I1(\dm_reg_reg[progbuf][0]_1 [17]),
        .I2(\bus_rsp_o_reg[data][27]_0 [1]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .I5(\bus_rsp_o_reg[data][15]_0 ),
        .O(\dm_reg_reg[progbuf][1][17]_0 ));
  LUT6 #(
    .INIT(64'h0CA0000000000000)) 
    \bus_rsp_o[data][19]_i_2 
       (.I0(\dm_reg_reg[progbuf][1]_0 [19]),
        .I1(\dm_reg_reg[progbuf][0]_1 [19]),
        .I2(\bus_rsp_o_reg[data][19]_0 [1]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .I5(\bus_rsp_o_reg[data][15]_0 ),
        .O(\dm_reg_reg[progbuf][1][19]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEE2ECFCFEE2E)) 
    \bus_rsp_o[data][1]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [1]),
        .I1(\bus_rsp_o_reg[data][19]_0 [0]),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(\dm_reg_reg[progbuf][0]_1 [1]),
        .I4(\bus_rsp_o_reg[data][19]_0 [1]),
        .I5(\dm_reg_reg[progbuf][1]_0 [1]),
        .O(\dm_ctrl_reg[ldsw_progbuf][1]_1 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AF00AF00A)) 
    \bus_rsp_o[data][20]_i_4 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [20]),
        .I1(\dm_reg_reg[progbuf][1]_0 [20]),
        .I2(\bus_rsp_o_reg[data][27]_0 [0]),
        .I3(\bus_rsp_o_reg[data][27]_0 [1]),
        .I4(\dm_reg_reg[progbuf][0]_1 [20]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][20]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][21]_i_4 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [21]),
        .I1(\dm_reg_reg[progbuf][0]_1 [21]),
        .I2(\dm_reg_reg[progbuf][1]_0 [21]),
        .I3(addr[0]),
        .I4(addr[1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][21]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][22]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [22]),
        .I1(\dm_reg_reg[progbuf][0]_1 [22]),
        .I2(\dm_reg_reg[progbuf][1]_0 [22]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\bus_rsp_o_reg[data][27]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][22]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][23]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [23]),
        .I1(\dm_reg_reg[progbuf][0]_1 [23]),
        .I2(\dm_reg_reg[progbuf][1]_0 [23]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\bus_rsp_o_reg[data][27]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][23]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][24]_i_3 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [24]),
        .I1(\dm_reg_reg[progbuf][0]_1 [24]),
        .I2(\dm_reg_reg[progbuf][1]_0 [24]),
        .I3(\bus_rsp_o_reg[data][27]_0 [0]),
        .I4(\bus_rsp_o_reg[data][27]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][24]_0 ));
  LUT6 #(
    .INIT(64'h0000C000AAAA0000)) 
    \bus_rsp_o[data][25]_i_3 
       (.I0(Q[25]),
        .I1(\dm_reg_reg[progbuf][1]_0 [25]),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(\bus_rsp_o_reg[data][25]_0 ),
        .I4(addr[3]),
        .I5(addr[2]),
        .O(\dci_reg[data_reg][25]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][27]_i_3 
       (.I0(\dm_ctrl_reg[ldsw_progbuf][31]_1 ),
        .I1(\dm_reg_reg[progbuf][0]_1 [27]),
        .I2(\dm_reg_reg[progbuf][1]_0 [27]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\bus_rsp_o_reg[data][27]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][31]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][28]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf][31]_1 ),
        .I1(\dm_reg_reg[progbuf][0]_1 [28]),
        .I2(\dm_reg_reg[progbuf][1]_0 [28]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][19]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][31]_2 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][29]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf][31]_1 ),
        .I1(\dm_reg_reg[progbuf][0]_1 [29]),
        .I2(\dm_reg_reg[progbuf][1]_0 [29]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][19]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][31]_3 ));
  LUT6 #(
    .INIT(64'h0CA0000000000000)) 
    \bus_rsp_o[data][2]_i_3 
       (.I0(\dm_reg_reg[progbuf][1]_0 [2]),
        .I1(\dm_reg_reg[progbuf][0]_1 [2]),
        .I2(\bus_rsp_o_reg[data][19]_0 [1]),
        .I3(\bus_rsp_o_reg[data][19]_0 [0]),
        .I4(\dm_ctrl_reg[pbuf_en]__0 ),
        .I5(\bus_rsp_o_reg[data][15]_0 ),
        .O(\dm_reg_reg[progbuf][1][2]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][30]_i_3 
       (.I0(\dm_ctrl_reg[ldsw_progbuf][31]_1 ),
        .I1(\dm_reg_reg[progbuf][0]_1 [30]),
        .I2(\dm_reg_reg[progbuf][1]_0 [30]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][19]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][31]_4 ));
  LUT6 #(
    .INIT(64'hFACFFAC0FFFFFFF0)) 
    \bus_rsp_o[data][4]_i_3 
       (.I0(\dm_reg_reg[progbuf][0]_1 [4]),
        .I1(\dm_reg_reg[progbuf][1]_0 [4]),
        .I2(\bus_rsp_o_reg[data][4]_0 ),
        .I3(\bus_rsp_o_reg[data][19]_0 [0]),
        .I4(\dm_ctrl_reg[ldsw_progbuf] [4]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_reg_reg[progbuf][0][4]_0 ));
  LUT6 #(
    .INIT(64'hFCFAFC0AF00AF00A)) 
    \bus_rsp_o[data][5]_i_3 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [5]),
        .I1(\dm_reg_reg[progbuf][1]_0 [5]),
        .I2(\bus_rsp_o_reg[data][15]_1 ),
        .I3(\bus_rsp_o_reg[data][10]_0 [1]),
        .I4(\dm_reg_reg[progbuf][0]_1 [5]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][5]_0 ));
  LUT5 #(
    .INIT(32'hF8A0A8A0)) 
    \bus_rsp_o[data][6]_i_3 
       (.I0(\bus_rsp_o_reg[data][10]_0 [1]),
        .I1(\dm_reg_reg[progbuf][1]_0 [6]),
        .I2(\bus_rsp_o_reg[data][15]_1 ),
        .I3(\dm_ctrl_reg[pbuf_en]__0 ),
        .I4(\dm_reg_reg[progbuf][0]_1 [6]),
        .O(\dm_reg_reg[progbuf][1][6]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][7]_i_4 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [7]),
        .I1(\dm_reg_reg[progbuf][0]_1 [7]),
        .I2(\dm_reg_reg[progbuf][1]_0 [7]),
        .I3(\bus_rsp_o_reg[data][15]_1 ),
        .I4(\bus_rsp_o_reg[data][27]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][7]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][8]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [8]),
        .I1(\dm_reg_reg[progbuf][0]_1 [8]),
        .I2(\dm_reg_reg[progbuf][1]_0 [8]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][10]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][8]_0 ));
  LUT6 #(
    .INIT(64'h00F0CCAA000000AA)) 
    \bus_rsp_o[data][9]_i_2 
       (.I0(\dm_ctrl_reg[ldsw_progbuf] [9]),
        .I1(\dm_reg_reg[progbuf][0]_1 [9]),
        .I2(\dm_reg_reg[progbuf][1]_0 [9]),
        .I3(\bus_rsp_o_reg[data][10]_0 [0]),
        .I4(\bus_rsp_o_reg[data][10]_0 [1]),
        .I5(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\dm_ctrl_reg[ldsw_progbuf][9]_0 ));
  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(p_21_in),
        .Q(\iodev_rsp[0][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o[data][16]_i_1_n_0 ),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [26]));
  FDCE \bus_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [27]));
  FDCE \bus_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [27]),
        .Q(\bus_rsp_o_reg[data][31]_0 [28]));
  FDCE \bus_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [28]),
        .Q(\bus_rsp_o_reg[data][31]_0 [29]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [29]),
        .Q(\bus_rsp_o_reg[data][31]_0 [30]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [30]),
        .Q(\bus_rsp_o_reg[data][31]_0 [31]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dci[execute_req]_i_1 
       (.I0(\dm_ctrl_reg[state] [1]),
        .I1(\dm_ctrl_reg[state] [0]),
        .I2(p_3_in[0]),
        .I3(\dm_ctrl_reg[state] [2]),
        .O(\dci[execute_req]0_out ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dci_reg[data][31]_i_3 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\dm_ctrl_reg[state] [2]),
        .I2(\dm_ctrl_reg[state] [1]),
        .I3(\dm_reg_reg[rd_acc_err]_0 [1]),
        .I4(\dm_reg_reg[rd_acc_err]_0 [0]),
        .I5(\dci_reg[data_reg][0]_0 ),
        .O(\dci[data_we] ));
  FDCE \dci_reg[data_reg][0] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [0]),
        .Q(Q[0]));
  FDCE \dci_reg[data_reg][10] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [10]),
        .Q(Q[10]));
  FDCE \dci_reg[data_reg][11] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [11]),
        .Q(Q[11]));
  FDCE \dci_reg[data_reg][12] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [12]),
        .Q(Q[12]));
  FDCE \dci_reg[data_reg][13] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [13]),
        .Q(Q[13]));
  FDCE \dci_reg[data_reg][14] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [14]),
        .Q(Q[14]));
  FDCE \dci_reg[data_reg][15] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [15]),
        .Q(Q[15]));
  FDCE \dci_reg[data_reg][16] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [16]),
        .Q(Q[16]));
  FDCE \dci_reg[data_reg][17] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [17]),
        .Q(Q[17]));
  FDCE \dci_reg[data_reg][18] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [18]),
        .Q(Q[18]));
  FDCE \dci_reg[data_reg][19] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [19]),
        .Q(Q[19]));
  FDCE \dci_reg[data_reg][1] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [1]),
        .Q(Q[1]));
  FDCE \dci_reg[data_reg][20] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [20]),
        .Q(Q[20]));
  FDCE \dci_reg[data_reg][21] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [21]),
        .Q(Q[21]));
  FDCE \dci_reg[data_reg][22] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [22]),
        .Q(Q[22]));
  FDCE \dci_reg[data_reg][23] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [23]),
        .Q(Q[23]));
  FDCE \dci_reg[data_reg][24] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [24]),
        .Q(Q[24]));
  FDCE \dci_reg[data_reg][25] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [25]),
        .Q(Q[25]));
  FDCE \dci_reg[data_reg][26] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [26]),
        .Q(Q[26]));
  FDCE \dci_reg[data_reg][27] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [27]),
        .Q(Q[27]));
  FDCE \dci_reg[data_reg][28] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [28]),
        .Q(Q[28]));
  FDCE \dci_reg[data_reg][29] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [29]),
        .Q(Q[29]));
  FDCE \dci_reg[data_reg][2] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [2]),
        .Q(Q[2]));
  FDCE \dci_reg[data_reg][30] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [30]),
        .Q(Q[30]));
  FDCE \dci_reg[data_reg][31] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [31]),
        .Q(Q[31]));
  FDCE \dci_reg[data_reg][3] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [3]),
        .Q(Q[3]));
  FDCE \dci_reg[data_reg][4] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [4]),
        .Q(Q[4]));
  FDCE \dci_reg[data_reg][5] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [5]),
        .Q(Q[5]));
  FDCE \dci_reg[data_reg][6] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [6]),
        .Q(Q[6]));
  FDCE \dci_reg[data_reg][7] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [7]),
        .Q(Q[7]));
  FDCE \dci_reg[data_reg][8] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [8]),
        .Q(Q[8]));
  FDCE \dci_reg[data_reg][9] 
       (.C(clk),
        .CE(\dci_reg[data_reg][31]_0 ),
        .CLR(rstn_ext),
        .D(\dci_reg[data_reg][31]_1 [9]),
        .Q(Q[9]));
  FDCE \dci_reg[exception_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[exception_ack] ),
        .Q(\dci_reg[exception_ack_n_0_] ));
  FDCE \dci_reg[execute_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[execute_ack] ),
        .Q(\dci_reg[execute_ack_n_0_] ));
  FDCE \dci_reg[execute_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[execute_req]0_out ),
        .Q(data2));
  FDCE \dci_reg[halt_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[halt_ack] ),
        .Q(\dci_reg[halt_ack]__0 ));
  FDCE \dci_reg[resume_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dci[resume_ack] ),
        .Q(\dci_reg[resume_ack]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h000000A2)) 
    \dm_ctrl[cmderr][0]_i_1 
       (.I0(\dm_ctrl[cmderr][1]_i_2_n_0 ),
        .I1(\dm_ctrl_reg[illegal_cmd_n_0_] ),
        .I2(\dci_reg[exception_ack_n_0_] ),
        .I3(\dm_ctrl_reg[cmderr][2]_0 [1]),
        .I4(\dm_ctrl_reg[illegal_state_n_0_] ),
        .O(\dm_ctrl[cmderr][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h000000A8)) 
    \dm_ctrl[cmderr][1]_i_1 
       (.I0(\dm_ctrl[cmderr][1]_i_2_n_0 ),
        .I1(\dci_reg[exception_ack_n_0_] ),
        .I2(\dm_ctrl_reg[illegal_cmd_n_0_] ),
        .I3(\dm_ctrl_reg[cmderr][2]_0 [1]),
        .I4(\dm_ctrl_reg[illegal_state_n_0_] ),
        .O(\dm_ctrl[cmderr][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dm_ctrl[cmderr][1]_i_2 
       (.I0(p_3_in[0]),
        .I1(\dm_ctrl_reg[cmderr][2]_0 [0]),
        .I2(\dm_ctrl_reg[cmderr][2]_0 [2]),
        .O(\dm_ctrl[cmderr][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \dm_ctrl[cmderr][2]_i_1 
       (.I0(\dm_ctrl_reg[cmderr][2]_0 [1]),
        .I1(\dm_ctrl_reg[illegal_state_n_0_] ),
        .I2(p_3_in[0]),
        .I3(\dm_ctrl_reg[cmderr][2]_0 [0]),
        .I4(\dm_ctrl_reg[cmderr][2]_0 [2]),
        .O(\dm_ctrl[cmderr][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h5150)) 
    \dm_ctrl[hart_halted]_i_1 
       (.I0(p_3_in[1]),
        .I1(\dci_reg[resume_ack]__0 ),
        .I2(\dci_reg[halt_ack]__0 ),
        .I3(\dm_ctrl_reg[hart_halted]_0 ),
        .O(\dm_ctrl[hart_halted]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \dm_ctrl[hart_reset]_i_1 
       (.I0(p_3_in[1]),
        .I1(\dm_reg_reg[reset_ack_n_0_] ),
        .I2(\dm_ctrl_reg[hart_reset]__0 ),
        .O(\dm_ctrl[hart_reset]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \dm_ctrl[hart_resume_ack]_i_1 
       (.I0(p_3_in[1]),
        .I1(\dci_reg[resume_ack]__0 ),
        .I2(\dm_reg_reg[resume_req]__0 ),
        .I3(\dm_ctrl_reg[hart_resume_ack]__0 ),
        .O(\dm_ctrl[hart_resume_ack]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h5150)) 
    \dm_ctrl[hart_resume_req]_i_1 
       (.I0(p_3_in[1]),
        .I1(\dci_reg[resume_ack]__0 ),
        .I2(\dm_reg_reg[resume_req]__0 ),
        .I3(\dm_ctrl_reg[hart_resume_req]_0 ),
        .O(\dm_ctrl[hart_resume_req]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \dm_ctrl[illegal_cmd]_i_1 
       (.I0(\dm_ctrl_reg[state] [2]),
        .I1(p_3_in[0]),
        .I2(\dm_ctrl_reg[state] [0]),
        .I3(\dm_ctrl_reg[state] [1]),
        .I4(\dm_ctrl[state]1__23 ),
        .O(\dm_ctrl[illegal_cmd]10_out ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \dm_ctrl[illegal_state]_i_1 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\dm_ctrl_reg[state] [1]),
        .I2(p_3_in[0]),
        .I3(\dm_ctrl_reg[state] [2]),
        .I4(\dm_ctrl_reg[hart_halted]_0 ),
        .I5(\dm_ctrl[state]1__23 ),
        .O(\dm_ctrl[illegal_state]4_out ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][10]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][3] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][11]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][4] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dm_ctrl[ldsw_progbuf][13]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][17] ),
        .I1(p_3_in[0]),
        .O(\dm_ctrl[ldsw_progbuf]__0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][20]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][0] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][21]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][1] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][22]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][2] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][23]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][3] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \dm_ctrl[ldsw_progbuf][24]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][4] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [24]));
  LUT4 #(
    .INIT(16'h04FF)) 
    \dm_ctrl[ldsw_progbuf][31]_i_1 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\dm_ctrl_reg[state] [1]),
        .I2(\dm_ctrl_reg[state] [2]),
        .I3(p_3_in[0]),
        .O(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dm_ctrl[ldsw_progbuf][31]_i_2 
       (.I0(p_3_in[0]),
        .I1(\dm_reg_reg[command_n_0_][17] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [31]));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_ctrl[ldsw_progbuf][4]_i_1 
       (.I0(p_3_in[0]),
        .I1(\dm_reg_reg[command_n_0_][17] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \dm_ctrl[ldsw_progbuf][5]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(\dm_reg_reg[command_n_0_][17] ),
        .I2(p_3_in[0]),
        .O(\dm_ctrl[ldsw_progbuf]__0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][7]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][0] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][8]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][1] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dm_ctrl[ldsw_progbuf][9]_i_1 
       (.I0(\dm_reg_reg[command_n_0_][16] ),
        .I1(p_3_in[0]),
        .I2(\dm_reg_reg[command_n_0_][17] ),
        .I3(\dm_reg_reg[command_n_0_][2] ),
        .O(\dm_ctrl[ldsw_progbuf]__0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dm_ctrl[pbuf_en]_i_1 
       (.I0(p_3_in[0]),
        .I1(\dm_reg_reg[command_n_0_][18] ),
        .O(\dm_ctrl[pbuf_en] ));
  FDCE \dm_ctrl_reg[cmderr][0] 
       (.C(clk),
        .CE(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[cmderr][0]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[cmderr][2]_0 [0]));
  FDCE \dm_ctrl_reg[cmderr][1] 
       (.C(clk),
        .CE(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[cmderr][1]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[cmderr][2]_0 [1]));
  FDCE \dm_ctrl_reg[cmderr][2] 
       (.C(clk),
        .CE(\FSM_onehot_dm_ctrl[cmderr][0]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[cmderr][2]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[cmderr][2]_0 [2]));
  FDCE \dm_ctrl_reg[hart_halted] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[hart_halted]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[hart_halted]_0 ));
  FDCE \dm_ctrl_reg[hart_reset] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[hart_reset]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[hart_reset]__0 ));
  FDCE \dm_ctrl_reg[hart_resume_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[hart_resume_ack]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[hart_resume_ack]__0 ));
  FDCE \dm_ctrl_reg[hart_resume_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[hart_resume_req]_i_1_n_0 ),
        .Q(\dm_ctrl_reg[hart_resume_req]_0 ));
  FDCE \dm_ctrl_reg[illegal_cmd] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[illegal_cmd]10_out ),
        .Q(\dm_ctrl_reg[illegal_cmd_n_0_] ));
  FDCE \dm_ctrl_reg[illegal_state] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_ctrl[illegal_state]4_out ),
        .Q(\dm_ctrl_reg[illegal_state_n_0_] ));
  FDCE \dm_ctrl_reg[ldsw_progbuf][10] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [10]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [10]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][11] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [11]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [11]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][13] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [13]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [13]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][1] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(1'b1),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [1]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][20] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [20]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [20]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][21] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [21]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [21]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][22] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [22]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [22]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][23] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [23]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [23]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][24] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [24]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [24]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][31] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [31]),
        .Q(\dm_ctrl_reg[ldsw_progbuf][31]_1 ));
  FDCE \dm_ctrl_reg[ldsw_progbuf][4] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [4]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [4]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][5] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [5]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [5]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][7] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [7]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [7]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][8] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [8]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [8]));
  FDCE \dm_ctrl_reg[ldsw_progbuf][9] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[ldsw_progbuf]__0 [9]),
        .Q(\dm_ctrl_reg[ldsw_progbuf] [9]));
  FDCE \dm_ctrl_reg[pbuf_en] 
       (.C(clk),
        .CE(\dm_ctrl[ldsw_progbuf][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\dm_ctrl[pbuf_en] ),
        .Q(\dm_ctrl_reg[pbuf_en]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \dm_reg[command][31]_i_2 
       (.I0(\dm_reg_reg[rd_acc_err]_0 [0]),
        .I1(\dm_reg_reg[rd_acc_err]_0 [1]),
        .I2(\dm_ctrl_reg[state] [1]),
        .I3(\dm_ctrl_reg[state] [2]),
        .I4(\dm_ctrl_reg[state] [0]),
        .O(\dmi_ctrl_reg[op][0] ));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \dm_reg[rd_acc_err]_i_1 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\dm_ctrl_reg[state] [2]),
        .I2(\dm_ctrl_reg[state] [1]),
        .I3(\dm_reg_reg[rd_acc_err]_0 [0]),
        .I4(\dm_reg_reg[rd_acc_err]_0 [1]),
        .I5(\dm_reg[rd_acc_err]0__1 ),
        .O(\dm_reg[rd_acc_err] ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \dm_reg[wr_acc_err]_i_2 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\dm_ctrl_reg[state] [2]),
        .I2(\dm_ctrl_reg[state] [1]),
        .O(\dm_ctrl[busy]__1 ));
  FDCE \dm_reg_reg[abstractauto_autoexecdata] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[abstractauto_autoexecdata]_0 ),
        .Q(\dm_reg_reg[abstractauto_autoexecdata]__0 ));
  FDCE \dm_reg_reg[abstractauto_autoexecprogbuf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 ),
        .Q(\dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 ));
  FDCE \dm_reg_reg[abstractauto_autoexecprogbuf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 ),
        .Q(p_0_in22_in));
  FDCE \dm_reg_reg[autoexec_rd] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[autoexec_rd] ),
        .Q(\dm_reg_reg[autoexec_rd]__0 ));
  FDCE \dm_reg_reg[autoexec_wr] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[autoexec_wr] ),
        .Q(\dm_reg_reg[autoexec_wr]__0 ));
  FDCE \dm_reg_reg[clr_acc_err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[clr_acc_err]11_out ),
        .Q(\dm_reg_reg[clr_acc_err_n_0_] ));
  FDCE \dm_reg_reg[command][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [0]),
        .Q(\dm_reg_reg[command_n_0_][0] ));
  FDCE \dm_reg_reg[command][10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [10]),
        .Q(\dm_reg_reg[command_n_0_][10] ));
  FDCE \dm_reg_reg[command][11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [11]),
        .Q(\dm_reg_reg[command_n_0_][11] ));
  FDCE \dm_reg_reg[command][12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [12]),
        .Q(\dm_reg_reg[command_n_0_][12] ));
  FDCE \dm_reg_reg[command][13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [13]),
        .Q(\dm_reg_reg[command_n_0_][13] ));
  FDCE \dm_reg_reg[command][14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [14]),
        .Q(\dm_reg_reg[command_n_0_][14] ));
  FDCE \dm_reg_reg[command][15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [15]),
        .Q(\dm_reg_reg[command_n_0_][15] ));
  FDCE \dm_reg_reg[command][16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [16]),
        .Q(\dm_reg_reg[command_n_0_][16] ));
  FDCE \dm_reg_reg[command][17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [17]),
        .Q(\dm_reg_reg[command_n_0_][17] ));
  FDCE \dm_reg_reg[command][18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [18]),
        .Q(\dm_reg_reg[command_n_0_][18] ));
  FDCE \dm_reg_reg[command][19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [19]),
        .Q(\dm_reg_reg[command_n_0_][19] ));
  FDCE \dm_reg_reg[command][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [1]),
        .Q(\dm_reg_reg[command_n_0_][1] ));
  FDCE \dm_reg_reg[command][20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [20]),
        .Q(\dm_reg_reg[command_n_0_][20] ));
  FDCE \dm_reg_reg[command][21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [21]),
        .Q(\dm_reg_reg[command_n_0_][21] ));
  FDCE \dm_reg_reg[command][22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [22]),
        .Q(\dm_reg_reg[command_n_0_][22] ));
  FDCE \dm_reg_reg[command][23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [23]),
        .Q(p_4_in));
  FDCE \dm_reg_reg[command][24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [24]),
        .Q(\dm_reg_reg[command_n_0_][24] ));
  FDCE \dm_reg_reg[command][25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [25]),
        .Q(\dm_reg_reg[command_n_0_][25] ));
  FDCE \dm_reg_reg[command][26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [26]),
        .Q(\dm_reg_reg[command_n_0_][26] ));
  FDCE \dm_reg_reg[command][27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [27]),
        .Q(\dm_reg_reg[command_n_0_][27] ));
  FDCE \dm_reg_reg[command][28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [28]),
        .Q(\dm_reg_reg[command_n_0_][28] ));
  FDCE \dm_reg_reg[command][29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [29]),
        .Q(\dm_reg_reg[command_n_0_][29] ));
  FDCE \dm_reg_reg[command][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [2]),
        .Q(\dm_reg_reg[command_n_0_][2] ));
  FDCE \dm_reg_reg[command][30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [30]),
        .Q(\dm_reg_reg[command_n_0_][30] ));
  FDCE \dm_reg_reg[command][31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [31]),
        .Q(\dm_reg_reg[command_n_0_][31] ));
  FDCE \dm_reg_reg[command][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [3]),
        .Q(\dm_reg_reg[command_n_0_][3] ));
  FDCE \dm_reg_reg[command][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [4]),
        .Q(\dm_reg_reg[command_n_0_][4] ));
  FDCE \dm_reg_reg[command][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [5]),
        .Q(\dm_reg_reg[command_n_0_][5] ));
  FDCE \dm_reg_reg[command][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [6]),
        .Q(\dm_reg_reg[command_n_0_][6] ));
  FDCE \dm_reg_reg[command][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [7]),
        .Q(\dm_reg_reg[command_n_0_][7] ));
  FDCE \dm_reg_reg[command][8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [8]),
        .Q(\dm_reg_reg[command_n_0_][8] ));
  FDCE \dm_reg_reg[command][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [9]),
        .Q(\dm_reg_reg[command_n_0_][9] ));
  FDCE \dm_reg_reg[dmcontrol_dmactive] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[dmcontrol_dmactive]_0 ),
        .Q(p_3_in[0]));
  FDCE \dm_reg_reg[dmcontrol_ndmreset] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[dmcontrol_ndmreset]_0 ),
        .Q(p_3_in[1]));
  FDCE \dm_reg_reg[halt_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[halt_req]_0 ),
        .Q(\dm_reg_reg[halt_req]__0 ));
  FDPE \dm_reg_reg[progbuf][0][0] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [0]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][0]_1 [0]));
  FDCE \dm_reg_reg[progbuf][0][10] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [10]),
        .Q(\dm_reg_reg[progbuf][0]_1 [10]));
  FDCE \dm_reg_reg[progbuf][0][11] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [11]),
        .Q(\dm_reg_reg[progbuf][0]_1 [11]));
  FDCE \dm_reg_reg[progbuf][0][12] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [12]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [1]));
  FDCE \dm_reg_reg[progbuf][0][13] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [13]),
        .Q(\dm_reg_reg[progbuf][0]_1 [13]));
  FDCE \dm_reg_reg[progbuf][0][14] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [14]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [2]));
  FDCE \dm_reg_reg[progbuf][0][15] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [15]),
        .Q(\dm_reg_reg[progbuf][0]_1 [15]));
  FDCE \dm_reg_reg[progbuf][0][16] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [16]),
        .Q(\dm_reg_reg[progbuf][0]_1 [16]));
  FDCE \dm_reg_reg[progbuf][0][17] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [17]),
        .Q(\dm_reg_reg[progbuf][0]_1 [17]));
  FDCE \dm_reg_reg[progbuf][0][18] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [18]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [3]));
  FDCE \dm_reg_reg[progbuf][0][19] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [19]),
        .Q(\dm_reg_reg[progbuf][0]_1 [19]));
  FDPE \dm_reg_reg[progbuf][0][1] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [1]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][0]_1 [1]));
  FDCE \dm_reg_reg[progbuf][0][20] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [20]),
        .Q(\dm_reg_reg[progbuf][0]_1 [20]));
  FDCE \dm_reg_reg[progbuf][0][21] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [21]),
        .Q(\dm_reg_reg[progbuf][0]_1 [21]));
  FDCE \dm_reg_reg[progbuf][0][22] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [22]),
        .Q(\dm_reg_reg[progbuf][0]_1 [22]));
  FDCE \dm_reg_reg[progbuf][0][23] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [23]),
        .Q(\dm_reg_reg[progbuf][0]_1 [23]));
  FDCE \dm_reg_reg[progbuf][0][24] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [24]),
        .Q(\dm_reg_reg[progbuf][0]_1 [24]));
  FDCE \dm_reg_reg[progbuf][0][25] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [25]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [4]));
  FDCE \dm_reg_reg[progbuf][0][26] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [26]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [5]));
  FDCE \dm_reg_reg[progbuf][0][27] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [27]),
        .Q(\dm_reg_reg[progbuf][0]_1 [27]));
  FDCE \dm_reg_reg[progbuf][0][28] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [28]),
        .Q(\dm_reg_reg[progbuf][0]_1 [28]));
  FDCE \dm_reg_reg[progbuf][0][29] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [29]),
        .Q(\dm_reg_reg[progbuf][0]_1 [29]));
  FDCE \dm_reg_reg[progbuf][0][2] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [2]),
        .Q(\dm_reg_reg[progbuf][0]_1 [2]));
  FDCE \dm_reg_reg[progbuf][0][30] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [30]),
        .Q(\dm_reg_reg[progbuf][0]_1 [30]));
  FDCE \dm_reg_reg[progbuf][0][31] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [31]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [6]));
  FDCE \dm_reg_reg[progbuf][0][3] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [3]),
        .Q(\dm_reg_reg[progbuf][0][31]_0 [0]));
  FDPE \dm_reg_reg[progbuf][0][4] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [4]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][0]_1 [4]));
  FDCE \dm_reg_reg[progbuf][0][5] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [5]),
        .Q(\dm_reg_reg[progbuf][0]_1 [5]));
  FDCE \dm_reg_reg[progbuf][0][6] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [6]),
        .Q(\dm_reg_reg[progbuf][0]_1 [6]));
  FDCE \dm_reg_reg[progbuf][0][7] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [7]),
        .Q(\dm_reg_reg[progbuf][0]_1 [7]));
  FDCE \dm_reg_reg[progbuf][0][8] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [8]),
        .Q(\dm_reg_reg[progbuf][0]_1 [8]));
  FDCE \dm_reg_reg[progbuf][0][9] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][0][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [9]),
        .Q(\dm_reg_reg[progbuf][0]_1 [9]));
  FDPE \dm_reg_reg[progbuf][1][0] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [0]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][1]_0 [0]));
  FDCE \dm_reg_reg[progbuf][1][10] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [10]),
        .Q(\dm_reg_reg[progbuf][1]_0 [10]));
  FDCE \dm_reg_reg[progbuf][1][11] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [11]),
        .Q(\dm_reg_reg[progbuf][1]_0 [11]));
  FDCE \dm_reg_reg[progbuf][1][12] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [12]),
        .Q(\dm_reg_reg[progbuf][1][31]_0 [1]));
  FDCE \dm_reg_reg[progbuf][1][13] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [13]),
        .Q(\dm_reg_reg[progbuf][1]_0 [13]));
  FDCE \dm_reg_reg[progbuf][1][14] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [14]),
        .Q(\dm_reg_reg[progbuf][1][31]_0 [2]));
  FDCE \dm_reg_reg[progbuf][1][15] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [15]),
        .Q(\dm_reg_reg[progbuf][1]_0 [15]));
  FDCE \dm_reg_reg[progbuf][1][16] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [16]),
        .Q(\dm_reg_reg[progbuf][1]_0 [16]));
  FDCE \dm_reg_reg[progbuf][1][17] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [17]),
        .Q(\dm_reg_reg[progbuf][1]_0 [17]));
  FDCE \dm_reg_reg[progbuf][1][18] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [18]),
        .Q(\dm_reg_reg[progbuf][1][31]_0 [3]));
  FDCE \dm_reg_reg[progbuf][1][19] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [19]),
        .Q(\dm_reg_reg[progbuf][1]_0 [19]));
  FDPE \dm_reg_reg[progbuf][1][1] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [1]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][1]_0 [1]));
  FDCE \dm_reg_reg[progbuf][1][20] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [20]),
        .Q(\dm_reg_reg[progbuf][1]_0 [20]));
  FDCE \dm_reg_reg[progbuf][1][21] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [21]),
        .Q(\dm_reg_reg[progbuf][1]_0 [21]));
  FDCE \dm_reg_reg[progbuf][1][22] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [22]),
        .Q(\dm_reg_reg[progbuf][1]_0 [22]));
  FDCE \dm_reg_reg[progbuf][1][23] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [23]),
        .Q(\dm_reg_reg[progbuf][1]_0 [23]));
  FDCE \dm_reg_reg[progbuf][1][24] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [24]),
        .Q(\dm_reg_reg[progbuf][1]_0 [24]));
  FDCE \dm_reg_reg[progbuf][1][25] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [25]),
        .Q(\dm_reg_reg[progbuf][1]_0 [25]));
  FDCE \dm_reg_reg[progbuf][1][26] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [26]),
        .Q(\dm_reg_reg[progbuf][1][31]_0 [4]));
  FDCE \dm_reg_reg[progbuf][1][27] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [27]),
        .Q(\dm_reg_reg[progbuf][1]_0 [27]));
  FDCE \dm_reg_reg[progbuf][1][28] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [28]),
        .Q(\dm_reg_reg[progbuf][1]_0 [28]));
  FDCE \dm_reg_reg[progbuf][1][29] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [29]),
        .Q(\dm_reg_reg[progbuf][1]_0 [29]));
  FDCE \dm_reg_reg[progbuf][1][2] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [2]),
        .Q(\dm_reg_reg[progbuf][1]_0 [2]));
  FDCE \dm_reg_reg[progbuf][1][30] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [30]),
        .Q(\dm_reg_reg[progbuf][1]_0 [30]));
  FDCE \dm_reg_reg[progbuf][1][31] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [31]),
        .Q(\dm_reg_reg[progbuf][1][31]_0 [5]));
  FDCE \dm_reg_reg[progbuf][1][3] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [3]),
        .Q(\dm_reg_reg[progbuf][1][31]_0 [0]));
  FDPE \dm_reg_reg[progbuf][1][4] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .D(\dm_reg_reg[command][31]_0 [4]),
        .PRE(rstn_ext),
        .Q(\dm_reg_reg[progbuf][1]_0 [4]));
  FDCE \dm_reg_reg[progbuf][1][5] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [5]),
        .Q(\dm_reg_reg[progbuf][1]_0 [5]));
  FDCE \dm_reg_reg[progbuf][1][6] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [6]),
        .Q(\dm_reg_reg[progbuf][1]_0 [6]));
  FDCE \dm_reg_reg[progbuf][1][7] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [7]),
        .Q(\dm_reg_reg[progbuf][1]_0 [7]));
  FDCE \dm_reg_reg[progbuf][1][8] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [8]),
        .Q(\dm_reg_reg[progbuf][1]_0 [8]));
  FDCE \dm_reg_reg[progbuf][1][9] 
       (.C(clk),
        .CE(\dm_reg_reg[progbuf][1][31]_1 ),
        .CLR(rstn_ext),
        .D(\dm_reg_reg[command][31]_0 [9]),
        .Q(\dm_reg_reg[progbuf][1]_0 [9]));
  FDCE \dm_reg_reg[rd_acc_err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[rd_acc_err] ),
        .Q(\dm_reg_reg[rd_acc_err]__0 ));
  FDCE \dm_reg_reg[reset_ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[reset_ack]2_out ),
        .Q(\dm_reg_reg[reset_ack_n_0_] ));
  FDCE \dm_reg_reg[resume_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[resume_req]3_out ),
        .Q(\dm_reg_reg[resume_req]__0 ));
  FDCE \dm_reg_reg[wr_acc_err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dm_reg[wr_acc_err] ),
        .Q(\dm_reg_reg[wr_acc_err]__0 ));
  LUT6 #(
    .INIT(64'hFE00FF0000FF0000)) 
    \dmi_rsp_o[data][12]_i_3 
       (.I0(\dm_ctrl_reg[state] [0]),
        .I1(\dm_ctrl_reg[state] [2]),
        .I2(\dm_ctrl_reg[state] [1]),
        .I3(\dmi_rsp_o_reg[data][13]_1 [2]),
        .I4(\dmi_rsp_o_reg[data][13]_1 [1]),
        .I5(\dmi_rsp_o_reg[data][13]_1 [0]),
        .O(\FSM_sequential_dm_ctrl_reg[state][0]_0 ));
  LUT4 #(
    .INIT(16'h88C0)) 
    \dmi_rsp_o[data][13]_i_1 
       (.I0(p_3_in[1]),
        .I1(\dmi_rsp_o_reg[data][13]_0 ),
        .I2(Q[13]),
        .I3(\dmi_rsp_o_reg[data][13]_1 [2]),
        .O(\dmi_rsp_o[data][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h88C0)) 
    \dmi_rsp_o[data][18]_i_1 
       (.I0(\dm_ctrl_reg[hart_reset]__0 ),
        .I1(\dmi_rsp_o_reg[data][13]_0 ),
        .I2(Q[18]),
        .I3(\dmi_rsp_o_reg[data][13]_1 [2]),
        .O(\dmi_rsp_o[data][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h88C0)) 
    \dmi_rsp_o[data][19]_i_1 
       (.I0(\dm_ctrl_reg[hart_reset]__0 ),
        .I1(\dmi_rsp_o_reg[data][13]_0 ),
        .I2(Q[19]),
        .I3(\dmi_rsp_o_reg[data][13]_1 [2]),
        .O(\dmi_rsp_o[data][19]_i_1_n_0 ));
  FDCE \dmi_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[ack]0 ),
        .Q(\dmi_rsp[ack] ));
  FDCE \dmi_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [0]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [0]));
  FDCE \dmi_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [10]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [10]));
  FDCE \dmi_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [11]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [11]));
  FDCE \dmi_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [12]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [12]));
  FDCE \dmi_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][13]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [13]));
  FDCE \dmi_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [13]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [14]));
  FDCE \dmi_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [14]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [15]));
  FDCE \dmi_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [15]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [16]));
  FDCE \dmi_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [16]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [17]));
  FDCE \dmi_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][18]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [18]));
  FDCE \dmi_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o[data][19]_i_1_n_0 ),
        .Q(\dmi_rsp_o_reg[data][31]_0 [19]));
  FDCE \dmi_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [1]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [1]));
  FDCE \dmi_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [17]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [20]));
  FDCE \dmi_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [18]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [21]));
  FDCE \dmi_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [19]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [22]));
  FDCE \dmi_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [20]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [23]));
  FDCE \dmi_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [21]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [24]));
  FDCE \dmi_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [22]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [25]));
  FDCE \dmi_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [23]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [26]));
  FDCE \dmi_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [24]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [27]));
  FDCE \dmi_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [25]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [28]));
  FDCE \dmi_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [26]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [29]));
  FDCE \dmi_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [2]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [2]));
  FDCE \dmi_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [27]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [30]));
  FDCE \dmi_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [28]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [31]));
  FDCE \dmi_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [3]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [3]));
  FDCE \dmi_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [4]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [4]));
  FDCE \dmi_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [5]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [5]));
  FDCE \dmi_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [6]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [6]));
  FDCE \dmi_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [7]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [7]));
  FDCE \dmi_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [8]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [8]));
  FDCE \dmi_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_rsp_o_reg[data][31]_1 [9]),
        .Q(\dmi_rsp_o_reg[data][31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \generators.rstn_sys_sreg[0]_i_1 
       (.I0(p_3_in[1]),
        .I1(p_3_in[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \generators.rstn_sys_sreg[1]_i_1 
       (.I0(p_3_in[0]),
        .I1(p_3_in[1]),
        .I2(\generators.rstn_sys_sreg_reg[3] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \generators.rstn_sys_sreg[2]_i_1 
       (.I0(p_3_in[0]),
        .I1(p_3_in[1]),
        .I2(\generators.rstn_sys_sreg_reg[3] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \generators.rstn_sys_sreg[3]_i_1 
       (.I0(p_3_in[0]),
        .I1(p_3_in[1]),
        .I2(\generators.rstn_sys_sreg_reg[3] [2]),
        .O(D[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_debug_dtm
   (jtag_tdo_o,
    \dmi_ctrl_reg[wdata][0]_0 ,
    Q,
    \dmi_ctrl_reg[wdata][31]_0 ,
    \dmi_ctrl_reg[wdata][1]_0 ,
    \dmi_ctrl_reg[wdata][0]_1 ,
    \dmi_ctrl_reg[wdata][17]_0 ,
    \dmi_ctrl_reg[wdata][16]_0 ,
    \dmi_ctrl_reg[addr][4]_0 ,
    \dci_reg[data_reg][31] ,
    \dmi_ctrl_reg[addr][1]_0 ,
    dmi_wren__1,
    \dmi_ctrl_reg[addr][2]_0 ,
    \dm_reg[wr_acc_err] ,
    \dmi_ctrl_reg[op][1]_0 ,
    \dmi_ctrl_reg[op][1]_1 ,
    \dm_reg[clr_acc_err]11_out ,
    \dm_reg[autoexec_wr] ,
    \dmi_ctrl_reg[addr][0]_0 ,
    \dmi_ctrl_reg[wdata][31]_1 ,
    E,
    \dmi_ctrl_reg[addr][2]_1 ,
    \dm_reg[reset_ack]2_out ,
    \dm_reg[resume_req]3_out ,
    \dm_reg[rd_acc_err]0__1 ,
    \dm_reg[autoexec_rd] ,
    \dmi_ctrl_reg[addr][0]_1 ,
    \dmi_rsp_o_reg[ack]0 ,
    clk,
    rstn_ext,
    \dmi_rsp[ack] ,
    \dm_reg_reg[abstractauto_autoexecdata]__0 ,
    \dm_reg_reg[halt_req]__0 ,
    p_3_in,
    p_0_in22_in,
    \dm_reg_reg[abstractauto_autoexecprogbuf][0] ,
    \dmi_rsp_o_reg[data][31] ,
    \dmi_rsp_o_reg[data][10] ,
    \dmi_rsp_o_reg[data][0] ,
    \dmi_rsp_o_reg[data][12] ,
    \dm_ctrl_reg[hart_resume_ack]__0 ,
    \dm_reg_reg[progbuf][0][31] ,
    \dm_ctrl[busy]__1 ,
    \dm_reg_reg[command][31] ,
    \dci[data_we] ,
    \dci_reg[data_reg][31]_0 ,
    jtag_tck_i,
    jtag_tdi_i,
    D,
    jtag_trst_i,
    jtag_tms_i);
  output jtag_tdo_o;
  output \dmi_ctrl_reg[wdata][0]_0 ;
  output [31:0]Q;
  output \dmi_ctrl_reg[wdata][31]_0 ;
  output \dmi_ctrl_reg[wdata][1]_0 ;
  output \dmi_ctrl_reg[wdata][0]_1 ;
  output \dmi_ctrl_reg[wdata][17]_0 ;
  output \dmi_ctrl_reg[wdata][16]_0 ;
  output [2:0]\dmi_ctrl_reg[addr][4]_0 ;
  output [28:0]\dci_reg[data_reg][31] ;
  output \dmi_ctrl_reg[addr][1]_0 ;
  output dmi_wren__1;
  output [0:0]\dmi_ctrl_reg[addr][2]_0 ;
  output \dm_reg[wr_acc_err] ;
  output \dmi_ctrl_reg[op][1]_0 ;
  output [1:0]\dmi_ctrl_reg[op][1]_1 ;
  output \dm_reg[clr_acc_err]11_out ;
  output \dm_reg[autoexec_wr] ;
  output [0:0]\dmi_ctrl_reg[addr][0]_0 ;
  output [31:0]\dmi_ctrl_reg[wdata][31]_1 ;
  output [0:0]E;
  output \dmi_ctrl_reg[addr][2]_1 ;
  output \dm_reg[reset_ack]2_out ;
  output \dm_reg[resume_req]3_out ;
  output \dm_reg[rd_acc_err]0__1 ;
  output \dm_reg[autoexec_rd] ;
  output \dmi_ctrl_reg[addr][0]_1 ;
  output \dmi_rsp_o_reg[ack]0 ;
  input clk;
  input rstn_ext;
  input \dmi_rsp[ack] ;
  input \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  input \dm_reg_reg[halt_req]__0 ;
  input [1:0]p_3_in;
  input p_0_in22_in;
  input \dm_reg_reg[abstractauto_autoexecprogbuf][0] ;
  input [28:0]\dmi_rsp_o_reg[data][31] ;
  input [2:0]\dmi_rsp_o_reg[data][10] ;
  input \dmi_rsp_o_reg[data][0] ;
  input \dmi_rsp_o_reg[data][12] ;
  input \dm_ctrl_reg[hart_resume_ack]__0 ;
  input \dm_reg_reg[progbuf][0][31] ;
  input \dm_ctrl[busy]__1 ;
  input \dm_reg_reg[command][31] ;
  input \dci[data_we] ;
  input [31:0]\dci_reg[data_reg][31]_0 ;
  input jtag_tck_i;
  input jtag_tdi_i;
  input [31:0]D;
  input jtag_trst_i;
  input jtag_tms_i;

  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_sequential_tap_ctrl_state[0]_i_1_n_0 ;
  wire \FSM_sequential_tap_ctrl_state[1]_i_1_n_0 ;
  wire \FSM_sequential_tap_ctrl_state[2]_i_1_n_0 ;
  wire \FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ;
  wire \FSM_sequential_tap_ctrl_state[3]_i_2_n_0 ;
  wire [31:0]Q;
  wire clk;
  wire \dci[data_we] ;
  wire [28:0]\dci_reg[data_reg][31] ;
  wire [31:0]\dci_reg[data_reg][31]_0 ;
  wire \dm_ctrl[busy]__1 ;
  wire \dm_ctrl_reg[hart_resume_ack]__0 ;
  wire \dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ;
  wire \dm_reg[autoexec_rd] ;
  wire \dm_reg[autoexec_rd]_i_4_n_0 ;
  wire \dm_reg[autoexec_wr] ;
  wire \dm_reg[clr_acc_err]11_out ;
  wire \dm_reg[clr_acc_err]_i_2_n_0 ;
  wire \dm_reg[dmcontrol_dmactive]_i_2_n_0 ;
  wire \dm_reg[progbuf][0][31]_i_2_n_0 ;
  wire \dm_reg[progbuf][1][31]_i_2_n_0 ;
  wire \dm_reg[rd_acc_err]0__1 ;
  wire \dm_reg[reset_ack]2_out ;
  wire \dm_reg[resume_req]3_out ;
  wire \dm_reg[resume_req]_i_3_n_0 ;
  wire \dm_reg[wr_acc_err] ;
  wire \dm_reg[wr_acc_err]_i_3_n_0 ;
  wire \dm_reg[wr_acc_err]_i_4_n_0 ;
  wire \dm_reg[wr_acc_err]_i_5_n_0 ;
  wire \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  wire \dm_reg_reg[abstractauto_autoexecprogbuf][0] ;
  wire \dm_reg_reg[command][31] ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire \dm_reg_reg[progbuf][0][31] ;
  wire \dmi_ctrl[addr][6]_i_2_n_0 ;
  wire \dmi_ctrl[busy]1__3 ;
  wire \dmi_ctrl[busy]_i_1_n_0 ;
  wire \dmi_ctrl[dmihardreset]1__0 ;
  wire \dmi_ctrl[dmihardreset]_i_1_n_0 ;
  wire \dmi_ctrl[dmireset]_i_1_n_0 ;
  wire \dmi_ctrl[err]_i_1_n_0 ;
  wire \dmi_ctrl[op][0]_i_1_n_0 ;
  wire \dmi_ctrl[op][1]_i_1_n_0 ;
  wire \dmi_ctrl[wdata] ;
  wire [0:0]\dmi_ctrl_reg[addr][0]_0 ;
  wire \dmi_ctrl_reg[addr][0]_1 ;
  wire \dmi_ctrl_reg[addr][1]_0 ;
  wire [0:0]\dmi_ctrl_reg[addr][2]_0 ;
  wire \dmi_ctrl_reg[addr][2]_1 ;
  wire [2:0]\dmi_ctrl_reg[addr][4]_0 ;
  wire \dmi_ctrl_reg[busy]__0 ;
  wire \dmi_ctrl_reg[dmihardreset]__0 ;
  wire \dmi_ctrl_reg[dmireset]__0 ;
  wire \dmi_ctrl_reg[err]__0 ;
  wire \dmi_ctrl_reg[op][1]_0 ;
  wire [1:0]\dmi_ctrl_reg[op][1]_1 ;
  wire [31:0]\dmi_ctrl_reg[rdata] ;
  wire \dmi_ctrl_reg[wdata][0]_0 ;
  wire \dmi_ctrl_reg[wdata][0]_1 ;
  wire \dmi_ctrl_reg[wdata][16]_0 ;
  wire \dmi_ctrl_reg[wdata][17]_0 ;
  wire \dmi_ctrl_reg[wdata][1]_0 ;
  wire \dmi_ctrl_reg[wdata][31]_0 ;
  wire [31:0]\dmi_ctrl_reg[wdata][31]_1 ;
  wire [6:0]\dmi_req[addr] ;
  wire \dmi_rsp[ack] ;
  wire \dmi_rsp_o[data][0]_i_2_n_0 ;
  wire \dmi_rsp_o[data][0]_i_3_n_0 ;
  wire \dmi_rsp_o[data][0]_i_4_n_0 ;
  wire \dmi_rsp_o[data][10]_i_2_n_0 ;
  wire \dmi_rsp_o[data][10]_i_3_n_0 ;
  wire \dmi_rsp_o[data][10]_i_4_n_0 ;
  wire \dmi_rsp_o[data][11]_i_2_n_0 ;
  wire \dmi_rsp_o[data][12]_i_2_n_0 ;
  wire \dmi_rsp_o[data][12]_i_4_n_0 ;
  wire \dmi_rsp_o[data][16]_i_2_n_0 ;
  wire \dmi_rsp_o[data][16]_i_3_n_0 ;
  wire \dmi_rsp_o[data][17]_i_2_n_0 ;
  wire \dmi_rsp_o[data][1]_i_2_n_0 ;
  wire \dmi_rsp_o[data][22]_i_2_n_0 ;
  wire \dmi_rsp_o[data][25]_i_2_n_0 ;
  wire \dmi_rsp_o[data][25]_i_3_n_0 ;
  wire \dmi_rsp_o[data][31]_i_2_n_0 ;
  wire \dmi_rsp_o[data][7]_i_2_n_0 ;
  wire \dmi_rsp_o[data][8]_i_2_n_0 ;
  wire \dmi_rsp_o[data][9]_i_2_n_0 ;
  wire \dmi_rsp_o[data][9]_i_3_n_0 ;
  wire \dmi_rsp_o[data][9]_i_4_n_0 ;
  wire \dmi_rsp_o[data][9]_i_5_n_0 ;
  wire \dmi_rsp_o_reg[ack]0 ;
  wire \dmi_rsp_o_reg[data][0] ;
  wire [2:0]\dmi_rsp_o_reg[data][10] ;
  wire \dmi_rsp_o_reg[data][12] ;
  wire [28:0]\dmi_rsp_o_reg[data][31] ;
  wire dmi_wren__1;
  wire \dr_trigger[sreg] ;
  wire \dr_trigger_reg[sreg_n_0_][0] ;
  wire \dr_trigger_reg[sreg_n_0_][1] ;
  wire jtag_tck_i;
  wire jtag_tdi_i;
  wire jtag_tdo_o;
  wire jtag_tdo_o_i_1_n_0;
  wire jtag_tdo_o_i_2_n_0;
  wire jtag_tdo_o_i_3_n_0;
  wire jtag_tdo_o_i_4_n_0;
  wire jtag_tms_i;
  wire jtag_trst_i;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst/dm_reg[autoexec_wr]0__4 ;
  wire [1:0]p_0_in;
  wire p_0_in22_in;
  wire [6:0]p_0_in__0;
  wire p_1_in;
  wire [1:0]p_3_in;
  wire rstn_ext;
  wire [3:0]tap_ctrl_state;
  wire \tap_reg[bypass] ;
  wire \tap_reg[bypass]_i_1_n_0 ;
  wire \tap_reg[bypass]_i_3_n_0 ;
  wire [40:0]\tap_reg[dmi] ;
  wire \tap_reg[dmi][40]_i_1_n_0 ;
  wire [31:0]\tap_reg[dtmcs] ;
  wire \tap_reg[dtmcs][31]_i_1_n_0 ;
  wire \tap_reg[dtmcs][31]_i_3_n_0 ;
  wire [30:0]\tap_reg[idcode] ;
  wire \tap_reg[idcode][31]_i_1_n_0 ;
  wire \tap_reg[ireg][0]_i_1_n_0 ;
  wire \tap_reg[ireg][1]_i_1_n_0 ;
  wire \tap_reg[ireg][2]_i_1_n_0 ;
  wire \tap_reg[ireg][3]_i_1_n_0 ;
  wire \tap_reg[ireg][4]_i_1_n_0 ;
  wire \tap_reg[ireg][4]_i_2_n_0 ;
  wire \tap_reg_reg[bypass]__0 ;
  wire \tap_reg_reg[dmi_n_0_][0] ;
  wire \tap_reg_reg[dmi_n_0_][10] ;
  wire \tap_reg_reg[dmi_n_0_][11] ;
  wire \tap_reg_reg[dmi_n_0_][12] ;
  wire \tap_reg_reg[dmi_n_0_][13] ;
  wire \tap_reg_reg[dmi_n_0_][14] ;
  wire \tap_reg_reg[dmi_n_0_][15] ;
  wire \tap_reg_reg[dmi_n_0_][16] ;
  wire \tap_reg_reg[dmi_n_0_][17] ;
  wire \tap_reg_reg[dmi_n_0_][18] ;
  wire \tap_reg_reg[dmi_n_0_][19] ;
  wire \tap_reg_reg[dmi_n_0_][1] ;
  wire \tap_reg_reg[dmi_n_0_][20] ;
  wire \tap_reg_reg[dmi_n_0_][21] ;
  wire \tap_reg_reg[dmi_n_0_][22] ;
  wire \tap_reg_reg[dmi_n_0_][23] ;
  wire \tap_reg_reg[dmi_n_0_][24] ;
  wire \tap_reg_reg[dmi_n_0_][25] ;
  wire \tap_reg_reg[dmi_n_0_][26] ;
  wire \tap_reg_reg[dmi_n_0_][27] ;
  wire \tap_reg_reg[dmi_n_0_][28] ;
  wire \tap_reg_reg[dmi_n_0_][29] ;
  wire \tap_reg_reg[dmi_n_0_][2] ;
  wire \tap_reg_reg[dmi_n_0_][30] ;
  wire \tap_reg_reg[dmi_n_0_][31] ;
  wire \tap_reg_reg[dmi_n_0_][32] ;
  wire \tap_reg_reg[dmi_n_0_][33] ;
  wire \tap_reg_reg[dmi_n_0_][3] ;
  wire \tap_reg_reg[dmi_n_0_][4] ;
  wire \tap_reg_reg[dmi_n_0_][5] ;
  wire \tap_reg_reg[dmi_n_0_][6] ;
  wire \tap_reg_reg[dmi_n_0_][7] ;
  wire \tap_reg_reg[dmi_n_0_][8] ;
  wire \tap_reg_reg[dmi_n_0_][9] ;
  wire [31:0]\tap_reg_reg[dtmcs] ;
  wire \tap_reg_reg[dtmcs_n_0_][17] ;
  wire [31:0]\tap_reg_reg[idcode] ;
  wire \tap_reg_reg[ireg_n_0_][0] ;
  wire \tap_reg_reg[ireg_n_0_][1] ;
  wire \tap_reg_reg[ireg_n_0_][2] ;
  wire \tap_reg_reg[ireg_n_0_][3] ;
  wire \tap_reg_reg[ireg_n_0_][4] ;
  wire \tap_sync[tdi] ;
  wire \tap_sync[tms] ;
  wire \tap_sync[trst]__0 ;
  wire \tap_sync_reg[tck_ff_n_0_][0] ;
  wire [1:0]\tap_sync_reg[tdi_ff] ;
  wire \tap_sync_reg[tms_ff_n_0_][0] ;
  wire \tap_sync_reg[tms_ff_n_0_][1] ;
  wire \tap_sync_reg[trst_ff_n_0_][0] ;
  wire \tap_sync_reg[trst_ff_n_0_][1] ;
  wire \tap_sync_reg[trst_ff_n_0_][2] ;

  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \FSM_sequential_dm_ctrl[state][2]_i_6 
       (.I0(\dmi_ctrl_reg[op][1]_1 [1]),
        .I1(\dmi_ctrl_reg[op][1]_1 [0]),
        .I2(\dm_reg_reg[command][31] ),
        .I3(\dmi_req[addr] [5]),
        .I4(\dmi_req[addr] [6]),
        .I5(\dmi_req[addr] [3]),
        .O(\dmi_ctrl_reg[op][1]_0 ));
  LUT6 #(
    .INIT(64'h28A080820A0A0A8A)) 
    \FSM_sequential_tap_ctrl_state[0]_i_1 
       (.I0(\tap_sync[trst]__0 ),
        .I1(tap_ctrl_state[1]),
        .I2(\tap_sync[tms] ),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[2]),
        .I5(tap_ctrl_state[3]),
        .O(\FSM_sequential_tap_ctrl_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCB400003FC00000)) 
    \FSM_sequential_tap_ctrl_state[1]_i_1 
       (.I0(tap_ctrl_state[2]),
        .I1(tap_ctrl_state[3]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[1]),
        .I4(\tap_sync[trst]__0 ),
        .I5(\tap_sync[tms] ),
        .O(\FSM_sequential_tap_ctrl_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AA008002AA0AA80)) 
    \FSM_sequential_tap_ctrl_state[2]_i_1 
       (.I0(\tap_sync[trst]__0 ),
        .I1(tap_ctrl_state[3]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[2]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_sync[tms] ),
        .O(\FSM_sequential_tap_ctrl_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \FSM_sequential_tap_ctrl_state[3]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(\tap_sync_reg[trst_ff_n_0_][2] ),
        .I3(\tap_sync_reg[trst_ff_n_0_][1] ),
        .O(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A8A0A8A0A82000)) 
    \FSM_sequential_tap_ctrl_state[3]_i_2 
       (.I0(\tap_sync[trst]__0 ),
        .I1(\tap_sync[tms] ),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[1]),
        .I5(tap_ctrl_state[2]),
        .O(\FSM_sequential_tap_ctrl_state[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_tap_ctrl_state[3]_i_3 
       (.I0(\tap_sync_reg[trst_ff_n_0_][1] ),
        .I1(\tap_sync_reg[trst_ff_n_0_][2] ),
        .O(\tap_sync[trst]__0 ));
  (* FSM_ENCODED_STATES = "dr_exit1:0100,dr_shift:0111,ir_pause:1100,dr_capture:0011,ir_shift:1110,ir_exit1:1011,ir_capture:1010,dr_scan:0010,logic_reset:0000,dr_update:1000,ir_scan:1001,dr_exit2:0110,run_idle:0001,ir_update:1111,ir_exit2:1101,dr_pause:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_tap_ctrl_state_reg[0] 
       (.C(clk),
        .CE(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\FSM_sequential_tap_ctrl_state[0]_i_1_n_0 ),
        .Q(tap_ctrl_state[0]));
  (* FSM_ENCODED_STATES = "dr_exit1:0100,dr_shift:0111,ir_pause:1100,dr_capture:0011,ir_shift:1110,ir_exit1:1011,ir_capture:1010,dr_scan:0010,logic_reset:0000,dr_update:1000,ir_scan:1001,dr_exit2:0110,run_idle:0001,ir_update:1111,ir_exit2:1101,dr_pause:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_tap_ctrl_state_reg[1] 
       (.C(clk),
        .CE(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\FSM_sequential_tap_ctrl_state[1]_i_1_n_0 ),
        .Q(tap_ctrl_state[1]));
  (* FSM_ENCODED_STATES = "dr_exit1:0100,dr_shift:0111,ir_pause:1100,dr_capture:0011,ir_shift:1110,ir_exit1:1011,ir_capture:1010,dr_scan:0010,logic_reset:0000,dr_update:1000,ir_scan:1001,dr_exit2:0110,run_idle:0001,ir_update:1111,ir_exit2:1101,dr_pause:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_tap_ctrl_state_reg[2] 
       (.C(clk),
        .CE(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\FSM_sequential_tap_ctrl_state[2]_i_1_n_0 ),
        .Q(tap_ctrl_state[2]));
  (* FSM_ENCODED_STATES = "dr_exit1:0100,dr_shift:0111,ir_pause:1100,dr_capture:0011,ir_shift:1110,ir_exit1:1011,ir_capture:1010,dr_scan:0010,logic_reset:0000,dr_update:1000,ir_scan:1001,dr_exit2:0110,run_idle:0001,ir_update:1111,ir_exit2:1101,dr_pause:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_tap_ctrl_state_reg[3] 
       (.C(clk),
        .CE(\FSM_sequential_tap_ctrl_state[3]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\FSM_sequential_tap_ctrl_state[3]_i_2_n_0 ),
        .Q(tap_ctrl_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][0]_i_1 
       (.I0(Q[0]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [0]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][10]_i_1 
       (.I0(Q[10]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [10]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][11]_i_1 
       (.I0(Q[11]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [11]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][12]_i_1 
       (.I0(Q[12]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [12]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][13]_i_1 
       (.I0(Q[13]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [13]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][14]_i_1 
       (.I0(Q[14]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [14]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][15]_i_1 
       (.I0(Q[15]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [15]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][16]_i_1 
       (.I0(Q[16]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [16]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][17]_i_1 
       (.I0(Q[17]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [17]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][18]_i_1 
       (.I0(Q[18]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [18]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][19]_i_1 
       (.I0(Q[19]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [19]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][1]_i_1 
       (.I0(Q[1]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [1]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][20]_i_1 
       (.I0(Q[20]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [20]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][21]_i_1 
       (.I0(Q[21]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [21]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][22]_i_1 
       (.I0(Q[22]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [22]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][23]_i_1 
       (.I0(Q[23]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [23]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][24]_i_1 
       (.I0(Q[24]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [24]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][25]_i_1 
       (.I0(Q[25]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [25]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][26]_i_1 
       (.I0(Q[26]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [26]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][27]_i_1 
       (.I0(Q[27]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [27]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][28]_i_1 
       (.I0(Q[28]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [28]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][29]_i_1 
       (.I0(Q[29]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [29]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][2]_i_1 
       (.I0(Q[2]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [2]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][30]_i_1 
       (.I0(Q[30]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [30]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][31]_i_2 
       (.I0(Q[31]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [31]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][3]_i_1 
       (.I0(Q[3]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [3]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][4]_i_1 
       (.I0(Q[4]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [4]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][5]_i_1 
       (.I0(Q[5]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [5]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][6]_i_1 
       (.I0(Q[6]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [6]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][7]_i_1 
       (.I0(Q[7]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [7]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][8]_i_1 
       (.I0(Q[8]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [8]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dci_reg[data][9]_i_1 
       (.I0(Q[9]),
        .I1(\dci[data_we] ),
        .I2(\dci_reg[data_reg][31]_0 [9]),
        .O(\dmi_ctrl_reg[wdata][31]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[abstractauto_autoexecdata]_i_1 
       (.I0(Q[0]),
        .I1(\dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ),
        .I2(\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .O(\dmi_ctrl_reg[wdata][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[abstractauto_autoexecprogbuf][0]_i_1 
       (.I0(Q[16]),
        .I1(\dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ),
        .I2(\dm_reg_reg[abstractauto_autoexecprogbuf][0] ),
        .O(\dmi_ctrl_reg[wdata][16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[abstractauto_autoexecprogbuf][1]_i_1 
       (.I0(Q[17]),
        .I1(\dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ),
        .I2(p_0_in22_in),
        .O(\dmi_ctrl_reg[wdata][17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \dm_reg[abstractauto_autoexecprogbuf][1]_i_2 
       (.I0(\dm_reg_reg[progbuf][0][31] ),
        .I1(\dm_reg[resume_req]_i_3_n_0 ),
        .I2(\dmi_req[addr] [3]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .O(\dm_reg[abstractauto_autoexecprogbuf][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dm_reg[autoexec_rd]_i_1 
       (.I0(\dmi_ctrl_reg[op][1]_1 [1]),
        .I1(\dmi_ctrl_reg[op][1]_1 [0]),
        .I2(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst/dm_reg[autoexec_wr]0__4 ),
        .O(\dm_reg[autoexec_rd] ));
  LUT6 #(
    .INIT(64'hFF88F8888888F888)) 
    \dm_reg[autoexec_rd]_i_2 
       (.I0(\dmi_ctrl_reg[addr][0]_1 ),
        .I1(\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .I2(\dm_reg_reg[abstractauto_autoexecprogbuf][0] ),
        .I3(\dm_reg[autoexec_rd]_i_4_n_0 ),
        .I4(\dmi_req[addr] [0]),
        .I5(p_0_in22_in),
        .O(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst/dm_reg[autoexec_wr]0__4 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \dm_reg[autoexec_rd]_i_3 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(\dm_reg[wr_acc_err]_i_5_n_0 ),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I5(\dmi_req[addr] [5]),
        .O(\dmi_ctrl_reg[addr][0]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \dm_reg[autoexec_rd]_i_4 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I5(\dmi_ctrl_reg[addr][4]_0 [0]),
        .O(\dm_reg[autoexec_rd]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dm_reg[autoexec_wr]_i_1 
       (.I0(\dmi_ctrl_reg[op][1]_1 [0]),
        .I1(\dmi_ctrl_reg[op][1]_1 [1]),
        .I2(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst/dm_reg[autoexec_wr]0__4 ),
        .O(\dm_reg[autoexec_wr] ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \dm_reg[clr_acc_err]_i_1 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I5(\dm_reg[clr_acc_err]_i_2_n_0 ),
        .O(\dm_reg[clr_acc_err]11_out ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \dm_reg[clr_acc_err]_i_2 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dmi_req[addr] [5]),
        .I2(dmi_wren__1),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(Q[10]),
        .O(\dm_reg[clr_acc_err]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \dm_reg[command][31]_i_1 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dm_reg_reg[command][31] ),
        .I4(\dm_reg_reg[progbuf][0][31] ),
        .I5(\dmi_ctrl_reg[addr][2]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dm_reg[command][31]_i_3 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(\dmi_req[addr] [0]),
        .O(\dmi_ctrl_reg[addr][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[dmcontrol_dmactive]_i_1 
       (.I0(Q[0]),
        .I1(\dm_reg[dmcontrol_dmactive]_i_2_n_0 ),
        .I2(p_3_in[0]),
        .O(\dmi_ctrl_reg[wdata][0]_1 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dm_reg[dmcontrol_dmactive]_i_2 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dmi_req[addr] [3]),
        .I2(\dm_reg[wr_acc_err]_i_3_n_0 ),
        .I3(dmi_wren__1),
        .I4(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I5(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .O(\dm_reg[dmcontrol_dmactive]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[dmcontrol_ndmreset]_i_1 
       (.I0(Q[1]),
        .I1(\dm_reg[dmcontrol_dmactive]_i_2_n_0 ),
        .I2(p_3_in[1]),
        .O(\dmi_ctrl_reg[wdata][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_reg[halt_req]_i_1 
       (.I0(Q[31]),
        .I1(\dm_reg[dmcontrol_dmactive]_i_2_n_0 ),
        .I2(\dm_reg_reg[halt_req]__0 ),
        .O(\dmi_ctrl_reg[wdata][31]_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dm_reg[progbuf][0][31]_i_1 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dm_reg[progbuf][0][31]_i_2_n_0 ),
        .I4(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .I5(\dm_reg_reg[progbuf][0][31] ),
        .O(\dmi_ctrl_reg[addr][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dm_reg[progbuf][0][31]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .O(\dm_reg[progbuf][0][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dm_reg[progbuf][1][31]_i_1 
       (.I0(\dm_reg[progbuf][1][31]_i_2_n_0 ),
        .I1(\dm_reg_reg[progbuf][0][31] ),
        .I2(\dmi_req[addr] [0]),
        .I3(\dmi_req[addr] [3]),
        .O(\dmi_ctrl_reg[addr][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \dm_reg[progbuf][1][31]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dmi_req[addr] [6]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .O(\dm_reg[progbuf][1][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000C40)) 
    \dm_reg[rd_acc_err]_i_2 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dm_reg[progbuf][0][31]_i_2_n_0 ),
        .I2(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I3(\dmi_req[addr] [5]),
        .I4(\dmi_req[addr] [6]),
        .I5(\dmi_req[addr] [3]),
        .O(\dm_reg[rd_acc_err]0__1 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \dm_reg[reset_ack]_i_1 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(Q[28]),
        .I4(dmi_wren__1),
        .I5(\dm_reg[resume_req]_i_3_n_0 ),
        .O(\dm_reg[reset_ack]2_out ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \dm_reg[resume_req]_i_1 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(Q[30]),
        .I4(dmi_wren__1),
        .I5(\dm_reg[resume_req]_i_3_n_0 ),
        .O(\dm_reg[resume_req]3_out ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dm_reg[resume_req]_i_2 
       (.I0(\dmi_ctrl_reg[op][1]_1 [1]),
        .I1(\dmi_ctrl_reg[op][1]_1 [0]),
        .O(dmi_wren__1));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dm_reg[resume_req]_i_3 
       (.I0(\dmi_req[addr] [5]),
        .I1(\dmi_req[addr] [0]),
        .I2(\dmi_req[addr] [6]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [0]),
        .O(\dm_reg[resume_req]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800008000)) 
    \dm_reg[wr_acc_err]_i_1 
       (.I0(dmi_wren__1),
        .I1(\dm_ctrl[busy]__1 ),
        .I2(\dmi_req[addr] [3]),
        .I3(\dm_reg[wr_acc_err]_i_3_n_0 ),
        .I4(\dm_reg[resume_req]_i_3_n_0 ),
        .I5(\dm_reg[wr_acc_err]_i_4_n_0 ),
        .O(\dm_reg[wr_acc_err] ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dm_reg[wr_acc_err]_i_3 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .O(\dm_reg[wr_acc_err]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1000000410000014)) 
    \dm_reg[wr_acc_err]_i_4 
       (.I0(\dm_reg[wr_acc_err]_i_5_n_0 ),
        .I1(\dmi_req[addr] [5]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I5(\dmi_req[addr] [0]),
        .O(\dm_reg[wr_acc_err]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dm_reg[wr_acc_err]_i_5 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_req[addr] [6]),
        .O(\dm_reg[wr_acc_err]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dmi_ctrl[addr][6]_i_1 
       (.I0(\dmi_ctrl[addr][6]_i_2_n_0 ),
        .I1(\dmi_ctrl_reg[busy]__0 ),
        .O(\dmi_ctrl[wdata] ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \dmi_ctrl[addr][6]_i_2 
       (.I0(\tap_reg[bypass]_i_3_n_0 ),
        .I1(\dr_trigger_reg[sreg_n_0_][1] ),
        .I2(\dr_trigger_reg[sreg_n_0_][0] ),
        .I3(\tap_reg_reg[ireg_n_0_][4] ),
        .I4(\tap_reg_reg[ireg_n_0_][0] ),
        .I5(\dmi_ctrl_reg[dmihardreset]__0 ),
        .O(\dmi_ctrl[addr][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h55550CC0)) 
    \dmi_ctrl[busy]_i_1 
       (.I0(\dmi_rsp[ack] ),
        .I1(\dmi_ctrl[addr][6]_i_2_n_0 ),
        .I2(\tap_reg_reg[dmi_n_0_][1] ),
        .I3(\tap_reg_reg[dmi_n_0_][0] ),
        .I4(\dmi_ctrl_reg[busy]__0 ),
        .O(\dmi_ctrl[busy]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \dmi_ctrl[dmihardreset]_i_1 
       (.I0(\tap_reg_reg[dtmcs_n_0_][17] ),
        .I1(\dmi_ctrl[dmihardreset]1__0 ),
        .I2(\dmi_ctrl_reg[busy]__0 ),
        .I3(\dmi_ctrl_reg[dmihardreset]__0 ),
        .O(\dmi_ctrl[dmihardreset]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \dmi_ctrl[dmireset]_i_1 
       (.I0(p_1_in),
        .I1(\dmi_ctrl[dmihardreset]1__0 ),
        .I2(\dmi_ctrl_reg[busy]__0 ),
        .I3(\dmi_ctrl_reg[dmireset]__0 ),
        .O(\dmi_ctrl[dmireset]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \dmi_ctrl[dmireset]_i_2 
       (.I0(\dr_trigger_reg[sreg_n_0_][1] ),
        .I1(\dr_trigger_reg[sreg_n_0_][0] ),
        .I2(\tap_reg[bypass]_i_3_n_0 ),
        .I3(\tap_reg_reg[ireg_n_0_][4] ),
        .I4(\tap_reg_reg[ireg_n_0_][0] ),
        .O(\dmi_ctrl[dmihardreset]1__0 ));
  LUT5 #(
    .INIT(32'h11111000)) 
    \dmi_ctrl[err]_i_1 
       (.I0(\dmi_ctrl_reg[dmihardreset]__0 ),
        .I1(\dmi_ctrl_reg[dmireset]__0 ),
        .I2(\dmi_ctrl_reg[busy]__0 ),
        .I3(\dmi_ctrl[busy]1__3 ),
        .I4(\dmi_ctrl_reg[err]__0 ),
        .O(\dmi_ctrl[err]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \dmi_ctrl[err]_i_2 
       (.I0(\tap_reg_reg[ireg_n_0_][0] ),
        .I1(\tap_reg_reg[ireg_n_0_][4] ),
        .I2(\dr_trigger_reg[sreg_n_0_][0] ),
        .I3(\dr_trigger_reg[sreg_n_0_][1] ),
        .I4(\tap_reg[bypass]_i_3_n_0 ),
        .O(\dmi_ctrl[busy]1__3 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dmi_ctrl[op][0]_i_1 
       (.I0(\tap_reg_reg[dmi_n_0_][0] ),
        .I1(\tap_reg_reg[dmi_n_0_][1] ),
        .I2(\dmi_ctrl_reg[busy]__0 ),
        .I3(\dmi_ctrl[addr][6]_i_2_n_0 ),
        .O(\dmi_ctrl[op][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \dmi_ctrl[op][1]_i_1 
       (.I0(\tap_reg_reg[dmi_n_0_][1] ),
        .I1(\tap_reg_reg[dmi_n_0_][0] ),
        .I2(\dmi_ctrl_reg[busy]__0 ),
        .I3(\dmi_ctrl[addr][6]_i_2_n_0 ),
        .O(\dmi_ctrl[op][1]_i_1_n_0 ));
  FDCE \dmi_ctrl_reg[addr][0] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[0]),
        .Q(\dmi_req[addr] [0]));
  FDCE \dmi_ctrl_reg[addr][1] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[1]),
        .Q(\dmi_ctrl_reg[addr][4]_0 [0]));
  FDCE \dmi_ctrl_reg[addr][2] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[2]),
        .Q(\dmi_ctrl_reg[addr][4]_0 [1]));
  FDCE \dmi_ctrl_reg[addr][3] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[3]),
        .Q(\dmi_req[addr] [3]));
  FDCE \dmi_ctrl_reg[addr][4] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[4]),
        .Q(\dmi_ctrl_reg[addr][4]_0 [2]));
  FDCE \dmi_ctrl_reg[addr][5] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[5]),
        .Q(\dmi_req[addr] [5]));
  FDCE \dmi_ctrl_reg[addr][6] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(p_0_in__0[6]),
        .Q(\dmi_req[addr] [6]));
  FDCE \dmi_ctrl_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[busy]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[busy]__0 ));
  FDPE \dmi_ctrl_reg[dmihardreset] 
       (.C(clk),
        .CE(1'b1),
        .D(\dmi_ctrl[dmihardreset]_i_1_n_0 ),
        .PRE(rstn_ext),
        .Q(\dmi_ctrl_reg[dmihardreset]__0 ));
  FDCE \dmi_ctrl_reg[dmireset] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[dmireset]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[dmireset]__0 ));
  FDCE \dmi_ctrl_reg[err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[err]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[err]__0 ));
  FDCE \dmi_ctrl_reg[op][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[op][0]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[op][1]_1 [0]));
  FDCE \dmi_ctrl_reg[op][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dmi_ctrl[op][1]_i_1_n_0 ),
        .Q(\dmi_ctrl_reg[op][1]_1 [1]));
  FDCE \dmi_ctrl_reg[rdata][0] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[0]),
        .Q(\dmi_ctrl_reg[rdata] [0]));
  FDCE \dmi_ctrl_reg[rdata][10] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[10]),
        .Q(\dmi_ctrl_reg[rdata] [10]));
  FDCE \dmi_ctrl_reg[rdata][11] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[11]),
        .Q(\dmi_ctrl_reg[rdata] [11]));
  FDCE \dmi_ctrl_reg[rdata][12] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[12]),
        .Q(\dmi_ctrl_reg[rdata] [12]));
  FDCE \dmi_ctrl_reg[rdata][13] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[13]),
        .Q(\dmi_ctrl_reg[rdata] [13]));
  FDCE \dmi_ctrl_reg[rdata][14] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[14]),
        .Q(\dmi_ctrl_reg[rdata] [14]));
  FDCE \dmi_ctrl_reg[rdata][15] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[15]),
        .Q(\dmi_ctrl_reg[rdata] [15]));
  FDCE \dmi_ctrl_reg[rdata][16] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[16]),
        .Q(\dmi_ctrl_reg[rdata] [16]));
  FDCE \dmi_ctrl_reg[rdata][17] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[17]),
        .Q(\dmi_ctrl_reg[rdata] [17]));
  FDCE \dmi_ctrl_reg[rdata][18] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[18]),
        .Q(\dmi_ctrl_reg[rdata] [18]));
  FDCE \dmi_ctrl_reg[rdata][19] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[19]),
        .Q(\dmi_ctrl_reg[rdata] [19]));
  FDCE \dmi_ctrl_reg[rdata][1] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[1]),
        .Q(\dmi_ctrl_reg[rdata] [1]));
  FDCE \dmi_ctrl_reg[rdata][20] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[20]),
        .Q(\dmi_ctrl_reg[rdata] [20]));
  FDCE \dmi_ctrl_reg[rdata][21] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[21]),
        .Q(\dmi_ctrl_reg[rdata] [21]));
  FDCE \dmi_ctrl_reg[rdata][22] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[22]),
        .Q(\dmi_ctrl_reg[rdata] [22]));
  FDCE \dmi_ctrl_reg[rdata][23] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[23]),
        .Q(\dmi_ctrl_reg[rdata] [23]));
  FDCE \dmi_ctrl_reg[rdata][24] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[24]),
        .Q(\dmi_ctrl_reg[rdata] [24]));
  FDCE \dmi_ctrl_reg[rdata][25] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[25]),
        .Q(\dmi_ctrl_reg[rdata] [25]));
  FDCE \dmi_ctrl_reg[rdata][26] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[26]),
        .Q(\dmi_ctrl_reg[rdata] [26]));
  FDCE \dmi_ctrl_reg[rdata][27] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[27]),
        .Q(\dmi_ctrl_reg[rdata] [27]));
  FDCE \dmi_ctrl_reg[rdata][28] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[28]),
        .Q(\dmi_ctrl_reg[rdata] [28]));
  FDCE \dmi_ctrl_reg[rdata][29] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[29]),
        .Q(\dmi_ctrl_reg[rdata] [29]));
  FDCE \dmi_ctrl_reg[rdata][2] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[2]),
        .Q(\dmi_ctrl_reg[rdata] [2]));
  FDCE \dmi_ctrl_reg[rdata][30] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[30]),
        .Q(\dmi_ctrl_reg[rdata] [30]));
  FDCE \dmi_ctrl_reg[rdata][31] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[31]),
        .Q(\dmi_ctrl_reg[rdata] [31]));
  FDCE \dmi_ctrl_reg[rdata][3] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[3]),
        .Q(\dmi_ctrl_reg[rdata] [3]));
  FDCE \dmi_ctrl_reg[rdata][4] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[4]),
        .Q(\dmi_ctrl_reg[rdata] [4]));
  FDCE \dmi_ctrl_reg[rdata][5] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[5]),
        .Q(\dmi_ctrl_reg[rdata] [5]));
  FDCE \dmi_ctrl_reg[rdata][6] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[6]),
        .Q(\dmi_ctrl_reg[rdata] [6]));
  FDCE \dmi_ctrl_reg[rdata][7] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[7]),
        .Q(\dmi_ctrl_reg[rdata] [7]));
  FDCE \dmi_ctrl_reg[rdata][8] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[8]),
        .Q(\dmi_ctrl_reg[rdata] [8]));
  FDCE \dmi_ctrl_reg[rdata][9] 
       (.C(clk),
        .CE(\dmi_ctrl_reg[busy]__0 ),
        .CLR(rstn_ext),
        .D(D[9]),
        .Q(\dmi_ctrl_reg[rdata] [9]));
  FDCE \dmi_ctrl_reg[wdata][0] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][2] ),
        .Q(Q[0]));
  FDCE \dmi_ctrl_reg[wdata][10] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][12] ),
        .Q(Q[10]));
  FDCE \dmi_ctrl_reg[wdata][11] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][13] ),
        .Q(Q[11]));
  FDCE \dmi_ctrl_reg[wdata][12] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][14] ),
        .Q(Q[12]));
  FDCE \dmi_ctrl_reg[wdata][13] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][15] ),
        .Q(Q[13]));
  FDCE \dmi_ctrl_reg[wdata][14] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][16] ),
        .Q(Q[14]));
  FDCE \dmi_ctrl_reg[wdata][15] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][17] ),
        .Q(Q[15]));
  FDCE \dmi_ctrl_reg[wdata][16] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][18] ),
        .Q(Q[16]));
  FDCE \dmi_ctrl_reg[wdata][17] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][19] ),
        .Q(Q[17]));
  FDCE \dmi_ctrl_reg[wdata][18] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][20] ),
        .Q(Q[18]));
  FDCE \dmi_ctrl_reg[wdata][19] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][21] ),
        .Q(Q[19]));
  FDCE \dmi_ctrl_reg[wdata][1] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][3] ),
        .Q(Q[1]));
  FDCE \dmi_ctrl_reg[wdata][20] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][22] ),
        .Q(Q[20]));
  FDCE \dmi_ctrl_reg[wdata][21] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][23] ),
        .Q(Q[21]));
  FDCE \dmi_ctrl_reg[wdata][22] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][24] ),
        .Q(Q[22]));
  FDCE \dmi_ctrl_reg[wdata][23] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][25] ),
        .Q(Q[23]));
  FDCE \dmi_ctrl_reg[wdata][24] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][26] ),
        .Q(Q[24]));
  FDCE \dmi_ctrl_reg[wdata][25] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][27] ),
        .Q(Q[25]));
  FDCE \dmi_ctrl_reg[wdata][26] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][28] ),
        .Q(Q[26]));
  FDCE \dmi_ctrl_reg[wdata][27] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][29] ),
        .Q(Q[27]));
  FDCE \dmi_ctrl_reg[wdata][28] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][30] ),
        .Q(Q[28]));
  FDCE \dmi_ctrl_reg[wdata][29] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][31] ),
        .Q(Q[29]));
  FDCE \dmi_ctrl_reg[wdata][2] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][4] ),
        .Q(Q[2]));
  FDCE \dmi_ctrl_reg[wdata][30] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][32] ),
        .Q(Q[30]));
  FDCE \dmi_ctrl_reg[wdata][31] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][33] ),
        .Q(Q[31]));
  FDCE \dmi_ctrl_reg[wdata][3] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][5] ),
        .Q(Q[3]));
  FDCE \dmi_ctrl_reg[wdata][4] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][6] ),
        .Q(Q[4]));
  FDCE \dmi_ctrl_reg[wdata][5] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][7] ),
        .Q(Q[5]));
  FDCE \dmi_ctrl_reg[wdata][6] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][8] ),
        .Q(Q[6]));
  FDCE \dmi_ctrl_reg[wdata][7] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][9] ),
        .Q(Q[7]));
  FDCE \dmi_ctrl_reg[wdata][8] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][10] ),
        .Q(Q[8]));
  FDCE \dmi_ctrl_reg[wdata][9] 
       (.C(clk),
        .CE(\dmi_ctrl[wdata] ),
        .CLR(rstn_ext),
        .D(\tap_reg_reg[dmi_n_0_][11] ),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dmi_rsp_o[ack]_i_1 
       (.I0(\dmi_ctrl_reg[op][1]_1 [1]),
        .I1(\dmi_ctrl_reg[op][1]_1 [0]),
        .O(\dmi_rsp_o_reg[ack]0 ));
  LUT6 #(
    .INIT(64'h0B000B0300000000)) 
    \dmi_rsp_o[data][0]_i_1 
       (.I0(\dmi_rsp_o_reg[data][0] ),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dmi_rsp_o[data][0]_i_2_n_0 ),
        .I4(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I5(\dmi_rsp_o[data][0]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [0]));
  LUT6 #(
    .INIT(64'h0000000100000080)) 
    \dmi_rsp_o[data][0]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I3(\dmi_req[addr] [3]),
        .I4(\dmi_req[addr] [0]),
        .I5(\dmi_req[addr] [6]),
        .O(\dmi_rsp_o[data][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFFEAEAAAAAAAA)) 
    \dmi_rsp_o[data][0]_i_3 
       (.I0(\dmi_rsp_o[data][0]_i_4_n_0 ),
        .I1(p_3_in[0]),
        .I2(\dmi_req[addr] [3]),
        .I3(\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .I4(\dmi_req[addr] [0]),
        .I5(\dm_reg[wr_acc_err]_i_3_n_0 ),
        .O(\dmi_rsp_o[data][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h030000000A000A0C)) 
    \dmi_rsp_o[data][0]_i_4 
       (.I0(\dmi_rsp_o_reg[data][31] [0]),
        .I1(\dmi_req[addr] [6]),
        .I2(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .I3(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I5(\dmi_ctrl_reg[addr][4]_0 [2]),
        .O(\dmi_rsp_o[data][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000AC)) 
    \dmi_rsp_o[data][10]_i_1 
       (.I0(\dmi_rsp_o[data][10]_i_2_n_0 ),
        .I1(\dmi_rsp_o[data][10]_i_3_n_0 ),
        .I2(\dmi_req[addr] [0]),
        .I3(\dmi_req[addr] [5]),
        .I4(\dmi_req[addr] [6]),
        .I5(\dmi_rsp_o[data][10]_i_4_n_0 ),
        .O(\dci_reg[data_reg][31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \dmi_rsp_o[data][10]_i_2 
       (.I0(\dmi_rsp_o_reg[data][0] ),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [1]),
        .O(\dmi_rsp_o[data][10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h8C30)) 
    \dmi_rsp_o[data][10]_i_3 
       (.I0(\dmi_rsp_o_reg[data][10] [2]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [0]),
        .O(\dmi_rsp_o[data][10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \dmi_rsp_o[data][10]_i_4 
       (.I0(\dmi_rsp_o_reg[data][31] [10]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_req[addr] [3]),
        .O(\dmi_rsp_o[data][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000E00000000)) 
    \dmi_rsp_o[data][11]_i_1 
       (.I0(\dmi_rsp_o_reg[data][31] [11]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_req[addr] [3]),
        .I3(\dmi_req[addr] [5]),
        .I4(\dmi_req[addr] [6]),
        .I5(\dmi_rsp_o[data][11]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h50055020)) 
    \dmi_rsp_o[data][11]_i_2 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dmi_rsp_o_reg[data][0] ),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .O(\dmi_rsp_o[data][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00EA00EA00EA0000)) 
    \dmi_rsp_o[data][12]_i_1 
       (.I0(\dmi_rsp_o[data][12]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][12] ),
        .I2(\dmi_rsp_o[data][12]_i_4_n_0 ),
        .I3(\dmi_req[addr] [3]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I5(\dmi_rsp_o_reg[data][31] [12]),
        .O(\dci_reg[data_reg][31] [12]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \dmi_rsp_o[data][12]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(p_3_in[1]),
        .I4(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I5(\dmi_req[addr] [0]),
        .O(\dmi_rsp_o[data][12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \dmi_rsp_o[data][12]_i_4 
       (.I0(\dmi_req[addr] [6]),
        .I1(\dmi_req[addr] [5]),
        .I2(\dmi_req[addr] [0]),
        .O(\dmi_rsp_o[data][12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][14]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [13]),
        .O(\dci_reg[data_reg][31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][15]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [14]),
        .O(\dci_reg[data_reg][31] [14]));
  LUT6 #(
    .INIT(64'h80800000FF000000)) 
    \dmi_rsp_o[data][16]_i_1 
       (.I0(\dm_reg[wr_acc_err]_i_3_n_0 ),
        .I1(\dm_ctrl_reg[hart_resume_ack]__0 ),
        .I2(\dmi_rsp_o[data][22]_i_2_n_0 ),
        .I3(\dmi_rsp_o[data][16]_i_2_n_0 ),
        .I4(\dmi_rsp_o[data][16]_i_3_n_0 ),
        .I5(\dmi_req[addr] [0]),
        .O(\dci_reg[data_reg][31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h04044202)) 
    \dmi_rsp_o[data][16]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_req[addr] [3]),
        .I3(\dm_reg_reg[abstractauto_autoexecprogbuf][0] ),
        .I4(\dmi_ctrl_reg[addr][4]_0 [0]),
        .O(\dmi_rsp_o[data][16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \dmi_rsp_o[data][16]_i_3 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I1(\dmi_rsp_o_reg[data][31] [15]),
        .I2(\dmi_req[addr] [5]),
        .I3(\dmi_req[addr] [6]),
        .O(\dmi_rsp_o[data][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000E00000000)) 
    \dmi_rsp_o[data][17]_i_1 
       (.I0(\dmi_rsp_o_reg[data][31] [16]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I3(\dmi_req[addr] [5]),
        .I4(\dmi_req[addr] [6]),
        .I5(\dmi_rsp_o[data][17]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [16]));
  LUT6 #(
    .INIT(64'h00000CA0000F0000)) 
    \dmi_rsp_o[data][17]_i_2 
       (.I0(\dm_ctrl_reg[hart_resume_ack]__0 ),
        .I1(p_0_in22_in),
        .I2(\dmi_req[addr] [0]),
        .I3(\dmi_req[addr] [3]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I5(\dmi_ctrl_reg[addr][4]_0 [2]),
        .O(\dmi_rsp_o[data][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000020000)) 
    \dmi_rsp_o[data][19]_i_2 
       (.I0(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_req[addr] [3]),
        .I3(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I5(\dmi_req[addr] [0]),
        .O(\dmi_ctrl_reg[addr][1]_0 ));
  LUT6 #(
    .INIT(64'h0A0800A00A080000)) 
    \dmi_rsp_o[data][1]_i_1 
       (.I0(\dmi_rsp_o[data][1]_i_2_n_0 ),
        .I1(p_3_in[1]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I3(\dmi_req[addr] [0]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I5(\dmi_rsp_o_reg[data][31] [1]),
        .O(\dci_reg[data_reg][31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \dmi_rsp_o[data][1]_i_2 
       (.I0(\dmi_req[addr] [3]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_req[addr] [6]),
        .I3(\dmi_req[addr] [5]),
        .O(\dmi_rsp_o[data][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000500000400000)) 
    \dmi_rsp_o[data][20]_i_1 
       (.I0(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [17]),
        .I2(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I3(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I5(\dmi_ctrl_reg[addr][4]_0 [0]),
        .O(\dci_reg[data_reg][31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][21]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [18]),
        .O(\dci_reg[data_reg][31] [18]));
  LUT6 #(
    .INIT(64'h0000A00000800000)) 
    \dmi_rsp_o[data][22]_i_1 
       (.I0(\dmi_rsp_o[data][22]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [19]),
        .I2(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I3(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I5(\dmi_req[addr] [0]),
        .O(\dci_reg[data_reg][31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dmi_rsp_o[data][22]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I1(\dmi_req[addr] [3]),
        .O(\dmi_rsp_o[data][22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][23]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [20]),
        .O(\dci_reg[data_reg][31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][24]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [21]),
        .O(\dci_reg[data_reg][31] [21]));
  LUT6 #(
    .INIT(64'h4000004040000000)) 
    \dmi_rsp_o[data][25]_i_1 
       (.I0(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I2(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I3(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I4(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I5(\dmi_rsp_o_reg[data][31] [22]),
        .O(\dci_reg[data_reg][31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dmi_rsp_o[data][25]_i_2 
       (.I0(\dmi_req[addr] [0]),
        .I1(\dmi_req[addr] [3]),
        .O(\dmi_rsp_o[data][25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dmi_rsp_o[data][25]_i_3 
       (.I0(\dmi_req[addr] [5]),
        .I1(\dmi_req[addr] [6]),
        .O(\dmi_rsp_o[data][25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][26]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [23]),
        .O(\dci_reg[data_reg][31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][27]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [24]),
        .O(\dci_reg[data_reg][31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][28]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [25]),
        .O(\dci_reg[data_reg][31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][29]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [26]),
        .O(\dci_reg[data_reg][31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][2]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [2]),
        .O(\dci_reg[data_reg][31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][30]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [27]),
        .O(\dci_reg[data_reg][31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][31]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [28]),
        .O(\dci_reg[data_reg][31] [28]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \dmi_rsp_o[data][31]_i_2 
       (.I0(\dmi_rsp_o[data][25]_i_2_n_0 ),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I3(\dmi_req[addr] [6]),
        .I4(\dmi_req[addr] [5]),
        .I5(\dmi_ctrl_reg[addr][4]_0 [2]),
        .O(\dmi_rsp_o[data][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][3]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [3]),
        .O(\dci_reg[data_reg][31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][4]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [4]),
        .O(\dci_reg[data_reg][31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][5]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [5]),
        .O(\dci_reg[data_reg][31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dmi_rsp_o[data][6]_i_1 
       (.I0(\dmi_rsp_o[data][31]_i_2_n_0 ),
        .I1(\dmi_rsp_o_reg[data][31] [6]),
        .O(\dci_reg[data_reg][31] [6]));
  LUT6 #(
    .INIT(64'h0000000010240000)) 
    \dmi_rsp_o[data][7]_i_1 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(\dmi_req[addr] [0]),
        .I4(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I5(\dmi_rsp_o[data][7]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \dmi_rsp_o[data][7]_i_2 
       (.I0(\dmi_rsp_o_reg[data][31] [7]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_req[addr] [3]),
        .O(\dmi_rsp_o[data][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFBAAAAA)) 
    \dmi_rsp_o[data][8]_i_1 
       (.I0(\dmi_rsp_o[data][9]_i_2_n_0 ),
        .I1(\dmi_rsp_o[data][9]_i_3_n_0 ),
        .I2(\dmi_rsp_o_reg[data][10] [0]),
        .I3(\dmi_rsp_o[data][9]_i_4_n_0 ),
        .I4(\dmi_rsp_o[data][12]_i_4_n_0 ),
        .I5(\dmi_rsp_o[data][8]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \dmi_rsp_o[data][8]_i_2 
       (.I0(\dmi_rsp_o_reg[data][31] [8]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_req[addr] [3]),
        .O(\dmi_rsp_o[data][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFBAAAAA)) 
    \dmi_rsp_o[data][9]_i_1 
       (.I0(\dmi_rsp_o[data][9]_i_2_n_0 ),
        .I1(\dmi_rsp_o[data][9]_i_3_n_0 ),
        .I2(\dmi_rsp_o_reg[data][10] [1]),
        .I3(\dmi_rsp_o[data][9]_i_4_n_0 ),
        .I4(\dmi_rsp_o[data][12]_i_4_n_0 ),
        .I5(\dmi_rsp_o[data][9]_i_5_n_0 ),
        .O(\dci_reg[data_reg][31] [9]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \dmi_rsp_o[data][9]_i_2 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I3(\dmi_rsp_o_reg[data][0] ),
        .I4(\dmi_rsp_o[data][25]_i_3_n_0 ),
        .I5(\dmi_req[addr] [0]),
        .O(\dmi_rsp_o[data][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dmi_rsp_o[data][9]_i_3 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .O(\dmi_rsp_o[data][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h24)) 
    \dmi_rsp_o[data][9]_i_4 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I2(\dmi_ctrl_reg[addr][4]_0 [2]),
        .O(\dmi_rsp_o[data][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \dmi_rsp_o[data][9]_i_5 
       (.I0(\dmi_rsp_o_reg[data][31] [9]),
        .I1(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I2(\dmi_req[addr] [3]),
        .O(\dmi_rsp_o[data][9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \dr_trigger[sreg][0]_i_1 
       (.I0(tap_ctrl_state[0]),
        .I1(tap_ctrl_state[3]),
        .I2(tap_ctrl_state[2]),
        .I3(tap_ctrl_state[1]),
        .O(\dr_trigger[sreg] ));
  FDCE \dr_trigger_reg[sreg][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dr_trigger[sreg] ),
        .Q(\dr_trigger_reg[sreg_n_0_][0] ));
  FDCE \dr_trigger_reg[sreg][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\dr_trigger_reg[sreg_n_0_][0] ),
        .Q(\dr_trigger_reg[sreg_n_0_][1] ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    jtag_tdo_o_i_1
       (.I0(\tap_reg_reg[ireg_n_0_][0] ),
        .I1(jtag_tdo_o_i_2_n_0),
        .I2(jtag_tdo_o_i_3_n_0),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(jtag_tdo_o),
        .O(jtag_tdo_o_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    jtag_tdo_o_i_2
       (.I0(tap_ctrl_state[1]),
        .I1(tap_ctrl_state[3]),
        .I2(tap_ctrl_state[0]),
        .I3(tap_ctrl_state[2]),
        .O(jtag_tdo_o_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    jtag_tdo_o_i_3
       (.I0(\tap_reg_reg[bypass]__0 ),
        .I1(\tap_reg_reg[ireg_n_0_][3] ),
        .I2(\tap_reg_reg[ireg_n_0_][1] ),
        .I3(\tap_reg_reg[ireg_n_0_][2] ),
        .I4(jtag_tdo_o_i_4_n_0),
        .O(jtag_tdo_o_i_3_n_0));
  LUT6 #(
    .INIT(64'hCACAFFF0CACA0F00)) 
    jtag_tdo_o_i_4
       (.I0(\tap_reg_reg[idcode] [0]),
        .I1(\tap_reg_reg[dmi_n_0_][0] ),
        .I2(\tap_reg_reg[ireg_n_0_][4] ),
        .I3(\tap_reg_reg[bypass]__0 ),
        .I4(\tap_reg_reg[ireg_n_0_][0] ),
        .I5(\tap_reg_reg[dtmcs] [0]),
        .O(jtag_tdo_o_i_4_n_0));
  FDCE jtag_tdo_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_tdo_o_i_1_n_0),
        .Q(jtag_tdo_o));
  LUT6 #(
    .INIT(64'hBFBFBFBB80808088)) 
    \tap_reg[bypass]_i_1 
       (.I0(\tap_reg[bypass] ),
        .I1(\tap_reg[dtmcs][31]_i_3_n_0 ),
        .I2(\tap_reg[bypass]_i_3_n_0 ),
        .I3(\tap_reg_reg[ireg_n_0_][0] ),
        .I4(\tap_reg_reg[ireg_n_0_][4] ),
        .I5(\tap_reg_reg[bypass]__0 ),
        .O(\tap_reg[bypass]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    \tap_reg[bypass]_i_2 
       (.I0(\tap_sync[tdi] ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .O(\tap_reg[bypass] ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tap_reg[bypass]_i_3 
       (.I0(\tap_reg_reg[ireg_n_0_][3] ),
        .I1(\tap_reg_reg[ireg_n_0_][2] ),
        .I2(\tap_reg_reg[ireg_n_0_][1] ),
        .O(\tap_reg[bypass]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][0]_i_1 
       (.I0(\dmi_ctrl_reg[err]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][1] ),
        .O(\tap_reg[dmi] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][10]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [8]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][11] ),
        .O(\tap_reg[dmi] [10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][11]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [9]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][12] ),
        .O(\tap_reg[dmi] [11]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][12]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [10]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][13] ),
        .O(\tap_reg[dmi] [12]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][13]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [11]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][14] ),
        .O(\tap_reg[dmi] [13]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][14]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [12]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][15] ),
        .O(\tap_reg[dmi] [14]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][15]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [13]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][16] ),
        .O(\tap_reg[dmi] [15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][16]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [14]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][17] ),
        .O(\tap_reg[dmi] [16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][17]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [15]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][18] ),
        .O(\tap_reg[dmi] [17]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][18]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [16]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][19] ),
        .O(\tap_reg[dmi] [18]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][19]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [17]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][20] ),
        .O(\tap_reg[dmi] [19]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][1]_i_1 
       (.I0(\dmi_ctrl_reg[err]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][2] ),
        .O(\tap_reg[dmi] [1]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][20]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [18]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][21] ),
        .O(\tap_reg[dmi] [20]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][21]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [19]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][22] ),
        .O(\tap_reg[dmi] [21]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][22]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [20]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][23] ),
        .O(\tap_reg[dmi] [22]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][23]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [21]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][24] ),
        .O(\tap_reg[dmi] [23]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][24]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [22]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][25] ),
        .O(\tap_reg[dmi] [24]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][25]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [23]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][26] ),
        .O(\tap_reg[dmi] [25]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][26]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [24]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][27] ),
        .O(\tap_reg[dmi] [26]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][27]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [25]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][28] ),
        .O(\tap_reg[dmi] [27]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][28]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [26]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][29] ),
        .O(\tap_reg[dmi] [28]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][29]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [27]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][30] ),
        .O(\tap_reg[dmi] [29]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][2]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [0]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][3] ),
        .O(\tap_reg[dmi] [2]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][30]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [28]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][31] ),
        .O(\tap_reg[dmi] [30]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][31]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [29]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][32] ),
        .O(\tap_reg[dmi] [31]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][32]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [30]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][33] ),
        .O(\tap_reg[dmi] [32]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][33]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [31]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[0]),
        .O(\tap_reg[dmi] [33]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][34]_i_1 
       (.I0(\dmi_req[addr] [0]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[1]),
        .O(\tap_reg[dmi] [34]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][35]_i_1 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [0]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[2]),
        .O(\tap_reg[dmi] [35]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][36]_i_1 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [1]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[3]),
        .O(\tap_reg[dmi] [36]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][37]_i_1 
       (.I0(\dmi_req[addr] [3]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[4]),
        .O(\tap_reg[dmi] [37]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][38]_i_1 
       (.I0(\dmi_ctrl_reg[addr][4]_0 [2]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[5]),
        .O(\tap_reg[dmi] [38]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][39]_i_1 
       (.I0(\dmi_req[addr] [5]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(p_0_in__0[6]),
        .O(\tap_reg[dmi] [39]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][3]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [1]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][4] ),
        .O(\tap_reg[dmi] [3]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \tap_reg[dmi][40]_i_1 
       (.I0(\tap_reg[dtmcs][31]_i_3_n_0 ),
        .I1(\tap_reg_reg[ireg_n_0_][3] ),
        .I2(\tap_reg_reg[ireg_n_0_][2] ),
        .I3(\tap_reg_reg[ireg_n_0_][1] ),
        .I4(\tap_reg_reg[ireg_n_0_][0] ),
        .I5(\tap_reg_reg[ireg_n_0_][4] ),
        .O(\tap_reg[dmi][40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][40]_i_2 
       (.I0(\dmi_req[addr] [6]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_sync[tdi] ),
        .O(\tap_reg[dmi] [40]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][4]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [2]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][5] ),
        .O(\tap_reg[dmi] [4]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][5]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [3]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][6] ),
        .O(\tap_reg[dmi] [5]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][6]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [4]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][7] ),
        .O(\tap_reg[dmi] [6]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][7]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [5]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][8] ),
        .O(\tap_reg[dmi] [7]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][8]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [6]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][9] ),
        .O(\tap_reg[dmi] [8]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dmi][9]_i_1 
       (.I0(\dmi_ctrl_reg[rdata] [7]),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dmi_n_0_][10] ),
        .O(\tap_reg[dmi] [9]));
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \tap_reg[dtmcs][0]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [1]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [0]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dtmcs][10]_i_1 
       (.I0(\dmi_ctrl_reg[err]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dtmcs] [11]),
        .O(\tap_reg[dtmcs] [10]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dtmcs][11]_i_1 
       (.I0(\dmi_ctrl_reg[err]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dtmcs] [12]),
        .O(\tap_reg[dtmcs] [11]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][12]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [13]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [12]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][13]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [14]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [13]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][14]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [15]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [14]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][15]_i_1 
       (.I0(p_1_in),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [15]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dtmcs][16]_i_1 
       (.I0(\dmi_ctrl_reg[dmireset]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dtmcs_n_0_][17] ),
        .O(\tap_reg[dtmcs] [16]));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \tap_reg[dtmcs][17]_i_1 
       (.I0(\dmi_ctrl_reg[dmihardreset]__0 ),
        .I1(tap_ctrl_state[2]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(\tap_reg_reg[dtmcs] [18]),
        .O(\tap_reg[dtmcs] [17]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][18]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [19]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [18]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][19]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [20]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [19]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][1]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [2]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [1]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][20]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [21]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [20]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][21]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [22]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [21]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][22]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [23]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [22]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][23]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [24]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [23]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][24]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [25]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [24]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][25]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [26]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [25]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][26]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [27]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [26]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][27]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [28]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [27]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][28]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [29]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [28]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][29]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [30]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [29]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][2]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [3]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [2]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][30]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [31]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [30]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \tap_reg[dtmcs][31]_i_1 
       (.I0(\tap_reg[dtmcs][31]_i_3_n_0 ),
        .I1(\tap_reg_reg[ireg_n_0_][3] ),
        .I2(\tap_reg_reg[ireg_n_0_][2] ),
        .I3(\tap_reg_reg[ireg_n_0_][1] ),
        .I4(\tap_reg_reg[ireg_n_0_][4] ),
        .I5(\tap_reg_reg[ireg_n_0_][0] ),
        .O(\tap_reg[dtmcs][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][31]_i_2 
       (.I0(\tap_sync[tdi] ),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [31]));
  LUT6 #(
    .INIT(64'h000000005D000000)) 
    \tap_reg[dtmcs][31]_i_3 
       (.I0(tap_ctrl_state[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(tap_ctrl_state[1]),
        .I4(tap_ctrl_state[0]),
        .I5(tap_ctrl_state[3]),
        .O(\tap_reg[dtmcs][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][3]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [4]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [3]));
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \tap_reg[dtmcs][4]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [5]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [4]));
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \tap_reg[dtmcs][5]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [6]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [5]));
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \tap_reg[dtmcs][6]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [7]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [6]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][7]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [8]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [7]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][8]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [9]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [8]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[dtmcs][9]_i_1 
       (.I0(\tap_reg_reg[dtmcs] [10]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[dtmcs] [9]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \tap_reg[idcode][0]_i_1 
       (.I0(\tap_reg_reg[idcode] [1]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [0]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][10]_i_1 
       (.I0(\tap_reg_reg[idcode] [11]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [10]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][11]_i_1 
       (.I0(\tap_reg_reg[idcode] [12]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [11]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][12]_i_1 
       (.I0(\tap_reg_reg[idcode] [13]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [12]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][13]_i_1 
       (.I0(\tap_reg_reg[idcode] [14]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [13]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][14]_i_1 
       (.I0(\tap_reg_reg[idcode] [15]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [14]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][15]_i_1 
       (.I0(\tap_reg_reg[idcode] [16]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [15]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][16]_i_1 
       (.I0(\tap_reg_reg[idcode] [17]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [16]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][17]_i_1 
       (.I0(\tap_reg_reg[idcode] [18]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [17]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][18]_i_1 
       (.I0(\tap_reg_reg[idcode] [19]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [18]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][19]_i_1 
       (.I0(\tap_reg_reg[idcode] [20]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [19]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][1]_i_1 
       (.I0(\tap_reg_reg[idcode] [2]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [1]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][20]_i_1 
       (.I0(\tap_reg_reg[idcode] [21]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [20]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][21]_i_1 
       (.I0(\tap_reg_reg[idcode] [22]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [21]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][22]_i_1 
       (.I0(\tap_reg_reg[idcode] [23]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [22]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][23]_i_1 
       (.I0(\tap_reg_reg[idcode] [24]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [23]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][24]_i_1 
       (.I0(\tap_reg_reg[idcode] [25]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [24]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][25]_i_1 
       (.I0(\tap_reg_reg[idcode] [26]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [25]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][26]_i_1 
       (.I0(\tap_reg_reg[idcode] [27]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [26]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][27]_i_1 
       (.I0(\tap_reg_reg[idcode] [28]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [27]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][28]_i_1 
       (.I0(\tap_reg_reg[idcode] [29]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [28]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][29]_i_1 
       (.I0(\tap_reg_reg[idcode] [30]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [29]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][2]_i_1 
       (.I0(\tap_reg_reg[idcode] [3]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [2]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][30]_i_1 
       (.I0(\tap_reg_reg[idcode] [31]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [30]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \tap_reg[idcode][31]_i_1 
       (.I0(\tap_reg[dtmcs][31]_i_3_n_0 ),
        .I1(\tap_reg_reg[ireg_n_0_][3] ),
        .I2(\tap_reg_reg[ireg_n_0_][2] ),
        .I3(\tap_reg_reg[ireg_n_0_][1] ),
        .I4(\tap_reg_reg[ireg_n_0_][0] ),
        .I5(\tap_reg_reg[ireg_n_0_][4] ),
        .O(\tap_reg[idcode][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][3]_i_1 
       (.I0(\tap_reg_reg[idcode] [4]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [3]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][4]_i_1 
       (.I0(\tap_reg_reg[idcode] [5]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [4]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][5]_i_1 
       (.I0(\tap_reg_reg[idcode] [6]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [5]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][6]_i_1 
       (.I0(\tap_reg_reg[idcode] [7]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [6]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][7]_i_1 
       (.I0(\tap_reg_reg[idcode] [8]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [7]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][8]_i_1 
       (.I0(\tap_reg_reg[idcode] [9]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [8]));
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \tap_reg[idcode][9]_i_1 
       (.I0(\tap_reg_reg[idcode] [10]),
        .I1(tap_ctrl_state[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[3]),
        .I4(tap_ctrl_state[2]),
        .O(\tap_reg[idcode] [9]));
  LUT4 #(
    .INIT(16'hFF09)) 
    \tap_reg[ireg][0]_i_1 
       (.I0(tap_ctrl_state[1]),
        .I1(tap_ctrl_state[3]),
        .I2(tap_ctrl_state[2]),
        .I3(\tap_reg_reg[ireg_n_0_][1] ),
        .O(\tap_reg[ireg][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \tap_reg[ireg][1]_i_1 
       (.I0(\tap_reg_reg[ireg_n_0_][2] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \tap_reg[ireg][2]_i_1 
       (.I0(\tap_reg_reg[ireg_n_0_][3] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \tap_reg[ireg][3]_i_1 
       (.I0(\tap_reg_reg[ireg_n_0_][4] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000F0000F)) 
    \tap_reg[ireg][4]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(tap_ctrl_state[1]),
        .I3(tap_ctrl_state[0]),
        .I4(tap_ctrl_state[3]),
        .I5(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hAA28)) 
    \tap_reg[ireg][4]_i_2 
       (.I0(\tap_sync[tdi] ),
        .I1(tap_ctrl_state[1]),
        .I2(tap_ctrl_state[3]),
        .I3(tap_ctrl_state[2]),
        .O(\tap_reg[ireg][4]_i_2_n_0 ));
  FDCE \tap_reg_reg[bypass] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_reg[bypass]_i_1_n_0 ),
        .Q(\tap_reg_reg[bypass]__0 ));
  FDCE \tap_reg_reg[dmi][0] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [0]),
        .Q(\tap_reg_reg[dmi_n_0_][0] ));
  FDCE \tap_reg_reg[dmi][10] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [10]),
        .Q(\tap_reg_reg[dmi_n_0_][10] ));
  FDCE \tap_reg_reg[dmi][11] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [11]),
        .Q(\tap_reg_reg[dmi_n_0_][11] ));
  FDCE \tap_reg_reg[dmi][12] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [12]),
        .Q(\tap_reg_reg[dmi_n_0_][12] ));
  FDCE \tap_reg_reg[dmi][13] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [13]),
        .Q(\tap_reg_reg[dmi_n_0_][13] ));
  FDCE \tap_reg_reg[dmi][14] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [14]),
        .Q(\tap_reg_reg[dmi_n_0_][14] ));
  FDCE \tap_reg_reg[dmi][15] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [15]),
        .Q(\tap_reg_reg[dmi_n_0_][15] ));
  FDCE \tap_reg_reg[dmi][16] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [16]),
        .Q(\tap_reg_reg[dmi_n_0_][16] ));
  FDCE \tap_reg_reg[dmi][17] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [17]),
        .Q(\tap_reg_reg[dmi_n_0_][17] ));
  FDCE \tap_reg_reg[dmi][18] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [18]),
        .Q(\tap_reg_reg[dmi_n_0_][18] ));
  FDCE \tap_reg_reg[dmi][19] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [19]),
        .Q(\tap_reg_reg[dmi_n_0_][19] ));
  FDCE \tap_reg_reg[dmi][1] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [1]),
        .Q(\tap_reg_reg[dmi_n_0_][1] ));
  FDCE \tap_reg_reg[dmi][20] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [20]),
        .Q(\tap_reg_reg[dmi_n_0_][20] ));
  FDCE \tap_reg_reg[dmi][21] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [21]),
        .Q(\tap_reg_reg[dmi_n_0_][21] ));
  FDCE \tap_reg_reg[dmi][22] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [22]),
        .Q(\tap_reg_reg[dmi_n_0_][22] ));
  FDCE \tap_reg_reg[dmi][23] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [23]),
        .Q(\tap_reg_reg[dmi_n_0_][23] ));
  FDCE \tap_reg_reg[dmi][24] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [24]),
        .Q(\tap_reg_reg[dmi_n_0_][24] ));
  FDCE \tap_reg_reg[dmi][25] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [25]),
        .Q(\tap_reg_reg[dmi_n_0_][25] ));
  FDCE \tap_reg_reg[dmi][26] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [26]),
        .Q(\tap_reg_reg[dmi_n_0_][26] ));
  FDCE \tap_reg_reg[dmi][27] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [27]),
        .Q(\tap_reg_reg[dmi_n_0_][27] ));
  FDCE \tap_reg_reg[dmi][28] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [28]),
        .Q(\tap_reg_reg[dmi_n_0_][28] ));
  FDCE \tap_reg_reg[dmi][29] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [29]),
        .Q(\tap_reg_reg[dmi_n_0_][29] ));
  FDCE \tap_reg_reg[dmi][2] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [2]),
        .Q(\tap_reg_reg[dmi_n_0_][2] ));
  FDCE \tap_reg_reg[dmi][30] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [30]),
        .Q(\tap_reg_reg[dmi_n_0_][30] ));
  FDCE \tap_reg_reg[dmi][31] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [31]),
        .Q(\tap_reg_reg[dmi_n_0_][31] ));
  FDCE \tap_reg_reg[dmi][32] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [32]),
        .Q(\tap_reg_reg[dmi_n_0_][32] ));
  FDCE \tap_reg_reg[dmi][33] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [33]),
        .Q(\tap_reg_reg[dmi_n_0_][33] ));
  FDCE \tap_reg_reg[dmi][34] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [34]),
        .Q(p_0_in__0[0]));
  FDCE \tap_reg_reg[dmi][35] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [35]),
        .Q(p_0_in__0[1]));
  FDCE \tap_reg_reg[dmi][36] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [36]),
        .Q(p_0_in__0[2]));
  FDCE \tap_reg_reg[dmi][37] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [37]),
        .Q(p_0_in__0[3]));
  FDCE \tap_reg_reg[dmi][38] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [38]),
        .Q(p_0_in__0[4]));
  FDCE \tap_reg_reg[dmi][39] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [39]),
        .Q(p_0_in__0[5]));
  FDCE \tap_reg_reg[dmi][3] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [3]),
        .Q(\tap_reg_reg[dmi_n_0_][3] ));
  FDCE \tap_reg_reg[dmi][40] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [40]),
        .Q(p_0_in__0[6]));
  FDCE \tap_reg_reg[dmi][4] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [4]),
        .Q(\tap_reg_reg[dmi_n_0_][4] ));
  FDCE \tap_reg_reg[dmi][5] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [5]),
        .Q(\tap_reg_reg[dmi_n_0_][5] ));
  FDCE \tap_reg_reg[dmi][6] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [6]),
        .Q(\tap_reg_reg[dmi_n_0_][6] ));
  FDCE \tap_reg_reg[dmi][7] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [7]),
        .Q(\tap_reg_reg[dmi_n_0_][7] ));
  FDCE \tap_reg_reg[dmi][8] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [8]),
        .Q(\tap_reg_reg[dmi_n_0_][8] ));
  FDCE \tap_reg_reg[dmi][9] 
       (.C(clk),
        .CE(\tap_reg[dmi][40]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dmi] [9]),
        .Q(\tap_reg_reg[dmi_n_0_][9] ));
  FDCE \tap_reg_reg[dtmcs][0] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [0]),
        .Q(\tap_reg_reg[dtmcs] [0]));
  FDCE \tap_reg_reg[dtmcs][10] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [10]),
        .Q(\tap_reg_reg[dtmcs] [10]));
  FDCE \tap_reg_reg[dtmcs][11] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [11]),
        .Q(\tap_reg_reg[dtmcs] [11]));
  FDCE \tap_reg_reg[dtmcs][12] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [12]),
        .Q(\tap_reg_reg[dtmcs] [12]));
  FDCE \tap_reg_reg[dtmcs][13] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [13]),
        .Q(\tap_reg_reg[dtmcs] [13]));
  FDCE \tap_reg_reg[dtmcs][14] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [14]),
        .Q(\tap_reg_reg[dtmcs] [14]));
  FDCE \tap_reg_reg[dtmcs][15] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [15]),
        .Q(\tap_reg_reg[dtmcs] [15]));
  FDCE \tap_reg_reg[dtmcs][16] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [16]),
        .Q(p_1_in));
  FDCE \tap_reg_reg[dtmcs][17] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [17]),
        .Q(\tap_reg_reg[dtmcs_n_0_][17] ));
  FDCE \tap_reg_reg[dtmcs][18] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [18]),
        .Q(\tap_reg_reg[dtmcs] [18]));
  FDCE \tap_reg_reg[dtmcs][19] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [19]),
        .Q(\tap_reg_reg[dtmcs] [19]));
  FDCE \tap_reg_reg[dtmcs][1] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [1]),
        .Q(\tap_reg_reg[dtmcs] [1]));
  FDCE \tap_reg_reg[dtmcs][20] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [20]),
        .Q(\tap_reg_reg[dtmcs] [20]));
  FDCE \tap_reg_reg[dtmcs][21] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [21]),
        .Q(\tap_reg_reg[dtmcs] [21]));
  FDCE \tap_reg_reg[dtmcs][22] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [22]),
        .Q(\tap_reg_reg[dtmcs] [22]));
  FDCE \tap_reg_reg[dtmcs][23] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [23]),
        .Q(\tap_reg_reg[dtmcs] [23]));
  FDCE \tap_reg_reg[dtmcs][24] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [24]),
        .Q(\tap_reg_reg[dtmcs] [24]));
  FDCE \tap_reg_reg[dtmcs][25] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [25]),
        .Q(\tap_reg_reg[dtmcs] [25]));
  FDCE \tap_reg_reg[dtmcs][26] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [26]),
        .Q(\tap_reg_reg[dtmcs] [26]));
  FDCE \tap_reg_reg[dtmcs][27] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [27]),
        .Q(\tap_reg_reg[dtmcs] [27]));
  FDCE \tap_reg_reg[dtmcs][28] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [28]),
        .Q(\tap_reg_reg[dtmcs] [28]));
  FDCE \tap_reg_reg[dtmcs][29] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [29]),
        .Q(\tap_reg_reg[dtmcs] [29]));
  FDCE \tap_reg_reg[dtmcs][2] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [2]),
        .Q(\tap_reg_reg[dtmcs] [2]));
  FDCE \tap_reg_reg[dtmcs][30] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [30]),
        .Q(\tap_reg_reg[dtmcs] [30]));
  FDCE \tap_reg_reg[dtmcs][31] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [31]),
        .Q(\tap_reg_reg[dtmcs] [31]));
  FDCE \tap_reg_reg[dtmcs][3] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [3]),
        .Q(\tap_reg_reg[dtmcs] [3]));
  FDCE \tap_reg_reg[dtmcs][4] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [4]),
        .Q(\tap_reg_reg[dtmcs] [4]));
  FDCE \tap_reg_reg[dtmcs][5] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [5]),
        .Q(\tap_reg_reg[dtmcs] [5]));
  FDCE \tap_reg_reg[dtmcs][6] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [6]),
        .Q(\tap_reg_reg[dtmcs] [6]));
  FDCE \tap_reg_reg[dtmcs][7] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [7]),
        .Q(\tap_reg_reg[dtmcs] [7]));
  FDCE \tap_reg_reg[dtmcs][8] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [8]),
        .Q(\tap_reg_reg[dtmcs] [8]));
  FDCE \tap_reg_reg[dtmcs][9] 
       (.C(clk),
        .CE(\tap_reg[dtmcs][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [9]),
        .Q(\tap_reg_reg[dtmcs] [9]));
  FDCE \tap_reg_reg[idcode][0] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [0]),
        .Q(\tap_reg_reg[idcode] [0]));
  FDCE \tap_reg_reg[idcode][10] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [10]),
        .Q(\tap_reg_reg[idcode] [10]));
  FDCE \tap_reg_reg[idcode][11] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [11]),
        .Q(\tap_reg_reg[idcode] [11]));
  FDCE \tap_reg_reg[idcode][12] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [12]),
        .Q(\tap_reg_reg[idcode] [12]));
  FDCE \tap_reg_reg[idcode][13] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [13]),
        .Q(\tap_reg_reg[idcode] [13]));
  FDCE \tap_reg_reg[idcode][14] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [14]),
        .Q(\tap_reg_reg[idcode] [14]));
  FDCE \tap_reg_reg[idcode][15] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [15]),
        .Q(\tap_reg_reg[idcode] [15]));
  FDCE \tap_reg_reg[idcode][16] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [16]),
        .Q(\tap_reg_reg[idcode] [16]));
  FDCE \tap_reg_reg[idcode][17] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [17]),
        .Q(\tap_reg_reg[idcode] [17]));
  FDCE \tap_reg_reg[idcode][18] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [18]),
        .Q(\tap_reg_reg[idcode] [18]));
  FDCE \tap_reg_reg[idcode][19] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [19]),
        .Q(\tap_reg_reg[idcode] [19]));
  FDCE \tap_reg_reg[idcode][1] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [1]),
        .Q(\tap_reg_reg[idcode] [1]));
  FDCE \tap_reg_reg[idcode][20] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [20]),
        .Q(\tap_reg_reg[idcode] [20]));
  FDCE \tap_reg_reg[idcode][21] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [21]),
        .Q(\tap_reg_reg[idcode] [21]));
  FDCE \tap_reg_reg[idcode][22] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [22]),
        .Q(\tap_reg_reg[idcode] [22]));
  FDCE \tap_reg_reg[idcode][23] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [23]),
        .Q(\tap_reg_reg[idcode] [23]));
  FDCE \tap_reg_reg[idcode][24] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [24]),
        .Q(\tap_reg_reg[idcode] [24]));
  FDCE \tap_reg_reg[idcode][25] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [25]),
        .Q(\tap_reg_reg[idcode] [25]));
  FDCE \tap_reg_reg[idcode][26] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [26]),
        .Q(\tap_reg_reg[idcode] [26]));
  FDCE \tap_reg_reg[idcode][27] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [27]),
        .Q(\tap_reg_reg[idcode] [27]));
  FDCE \tap_reg_reg[idcode][28] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [28]),
        .Q(\tap_reg_reg[idcode] [28]));
  FDCE \tap_reg_reg[idcode][29] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [29]),
        .Q(\tap_reg_reg[idcode] [29]));
  FDCE \tap_reg_reg[idcode][2] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [2]),
        .Q(\tap_reg_reg[idcode] [2]));
  FDCE \tap_reg_reg[idcode][30] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [30]),
        .Q(\tap_reg_reg[idcode] [30]));
  FDCE \tap_reg_reg[idcode][31] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[dtmcs] [31]),
        .Q(\tap_reg_reg[idcode] [31]));
  FDCE \tap_reg_reg[idcode][3] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [3]),
        .Q(\tap_reg_reg[idcode] [3]));
  FDCE \tap_reg_reg[idcode][4] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [4]),
        .Q(\tap_reg_reg[idcode] [4]));
  FDCE \tap_reg_reg[idcode][5] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [5]),
        .Q(\tap_reg_reg[idcode] [5]));
  FDCE \tap_reg_reg[idcode][6] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [6]),
        .Q(\tap_reg_reg[idcode] [6]));
  FDCE \tap_reg_reg[idcode][7] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [7]),
        .Q(\tap_reg_reg[idcode] [7]));
  FDCE \tap_reg_reg[idcode][8] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [8]),
        .Q(\tap_reg_reg[idcode] [8]));
  FDCE \tap_reg_reg[idcode][9] 
       (.C(clk),
        .CE(\tap_reg[idcode][31]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[idcode] [9]),
        .Q(\tap_reg_reg[idcode] [9]));
  FDCE \tap_reg_reg[ireg][0] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][0]_i_1_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][0] ));
  FDCE \tap_reg_reg[ireg][1] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][1]_i_1_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][1] ));
  FDCE \tap_reg_reg[ireg][2] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][2]_i_1_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][2] ));
  FDCE \tap_reg_reg[ireg][3] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][3]_i_1_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][3] ));
  FDCE \tap_reg_reg[ireg][4] 
       (.C(clk),
        .CE(\tap_reg[ireg][4]_i_1_n_0 ),
        .CLR(rstn_ext),
        .D(\tap_reg[ireg][4]_i_2_n_0 ),
        .Q(\tap_reg_reg[ireg_n_0_][4] ));
  FDCE \tap_sync_reg[tck_ff][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_tck_i),
        .Q(\tap_sync_reg[tck_ff_n_0_][0] ));
  FDCE \tap_sync_reg[tck_ff][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tck_ff_n_0_][0] ),
        .Q(p_0_in[0]));
  FDCE \tap_sync_reg[tck_ff][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(p_0_in[0]),
        .Q(p_0_in[1]));
  FDCE \tap_sync_reg[tdi_ff][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_tdi_i),
        .Q(\tap_sync_reg[tdi_ff] [0]));
  FDCE \tap_sync_reg[tdi_ff][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tdi_ff] [0]),
        .Q(\tap_sync_reg[tdi_ff] [1]));
  FDCE \tap_sync_reg[tdi_ff][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tdi_ff] [1]),
        .Q(\tap_sync[tdi] ));
  FDCE \tap_sync_reg[tms_ff][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_tms_i),
        .Q(\tap_sync_reg[tms_ff_n_0_][0] ));
  FDCE \tap_sync_reg[tms_ff][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tms_ff_n_0_][0] ),
        .Q(\tap_sync_reg[tms_ff_n_0_][1] ));
  FDCE \tap_sync_reg[tms_ff][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[tms_ff_n_0_][1] ),
        .Q(\tap_sync[tms] ));
  FDCE \tap_sync_reg[trst_ff][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(jtag_trst_i),
        .Q(\tap_sync_reg[trst_ff_n_0_][0] ));
  FDCE \tap_sync_reg[trst_ff][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[trst_ff_n_0_][0] ),
        .Q(\tap_sync_reg[trst_ff_n_0_][1] ));
  FDCE \tap_sync_reg[trst_ff][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_ext),
        .D(\tap_sync_reg[trst_ff_n_0_][1] ),
        .Q(\tap_sync_reg[trst_ff_n_0_][2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_dmem
   (rden,
    \dmem_rsp[ack] ,
    mem_ram_b0_reg_0_0,
    mem_ram_b3_reg_1_0,
    mem_ram_b0_reg_0_1,
    mem_ram_b0_reg_0_2,
    mem_ram_b0_reg_0_3,
    mem_ram_b0_reg_1_0,
    mem_ram_b1_reg_1_0,
    mem_ram_b2_reg_0_0,
    mem_ram_b3_reg_0_0,
    mem_ram_b3_reg_1_1,
    mem_ram_b3_reg_1_2,
    rden0,
    clk,
    rstn_sys,
    \dmem_req[stb] ,
    m_axi_rdata,
    pending,
    bus_rw,
    ADDRARDADDR,
    mem_ram_b0_reg_1_1,
    mem_ram_b1_reg_0_0,
    mem_ram_b2_reg_0_1,
    mem_ram_b3_reg_1_3,
    mem_ram_b0_reg_1_2,
    addr,
    mem_ram_b1_reg_1_1,
    mem_ram_b2_reg_0_2,
    mem_ram_b2_reg_1_0,
    WEA);
  output rden;
  output \dmem_rsp[ack] ;
  output mem_ram_b0_reg_0_0;
  output [21:0]mem_ram_b3_reg_1_0;
  output mem_ram_b0_reg_0_1;
  output mem_ram_b0_reg_0_2;
  output mem_ram_b0_reg_0_3;
  output mem_ram_b0_reg_1_0;
  output mem_ram_b1_reg_1_0;
  output mem_ram_b2_reg_0_0;
  output mem_ram_b3_reg_0_0;
  output mem_ram_b3_reg_1_1;
  output mem_ram_b3_reg_1_2;
  input rden0;
  input clk;
  input rstn_sys;
  input \dmem_req[stb] ;
  input [9:0]m_axi_rdata;
  input pending;
  input bus_rw;
  input [12:0]ADDRARDADDR;
  input [9:0]mem_ram_b0_reg_1_1;
  input [8:0]mem_ram_b1_reg_0_0;
  input [8:0]mem_ram_b2_reg_0_1;
  input [31:0]mem_ram_b3_reg_1_3;
  input [0:0]mem_ram_b0_reg_1_2;
  input [7:0]addr;
  input [0:0]mem_ram_b1_reg_1_1;
  input [0:0]mem_ram_b2_reg_0_2;
  input [0:0]mem_ram_b2_reg_1_0;
  input [0:0]WEA;

  wire [12:0]ADDRARDADDR;
  wire [0:0]WEA;
  wire [7:0]addr;
  wire bus_rw;
  wire clk;
  wire \dmem_req[stb] ;
  wire \dmem_rsp[ack] ;
  wire [9:0]m_axi_rdata;
  wire mem_ram_b0_reg_0_0;
  wire mem_ram_b0_reg_0_1;
  wire mem_ram_b0_reg_0_2;
  wire mem_ram_b0_reg_0_3;
  wire mem_ram_b0_reg_1_0;
  wire [9:0]mem_ram_b0_reg_1_1;
  wire [0:0]mem_ram_b0_reg_1_2;
  wire [8:0]mem_ram_b1_reg_0_0;
  wire mem_ram_b1_reg_1_0;
  wire [0:0]mem_ram_b1_reg_1_1;
  wire mem_ram_b2_reg_0_0;
  wire [8:0]mem_ram_b2_reg_0_1;
  wire [0:0]mem_ram_b2_reg_0_2;
  wire [0:0]mem_ram_b2_reg_1_0;
  wire mem_ram_b3_reg_0_0;
  wire [21:0]mem_ram_b3_reg_1_0;
  wire mem_ram_b3_reg_1_1;
  wire mem_ram_b3_reg_1_2;
  wire [31:0]mem_ram_b3_reg_1_3;
  wire pending;
  wire [31:0]rdata_reg;
  wire rden;
  wire rden0;
  wire rstn_sys;
  wire NLW_mem_ram_b0_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b0_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b0_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b0_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b0_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b0_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b0_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b0_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b0_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b1_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b1_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b1_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b1_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b1_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b1_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b1_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b1_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b2_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b2_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b2_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b2_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b2_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b2_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b2_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b2_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b3_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b3_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b3_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b3_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b3_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b3_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b3_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b3_reg_1_RDADDRECC_UNCONNECTED;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\dmem_req[stb] ),
        .Q(\dmem_rsp[ack] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b0_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR[12:10],mem_ram_b0_reg_1_1[9:6],mem_ram_b1_reg_0_0[3],mem_ram_b2_reg_0_1[4],mem_ram_b0_reg_1_1[3:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b0_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b0_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b0_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b0_reg_0_DOADO_UNCONNECTED[31:4],rdata_reg[3:0]}),
        .DOBDO(NLW_mem_ram_b0_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b0_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b0_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b0_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b0_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b0_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b0_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b0_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b0_reg_1_2,mem_ram_b0_reg_1_2,mem_ram_b0_reg_1_2,mem_ram_b0_reg_1_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b0_reg_1
       (.ADDRARDADDR({1'b1,addr[7:5],mem_ram_b0_reg_1_1[9:8],addr[4:1],mem_ram_b0_reg_1_1[3],mem_ram_b2_reg_0_1[2],mem_ram_b1_reg_0_0[1],addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b0_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b0_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b0_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b0_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[2:0],rdata_reg[4]}),
        .DOBDO(NLW_mem_ram_b0_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b0_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b0_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b0_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b0_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b0_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b0_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b0_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b0_reg_1_2,mem_ram_b0_reg_1_2,mem_ram_b0_reg_1_2,mem_ram_b0_reg_1_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b1_reg_0
       (.ADDRARDADDR({1'b1,mem_ram_b1_reg_0_0[8:5],mem_ram_b2_reg_0_1[5],ADDRARDADDR[7:6],mem_ram_b0_reg_1_1[5:4],mem_ram_b1_reg_0_0[2],mem_ram_b0_reg_1_1[2],mem_ram_b1_reg_0_0[1:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b1_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b1_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b1_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b1_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[6:3]}),
        .DOBDO(NLW_mem_ram_b1_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b1_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b1_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b1_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b1_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b1_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b1_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b1_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b1_reg_1
       (.ADDRARDADDR({1'b1,mem_ram_b1_reg_0_0[8:4],ADDRARDADDR[7:6],addr[2:1],mem_ram_b2_reg_0_1[3:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b1_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b1_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b1_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b1_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[9:7],rdata_reg[12]}),
        .DOBDO(NLW_mem_ram_b1_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b1_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b1_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b1_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b1_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b1_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b1_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b1_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1,mem_ram_b1_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b2_reg_0
       (.ADDRARDADDR({1'b1,mem_ram_b2_reg_0_1[8:6],mem_ram_b1_reg_0_0[5],mem_ram_b2_reg_0_1[5],ADDRARDADDR[7:5],mem_ram_b0_reg_1_1[4],mem_ram_b2_reg_0_1[3],mem_ram_b2_reg_0_2,ADDRARDADDR[1],mem_ram_b2_reg_0_1[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b2_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b2_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b2_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[19:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b2_reg_0_DOADO_UNCONNECTED[31:4],rdata_reg[19],mem_ram_b3_reg_1_0[12:10]}),
        .DOBDO(NLW_mem_ram_b2_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b2_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b2_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b2_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b2_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b2_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b2_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b2_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b2_reg_1
       (.ADDRARDADDR({1'b1,mem_ram_b2_reg_0_1[8:6],ADDRARDADDR[9],mem_ram_b2_reg_0_1[5],ADDRARDADDR[7:6],mem_ram_b0_reg_1_1[5:4],mem_ram_b1_reg_0_0[2],ADDRARDADDR[2:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b2_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b2_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b2_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[23:20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b2_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[16:13]}),
        .DOBDO(NLW_mem_ram_b2_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b2_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b2_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b2_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b2_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b2_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b2_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b2_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0,mem_ram_b2_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b3_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b3_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b3_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b3_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[27:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b3_reg_0_DOADO_UNCONNECTED[31:4],rdata_reg[27],mem_ram_b3_reg_1_0[19:17]}),
        .DOBDO(NLW_mem_ram_b3_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b3_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b3_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b3_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b3_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b3_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b3_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b3_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b3_reg_1
       (.ADDRARDADDR({1'b1,addr[7:5],ADDRARDADDR[9:8],mem_ram_b0_reg_1_1[7:6],addr[2:1],ADDRARDADDR[3],mem_ram_b2_reg_0_2,mem_ram_b0_reg_1_1[1:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b3_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b3_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b3_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_ram_b3_reg_1_3[31:28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b3_reg_1_DOADO_UNCONNECTED[31:4],rdata_reg[31:30],mem_ram_b3_reg_1_0[21:20]}),
        .DOBDO(NLW_mem_ram_b3_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b3_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b3_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b3_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b3_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b3_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b3_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b3_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_11 
       (.I0(rdata_reg[0]),
        .I1(rden),
        .I2(m_axi_rdata[0]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b0_reg_0_0));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_13 
       (.I0(rdata_reg[3]),
        .I1(rden),
        .I2(m_axi_rdata[3]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b0_reg_0_3));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_13__0 
       (.I0(rdata_reg[19]),
        .I1(rden),
        .I2(m_axi_rdata[6]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b2_reg_0_0));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_15 
       (.I0(rdata_reg[2]),
        .I1(rden),
        .I2(m_axi_rdata[2]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b0_reg_0_2));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_18 
       (.I0(rdata_reg[4]),
        .I1(rden),
        .I2(m_axi_rdata[4]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b0_reg_1_0));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_9 
       (.I0(rdata_reg[1]),
        .I1(rden),
        .I2(m_axi_rdata[1]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b0_reg_0_1));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_7 
       (.I0(rdata_reg[12]),
        .I1(rden),
        .I2(m_axi_rdata[5]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b1_reg_1_0));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_7__0 
       (.I0(rdata_reg[31]),
        .I1(rden),
        .I2(m_axi_rdata[9]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b3_reg_1_2));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_8 
       (.I0(rdata_reg[30]),
        .I1(rden),
        .I2(m_axi_rdata[8]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b3_reg_1_1));
  LUT5 #(
    .INIT(32'h8888F888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_11 
       (.I0(rdata_reg[27]),
        .I1(rden),
        .I2(m_axi_rdata[7]),
        .I3(pending),
        .I4(bus_rw),
        .O(mem_ram_b3_reg_0_0));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rden0),
        .Q(rden));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo
   (\w_pnt_reg[0]_0 ,
    D,
    clk_0,
    \issue_engine_enabled.issue_engine_reg[align] ,
    \issue_engine_enabled.issue_engine_reg[align]_0 ,
    E,
    \trigger_module_enable.hw_trigger_fired_reg ,
    \execute_engine[ir_nxt] ,
    clk_1,
    \r_pnt_reg[0]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_1 ,
    \w_pnt_reg[1]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_2 ,
    \issue_engine_enabled.issue_engine_reg[align]_3 ,
    \issue_engine_enabled.issue_engine_reg[align]_4 ,
    \issue_engine_enabled.issue_engine_reg[align]_5 ,
    \issue_engine_enabled.issue_engine_reg[align]_6 ,
    \issue_engine_enabled.issue_engine_reg[align]_7 ,
    \issue_engine_enabled.issue_engine_reg[align]_8 ,
    \issue_engine_enabled.issue_engine_reg[align]_9 ,
    \issue_engine_enabled.issue_engine_reg[align]_10 ,
    \issue_engine_enabled.issue_engine_reg[align]_11 ,
    \issue_engine_enabled.issue_engine_reg[align]_12 ,
    \execute_engine_reg[next_pc][1] ,
    clk,
    rstn_sys,
    \w_pnt_reg[0]_1 ,
    \trap_ctrl_reg[env_pending]__0 ,
    Q,
    \trap_ctrl_reg[exc_buf][0] ,
    DOC,
    \issue_engine[valid]1 ,
    \issue_engine_enabled.issue_engine_reg[align]__0 ,
    \fetch_engine_reg[restart]__0 ,
    \csr[tdata1_rd] ,
    CO,
    \FSM_sequential_execute_engine_reg[state][0] ,
    \r_pnt[1]_i_2_0 ,
    rdata_o0_out,
    \FSM_sequential_execute_engine_reg[state][0]_0 ,
    \FSM_sequential_execute_engine_reg[state][0]_1 ,
    \FSM_sequential_execute_engine_reg[state][0]_2 ,
    \execute_engine_reg[pc][1] ,
    \FSM_sequential_execute_engine_reg[state][0]_3 ,
    \r_pnt_reg[1]_0 ,
    \r_pnt_reg[0]_1 ,
    \execute_engine[ir][25]_i_3 ,
    \execute_engine[ir][26]_i_5 ,
    \w_pnt_reg[1]_1 ,
    \ipb[we] ,
    \issue_engine_enabled.issue_engine_reg[align]_13 ,
    \issue_engine_enabled.issue_engine_reg[align]_14 ,
    wdata_i);
  output \w_pnt_reg[0]_0 ;
  output [0:0]D;
  output [15:0]clk_0;
  output \issue_engine_enabled.issue_engine_reg[align] ;
  output \issue_engine_enabled.issue_engine_reg[align]_0 ;
  output [0:0]E;
  output [0:0]\trigger_module_enable.hw_trigger_fired_reg ;
  output \execute_engine[ir_nxt] ;
  output clk_1;
  output [0:0]\r_pnt_reg[0]_0 ;
  output \issue_engine_enabled.issue_engine_reg[align]_1 ;
  output \w_pnt_reg[1]_0 ;
  output \issue_engine_enabled.issue_engine_reg[align]_2 ;
  output \issue_engine_enabled.issue_engine_reg[align]_3 ;
  output \issue_engine_enabled.issue_engine_reg[align]_4 ;
  output \issue_engine_enabled.issue_engine_reg[align]_5 ;
  output \issue_engine_enabled.issue_engine_reg[align]_6 ;
  output \issue_engine_enabled.issue_engine_reg[align]_7 ;
  output \issue_engine_enabled.issue_engine_reg[align]_8 ;
  output \issue_engine_enabled.issue_engine_reg[align]_9 ;
  output \issue_engine_enabled.issue_engine_reg[align]_10 ;
  output \issue_engine_enabled.issue_engine_reg[align]_11 ;
  output \issue_engine_enabled.issue_engine_reg[align]_12 ;
  output \execute_engine_reg[next_pc][1] ;
  input clk;
  input rstn_sys;
  input \w_pnt_reg[0]_1 ;
  input \trap_ctrl_reg[env_pending]__0 ;
  input [3:0]Q;
  input [0:0]\trap_ctrl_reg[exc_buf][0] ;
  input [0:0]DOC;
  input \issue_engine[valid]1 ;
  input \issue_engine_enabled.issue_engine_reg[align]__0 ;
  input \fetch_engine_reg[restart]__0 ;
  input [1:0]\csr[tdata1_rd] ;
  input [0:0]CO;
  input \FSM_sequential_execute_engine_reg[state][0] ;
  input \r_pnt[1]_i_2_0 ;
  input [10:0]rdata_o0_out;
  input \FSM_sequential_execute_engine_reg[state][0]_0 ;
  input \FSM_sequential_execute_engine_reg[state][0]_1 ;
  input \FSM_sequential_execute_engine_reg[state][0]_2 ;
  input \execute_engine_reg[pc][1] ;
  input \FSM_sequential_execute_engine_reg[state][0]_3 ;
  input \r_pnt_reg[1]_0 ;
  input [0:0]\r_pnt_reg[0]_1 ;
  input \execute_engine[ir][25]_i_3 ;
  input \execute_engine[ir][26]_i_5 ;
  input [0:0]\w_pnt_reg[1]_1 ;
  input [1:0]\ipb[we] ;
  input [0:0]\issue_engine_enabled.issue_engine_reg[align]_13 ;
  input \issue_engine_enabled.issue_engine_reg[align]_14 ;
  input [16:0]wdata_i;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DOC;
  wire [0:0]E;
  wire \FSM_sequential_execute_engine[state][3]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0] ;
  wire \FSM_sequential_execute_engine_reg[state][0]_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_1 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_2 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_3 ;
  wire [3:0]Q;
  wire clk;
  wire [15:0]clk_0;
  wire clk_1;
  wire [1:0]\csr[tdata1_rd] ;
  wire \execute_engine[ir][25]_i_3 ;
  wire \execute_engine[ir][26]_i_5 ;
  wire \execute_engine[ir_nxt] ;
  wire \execute_engine[pc][31]_i_3_n_0 ;
  wire \execute_engine_reg[next_pc][1] ;
  wire \execute_engine_reg[pc][1] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\ipb[we] ;
  wire \issue_engine[valid]1 ;
  wire \issue_engine_enabled.issue_engine[align]_i_2_n_0 ;
  wire \issue_engine_enabled.issue_engine[align]_i_4_n_0 ;
  wire \issue_engine_enabled.issue_engine[align]_i_5_n_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align] ;
  wire \issue_engine_enabled.issue_engine_reg[align]_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_10 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_11 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_12 ;
  wire [0:0]\issue_engine_enabled.issue_engine_reg[align]_13 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_14 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_2 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_3 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_4 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_5 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_6 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_7 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_8 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_9 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire p_0_in;
  wire p_1_in__0;
  wire [0:0]r_nxt;
  wire \r_pnt[1]_i_1_n_0 ;
  wire \r_pnt[1]_i_2_0 ;
  wire \r_pnt[1]_i_2_n_0 ;
  wire \r_pnt[1]_i_4_n_0 ;
  wire \r_pnt[1]_i_5_n_0 ;
  wire r_pnt_ff;
  wire [0:0]\r_pnt_reg[0]_0 ;
  wire [0:0]\r_pnt_reg[0]_1 ;
  wire \r_pnt_reg[1]_0 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire [16:16]rdata_o;
  wire [10:0]rdata_o0_out;
  wire rstn_sys;
  wire \trap_ctrl[exc_buf][0]_i_2_n_0 ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire [0:0]\trap_ctrl_reg[exc_buf][0] ;
  wire [0:0]\trigger_module_enable.hw_trigger_fired_reg ;
  wire \w_pnt[1]_i_1_n_0 ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[1]_0 ;
  wire [0:0]\w_pnt_reg[1]_1 ;
  wire [16:0]wdata_i;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFBAAAFFFFFEEE)) 
    \FSM_sequential_execute_engine[state][3]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I4(\FSM_sequential_execute_engine_reg[state][0]_1 ),
        .I5(\FSM_sequential_execute_engine_reg[state][0]_2 ),
        .O(E));
  LUT5 #(
    .INIT(32'h11101111)) 
    \FSM_sequential_execute_engine[state][3]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\FSM_sequential_execute_engine_reg[state][0]_3 ),
        .I3(\FSM_sequential_execute_engine_reg[state][0] ),
        .I4(\execute_engine[pc][31]_i_3_n_0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][12]_i_6 
       (.I0(clk_0[10]),
        .I1(rdata_o0_out[5]),
        .I2(clk_0[11]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[6]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_6 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \execute_engine[ir][15]_i_6 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(clk_0[12]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[7]),
        .O(\issue_engine_enabled.issue_engine_reg[align] ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][1]_i_3 
       (.I0(clk_0[15]),
        .I1(rdata_o0_out[10]),
        .I2(clk_0[12]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_5 ));
  LUT6 #(
    .INIT(64'h232223330F000FFF)) 
    \execute_engine[ir][25]_i_6 
       (.I0(\execute_engine[ir][25]_i_3 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_3 ),
        .I2(rdata_o0_out[2]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(clk_0[2]),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_4 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][26]_i_7 
       (.I0(clk_0[0]),
        .I1(rdata_o0_out[0]),
        .I2(clk_0[1]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_11 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \execute_engine[ir][26]_i_9 
       (.I0(clk_0[13]),
        .I1(rdata_o0_out[8]),
        .I2(clk_0[0]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[0]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_9 ));
  LUT6 #(
    .INIT(64'h0000000045400000)) 
    \execute_engine[ir][27]_i_6 
       (.I0(\execute_engine[ir][26]_i_5 ),
        .I1(rdata_o0_out[6]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(clk_0[11]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_5 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][2]_i_3 
       (.I0(clk_0[15]),
        .I1(rdata_o0_out[10]),
        .I2(clk_0[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][30]_i_5 
       (.I0(clk_0[15]),
        .I1(rdata_o0_out[10]),
        .I2(clk_0[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][30]_i_6 
       (.I0(clk_0[13]),
        .I1(rdata_o0_out[8]),
        .I2(clk_0[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \execute_engine[ir][30]_i_8 
       (.I0(clk_0[6]),
        .I1(rdata_o0_out[4]),
        .I2(clk_0[5]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[3]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \execute_engine[ir][31]_i_1 
       (.I0(\issue_engine_enabled.issue_engine[align]_i_4_n_0 ),
        .O(\execute_engine[ir_nxt] ));
  LUT6 #(
    .INIT(64'h8A80AAA08A8AAAAA)) 
    \execute_engine[ir][31]_i_10 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_8 ),
        .I1(rdata_o0_out[5]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(clk_0[10]),
        .I4(rdata_o0_out[6]),
        .I5(clk_0[11]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \execute_engine[ir][31]_i_11 
       (.I0(clk_0[14]),
        .I1(rdata_o0_out[9]),
        .I2(clk_0[13]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[ir][31]_i_4 
       (.I0(clk_0[0]),
        .I1(clk_0[1]),
        .O(clk_1));
  LUT5 #(
    .INIT(32'h004000FF)) 
    \execute_engine[pc][31]_i_1 
       (.I0(\csr[tdata1_rd] [1]),
        .I1(CO),
        .I2(\csr[tdata1_rd] [0]),
        .I3(\execute_engine_reg[pc][1] ),
        .I4(\execute_engine[pc][31]_i_3_n_0 ),
        .O(\trigger_module_enable.hw_trigger_fired_reg ));
  LUT6 #(
    .INIT(64'hFF00FFF0F8F0F8F0)) 
    \execute_engine[pc][31]_i_3 
       (.I0(clk_0[1]),
        .I1(clk_0[0]),
        .I2(\r_pnt[1]_i_4_n_0 ),
        .I3(\r_pnt_reg[1]_0 ),
        .I4(\issue_engine[valid]1 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .O(\execute_engine[pc][31]_i_3_n_0 ));
  FDRE \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(r_nxt),
        .Q(r_pnt_ff),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFAACFAA00AACC)) 
    \issue_engine_enabled.issue_engine[align]_i_1 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_13 ),
        .I1(\issue_engine_enabled.issue_engine[align]_i_2_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_14 ),
        .I3(\fetch_engine_reg[restart]__0 ),
        .I4(\issue_engine_enabled.issue_engine[align]_i_4_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .O(\execute_engine_reg[next_pc][1] ));
  LUT6 #(
    .INIT(64'h0000000000006FF6)) 
    \issue_engine_enabled.issue_engine[align]_i_2 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(p_1_in__0),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(clk_1),
        .O(\issue_engine_enabled.issue_engine[align]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \issue_engine_enabled.issue_engine[align]_i_4 
       (.I0(\csr[tdata1_rd] [0]),
        .I1(CO),
        .I2(\csr[tdata1_rd] [1]),
        .I3(\issue_engine_enabled.issue_engine[align]_i_5_n_0 ),
        .O(\issue_engine_enabled.issue_engine[align]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \issue_engine_enabled.issue_engine[align]_i_5 
       (.I0(\execute_engine[pc][31]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\FSM_sequential_execute_engine_reg[state][0] ),
        .O(\issue_engine_enabled.issue_engine[align]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \m_axi_araddr[31]_INST_0_i_4 
       (.I0(p_0_in),
        .I1(p_1_in__0),
        .I2(\w_pnt_reg[0]_0 ),
        .I3(\r_pnt_reg_n_0_[0] ),
        .O(\w_pnt_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg[0]_0 }),
        .DIA(wdata_i[1:0]),
        .DIB(wdata_i[3:2]),
        .DIC(wdata_i[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(clk_0[1:0]),
        .DOB(clk_0[3:2]),
        .DOC(clk_0[5:4]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] [0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg[0]_0 }),
        .DIA(wdata_i[13:12]),
        .DIB(wdata_i[15:14]),
        .DIC({1'b0,wdata_i[16]}),
        .DID({1'b0,1'b0}),
        .DOA(clk_0[13:12]),
        .DOB(clk_0[15:14]),
        .DOC({\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED [1],rdata_o}),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] [0]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg[0]_0 }),
        .DIA(wdata_i[7:6]),
        .DIB(wdata_i[9:8]),
        .DIC(wdata_i[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(clk_0[7:6]),
        .DOB(clk_0[9:8]),
        .DOC(clk_0[11:10]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] [0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \r_pnt[0]_i_1 
       (.I0(\r_pnt[1]_i_2_n_0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .O(r_nxt));
  LUT3 #(
    .INIT(8'h06)) 
    \r_pnt[0]_i_1__0 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I1(\r_pnt_reg[0]_1 ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .O(\r_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \r_pnt[1]_i_1 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\r_pnt[1]_i_2_n_0 ),
        .I3(p_1_in__0),
        .O(\r_pnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000003005F)) 
    \r_pnt[1]_i_2 
       (.I0(clk_1),
        .I1(\issue_engine[valid]1 ),
        .I2(\r_pnt_reg[1]_0 ),
        .I3(\r_pnt[1]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\r_pnt[1]_i_5_n_0 ),
        .O(\r_pnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000DC0054)) 
    \r_pnt[1]_i_2__0 
       (.I0(\r_pnt[1]_i_4_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(clk_1),
        .I3(\r_pnt_reg[1]_0 ),
        .I4(\issue_engine[valid]1 ),
        .I5(\r_pnt[1]_i_5_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \r_pnt[1]_i_4 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(p_1_in__0),
        .O(\r_pnt[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF08FFFFFFFF)) 
    \r_pnt[1]_i_5 
       (.I0(\csr[tdata1_rd] [0]),
        .I1(CO),
        .I2(\csr[tdata1_rd] [1]),
        .I3(\execute_engine[pc][31]_i_3_n_0 ),
        .I4(\FSM_sequential_execute_engine_reg[state][0] ),
        .I5(\r_pnt[1]_i_2_0 ),
        .O(\r_pnt[1]_i_5_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(r_nxt),
        .Q(\r_pnt_reg_n_0_[0] ));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[1]_i_1_n_0 ),
        .Q(p_1_in__0));
  LUT6 #(
    .INIT(64'h00000000FFFFFDFF)) 
    \trap_ctrl[exc_buf][0]_i_1 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\trap_ctrl[exc_buf][0]_i_2_n_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'h4544444445555555)) 
    \trap_ctrl[exc_buf][0]_i_2 
       (.I0(\trap_ctrl_reg[exc_buf][0] ),
        .I1(\issue_engine_enabled.issue_engine[align]_i_4_n_0 ),
        .I2(DOC),
        .I3(\issue_engine[valid]1 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o),
        .O(\trap_ctrl[exc_buf][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h31330200)) 
    \w_pnt[1]_i_1 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\fetch_engine_reg[restart]__0 ),
        .I2(\w_pnt_reg[1]_1 ),
        .I3(\ipb[we] [1]),
        .I4(p_0_in),
        .O(\w_pnt[1]_i_1_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt_reg[0]_1 ),
        .Q(\w_pnt_reg[0]_0 ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_1_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo_1
   (rdata_o0_out,
    \ipb[we] ,
    DOC,
    wdata_i,
    Q,
    pending_reg,
    \arbiter_reg[b_req] ,
    \fetch_engine_reg[pc][8] ,
    \fetch_engine_reg[pc][8]_0 ,
    \fetch_engine_reg[pc][11] ,
    \fetch_engine_reg[pc][9] ,
    \arbiter_reg[a_req] ,
    \fetch_engine_reg[pc][2] ,
    \fetch_engine_reg[pc][4] ,
    \fetch_engine_reg[pc][5] ,
    \fetch_engine_reg[pc][3] ,
    \fetch_engine_reg[pc][7] ,
    \fetch_engine_reg[pc][6] ,
    \fetch_engine_reg[pc][3]_0 ,
    \fetch_engine_reg[pc][2]_0 ,
    \fetch_engine_reg[pc][2]_1 ,
    \fetch_engine_reg[pc][5]_0 ,
    \fetch_engine_reg[pc][4]_0 ,
    \fetch_engine_reg[pc][3]_1 ,
    \issue_engine_enabled.issue_engine_reg[align] ,
    m_axi_wvalid,
    pending_reg_0,
    m_axi_awvalid,
    WEA,
    \bus_req_o_reg[ben][2] ,
    \bus_req_o_reg[ben][1] ,
    \bus_req_o_reg[ben][0] ,
    rden0,
    addr,
    \fetch_engine_reg[pc][15] ,
    \fetch_engine_reg[pc][17] ,
    \keeper_reg[busy] ,
    irq_active_reg,
    \fetch_engine_reg[pc][8]_1 ,
    \fetch_engine_reg[pc][3]_2 ,
    m_axi_rready,
    m_axi_bready,
    \dmem_req[stb] ,
    \bus_req_o_reg[rw] ,
    \bus_req_o_reg[data][0] ,
    \irq_pending_reg[0] ,
    \fetch_engine_reg[pc][8]_2 ,
    \fetch_engine_reg[pc][9]_0 ,
    \fetch_engine_reg[pc][10] ,
    \fetch_engine_reg[pc][11]_0 ,
    E,
    \fetch_engine_reg[pc][9]_1 ,
    \fetch_engine_reg[pc][8]_3 ,
    \fetch_engine_reg[pc][11]_1 ,
    \fetch_engine_reg[pc][11]_2 ,
    \iodev_req[3][stb] ,
    \dci[exception_ack] ,
    \debug_mode_enable.debug_ctrl_reg[running] ,
    ADDRARDADDR,
    \fetch_engine_reg[pc][17]_0 ,
    \dci[execute_ack] ,
    \fetch_engine_reg[pc][7]_0 ,
    \fetch_engine_reg[pc][6]_0 ,
    \dci[resume_ack] ,
    \dci[halt_ack] ,
    \debug_mode_enable.debug_ctrl_reg[running]_0 ,
    \dci_reg[data_reg][31] ,
    \fetch_engine_reg[pc][12] ,
    \fetch_engine_reg[pc][17]_1 ,
    \fetch_engine_reg[pc][6]_1 ,
    \fetch_engine_reg[pc][9]_2 ,
    \fetch_engine_reg[pc][2]_2 ,
    \w_pnt_reg[0]_0 ,
    \fetch_engine_reg[pc][2]_3 ,
    \rx_engine_reg[over] ,
    \fetch_engine_reg[pc][12]_0 ,
    \iodev_req[10][stb] ,
    \fetch_engine_reg[pc][11]_3 ,
    \fetch_engine_reg[pc][11]_4 ,
    \fetch_engine_reg[pc][11]_5 ,
    \bus_req_o_reg[rw]_0 ,
    \iodev_req[11][stb] ,
    m_axi_araddr,
    \fetch_engine_reg[pc][2]_4 ,
    \fetch_engine_reg[pc][14] ,
    port_sel_reg,
    \fetch_engine_reg[pc][16] ,
    \arbiter_reg[b_req]0 ,
    \fetch_engine_reg[pc][17]_2 ,
    \fetch_engine_reg[pc][14]_0 ,
    \ctrl_reg[lsu_req] ,
    \keeper_reg[err] ,
    \ctrl_nxt[rf_wb_en] ,
    \trap_ctrl_reg[exc_buf][5] ,
    \trap_ctrl_reg[env_pending] ,
    \trap_ctrl_reg[exc_buf][4] ,
    \FSM_sequential_execute_engine_reg[state][1] ,
    \r_pnt_reg[1]_0 ,
    \w_pnt_reg[0]_1 ,
    \issue_engine[valid]1 ,
    \issue_engine_enabled.issue_engine_reg[align]_0 ,
    CO,
    \fetch_engine_reg[restart] ,
    \FSM_sequential_fetch_engine_reg[state][1] ,
    \FSM_sequential_fetch_engine_reg[state][1]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_1 ,
    p_0_in__0,
    \issue_engine_enabled.issue_engine_reg[align]_2 ,
    \issue_engine_enabled.issue_engine_reg[align]_3 ,
    \issue_engine_enabled.issue_engine_reg[align]_4 ,
    D,
    clk,
    \main_rsp[data] ,
    \fetch_engine_reg[restart]__0 ,
    \r_pnt_reg[1]_1 ,
    \FSM_sequential_execute_engine_reg[state][0] ,
    \w_pnt_reg[0]_2 ,
    pending,
    \w_pnt_reg[0]_3 ,
    m_axi_rready_0,
    \arbiter_reg[a_req]__0 ,
    misaligned,
    arbiter_req_reg,
    \arbiter_reg[state] ,
    \execute_engine_reg[ir][15] ,
    \issue_engine_enabled.issue_engine_reg[align]__0 ,
    \FSM_sequential_execute_engine_reg[state][3]_i_7_0 ,
    \FSM_sequential_execute_engine_reg[state][3]_i_7_1 ,
    m_axi_wvalid_0,
    m_axi_awvalid_0,
    m_axi_wstrb,
    \m_axi_araddr[31] ,
    \m_axi_araddr[31]_0 ,
    \main_rsp[ack] ,
    \keeper[busy]1__1 ,
    \keeper_reg[busy]__0 ,
    irq_active_reg_0,
    p_3_in,
    p_2_in,
    \FSM_sequential_fetch_engine[state][1]_i_2_0 ,
    \FSM_sequential_fetch_engine[state][1]_i_2_1 ,
    \nclr_pending_reg[0] ,
    \dci[data_we] ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][6] ,
    data2,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][15] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    cpu_debug,
    empty,
    \bus_rsp_o_reg[data][15]_0 ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \tx_fifo[avail] ,
    \tx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o[data] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][7] ,
    \dm_ctrl_reg[pbuf_en]__0 ,
    \bus_rsp_o[data][31]_i_3_0 ,
    \main_rsp[err] ,
    \arbiter_reg[b_req]__0 ,
    \w_pnt_reg[0]_4 ,
    \w_pnt_reg[0]_5 ,
    \w_pnt_reg[0]_6 ,
    arbiter_req_reg_0,
    arbiter_req_reg_1,
    \fetch_engine_reg[state] ,
    \w_pnt_reg[0]_7 ,
    \ctrl_reg[rf_wb_en] ,
    \FSM_sequential_execute_engine[state][3]_i_8_0 ,
    \ctrl_reg[rf_wb_en]_0 ,
    \trap_ctrl_reg[env_pending]__0 ,
    \FSM_sequential_execute_engine_reg[state][3] ,
    \execute_engine_reg[ir][12] ,
    \execute_engine_reg[ir][30] ,
    \execute_engine_reg[ir][30]_0 ,
    \execute_engine[ir][26]_i_2_0 ,
    \execute_engine[ir][25]_i_2_0 ,
    \execute_engine[ir][12]_i_3_0 ,
    \execute_engine[ir][20]_i_2_0 ,
    \execute_engine[ir][15]_i_2_0 ,
    \execute_engine_reg[ir][2] ,
    \execute_engine[ir][7]_i_3_0 ,
    \execute_engine[ir][26]_i_2_1 ,
    \execute_engine_reg[ir][31] ,
    \execute_engine_reg[ir][1] ,
    \w_pnt_reg[0]_8 ,
    \FSM_sequential_fetch_engine_reg[state][0] ,
    \execute_engine_reg[ir][2]_0 ,
    rstn_sys);
  output [10:0]rdata_o0_out;
  output [1:0]\ipb[we] ;
  output [0:0]DOC;
  output [0:0]wdata_i;
  output [0:0]Q;
  output pending_reg;
  output \arbiter_reg[b_req] ;
  output [5:0]\fetch_engine_reg[pc][8] ;
  output \fetch_engine_reg[pc][8]_0 ;
  output \fetch_engine_reg[pc][11] ;
  output \fetch_engine_reg[pc][9] ;
  output \arbiter_reg[a_req] ;
  output \fetch_engine_reg[pc][2] ;
  output \fetch_engine_reg[pc][4] ;
  output \fetch_engine_reg[pc][5] ;
  output \fetch_engine_reg[pc][3] ;
  output \fetch_engine_reg[pc][7] ;
  output \fetch_engine_reg[pc][6] ;
  output \fetch_engine_reg[pc][3]_0 ;
  output \fetch_engine_reg[pc][2]_0 ;
  output \fetch_engine_reg[pc][2]_1 ;
  output \fetch_engine_reg[pc][5]_0 ;
  output \fetch_engine_reg[pc][4]_0 ;
  output \fetch_engine_reg[pc][3]_1 ;
  output \issue_engine_enabled.issue_engine_reg[align] ;
  output m_axi_wvalid;
  output pending_reg_0;
  output m_axi_awvalid;
  output [0:0]WEA;
  output [0:0]\bus_req_o_reg[ben][2] ;
  output [0:0]\bus_req_o_reg[ben][1] ;
  output [0:0]\bus_req_o_reg[ben][0] ;
  output rden0;
  output [6:0]addr;
  output \fetch_engine_reg[pc][15] ;
  output \fetch_engine_reg[pc][17] ;
  output \keeper_reg[busy] ;
  output irq_active_reg;
  output \fetch_engine_reg[pc][8]_1 ;
  output \fetch_engine_reg[pc][3]_2 ;
  output m_axi_rready;
  output m_axi_bready;
  output \dmem_req[stb] ;
  output \bus_req_o_reg[rw] ;
  output \bus_req_o_reg[data][0] ;
  output \irq_pending_reg[0] ;
  output \fetch_engine_reg[pc][8]_2 ;
  output \fetch_engine_reg[pc][9]_0 ;
  output \fetch_engine_reg[pc][10] ;
  output \fetch_engine_reg[pc][11]_0 ;
  output [0:0]E;
  output \fetch_engine_reg[pc][9]_1 ;
  output \fetch_engine_reg[pc][8]_3 ;
  output \fetch_engine_reg[pc][11]_1 ;
  output \fetch_engine_reg[pc][11]_2 ;
  output \iodev_req[3][stb] ;
  output \dci[exception_ack] ;
  output \debug_mode_enable.debug_ctrl_reg[running] ;
  output [1:0]ADDRARDADDR;
  output [9:0]\fetch_engine_reg[pc][17]_0 ;
  output \dci[execute_ack] ;
  output \fetch_engine_reg[pc][7]_0 ;
  output \fetch_engine_reg[pc][6]_0 ;
  output \dci[resume_ack] ;
  output \dci[halt_ack] ;
  output [0:0]\debug_mode_enable.debug_ctrl_reg[running]_0 ;
  output [30:0]\dci_reg[data_reg][31] ;
  output \fetch_engine_reg[pc][12] ;
  output [7:0]\fetch_engine_reg[pc][17]_1 ;
  output \fetch_engine_reg[pc][6]_1 ;
  output \fetch_engine_reg[pc][9]_2 ;
  output \fetch_engine_reg[pc][2]_2 ;
  output [0:0]\w_pnt_reg[0]_0 ;
  output [0:0]\fetch_engine_reg[pc][2]_3 ;
  output [17:0]\rx_engine_reg[over] ;
  output \fetch_engine_reg[pc][12]_0 ;
  output \iodev_req[10][stb] ;
  output [0:0]\fetch_engine_reg[pc][11]_3 ;
  output [0:0]\fetch_engine_reg[pc][11]_4 ;
  output [1:0]\fetch_engine_reg[pc][11]_5 ;
  output [31:0]\bus_req_o_reg[rw]_0 ;
  output \iodev_req[11][stb] ;
  output [14:0]m_axi_araddr;
  output \fetch_engine_reg[pc][2]_4 ;
  output [5:0]\fetch_engine_reg[pc][14] ;
  output port_sel_reg;
  output \fetch_engine_reg[pc][16] ;
  output \arbiter_reg[b_req]0 ;
  output [3:0]\fetch_engine_reg[pc][17]_2 ;
  output [3:0]\fetch_engine_reg[pc][14]_0 ;
  output \ctrl_reg[lsu_req] ;
  output [0:0]\keeper_reg[err] ;
  output \ctrl_nxt[rf_wb_en] ;
  output \trap_ctrl_reg[exc_buf][5] ;
  output \trap_ctrl_reg[env_pending] ;
  output \trap_ctrl_reg[exc_buf][4] ;
  output \FSM_sequential_execute_engine_reg[state][1] ;
  output \r_pnt_reg[1]_0 ;
  output \w_pnt_reg[0]_1 ;
  output \issue_engine[valid]1 ;
  output \issue_engine_enabled.issue_engine_reg[align]_0 ;
  output [0:0]CO;
  output \fetch_engine_reg[restart] ;
  output \FSM_sequential_fetch_engine_reg[state][1] ;
  output \FSM_sequential_fetch_engine_reg[state][1]_0 ;
  output [31:0]\issue_engine_enabled.issue_engine_reg[align]_1 ;
  output p_0_in__0;
  output \issue_engine_enabled.issue_engine_reg[align]_2 ;
  output \issue_engine_enabled.issue_engine_reg[align]_3 ;
  output \issue_engine_enabled.issue_engine_reg[align]_4 ;
  input [0:0]D;
  input clk;
  input [15:0]\main_rsp[data] ;
  input \fetch_engine_reg[restart]__0 ;
  input \r_pnt_reg[1]_1 ;
  input \FSM_sequential_execute_engine_reg[state][0] ;
  input \w_pnt_reg[0]_2 ;
  input pending;
  input \w_pnt_reg[0]_3 ;
  input m_axi_rready_0;
  input \arbiter_reg[a_req]__0 ;
  input misaligned;
  input arbiter_req_reg;
  input [1:0]\arbiter_reg[state] ;
  input [15:0]\execute_engine_reg[ir][15] ;
  input \issue_engine_enabled.issue_engine_reg[align]__0 ;
  input [30:0]\FSM_sequential_execute_engine_reg[state][3]_i_7_0 ;
  input [30:0]\FSM_sequential_execute_engine_reg[state][3]_i_7_1 ;
  input m_axi_wvalid_0;
  input m_axi_awvalid_0;
  input [3:0]m_axi_wstrb;
  input [30:0]\m_axi_araddr[31] ;
  input [29:0]\m_axi_araddr[31]_0 ;
  input \main_rsp[ack] ;
  input \keeper[busy]1__1 ;
  input \keeper_reg[busy]__0 ;
  input [0:0]irq_active_reg_0;
  input [0:0]p_3_in;
  input [0:0]p_2_in;
  input \FSM_sequential_fetch_engine[state][1]_i_2_0 ;
  input \FSM_sequential_fetch_engine[state][1]_i_2_1 ;
  input [0:0]\nclr_pending_reg[0] ;
  input \dci[data_we] ;
  input \bus_rsp_o_reg[data][0] ;
  input [29:0]\bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][1] ;
  input [5:0]\bus_rsp_o_reg[data][31]_0 ;
  input [6:0]\bus_rsp_o_reg[data][31]_1 ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5] ;
  input \bus_rsp_o_reg[data][6] ;
  input [0:0]data2;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][15] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input cpu_debug;
  input empty;
  input [7:0]\bus_rsp_o_reg[data][15]_0 ;
  input \rx_fifo[avail] ;
  input \rx_fifo[free] ;
  input \tx_fifo[avail] ;
  input \tx_fifo[free] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input [31:0]\bus_rsp_o[data] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][7] ;
  input \dm_ctrl_reg[pbuf_en]__0 ;
  input [0:0]\bus_rsp_o[data][31]_i_3_0 ;
  input \main_rsp[err] ;
  input \arbiter_reg[b_req]__0 ;
  input \w_pnt_reg[0]_4 ;
  input \w_pnt_reg[0]_5 ;
  input \w_pnt_reg[0]_6 ;
  input arbiter_req_reg_0;
  input arbiter_req_reg_1;
  input [1:0]\fetch_engine_reg[state] ;
  input \w_pnt_reg[0]_7 ;
  input \ctrl_reg[rf_wb_en] ;
  input [9:0]\FSM_sequential_execute_engine[state][3]_i_8_0 ;
  input \ctrl_reg[rf_wb_en]_0 ;
  input \trap_ctrl_reg[env_pending]__0 ;
  input [3:0]\FSM_sequential_execute_engine_reg[state][3] ;
  input \execute_engine_reg[ir][12] ;
  input \execute_engine_reg[ir][30] ;
  input \execute_engine_reg[ir][30]_0 ;
  input \execute_engine[ir][26]_i_2_0 ;
  input \execute_engine[ir][25]_i_2_0 ;
  input \execute_engine[ir][12]_i_3_0 ;
  input \execute_engine[ir][20]_i_2_0 ;
  input \execute_engine[ir][15]_i_2_0 ;
  input \execute_engine_reg[ir][2] ;
  input \execute_engine[ir][7]_i_3_0 ;
  input \execute_engine[ir][26]_i_2_1 ;
  input \execute_engine_reg[ir][31] ;
  input \execute_engine_reg[ir][1] ;
  input \w_pnt_reg[0]_8 ;
  input \FSM_sequential_fetch_engine_reg[state][0] ;
  input \execute_engine_reg[ir][2]_0 ;
  input rstn_sys;

  wire [1:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DOC;
  wire [0:0]E;
  wire \FSM_sequential_execute_engine[state][3]_i_16_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_17_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_18_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_19_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_23_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_24_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_25_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_26_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_27_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_28_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_29_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_30_n_0 ;
  wire [9:0]\FSM_sequential_execute_engine[state][3]_i_8_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0] ;
  wire \FSM_sequential_execute_engine_reg[state][1] ;
  wire [3:0]\FSM_sequential_execute_engine_reg[state][3] ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_15_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_15_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_15_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_15_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_22_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_22_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_22_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_22_n_3 ;
  wire [30:0]\FSM_sequential_execute_engine_reg[state][3]_i_7_0 ;
  wire [30:0]\FSM_sequential_execute_engine_reg[state][3]_i_7_1 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_7_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_i_7_n_3 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2_1 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_3_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_5_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_6_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_7_n_0 ;
  wire \FSM_sequential_fetch_engine_reg[state][0] ;
  wire \FSM_sequential_fetch_engine_reg[state][1] ;
  wire \FSM_sequential_fetch_engine_reg[state][1]_0 ;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [6:0]addr;
  wire \arbiter[b_req]_i_3_n_0 ;
  wire \arbiter_reg[a_req] ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire arbiter_req_reg;
  wire arbiter_req_reg_0;
  wire arbiter_req_reg_1;
  wire [0:0]\bus_req_o_reg[ben][0] ;
  wire [0:0]\bus_req_o_reg[ben][1] ;
  wire [0:0]\bus_req_o_reg[ben][2] ;
  wire \bus_req_o_reg[data][0] ;
  wire \bus_req_o_reg[rw] ;
  wire [31:0]\bus_req_o_reg[rw]_0 ;
  wire \bus_rsp_o[ack]_i_2_n_0 ;
  wire [31:0]\bus_rsp_o[data] ;
  wire \bus_rsp_o[data][10]_i_2_n_0 ;
  wire \bus_rsp_o[data][10]_i_3_n_0 ;
  wire \bus_rsp_o[data][10]_i_6_n_0 ;
  wire \bus_rsp_o[data][10]_i_7_n_0 ;
  wire \bus_rsp_o[data][11]_i_3_n_0 ;
  wire \bus_rsp_o[data][12]_i_2_n_0 ;
  wire \bus_rsp_o[data][13]_i_2_n_0 ;
  wire \bus_rsp_o[data][13]_i_3_n_0 ;
  wire \bus_rsp_o[data][14]_i_2_n_0 ;
  wire \bus_rsp_o[data][18]_i_2__1_n_0 ;
  wire \bus_rsp_o[data][18]_i_3_n_0 ;
  wire \bus_rsp_o[data][18]_i_4_n_0 ;
  wire \bus_rsp_o[data][18]_i_5_n_0 ;
  wire \bus_rsp_o[data][1]_i_2__1_n_0 ;
  wire \bus_rsp_o[data][20]_i_2_n_0 ;
  wire \bus_rsp_o[data][20]_i_3_n_0 ;
  wire \bus_rsp_o[data][21]_i_2_n_0 ;
  wire \bus_rsp_o[data][21]_i_3_n_0 ;
  wire \bus_rsp_o[data][24]_i_2__0_n_0 ;
  wire \bus_rsp_o[data][24]_i_4_n_0 ;
  wire \bus_rsp_o[data][25]_i_2__0_n_0 ;
  wire \bus_rsp_o[data][25]_i_2__1_n_0 ;
  wire \bus_rsp_o[data][26]_i_2_n_0 ;
  wire \bus_rsp_o[data][26]_i_3_n_0 ;
  wire \bus_rsp_o[data][27]_i_2_n_0 ;
  wire \bus_rsp_o[data][2]_i_2_n_0 ;
  wire \bus_rsp_o[data][30]_i_2_n_0 ;
  wire \bus_rsp_o[data][31]_i_10_n_0 ;
  wire [0:0]\bus_rsp_o[data][31]_i_3_0 ;
  wire \bus_rsp_o[data][31]_i_3_n_0 ;
  wire \bus_rsp_o[data][31]_i_4_n_0 ;
  wire \bus_rsp_o[data][31]_i_5_n_0 ;
  wire \bus_rsp_o[data][31]_i_6_n_0 ;
  wire \bus_rsp_o[data][31]_i_7_n_0 ;
  wire \bus_rsp_o[data][31]_i_8_n_0 ;
  wire \bus_rsp_o[data][31]_i_9_n_0 ;
  wire \bus_rsp_o[data][3]_i_2_n_0 ;
  wire \bus_rsp_o[data][4]_i_2_n_0 ;
  wire \bus_rsp_o[data][5]_i_2_n_0 ;
  wire \bus_rsp_o[data][6]_i_2_n_0 ;
  wire \bus_rsp_o[data][7]_i_2__1_n_0 ;
  wire \bus_rsp_o[data][7]_i_3__0_n_0 ;
  wire \bus_rsp_o[data][7]_i_4__0_n_0 ;
  wire \bus_rsp_o[data][8]_i_3_n_0 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][15] ;
  wire [7:0]\bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire [29:0]\bus_rsp_o_reg[data][31] ;
  wire [5:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [6:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][4] ;
  wire \bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][6] ;
  wire \bus_rsp_o_reg[data][7] ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire clk;
  wire \core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]00_out ;
  wire cpu_debug;
  wire \ctrl_nxt[rf_wb_en] ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[lsu_req] ;
  wire \ctrl_reg[rf_wb_en] ;
  wire \ctrl_reg[rf_wb_en]_0 ;
  wire [0:0]data2;
  wire \dci[data_we] ;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[halt_ack] ;
  wire \dci[resume_ack] ;
  wire [30:0]\dci_reg[data_reg][31] ;
  wire \debug_mode_enable.debug_ctrl_reg[running] ;
  wire [0:0]\debug_mode_enable.debug_ctrl_reg[running]_0 ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire \dmem_req[stb] ;
  wire \dout[7]_i_3_n_0 ;
  wire empty;
  wire \execute_engine[ir][0]_i_2_n_0 ;
  wire \execute_engine[ir][0]_i_3_n_0 ;
  wire \execute_engine[ir][0]_i_4_n_0 ;
  wire \execute_engine[ir][10]_i_3_n_0 ;
  wire \execute_engine[ir][10]_i_4_n_0 ;
  wire \execute_engine[ir][11]_i_3_n_0 ;
  wire \execute_engine[ir][12]_i_3_0 ;
  wire \execute_engine[ir][12]_i_3_n_0 ;
  wire \execute_engine[ir][12]_i_4_n_0 ;
  wire \execute_engine[ir][12]_i_5_n_0 ;
  wire \execute_engine[ir][12]_i_7_n_0 ;
  wire \execute_engine[ir][13]_i_3_n_0 ;
  wire \execute_engine[ir][13]_i_4_n_0 ;
  wire \execute_engine[ir][13]_i_5_n_0 ;
  wire \execute_engine[ir][14]_i_3_n_0 ;
  wire \execute_engine[ir][14]_i_4_n_0 ;
  wire \execute_engine[ir][15]_i_2_0 ;
  wire \execute_engine[ir][15]_i_3_n_0 ;
  wire \execute_engine[ir][15]_i_4_n_0 ;
  wire \execute_engine[ir][15]_i_5_n_0 ;
  wire \execute_engine[ir][16]_i_3_n_0 ;
  wire \execute_engine[ir][16]_i_4_n_0 ;
  wire \execute_engine[ir][16]_i_5_n_0 ;
  wire \execute_engine[ir][16]_i_6_n_0 ;
  wire \execute_engine[ir][16]_i_7_n_0 ;
  wire \execute_engine[ir][17]_i_3_n_0 ;
  wire \execute_engine[ir][17]_i_4_n_0 ;
  wire \execute_engine[ir][18]_i_3_n_0 ;
  wire \execute_engine[ir][18]_i_4_n_0 ;
  wire \execute_engine[ir][19]_i_3_n_0 ;
  wire \execute_engine[ir][19]_i_4_n_0 ;
  wire \execute_engine[ir][19]_i_5_n_0 ;
  wire \execute_engine[ir][19]_i_6_n_0 ;
  wire \execute_engine[ir][1]_i_4_n_0 ;
  wire \execute_engine[ir][1]_i_5_n_0 ;
  wire \execute_engine[ir][20]_i_2_0 ;
  wire \execute_engine[ir][20]_i_3_n_0 ;
  wire \execute_engine[ir][20]_i_4_n_0 ;
  wire \execute_engine[ir][20]_i_5_n_0 ;
  wire \execute_engine[ir][21]_i_3_n_0 ;
  wire \execute_engine[ir][21]_i_4_n_0 ;
  wire \execute_engine[ir][22]_i_3_n_0 ;
  wire \execute_engine[ir][22]_i_4_n_0 ;
  wire \execute_engine[ir][22]_i_5_n_0 ;
  wire \execute_engine[ir][23]_i_3_n_0 ;
  wire \execute_engine[ir][23]_i_4_n_0 ;
  wire \execute_engine[ir][23]_i_5_n_0 ;
  wire \execute_engine[ir][23]_i_6_n_0 ;
  wire \execute_engine[ir][24]_i_3_n_0 ;
  wire \execute_engine[ir][24]_i_4_n_0 ;
  wire \execute_engine[ir][24]_i_5_n_0 ;
  wire \execute_engine[ir][24]_i_6_n_0 ;
  wire \execute_engine[ir][24]_i_7_n_0 ;
  wire \execute_engine[ir][24]_i_8_n_0 ;
  wire \execute_engine[ir][25]_i_2_0 ;
  wire \execute_engine[ir][25]_i_3_n_0 ;
  wire \execute_engine[ir][25]_i_4_n_0 ;
  wire \execute_engine[ir][25]_i_5_n_0 ;
  wire \execute_engine[ir][25]_i_7_n_0 ;
  wire \execute_engine[ir][26]_i_10_n_0 ;
  wire \execute_engine[ir][26]_i_12_n_0 ;
  wire \execute_engine[ir][26]_i_2_0 ;
  wire \execute_engine[ir][26]_i_2_1 ;
  wire \execute_engine[ir][26]_i_3_n_0 ;
  wire \execute_engine[ir][26]_i_4_n_0 ;
  wire \execute_engine[ir][26]_i_5_n_0 ;
  wire \execute_engine[ir][26]_i_6_n_0 ;
  wire \execute_engine[ir][26]_i_8_n_0 ;
  wire \execute_engine[ir][27]_i_3_n_0 ;
  wire \execute_engine[ir][27]_i_4_n_0 ;
  wire \execute_engine[ir][27]_i_5_n_0 ;
  wire \execute_engine[ir][27]_i_7_n_0 ;
  wire \execute_engine[ir][28]_i_3_n_0 ;
  wire \execute_engine[ir][28]_i_4_n_0 ;
  wire \execute_engine[ir][28]_i_5_n_0 ;
  wire \execute_engine[ir][28]_i_6_n_0 ;
  wire \execute_engine[ir][29]_i_3_n_0 ;
  wire \execute_engine[ir][29]_i_5_n_0 ;
  wire \execute_engine[ir][2]_i_4_n_0 ;
  wire \execute_engine[ir][2]_i_5_n_0 ;
  wire \execute_engine[ir][2]_i_6_n_0 ;
  wire \execute_engine[ir][30]_i_3_n_0 ;
  wire \execute_engine[ir][30]_i_4_n_0 ;
  wire \execute_engine[ir][30]_i_7_n_0 ;
  wire \execute_engine[ir][31]_i_6_n_0 ;
  wire \execute_engine[ir][31]_i_7_n_0 ;
  wire \execute_engine[ir][31]_i_8_n_0 ;
  wire \execute_engine[ir][31]_i_9_n_0 ;
  wire \execute_engine[ir][4]_i_3_n_0 ;
  wire \execute_engine[ir][4]_i_4_n_0 ;
  wire \execute_engine[ir][5]_i_3_n_0 ;
  wire \execute_engine[ir][6]_i_3_n_0 ;
  wire \execute_engine[ir][7]_i_3_0 ;
  wire \execute_engine[ir][7]_i_3_n_0 ;
  wire \execute_engine[ir][7]_i_5_n_0 ;
  wire \execute_engine[ir][7]_i_6_n_0 ;
  wire \execute_engine[ir][7]_i_7_n_0 ;
  wire \execute_engine[ir][8]_i_3_n_0 ;
  wire \execute_engine[ir][8]_i_4_n_0 ;
  wire \execute_engine[ir][8]_i_5_n_0 ;
  wire \execute_engine[ir][9]_i_3_n_0 ;
  wire \execute_engine[ir][9]_i_4_n_0 ;
  wire \execute_engine_reg[ir][12] ;
  wire [15:0]\execute_engine_reg[ir][15] ;
  wire \execute_engine_reg[ir][1] ;
  wire \execute_engine_reg[ir][2] ;
  wire \execute_engine_reg[ir][2]_0 ;
  wire \execute_engine_reg[ir][30] ;
  wire \execute_engine_reg[ir][30]_0 ;
  wire \execute_engine_reg[ir][31] ;
  wire \execute_engine_reg[ir][7]_i_4_n_0 ;
  wire \fetch_engine_reg[pc][10] ;
  wire \fetch_engine_reg[pc][11] ;
  wire \fetch_engine_reg[pc][11]_0 ;
  wire \fetch_engine_reg[pc][11]_1 ;
  wire \fetch_engine_reg[pc][11]_2 ;
  wire [0:0]\fetch_engine_reg[pc][11]_3 ;
  wire [0:0]\fetch_engine_reg[pc][11]_4 ;
  wire [1:0]\fetch_engine_reg[pc][11]_5 ;
  wire \fetch_engine_reg[pc][12] ;
  wire \fetch_engine_reg[pc][12]_0 ;
  wire [5:0]\fetch_engine_reg[pc][14] ;
  wire [3:0]\fetch_engine_reg[pc][14]_0 ;
  wire \fetch_engine_reg[pc][15] ;
  wire \fetch_engine_reg[pc][16] ;
  wire \fetch_engine_reg[pc][17] ;
  wire [9:0]\fetch_engine_reg[pc][17]_0 ;
  wire [7:0]\fetch_engine_reg[pc][17]_1 ;
  wire [3:0]\fetch_engine_reg[pc][17]_2 ;
  wire \fetch_engine_reg[pc][2] ;
  wire \fetch_engine_reg[pc][2]_0 ;
  wire \fetch_engine_reg[pc][2]_1 ;
  wire \fetch_engine_reg[pc][2]_2 ;
  wire [0:0]\fetch_engine_reg[pc][2]_3 ;
  wire \fetch_engine_reg[pc][2]_4 ;
  wire \fetch_engine_reg[pc][3] ;
  wire \fetch_engine_reg[pc][3]_0 ;
  wire \fetch_engine_reg[pc][3]_1 ;
  wire \fetch_engine_reg[pc][3]_2 ;
  wire \fetch_engine_reg[pc][4] ;
  wire \fetch_engine_reg[pc][4]_0 ;
  wire \fetch_engine_reg[pc][5] ;
  wire \fetch_engine_reg[pc][5]_0 ;
  wire \fetch_engine_reg[pc][6] ;
  wire \fetch_engine_reg[pc][6]_0 ;
  wire \fetch_engine_reg[pc][6]_1 ;
  wire \fetch_engine_reg[pc][7] ;
  wire \fetch_engine_reg[pc][7]_0 ;
  wire [5:0]\fetch_engine_reg[pc][8] ;
  wire \fetch_engine_reg[pc][8]_0 ;
  wire \fetch_engine_reg[pc][8]_1 ;
  wire \fetch_engine_reg[pc][8]_2 ;
  wire \fetch_engine_reg[pc][8]_3 ;
  wire \fetch_engine_reg[pc][9] ;
  wire \fetch_engine_reg[pc][9]_0 ;
  wire \fetch_engine_reg[pc][9]_1 ;
  wire \fetch_engine_reg[pc][9]_2 ;
  wire \fetch_engine_reg[restart] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\fetch_engine_reg[state] ;
  wire \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[3][stb] ;
  wire [1:0]\ipb[we] ;
  wire irq_active_reg;
  wire [0:0]irq_active_reg_0;
  wire \irq_pending_reg[0] ;
  wire [31:1]\issue_engine[ci_i32] ;
  wire \issue_engine[valid]1 ;
  wire \issue_engine_enabled.issue_engine_reg[align] ;
  wire \issue_engine_enabled.issue_engine_reg[align]_0 ;
  wire [31:0]\issue_engine_enabled.issue_engine_reg[align]_1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_2 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_3 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_4 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire \keeper[busy]1__1 ;
  wire \keeper_reg[busy] ;
  wire \keeper_reg[busy]__0 ;
  wire [0:0]\keeper_reg[err] ;
  wire [14:0]m_axi_araddr;
  wire [30:0]\m_axi_araddr[31] ;
  wire [29:0]\m_axi_araddr[31]_0 ;
  wire \m_axi_araddr[31]_INST_0_i_3_n_0 ;
  wire m_axi_awvalid;
  wire m_axi_awvalid_0;
  wire m_axi_awvalid_INST_0_i_10_n_0;
  wire m_axi_awvalid_INST_0_i_11_n_0;
  wire m_axi_awvalid_INST_0_i_12_n_0;
  wire m_axi_awvalid_INST_0_i_13_n_0;
  wire m_axi_awvalid_INST_0_i_14_n_0;
  wire m_axi_awvalid_INST_0_i_15_n_0;
  wire m_axi_awvalid_INST_0_i_16_n_0;
  wire m_axi_awvalid_INST_0_i_17_n_0;
  wire m_axi_awvalid_INST_0_i_18_n_0;
  wire m_axi_awvalid_INST_0_i_19_n_0;
  wire m_axi_awvalid_INST_0_i_20_n_0;
  wire m_axi_awvalid_INST_0_i_3_n_0;
  wire m_axi_awvalid_INST_0_i_7_n_0;
  wire m_axi_awvalid_INST_0_i_8_n_0;
  wire m_axi_awvalid_INST_0_i_9_n_0;
  wire m_axi_bready;
  wire m_axi_rready;
  wire m_axi_rready_0;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire m_axi_wvalid_0;
  wire \main_rsp[ack] ;
  wire [15:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_2_n_0 ;
  wire misaligned;
  wire \mtime_we[1]_i_2_n_0 ;
  wire [0:0]\nclr_pending_reg[0] ;
  wire \neorv32_bus_gateway_inst/p_0_in3_in ;
  wire \neorv32_bus_gateway_inst/port_sel__34 ;
  wire p_0_in;
  wire p_0_in__0;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire pending;
  wire pending_reg;
  wire pending_reg_0;
  wire port_sel_reg;
  wire \r_pnt[1]_i_1__0_n_0 ;
  wire \r_pnt_reg[1]_0 ;
  wire \r_pnt_reg[1]_1 ;
  wire \r_pnt_reg_n_0_[1] ;
  wire [10:0]rdata_o0_out;
  wire rden0;
  wire rstn_sys;
  wire [17:0]\rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \trap_ctrl_reg[env_pending] ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire \trap_ctrl_reg[exc_buf][4] ;
  wire \trap_ctrl_reg[exc_buf][5] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire \w_pnt[0]_i_1__0_n_0 ;
  wire \w_pnt[0]_i_3_n_0 ;
  wire \w_pnt[1]_i_1__0_n_0 ;
  wire [0:0]\w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[0]_2 ;
  wire \w_pnt_reg[0]_3 ;
  wire \w_pnt_reg[0]_4 ;
  wire \w_pnt_reg[0]_5 ;
  wire \w_pnt_reg[0]_6 ;
  wire \w_pnt_reg[0]_7 ;
  wire \w_pnt_reg[0]_8 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire \wb_core[ack]3_out ;
  wire [0:0]wdata_i;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][3]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][3]_i_22_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_execute_engine_reg[state][3]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][3]_i_7_O_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_execute_engine[state][3]_i_16 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [30]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [30]),
        .O(\FSM_sequential_execute_engine[state][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_17 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [29]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [29]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [27]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [27]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [28]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [28]),
        .O(\FSM_sequential_execute_engine[state][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_18 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [24]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [24]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [25]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [25]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [26]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [26]),
        .O(\FSM_sequential_execute_engine[state][3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_execute_engine[state][3]_i_19 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_8_0 [8]),
        .I1(\FSM_sequential_execute_engine[state][3]_i_8_0 [9]),
        .O(\FSM_sequential_execute_engine[state][3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_execute_engine[state][3]_i_20 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_8_0 [3]),
        .I1(\FSM_sequential_execute_engine[state][3]_i_8_0 [2]),
        .O(\trap_ctrl_reg[exc_buf][4] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_23 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [23]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [23]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [21]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [21]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [22]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [22]),
        .O(\FSM_sequential_execute_engine[state][3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_24 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [20]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [20]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [18]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [18]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [19]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [19]),
        .O(\FSM_sequential_execute_engine[state][3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_25 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [15]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [15]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [16]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [16]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [17]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [17]),
        .O(\FSM_sequential_execute_engine[state][3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_26 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [14]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [14]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [12]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [12]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [13]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [13]),
        .O(\FSM_sequential_execute_engine[state][3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_27 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [9]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [9]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [10]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [10]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [11]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [11]),
        .O(\FSM_sequential_execute_engine[state][3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_28 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [6]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [6]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [7]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [7]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [8]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [8]),
        .O(\FSM_sequential_execute_engine[state][3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_29 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [5]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [5]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [4]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [4]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [3]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [3]),
        .O(\FSM_sequential_execute_engine[state][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][3]_i_30 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [2]),
        .I1(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [2]),
        .I2(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [0]),
        .I3(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [0]),
        .I4(\FSM_sequential_execute_engine_reg[state][3]_i_7_1 [1]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_i_7_0 [1]),
        .O(\FSM_sequential_execute_engine[state][3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABABA)) 
    \FSM_sequential_execute_engine[state][3]_i_4 
       (.I0(\FSM_sequential_execute_engine_reg[state][0] ),
        .I1(\arbiter_reg[b_req] ),
        .I2(\w_pnt_reg[0]_2 ),
        .I3(pending),
        .I4(\wb_core[ack]3_out ),
        .I5(\w_pnt_reg[0]_3 ),
        .O(pending_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \FSM_sequential_execute_engine[state][3]_i_8 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_19_n_0 ),
        .I2(\FSM_sequential_execute_engine[state][3]_i_8_0 [0]),
        .I3(\trap_ctrl_reg[exc_buf][4] ),
        .I4(\FSM_sequential_execute_engine[state][3]_i_8_0 [1]),
        .I5(\trap_ctrl_reg[exc_buf][5] ),
        .O(\trap_ctrl_reg[env_pending] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_execute_engine[state][3]_i_9 
       (.I0(\FSM_sequential_execute_engine_reg[state][3] [1]),
        .I1(\FSM_sequential_execute_engine_reg[state][3] [0]),
        .I2(\FSM_sequential_execute_engine_reg[state][3] [2]),
        .I3(\FSM_sequential_execute_engine_reg[state][3] [3]),
        .O(\FSM_sequential_execute_engine_reg[state][1] ));
  CARRY4 \FSM_sequential_execute_engine_reg[state][3]_i_15 
       (.CI(\FSM_sequential_execute_engine_reg[state][3]_i_22_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][3]_i_15_n_0 ,\FSM_sequential_execute_engine_reg[state][3]_i_15_n_1 ,\FSM_sequential_execute_engine_reg[state][3]_i_15_n_2 ,\FSM_sequential_execute_engine_reg[state][3]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][3]_i_15_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][3]_i_23_n_0 ,\FSM_sequential_execute_engine[state][3]_i_24_n_0 ,\FSM_sequential_execute_engine[state][3]_i_25_n_0 ,\FSM_sequential_execute_engine[state][3]_i_26_n_0 }));
  CARRY4 \FSM_sequential_execute_engine_reg[state][3]_i_22 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][3]_i_22_n_0 ,\FSM_sequential_execute_engine_reg[state][3]_i_22_n_1 ,\FSM_sequential_execute_engine_reg[state][3]_i_22_n_2 ,\FSM_sequential_execute_engine_reg[state][3]_i_22_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][3]_i_22_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][3]_i_27_n_0 ,\FSM_sequential_execute_engine[state][3]_i_28_n_0 ,\FSM_sequential_execute_engine[state][3]_i_29_n_0 ,\FSM_sequential_execute_engine[state][3]_i_30_n_0 }));
  CARRY4 \FSM_sequential_execute_engine_reg[state][3]_i_7 
       (.CI(\FSM_sequential_execute_engine_reg[state][3]_i_15_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][3]_i_7_CO_UNCONNECTED [3],CO,\FSM_sequential_execute_engine_reg[state][3]_i_7_n_2 ,\FSM_sequential_execute_engine_reg[state][3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][3]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_execute_engine[state][3]_i_16_n_0 ,\FSM_sequential_execute_engine[state][3]_i_17_n_0 ,\FSM_sequential_execute_engine[state][3]_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hF35FF00F)) 
    \FSM_sequential_fetch_engine[state][0]_i_1 
       (.I0(\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[state] [1]),
        .I3(\fetch_engine_reg[state] [0]),
        .I4(\FSM_sequential_fetch_engine_reg[state][0] ),
        .O(\FSM_sequential_fetch_engine_reg[state][1] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0CA0)) 
    \FSM_sequential_fetch_engine[state][1]_i_1 
       (.I0(\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[state] [1]),
        .I3(\fetch_engine_reg[state] [0]),
        .O(\FSM_sequential_fetch_engine_reg[state][1]_0 ));
  LUT6 #(
    .INIT(64'h00000015FFFFFFFF)) 
    \FSM_sequential_fetch_engine[state][1]_i_2 
       (.I0(\w_pnt_reg[0]_2 ),
        .I1(pending),
        .I2(\wb_core[ack]3_out ),
        .I3(\w_pnt_reg[0]_3 ),
        .I4(\main_rsp[err] ),
        .I5(\arbiter_reg[b_req] ),
        .O(\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h0000F66F)) 
    \FSM_sequential_fetch_engine[state][1]_i_3 
       (.I0(Q),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(\w_pnt_reg[0]_5 ),
        .O(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0C00AAAA0800)) 
    \FSM_sequential_fetch_engine[state][1]_i_4 
       (.I0(\FSM_sequential_fetch_engine[state][1]_i_2_0 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_5_n_0 ),
        .I2(\neorv32_bus_gateway_inst/port_sel__34 ),
        .I3(\arbiter_reg[a_req] ),
        .I4(pending),
        .I5(\FSM_sequential_fetch_engine[state][1]_i_2_1 ),
        .O(\wb_core[ack]3_out ));
  LUT6 #(
    .INIT(64'h007F7F7F7F7F7F7F)) 
    \FSM_sequential_fetch_engine[state][1]_i_5 
       (.I0(m_axi_awvalid_INST_0_i_11_n_0),
        .I1(m_axi_awvalid_INST_0_i_10_n_0),
        .I2(\FSM_sequential_fetch_engine[state][1]_i_6_n_0 ),
        .I3(m_axi_awvalid_INST_0_i_9_n_0),
        .I4(m_axi_awvalid_INST_0_i_8_n_0),
        .I5(\FSM_sequential_fetch_engine[state][1]_i_7_n_0 ),
        .O(\FSM_sequential_fetch_engine[state][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_fetch_engine[state][1]_i_6 
       (.I0(\fetch_engine_reg[pc][15] ),
        .I1(\fetch_engine_reg[pc][16] ),
        .I2(\fetch_engine_reg[pc][17] ),
        .O(\FSM_sequential_fetch_engine[state][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000023)) 
    \FSM_sequential_fetch_engine[state][1]_i_7 
       (.I0(m_axi_araddr[5]),
        .I1(m_axi_araddr[6]),
        .I2(m_axi_araddr[4]),
        .I3(m_axi_araddr[1]),
        .I4(m_axi_araddr[2]),
        .I5(m_axi_araddr[3]),
        .O(\FSM_sequential_fetch_engine[state][1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \arbiter[b_req]_i_1 
       (.I0(\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]00_out ),
        .I1(\arbiter_reg[state] [1]),
        .O(\arbiter_reg[b_req]0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEAEAEE)) 
    \arbiter[b_req]_i_2 
       (.I0(\arbiter_reg[b_req]__0 ),
        .I1(\w_pnt_reg[0]_4 ),
        .I2(\arbiter[b_req]_i_3_n_0 ),
        .I3(\r_pnt_reg_n_0_[1] ),
        .I4(p_0_in),
        .I5(\w_pnt_reg[0]_5 ),
        .O(\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]00_out ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \arbiter[b_req]_i_3 
       (.I0(Q),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(\arbiter[b_req]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3303AAAA)) 
    arbiter_req_i_1
       (.I0(arbiter_req_reg),
        .I1(arbiter_req_reg_0),
        .I2(\main_rsp[ack] ),
        .I3(\arbiter_reg[b_req] ),
        .I4(arbiter_req_reg_1),
        .O(\ctrl_reg[lsu_req] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[ack]_i_1 
       (.I0(\arbiter_reg[a_req] ),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .O(\dmem_req[stb] ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \bus_rsp_o[ack]_i_1__0 
       (.I0(\fetch_engine_reg[pc][8]_2 ),
        .I1(\fetch_engine_reg[pc][9]_0 ),
        .I2(\fetch_engine_reg[pc][10] ),
        .I3(\fetch_engine_reg[pc][11]_0 ),
        .I4(\bus_rsp_o[ack]_i_2_n_0 ),
        .O(\fetch_engine_reg[pc][8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \bus_rsp_o[ack]_i_1__1 
       (.I0(addr[3]),
        .I1(\fetch_engine_reg[pc][8]_2 ),
        .I2(\fetch_engine_reg[pc][9]_0 ),
        .I3(\fetch_engine_reg[pc][10] ),
        .I4(\bus_rsp_o[ack]_i_2_n_0 ),
        .O(\iodev_req[3][stb] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_rsp_o[ack]_i_1__2 
       (.I0(\fetch_engine_reg[pc][9]_0 ),
        .I1(cpu_debug),
        .I2(addr[3]),
        .I3(\fetch_engine_reg[pc][8]_2 ),
        .I4(\fetch_engine_reg[pc][10] ),
        .I5(\bus_rsp_o[ack]_i_2_n_0 ),
        .O(\debug_mode_enable.debug_ctrl_reg[running] ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \bus_rsp_o[ack]_i_1__3 
       (.I0(\fetch_engine_reg[pc][9]_0 ),
        .I1(m_axi_rready_0),
        .I2(addr[3]),
        .I3(\fetch_engine_reg[pc][8]_2 ),
        .I4(\dout[7]_i_3_n_0 ),
        .O(\fetch_engine_reg[pc][9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \bus_rsp_o[ack]_i_1__4 
       (.I0(addr[3]),
        .I1(\fetch_engine_reg[pc][8]_2 ),
        .I2(\fetch_engine_reg[pc][9]_0 ),
        .I3(\fetch_engine_reg[pc][10] ),
        .I4(\bus_rsp_o[ack]_i_2_n_0 ),
        .O(\iodev_req[10][stb] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \bus_rsp_o[ack]_i_1__5 
       (.I0(m_axi_araddr[0]),
        .I1(\fetch_engine_reg[pc][8]_2 ),
        .I2(\fetch_engine_reg[pc][9]_0 ),
        .I3(\dout[7]_i_3_n_0 ),
        .O(\iodev_req[11][stb] ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \bus_rsp_o[ack]_i_2 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [10]),
        .I3(\neorv32_bus_gateway_inst/port_sel__34 ),
        .I4(\arbiter_reg[a_req] ),
        .O(\bus_rsp_o[ack]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000080800000C00)) 
    \bus_rsp_o[data][0]_i_1 
       (.I0(p_2_in),
        .I1(\fetch_engine_reg[pc][8]_1 ),
        .I2(\fetch_engine_reg[pc][3] ),
        .I3(p_3_in),
        .I4(m_axi_rready_0),
        .I5(\fetch_engine_reg[pc][2] ),
        .O(\irq_pending_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h2200A2A2)) 
    \bus_rsp_o[data][0]_i_1__1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\bus_rsp_o_reg[data][0] ),
        .I3(\bus_rsp_o_reg[data][31] [0]),
        .I4(\fetch_engine_reg[pc][7] ),
        .O(\dci_reg[data_reg][31] [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][0]_i_1__3 
       (.I0(m_axi_rready_0),
        .I1(\fetch_engine_reg[pc][11]_0 ),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [0]),
        .O(\bus_req_o_reg[rw]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA020202)) 
    \bus_rsp_o[data][10]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][10]_i_2_n_0 ),
        .I2(\bus_rsp_o[data][10]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][10] ),
        .I4(\fetch_engine_reg[pc][6]_1 ),
        .I5(\bus_rsp_o[data][10]_i_6_n_0 ),
        .O(\dci_reg[data_reg][31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][10]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [2]),
        .O(\rx_engine_reg[over] [2]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][10]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [10]),
        .O(\bus_req_o_reg[rw]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_rsp_o[data][10]_i_2 
       (.I0(addr[1]),
        .I1(\fetch_engine_reg[pc][17]_1 [2]),
        .O(\bus_rsp_o[data][10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \bus_rsp_o[data][10]_i_3 
       (.I0(\fetch_engine_reg[pc][3]_1 ),
        .I1(\fetch_engine_reg[pc][2] ),
        .I2(\fetch_engine_reg[pc][6] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][10]_i_5 
       (.I0(\fetch_engine_reg[pc][6] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .O(\fetch_engine_reg[pc][6]_1 ));
  LUT6 #(
    .INIT(64'hAAABAAAFAABAAAAA)) 
    \bus_rsp_o[data][10]_i_6 
       (.I0(\bus_rsp_o[data][10]_i_7_n_0 ),
        .I1(\fetch_engine_reg[pc][3]_1 ),
        .I2(\fetch_engine_reg[pc][2] ),
        .I3(\bus_rsp_o[data][13]_i_2_n_0 ),
        .I4(addr[1]),
        .I5(\fetch_engine_reg[pc][17]_1 [2]),
        .O(\bus_rsp_o[data][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bus_rsp_o[data][10]_i_7 
       (.I0(\fetch_engine_reg[pc][6] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .I2(\bus_rsp_o_reg[data][31] [10]),
        .O(\bus_rsp_o[data][10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA2000)) 
    \bus_rsp_o[data][11]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .I2(\fetch_engine_reg[pc][6] ),
        .I3(\bus_rsp_o_reg[data][11] ),
        .I4(\bus_rsp_o[data][11]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][11]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [3]),
        .O(\rx_engine_reg[over] [3]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][11]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [11]),
        .O(\bus_req_o_reg[rw]_0 [11]));
  LUT6 #(
    .INIT(64'h0000AAAA00003000)) 
    \bus_rsp_o[data][11]_i_3 
       (.I0(\bus_rsp_o_reg[data][31] [11]),
        .I1(addr[1]),
        .I2(\fetch_engine_reg[pc][17]_1 [2]),
        .I3(\fetch_engine_reg[pc][2]_4 ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \bus_rsp_o[data][12]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o_reg[data][31]_0 [1]),
        .I2(\bus_rsp_o[data][18]_i_3_n_0 ),
        .I3(\bus_rsp_o_reg[data][31]_1 [1]),
        .I4(\bus_rsp_o[data][26]_i_2_n_0 ),
        .I5(\bus_rsp_o[data][12]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][12]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [4]),
        .O(\rx_engine_reg[over] [4]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][12]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [12]),
        .O(\bus_req_o_reg[rw]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F40004)) 
    \bus_rsp_o[data][12]_i_2 
       (.I0(\bus_rsp_o[data][25]_i_2__0_n_0 ),
        .I1(\fetch_engine_reg[pc][4]_0 ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\fetch_engine_reg[pc][6] ),
        .I4(\bus_rsp_o_reg[data][31] [12]),
        .I5(\bus_rsp_o[data][18]_i_2__1_n_0 ),
        .O(\bus_rsp_o[data][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBE000000000000)) 
    \bus_rsp_o[data][13]_i_1 
       (.I0(\fetch_engine_reg[pc][3]_0 ),
        .I1(\fetch_engine_reg[pc][2]_0 ),
        .I2(\fetch_engine_reg[pc][4]_0 ),
        .I3(\bus_rsp_o[data][13]_i_2_n_0 ),
        .I4(\fetch_engine_reg[pc][12] ),
        .I5(\bus_rsp_o[data][13]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][13]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [5]),
        .O(\rx_engine_reg[over] [5]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][13]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [13]),
        .O(\bus_req_o_reg[rw]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_rsp_o[data][13]_i_2 
       (.I0(\fetch_engine_reg[pc][6] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000F0F0FF004444)) 
    \bus_rsp_o[data][13]_i_3 
       (.I0(\fetch_engine_reg[pc][3]_0 ),
        .I1(\fetch_engine_reg[pc][5]_0 ),
        .I2(\bus_rsp_o_reg[data][31] [13]),
        .I3(\bus_rsp_o_reg[data][13] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \bus_rsp_o[data][14]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][14]_i_2_n_0 ),
        .I2(\bus_rsp_o_reg[data][31]_0 [2]),
        .I3(\bus_rsp_o[data][18]_i_3_n_0 ),
        .I4(\bus_rsp_o_reg[data][31]_1 [2]),
        .I5(\bus_rsp_o[data][26]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][14]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [6]),
        .O(\rx_engine_reg[over] [6]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][14]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [14]),
        .O(\bus_req_o_reg[rw]_0 [14]));
  LUT6 #(
    .INIT(64'h0000AA000000AA30)) 
    \bus_rsp_o[data][14]_i_2 
       (.I0(\bus_rsp_o_reg[data][31] [14]),
        .I1(\fetch_engine_reg[pc][5]_0 ),
        .I2(\fetch_engine_reg[pc][4]_0 ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][2]_0 ),
        .O(\bus_rsp_o[data][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA2000)) 
    \bus_rsp_o[data][15]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\bus_rsp_o_reg[data][31] [15]),
        .I4(\bus_rsp_o_reg[data][15] ),
        .O(\dci_reg[data_reg][31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][15]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [7]),
        .O(\rx_engine_reg[over] [7]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][15]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [15]),
        .O(\bus_req_o_reg[rw]_0 [15]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \bus_rsp_o[data][16]_i_1__0 
       (.I0(\dout[7]_i_3_n_0 ),
        .I1(\fetch_engine_reg[pc][8]_0 ),
        .I2(\fetch_engine_reg[pc][11] ),
        .I3(m_axi_rready_0),
        .I4(\fetch_engine_reg[pc][9] ),
        .I5(ADDRARDADDR[0]),
        .O(\fetch_engine_reg[pc][8] [3]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][16]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [16]),
        .O(\bus_req_o_reg[rw]_0 [16]));
  LUT5 #(
    .INIT(32'hAAAA2000)) 
    \bus_rsp_o[data][17]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\bus_rsp_o_reg[data][31] [16]),
        .I4(\bus_rsp_o_reg[data][17] ),
        .O(\dci_reg[data_reg][31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][17]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\rx_fifo[avail] ),
        .O(\rx_engine_reg[over] [8]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][17]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [17]),
        .O(\bus_req_o_reg[rw]_0 [17]));
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    \bus_rsp_o[data][18]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][18]_i_2__1_n_0 ),
        .I2(\bus_rsp_o_reg[data][31]_0 [3]),
        .I3(\bus_rsp_o[data][18]_i_3_n_0 ),
        .I4(\bus_rsp_o[data][18]_i_4_n_0 ),
        .O(\dci_reg[data_reg][31] [17]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \bus_rsp_o[data][18]_i_1__0 
       (.I0(\fetch_engine_reg[pc][2]_1 ),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\fetch_engine_reg[pc][8]_0 ),
        .I3(\fetch_engine_reg[pc][11] ),
        .I4(m_axi_rready_0),
        .I5(\fetch_engine_reg[pc][9] ),
        .O(\fetch_engine_reg[pc][8] [4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][18]_i_1__1 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\rx_fifo[free] ),
        .O(\rx_engine_reg[over] [9]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][18]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [18]),
        .O(\bus_req_o_reg[rw]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_rsp_o[data][18]_i_2__0 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(\fetch_engine_reg[pc][3]_0 ),
        .O(\fetch_engine_reg[pc][2]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \bus_rsp_o[data][18]_i_2__1 
       (.I0(\fetch_engine_reg[pc][5]_0 ),
        .I1(\fetch_engine_reg[pc][2]_0 ),
        .I2(\fetch_engine_reg[pc][3]_0 ),
        .I3(\fetch_engine_reg[pc][4]_0 ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][18]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \bus_rsp_o[data][18]_i_3 
       (.I0(\dm_ctrl_reg[pbuf_en]__0 ),
        .I1(\fetch_engine_reg[pc][3]_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000F000AAAACCCC)) 
    \bus_rsp_o[data][18]_i_4 
       (.I0(\bus_rsp_o_reg[data][31] [17]),
        .I1(\bus_rsp_o[data][18]_i_5_n_0 ),
        .I2(\bus_rsp_o_reg[data][31]_1 [3]),
        .I3(\bus_rsp_o[data][31]_i_9_n_0 ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_rsp_o[data][18]_i_5 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(\fetch_engine_reg[pc][4]_0 ),
        .I2(\fetch_engine_reg[pc][5]_0 ),
        .O(\bus_rsp_o[data][18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA2000)) 
    \bus_rsp_o[data][19]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\bus_rsp_o_reg[data][31] [18]),
        .I4(\bus_rsp_o_reg[data][19] ),
        .O(\dci_reg[data_reg][31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][19]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\tx_fifo[avail] ),
        .O(\rx_engine_reg[over] [10]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][19]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [19]),
        .O(\bus_req_o_reg[rw]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h2200A2A2)) 
    \bus_rsp_o[data][1]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\bus_rsp_o_reg[data][1] ),
        .I3(\bus_rsp_o_reg[data][31] [1]),
        .I4(\fetch_engine_reg[pc][7] ),
        .O(\dci_reg[data_reg][31] [1]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \bus_rsp_o[data][1]_i_1__1 
       (.I0(\bus_rsp_o[data][1]_i_2__1_n_0 ),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][11]_0 ),
        .I4(m_axi_rready_0),
        .I5(\fetch_engine_reg[pc][9]_0 ),
        .O(\fetch_engine_reg[pc][8] [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][1]_i_1__3 
       (.I0(m_axi_rready_0),
        .I1(\fetch_engine_reg[pc][17]_0 [3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [1]),
        .O(\bus_req_o_reg[rw]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_rsp_o[data][1]_i_2__1 
       (.I0(\fetch_engine_reg[pc][2] ),
        .I1(\fetch_engine_reg[pc][3] ),
        .O(\bus_rsp_o[data][1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h88A888AA88A88888)) 
    \bus_rsp_o[data][20]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][20]_i_2_n_0 ),
        .I2(\bus_rsp_o_reg[data][31] [19]),
        .I3(\fetch_engine_reg[pc][6] ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\bus_rsp_o[data][20]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [19]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][20]_i_1__0 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [20]),
        .O(\bus_req_o_reg[rw]_0 [20]));
  LUT6 #(
    .INIT(64'h00000000FF000101)) 
    \bus_rsp_o[data][20]_i_2 
       (.I0(addr[0]),
        .I1(addr[1]),
        .I2(\bus_rsp_o[data][25]_i_2__0_n_0 ),
        .I3(\bus_rsp_o_reg[data][20] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \bus_rsp_o[data][20]_i_3 
       (.I0(ADDRARDADDR[0]),
        .I1(\fetch_engine_reg[pc][3]_0 ),
        .I2(addr[0]),
        .I3(addr[1]),
        .O(\bus_rsp_o[data][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8888A888)) 
    \bus_rsp_o[data][21]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][21]_i_2_n_0 ),
        .I2(\bus_rsp_o_reg[data][31] [20]),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\bus_rsp_o[data][21]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][21]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\tx_fifo[free] ),
        .O(\rx_engine_reg[over] [11]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][21]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [21]),
        .O(\bus_req_o_reg[rw]_0 [21]));
  LUT6 #(
    .INIT(64'h00000000FF000606)) 
    \bus_rsp_o[data][21]_i_2 
       (.I0(\fetch_engine_reg[pc][4] ),
        .I1(\fetch_engine_reg[pc][3] ),
        .I2(\fetch_engine_reg[pc][2] ),
        .I3(\bus_rsp_o_reg[data][21] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \bus_rsp_o[data][21]_i_3 
       (.I0(\fetch_engine_reg[pc][2] ),
        .I1(\fetch_engine_reg[pc][4] ),
        .I2(\fetch_engine_reg[pc][5] ),
        .I3(\fetch_engine_reg[pc][3] ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00C08800)) 
    \bus_rsp_o[data][22]_i_1 
       (.I0(\bus_rsp_o_reg[data][31] [21]),
        .I1(\fetch_engine_reg[pc][12] ),
        .I2(\bus_rsp_o_reg[data][22] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][22]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\ctrl_reg[irq_rx_nempty]__0 ),
        .O(\rx_engine_reg[over] [12]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][22]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [22]),
        .O(\bus_req_o_reg[rw]_0 [22]));
  LUT5 #(
    .INIT(32'h00C08800)) 
    \bus_rsp_o[data][23]_i_1 
       (.I0(\bus_rsp_o_reg[data][31] [22]),
        .I1(\fetch_engine_reg[pc][12] ),
        .I2(\bus_rsp_o_reg[data][23] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][23]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\ctrl_reg[irq_rx_half]__0 ),
        .O(\rx_engine_reg[over] [13]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][23]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [23]),
        .O(\bus_req_o_reg[rw]_0 [23]));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A088)) 
    \bus_rsp_o[data][24]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][24]_i_2__0_n_0 ),
        .I2(\bus_rsp_o_reg[data][24] ),
        .I3(\fetch_engine_reg[pc][6] ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\bus_rsp_o[data][24]_i_4_n_0 ),
        .O(\dci_reg[data_reg][31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][24]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\ctrl_reg[irq_rx_full]__0 ),
        .O(\rx_engine_reg[over] [14]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][24]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [24]),
        .O(\bus_req_o_reg[rw]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \bus_rsp_o[data][24]_i_2__0 
       (.I0(\fetch_engine_reg[pc][2]_1 ),
        .I1(\fetch_engine_reg[pc][4] ),
        .I2(\fetch_engine_reg[pc][5] ),
        .O(\bus_rsp_o[data][24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F40004)) 
    \bus_rsp_o[data][24]_i_4 
       (.I0(\fetch_engine_reg[pc][4] ),
        .I1(\fetch_engine_reg[pc][3]_2 ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\fetch_engine_reg[pc][6] ),
        .I4(\bus_rsp_o_reg[data][31] [23]),
        .I5(\bus_rsp_o[data][21]_i_3_n_0 ),
        .O(\bus_rsp_o[data][24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA80)) 
    \bus_rsp_o[data][25]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o_reg[data][31]_1 [4]),
        .I2(\bus_rsp_o[data][26]_i_2_n_0 ),
        .I3(\bus_rsp_o[data][25]_i_2__1_n_0 ),
        .I4(\bus_rsp_o_reg[data][25] ),
        .O(\dci_reg[data_reg][31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][25]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\ctrl_reg[irq_tx_empty]__0 ),
        .O(\rx_engine_reg[over] [15]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][25]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [25]),
        .O(\bus_req_o_reg[rw]_0 [25]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \bus_rsp_o[data][25]_i_1__2 
       (.I0(\dout[7]_i_3_n_0 ),
        .I1(\fetch_engine_reg[pc][8]_0 ),
        .I2(\fetch_engine_reg[pc][11] ),
        .I3(m_axi_rready_0),
        .I4(\fetch_engine_reg[pc][9] ),
        .I5(\bus_rsp_o[data][25]_i_2__0_n_0 ),
        .O(\fetch_engine_reg[pc][8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_rsp_o[data][25]_i_2__0 
       (.I0(\fetch_engine_reg[pc][3]_0 ),
        .I1(ADDRARDADDR[0]),
        .O(\bus_rsp_o[data][25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004238)) 
    \bus_rsp_o[data][25]_i_2__1 
       (.I0(\fetch_engine_reg[pc][5] ),
        .I1(\fetch_engine_reg[pc][4] ),
        .I2(\fetch_engine_reg[pc][3]_0 ),
        .I3(\fetch_engine_reg[pc][2]_0 ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][25]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA80)) 
    \bus_rsp_o[data][26]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o_reg[data][31]_1 [5]),
        .I2(\bus_rsp_o[data][26]_i_2_n_0 ),
        .I3(\bus_rsp_o[data][31]_i_6_n_0 ),
        .I4(\bus_rsp_o[data][26]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][26]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\ctrl_reg[irq_tx_nhalf]__0 ),
        .O(\rx_engine_reg[over] [16]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][26]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [26]),
        .O(\bus_req_o_reg[rw]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \bus_rsp_o[data][26]_i_2 
       (.I0(\fetch_engine_reg[pc][3]_0 ),
        .I1(ADDRARDADDR[0]),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFAAAEEEEAAAA)) 
    \bus_rsp_o[data][26]_i_3 
       (.I0(\bus_rsp_o[data][31]_i_4_n_0 ),
        .I1(\bus_rsp_o_reg[data][31] [24]),
        .I2(\bus_rsp_o_reg[data][31]_0 [4]),
        .I3(\bus_rsp_o[data][31]_i_8_n_0 ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080008088880088)) 
    \bus_rsp_o[data][27]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][27]_i_2_n_0 ),
        .I2(\bus_rsp_o_reg[data][27] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][31] [25]),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [26]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][27]_i_1__0 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_0 ),
        .I3(\fetch_engine_reg[pc][9] ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [27]),
        .O(\bus_req_o_reg[rw]_0 [27]));
  LUT6 #(
    .INIT(64'hFCFFFFFFFDFFFDFD)) 
    \bus_rsp_o[data][27]_i_2 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\fetch_engine_reg[pc][4] ),
        .I4(\fetch_engine_reg[pc][5] ),
        .I5(\fetch_engine_reg[pc][3]_0 ),
        .O(\bus_rsp_o[data][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080008088880088)) 
    \bus_rsp_o[data][28]_i_1 
       (.I0(\bus_rsp_o[data][30]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][12] ),
        .I2(\bus_rsp_o_reg[data][28] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][31] [26]),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [27]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][28]_i_1__0 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [28]),
        .O(\bus_req_o_reg[rw]_0 [28]));
  LUT6 #(
    .INIT(64'h0080008088880088)) 
    \bus_rsp_o[data][29]_i_1 
       (.I0(\bus_rsp_o[data][30]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][12] ),
        .I2(\bus_rsp_o_reg[data][29] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][31] [27]),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [28]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][29]_i_1__0 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [29]),
        .O(\bus_req_o_reg[rw]_0 [29]));
  LUT6 #(
    .INIT(64'hEFFE000000000000)) 
    \bus_rsp_o[data][2]_i_1__0 
       (.I0(\fetch_engine_reg[pc][7] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][17]_1 [1]),
        .I3(\fetch_engine_reg[pc][17]_1 [0]),
        .I4(\bus_rsp_o[data][2]_i_2_n_0 ),
        .I5(\fetch_engine_reg[pc][12] ),
        .O(\dci_reg[data_reg][31] [2]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][2]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(\fetch_engine_reg[pc][11] ),
        .I2(\fetch_engine_reg[pc][8]_0 ),
        .I3(\fetch_engine_reg[pc][9] ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [2]),
        .O(\bus_req_o_reg[rw]_0 [2]));
  LUT6 #(
    .INIT(64'hAFAEAEAEABAAAAAA)) 
    \bus_rsp_o[data][2]_i_2 
       (.I0(\bus_rsp_o_reg[data][2] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .I2(\fetch_engine_reg[pc][6] ),
        .I3(\fetch_engine_reg[pc][17]_1 [2]),
        .I4(\fetch_engine_reg[pc][17]_1 [3]),
        .I5(\bus_rsp_o_reg[data][31] [2]),
        .O(\bus_rsp_o[data][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080008088880088)) 
    \bus_rsp_o[data][30]_i_1 
       (.I0(\bus_rsp_o[data][30]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][12] ),
        .I2(\bus_rsp_o_reg[data][30] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][31] [28]),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][30]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][30]_0 ),
        .O(\rx_engine_reg[over] [17]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][30]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [30]),
        .O(\bus_req_o_reg[rw]_0 [30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF72FF)) 
    \bus_rsp_o[data][30]_i_2 
       (.I0(\fetch_engine_reg[pc][5] ),
        .I1(\fetch_engine_reg[pc][4] ),
        .I2(\fetch_engine_reg[pc][17]_1 [1]),
        .I3(\fetch_engine_reg[pc][2]_4 ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8A8A8)) 
    \bus_rsp_o[data][31]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][31]_i_3_n_0 ),
        .I2(\bus_rsp_o[data][31]_i_4_n_0 ),
        .I3(\bus_rsp_o[data][31]_i_5_n_0 ),
        .I4(\bus_rsp_o_reg[data][31] [29]),
        .I5(\bus_rsp_o[data][31]_i_6_n_0 ),
        .O(\dci_reg[data_reg][31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][31]_i_10 
       (.I0(\fetch_engine_reg[pc][2]_1 ),
        .I1(\bus_rsp_o[data][31]_i_3_0 ),
        .O(\bus_rsp_o[data][31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][31]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [31]),
        .O(\bus_req_o_reg[rw]_0 [31]));
  LUT4 #(
    .INIT(16'h0080)) 
    \bus_rsp_o[data][31]_i_2 
       (.I0(\bus_rsp_o[ack]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][10] ),
        .I2(\bus_rsp_o[data][31]_i_7_n_0 ),
        .I3(m_axi_rready_0),
        .O(\fetch_engine_reg[pc][12] ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \bus_rsp_o[data][31]_i_2__0 
       (.I0(\bus_rsp_o[data][7]_i_4__0_n_0 ),
        .I1(\bus_rsp_o[ack]_i_2_n_0 ),
        .I2(addr[2]),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\fetch_engine_reg[pc][8]_3 ),
        .I5(\fetch_engine_reg[pc][11]_0 ),
        .O(\fetch_engine_reg[pc][12]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \bus_rsp_o[data][31]_i_3 
       (.I0(\fetch_engine_reg[pc][6]_1 ),
        .I1(\bus_rsp_o[data][31]_i_8_n_0 ),
        .I2(\bus_rsp_o_reg[data][31]_0 [5]),
        .I3(\bus_rsp_o_reg[data][31]_1 [6]),
        .I4(\bus_rsp_o[data][31]_i_9_n_0 ),
        .I5(\bus_rsp_o[data][31]_i_10_n_0 ),
        .O(\bus_rsp_o[data][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h01000001)) 
    \bus_rsp_o[data][31]_i_4 
       (.I0(\fetch_engine_reg[pc][5] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\fetch_engine_reg[pc][3]_0 ),
        .I4(\fetch_engine_reg[pc][2]_0 ),
        .O(\bus_rsp_o[data][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_rsp_o[data][31]_i_5 
       (.I0(\fetch_engine_reg[pc][7] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .O(\bus_rsp_o[data][31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h01001001)) 
    \bus_rsp_o[data][31]_i_6 
       (.I0(\fetch_engine_reg[pc][6] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .I2(\fetch_engine_reg[pc][4] ),
        .I3(\fetch_engine_reg[pc][3]_0 ),
        .I4(ADDRARDADDR[0]),
        .O(\bus_rsp_o[data][31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \bus_rsp_o[data][31]_i_7 
       (.I0(\fetch_engine_reg[pc][8]_2 ),
        .I1(m_axi_araddr[0]),
        .I2(cpu_debug),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .O(\bus_rsp_o[data][31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bus_rsp_o[data][31]_i_8 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(\fetch_engine_reg[pc][3]_0 ),
        .I2(\dm_ctrl_reg[pbuf_en]__0 ),
        .O(\bus_rsp_o[data][31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_rsp_o[data][31]_i_9 
       (.I0(\dm_ctrl_reg[pbuf_en]__0 ),
        .I1(\fetch_engine_reg[pc][2]_0 ),
        .I2(\fetch_engine_reg[pc][3]_0 ),
        .O(\bus_rsp_o[data][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \bus_rsp_o[data][3]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][3]_i_2_n_0 ),
        .I2(\bus_rsp_o_reg[data][31]_0 [0]),
        .I3(\bus_rsp_o[data][18]_i_3_n_0 ),
        .I4(\bus_rsp_o_reg[data][31]_1 [0]),
        .I5(\bus_rsp_o[data][26]_i_2_n_0 ),
        .O(\dci_reg[data_reg][31] [3]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \bus_rsp_o[data][3]_i_1__1 
       (.I0(\fetch_engine_reg[pc][3]_2 ),
        .I1(\dout[7]_i_3_n_0 ),
        .I2(\fetch_engine_reg[pc][8]_0 ),
        .I3(\fetch_engine_reg[pc][11] ),
        .I4(m_axi_rready_0),
        .I5(\fetch_engine_reg[pc][9] ),
        .O(\fetch_engine_reg[pc][8] [1]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][3]_i_1__3 
       (.I0(m_axi_rready_0),
        .I1(\fetch_engine_reg[pc][11] ),
        .I2(\fetch_engine_reg[pc][8]_0 ),
        .I3(\fetch_engine_reg[pc][9] ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [3]),
        .O(\bus_req_o_reg[rw]_0 [3]));
  LUT6 #(
    .INIT(64'h0000AA000000AAC0)) 
    \bus_rsp_o[data][3]_i_2 
       (.I0(\bus_rsp_o_reg[data][31] [3]),
        .I1(\fetch_engine_reg[pc][17]_1 [3]),
        .I2(\fetch_engine_reg[pc][17]_1 [2]),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\bus_rsp_o[data][25]_i_2__0_n_0 ),
        .O(\bus_rsp_o[data][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080008088880088)) 
    \bus_rsp_o[data][4]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][4]_i_2_n_0 ),
        .I2(\bus_rsp_o_reg[data][4] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][31] [4]),
        .I5(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [4]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][4]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(\fetch_engine_reg[pc][17]_0 [3]),
        .I2(\fetch_engine_reg[pc][8]_2 ),
        .I3(\fetch_engine_reg[pc][9]_0 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [4]),
        .O(\bus_req_o_reg[rw]_0 [4]));
  LUT6 #(
    .INIT(64'hFEFCFCFFFCFEFFFC)) 
    \bus_rsp_o[data][4]_i_2 
       (.I0(\fetch_engine_reg[pc][17]_1 [3]),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(\fetch_engine_reg[pc][17]_1 [0]),
        .I4(\fetch_engine_reg[pc][4]_0 ),
        .I5(\fetch_engine_reg[pc][14] [0]),
        .O(\bus_rsp_o[data][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA202200000000)) 
    \bus_rsp_o[data][5]_i_1__0 
       (.I0(\bus_rsp_o[data][5]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\bus_rsp_o_reg[data][31] [5]),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][5] ),
        .I5(\fetch_engine_reg[pc][12] ),
        .O(\dci_reg[data_reg][31] [5]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][5]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [5]),
        .O(\bus_req_o_reg[rw]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDAFF)) 
    \bus_rsp_o[data][5]_i_2 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(\fetch_engine_reg[pc][3]_1 ),
        .I2(\fetch_engine_reg[pc][17]_1 [3]),
        .I3(\fetch_engine_reg[pc][4]_0 ),
        .I4(\fetch_engine_reg[pc][6] ),
        .I5(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20AA202200000000)) 
    \bus_rsp_o[data][6]_i_1__0 
       (.I0(\bus_rsp_o[data][6]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\bus_rsp_o_reg[data][31] [6]),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\bus_rsp_o_reg[data][6] ),
        .I5(\fetch_engine_reg[pc][12] ),
        .O(\dci_reg[data_reg][31] [6]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][6]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [6]),
        .O(\bus_req_o_reg[rw]_0 [6]));
  LUT6 #(
    .INIT(64'hFEFEFFEFEFFFFEEE)) 
    \bus_rsp_o[data][6]_i_2 
       (.I0(\fetch_engine_reg[pc][7] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][4]_0 ),
        .I3(\fetch_engine_reg[pc][17]_1 [3]),
        .I4(\fetch_engine_reg[pc][2]_0 ),
        .I5(\fetch_engine_reg[pc][3]_1 ),
        .O(\bus_rsp_o[data][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88A888AA88A88888)) 
    \bus_rsp_o[data][7]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\bus_rsp_o[data][7]_i_2__1_n_0 ),
        .I2(\bus_rsp_o_reg[data][31] [7]),
        .I3(\fetch_engine_reg[pc][6] ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\bus_rsp_o[data][7]_i_3__0_n_0 ),
        .O(\dci_reg[data_reg][31] [7]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][7]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [7]),
        .O(\bus_req_o_reg[rw]_0 [7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_rsp_o[data][7]_i_2 
       (.I0(\fetch_engine_reg[pc][11]_0 ),
        .I1(\mtime_we[1]_i_2_n_0 ),
        .I2(addr[2]),
        .I3(\bus_rsp_o[ack]_i_2_n_0 ),
        .I4(\bus_rsp_o[data][7]_i_4__0_n_0 ),
        .I5(\fetch_engine_reg[pc][3]_1 ),
        .O(\fetch_engine_reg[pc][11]_1 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \bus_rsp_o[data][7]_i_2__0 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(\memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_2_n_0 ),
        .I2(addr[2]),
        .I3(\bus_rsp_o[ack]_i_2_n_0 ),
        .I4(m_axi_rready_0),
        .O(\fetch_engine_reg[pc][2]_2 ));
  LUT5 #(
    .INIT(32'h0000F022)) 
    \bus_rsp_o[data][7]_i_2__1 
       (.I0(\fetch_engine_reg[pc][2]_1 ),
        .I1(\fetch_engine_reg[pc][4]_0 ),
        .I2(\bus_rsp_o_reg[data][7] ),
        .I3(\fetch_engine_reg[pc][6] ),
        .I4(\fetch_engine_reg[pc][7] ),
        .O(\bus_rsp_o[data][7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \bus_rsp_o[data][7]_i_3 
       (.I0(\fetch_engine_reg[pc][11]_0 ),
        .I1(\mtime_we[1]_i_2_n_0 ),
        .I2(addr[2]),
        .I3(\bus_rsp_o[ack]_i_2_n_0 ),
        .I4(\bus_rsp_o[data][7]_i_4__0_n_0 ),
        .I5(\fetch_engine_reg[pc][3]_1 ),
        .O(\fetch_engine_reg[pc][11]_2 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \bus_rsp_o[data][7]_i_3__0 
       (.I0(\fetch_engine_reg[pc][3]_0 ),
        .I1(ADDRARDADDR[0]),
        .I2(\fetch_engine_reg[pc][4]_0 ),
        .I3(\fetch_engine_reg[pc][17]_1 [3]),
        .O(\bus_rsp_o[data][7]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_rsp_o[data][7]_i_4__0 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(m_axi_rready_0),
        .O(\bus_rsp_o[data][7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A8A0AA0208000)) 
    \bus_rsp_o[data][8]_i_1 
       (.I0(\fetch_engine_reg[pc][12] ),
        .I1(\fetch_engine_reg[pc][7] ),
        .I2(\fetch_engine_reg[pc][6] ),
        .I3(data2),
        .I4(\bus_rsp_o_reg[data][8] ),
        .I5(\bus_rsp_o[data][8]_i_3_n_0 ),
        .O(\dci_reg[data_reg][31] [8]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \bus_rsp_o[data][8]_i_1__0 
       (.I0(\dout[7]_i_3_n_0 ),
        .I1(\fetch_engine_reg[pc][8]_0 ),
        .I2(\fetch_engine_reg[pc][11] ),
        .I3(m_axi_rready_0),
        .I4(\fetch_engine_reg[pc][9] ),
        .I5(\fetch_engine_reg[pc][3]_1 ),
        .O(\fetch_engine_reg[pc][8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][8]_i_1__1 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [0]),
        .O(\rx_engine_reg[over] [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][8]_i_1__2 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [8]),
        .O(\bus_req_o_reg[rw]_0 [8]));
  LUT6 #(
    .INIT(64'hAAAA0000AAAAC003)) 
    \bus_rsp_o[data][8]_i_3 
       (.I0(\bus_rsp_o_reg[data][31] [8]),
        .I1(\fetch_engine_reg[pc][3]_1 ),
        .I2(addr[1]),
        .I3(\fetch_engine_reg[pc][2]_4 ),
        .I4(\fetch_engine_reg[pc][7] ),
        .I5(\fetch_engine_reg[pc][17]_1 [2]),
        .O(\bus_rsp_o[data][8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00C08800)) 
    \bus_rsp_o[data][9]_i_1 
       (.I0(\bus_rsp_o_reg[data][31] [9]),
        .I1(\fetch_engine_reg[pc][12] ),
        .I2(\bus_rsp_o_reg[data][9] ),
        .I3(\fetch_engine_reg[pc][7] ),
        .I4(\fetch_engine_reg[pc][6] ),
        .O(\dci_reg[data_reg][31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[data][9]_i_1__0 
       (.I0(\fetch_engine_reg[pc][12]_0 ),
        .I1(\bus_rsp_o_reg[data][15]_0 [1]),
        .O(\rx_engine_reg[over] [1]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_rsp_o[data][9]_i_1__1 
       (.I0(m_axi_rready_0),
        .I1(addr[3]),
        .I2(\fetch_engine_reg[pc][8]_3 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\dout[7]_i_3_n_0 ),
        .I5(\bus_rsp_o[data] [9]),
        .O(\bus_req_o_reg[rw]_0 [9]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \ctrl[enable]_i_1 
       (.I0(\fetch_engine_reg[pc][2]_0 ),
        .I1(m_axi_rready_0),
        .I2(\dout[7]_i_3_n_0 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\fetch_engine_reg[pc][8]_3 ),
        .I5(\fetch_engine_reg[pc][11]_0 ),
        .O(\fetch_engine_reg[pc][2]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54555454)) 
    \ctrl[rf_wb_en]_i_1 
       (.I0(\ctrl_reg[rf_wb_en] ),
        .I1(\trap_ctrl_reg[exc_buf][5] ),
        .I2(\FSM_sequential_execute_engine[state][3]_i_8_0 [1]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\main_rsp[ack] ),
        .I5(\ctrl_reg[rf_wb_en]_0 ),
        .O(\ctrl_nxt[rf_wb_en] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ctrl[rf_wb_en]_i_3 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_8_0 [4]),
        .I1(\FSM_sequential_execute_engine[state][3]_i_8_0 [5]),
        .I2(\FSM_sequential_execute_engine[state][3]_i_8_0 [6]),
        .I3(\FSM_sequential_execute_engine[state][3]_i_8_0 [7]),
        .O(\trap_ctrl_reg[exc_buf][5] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \dci[exception_ack]_i_1 
       (.I0(\debug_mode_enable.debug_ctrl_reg[running] ),
        .I1(ADDRARDADDR[1]),
        .I2(\fetch_engine_reg[pc][17]_0 [0]),
        .I3(m_axi_rready_0),
        .I4(m_axi_wstrb[3]),
        .O(\dci[exception_ack] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \dci[execute_ack]_i_1 
       (.I0(\debug_mode_enable.debug_ctrl_reg[running] ),
        .I1(\fetch_engine_reg[pc][7]_0 ),
        .I2(\fetch_engine_reg[pc][6]_0 ),
        .I3(m_axi_rready_0),
        .I4(m_axi_wstrb[2]),
        .O(\dci[execute_ack] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \dci[halt_ack]_i_1 
       (.I0(\debug_mode_enable.debug_ctrl_reg[running] ),
        .I1(\fetch_engine_reg[pc][7]_0 ),
        .I2(\fetch_engine_reg[pc][6]_0 ),
        .I3(m_axi_rready_0),
        .I4(m_axi_wstrb[0]),
        .O(\dci[halt_ack] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \dci[resume_ack]_i_1 
       (.I0(\debug_mode_enable.debug_ctrl_reg[running] ),
        .I1(\fetch_engine_reg[pc][7]_0 ),
        .I2(\fetch_engine_reg[pc][6]_0 ),
        .I3(m_axi_rready_0),
        .I4(m_axi_wstrb[1]),
        .O(\dci[resume_ack] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \dci_reg[data][31]_i_1 
       (.I0(\debug_mode_enable.debug_ctrl_reg[running] ),
        .I1(\fetch_engine_reg[pc][6] ),
        .I2(\fetch_engine_reg[pc][7] ),
        .I3(m_axi_rready_0),
        .I4(\dci[data_we] ),
        .O(\debug_mode_enable.debug_ctrl_reg[running]_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \dout[7]_i_1 
       (.I0(m_axi_rready_0),
        .I1(\fetch_engine_reg[pc][3]_2 ),
        .I2(\dout[7]_i_3_n_0 ),
        .I3(\fetch_engine_reg[pc][9]_1 ),
        .I4(\fetch_engine_reg[pc][8]_3 ),
        .I5(\fetch_engine_reg[pc][11]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout[7]_i_2 
       (.I0(\fetch_engine_reg[pc][3] ),
        .I1(\fetch_engine_reg[pc][2] ),
        .O(\fetch_engine_reg[pc][3]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dout[7]_i_3 
       (.I0(\bus_rsp_o[ack]_i_2_n_0 ),
        .I1(\fetch_engine_reg[pc][10] ),
        .O(\dout[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFE4)) 
    \execute_engine[ir][0]_i_1 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I1(\execute_engine_reg[ir][15] [0]),
        .I2(rdata_o0_out[0]),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \execute_engine[ir][0]_i_2 
       (.I0(\issue_engine[ci_i32] [1]),
        .I1(\execute_engine[ir][0]_i_3_n_0 ),
        .O(\execute_engine[ir][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABAAAAAAAAAA)) 
    \execute_engine[ir][0]_i_3 
       (.I0(\execute_engine[ir][0]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080008008800080)) 
    \execute_engine[ir][0]_i_4 
       (.I0(\execute_engine[ir][7]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][19]_i_6_n_0 ),
        .I5(\execute_engine[ir][31]_i_8_n_0 ),
        .O(\execute_engine[ir][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][10]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[5]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [10]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [10]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [10]));
  LUT6 #(
    .INIT(64'h1F10FFFF0F000000)) 
    \execute_engine[ir][10]_i_2 
       (.I0(\execute_engine[ir][10]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][30] ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][10]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\issue_engine[ci_i32] [10]));
  LUT6 #(
    .INIT(64'h000000A0888800A0)) 
    \execute_engine[ir][10]_i_3 
       (.I0(\execute_engine[ir][19]_i_6_n_0 ),
        .I1(rdata_o0_out[10]),
        .I2(\execute_engine_reg[ir][15] [15]),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o0_out[9]),
        .O(\execute_engine[ir][10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hC0CE00D5)) 
    \execute_engine[ir][10]_i_4 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][13]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_7_n_0 ),
        .O(\execute_engine[ir][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][11]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[6]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [11]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [11]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \execute_engine[ir][11]_i_2 
       (.I0(\execute_engine_reg[ir][15] [11]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[6]),
        .I3(\execute_engine[ir][11]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [11]));
  LUT6 #(
    .INIT(64'hF0F3F3F3B0A2B0A2)) 
    \execute_engine[ir][11]_i_3 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][19]_i_6_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][12]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [12]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [12]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [12]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \execute_engine[ir][12]_i_2 
       (.I0(\execute_engine[ir][12]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][12]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_8_n_0 ),
        .O(\issue_engine[ci_i32] [12]));
  LUT6 #(
    .INIT(64'h00000000DFDDDFFF)) 
    \execute_engine[ir][12]_i_3 
       (.I0(\execute_engine[ir][24]_i_8_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(rdata_o0_out[2]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [2]),
        .I5(\execute_engine[ir][12]_i_5_n_0 ),
        .O(\execute_engine[ir][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \execute_engine[ir][12]_i_4 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [13]),
        .I3(rdata_o0_out[9]),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF0F0D00FC000D00)) 
    \execute_engine[ir][12]_i_5 
       (.I0(\execute_engine[ir][12]_i_3_0 ),
        .I1(\execute_engine[ir][12]_i_7_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_8_n_0 ),
        .O(\execute_engine[ir][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \execute_engine[ir][12]_i_7 
       (.I0(\execute_engine_reg[ir][15] [5]),
        .I1(rdata_o0_out[3]),
        .I2(rdata_o0_out[4]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [6]),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][13]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[8]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [13]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [13]));
  LUT6 #(
    .INIT(64'hF202FFFFF7020000)) 
    \execute_engine[ir][13]_i_2 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [13]));
  LUT6 #(
    .INIT(64'hAA00AA2AAA2AAA2A)) 
    \execute_engine[ir][13]_i_3 
       (.I0(\execute_engine[ir][13]_i_5_n_0 ),
        .I1(\execute_engine[ir][24]_i_8_n_0 ),
        .I2(\execute_engine[ir][21]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine_reg[ir][30] ),
        .O(\execute_engine[ir][13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][13]_i_4 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [13]),
        .O(\execute_engine[ir][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5757F757F7F7F7F7)) 
    \execute_engine[ir][13]_i_5 
       (.I0(\execute_engine_reg[ir][30]_0 ),
        .I1(\execute_engine[ir][31]_i_8_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\execute_engine[ir][24]_i_4_n_0 ),
        .I5(\execute_engine[ir][19]_i_4_n_0 ),
        .O(\execute_engine[ir][13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][14]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [14]));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \execute_engine[ir][14]_i_2 
       (.I0(\execute_engine_reg[ir][12] ),
        .I1(\execute_engine[ir][14]_i_3_n_0 ),
        .I2(\execute_engine[ir][0]_i_2_n_0 ),
        .I3(rdata_o0_out[9]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\execute_engine_reg[ir][15] [14]),
        .O(\issue_engine[ci_i32] [14]));
  LUT6 #(
    .INIT(64'hA0A0A2AAA2AAA2AA)) 
    \execute_engine[ir][14]_i_3 
       (.I0(\execute_engine[ir][14]_i_4_n_0 ),
        .I1(\execute_engine[ir][22]_i_5_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][24]_i_8_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine_reg[ir][30] ),
        .O(\execute_engine[ir][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5D5555557F777777)) 
    \execute_engine[ir][14]_i_4 
       (.I0(\execute_engine_reg[ir][30]_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\execute_engine[ir][7]_i_3_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .I5(\execute_engine[ir][31]_i_8_n_0 ),
        .O(\execute_engine[ir][14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][14]_rep__0_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][14]_rep__1_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_4 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][14]_rep_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_2 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][15]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[10]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [15]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [15]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [15]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \execute_engine[ir][15]_i_2 
       (.I0(\execute_engine[ir][15]_i_3_n_0 ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine[ir][15]_i_5_n_0 ),
        .I3(\execute_engine_reg[ir][12] ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\issue_engine[ci_i32] [15]));
  LUT6 #(
    .INIT(64'h00000000FFFF5CDF)) 
    \execute_engine[ir][15]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .I5(\execute_engine[ir][19]_i_5_n_0 ),
        .O(\execute_engine[ir][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][15]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [7]),
        .O(\execute_engine[ir][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0777)) 
    \execute_engine[ir][15]_i_5 
       (.I0(\execute_engine[ir][24]_i_8_n_0 ),
        .I1(\execute_engine[ir][26]_i_8_n_0 ),
        .I2(\execute_engine[ir][15]_i_4_n_0 ),
        .I3(\execute_engine[ir][20]_i_2_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][15]_i_2_0 ),
        .O(\execute_engine[ir][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFC7FFF7FB0008000)) 
    \execute_engine[ir][16]_i_1 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[0]),
        .I3(\execute_engine_reg[ir][15] [0]),
        .I4(\execute_engine_reg[ir][15] [1]),
        .I5(\issue_engine[ci_i32] [16]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [16]));
  LUT6 #(
    .INIT(64'h808080AAA2A2A2AA)) 
    \execute_engine[ir][16]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][16]_i_4_n_0 ),
        .I4(\execute_engine[ir][16]_i_5_n_0 ),
        .I5(\execute_engine[ir][16]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][16]_i_3 
       (.I0(rdata_o0_out[9]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [14]),
        .O(\execute_engine[ir][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h757FF5FF7F7FFFFF)) 
    \execute_engine[ir][16]_i_4 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [8]),
        .I4(rdata_o0_out[1]),
        .I5(\execute_engine_reg[ir][15] [1]),
        .O(\execute_engine[ir][16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000404005004540)) 
    \execute_engine[ir][16]_i_5 
       (.I0(\execute_engine[ir][19]_i_6_n_0 ),
        .I1(rdata_o0_out[10]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [15]),
        .I4(rdata_o0_out[7]),
        .I5(\execute_engine_reg[ir][15] [12]),
        .O(\execute_engine[ir][16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3BFB08FBBBBB38F8)) 
    \execute_engine[ir][16]_i_6 
       (.I0(\execute_engine[ir][16]_i_7_n_0 ),
        .I1(\execute_engine[ir][31]_i_7_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][30]_i_7_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][16]_i_3_n_0 ),
        .O(\execute_engine[ir][16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h101FF0F0101FFFFF)) 
    \execute_engine[ir][16]_i_7 
       (.I0(\execute_engine[ir][25]_i_7_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][30]_i_7_n_0 ),
        .O(\execute_engine[ir][16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFCFF7F7FB0800000)) 
    \execute_engine[ir][17]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[1]),
        .I3(\execute_engine_reg[ir][15] [0]),
        .I4(\execute_engine_reg[ir][15] [1]),
        .I5(\issue_engine[ci_i32] [17]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [17]));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \execute_engine[ir][17]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][17]_i_3_n_0 ),
        .I3(\execute_engine[ir][28]_i_3_n_0 ),
        .I4(\execute_engine[ir][17]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [17]));
  LUT6 #(
    .INIT(64'h0000000070757F75)) 
    \execute_engine[ir][17]_i_3 
       (.I0(\execute_engine[ir][28]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][13]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\execute_engine[ir][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \execute_engine[ir][17]_i_4 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\execute_engine[ir][17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][18]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [2]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[2]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [18]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [18]));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \execute_engine[ir][18]_i_2 
       (.I0(\execute_engine[ir][18]_i_3_n_0 ),
        .I1(\execute_engine[ir][30]_i_3_n_0 ),
        .I2(\execute_engine[ir][18]_i_4_n_0 ),
        .I3(\execute_engine[ir][19]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\issue_engine[ci_i32] [18]));
  LUT6 #(
    .INIT(64'h110055F0110155F5)) 
    \execute_engine[ir][18]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][24]_i_8_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000001D0000)) 
    \execute_engine[ir][18]_i_4 
       (.I0(\execute_engine_reg[ir][15] [13]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[8]),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][19]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [3]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [19]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [19]));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \execute_engine[ir][19]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][19]_i_3_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\execute_engine[ir][19]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [19]));
  LUT6 #(
    .INIT(64'h00000000CFCDFFFD)) 
    \execute_engine[ir][19]_i_3 
       (.I0(\execute_engine[ir][19]_i_4_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\execute_engine[ir][19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][19]_i_4 
       (.I0(rdata_o0_out[6]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [11]),
        .O(\execute_engine[ir][19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202000202)) 
    \execute_engine[ir][19]_i_5 
       (.I0(\execute_engine[ir][31]_i_6_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][19]_i_6_n_0 ),
        .O(\execute_engine[ir][19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000151)) 
    \execute_engine[ir][19]_i_6 
       (.I0(\execute_engine[ir][7]_i_3_0 ),
        .I1(\execute_engine_reg[ir][15] [4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F808080)) 
    \execute_engine[ir][1]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [0]),
        .I4(\execute_engine_reg[ir][15] [1]),
        .I5(\issue_engine[ci_i32] [1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [1]));
  LUT6 #(
    .INIT(64'hAFEEFFEEAAAAAAAA)) 
    \execute_engine[ir][1]_i_2 
       (.I0(\execute_engine[ir][31]_i_6_n_0 ),
        .I1(\execute_engine[ir][25]_i_4_n_0 ),
        .I2(\execute_engine_reg[ir][1] ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine_reg[ir][31] ),
        .I5(\execute_engine[ir][1]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [1]));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBBBBBB)) 
    \execute_engine[ir][1]_i_4 
       (.I0(\execute_engine[ir][31]_i_8_n_0 ),
        .I1(\execute_engine[ir][1]_i_5_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][7]_i_3_0 ),
        .I5(\execute_engine[ir][7]_i_5_n_0 ),
        .O(\execute_engine[ir][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \execute_engine[ir][1]_i_5 
       (.I0(\execute_engine[ir][19]_i_6_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .O(\execute_engine[ir][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][20]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [20]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [20]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \execute_engine[ir][20]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][20]_i_3_n_0 ),
        .I2(\execute_engine[ir][20]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [20]));
  LUT6 #(
    .INIT(64'hFFA0F0A0E0A0E0A0)) 
    \execute_engine[ir][20]_i_3 
       (.I0(\execute_engine[ir][20]_i_5_n_0 ),
        .I1(\execute_engine[ir][20]_i_2_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][2]_i_6_n_0 ),
        .I4(\execute_engine[ir][26]_i_2_1 ),
        .I5(\execute_engine_reg[ir][2] ),
        .O(\execute_engine[ir][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF1BBB1B)) 
    \execute_engine[ir][20]_i_4 
       (.I0(\execute_engine[ir][13]_i_4_n_0 ),
        .I1(\execute_engine[ir][2]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_8_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\execute_engine[ir][20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0008880800000000)) 
    \execute_engine[ir][20]_i_5 
       (.I0(\execute_engine[ir][10]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_8_n_0 ),
        .I2(\execute_engine_reg[ir][15] [13]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .I5(\execute_engine[ir][7]_i_5_n_0 ),
        .O(\execute_engine[ir][20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][21]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [5]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[3]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [21]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [21]));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    \execute_engine[ir][21]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][21]_i_3_n_0 ),
        .I2(\execute_engine[ir][23]_i_4_n_0 ),
        .I3(\execute_engine[ir][22]_i_4_n_0 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .I5(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [21]));
  LUT6 #(
    .INIT(64'hC000D0CC00000000)) 
    \execute_engine[ir][21]_i_3 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][21]_i_4_n_0 ),
        .O(\execute_engine[ir][21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][21]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [3]),
        .O(\execute_engine[ir][21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][22]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [6]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[4]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [22]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [22]));
  LUT6 #(
    .INIT(64'hA8AAA8A888888888)) 
    \execute_engine[ir][22]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][22]_i_3_n_0 ),
        .I2(\execute_engine[ir][23]_i_4_n_0 ),
        .I3(\execute_engine[ir][22]_i_4_n_0 ),
        .I4(\execute_engine[ir][22]_i_5_n_0 ),
        .I5(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [22]));
  LUT6 #(
    .INIT(64'hFE0CAE0CAA00AA00)) 
    \execute_engine[ir][22]_i_3 
       (.I0(\execute_engine[ir][24]_i_7_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][22]_i_5_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][23]_i_6_n_0 ),
        .O(\execute_engine[ir][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000A0CCA000)) 
    \execute_engine[ir][22]_i_4 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine_reg[ir][15] [13]),
        .I2(rdata_o0_out[9]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][22]_i_5 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [4]),
        .O(\execute_engine[ir][22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][23]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [23]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [23]));
  LUT5 #(
    .INIT(32'hA8AA8888)) 
    \execute_engine[ir][23]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][23]_i_3_n_0 ),
        .I2(\execute_engine[ir][23]_i_4_n_0 ),
        .I3(\execute_engine[ir][23]_i_5_n_0 ),
        .I4(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [23]));
  LUT6 #(
    .INIT(64'hEECCAE00EAC0AE00)) 
    \execute_engine[ir][23]_i_3 
       (.I0(\execute_engine[ir][24]_i_7_n_0 ),
        .I1(\execute_engine[ir][23]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_8_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000C0A0A000C0)) 
    \execute_engine[ir][23]_i_4 
       (.I0(rdata_o0_out[7]),
        .I1(\execute_engine_reg[ir][15] [12]),
        .I2(\execute_engine[ir][24]_i_8_n_0 ),
        .I3(\execute_engine_reg[ir][15] [15]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o0_out[10]),
        .O(\execute_engine[ir][23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FFF0FF007F)) 
    \execute_engine[ir][23]_i_5 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine[ir][19]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_8_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\execute_engine[ir][23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \execute_engine[ir][23]_i_6 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [0]),
        .I3(rdata_o0_out[8]),
        .I4(\execute_engine_reg[ir][15] [13]),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][24]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [8]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [24]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [24]));
  LUT6 #(
    .INIT(64'hA0A0A8A80000A888)) 
    \execute_engine[ir][24]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][24]_i_3_n_0 ),
        .I2(\execute_engine[ir][24]_i_4_n_0 ),
        .I3(\execute_engine[ir][24]_i_5_n_0 ),
        .I4(\execute_engine[ir][24]_i_6_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [24]));
  LUT6 #(
    .INIT(64'hFEAEAAAAFFFFFFFF)) 
    \execute_engine[ir][24]_i_3 
       (.I0(\execute_engine[ir][23]_i_4_n_0 ),
        .I1(\execute_engine_reg[ir][15] [11]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[6]),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\execute_engine[ir][31]_i_7_n_0 ),
        .O(\execute_engine[ir][24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][24]_i_4 
       (.I0(rdata_o0_out[4]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [6]),
        .O(\execute_engine[ir][24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00150015000000FF)) 
    \execute_engine[ir][24]_i_5 
       (.I0(\execute_engine[ir][16]_i_3_n_0 ),
        .I1(\execute_engine[ir][19]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\execute_engine_reg[ir][30] ),
        .I4(\execute_engine[ir][24]_i_8_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF5F5F4F5)) 
    \execute_engine[ir][24]_i_6 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\execute_engine[ir][24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8A80AAA08A8AAAAA)) 
    \execute_engine[ir][24]_i_7 
       (.I0(\execute_engine[ir][31]_i_6_n_0 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(rdata_o0_out[8]),
        .I5(\execute_engine_reg[ir][15] [13]),
        .O(\execute_engine[ir][24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \execute_engine[ir][24]_i_8 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [13]),
        .I3(rdata_o0_out[9]),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][25]_i_7_n_0 ),
        .O(\execute_engine[ir][24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][25]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [25]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [25]));
  LUT6 #(
    .INIT(64'h44C04400FFFF4400)) 
    \execute_engine[ir][25]_i_2 
       (.I0(\execute_engine[ir][25]_i_3_n_0 ),
        .I1(\execute_engine[ir][27]_i_4_n_0 ),
        .I2(\execute_engine[ir][25]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][25]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [25]));
  LUT6 #(
    .INIT(64'hCCCCCCCCC555CC55)) 
    \execute_engine[ir][25]_i_3 
       (.I0(\execute_engine[ir][31]_i_8_n_0 ),
        .I1(\execute_engine[ir][25]_i_2_0 ),
        .I2(\execute_engine[ir][25]_i_7_n_0 ),
        .I3(\execute_engine[ir][13]_i_4_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3055300033553355)) 
    \execute_engine[ir][25]_i_4 
       (.I0(\execute_engine_reg[ir][15] [13]),
        .I1(rdata_o0_out[8]),
        .I2(rdata_o0_out[9]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBABFFAFFBFBFFFFF)) 
    \execute_engine[ir][25]_i_5 
       (.I0(\execute_engine[ir][0]_i_3_n_0 ),
        .I1(rdata_o0_out[1]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [1]),
        .I4(rdata_o0_out[9]),
        .I5(\execute_engine_reg[ir][15] [14]),
        .O(\execute_engine[ir][25]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \execute_engine[ir][25]_i_7 
       (.I0(\execute_engine[ir][30]_i_7_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\execute_engine[ir][19]_i_4_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][28]_i_3_n_0 ),
        .O(\execute_engine[ir][25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][26]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [10]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[5]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [26]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [26]));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \execute_engine[ir][26]_i_10 
       (.I0(\execute_engine[ir][25]_i_7_n_0 ),
        .I1(rdata_o0_out[8]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [13]),
        .I4(rdata_o0_out[9]),
        .I5(\execute_engine_reg[ir][15] [14]),
        .O(\execute_engine[ir][26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8A80AAA08A8AAAAA)) 
    \execute_engine[ir][26]_i_11 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [14]),
        .I4(rdata_o0_out[8]),
        .I5(\execute_engine_reg[ir][15] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_0 ));
  LUT6 #(
    .INIT(64'h0F000FFFAFCCAFFF)) 
    \execute_engine[ir][26]_i_12 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine_reg[ir][15] [13]),
        .I2(rdata_o0_out[7]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [12]),
        .I5(\execute_engine[ir][24]_i_8_n_0 ),
        .O(\execute_engine[ir][26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    \execute_engine[ir][26]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][26]_i_3_n_0 ),
        .I2(\execute_engine[ir][26]_i_4_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][26]_i_6_n_0 ),
        .I5(\execute_engine_reg[ir][12] ),
        .O(\issue_engine[ci_i32] [26]));
  LUT6 #(
    .INIT(64'h808080C080808000)) 
    \execute_engine[ir][26]_i_3 
       (.I0(\execute_engine[ir][15]_i_4_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000F40400000000)) 
    \execute_engine[ir][26]_i_4 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][26]_i_8_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .I5(\execute_engine[ir][26]_i_2_1 ),
        .O(\execute_engine[ir][26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0EFE0E0E0)) 
    \execute_engine[ir][26]_i_5 
       (.I0(\execute_engine[ir][26]_i_2_0 ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine_reg[ir][30]_0 ),
        .I3(\execute_engine[ir][26]_i_8_n_0 ),
        .I4(\execute_engine[ir][26]_i_10_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF02A2FFFFAAAA)) 
    \execute_engine[ir][26]_i_6 
       (.I0(\execute_engine[ir][26]_i_12_n_0 ),
        .I1(\execute_engine_reg[ir][15] [7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine_reg[ir][30] ),
        .O(\execute_engine[ir][26]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][26]_i_8 
       (.I0(rdata_o0_out[3]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [5]),
        .O(\execute_engine[ir][26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][27]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [11]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[6]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [27]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0404040)) 
    \execute_engine[ir][27]_i_2 
       (.I0(\execute_engine[ir][27]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_7_n_0 ),
        .I2(\execute_engine[ir][27]_i_4_n_0 ),
        .I3(\execute_engine[ir][29]_i_5_n_0 ),
        .I4(\execute_engine[ir][30]_i_7_n_0 ),
        .I5(\execute_engine[ir][27]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [27]));
  LUT6 #(
    .INIT(64'h00003704BF04BF8C)) 
    \execute_engine[ir][27]_i_3 
       (.I0(\execute_engine[ir][16]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][26]_i_2_0 ),
        .I3(\execute_engine[ir][27]_i_7_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\execute_engine[ir][24]_i_4_n_0 ),
        .O(\execute_engine[ir][27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00044404)) 
    \execute_engine[ir][27]_i_4 
       (.I0(\execute_engine[ir][0]_i_3_n_0 ),
        .I1(\issue_engine[ci_i32] [1]),
        .I2(\execute_engine_reg[ir][15] [1]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[1]),
        .O(\execute_engine[ir][27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \execute_engine[ir][27]_i_5 
       (.I0(\execute_engine[ir][30]_i_7_n_0 ),
        .I1(\execute_engine[ir][8]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir][15] [3]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I5(\execute_engine[ir][25]_i_5_n_0 ),
        .O(\execute_engine[ir][27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h15F5D5F5)) 
    \execute_engine[ir][27]_i_7 
       (.I0(\execute_engine[ir][31]_i_8_n_0 ),
        .I1(\execute_engine[ir][25]_i_7_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .O(\execute_engine[ir][27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][28]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [12]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[7]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [28]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [28]));
  LUT6 #(
    .INIT(64'h00008F8800000000)) 
    \execute_engine[ir][28]_i_2 
       (.I0(\execute_engine[ir][28]_i_3_n_0 ),
        .I1(\execute_engine[ir][29]_i_5_n_0 ),
        .I2(\execute_engine[ir][28]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_7_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .I5(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [28]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][28]_i_3 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [9]),
        .O(\execute_engine[ir][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h47FF000047FF47FF)) 
    \execute_engine[ir][28]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [9]),
        .I3(\execute_engine_reg[ir][30] ),
        .I4(\execute_engine[ir][28]_i_5_n_0 ),
        .I5(\execute_engine[ir][28]_i_6_n_0 ),
        .O(\execute_engine[ir][28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5500550045005500)) 
    \execute_engine[ir][28]_i_5 
       (.I0(\execute_engine[ir][16]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][30] ),
        .I2(\execute_engine[ir][31]_i_8_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][19]_i_4_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF70080FF33FF00)) 
    \execute_engine[ir][28]_i_6 
       (.I0(\execute_engine[ir][25]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][22]_i_5_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][16]_i_3_n_0 ),
        .O(\execute_engine[ir][28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][29]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [13]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[8]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [29]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [29]));
  LUT5 #(
    .INIT(32'h0000F888)) 
    \execute_engine[ir][29]_i_2 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][29]_i_3_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\execute_engine[ir][29]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [29]));
  LUT6 #(
    .INIT(64'hFFFFD0D00000F0D0)) 
    \execute_engine[ir][29]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_8_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][29]_i_4 
       (.I0(rdata_o0_out[5]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [10]),
        .O(\issue_engine_enabled.issue_engine_reg[align] ));
  LUT6 #(
    .INIT(64'h0001000000010101)) 
    \execute_engine[ir][29]_i_5 
       (.I0(\execute_engine[ir][16]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(rdata_o0_out[8]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\execute_engine_reg[ir][15] [13]),
        .O(\execute_engine[ir][29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][2]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[2]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [2]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [2]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [2]));
  LUT6 #(
    .INIT(64'hFF40FFFFFF400000)) 
    \execute_engine[ir][2]_i_2 
       (.I0(\execute_engine_reg[ir][2] ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][2]_i_4_n_0 ),
        .I3(\execute_engine[ir][2]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \execute_engine[ir][2]_i_4 
       (.I0(rdata_o0_out[9]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [14]),
        .I3(rdata_o0_out[8]),
        .I4(\execute_engine_reg[ir][15] [13]),
        .I5(\execute_engine[ir][24]_i_8_n_0 ),
        .O(\execute_engine[ir][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002020200000000)) 
    \execute_engine[ir][2]_i_5 
       (.I0(\execute_engine[ir][31]_i_6_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][7]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_8_n_0 ),
        .I5(\execute_engine[ir][6]_i_3_n_0 ),
        .O(\execute_engine[ir][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][2]_i_6 
       (.I0(rdata_o0_out[2]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [2]),
        .O(\execute_engine[ir][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][30]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [14]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[9]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [30]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [30]));
  LUT6 #(
    .INIT(64'h2A2A2A2000002A20)) 
    \execute_engine[ir][30]_i_2 
       (.I0(\execute_engine[ir][30]_i_3_n_0 ),
        .I1(\execute_engine[ir][30]_i_4_n_0 ),
        .I2(\execute_engine_reg[ir][30]_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .I5(\execute_engine[ir][30]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [30]));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \execute_engine[ir][30]_i_3 
       (.I0(\execute_engine_reg[ir][15] [0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[0]),
        .I3(\execute_engine[ir][31]_i_6_n_0 ),
        .I4(\issue_engine[ci_i32] [1]),
        .I5(\execute_engine[ir][0]_i_3_n_0 ),
        .O(\execute_engine[ir][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7700077700000777)) 
    \execute_engine[ir][30]_i_4 
       (.I0(\execute_engine[ir][30]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_8_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .I5(\execute_engine[ir][7]_i_3_0 ),
        .O(\execute_engine[ir][30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][30]_i_7 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [8]),
        .O(\execute_engine[ir][30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][31]_i_2 
       (.I0(\issue_engine[valid]1 ),
        .I1(\execute_engine_reg[ir][15] [15]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[10]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [31]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [31]));
  LUT2 #(
    .INIT(4'h7)) 
    \execute_engine[ir][31]_i_3 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .O(\issue_engine[valid]1 ));
  LUT6 #(
    .INIT(64'h0000200020002000)) 
    \execute_engine[ir][31]_i_5 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(\execute_engine[ir][31]_i_8_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine_reg[ir][31] ),
        .O(\issue_engine[ci_i32] [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_6 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [1]),
        .O(\execute_engine[ir][31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_7 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [0]),
        .O(\execute_engine[ir][31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_8 
       (.I0(rdata_o0_out[7]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [12]),
        .O(\execute_engine[ir][31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_9 
       (.I0(rdata_o0_out[10]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][15] [15]),
        .O(\execute_engine[ir][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][3]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [3]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [3]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [3]));
  LUT5 #(
    .INIT(32'h0CAA00AA)) 
    \execute_engine[ir][3]_i_2 
       (.I0(\execute_engine[ir][21]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_7_n_0 ),
        .I2(\execute_engine[ir][31]_i_6_n_0 ),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .I4(\execute_engine_reg[ir][30] ),
        .O(\issue_engine[ci_i32] [3]));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][4]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [4]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [4]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[ir][4]_i_2 
       (.I0(\execute_engine[ir][4]_i_3_n_0 ),
        .I1(\execute_engine[ir][0]_i_2_n_0 ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [4]),
        .O(\issue_engine[ci_i32] [4]));
  LUT6 #(
    .INIT(64'h0300037700000047)) 
    \execute_engine[ir][4]_i_3 
       (.I0(\execute_engine[ir][4]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_7_n_0 ),
        .O(\execute_engine[ir][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \execute_engine[ir][4]_i_4 
       (.I0(\execute_engine[ir][6]_i_3_n_0 ),
        .I1(rdata_o0_out[7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [12]),
        .I4(\execute_engine[ir][7]_i_5_n_0 ),
        .O(\execute_engine[ir][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][5]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[3]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [5]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [5]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \execute_engine[ir][5]_i_2 
       (.I0(\execute_engine[ir][5]_i_3_n_0 ),
        .I1(\execute_engine[ir][0]_i_2_n_0 ),
        .I2(rdata_o0_out[3]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [5]),
        .O(\issue_engine[ci_i32] [5]));
  LUT6 #(
    .INIT(64'h88AA000888AAF0F8)) 
    \execute_engine[ir][5]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_7_n_0 ),
        .I3(\execute_engine[ir][13]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_6_n_0 ),
        .I5(\execute_engine[ir][24]_i_5_n_0 ),
        .O(\execute_engine[ir][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][6]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(rdata_o0_out[4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [6]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [6]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [6]));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \execute_engine[ir][6]_i_2 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][12] ),
        .I2(\execute_engine[ir][12]_i_4_n_0 ),
        .I3(\execute_engine[ir][6]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][24]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [6]));
  LUT4 #(
    .INIT(16'hE200)) 
    \execute_engine[ir][6]_i_3 
       (.I0(\execute_engine_reg[ir][15] [15]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[10]),
        .I3(\execute_engine[ir][19]_i_6_n_0 ),
        .O(\execute_engine[ir][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][7]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [7]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_engine[ir][7]_i_2 
       (.I0(\execute_engine[ir][7]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine_reg[ir][7]_i_4_n_0 ),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .I4(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [7]));
  LUT6 #(
    .INIT(64'h0AAA8AAA00008000)) 
    \execute_engine[ir][7]_i_3 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_8_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][19]_i_6_n_0 ),
        .I4(\execute_engine[ir][7]_i_5_n_0 ),
        .I5(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\execute_engine[ir][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \execute_engine[ir][7]_i_5 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine[ir][19]_i_4_n_0 ),
        .I2(\execute_engine[ir][15]_i_4_n_0 ),
        .I3(\execute_engine[ir][28]_i_3_n_0 ),
        .I4(\execute_engine[ir][30]_i_7_n_0 ),
        .O(\execute_engine[ir][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000005044440050)) 
    \execute_engine[ir][7]_i_6 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o0_out[2]),
        .I2(\execute_engine_reg[ir][15] [2]),
        .I3(\execute_engine_reg[ir][15] [13]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o0_out[8]),
        .O(\execute_engine[ir][7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA3A0FF0C)) 
    \execute_engine[ir][7]_i_7 
       (.I0(\execute_engine[ir][31]_i_8_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][8]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [8]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [8]));
  LUT6 #(
    .INIT(64'hFF08FFFFFF000000)) 
    \execute_engine[ir][8]_i_2 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_6_n_0 ),
        .I2(\execute_engine[ir][10]_i_3_n_0 ),
        .I3(\execute_engine[ir][8]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][30]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [8]));
  LUT6 #(
    .INIT(64'h05000533F5FFF533)) 
    \execute_engine[ir][8]_i_3 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine_reg[ir][15] [13]),
        .I2(rdata_o0_out[9]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(\execute_engine_reg[ir][15] [14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FF0404)) 
    \execute_engine[ir][8]_i_4 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][21]_i_4_n_0 ),
        .I2(\execute_engine[ir][13]_i_4_n_0 ),
        .I3(\execute_engine[ir][8]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_7_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\execute_engine[ir][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h35FF3555)) 
    \execute_engine[ir][8]_i_5 
       (.I0(\execute_engine[ir][30]_i_7_n_0 ),
        .I1(\execute_engine[ir][21]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][16]_i_3_n_0 ),
        .I4(\execute_engine[ir][13]_i_4_n_0 ),
        .O(\execute_engine[ir][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
    \execute_engine[ir][9]_i_1 
       (.I0(\issue_engine[valid]1 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [9]),
        .I4(\execute_engine_reg[ir][2]_0 ),
        .I5(\issue_engine[ci_i32] [9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 [9]));
  LUT6 #(
    .INIT(64'h1010F0F0FF00F0F0)) 
    \execute_engine[ir][9]_i_2 
       (.I0(\execute_engine_reg[ir][30] ),
        .I1(\execute_engine[ir][10]_i_3_n_0 ),
        .I2(\execute_engine[ir][28]_i_3_n_0 ),
        .I3(\execute_engine[ir][9]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [9]));
  LUT6 #(
    .INIT(64'hEAFAAAFAEAAAAAAA)) 
    \execute_engine[ir][9]_i_3 
       (.I0(\execute_engine[ir][9]_i_4_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\execute_engine[ir][26]_i_2_1 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][16]_i_3_n_0 ),
        .I5(\execute_engine[ir][22]_i_5_n_0 ),
        .O(\execute_engine[ir][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2A202A2A0000000)) 
    \execute_engine[ir][9]_i_4 
       (.I0(\execute_engine[ir][31]_i_7_n_0 ),
        .I1(\execute_engine[ir][13]_i_4_n_0 ),
        .I2(\execute_engine[ir][16]_i_3_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][22]_i_5_n_0 ),
        .I5(\execute_engine[ir][28]_i_3_n_0 ),
        .O(\execute_engine[ir][9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h707F7F7F)) 
    \execute_engine[is_ci]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][15] [1]),
        .I4(\execute_engine_reg[ir][15] [0]),
        .O(p_0_in__0));
  MUXF7 \execute_engine_reg[ir][7]_i_4 
       (.I0(\execute_engine[ir][7]_i_6_n_0 ),
        .I1(\execute_engine[ir][7]_i_7_n_0 ),
        .O(\execute_engine_reg[ir][7]_i_4_n_0 ),
        .S(\execute_engine[ir][31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFF00E0FF)) 
    \fetch_engine[pc][31]_i_1 
       (.I0(\main_rsp[ack] ),
        .I1(\main_rsp[err] ),
        .I2(\arbiter_reg[b_req] ),
        .I3(\fetch_engine_reg[state] [1]),
        .I4(\fetch_engine_reg[state] [0]),
        .O(\keeper_reg[err] ));
  FDRE \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_1 
       (.I0(\m_axi_araddr[31] [15]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [14]),
        .O(\fetch_engine_reg[pc][17]_1 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_10 
       (.I0(\m_axi_araddr[31] [4]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [3]),
        .O(\fetch_engine_reg[pc][17]_1 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_11 
       (.I0(\m_axi_araddr[31] [3]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [2]),
        .O(\fetch_engine_reg[pc][17]_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_12 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [1]),
        .O(\fetch_engine_reg[pc][17]_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_13 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [0]),
        .O(\fetch_engine_reg[pc][17]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_2 
       (.I0(\m_axi_araddr[31] [14]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [13]),
        .O(\fetch_engine_reg[pc][17]_1 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_3 
       (.I0(\m_axi_araddr[31] [12]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [11]),
        .O(\fetch_engine_reg[pc][17]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_4 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [10]),
        .O(\fetch_engine_reg[pc][17]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_5 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [9]),
        .O(\fetch_engine_reg[pc][11]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_6 
       (.I0(\m_axi_araddr[31] [8]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [7]),
        .O(\fetch_engine_reg[pc][9]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_7 
       (.I0(\m_axi_araddr[31] [7]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [6]),
        .O(\fetch_engine_reg[pc][8]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_8 
       (.I0(\m_axi_araddr[31] [6]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [5]),
        .O(\fetch_engine_reg[pc][7] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_0_i_9 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [4]),
        .O(\fetch_engine_reg[pc][6] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_12_i_1 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [9]),
        .O(addr[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_12_i_2 
       (.I0(\m_axi_araddr[31] [3]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [2]),
        .O(\fetch_engine_reg[pc][4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_12_i_3 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [1]),
        .O(\fetch_engine_reg[pc][3]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_13_i_1 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_15_i_1 
       (.I0(\m_axi_araddr[31] [8]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [7]),
        .O(\fetch_engine_reg[pc][17]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_15_i_2 
       (.I0(\m_axi_araddr[31] [7]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [6]),
        .O(\fetch_engine_reg[pc][17]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_16_i_1 
       (.I0(\m_axi_araddr[31] [13]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [12]),
        .O(addr[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_17_i_1 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [9]),
        .O(\fetch_engine_reg[pc][17]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_1_i_1 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [4]),
        .O(\fetch_engine_reg[pc][17]_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_20_i_1 
       (.I0(\m_axi_araddr[31] [16]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [15]),
        .O(\fetch_engine_reg[pc][17]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_20_i_2 
       (.I0(\m_axi_araddr[31] [15]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [14]),
        .O(\fetch_engine_reg[pc][17]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_20_i_3 
       (.I0(\m_axi_araddr[31] [14]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [13]),
        .O(\fetch_engine_reg[pc][17]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_20_i_4 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [0]),
        .O(\fetch_engine_reg[pc][2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_24_i_1 
       (.I0(\m_axi_araddr[31] [9]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [8]),
        .O(\fetch_engine_reg[pc][10] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_24_i_2 
       (.I0(\m_axi_araddr[31] [4]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [3]),
        .O(\fetch_engine_reg[pc][5] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_2_i_1 
       (.I0(\m_axi_araddr[31] [6]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [5]),
        .O(\fetch_engine_reg[pc][7]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_2_i_2 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [4]),
        .O(\fetch_engine_reg[pc][6]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_4_i_1 
       (.I0(\m_axi_araddr[31] [13]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [12]),
        .O(\fetch_engine_reg[pc][14] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_4_i_2 
       (.I0(\m_axi_araddr[31] [12]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [11]),
        .O(\fetch_engine_reg[pc][14] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_4_i_3 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [10]),
        .O(\fetch_engine_reg[pc][14] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_4_i_4 
       (.I0(\m_axi_araddr[31] [6]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [5]),
        .O(\fetch_engine_reg[pc][14] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_4_i_5 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [4]),
        .O(\fetch_engine_reg[pc][14] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_4_i_6 
       (.I0(\m_axi_araddr[31] [3]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [2]),
        .O(\fetch_engine_reg[pc][4]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_5_i_1 
       (.I0(\m_axi_araddr[31] [16]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [15]),
        .O(\fetch_engine_reg[pc][17] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_5_i_2 
       (.I0(\m_axi_araddr[31] [15]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [14]),
        .O(\fetch_engine_reg[pc][16] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_5_i_3 
       (.I0(\m_axi_araddr[31] [14]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [13]),
        .O(\fetch_engine_reg[pc][15] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_5_i_4 
       (.I0(\m_axi_araddr[31] [8]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [7]),
        .O(\fetch_engine_reg[pc][9]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_5_i_5 
       (.I0(\m_axi_araddr[31] [7]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [6]),
        .O(\fetch_engine_reg[pc][8]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_5_i_6 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [1]),
        .O(\fetch_engine_reg[pc][3]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_7_i_1 
       (.I0(\m_axi_araddr[31] [9]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [8]),
        .O(addr[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_1 
       (.I0(\m_axi_araddr[31] [16]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [15]),
        .O(\fetch_engine_reg[pc][17]_2 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_2 
       (.I0(\m_axi_araddr[31] [13]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [12]),
        .O(\fetch_engine_reg[pc][14]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_3 
       (.I0(\m_axi_araddr[31] [12]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [11]),
        .O(\fetch_engine_reg[pc][14]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_4 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [10]),
        .O(\fetch_engine_reg[pc][14]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_5 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [9]),
        .O(\fetch_engine_reg[pc][11] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_6 
       (.I0(\m_axi_araddr[31] [9]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [8]),
        .O(\fetch_engine_reg[pc][14]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_7 
       (.I0(\m_axi_araddr[31] [4]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [3]),
        .O(addr[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_8_i_8 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [0]),
        .O(\fetch_engine_reg[pc][2]_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_1_16_i_1 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [1]),
        .O(\fetch_engine_reg[pc][3] ));
  LUT6 #(
    .INIT(64'h7FFF7F007F007F00)) 
    irq_active_i_1
       (.I0(\fetch_engine_reg[pc][8]_1 ),
        .I1(m_axi_rready_0),
        .I2(\fetch_engine_reg[pc][3]_2 ),
        .I3(irq_active_reg_0),
        .I4(p_3_in),
        .I5(p_2_in),
        .O(irq_active_reg));
  LUT6 #(
    .INIT(64'h0770777777770770)) 
    \issue_engine_enabled.issue_engine[align]_i_3 
       (.I0(rdata_o0_out[1]),
        .I1(rdata_o0_out[0]),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(Q),
        .I5(\w_pnt_reg_n_0_[0] ),
        .O(\r_pnt_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h03AA)) 
    \keeper[busy]_i_1 
       (.I0(\arbiter_reg[a_req] ),
        .I1(\main_rsp[ack] ),
        .I2(\keeper[busy]1__1 ),
        .I3(\keeper_reg[busy]__0 ),
        .O(\keeper_reg[busy] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \keeper[halt]_i_1 
       (.I0(m_axi_awvalid_INST_0_i_3_n_0),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(\neorv32_bus_gateway_inst/port_sel__34 ),
        .O(port_sel_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(\m_axi_araddr[31] [9]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [8]),
        .O(\fetch_engine_reg[pc][17]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [9]),
        .O(m_axi_araddr[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[12]_INST_0 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [10]),
        .O(addr[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[13]_INST_0 
       (.I0(\m_axi_araddr[31] [12]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [11]),
        .O(addr[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[14]_INST_0 
       (.I0(\m_axi_araddr[31] [13]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [12]),
        .O(\fetch_engine_reg[pc][17]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[15]_INST_0 
       (.I0(\m_axi_araddr[31] [14]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [13]),
        .O(\fetch_engine_reg[pc][17]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[16]_INST_0 
       (.I0(\m_axi_araddr[31] [15]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [14]),
        .O(\fetch_engine_reg[pc][17]_2 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[17]_INST_0 
       (.I0(\m_axi_araddr[31] [16]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [15]),
        .O(\fetch_engine_reg[pc][17]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[18]_INST_0 
       (.I0(\m_axi_araddr[31] [17]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [16]),
        .O(m_axi_araddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[19]_INST_0 
       (.I0(\m_axi_araddr[31] [18]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [17]),
        .O(m_axi_araddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[20]_INST_0 
       (.I0(\m_axi_araddr[31] [19]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [18]),
        .O(m_axi_araddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[21]_INST_0 
       (.I0(\m_axi_araddr[31] [20]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [19]),
        .O(m_axi_araddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[22]_INST_0 
       (.I0(\m_axi_araddr[31] [21]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [20]),
        .O(m_axi_araddr[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[23]_INST_0 
       (.I0(\m_axi_araddr[31] [22]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [21]),
        .O(m_axi_araddr[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[24]_INST_0 
       (.I0(\m_axi_araddr[31] [23]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [22]),
        .O(m_axi_araddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[25]_INST_0 
       (.I0(\m_axi_araddr[31] [24]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [23]),
        .O(m_axi_araddr[8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[26]_INST_0 
       (.I0(\m_axi_araddr[31] [25]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [24]),
        .O(m_axi_araddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[27]_INST_0 
       (.I0(\m_axi_araddr[31] [26]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [25]),
        .O(m_axi_araddr[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[28]_INST_0 
       (.I0(\m_axi_araddr[31] [27]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [26]),
        .O(m_axi_araddr[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[29]_INST_0 
       (.I0(\m_axi_araddr[31] [28]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [27]),
        .O(m_axi_araddr[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [0]),
        .O(\fetch_engine_reg[pc][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[30]_INST_0 
       (.I0(\m_axi_araddr[31] [29]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [28]),
        .O(m_axi_araddr[13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[31]_INST_0 
       (.I0(\m_axi_araddr[31] [30]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [29]),
        .O(m_axi_araddr[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAE0000)) 
    \m_axi_araddr[31]_INST_0_i_1 
       (.I0(\arbiter_reg[b_req]__0 ),
        .I1(\w_pnt_reg[0]_4 ),
        .I2(\m_axi_araddr[31]_INST_0_i_3_n_0 ),
        .I3(\w_pnt_reg[0]_5 ),
        .I4(\w_pnt_reg[0]_6 ),
        .I5(\arbiter_reg[state] [1]),
        .O(\arbiter_reg[b_req] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \m_axi_araddr[31]_INST_0_i_3 
       (.I0(p_0_in),
        .I1(\r_pnt_reg_n_0_[1] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(Q),
        .O(\m_axi_araddr[31]_INST_0_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [1]),
        .O(\fetch_engine_reg[pc][14] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(\m_axi_araddr[31] [3]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [2]),
        .O(addr[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(\m_axi_araddr[31] [4]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [3]),
        .O(\fetch_engine_reg[pc][5]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [4]),
        .O(\fetch_engine_reg[pc][17]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(\m_axi_araddr[31] [6]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [5]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(\m_axi_araddr[31] [7]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [6]),
        .O(\fetch_engine_reg[pc][8]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(\m_axi_araddr[31] [8]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [7]),
        .O(\fetch_engine_reg[pc][9] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_awvalid_INST_0
       (.I0(pending_reg_0),
        .I1(m_axi_rready_0),
        .I2(m_axi_awvalid_0),
        .O(m_axi_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    m_axi_awvalid_INST_0_i_1
       (.I0(m_axi_awvalid_INST_0_i_3_n_0),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(\neorv32_bus_gateway_inst/port_sel__34 ),
        .I3(\arbiter_reg[a_req] ),
        .I4(pending),
        .O(pending_reg_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    m_axi_awvalid_INST_0_i_10
       (.I0(m_axi_araddr[10]),
        .I1(m_axi_araddr[7]),
        .I2(m_axi_araddr[4]),
        .I3(m_axi_araddr[1]),
        .I4(m_axi_awvalid_INST_0_i_20_n_0),
        .I5(m_axi_awvalid_INST_0_i_18_n_0),
        .O(m_axi_awvalid_INST_0_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    m_axi_awvalid_INST_0_i_11
       (.I0(m_axi_araddr[8]),
        .I1(m_axi_araddr[9]),
        .I2(m_axi_araddr[11]),
        .I3(m_axi_araddr[12]),
        .I4(m_axi_araddr[13]),
        .I5(m_axi_araddr[14]),
        .O(m_axi_awvalid_INST_0_i_11_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    m_axi_awvalid_INST_0_i_12
       (.I0(m_axi_araddr[3]),
        .I1(m_axi_araddr[6]),
        .I2(m_axi_araddr[9]),
        .I3(m_axi_araddr[12]),
        .I4(m_axi_araddr[14]),
        .I5(m_axi_araddr[13]),
        .O(m_axi_awvalid_INST_0_i_12_n_0));
  LUT6 #(
    .INIT(64'h8A80000000000000)) 
    m_axi_awvalid_INST_0_i_13
       (.I0(m_axi_araddr[1]),
        .I1(\m_axi_araddr[31] [20]),
        .I2(\arbiter_reg[b_req] ),
        .I3(\m_axi_araddr[31]_0 [19]),
        .I4(m_axi_araddr[7]),
        .I5(m_axi_araddr[10]),
        .O(m_axi_awvalid_INST_0_i_13_n_0));
  LUT6 #(
    .INIT(64'hB800000000000000)) 
    m_axi_awvalid_INST_0_i_14
       (.I0(\m_axi_araddr[31] [12]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [11]),
        .I3(addr[6]),
        .I4(\fetch_engine_reg[pc][15] ),
        .I5(\fetch_engine_reg[pc][17] ),
        .O(m_axi_awvalid_INST_0_i_14_n_0));
  LUT6 #(
    .INIT(64'hD5D500D500D500D5)) 
    m_axi_awvalid_INST_0_i_15
       (.I0(m_axi_araddr[4]),
        .I1(m_axi_araddr[2]),
        .I2(m_axi_araddr[3]),
        .I3(m_axi_araddr[1]),
        .I4(\fetch_engine_reg[pc][16] ),
        .I5(\fetch_engine_reg[pc][17] ),
        .O(m_axi_awvalid_INST_0_i_15_n_0));
  LUT6 #(
    .INIT(64'h8888A0FFFFFFA0FF)) 
    m_axi_awvalid_INST_0_i_16
       (.I0(m_axi_araddr[12]),
        .I1(\m_axi_araddr[31] [27]),
        .I2(\m_axi_araddr[31]_0 [26]),
        .I3(\m_axi_araddr[31]_0 [28]),
        .I4(\arbiter_reg[b_req] ),
        .I5(\m_axi_araddr[31] [29]),
        .O(m_axi_awvalid_INST_0_i_16_n_0));
  LUT6 #(
    .INIT(64'hD5D500D500D500D5)) 
    m_axi_awvalid_INST_0_i_17
       (.I0(m_axi_araddr[10]),
        .I1(m_axi_araddr[8]),
        .I2(m_axi_araddr[9]),
        .I3(m_axi_araddr[7]),
        .I4(m_axi_araddr[5]),
        .I5(m_axi_araddr[6]),
        .O(m_axi_awvalid_INST_0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    m_axi_awvalid_INST_0_i_18
       (.I0(\m_axi_araddr[31]_0 [20]),
        .I1(\m_axi_araddr[31] [21]),
        .I2(\m_axi_araddr[31]_0 [21]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\m_axi_araddr[31] [22]),
        .O(m_axi_awvalid_INST_0_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    m_axi_awvalid_INST_0_i_19
       (.I0(\m_axi_araddr[31]_0 [23]),
        .I1(\m_axi_araddr[31] [24]),
        .I2(\m_axi_araddr[31]_0 [24]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\m_axi_araddr[31] [25]),
        .O(m_axi_awvalid_INST_0_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    m_axi_awvalid_INST_0_i_20
       (.I0(\m_axi_araddr[31]_0 [17]),
        .I1(\m_axi_araddr[31] [18]),
        .I2(\m_axi_araddr[31]_0 [18]),
        .I3(\arbiter_reg[b_req] ),
        .I4(\m_axi_araddr[31] [19]),
        .O(m_axi_awvalid_INST_0_i_20_n_0));
  LUT6 #(
    .INIT(64'h2300000000000000)) 
    m_axi_awvalid_INST_0_i_3
       (.I0(m_axi_araddr[5]),
        .I1(m_axi_araddr[6]),
        .I2(m_axi_araddr[4]),
        .I3(m_axi_awvalid_INST_0_i_7_n_0),
        .I4(m_axi_awvalid_INST_0_i_8_n_0),
        .I5(m_axi_awvalid_INST_0_i_9_n_0),
        .O(m_axi_awvalid_INST_0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    m_axi_awvalid_INST_0_i_4
       (.I0(\fetch_engine_reg[pc][15] ),
        .I1(\fetch_engine_reg[pc][16] ),
        .I2(\fetch_engine_reg[pc][17] ),
        .I3(m_axi_awvalid_INST_0_i_10_n_0),
        .I4(m_axi_awvalid_INST_0_i_11_n_0),
        .O(\neorv32_bus_gateway_inst/p_0_in3_in ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    m_axi_awvalid_INST_0_i_5
       (.I0(m_axi_awvalid_INST_0_i_12_n_0),
        .I1(m_axi_awvalid_INST_0_i_13_n_0),
        .I2(m_axi_awvalid_INST_0_i_14_n_0),
        .I3(m_axi_awvalid_INST_0_i_15_n_0),
        .I4(m_axi_awvalid_INST_0_i_16_n_0),
        .I5(m_axi_awvalid_INST_0_i_17_n_0),
        .O(\neorv32_bus_gateway_inst/port_sel__34 ));
  LUT6 #(
    .INIT(64'h000000000000EFEE)) 
    m_axi_awvalid_INST_0_i_6
       (.I0(\core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]00_out ),
        .I1(\arbiter_reg[a_req]__0 ),
        .I2(misaligned),
        .I3(arbiter_req_reg),
        .I4(\arbiter_reg[state] [0]),
        .I5(\arbiter_reg[state] [1]),
        .O(\arbiter_reg[a_req] ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    m_axi_awvalid_INST_0_i_7
       (.I0(\m_axi_araddr[31] [19]),
        .I1(\arbiter_reg[b_req] ),
        .I2(\m_axi_araddr[31]_0 [18]),
        .I3(\m_axi_araddr[31] [18]),
        .I4(\m_axi_araddr[31]_0 [17]),
        .I5(m_axi_araddr[1]),
        .O(m_axi_awvalid_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    m_axi_awvalid_INST_0_i_8
       (.I0(m_axi_araddr[11]),
        .I1(m_axi_araddr[12]),
        .I2(m_axi_araddr[10]),
        .I3(m_axi_araddr[8]),
        .I4(m_axi_araddr[9]),
        .I5(m_axi_araddr[7]),
        .O(m_axi_awvalid_INST_0_i_8_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    m_axi_awvalid_INST_0_i_9
       (.I0(m_axi_araddr[11]),
        .I1(m_axi_araddr[12]),
        .I2(m_axi_araddr[13]),
        .I3(m_axi_araddr[14]),
        .I4(m_axi_awvalid_INST_0_i_18_n_0),
        .I5(m_axi_awvalid_INST_0_i_19_n_0),
        .O(m_axi_awvalid_INST_0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_bready_INST_0
       (.I0(pending_reg_0),
        .I1(m_axi_rready_0),
        .O(m_axi_bready));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_rready_INST_0
       (.I0(pending_reg_0),
        .I1(m_axi_rready_0),
        .O(m_axi_rready));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h08)) 
    m_axi_wvalid_INST_0
       (.I0(pending_reg_0),
        .I1(m_axi_rready_0),
        .I2(m_axi_wvalid_0),
        .O(m_axi_wvalid));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b0_reg_0_i_1
       (.I0(\arbiter_reg[a_req] ),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(m_axi_rready_0),
        .I3(m_axi_wstrb[0]),
        .O(\bus_req_o_reg[ben][0] ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b1_reg_0_i_1
       (.I0(\arbiter_reg[a_req] ),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(m_axi_rready_0),
        .I3(m_axi_wstrb[1]),
        .O(\bus_req_o_reg[ben][1] ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b2_reg_0_i_1
       (.I0(\arbiter_reg[a_req] ),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(m_axi_rready_0),
        .I3(m_axi_wstrb[2]),
        .O(\bus_req_o_reg[ben][2] ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b3_reg_0_i_1
       (.I0(\arbiter_reg[a_req] ),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(m_axi_rready_0),
        .I3(m_axi_wstrb[3]),
        .O(WEA));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [1:0]),
        .DIB(\main_rsp[data] [3:2]),
        .DIC(\main_rsp[data] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o0_out[1:0]),
        .DOB({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ,rdata_o0_out[2]}),
        .DOC({rdata_o0_out[3],\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] [1]));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_1 
       (.I0(\main_rsp[ack] ),
        .I1(\main_rsp[err] ),
        .I2(\arbiter_reg[b_req] ),
        .I3(\fetch_engine_reg[state] [1]),
        .I4(\fetch_engine_reg[state] [0]),
        .I5(\m_axi_araddr[31] [0]),
        .O(\ipb[we] [0]));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_1__0 
       (.I0(\w_pnt[0]_i_3_n_0 ),
        .I1(\arbiter_reg[b_req] ),
        .I2(\main_rsp[err] ),
        .I3(\w_pnt_reg[0]_3 ),
        .I4(\w_pnt_reg[0]_7 ),
        .I5(\w_pnt_reg[0]_2 ),
        .O(\ipb[we] [1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [13:12]),
        .DIB(\main_rsp[data] [15:14]),
        .DIC({1'b0,wdata_i}),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o0_out[8:7]),
        .DOB(rdata_o0_out[10:9]),
        .DOC({\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED [1],DOC}),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_5 
       (.I0(\arbiter_reg[b_req] ),
        .I1(\main_rsp[err] ),
        .O(wdata_i));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [7:6]),
        .DIB(\main_rsp[data] [9:8]),
        .DIC(\main_rsp[data] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ,rdata_o0_out[4]}),
        .DOB({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ,\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 }),
        .DOC(rdata_o0_out[6:5]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] [1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_1 
       (.I0(empty),
        .I1(m_axi_rready_0),
        .I2(\fetch_engine_reg[pc][2]_0 ),
        .I3(\memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_2_n_0 ),
        .I4(addr[2]),
        .I5(\bus_rsp_o[ack]_i_2_n_0 ),
        .O(\w_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_2 
       (.I0(\fetch_engine_reg[pc][9]_1 ),
        .I1(\fetch_engine_reg[pc][8]_3 ),
        .I2(\fetch_engine_reg[pc][11]_0 ),
        .O(\memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \mtime_we[0]_i_1 
       (.I0(\fetch_engine_reg[pc][11]_0 ),
        .I1(\mtime_we[1]_i_2_n_0 ),
        .I2(\dout[7]_i_3_n_0 ),
        .I3(m_axi_rready_0),
        .I4(\fetch_engine_reg[pc][3]_1 ),
        .I5(\fetch_engine_reg[pc][2]_0 ),
        .O(\fetch_engine_reg[pc][11]_5 [0]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \mtime_we[1]_i_1 
       (.I0(\fetch_engine_reg[pc][11]_0 ),
        .I1(\mtime_we[1]_i_2_n_0 ),
        .I2(\dout[7]_i_3_n_0 ),
        .I3(m_axi_rready_0),
        .I4(\fetch_engine_reg[pc][3]_1 ),
        .I5(\fetch_engine_reg[pc][2]_0 ),
        .O(\fetch_engine_reg[pc][11]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mtime_we[1]_i_2 
       (.I0(\fetch_engine_reg[pc][8]_3 ),
        .I1(\fetch_engine_reg[pc][9]_1 ),
        .O(\mtime_we[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \mtimecmp_hi[31]_i_1 
       (.I0(\fetch_engine_reg[pc][11]_0 ),
        .I1(\mtime_we[1]_i_2_n_0 ),
        .I2(\dout[7]_i_3_n_0 ),
        .I3(\fetch_engine_reg[pc][3]_1 ),
        .I4(m_axi_rready_0),
        .I5(\fetch_engine_reg[pc][2]_0 ),
        .O(\fetch_engine_reg[pc][11]_4 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \mtimecmp_lo[31]_i_1 
       (.I0(\fetch_engine_reg[pc][11]_0 ),
        .I1(\mtime_we[1]_i_2_n_0 ),
        .I2(\dout[7]_i_3_n_0 ),
        .I3(\fetch_engine_reg[pc][3]_1 ),
        .I4(m_axi_rready_0),
        .I5(\fetch_engine_reg[pc][2]_0 ),
        .O(\fetch_engine_reg[pc][11]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \nclr_pending[0]_i_1 
       (.I0(\nclr_pending_reg[0] ),
        .I1(\fetch_engine_reg[pc][3]_1 ),
        .I2(\fetch_engine_reg[pc][2]_0 ),
        .I3(m_axi_rready_0),
        .I4(\fetch_engine_reg[pc][8]_1 ),
        .O(\bus_req_o_reg[data][0] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \r_pnt[1]_i_1__0 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(Q),
        .I2(\r_pnt_reg[1]_1 ),
        .I3(\r_pnt_reg_n_0_[1] ),
        .O(\r_pnt[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \r_pnt[1]_i_3 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(Q),
        .I2(p_0_in),
        .I3(\r_pnt_reg_n_0_[1] ),
        .O(\w_pnt_reg[0]_1 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D),
        .Q(Q));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[1]_i_1__0_n_0 ),
        .Q(\r_pnt_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h40)) 
    rden_i_1
       (.I0(m_axi_rready_0),
        .I1(\arbiter_reg[a_req] ),
        .I2(m_axi_awvalid_INST_0_i_3_n_0),
        .O(\bus_req_o_reg[rw] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h08)) 
    rden_i_1__0
       (.I0(\arbiter_reg[a_req] ),
        .I1(\neorv32_bus_gateway_inst/p_0_in3_in ),
        .I2(m_axi_rready_0),
        .O(rden0));
  LUT4 #(
    .INIT(16'h4510)) 
    \w_pnt[0]_i_1 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\m_axi_araddr[31] [0]),
        .I2(\ipb[we] [1]),
        .I3(\w_pnt_reg[0]_8 ),
        .O(\fetch_engine_reg[restart] ));
  LUT6 #(
    .INIT(64'h0155555554000000)) 
    \w_pnt[0]_i_1__0 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\main_rsp[ack] ),
        .I2(\main_rsp[err] ),
        .I3(\arbiter_reg[b_req] ),
        .I4(\w_pnt[0]_i_3_n_0 ),
        .I5(\w_pnt_reg_n_0_[0] ),
        .O(\w_pnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \w_pnt[0]_i_3 
       (.I0(\fetch_engine_reg[state] [1]),
        .I1(\fetch_engine_reg[state] [0]),
        .O(\w_pnt[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1320)) 
    \w_pnt[1]_i_1__0 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\fetch_engine_reg[restart]__0 ),
        .I2(\ipb[we] [1]),
        .I3(p_0_in),
        .O(\w_pnt[1]_i_1__0_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__0_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_1__0_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0
   (\rx_fifo[avail] ,
    \rx_fifo[free] ,
    \fifo_read_sync.free_o_reg_0 ,
    D,
    \fifo_read_sync.half_o_reg_0 ,
    irq_rx_o0,
    clk,
    rstn_sys,
    \r_pnt_reg[0]_0 ,
    cg_en_9,
    \ctrl_reg[sim_mode]__0 ,
    \rx_engine_reg[done]__0 ,
    \rx_engine_reg[over] ,
    \bus_rsp_o_reg[data][7] ,
    \ctrl_reg[hwfc_en]__0 ,
    Q,
    \bus_rsp_o_reg[data][7]_0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 );
  output \rx_fifo[avail] ;
  output \rx_fifo[free] ;
  output \fifo_read_sync.free_o_reg_0 ;
  output [7:0]D;
  output \fifo_read_sync.half_o_reg_0 ;
  output irq_rx_o0;
  input clk;
  input rstn_sys;
  input \r_pnt_reg[0]_0 ;
  input cg_en_9;
  input \ctrl_reg[sim_mode]__0 ;
  input \rx_engine_reg[done]__0 ;
  input \rx_engine_reg[over] ;
  input \bus_rsp_o_reg[data][7] ;
  input \ctrl_reg[hwfc_en]__0 ;
  input [2:0]Q;
  input [1:0]\bus_rsp_o_reg[data][7]_0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;

  wire [7:0]D;
  wire [2:0]Q;
  wire avail;
  wire \bus_rsp_o_reg[data][7] ;
  wire [1:0]\bus_rsp_o_reg[data][7]_0 ;
  wire cg_en_9;
  wire clk;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[0] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[1] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[2] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[3] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[4] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[5] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[6] ;
  wire \fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[7] ;
  wire \fifo_read_sync.free_o_i_1__0_n_0 ;
  wire \fifo_read_sync.free_o_reg_0 ;
  wire \fifo_read_sync.half_o_reg_0 ;
  wire irq_rx_o0;
  wire [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ;
  wire \r_pnt[0]_i_1__1_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire rstn_sys;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \w_pnt[0]_i_1__2_n_0 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire we;

  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][0]_i_1__2 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[0] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(cg_en_9),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][1]_i_1__2 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[1] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\ctrl_reg[sim_mode]__0 ),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][2]_i_1__1 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[2] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\ctrl_reg[hwfc_en]__0 ),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][3]_i_1__2 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[3] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(Q[0]),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][4]_i_1__1 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[4] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(Q[1]),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][5]_i_1__1 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[5] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(Q[2]),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][6]_i_1__1 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[6] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\bus_rsp_o_reg[data][7]_0 [0]),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][7]_i_1__1 
       (.I0(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[7] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\bus_rsp_o_reg[data][7]_0 [1]),
        .I3(\bus_rsp_o_reg[data][7] ),
        .O(D[7]));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_read_sync.free_o_i_1__0 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .O(\fifo_read_sync.free_o_i_1__0_n_0 ));
  FDCE \fifo_read_sync.free_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo_read_sync.free_o_i_1__0_n_0 ),
        .Q(\rx_fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_read_sync.half_o_i_1__0 
       (.I0(\r_pnt_reg_n_0_[0] ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(avail));
  FDCE \fifo_read_sync.half_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(avail),
        .Q(\rx_fifo[avail] ));
  LUT6 #(
    .INIT(64'hCFCC8F8800000000)) 
    irq_rx_o_i_1
       (.I0(\ctrl_reg[irq_rx_half]__0 ),
        .I1(\rx_fifo[avail] ),
        .I2(\rx_fifo[free] ),
        .I3(\ctrl_reg[irq_rx_full]__0 ),
        .I4(\ctrl_reg[irq_rx_nempty]__0 ),
        .I5(cg_en_9),
        .O(irq_rx_o0));
  LUT3 #(
    .INIT(8'h82)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_1__0 
       (.I0(\rx_engine_reg[done]__0 ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .O(we));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [0]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[1] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [1]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[2] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [2]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[3] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [3]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[4] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [4]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[5] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [5]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[6] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [6]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7] 
       (.C(clk),
        .CE(we),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [7]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \r_pnt[0]_i_1__1 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg[0]_0 ),
        .I3(cg_en_9),
        .I4(\ctrl_reg[sim_mode]__0 ),
        .O(\r_pnt[0]_i_1__1_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__1_n_0 ),
        .Q(\r_pnt_reg_n_0_[0] ));
  LUT4 #(
    .INIT(16'hF040)) 
    \rx_engine[over]_i_1 
       (.I0(\rx_fifo[free] ),
        .I1(\rx_engine_reg[done]__0 ),
        .I2(cg_en_9),
        .I3(\rx_engine_reg[over] ),
        .O(\fifo_read_sync.free_o_reg_0 ));
  LUT3 #(
    .INIT(8'hB0)) 
    uart_rts_o_i_1
       (.I0(\rx_fifo[avail] ),
        .I1(cg_en_9),
        .I2(\ctrl_reg[hwfc_en]__0 ),
        .O(\fifo_read_sync.half_o_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h00003A00)) 
    \w_pnt[0]_i_1__2 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(\rx_engine_reg[done]__0 ),
        .I3(cg_en_9),
        .I4(\ctrl_reg[sim_mode]__0 ),
        .O(\w_pnt[0]_i_1__2_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__2_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0_0
   (\fifo_read_sync.half_o_reg_0 ,
    \tx_fifo[free] ,
    empty,
    D,
    irq_tx_o0,
    \tx_engine_reg[state][1] ,
    \tx_engine_reg[state][2] ,
    clk,
    rstn_sys,
    cg_en_9,
    \ctrl_reg[sim_mode]__0 ,
    \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ,
    \bus_rsp_o_reg[data][31] ,
    \r_pnt_reg[0]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    Q,
    p_0_in2_out__1,
    \tx_engine_reg[state][0] ,
    \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 );
  output \fifo_read_sync.half_o_reg_0 ;
  output \tx_fifo[free] ;
  output empty;
  output [0:0]D;
  output irq_tx_o0;
  output [7:0]\tx_engine_reg[state][1] ;
  output \tx_engine_reg[state][2] ;
  input clk;
  input rstn_sys;
  input cg_en_9;
  input \ctrl_reg[sim_mode]__0 ;
  input [0:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ;
  input \bus_rsp_o_reg[data][31] ;
  input \r_pnt_reg[0]_0 ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input \bus_rsp_o_reg[data][31]_1 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input [6:0]Q;
  input p_0_in2_out__1;
  input \tx_engine_reg[state][0] ;
  input [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;

  wire [0:0]D;
  wire [6:0]Q;
  wire avail;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][31]_1 ;
  wire cg_en_9;
  wire clk;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire empty;
  wire \fifo_read_sync.half_o_reg_0 ;
  wire [7:0]fifo_reg;
  wire irq_tx_o0;
  wire [0:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ;
  wire [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;
  wire p_0_in2_out__1;
  wire r_pnt;
  wire \r_pnt[0]_i_1__2_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire [7:0]rdata_o;
  wire rstn_sys;
  wire \tx_engine_reg[state][0] ;
  wire [7:0]\tx_engine_reg[state][1] ;
  wire \tx_engine_reg[state][2] ;
  wire \tx_fifo[clear] ;
  wire \tx_fifo[free] ;
  wire w_pnt;
  wire \w_pnt[0]_i_1__1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \bus_rsp_o[data][31]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][31]_1 ),
        .I1(\bus_rsp_o_reg[data][31]_0 ),
        .I2(\fifo_read_sync.half_o_reg_0 ),
        .I3(\bus_rsp_o_reg[data][31] ),
        .O(D));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[0]),
        .Q(rdata_o[0]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[1]),
        .Q(rdata_o[1]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[2]),
        .Q(rdata_o[2]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[3]),
        .Q(rdata_o[3]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[4]),
        .Q(rdata_o[4]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[5]),
        .Q(rdata_o[5]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[6]),
        .Q(rdata_o[6]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[7]),
        .Q(rdata_o[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_read_sync.free_o_i_1 
       (.I0(w_pnt),
        .I1(r_pnt),
        .O(empty));
  FDCE \fifo_read_sync.free_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(empty),
        .Q(\tx_fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_read_sync.half_o_i_1 
       (.I0(r_pnt),
        .I1(w_pnt),
        .O(avail));
  FDCE \fifo_read_sync.half_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(avail),
        .Q(\fifo_read_sync.half_o_reg_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    irq_tx_o_i_1
       (.I0(\fifo_read_sync.half_o_reg_0 ),
        .I1(cg_en_9),
        .I2(\ctrl_reg[irq_tx_empty]__0 ),
        .I3(\ctrl_reg[irq_tx_nhalf]__0 ),
        .O(irq_tx_o0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [0]),
        .Q(fifo_reg[0]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[1] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [1]),
        .Q(fifo_reg[1]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[2] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [2]),
        .Q(fifo_reg[2]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[3] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [3]),
        .Q(fifo_reg[3]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[4] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [4]),
        .Q(fifo_reg[4]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[5] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [5]),
        .Q(fifo_reg[5]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[6] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [6]),
        .Q(fifo_reg[6]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7] 
       (.C(clk),
        .CE(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [7]),
        .Q(fifo_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CCCCCACC)) 
    \r_pnt[0]_i_1__2 
       (.I0(w_pnt),
        .I1(r_pnt),
        .I2(\bus_rsp_o_reg[data][31] ),
        .I3(\r_pnt_reg[0]_0 ),
        .I4(\bus_rsp_o_reg[data][31]_0 ),
        .I5(\tx_fifo[clear] ),
        .O(\r_pnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \r_pnt[0]_i_2 
       (.I0(\ctrl_reg[sim_mode]__0 ),
        .I1(cg_en_9),
        .O(\tx_fifo[clear] ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__2_n_0 ),
        .Q(r_pnt));
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][1]_i_1 
       (.I0(Q[0]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[0]),
        .O(\tx_engine_reg[state][1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][2]_i_1 
       (.I0(Q[1]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[1]),
        .O(\tx_engine_reg[state][1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][3]_i_1 
       (.I0(Q[2]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[2]),
        .O(\tx_engine_reg[state][1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][4]_i_1 
       (.I0(Q[3]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[3]),
        .O(\tx_engine_reg[state][1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][5]_i_1 
       (.I0(Q[4]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[4]),
        .O(\tx_engine_reg[state][1] [4]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][6]_i_1 
       (.I0(Q[5]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[5]),
        .O(\tx_engine_reg[state][1] [5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][7]_i_1 
       (.I0(Q[6]),
        .I1(\bus_rsp_o_reg[data][31] ),
        .I2(rdata_o[6]),
        .O(\tx_engine_reg[state][1] [6]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_engine[sreg][8]_i_1 
       (.I0(\bus_rsp_o_reg[data][31] ),
        .I1(rdata_o[7]),
        .O(\tx_engine_reg[state][1] [7]));
  LUT6 #(
    .INIT(64'h30B030B000F000C0)) 
    \tx_engine[state][0]_i_1 
       (.I0(p_0_in2_out__1),
        .I1(\tx_engine_reg[state][0] ),
        .I2(\r_pnt_reg[0]_0 ),
        .I3(\bus_rsp_o_reg[data][31] ),
        .I4(\fifo_read_sync.half_o_reg_0 ),
        .I5(\bus_rsp_o_reg[data][31]_0 ),
        .O(\tx_engine_reg[state][2] ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \w_pnt[0]_i_1__1 
       (.I0(cg_en_9),
        .I1(\ctrl_reg[sim_mode]__0 ),
        .I2(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 ),
        .I3(w_pnt),
        .O(\w_pnt[0]_i_1__1_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__1_n_0 ),
        .Q(w_pnt));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio
   (\iodev_rsp[3][ack] ,
    gpio_o,
    Q,
    \iodev_req[3][stb] ,
    clk,
    rstn_sys,
    \bus_rsp_o_reg[data][0]_0 ,
    \bus_rsp_o_reg[data][0]_1 ,
    E,
    \dout_reg[7]_0 ,
    gpio_i);
  output \iodev_rsp[3][ack] ;
  output [7:0]gpio_o;
  output [7:0]Q;
  input \iodev_req[3][stb] ;
  input clk;
  input rstn_sys;
  input \bus_rsp_o_reg[data][0]_0 ;
  input \bus_rsp_o_reg[data][0]_1 ;
  input [0:0]E;
  input [7:0]\dout_reg[7]_0 ;
  input [7:0]gpio_i;

  wire [0:0]E;
  wire [7:0]Q;
  wire \bus_rsp_o[data][0]_i_1__0_n_0 ;
  wire \bus_rsp_o[data][1]_i_1_n_0 ;
  wire \bus_rsp_o[data][2]_i_1_n_0 ;
  wire \bus_rsp_o[data][3]_i_1_n_0 ;
  wire \bus_rsp_o[data][4]_i_1_n_0 ;
  wire \bus_rsp_o[data][5]_i_1_n_0 ;
  wire \bus_rsp_o[data][6]_i_1_n_0 ;
  wire \bus_rsp_o[data][7]_i_1_n_0 ;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][0]_1 ;
  wire clk;
  wire [7:0]din;
  wire [7:0]\dout_reg[7]_0 ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire \iodev_req[3][stb] ;
  wire \iodev_rsp[3][ack] ;
  wire rstn_sys;

  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][0]_i_1__0 
       (.I0(gpio_o[0]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[0]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][1]_i_1 
       (.I0(gpio_o[1]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[1]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][2]_i_1 
       (.I0(gpio_o[2]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[2]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][3]_i_1 
       (.I0(gpio_o[3]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[3]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][4]_i_1 
       (.I0(gpio_o[4]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[4]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][5]_i_1 
       (.I0(gpio_o[5]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[5]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][6]_i_1 
       (.I0(gpio_o[6]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[6]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_rsp_o[data][7]_i_1 
       (.I0(gpio_o[7]),
        .I1(\bus_rsp_o_reg[data][0]_0 ),
        .I2(din[7]),
        .I3(\bus_rsp_o_reg[data][0]_1 ),
        .O(\bus_rsp_o[data][7]_i_1_n_0 ));
  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[3][stb] ),
        .Q(\iodev_rsp[3][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][0]_i_1__0_n_0 ),
        .Q(Q[0]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o[data][7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \din_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[0]),
        .Q(din[0]));
  FDCE \din_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[1]),
        .Q(din[1]));
  FDCE \din_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[2]),
        .Q(din[2]));
  FDCE \din_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[3]),
        .Q(din[3]));
  FDCE \din_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[4]),
        .Q(din[4]));
  FDCE \din_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[5]),
        .Q(din[5]));
  FDCE \din_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[6]),
        .Q(din[6]));
  FDCE \din_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[7]),
        .Q(din[7]));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [0]),
        .Q(gpio_o[0]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [1]),
        .Q(gpio_o[1]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [2]),
        .Q(gpio_o[2]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [3]),
        .Q(gpio_o[3]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [4]),
        .Q(gpio_o[4]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [5]),
        .Q(gpio_o[5]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [6]),
        .Q(gpio_o[6]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\dout_reg[7]_0 [7]),
        .Q(gpio_o[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem
   (\imem_rsp[ack] ,
    \main_rsp[data] ,
    rden_reg_0,
    rden_reg_1,
    rden_reg_2,
    rden_reg_3,
    rden_reg_4,
    rden_reg_5,
    rden_reg_6,
    rden_reg_7,
    rden_reg_8,
    rden_reg_9,
    rden_reg_10,
    rden_reg_11,
    rden_reg_12,
    rden_reg_13,
    rden_reg_14,
    rden_reg_15,
    rden_reg_16,
    rden_reg_17,
    rden_reg_18,
    rden_reg_19,
    \mar_reg[1] ,
    rden_reg_20,
    clk,
    rstn_sys,
    Q,
    \rdata_o_reg[0] ,
    \rdata_o_reg[0]_0 ,
    \rdata_o_reg[15] ,
    \rdata_o_reg[1] ,
    \rdata_o_reg[1]_0 ,
    \rdata_o_reg[2] ,
    \rdata_o_reg[2]_0 ,
    \rdata_o_reg[3] ,
    \rdata_o_reg[3]_0 ,
    \rdata_o_reg[4] ,
    \rdata_o_reg[4]_0 ,
    \rdata_o_reg[15]_0 ,
    \rdata_o_reg[15]_1 ,
    \rdata_o_reg[12] ,
    \rdata_o_reg[19] ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 ,
    \rdata_o_reg[11] ,
    \rdata_o_reg[12]_0 ,
    rden,
    \rdata_o_reg[13] ,
    \rdata_o_reg[13]_0 ,
    \rdata_o_reg[14] ,
    \rdata_o_reg[15]_2 ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[23]_0 ,
    ADDRARDADDR,
    \imem_rom.rdata_reg_0_8_0 ,
    \imem_rom.rdata_reg_1_27_0 ,
    \imem_rom.rdata_reg_1_22_0 ,
    addr,
    \imem_rom.rdata_reg_0_18_0 ,
    \imem_rom.rdata_reg_1_4_0 ,
    \imem_rom.rdata_reg_0_31_0 ,
    \imem_rom.rdata_reg_0_17_0 );
  output \imem_rsp[ack] ;
  output [11:0]\main_rsp[data] ;
  output rden_reg_0;
  output rden_reg_1;
  output rden_reg_2;
  output rden_reg_3;
  output rden_reg_4;
  output rden_reg_5;
  output rden_reg_6;
  output rden_reg_7;
  output rden_reg_8;
  output rden_reg_9;
  output rden_reg_10;
  output rden_reg_11;
  output rden_reg_12;
  output rden_reg_13;
  output rden_reg_14;
  output rden_reg_15;
  output rden_reg_16;
  output rden_reg_17;
  output rden_reg_18;
  output rden_reg_19;
  output \mar_reg[1] ;
  input rden_reg_20;
  input clk;
  input rstn_sys;
  input [3:0]Q;
  input \rdata_o_reg[0] ;
  input \rdata_o_reg[0]_0 ;
  input [28:0]\rdata_o_reg[15] ;
  input \rdata_o_reg[1] ;
  input \rdata_o_reg[1]_0 ;
  input \rdata_o_reg[2] ;
  input \rdata_o_reg[2]_0 ;
  input \rdata_o_reg[3] ;
  input \rdata_o_reg[3]_0 ;
  input \rdata_o_reg[4] ;
  input \rdata_o_reg[4]_0 ;
  input [4:0]\rdata_o_reg[15]_0 ;
  input [3:0]\rdata_o_reg[15]_1 ;
  input \rdata_o_reg[12] ;
  input \rdata_o_reg[19] ;
  input [4:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 ;
  input \rdata_o_reg[11] ;
  input \rdata_o_reg[12]_0 ;
  input rden;
  input [21:0]\rdata_o_reg[13] ;
  input \rdata_o_reg[13]_0 ;
  input \rdata_o_reg[14] ;
  input \rdata_o_reg[15]_2 ;
  input [0:0]\rdata_o_reg[23] ;
  input [0:0]\rdata_o_reg[23]_0 ;
  input [15:0]ADDRARDADDR;
  input [13:0]\imem_rom.rdata_reg_0_8_0 ;
  input [3:0]\imem_rom.rdata_reg_1_27_0 ;
  input [13:0]\imem_rom.rdata_reg_1_22_0 ;
  input [7:0]addr;
  input [4:0]\imem_rom.rdata_reg_0_18_0 ;
  input [0:0]\imem_rom.rdata_reg_1_4_0 ;
  input [3:0]\imem_rom.rdata_reg_0_31_0 ;
  input [0:0]\imem_rom.rdata_reg_0_17_0 ;

  wire [15:0]ADDRARDADDR;
  wire [3:0]Q;
  wire [7:0]addr;
  wire clk;
  wire [31:0]\imem_rom.rdata_reg ;
  wire \imem_rom.rdata_reg_0_0_n_0 ;
  wire \imem_rom.rdata_reg_0_10_n_0 ;
  wire \imem_rom.rdata_reg_0_11_n_0 ;
  wire \imem_rom.rdata_reg_0_12_n_0 ;
  wire \imem_rom.rdata_reg_0_13_n_0 ;
  wire \imem_rom.rdata_reg_0_14_n_0 ;
  wire \imem_rom.rdata_reg_0_15_n_0 ;
  wire \imem_rom.rdata_reg_0_16_n_0 ;
  wire [0:0]\imem_rom.rdata_reg_0_17_0 ;
  wire \imem_rom.rdata_reg_0_17_n_0 ;
  wire [4:0]\imem_rom.rdata_reg_0_18_0 ;
  wire \imem_rom.rdata_reg_0_18_n_0 ;
  wire \imem_rom.rdata_reg_0_19_n_0 ;
  wire \imem_rom.rdata_reg_0_1_n_0 ;
  wire \imem_rom.rdata_reg_0_20_n_0 ;
  wire \imem_rom.rdata_reg_0_21_n_0 ;
  wire \imem_rom.rdata_reg_0_22_n_0 ;
  wire \imem_rom.rdata_reg_0_23_n_0 ;
  wire \imem_rom.rdata_reg_0_24_n_0 ;
  wire \imem_rom.rdata_reg_0_25_n_0 ;
  wire \imem_rom.rdata_reg_0_26_n_0 ;
  wire \imem_rom.rdata_reg_0_27_n_0 ;
  wire \imem_rom.rdata_reg_0_28_n_0 ;
  wire \imem_rom.rdata_reg_0_29_n_0 ;
  wire \imem_rom.rdata_reg_0_2_n_0 ;
  wire \imem_rom.rdata_reg_0_30_n_0 ;
  wire [3:0]\imem_rom.rdata_reg_0_31_0 ;
  wire \imem_rom.rdata_reg_0_31_n_0 ;
  wire \imem_rom.rdata_reg_0_3_n_0 ;
  wire \imem_rom.rdata_reg_0_4_n_0 ;
  wire \imem_rom.rdata_reg_0_5_n_0 ;
  wire \imem_rom.rdata_reg_0_6_n_0 ;
  wire \imem_rom.rdata_reg_0_7_n_0 ;
  wire [13:0]\imem_rom.rdata_reg_0_8_0 ;
  wire \imem_rom.rdata_reg_0_8_n_0 ;
  wire \imem_rom.rdata_reg_0_9_n_0 ;
  wire [13:0]\imem_rom.rdata_reg_1_22_0 ;
  wire [3:0]\imem_rom.rdata_reg_1_27_0 ;
  wire [0:0]\imem_rom.rdata_reg_1_4_0 ;
  wire \imem_rsp[ack] ;
  wire [11:0]\main_rsp[data] ;
  wire \mar_reg[1] ;
  wire [4:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 ;
  wire \rdata_o_reg[0] ;
  wire \rdata_o_reg[0]_0 ;
  wire \rdata_o_reg[11] ;
  wire \rdata_o_reg[12] ;
  wire \rdata_o_reg[12]_0 ;
  wire [21:0]\rdata_o_reg[13] ;
  wire \rdata_o_reg[13]_0 ;
  wire \rdata_o_reg[14] ;
  wire [28:0]\rdata_o_reg[15] ;
  wire [4:0]\rdata_o_reg[15]_0 ;
  wire [3:0]\rdata_o_reg[15]_1 ;
  wire \rdata_o_reg[15]_2 ;
  wire \rdata_o_reg[19] ;
  wire \rdata_o_reg[1] ;
  wire \rdata_o_reg[1]_0 ;
  wire [0:0]\rdata_o_reg[23] ;
  wire [0:0]\rdata_o_reg[23]_0 ;
  wire \rdata_o_reg[2] ;
  wire \rdata_o_reg[2]_0 ;
  wire \rdata_o_reg[3] ;
  wire \rdata_o_reg[3]_0 ;
  wire \rdata_o_reg[4] ;
  wire \rdata_o_reg[4]_0 ;
  wire rden;
  wire rden_reg_0;
  wire rden_reg_1;
  wire rden_reg_10;
  wire rden_reg_11;
  wire rden_reg_12;
  wire rden_reg_13;
  wire rden_reg_14;
  wire rden_reg_15;
  wire rden_reg_16;
  wire rden_reg_17;
  wire rden_reg_18;
  wire rden_reg_19;
  wire rden_reg_2;
  wire rden_reg_20;
  wire rden_reg_3;
  wire rden_reg_4;
  wire rden_reg_5;
  wire rden_reg_6;
  wire rden_reg_7;
  wire rden_reg_8;
  wire rden_reg_9;
  wire rstn_sys;
  wire \NLW_imem_rom.rdata_reg_0_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_0_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_0_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_1_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_1_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_10_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_10_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_10_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_10_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_10_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_10_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_10_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_10_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_11_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_11_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_11_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_11_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_11_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_11_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_11_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_11_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_12_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_12_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_12_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_12_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_12_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_12_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_12_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_12_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_13_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_13_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_13_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_13_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_13_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_13_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_13_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_13_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_14_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_14_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_14_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_14_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_14_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_14_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_14_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_14_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_15_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_15_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_15_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_15_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_15_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_15_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_15_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_15_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_16_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_16_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_16_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_16_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_16_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_16_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_16_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_16_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_17_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_17_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_17_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_17_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_17_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_17_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_17_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_17_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_18_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_18_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_18_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_18_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_18_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_18_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_18_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_18_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_19_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_19_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_19_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_19_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_19_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_19_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_19_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_19_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_2_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_2_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_20_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_20_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_20_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_20_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_20_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_20_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_20_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_20_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_21_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_21_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_21_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_21_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_21_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_21_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_21_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_21_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_22_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_22_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_22_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_22_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_22_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_22_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_22_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_22_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_23_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_23_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_23_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_23_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_23_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_23_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_23_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_23_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_24_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_24_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_24_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_24_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_24_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_24_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_24_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_24_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_25_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_25_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_25_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_25_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_25_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_25_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_25_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_25_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_26_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_26_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_26_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_26_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_26_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_26_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_26_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_26_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_27_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_27_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_27_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_27_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_27_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_27_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_27_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_27_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_28_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_28_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_28_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_28_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_28_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_28_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_28_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_28_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_29_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_29_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_29_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_29_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_29_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_29_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_29_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_29_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_3_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_3_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_30_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_30_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_30_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_30_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_30_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_30_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_30_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_30_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_31_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_31_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_31_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_31_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_31_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_31_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_31_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_31_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_4_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_4_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_5_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_5_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_6_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_6_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_7_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_7_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_8_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_8_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_8_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_8_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_8_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_8_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_8_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_8_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_9_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_0_9_DIPADIP_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_9_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_9_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_9_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_9_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_9_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_9_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_0_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_0_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_1_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_1_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_10_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_10_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_10_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_10_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_10_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_10_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_10_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_10_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_10_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_10_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_10_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_10_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_10_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_11_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_11_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_11_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_11_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_11_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_11_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_11_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_11_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_11_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_11_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_11_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_11_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_11_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_12_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_12_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_12_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_12_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_12_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_12_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_12_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_12_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_12_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_12_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_12_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_12_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_12_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_13_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_13_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_13_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_13_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_13_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_13_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_13_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_13_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_13_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_13_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_13_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_13_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_13_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_14_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_14_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_14_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_14_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_14_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_14_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_14_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_14_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_14_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_14_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_14_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_14_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_14_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_15_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_15_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_15_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_15_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_15_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_15_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_15_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_15_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_15_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_15_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_15_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_15_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_15_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_16_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_16_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_16_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_16_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_16_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_16_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_16_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_16_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_16_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_16_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_16_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_16_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_16_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_17_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_17_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_17_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_17_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_17_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_17_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_17_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_17_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_17_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_17_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_17_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_17_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_17_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_18_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_18_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_18_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_18_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_18_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_18_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_18_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_18_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_18_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_18_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_18_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_18_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_18_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_19_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_19_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_19_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_19_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_19_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_19_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_19_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_19_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_19_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_19_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_19_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_19_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_19_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_2_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_2_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_20_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_20_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_20_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_20_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_20_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_20_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_20_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_20_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_20_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_20_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_20_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_20_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_20_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_21_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_21_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_21_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_21_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_21_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_21_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_21_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_21_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_21_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_21_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_21_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_21_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_21_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_22_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_22_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_22_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_22_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_22_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_22_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_22_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_22_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_22_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_22_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_22_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_22_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_22_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_23_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_23_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_23_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_23_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_23_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_23_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_23_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_23_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_23_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_23_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_23_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_23_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_23_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_24_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_24_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_24_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_24_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_24_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_24_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_24_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_24_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_24_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_24_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_24_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_24_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_24_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_25_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_25_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_25_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_25_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_25_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_25_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_25_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_25_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_25_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_25_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_25_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_25_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_25_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_26_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_26_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_26_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_26_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_26_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_26_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_26_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_26_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_26_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_26_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_26_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_26_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_26_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_27_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_27_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_27_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_27_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_27_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_27_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_27_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_27_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_27_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_27_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_27_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_27_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_27_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_28_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_28_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_28_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_28_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_28_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_28_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_28_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_28_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_28_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_28_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_28_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_28_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_28_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_29_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_29_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_29_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_29_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_29_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_29_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_29_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_29_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_29_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_29_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_29_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_29_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_29_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_3_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_3_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_30_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_30_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_30_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_30_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_30_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_30_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_30_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_30_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_30_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_30_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_30_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_30_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_30_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_31_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_31_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_31_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_31_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_31_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_31_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_31_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_31_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_31_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_31_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_31_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_31_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_31_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_4_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_4_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_5_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_5_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_6_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_6_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_7_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_7_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_8_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_8_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_8_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_8_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_8_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_8_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_8_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_8_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_8_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_8_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_8_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_8_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_8_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_9_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_9_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_9_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_9_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_9_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_9_SBITERR_UNCONNECTED ;
  wire [0:0]\NLW_imem_rom.rdata_reg_1_9_DIPADIP_UNCONNECTED ;
  wire [31:1]\NLW_imem_rom.rdata_reg_1_9_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_9_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_9_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_9_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_9_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_9_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20105DA17F40090BF3804C80C0FBF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'h9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBFFFB9),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hEB938BC7D1784B77E061E7F6FC013D093F07FFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hB8339A89FFDF6B7FC2739CE19C9D4E8CDEF85DF0157D7DFF5537FD9FD8947075),
    .INIT_11(256'hF58066B76F3F13BE42367AEF8C11D97E4B78CFE8CF7576326A88056A13B5D0B7),
    .INIT_12(256'h03FBEB79FD9CFFDFF0970F77F35F3FF84103FAFE7A3FFEC7ED57FF7A4F3E7F00),
    .INIT_13(256'hDFE8100BC810E7D9E7ECDE066FF70FFDEF649E2F80030CE3C01F27715CE0A844),
    .INIT_14(256'hE882020D2C5EB93083E58177435529A0B914BEB5060667B567EF7EBE7F71A7F3),
    .INIT_15(256'h28666169F1FFC7F473FFF4D77C711280061C0FDF1406602143740599442E4073),
    .INIT_16(256'hA7CFDECCE0ABD9DC1840213F97A67BF849F43005BDD8DA7CFB03AD0CCC2C7D15),
    .INIT_17(256'h7F83E1C2FBF9FF87BFEBDEBAB6DDFDEC1CA639FF7A3A7BBFFEFD9FF6E77BEF3A),
    .INIT_18(256'h637F003DC2DE2BF983800E0EE9F1A61D0F1865F56DBDD727D0315E3E7DEBFDA0),
    .INIT_19(256'hECFF3BF9D9BD39FDFFFDAF77D5A6EF600635948107FE0D981FE065CDBD803634),
    .INIT_1A(256'hE0480D868BC49E2D68B61778033BFE3C0DF76F1C9D8520CBD7B83E805FDF3FBF),
    .INIT_1B(256'h9FBEDF63CFBF9F66124BE825DE083F2034B8DE0F0FCFE00B86489721DF61F633),
    .INIT_1C(256'h77ECFF4FADEBDC7B95EFFE73FAF7523C6A59BFFF8B3FAEDDEFDF03FDFC7BEE00),
    .INIT_1D(256'h14476E900B6EB4B36824010E01FE845E9056017D22C59CC16C120B6FDBCD1E01),
    .INIT_1E(256'h1319F2D3A9FFBA007AE67ACCF7EE378409DEE74DBDF5EA3C7FFFEA8797526016),
    .INIT_1F(256'hF3B3ADE2BF3F5FF6FFCDFB73FBFFFEBE034442E02BBFE51DF683706EEB78C7F5),
    .INIT_20(256'h7490FF97FF3F537FFE1C7FFCFFFDBFBE7FEFFEE7E9CF7CEA99D6714D73FCBC5C),
    .INIT_21(256'h141103447F4B0467333E67033CF9121C3DA7B7718CE37FFE23DDE784BB571F7F),
    .INIT_22(256'hFCDD97B52DDFAFFE007DEFF67ACCA7452E6811E798371819EEFB8ACA03DFA164),
    .INIT_23(256'hBFEFCC6B7EFF7FF08019CA2800BB01EFCFE1F99A7F7EC300FEF9E5F2EF9FB94F),
    .INIT_24(256'hDFE7B7BAD7BFFC3F7FFD8654ED5C378FF8037BC3C7FD1DEFDA66D83BF076676F),
    .INIT_25(256'h19A3DF3F0871B1DBD5BB7FF59C861297F00E638FEE2FB7A2FC60C7E96D87FF0C),
    .INIT_26(256'h011857FDAEFE1BA781BFE86E43108D7D06B7BA78DA77CFDFBEF7AE11FB66B7A3),
    .INIT_27(256'h177CF2E6A32553F3A0DDFD00AFC981D4BFFFDEDFA07F06AF8BF031D5ED802059),
    .INIT_28(256'hF7F6FF023FCD46DD26DF37372BB03E82DB65C3BB7B36767A6ED7C45E3D5A9B38),
    .INIT_29(256'h0EDF879BCC81B3F63FE955BB0F34CFEC3FF660165FF54046BC9E6B6DB6DB6DDB),
    .INIT_2A(256'hFFEFFB2F8718FEF85B7FFFFFFFFFFFF7DFDEFFFDF7EFBF7EFDFBC3146F3B00EE),
    .INIT_2B(256'hF3B6BA73FFDDF67FCEEE2EAF9D72BAFE02FFF6FFED805EDF2147FB9263F4816F),
    .INIT_2C(256'h1E7EA8DBC76A8CFF8E4BB857CFAF7F038A7340063476A387C2B81BBF0A05CEFF),
    .INIT_2D(256'hF9B61BD32D3FAFFF918E07211FA839788FBFD7FEBF5EFA1AF070B7BD0609FD71),
    .INIT_2E(256'h9EF7CF7BE7BE39D3FC75A69F5F5FFF5FFF3EFDBDF5FD7FF070E7E218D1CFDE3F),
    .INIT_2F(256'hCF9F97D7FDFF7FF87E3EEE6FEC8D9B53FFFFAD1A6BE03FFECBFB7DCAEE4C07F0),
    .INIT_30(256'hF41BE1DCA65327F4EFCDC713DF8FE9FB8F5BF9FFFFBF3B6FFFCEBAEFB7D8B6F8),
    .INIT_31(256'h908D5F789F3BC98D06F3895FE895FBF7FF501F113837FFC2FDF8FFE1AF259874),
    .INIT_32(256'hCDBFC0FDD2ABFFFFE01FF5FF8FAEE42F2E3FF9048D57A1039EFB6B985E5CD277),
    .INIT_33(256'h80D60FFFF9FE70023FE9002E706B69A335A194F1CA1042E01CF82E5FD7273CFF),
    .INIT_34(256'h808EF4ED8323D83F74BFDEFDA500EDFE6869F619C37BDCFE54B1676FFFA9CC18),
    .INIT_35(256'hBFFCF392CC3A7A0DF0FAFFEB52F87F5FFBBF83F6C7AFAFFF5FFEAFB1DE13F539),
    .INIT_36(256'h06F0BFC7C79F1863377F5651DF3E7FFE7BF77FF5174F3399E378CF97F1BFBCFE),
    .INIT_37(256'hFBFBDDC005776BBBEE412157AFFFD7FFAFFE23BBD5F9F991E6BFF217D2FBEE95),
    .INIT_38(256'h978A01847FFFDF9BA72FD56F3BFFA93781FFDFFFF076FE7FFF3F416F9FFBD8CF),
    .INIT_39(256'hE6E880DD2EFF9CEFC00BF0639FCDC6FBBD557FCADE7912923FAE341782F00EFA),
    .INIT_3A(256'hE4ABF8AF916BC01FFF6FFF513F6C3FFFDF4FEECA3CFFE3F7DBC9FFB143B007E7),
    .INIT_3B(256'h6755579FFF9ED7D95DC1B9FB97555CA7EAEFF73BF3CA58740ACF6DB7EC1B85CF),
    .INIT_3C(256'hDFFB5FFFB01AAAFDA83B0013A3A72959FF8A97765C45A67FE5F6FBEDF816CDB8),
    .INIT_3D(256'hFF46FFE83F992BF7F1C69CD7753FB3D8BBF56CA703F77BD2CF76AAAFFEFF5866),
    .INIT_3E(256'hCEA86B85DF0FFEA63ECB96FBED7889A2B3E70B2743C4051E43C8FBFF8A85FFE1),
    .INIT_3F(256'h57FE862F53F9B86E37FBE3EAF0F9D9CE07B9EA8EC67FC16D2FE7E5A893E15871),
    .INIT_40(256'hF555E6AAAF19FC5BCD57DE9DABEFE38C797FEFF18DCCF7D9AAA3F4187B5BCE3C),
    .INIT_41(256'hFFE6C85E3BD7FC319EC7188786FC21CB893856010BA1D5AC57FD66F0648CF31F),
    .INIT_42(256'hDFAFF039F2E01FFFDF8134CEFB080D989DD96B2D6BF3AAEB8A739E5187E60E3F),
    .INIT_43(256'hBFFF8EBC037BDFD767E3F1FABFB800E1B7BBBD0F9FBCA1DE71CFDFFFC06FCC7A),
    .INIT_44(256'hE0DA3F6D69702FF75F777FDB87FFFBFFBFDF54EFFFE7FE87077F5FECAFDBBBEA),
    .INIT_45(256'hF79EE1E0585FFEFFF6733EEE6DA89F73C65BF7E87DDEA33777F5C7FD46BFFFFF),
    .INIT_46(256'hAFF80F00F1A7F02BAFF84054584AF9E77BE377FEACECDE7CFF66DD7C7B93FBD9),
    .INIT_47(256'h540EDF6FE017DFC7476D37CE7FDE73FE4701F7FCDF7FB018CADF0ADC5F23FB37),
    .INIT_48(256'hEF7FF295B2E396FF9DEFFBFFFFE0A34088B7ED5DD5C217A7DF7DF83F5F7F83FF),
    .INIT_49(256'h002A0061F8A35072528F83204BFF87D381014F6837123E37FF4BC316245D37E6),
    .INIT_4A(256'h3DAC47FFFCF0EE3CBFE2123CC963CDEB36119DC252DAF3DB7DBB3BB501016940),
    .INIT_4B(256'hD491BFFFFFFFFFFF3B0936B0BF18028BF0006FA9BC39D76EFEFE4692FCC97CD0),
    .INIT_4C(256'hE3FC5EE73D68ECA9EB5F6E1EE80E29E272202667FA9E7B6F2F3FAE3837B8CF8F),
    .INIT_4D(256'hBF97C7AFFFED3C5FFBDF7930DB00C5025349E65844C68E1FFC3FC0205DB631F2),
    .INIT_4E(256'h7E0F47E3E7C007BFFB9FFFBFEFFD627B7E76FFFFE8000C2C2FFF13FDB0A33BE1),
    .INIT_4F(256'h37FB5FABE9FF1FEFB807ECFEF79FAFFFFFEB3EBFA07FFB50E4F7F3BFFFEFBFF9),
    .INIT_50(256'h81BF07DF83FBD97DDEE768DF16FC37D5DF96EE0EE06857DEDFFFD0F6F75D1EDC),
    .INIT_51(256'h3FCFFFEAFA60FBE59DDDFD03E5D0193F6A647F97FC9E7FBADF7CCDFF746A072F),
    .INIT_52(256'hE00DFFFFFF96EE077679F2EFADA3B9FC0CF6BEDAC377F3F00149B7FFF4547E0E),
    .INIT_53(256'h1B87E5BD3B9B56AFFFBD580DA673ADFDFEDA9555FFFCD51EA58CDB7DEFEF402C),
    .INIT_54(256'h18306891EEBAE8617FF0F4CD485CAB61BF248261EFAEF57EA9F6FFB6AFDEADAF),
    .INIT_55(256'h6EB05406EFCE8352167F2F8656BFFEE5F106C277C6658FF8678F4DF9B5F75D8C),
    .INIT_56(256'hABD6FEBEF807F60383F13C57E362EFF2DAD015AB75FBFD7FAC58B2FFADF5E97F),
    .INIT_57(256'hF7C57FFDF263B5EEDDB3F7FDA7BFE9E9E7BC3DF7FFBFFFB7BBE43C0FBCAEADB9),
    .INIT_58(256'h606CA47C712E0A2FE11FE389705F33DD7FF5809C43EF8FBC0F7FB1FFFBF9EF9A),
    .INIT_59(256'hFFC377FF5904FDBF6AF7FF3FAEEA7D33D161800FDDFB30B37F1B72CCDBCFCC2E),
    .INIT_5A(256'h03FE7CBAFF80F773F6FFFBBD9FB7DEA00C743F92D461712C5810CF9F51F74FFB),
    .INIT_5B(256'h0007729E6E84FFDEEDBF96B1BFFFFFBCEE86DB6DDE57D9B7BE5EEE2B4FCEE3BC),
    .INIT_5C(256'hFFBF7CBFD5A03C130F1FCF97E86C75397EF8FB79EBFA8E12497DBE34DE9EF9F8),
    .INIT_5D(256'h513D24FFF0BDE3F48007DCF5E1F4F80F6DFBE5F9B89BFEFAB26FBDB813F1C171),
    .INIT_5E(256'h7BFFDFA1781EE0FFDF585EF97C3EF7FC33DBEA2EFFEB7F19EDDDDDECF90FFBB3),
    .INIT_5F(256'h54D4ACF94F04398F7C9F01EBFFFFF7FE603EFFFDFAFF05EF9BE7D7FF5F7F7FFF),
    .INIT_60(256'hCFFF873D0C4FA4039A444C03408B0A89153E63588A180C0897115CFF9D073D32),
    .INIT_61(256'h64405DCD7FAE4D826BFBCC2EB7BCB75EFF7273BE741CE8CFBFF7DFEF7FFCE937),
    .INIT_62(256'h94EB3FF643404FFDFE6B202EBAF30073D0FFDF3F4FE80B31FFDD77385FEE1F77),
    .INIT_63(256'h417F884D8443E6A3E80D6E23A765614010280EA003930E6F3D39F4FEFF1F0B49),
    .INIT_64(256'hF3CE3FF9E673CE3F7C517337B3E1DDE47D7012FC00C1DE1C5F05A0B4008AC840),
    .INIT_65(256'h5C3E13809FA6AC3C475B2D43B2ECE8B55EA4283D1E607AEDEE7F7016F1CFB09F),
    .INIT_66(256'h9DD939787C8218BCCF0F069FFDFF7478BC7BEFA27A7F7FE7EE5B0177F80E4FFD),
    .INIT_67(256'hC47A46793F00E0E07871FFE2E2F767C7FC80F815FE3FE68163AA1E3D2D314603),
    .INIT_68(256'h31B9C7F0EBC7467FF470761280FFFFDFBFFF7C3277D8D9F08F7E9C4D49EFE82B),
    .INIT_69(256'h3F1F059A02DB9DECF7F80B83D76DCA7F36E3CF2F93FF08D21F88D5C0DEF079BF),
    .INIT_6A(256'h3FE19C1FAE0DB5FB3CBB1D77FBFEFF2DCC9AEEF97F2F6087E6FFFF78E6A1708F),
    .INIT_6B(256'h5FF89D7D30FEBB0F6F91B7218FF52395E3FC3F17C7BBE7FE03FE9F5AAB6135FC),
    .INIT_6C(256'h07807A4AE2D20FC7DFCB98699BB4F2775FFC7C075E2F19D9F9BFCBA29F3FD93E),
    .INIT_6D(256'hF2A6F28DA83F3B0FCE0E08C3C8E79783441C276DFB8FFE8EB82C9DCB2A7FC6E0),
    .INIT_6E(256'h2A8A8AAA8AAAAAAA000000000000000000000000000000000000000000000000),
    .INIT_6F(256'hF2D5D55101C00000010150108421084210840108421084210842108400000000),
    .INIT_70(256'h2D4E028A9FA5C8EAE0F724612B630F8E044C0FF55FF555555500000000FFFF00),
    .INIT_71(256'hE52F2B9FD800FF70A699BB6E3404FDAFFD81D71000000000000501111100B5B5),
    .INIT_72(256'h8408001000000B20FCB477A134FF7F68F62BEA0C4AFA9BB905BC9D5D2164412E),
    .INIT_73(256'h94B5A002009C9FC6EFC8E18300C1D653F82784EC78EA8F5AD76444B000100D4A),
    .INIT_74(256'hBA124125914D0E6CC790E5085880000000000008B1234ECA6529AC5C30000000),
    .INIT_75(256'hCD28D93B118B15B1EE6A857ED70EAB460AA2E2D099A105B16CC51A806F838094),
    .INIT_76(256'h40108001000000802008021083BA6280847B39185A2F8766A4EAB8BC10301C77),
    .INIT_77(256'hDDC882BBDBD01600000000000900000000000000003D0F608401080210042008),
    .INIT_78(256'h01A01C0C1C06C6DFFFC00012871E583DC14EEA54529AA002B00007F056D6D6D3),
    .INIT_79(256'h8C3A3D424EC8030000000340CC52955A500A2494644116E24DD6328DF7B40074),
    .INIT_7A(256'h00076B05CED78FBE25822F00100400070B392B33859A2862805A58286719AA93),
    .INIT_7B(256'h8BAA396AA60BFEDD6C0516C9171B6CC4D90004D408342E8000E4062729EC0670),
    .INIT_7C(256'h331C1845F2542E702D6F75ADA0D6B5176A33145F517BAAB41059269A57949F72),
    .INIT_7D(256'hC2BE6B5BFD9814E7FFEA807329A454044B06A2004000000001000000736F0E99),
    .INIT_7E(256'h3D2C281CB40B16D090BFBB00200000A8B23AC28165AC0D8B681A11F4B66718DC),
    .INIT_7F(256'h3AA02C9BD78577B7AB880007076082D47FF26497DA7400000C980075B598DAB0),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_0 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_0_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_0_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC3BBE1B4FF61DF7FF9480C03BF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'h2F67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFAB),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'h05D95FB64BF71824EF9BCBC2DFFC814D647FFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'h6FCD67FBB9FAC5BD7DF3984350A50AC48EFFB7A7F5FC43364534E5866777CFF9),
    .INIT_11(256'h8B7F9B7F088F1DC9ADE2F51F7BEEFEBDBCE7328751F39FCDF6C7FEF5E7366F69),
    .INIT_12(256'hFC7C78EBC8AC73B8E3EA011E610E3A84A0FF359F764A1DFFF800E0F8FB61D6FF),
    .INIT_13(256'hF7F80C20C818AFCA63643C27A7FC3BFFE4A0BD297FB543DFFFFB77B0BFDF60BF),
    .INIT_14(256'h487D3C58CBA63D511450FE7D9C94724F4AEA663FFCF19EEDF3F93E1FFF30AD9D),
    .INIT_15(256'hC78843F8CA3B8D8BBD39EBB62FFA18BFFDD6AB62C7F857D410C7FA09E7DDEFAF),
    .INIT_16(256'h9F31331107162A6FC48FDE5A6F092F452B1BDFFA9CCAF2E6F6FD70F1087F32EB),
    .INIT_17(256'hD07C5EB108763118FC85B6C90FE63CE7E09C0780E599FF8FBFF46FF489F9BE04),
    .INIT_18(256'h21FE7F40E779B1E7FC5EF1F7B21EFD96F8AEAF68F466B1BB2BEF24C53A1F60DF),
    .INIT_19(256'h7DFB7D574276EF883FFC99A2E6591FBFF9CA75BF1964EA67E05FDF672AFFD1F7),
    .INIT_1A(256'h974E076FF7736BF7BDDFFBBFFDC52BD7F3694DF2B0BFDFB1FDCFDFFFBCEB777D),
    .INIT_1B(256'h070B8ADD63D517CDE7DAA7FF23F3D77DDB6F34B4B71ADF7679377AE3CD36DECE),
    .INIT_1C(256'hCAF97C7F96EDD13E856BF652FE6EB1D5A5BE5BDABE70C7668776FD577DBFCBFE),
    .INIT_1D(256'hFAD8E8E7F673D7A476617EB9FDFC820F0F2AFC10DBDB6256A555FF4E358787F9),
    .INIT_1E(256'h90CB443CFA2A5DFDA737BAC9F8A665AFF2695FDCA9D93025B26FF2E52D2B8FED),
    .INIT_1F(256'hDEEEBF4A82307DB77DF6AB5ECEDF7EC9FA5D069FC63A78E467BD6F4BA91BA058),
    .INIT_20(256'h212776B55E6555B0C2B4D4D5C616EC7BD21BBE7BFFFD3FA5FD548FF826D886BF),
    .INIT_21(256'hE6EEFEBFB56DEFB81D6FBBFC97AFEFF724BC94DF7372DBABBE3042797F5E29A5),
    .INIT_22(256'h9BFBDA7F9FE71EFDFFCE1DC9E73C23B3E99D775627F7E0BDBC8E40A47DD49EE7),
    .INIT_23(256'h19B3C584DF7D29EFFFE5706FFF4C7E6F3D9FB6659EFF7CFFF5DB6F3F5C444F9F),
    .INIT_24(256'hF50BBFABDE5FFBDC381879DDEBFDDF7F78FEAC5ECA55382673DE4FDDFBBD9E37),
    .INIT_25(256'hED7ED9EEF7CCBFCB9F5FE9FCEFFDCFDC8BF92AF462BB0392CB9F39FF7BF7BF77),
    .INIT_26(256'h7FEF9AB6B265FC877FE307EE3DD777CD7DD5D7AFB67CFA360ABEF5EF9FDF6A1D),
    .INIT_27(256'hF0E3ADF9DDFF7F151FA38AFFE77EFFFFF07F6C8B9FBDFABD7E33EEDF08473F4F),
    .INIT_28(256'h2CDB43695BFCE7D7A65EA5372F9FECFDCB3A7C8E06F9DB59994F6BCDD34699CF),
    .INIT_29(256'hDB897BF1777E730643D8EDF10FE4CFE3DF8F7FFD93F03CFDFC6380C30C30C3ED),
    .INIT_2A(256'h7D71AFDF13FF6F3BEF9E11BC237846F9E24F1324F107AF5EBD7AFEF7EFC8FF9F),
    .INIT_2B(256'h8FF00D0C478F76FDF3E287B98C17983DF83EFDDFFE7FB966FDBFF6751C7D4F6A),
    .INIT_2C(256'hEFABDF6418E95A8677D397BBD79E7F8F94BFFFFA13D21F809DD7FFFEF8F6D03F),
    .INIT_2D(256'hE949EDBC46DFF5C1FA8DE5F71603CED3B374FAE0E2D6CDED6FAF5ED67BFF41DD),
    .INIT_2E(256'hCF7167B8B3DE6CD5EF8ED9E6EBEBB7EBB7D57BE36EBFAE2D3271EC376DE7CC9A),
    .INIT_2F(256'h1CEBEFBEB41BA9FC5420FEE5F8FD7A9EAFFDD5FF7FAFDB8DFEA2377F2C36F9CD),
    .INIT_30(256'h2B89DE577B3DDD3F9B77FBFDA8D53EA7F6FCE0D173DAD705DFC9A68EED4E4BD0),
    .INIT_31(256'hEFF0CDB72DDEFEDDFB6D7CFDF7CFD9D5C7F3F7FFE5D2BFBFAE5FB01E7BDC3EEC),
    .INIT_32(256'hBFFFBFBEFEEEDB7FFF7BED9EF5D56DFB8EAD40FFF0DADE5D87AEA4EBF71D5FBD),
    .INIT_33(256'hBFAC36DABB2FBFFFDFA080063FCFAADF4ECFADFBCF3D601FEAF9DBE64A2BD77F),
    .INIT_34(256'hCEF7557F79B57FC59E194B06E73FF963BA6177FEC5B6BE446FD0FABFE77B53EF),
    .INIT_35(256'hD7675DEE1F7615C4EF7F5DAFBBEFBED9E9D7FDEFBB75F5DBEBB52D7FDBDF772F),
    .INIT_36(256'hFB6FDA8DBEC5BFBE1B15BDFEC31DFEF7ADCF1AB07B751DB4DDB766F35E9AC63F),
    .INIT_37(256'h60CDFEFF33A454FF7D2E4F3FF5DBFAEDF5DBFD816C77FE1EFA3AFFEDDF6D73D7),
    .INIT_38(256'h0CF7FBA2E9CFC0C99F73DF4F5A4000399E08008EBFBBE0C0531DFE138B56C8CD),
    .INIT_39(256'h1FE91F2D903E20FBBE83D7857FB4EF0487FFFA05B112B90A0CA633CD39A7EE07),
    .INIT_3A(256'hEDA23807FF085FEF01A5F4AD47FF800BC60FEE95BDF76E33B8C2681848A7F206),
    .INIT_3B(256'h8BFFFF853E0FFFD2BCC098461D554882B6655A7FF58817A2F1FF40C60BF0F46F),
    .INIT_3C(256'h9773EE5BB1FFFFFD21D60027BCFC3DE4FF02077639BEBDC2B23FA47F57C26CBF),
    .INIT_3D(256'hABD3F3CFDF4BBFD388BF1F298C5BFEA1CDBFE124F7F73A4CA177FFFFD2800032),
    .INIT_3E(256'h8ED7EC7CD5F319D9C4BDAB4A725D0F8293F4FD04FC8DDE6EFF0F1DB178FAF79F),
    .INIT_3F(256'hFF83F9FE03191FBBD85C1DBFBF66F7F1FBE7001879F17F4FC4C79C3F4D9D67CF),
    .INIT_40(256'h1FFFC4FFFE117F8F92027C71014C3C7CFF1823DE784CF21F000017F3BFFB71F0),
    .INIT_41(256'hDAA26869E79611EB3C7AFAEFF62A0519F4E759FDF61F7C89F60000BFD4FA7CFE),
    .INIT_42(256'hCFA7F1721EFFD4DFCB7E5DB63EF3D32765EDCDB9BD8FCE288F8FA4ED05BBFFC7),
    .INIT_43(256'h27787553FCE70922D03FDD07F0C7FFDE95FDCEF369D2FFEE40F276FF584427C6),
    .INIT_44(256'h5F7A6DFEFB2FC2D58553FD6D7B9FF0D6F6CD1C21FAEBF57B4B330A0666EF4070),
    .INIT_45(256'h49D2409F07A8357649BBCA3F5E7757B51F1FEDBFE335EBD8C16EFB2EFBDABADA),
    .INIT_46(256'hA3F7C7FFCEEF3FF13BAFF4C3096C7FFD0BDCDDFFE8E32095750C74BE309624E4),
    .INIT_47(256'h43E3FEE9FFFFEFF102D4D5963F97FEDEC3FFC59896EDAFF775C8F0780F81E8FF),
    .INIT_48(256'h999337FF7E608079EABAFFF8E9DFCDFF667FC3E6BFBDFB0C8B4EDC1F69D81343),
    .INIT_49(256'h7FDD7F9997329FBE6472381E7D7DF8BEC10EB537FB7763143F747CFDFBA375FE),
    .INIT_4A(256'h1B2398EEA3A31D634013EFE91EDD1AF2FDEFE47CBF0F346D9A2CE3167F7E5EE0),
    .INIT_4B(256'h9FB340703A1C07F03FF4FFF712F7FFFEBEFFB30B9FDF7A385499BBF1E738293F),
    .INIT_4C(256'hB7EBCEDBC0379BFAD208B617EDF63FE32EFFD54A61C88DC69132B9CBC8CFB87F),
    .INIT_4D(256'hFEB47DCA5FAE45FF7E64CD984DFFBAFD4E09A1A7040571D1FBF7BF96B6D0887D),
    .INIT_4E(256'hFE0DCD61D2FFCF2C5FAA8274DCA8273B4796B5EFB983F629849AC2F8CE1F5537),
    .INIT_4F(256'h1DBEFFFF71002AEB97F85D6DBEFD7F4053B8FEDFFF8EFF8364D47E9BD9A3DFDB),
    .INIT_50(256'hFEF5FF62FF95FF5FB5FFBF7FA3CD1B7AFCB3FDF77F93EB71B0003EFEF72FFFF3),
    .INIT_51(256'hDED266DF6DBF7CBEEB65AFFD367FED1B79FBB2FB40713FFCE0F406BAE3803AEF),
    .INIT_52(256'hFFF7EF84C603B1FB85DCD2597FFDB0AFFC7FFE8702501FFFEEFE6C000FC3E04F),
    .INIT_53(256'hEEF89FEBECEFDEFF403F8CFE719B177F6FFA3FFFF6FC5F8AA1767DF0C5F9BFC7),
    .INIT_54(256'hEFEFBFD0B297CF0F801E2FF1F7CFF6BE997FFCBEBAD87FE9008E0063FCCFF47E),
    .INIT_55(256'hD98AF7FF7635FF9E1E790A3F0A79BE5F53FF8FF7859E94FBF2CBB3FFD98F7AC7),
    .INIT_56(256'h2D7F2D96A7FDFFFC3EAF981F3FD5BD13EFAFFF55B5E9FF7E56AD5AF7A6E6E3F3),
    .INIT_57(256'hE3FF1B7FD5B09C38C58ED384FDEEAE260F718BFEFF93CDE5F9EB0C67FA43D7A7),
    .INIT_58(256'h9FBD83830D7E9993FFFFF86BF4AD7744DBFFA5C1BDEBC76FF3F780EFB5EE7ECD),
    .INIT_59(256'hBF496DB758E2725E16C9AACDE126EC331F653F185D91FE3033C19FBB3B8E3F7D),
    .INIT_5A(256'hFEB33FD9E1FF7BE1E3B2FFDE0F1DD2EFC3E130819FB6C10C63C017EBF0E9AEF1),
    .INIT_5B(256'h2FE95B374D8246D248ACE6B1ADB4A4CB35024924D406BEBC9FEF6C42FFFB95FB),
    .INIT_5C(256'h7B293FDEC58FD7F30F1667FABBABF019F27FBF2B6DE2F5E0183FBCCB8F527E1F),
    .INIT_5D(256'h56C558526FF9BDB85FFEE9A2198856F4E149FF19C0B7FDEC7667FDB7F19CD890),
    .INIT_5E(256'h932FA24EF0987FEBBEBFA07F838F28B1CE00EBDC04C23BF98759D9C871F88F0E),
    .INIT_5F(256'h1C1C3CBCB3080A9E3FC0FCFDFF74F67DFFDA8ED9CF43FE07FDB405C9E5927444),
    .INIT_60(256'hFA6D7FC8F38D93FF8D3BC7F1FF8FF58BEB1D907F6FEA767059080F05E23BC7C6),
    .INIT_61(256'hDCCCC0EDFFF35333F37D0F05FAE55BEBF01E3C5788EF035585F14EBE9A4F10C8),
    .INIT_62(256'hADC867F239403BF4D7C595F285E5FCFC14D13E1FFF62FFCE949ADFCF49F604FB),
    .INIT_63(256'h3B310837963D9C3FAFCCB80CD1934F1963F7FB17FD28E1FF2C1266BEFFE9D817),
    .INIT_64(256'hDC0FDFB3ABCF4BFFF87FFFEF1B0BCE03602FFDEDFE3FBC1FCCFC1D9BA2A9880F),
    .INIT_65(256'hB82CF1AE2A8B898F869627B9235A0788062C0FC642FFB9FE0B627BF5E1F13FAE),
    .INIT_66(256'h7C361547D947CB3BE571F68C0C1F308B1FEBEB1D02253800AAD3019BFFBD842C),
    .INIT_67(256'h84E67E76B7FC3F5FF2B9FFFC37E7367BF27F47F3BEF1DF7ED592FEDE2C97F91E),
    .INIT_68(256'hA672B8EE7681077FFFCE7212FFBFFDBD9FF96FB255873041CF6DCCCC3B4FFFEA),
    .INIT_69(256'h0F9F198FCCDB7E06E3E07D9FB7269FDF92A3B11F929FE45DCEB6769E2FFFA7FF),
    .INIT_6A(256'hE5E774EB6E7F17FCDB9FFF1369FABEA626C379A323EFBFC3E97F3584FA6E678F),
    .INIT_6B(256'hB3BFF3DD5EBFC4BC3C1D438E71FDD924D9BC1F2A85A1FBEDFD2EEE9FCEE30770),
    .INIT_6C(256'hF87FC18383C1730384CF396B96AEBBAFFCEBF7FF559A513FD3FF1718E0DFC6C1),
    .INIT_6D(256'h07CB985757E899FEDE763199CB7E43798D2FF1C7FA79DE022DD650CF00578ECF),
    .INIT_6E(256'h2A8A8AAA8AAAAAAA000000000000000000020000000000004200002041405117),
    .INIT_6F(256'h02D5D55101C00000012000000000040108003080210000000400004000000040),
    .INIT_70(256'h8440700E8877B5B3502251606187A7E63B080A28028000000000000000FFFFFF),
    .INIT_71(256'hC121800328005E70002924E98080D3AC0120CA83E6BF1DFFFFF4291111148000),
    .INIT_72(256'h92084100421000C0CA00020870E5D40D00997802D9C920228C8801004C8382B8),
    .INIT_73(256'hAA8450600882980BA00011C84B043A61C75E9928720BED4A40A1882000161D03),
    .INIT_74(256'h38245629E680845485285C14CA805000200200ECA0095C2083315541F2A2001A),
    .INIT_75(256'h0C30499200CA0AC040517FA113070D880808F86070868105A0C901066D400173),
    .INIT_76(256'h000000000000000000000008008F4032140C21881B6D28E4A0322E3C042044F0),
    .INIT_77(256'h5D5127512022048102040810000002040810204083300EA00000040008020000),
    .INIT_78(256'hD0D00C08081A45CBE390001FFC1000801250300108213E501000034020A0A0A3),
    .INIT_79(256'h490D2FA143F000000000047400970823FD118A1000101882960932CC58C6002A),
    .INIT_7A(256'h0082891348A2F0B22A9556080084000E700D45A1380D5022910B2C68262D2D69),
    .INIT_7B(256'h77012208C125019B60504CA01B8B042449000420893A228008F4733D84FB03D8),
    .INIT_7C(256'h89C9C90444489EF3CC41522CB706A4D4BD00892628981048411450414214248A),
    .INIT_7D(256'h38020618306024A80045938851252807B40A8800000000000400008445504402),
    .INIT_7E(256'h98810B5895A8AE681ED08800000000108C3810B144AD88573414C0122668909D),
    .INIT_7F(256'h1AC09B110004347121100418C6C65F7A08EC02403792042003A33840A0143301),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_1 
       (.ADDRARDADDR({ADDRARDADDR[15:5],\imem_rom.rdata_reg_0_8_0 [3],ADDRARDADDR[3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_1_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_1_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_1_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_10" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hF6FFBBDFDB8F7EFDFFFBF773D3DFFBADFFD0F8A6800080AB01041AA914000400),
    .INIT_01(256'hEFEFFF7FF77BBDBCFADEFFBDEFFDFBFDFF9FF5BFFFFBF7FEF7F5FF5BDFB73EFF),
    .INIT_02(256'hFEDC7BF7AFFFDEA3BFFFFFFFFFEFFFEFFFFE54FFC07EFBFFDFFF9EFF7FF7FFB9),
    .INIT_03(256'hDFFEFFEE87E7379FEF6BFF7EFF7FE5BD6FFFFEFDFFBDFD6DDEFDB8F7DFBFFDDE),
    .INIT_04(256'h2005EFE7BF9EFE77F7F97F5DFDF7FDFFF9F91FF000AFBFFDF3F9EFF7FF77FB9F),
    .INIT_05(256'hB6466FFFBADBB21AE4FCCF077E8F7BEDE36F7AFCCFFE56FCD5AFBBBDE0446654),
    .INIT_06(256'h3D181AF26887067B8BEF91E602BD25555EA7B9D5EFFB64DE82AABDFF779D7EFE),
    .INIT_07(256'hC6FA4500DD780737FEEFC29E075E777EA7327133135A8818455EA9ED3C4C9D46),
    .INIT_08(256'hFFFB7FF61FCEAAFA7D3481A63F77557BB57C860C66FFFDFDDAE7597F7A07F49D),
    .INIT_09(256'h1C6BE4D55B7DAFE3B05F0F87CDBFBE4F0E7B170F9833757EABC9EAEF27CDDF5F),
    .INIT_0A(256'hEC34675F0DEF473CCDEB4401BED6DDDA59D0D17DF0D475B76B3BF37D6783EF0E),
    .INIT_0B(256'hA57F3C0E2B596A7FA3DB77E9EBFFFA7AFE606737F7FBEE47F7FBEFFFFBBBFA5B),
    .INIT_0C(256'h8799B57DADEFAC533F21776FBF1F74FEE69FEACFF7EEEE7D6DF337DDEBF1ED3A),
    .INIT_0D(256'hFDFB33E45BBBF3C03D98ABD23B9FEFBDE2F5EF2DDCBA202F97EAD7FDEFD9E635),
    .INIT_0E(256'h75E5E397B13D89F9F2C9E4EF45304EA67FFFDFA67C837D6FCF00F66E53EA33FF),
    .INIT_0F(256'h3E1F9ACF335C8A789A8CE6A67746BF0E6B50B644F04CBD5AB85DEFB2FBE7F9FD),
    .INIT_10(256'h134EE5C77A2E8AF8A9633802C80900C8C8A0FBF9406C635A30375D9CA227E116),
    .INIT_11(256'h5055010901B80DC0ADC1FC1F0D03C3D9F6E194E5D6F7CE84964A93ABB66463D9),
    .INIT_12(256'h1885D1EBFC9C4263693A2A7AE56303D4C27D3C1C764FF3FB59BD07B084237A62),
    .INIT_13(256'h8FE80428C6A57B41A24E4E873FEC13C8ED40BF0231D107C4D6BC6605F394E83E),
    .INIT_14(256'h65F1345A8F0494E3345F0507A445560E29FE909AE1D24CC4D3F2C7EBDFFCC5F3),
    .INIT_15(256'hE333B2A1CC66979AA47BE1D7C1CE9C9D41EBF0E502CA171451D48A9CE7F8AA9E),
    .INIT_16(256'h13DB8F9274D5C5F7FC842B09D3CD777E6A1A6603115BE83FCD165CE65454F2B8),
    .INIT_17(256'h4295222A696AFDBADCAD86EFE3C61DF2B6125B3F87908B5F4FACAED66BFA8DAE),
    .INIT_18(256'hFF9FD10FCF61D9A048C2987F6E06E58492E60750E912069BB884FEE67E665948),
    .INIT_19(256'hBBEEE4BF655FCFB8EBFD9BF7D57D7EA2E96C49BA1BECCE2F4C14BAEC0F05637E),
    .INIT_1A(256'h95861F8D699D76BFE67D07754666576930F566362D8A6261AD014F63033DDEFF),
    .INIT_1B(256'h0A17F7C6E5EFCFAE75B1A0B834B7BE85685A38B32C57E2F17176CE08D65533E9),
    .INIT_1C(256'h77D57B130B8DE375D16CDFB5EE4E716147B3A261B24EE1CC4FEEC6CEE557C6AA),
    .INIT_1D(256'hAAF976745FABEF1D1F815DFD005EC3338386CA7DAD556810C5C31765F6CB8431),
    .INIT_1E(256'h887EECF1765D8DC345D7A12F8D17DA495E8D93F446EABBD61BBB7560E93D8D80),
    .INIT_1F(256'h286D3B3C9FD33143D0169FAF67EFA1D385BB483556DE7F20E976BE557A9BF5F5),
    .INIT_20(256'hADB7F5AB3D6CA7C69BECAAF5086D5EB5A081FEB8E2B6FF4F7527C1FB7EBD068B),
    .INIT_21(256'hB282A64A3B378E172FDF7660BB73E174945A8917D1B1B6DA5CAE3562950B60B9),
    .INIT_22(256'hEB2B4D6F9F6F1DF05B185FC0F52086F84385418AE40B35B65D67E508DEE847BD),
    .INIT_23(256'h7BEFD6863C41A3C28D3D3A60686457E5B3CBFE26BDFD10C5EDFADAEED9B8D7FF),
    .INIT_24(256'h3F78F1DDEFFBE89B380CB0E873FF6EDC83E4D45699F348BE55C226EFE0C48EB4),
    .INIT_25(256'hD4E539ECE1104F44FF7685FFAC58874BCEA61561A11DB77A68DA0CF39783C2A1),
    .INIT_26(256'h54E029C252A27F950CEB510154ED9AD6AD4BC5AA1FADDC89896F72A5DFDB2ED5),
    .INIT_27(256'hCE4BC9AD79DE2ED482A04B526C7542AB61740D4FA92CDC17564B630E73C55A9E),
    .INIT_28(256'hEDDFFAB5F6F9BAF8FA32B0935688BEAA45199AD125E8FFFF048CD51BB863E8CE),
    .INIT_29(256'h79057A683D2A1DFADEC0A56E07A882E06B0CBA5D1CD468E440DF4410410410F0),
    .INIT_2A(256'h40B595CB85BCEBA3A5D63FACD759FE9D7FCBAFDEBAF5AB972C5AB986F7FE637B),
    .INIT_2B(256'h4571DD14A7BB30ABB7D48DBD3876F8B988C0D7FB1FA558F605B3F03317EC4D6D),
    .INIT_2C(256'hF7DD7184AA4B9E061FF821EBCF9FEF8F91D60D9801681740194907582E0EAF5D),
    .INIT_2D(256'h94CDE6AC49C06FF6EB942357AC01553BB51E37FABF59673AC96C9C5A9E6BB4AE),
    .INIT_2E(256'h5DBAEFDD476CD9E6F1AE606A0ADFF017F13DB873A08A7F9A4CADCBB2B9DD3823),
    .INIT_2F(256'h98570DACAC6D9986342A57BBD979B32E5EE2D1E71D8457557101DEF12C3CA2D7),
    .INIT_30(256'hD17F1C9D17AC535B9526ED6FF6FF13645BAD61C2F4ABC1DD4EDD04167CDC1BF2),
    .INIT_31(256'hA85616AD369D9C99ADD4F5AADA5AD04BCBE04FEA80DC6D89DABCF0147DADFECC),
    .INIT_32(256'h9255A279B445B781CA65E20ECB9FE9D74A96C44552139A5F8B5D0B91AE17873B),
    .INIT_33(256'h2A3F7B6DF0D725895CEF3FFB5FE2F277726A315D683CBF3AB8B50779CD083DBB),
    .INIT_34(256'h4842C03710B2ED0F2BACD64F510CDCB57432B845ADD57ADA3B21A9BE8FD69855),
    .INIT_35(256'h2FEAF654DB6468AF8E10FF926DD95E20EC3F86E1CD142FFAD7F39B4FD2CEB61A),
    .INIT_36(256'h08DA2F8E91870EDE36BF28EFCE2AD6AE18842DA46D353FBB542D17A5B3AD9A44),
    .INIT_37(256'h2147919592403800DF05453F0BF807FD4BFBFF1BC99B5148DE2167438F99FE23),
    .INIT_38(256'h09E00A3EB6D383703EE74ECA7E2AA85A0A082F1540DBEEEAA8A2A235D8699141),
    .INIT_39(256'h9F7AD508565F84358622659EFFA0C2A8DFFFFA3D390F8008DD0D3F6CAD94A414),
    .INIT_3A(256'hD9158AECEC2F85D352C8815387FE01171EC08C4A752C3C562C5FCA386C1232F6),
    .INIT_3B(256'h64BFFF12540FFF8979812331CE0058A15CECCDF7F3CA50CD631625C8821363EC),
    .INIT_3C(256'h485F11A466D7FFEF0F56E0276B591EE76E92B00078A93E14546B58D6B0360821),
    .INIT_3D(256'h8A07B7F3AFD35D9773D7CA0CAD4CF128F7CFEC032EB970785AFD7FFE08D5507E),
    .INIT_3E(256'h0AAD6AAF0A65BC6AB6175DB1EE65238035910C930CFD927689B6A6F84D2BBF54),
    .INIT_3F(256'hFFA510F752360ED419E6CD1DDF37B6E24DE6FA81613A97DFDB5EDF745E2C3AD7),
    .INIT_40(256'h6FFFD5FFFE6476B7C955FD7BAAA09924C07DAF2C3DCC80B3AAA220B5ADFEA492),
    .INIT_41(256'h3544E12499D6C9670ED247DDD3D3DEA255CB0EB4C1542C078355414EC2F0684E),
    .INIT_42(256'h3FFFEF99308C6BD71DD23B1A7DECF29DADA3A454B769FC922FA973EE534F269C),
    .INIT_43(256'h1BB91ECD89CE1EB705E7B9CFFBC59CC433505978C6CA55C25965F7FCD7A2D9B9),
    .INIT_44(256'h81A879FAA2514F61CB56D37E0DDBF59E6946D80FFF4C3AA1075A7E4BDBEF5CAA),
    .INIT_45(256'hC9F4A3C21527CEEAF2BFB47CBBC1C3B27D070DFAEF73D8AC21FEEE8EC776B4B2),
    .INIT_46(256'hAB70B71ADED1F0934733E35119C47EBDBB7EFBFBB8C76EB57B601DDA403D6CFD),
    .INIT_47(256'h9873EAFB065AFF92A5DBCB3DE02FF3B9AF61DED2DE7EBA93FDEAECB476A37CFF),
    .INIT_48(256'h7B07752EC8DB1EE34DA59D8AF142A366A06F4FE77F894E29915EDFF1B2A3C362),
    .INIT_49(256'h09543A09479D36E5ED21BB51B74F3907818D45B40FE6450037D9D4499D326B10),
    .INIT_4A(256'hEF10E371520AD508355DC867902E7E31DDA48928CD9BB434D3A4DABA08875420),
    .INIT_4B(256'h0BB30160B2580FA00FE48D0A7EF70975BB8BF637BC6F6C18E20AB07CA3205FAC),
    .INIT_4C(256'hCFC7140D1837315349509805A49A1E211A0CB58DFF1DEEB4A348D48D85CF4625),
    .INIT_4D(256'h2B270AF05A4F69BD7FCAB09E521264B34940E79244C255E4DA1ECC9C57DD29B9),
    .INIT_4E(256'hDC00EB8254D8C3BD5E15545EED5545493A0258125C81602F85BA91DB8EB17760),
    .INIT_4F(256'h2B6EDDFF70D41BCA931287BA5EFAFEAAA8F220760AB4F359A073EFBAE3AA0A72),
    .INIT_50(256'hF87798FA4CF752E37C0A70F95DF1BDFE3571FC288B8E3B71AAAA2CF8B17F7967),
    .INIT_51(256'hDBD59ED7A116DF3BE75EDA05502384059159C4FDB0F97D76F5E48B75FAEA2E80),
    .INIT_52(256'hF32A3B41E08C42AEF52C805D7EBCC978207FF04F02100169851E4AAA8B511F1E),
    .INIT_53(256'h3DAFDA52C7F6CCD022B2DC2FCB2B12CB99347FFFD538BF94B52A35E94DA2FF5D),
    .INIT_54(256'h461C7140F017F7428028BB58F91F75DD365B50DD74E7BFF4A84EA971FD395CB6),
    .INIT_55(256'hB7959096D299CBCC1E7F7F9F7CFFB0CDA36EA5A7B89F11716394D09BFD3EFEC2),
    .INIT_56(256'h073F1A0B6B10E751109E8F4FE781D8C1FDB06F60F4D36F388A8F8CD80B818A94),
    .INIT_57(256'h77924EDF6A738CDA9B32E7D875FD398DABF392FF7FC6FD76DEFD381774CFE702),
    .INIT_58(256'h98D12447B07C1BCFEBBE8D83E08353A23FF305A1829686D15BCDD5D3E3D67356),
    .INIT_59(256'h6D9337FFE8F2CC6ABC3BBE1DEB223C02D564931C81FE71364FE98E91098DFE78),
    .INIT_5A(256'h89E6E9D1DA2BF723C8D6A7BD9E4740CC622432890E01352E68947BCF11E76FC2),
    .INIT_5B(256'hF8837A1AAA02789641FBDEA1BFFDCF36AF86DF6D2106303DFEEC2020D57A63F9),
    .INIT_5C(256'h68B3FDD791456849293CDD32C20910BEF7FAB6F029B2532B5C5E2A185F87F2B9),
    .INIT_5D(256'hD3017F56E21CC9D11A13406BE59F00A3D4DFCF6D58257904401523F443B3404D),
    .INIT_5E(256'h72EEF78A3A1C624F7C64DFDBF8E48570CD41C88648637651379191F67948058F),
    .INIT_5F(256'h50D0A0696E043D0779FEC77A16CE966C12E45D31FDB613FDBD865AFE9BCF631A),
    .INIT_60(256'h7AEB150051CD2689CE6D2B91AA4EA5424AB491B5A7AE54506911961EC34D8A58),
    .INIT_61(256'hC008C180FA6650A0C0F24C2867F0CED7FB6D587B0D3621835BE77C7F3AD41A8D),
    .INIT_62(256'h8CEAAFCE4710138808E695E56475068FF0CA177DDF283D16CB5CDEC505BE00F7),
    .INIT_63(256'h13728B9ADB2E934E975FD9AF5734448C67522104959BE1D334B335C9FCA3D019),
    .INIT_64(256'h4EFC9668E6D9DEFE5DC65C83A320537C638441F15C040E396D52099963754B8B),
    .INIT_65(256'h3C0AA2AAB74DB5454F502B98833612080A08008AE48F4BBB6662C84A7797F751),
    .INIT_66(256'h3C7B9F763D6543322A5F1D790F1F2BCD3D5DEFD740D89016BA84DBFA0686AB3C),
    .INIT_67(256'h2DE2703C3B9450D112A1C73C9E72C66FF296344284E1782657B24ACFFE83F9BE),
    .INIT_68(256'h421268DA3EE00BFECE0466187267F12AB1164E90E7866802DFBD86C4FB7D9D45),
    .INIT_69(256'hB0AF8B9C8DFB4768CA4C2388A66E473D76C393B780F2B036C41A6641357B147E),
    .INIT_6A(256'h01E644420A268BFC9F07DF2763F47E22A6D30441571FE245E5D1E3DBEA2C530B),
    .INIT_6B(256'hA7BF00DC40DD82303C81840A93E86821C87C392802B3E79ECFBEB89D26032460),
    .INIT_6C(256'h17168083B7617E03A909A10A19201BDBAAD13E50981540E71A729748AE7D839D),
    .INIT_6D(256'h05090C1210B21A475038B0880B9F5210E2D5ABEB332FB88CBFBA49166C1A2C83),
    .INIT_6E(256'h454401105040545500000000000000000002000000008000FBDF856855015552),
    .INIT_6F(256'hFC40400409EE371FC059C80B7A08F5B96E4309F78C8C20CE72194F6A0003BC2D),
    .INIT_70(256'h9CA73E2FB9990B740FB7FE00D0B34FD4BA8C0547050045140000000000FFFFFF),
    .INIT_71(256'hDBFC73392F8C81080B2B03AB37062E2EC131991800000000000CAAAAAA955CEA),
    .INIT_72(256'hD204280002104B36DEF9BF29026CFC555026766866A263405EC01ECAB0684049),
    .INIT_73(256'h2B19600D6F9D951C111D7859EACCC4F97990DEE82DA96914B44F45802CFC1F82),
    .INIT_74(256'hCBE92880EBBA5F2C0E1FAF0FF63A87FF82F53C0514E2618924630CEF77C12073),
    .INIT_75(256'h863C248F8F0116618BBBD5778605E07AD389FA5CC958B117225AD004485BC43C),
    .INIT_76(256'h200840084210871806B198671FE746B7D7FDBCBF48B1ADCD3B80208FCFA37F61),
    .INIT_77(256'hD0C3ECEA78F42F12244891223222244891224489108D10E04A40948021025200),
    .INIT_78(256'hD8B108082114A2622F52000F761D0EFDFB0E495C52A5DE07244FF6E77575757E),
    .INIT_79(256'h49B92B626AE841402D6B5D35B2A847E9FC055608A8520A52B17A8AA2CBD2044B),
    .INIT_7A(256'h0006B600FABD152E99B8CFBC000000442C6C518116317ABED727B4DF3E542A49),
    .INIT_7B(256'h111A930C6436FE88A5F0EBE1DF8FCEA17840307CDA961E0063BF85FCE83E21C8),
    .INIT_7C(256'h2E11125500798738B21B5753BAA6E6D4DB144CB436D1986DC11415D5190D3149),
    .INIT_7D(256'h28E2A98625200BFBFF87814891330829640AC8012AB800000001084205050C98),
    .INIT_7E(256'hF4937519028A98584B57F80080401044D5213751C83A8D4C2C69471AA1C89229),
    .INIT_7F(256'h222074CE2E924CA489B00549CEA1F0B64FDD1007557C0080016FC299AAA19ADF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_10 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_0_8_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_10_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_10_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_10_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_10_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_10_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_10_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_10_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_10_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_10_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_10_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_10_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_10_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_10_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_11" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h100051003460900A1004289B71000410002118280028014C0484033004A0A000),
    .INIT_01(256'h10100080090040436E008042504244424279000000000900090248202068E124),
    .INIT_02(256'h01A38488108020484059342752122212119C0A02AE88040020D0400080000510),
    .INIT_03(256'h2001001330B882411084109110909C0002000002404242800003460900C00088),
    .INIT_04(256'hA000008002000808032004484B4442440182C026EFC040020004000800885000),
    .INIT_05(256'h1B88000124EC4E2022420003A0400008600040000110010202000101FFC67874),
    .INIT_06(256'h83AFE255938BF8147800EE0E704068002158462216A1182036000200E0682143),
    .INIT_07(256'h08001A7B1282B7B000107F1FF8010DC8D8F1E0F02885CFE211004833E5E7CE8B),
    .INIT_08(256'h004D800EC410020022825E58400A57004A033CB18C10403707F0A48007E04890),
    .INIT_09(256'hA2001A0F840212800A80E070244500A0E00448E060444000989317B0D02202A0),
    .INIT_0A(256'hB38A10405010104B221813BC00008401949FEC008E9BE0080057054218781050),
    .INIT_0B(256'hD0003FF04020E3114002001614000466407F800008041180080410000440C1D4),
    .INIT_0C(256'h68CA32605404D3AD3272A1F000A0091009C04C1040101080833C9026100A024D),
    .INIT_0D(256'h00008C03A0400C0FC007584C046000000C0001A328040FD0E0150F22012C99A8),
    .INIT_0E(256'h4212183C4A8BB843013013D0824BB10000000011807C0280303F0011B0940000),
    .INIT_0F(256'h7920400E2D04C80109941049811A73121C3140A0FFA054019620437C10180C3E),
    .INIT_10(256'h6502000022001804000410194402008145531007C030C0804804001180100E00),
    .INIT_11(256'h184C104000161641002708C068D93B800B22006A82006009000DA11E60048C02),
    .INIT_12(256'h14C180312902144602754775223C0428C38300A7083F98046002CB58806F547C),
    .INIT_13(256'hB81078800800247184010188CD90547629C7024C3E28205A4E026640004B8840),
    .INIT_14(256'h478001023C0801280109188810080630100600C03561D2AA0C3328872002064C),
    .INIT_15(256'h2D02210306C99C91730C30C05A101223300810131C1200020109F008008F6600),
    .INIT_16(256'h04080080C0003E826903964200AA04021201BAC5241000080062052277A04042),
    .INIT_17(256'h73480DB93820418A020208045830C1958002409B3221085010400006C0080080),
    .INIT_18(256'h9C219EB20806E607B8421198840944014810204100000001012AB84841414407),
    .INIT_19(256'h0A0082E8A481301094010B022061861C1820000002096058A18B048A10FCE61D),
    .INIT_1A(256'h22900010E00800401280C880789AA003600000401880CC08414F207C39048003),
    .INIT_1B(256'h0800011822830102C0004733E1850148A40081C05200AC842008010200004C00),
    .INIT_1C(256'hB308080C8900C44001C100001C7024008048400106010E040802F8103611E398),
    .INIT_1D(256'h0505400989153C3061463003023901600C0C628A020000014891E10008841D10),
    .INIT_1E(256'h0B84D008040000F89004951287C80083329A0203882120801700020124001700),
    .INIT_1F(256'h65960401408C44DAA4B20B40D8837805F000D54301000040124C000218A1880A),
    .INIT_20(256'h92451080F2330148214722103001004831D600AE1443CCF02B84640A81000524),
    .INIT_21(256'h742D4C2450210400048002CC008501D243807089320900290005008008C0DD08),
    .INIT_22(256'h041511A48483001DC6000200028148001000880003808A080630BC254E0C0816),
    .INIT_23(256'h080009AAC201800C58CC802726922B884540C0432004BC78BE033740985410E8),
    .INIT_24(256'h0900202001841301459019010000E0A038500000202C02800061C3AA0109902D),
    .INIT_25(256'h52101200322B843810A96201687528A0D000E082160400202321370424683950),
    .INIT_26(256'hB0070411809188307200864C0C08A021E430120001010802064191494000404C),
    .INIT_27(256'h881004100D101A001C8F18B8B0027804228450521A8170012251014004000008),
    .INIT_28(256'h6008A0948900434021D546C81873206038E00A0002013401840102444022870B),
    .INIT_29(256'h00810401C2E610000100002600400E3BA082D700080400000008082082082004),
    .INIT_2A(256'h8012002060401159C0A07C405880A14A071028D30ED8702040811400002D7C04),
    .INIT_2B(256'h4200103BEB18C014447C0000A431C005F038282CC46CC650108020008A014182),
    .INIT_2C(256'h080008108202080020471604080109400021B40200000084A0228022CEE20A05),
    .INIT_2D(256'h0008C811A14004040481C080000300011000B0000A04A4C10683C08860A06902),
    .INIT_2E(256'h5202290134020D300A85040812C8000000000071830B20003040006442028E1C),
    .INIT_2F(256'h5E00F000C204C278041A001002A1428100043008200780000160000010A2601A),
    .INIT_30(256'h8A448824248080000488D812912A6000B004113017820092000430C13E294643),
    .INIT_31(256'h060490C45160094810AD000425206B9800098045059000300003000C0121CA00),
    .INIT_32(256'h24803C004998007F993803D0A40B0100C4100034869A088000004208018C0AC0),
    .INIT_33(256'h98254800145245F060040050056C35429821CE2C401421CE7804020103081000),
    .INIT_34(256'h10001E846168080021602010821C0280C2C0030B4081418A04A0880140040396),
    .INIT_35(256'h80060092E50245224406002A1200003D0380000044182400C004003016000405),
    .INIT_36(256'h34A8E030222C64086900061040E20100428B244A8CDA84900A93601400600401),
    .INIT_37(256'hC0AA684C00328000200020010400020060008004023900E00018100813401844),
    .INIT_38(256'h0214F401410C1D022080041D81EAA821060000D94720212AA8201D4081844006),
    .INIT_39(256'h60872C1022012002392110B800008CA8000000B0D61182006200602204410002),
    .INIT_3A(256'h24206242024019AC52406150824040002100004A22C19001451824A4B523CF18),
    .INIT_3B(256'h8A4000090000018940000044500010A48026438884CA47023020240721D89040),
    .INIT_3C(256'h002811A41008000156128E0B0202810000C19111011399C126100C201780E58D),
    .INIT_3D(256'h0C020C0660004000024000020000800032400400000A418210C0800080555060),
    .INIT_3E(256'h005220109090086200800E8104402420C680E3B4A850001A90A04482205A4048),
    .INIT_3F(256'h0042F9015280B1A1A00810800A20010112A03A85500001000808002800912548),
    .INIT_40(256'h10002A800186B90803550000AAA100420002480640480020AAA2438012020102),
    .INIT_41(256'h02498341103860E4414C8510A201CA19C0045940400941206155442180888080),
    .INIT_42(256'h60500E0430EFB62BC63680A01045002381004028200088005000414002004941),
    .INIT_43(256'h09B80FB1F04B0546034106480A034E183003065080410002202D0A02A55F10B5),
    .INIT_44(256'h0E009820108D00A114F0020172230418801800C800202118010A004C00000402),
    .INIT_45(256'h0C2A621CC54004148200010021068C02C08062219050202022814154160C0805),
    .INIT_46(256'h20A721E60000272158CD111040CC000260023A02200806850060955200090601),
    .INIT_47(256'h89985934F00380814A060000000C040B443C052A858846048001228C43202000),
    .INIT_48(256'h0C6988C013342016A05010060E1C0E944410C0040034000A14E02A20887C4448),
    .INIT_49(256'h1E1349974080CE02040E021D00A0D331010942038080140458653082422C08CA),
    .INIT_4A(256'h0501000E8054000000000122C820400204085A15B00A480021D20E9130730A80),
    .INIT_4B(256'hA4C40198CE660860F06010043000708345786109018482040B41288018000000),
    .INIT_4C(256'h001008D0340300860D620608006400E0447000548014080842910102C50D004A),
    .INIT_4D(256'h7C68800000448C43131806605B3C0F9A4000A8048401320021802A03802FD000),
    .INIT_4E(256'h50A224022F5F3060A875545331554004907AAC1D2B7CA0220DC41002510011A0),
    .INIT_4F(256'h28213E800A5401090BE718A12002816AA84B5019A607449800D50024044C0000),
    .INIT_50(256'h1E0A138C89C9B0D051A44080120D9247804001CA769020608AAA0C00414890A0),
    .INIT_51(256'h20201142944D00409083217B0286A8018023C9829482430815008408012A2400),
    .INIT_52(256'h07CC00002007119D50082000854C4611C4000C4800A00407A80002AA83103112),
    .INIT_53(256'hC8610400101840A02280014019242401009600001944F012A44C40194A58215A),
    .INIT_54(256'h90030200A00001150026000B9A04201200200B5200914001A872A81402148CC8),
    .INIT_55(256'h60850B708024380000008A00A0044814845980084200808B982000E030D1C000),
    .INIT_56(256'h020021628BE1092088E032122CC00A200033900090300C0169C1050409001040),
    .INIT_57(256'h0908400450A84201850940CA068311D5834040102100A200000DC34884B62044),
    .INIT_58(256'h1F44A21AB000004C008075800000013B840005A5B90F8C00C812650000010898),
    .INIT_59(256'h8226224884193001CC0C54220D401000000004048C840007218A188000005222),
    .INIT_5A(256'hF01880223BA0041C0A210221E0503D11B01843F6319000000C00A81513060221),
    .INIT_5B(256'hFBA849112304C300891118005248430482800080208808024810E06760051009),
    .INIT_5C(256'hD80C902E405329800C0B100C39820AC609294290C205A08D000490C2018928EA),
    .INIT_5D(256'h411002AC8C02A684D6E036490630FF6336A4A0C41A0A9001049A5C078EC2803A),
    .INIT_5E(256'hB810004606208C080119D108737040014001022104108C00200000080E041042),
    .INIT_5F(256'h40C08050640051009420FA01E0217600E9F232E00041631002E0590004321480),
    .INIT_60(256'h04146020C24211B1091C082040001009000003808A130907008200C8581031C0),
    .INIT_61(256'h0004000005040010000040480280020202100A21404083825806602004A28124),
    .INIT_62(256'h1108E000020224103001000160013B26310040C021CA58B80100502002088000),
    .INIT_63(256'h240015A0E0020110880003A18008B0810083C0124D003109228AC18E00800930),
    .INIT_64(256'h2632687800381C40038382104476A7088107835C30080124B3B85202095214C5),
    .INIT_65(256'h20004281002400202200480310010031508023092C755423028101800E460316),
    .INIT_66(256'h004082BE0820110001366063F362441328000020124AE0214C0CD801F9802050),
    .INIT_67(256'h410040040020081E05000E41A00C2879816227845280C6150800000100210820),
    .INIT_68(256'h801003008440488020006210840846C28CC02102901B30121080124112204000),
    .INIT_69(256'h8200020800440305040080001A8A090004832080100D70801108C21C08818080),
    .INIT_6A(256'h0010088F8400200000000004A04000480CB0001001030C00040E084300464404),
    .INIT_6B(256'h145080210C1C0A00E282810822012283128CA6C08002200235B102008004E000),
    .INIT_6C(256'hE7FDC900348030050400800008004204144A3144C1240E201805001200A00448),
    .INIT_6D(256'h05090C12190102800000000208A21562082882289A4401414121220012E10207),
    .INIT_6E(256'h0544011044404144AAAAAAAAAAAAAAA9AAA9AA5AAAAA2AAA39CE0B8831682A52),
    .INIT_6F(256'h0095955401F03BE3FD5DC00B7ADC4014040109F7ADE622DEF794042801EDE805),
    .INIT_70(256'h908392C21519649AAA9A8D20ADAB4236A71009B41541441400FFFFFFFF000000),
    .INIT_71(256'hC7E9913318008B0802103901836624B6F061B027FFFFFFFFFFF0D33333299442),
    .INIT_72(256'h1805AD6B5AD67832D4D8B41691296A80B92383BDA28905A0A1390C782560308B),
    .INIT_73(256'hA19D300D6F30B098808201011360A91128004FE909A80E7BCE4004002CE2A860),
    .INIT_74(256'h8A4685444AA34F3D040CA50620BA87FF82F53C01A40AC18925A64D25200400A1),
    .INIT_75(256'h2860000BC50A5600820A05778E98A90044826200926080140281D80725008214),
    .INIT_76(256'hAC03180E739CE4000080100406BBC29E9C5195D49200850444A041244D213541),
    .INIT_77(256'h9082C8A856500B2244891224444444891224489120191060188031006200C401),
    .INIT_78(256'h1010041240348200236200121A5000BDD27400767380A008644FF0A454747470),
    .INIT_79(256'h0088A820006840000000001F900209405555044093A2E9DC90E1200840800049),
    .INIT_7A(256'h16B48030281D0463708C84A40B5AC07591E00000C8F0AF004001134504800004),
    .INIT_7B(256'h400802004063FE22C770A121FB074C8C0A80B070CA8202014BA730A062210000),
    .INIT_7C(256'h4328209004A090844018C7077119CF0C410066189060CF28208208A0E2A31000),
    .INIT_7D(256'h83121A613400402BFFD31C800670030080028C010040000000030A5201104858),
    .INIT_7E(256'h60000032001A0A0842008800801AC601606000031038190504001891C8004401),
    .INIT_7F(256'hE24A20B00048E4C63B92058D0E00C10208D2A9263008052D630C9994C0603CC2),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_11 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_0_8_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_11_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_11_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_11_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_11_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_11_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_11_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_11_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_11_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_11_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_11_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_11_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_11_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_11_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_12" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hF906C40512F1167EE06D2030C400AD401165E1A050624170002683C71CA9FF30),
    .INIT_01(256'h249764AFEE06D2061929E4A83A244BC44DFBB8520564912F1137DF804A25E229),
    .INIT_02(256'h289788B3F7036906C859C541E1225E226FBEE110815925792DDFE164AFD06C40),
    .INIT_03(256'h2EC96FDC0DA40A792A0E8912F1137EEE048159244BC44DF7E0512F114FC83620),
    .INIT_04(256'hA202E60B882E20590B38A83C2453C44BDFDC010815925792DEFE164AFD06C409),
    .INIT_05(256'h0000000800000000204080000004A22A0050F440040009002480141400400056),
    .INIT_06(256'h80400011000000C2845018000024B680815840E2108000125B4040D0C80E2108),
    .INIT_07(256'h2118AE9421054401682000000001088020000200082900002AA330A840346311),
    .INIT_08(256'h022222850409560402CB43188782A918990A4146300F5F9220886510A1F00042),
    .INIT_09(256'h40102424800862185C100804101421020210C243470C098740801042620180B4),
    .INIT_0A(256'h488080C0C21170A04000ABDFEA212004A217BE092F13DBF51804E17980F849C1),
    .INIT_0B(256'hB60200000188022802C00A2224A9088976000001110850011120210208800000),
    .INIT_0C(256'h1104088F1214C00A42840800626C0212444642218001000001D1A08004000000),
    .INIT_0D(256'h140441188000010000058008488064A5310212552B15007A08AA0B0085E2800E),
    .INIT_0E(256'h437009205A000042000208000064A53004F1404823100100020000120020802F),
    .INIT_0F(256'h00800802A100298247DC015848C2000202800A10000002A1904B80130B447220),
    .INIT_10(256'h6AA095C02B9A01A8412008410808000C04404300000009054004A00008100782),
    .INIT_11(256'h003C407F000112204A259CD639600D605B600EC844D44C218648056A11A4C290),
    .INIT_12(256'h03850080080AA2060210436902690510E27E1D041445CA926004C380C001403C),
    .INIT_13(256'h2010708086B5102B408B5000180158F12DA38040214822004588220060000010),
    .INIT_14(256'h508080102C48802000D100040245112025148021017C12AAD812E16284CE4424),
    .INIT_15(256'h22E0024006C81801ADC7105C481010C05A8820EA05C608208920F64000081E40),
    .INIT_16(256'h0000108AD008047260800030807808882200000700CC1060221A645C00480073),
    .INIT_17(256'h5202C18C9832019224420E94349428106802605323018C483010F162C2000290),
    .INIT_18(256'h9C5DDC8000806411FA800472840728140A10416021110205000198C412076900),
    .INIT_19(256'h4C330940286612982D9108C304400F21BC21008006A57110184BC1600807E639),
    .INIT_1A(256'h20C80002604098E10B8A0018439888010900001890A103819108F0BC6586A510),
    .INIT_1B(256'h8B0899410011110218600716238D040C13A1840C1248CB201CA811010809C00E),
    .INIT_1C(256'h28C8680D8081080A11000200B648142084018261424007650900F31012B80C78),
    .INIT_1D(256'hD01E44087911240404030CC0000106010100000406811089C29038404C800088),
    .INIT_1E(256'h0115008CEC6600C2042A0002501AA56700C89E48200180A1E1C5900080005682),
    .INIT_1F(256'h82C01E189022837240200304211C400A1B440200E0A000140483526E8A000D16),
    .INIT_20(256'h424541422A90517860047E02CC7120201184A001010CF40080D1400620608510),
    .INIT_21(256'h100000006424002910A6AB02068913B0202007000BD24951A398421E22558068),
    .INIT_22(256'h14940081010903000E441800C00802010044006193F404010024C2D33F1E0104),
    .INIT_23(256'h180440626241A040800C58200F890F8060438100072602789869E1D448149284),
    .INIT_24(256'h9406341213B6881404180414A12C370F70022A108610100010640B6A80004064),
    .INIT_25(256'h1902594A086030821001640094ED4E900388008E400C2000A38784561A04B10C),
    .INIT_26(256'h01184358010408130123000003108408040430488B40C61600000C0106E44002),
    .INIT_27(256'h40602040832140501C0080700000BF582044049407D46E283220E18008400001),
    .INIT_28(256'h6859A0004040A18A241500A48100E0188206281610A46240425100040012902B),
    .INIT_29(256'hBA110A1124613845200050170B64C023C6000F1049644000C008020820820810),
    .INIT_2A(256'h8F406A84122884045A0810100020002080041022494244C99326000C013070C0),
    .INIT_2B(256'h4180081046084071C85C0E03A800D0B1E04DC412C01C845D6000430141000098),
    .INIT_2C(256'h4B600DE6082A0F0A000B01029814CA1004334A42404850200117846638114A56),
    .INIT_2D(256'h81083F04223E800F10C9E0288003EC040621C0040A048411408116000202081A),
    .INIT_2E(256'h84414220A19428712C44809C0DC83FC03F00C081C0FF00500000808352850002),
    .INIT_2F(256'h140142128236814C02108D48828D1A2380F924534A07215A82A330020484E553),
    .INIT_30(256'h81A147064A9680440455041552AA0D028E01035225801290B560821A1E094A01),
    .INIT_31(256'hC32213A392502280BF4E800668004B00E101E20101F0000C040B800344498260),
    .INIT_32(256'hA4800F841AAA4800273C04012C0A14080233045E221007000860220010061AA0),
    .INIT_33(256'h4705091200108DC2CD0400F040096112140900800202818611140A4004071082),
    .INIT_34(256'h80249E4C7C49120A15349808003CD0D080831F727EE0058054000920401C0067),
    .INIT_35(256'h001402A4E53050C083EE4055162060201C0003078622A005C80AAC140D13C5A1),
    .INIT_36(256'h2C46F4031800132B2B0A020AD0B6480000863438868521818E278206803400BE),
    .INIT_37(256'h400984000010610022008020E41FC20FE01CA1E280192554EB182A80C0800811),
    .INIT_38(256'h840CB8085A5129981081B450840000911F0004CC002226400032000291140984),
    .INIT_39(256'h00041C890A6B80488020A07B0008000004000018905180000486000080000800),
    .INIT_3A(256'h6481120110220370014B000005004000820900000002820214942010F493C803),
    .INIT_3B(256'h64000000600A00000000000A41554810E0046100148C57A0FA80000008F48241),
    .INIT_3C(256'h00500000000800016220AF5A02A08012A30A0000050402728404A80950C00012),
    .INIT_3D(256'h0A027008230220C0F6C714814417B2C0C0800C24030418109D04000080000168),
    .INIT_3E(256'h04280984050828400C8882C02000A022C305380356BC041A8208F4800086B401),
    .INIT_3F(256'h0180042202A9004AF2D9082224E1500C00010000044141053B83402880201810),
    .INIT_40(256'h1000240000941044020002000000020BA0000051280040000000146028014820),
    .INIT_41(256'h206DC09002030200D0406D9682A1DA2038280601028150A20000009000809210),
    .INIT_42(256'hA2708E208003FC482ACFA03082342110891042084800C0005A40894000040031),
    .INIT_43(256'h083801A5C02A0042034681000008C4402120040440C0A010D880111290000043),
    .INIT_44(256'h0F0085304003F78000D811487F15851980D01001C200207F00484C0826C80028),
    .INIT_45(256'h4838064F5BBD24001238242025408820120088082573E8A9006C4F5A007ABAD4),
    .INIT_46(256'hE3C0E61160A960E034808648B2431914C0A058E4002C8400006001D020102400),
    .INIT_47(256'h885A04758E1454074B0A21985806804B04461F12CC00418280895B805E039801),
    .INIT_48(256'h6002100531522A464902C2912907214A80064000800203109BC4C21593200181),
    .INIT_49(256'h0180044150100072020402110253858000400163359020103648F2F46C9C0804),
    .INIT_4A(256'h2C00049480A4102082800022812201EA20010043309200000128200401014100),
    .INIT_4B(256'hB04400C8600207201008140093181C008104C589903111005180041004B90016),
    .INIT_4C(256'h25345200802088290000680A409001E02023A545690849004000280020080900),
    .INIT_4D(256'h2C9145885A0D0A191A0148404B2F017A40490E5040C00E00202940D082C7D099),
    .INIT_4E(256'h02A061438F0F30064A600054E0000004A8084400E87BAC0C2988000001E32140),
    .INIT_4F(256'h34C95F8022000AA381E61C868000010000A000859E78005864869028F0800121),
    .INIT_50(256'h818707C283E0F00DB1E3001614000380518628342150454400001000004D8800),
    .INIT_51(256'h080C2208C000C06410C0805E0001F801000061018082390AC0102E9980C01C00),
    .INIT_52(256'h03000140E000018454101048400307D4F0500000004001016441200000480004),
    .INIT_53(256'h601F81A9081900800000003000E04934041AC0001290001EA544110006090D22),
    .INIT_54(256'h0800D000A2130030000064000804A26103240121EA09C0090140004000022800),
    .INIT_55(256'h2B00448BEC3445DE01090C0BD48098001402824C3A45044A288A4900A581608C),
    .INIT_56(256'h310026F689E012E30080001401008D1E520041190168AC4F449930200082116B),
    .INIT_57(256'h01453A2C36905261C7805503009431350183594008454494A1690304983228E8),
    .INIT_58(256'h5E4CA011906211CAC8811C9B1008107709608080B0200187CE324085C039CC80),
    .INIT_59(256'h02022000802221008C180400C0A224A0502502100041CA8001040C8C8A038064),
    .INIT_5A(256'hF050140180668440040058210020313820400864A0784C32101CA005110082A1),
    .INIT_5B(256'h800120082602204000C00C008000200024124934212001900A0440058DA003D0),
    .INIT_5C(256'h48B8100E2480FC08646402000460000090281400001008292101002843902928),
    .INIT_5D(256'h01042800400020E02019A3200040019AE4C080040212188C2240724060008305),
    .INIT_5E(256'h211506110002204880004028506E21822000A008808A4D0881C8480910000220),
    .INIT_5F(256'h145428086100840010003E1111324400076C13684A0D020200800D4044222040),
    .INIT_60(256'h80801A10384180020804000000030004202C48D88A0204001401120A4004802A),
    .INIT_61(256'hC401C198C0406904C105C02C7090C8C22914612D201A40C042DF310B40984031),
    .INIT_62(256'h2D0020080641B4EDD3CF0084080303300231080214250A8080005100C86A80A9),
    .INIT_63(256'h29482935449FC221280244138470008598003241230324264A0820A084741920),
    .INIT_64(256'h91020404120022100010200400950490080068020C0090C0000140805420E920),
    .INIT_65(256'h02121250901784040143280532C8000448000020204052029210240000488097),
    .INIT_66(256'h0001400048122C80468E00818C590008A8088802126968012BC80351022824A4),
    .INIT_67(256'h0C10404C2800718180364000A8008108011180E30281800A008A0F3540514461),
    .INIT_68(256'h091584416C8003016000661080428606820B00320100E000C0082A14C142C000),
    .INIT_69(256'h0A94A59A02000E94108502A00425C01612220800901D0152224905C00410601D),
    .INIT_6A(256'h2A2C05129685120A0C940841081212251082E005420340020022642026113088),
    .INIT_6B(256'hB10898C4B7218CE41C01429708B52450850816280100A41C038A964100030014),
    .INIT_6C(256'h7013A80236000E02888952451825A6604459BCA029CCE727026A065CF60B412C),
    .INIT_6D(256'h05090C12181808090800480504871A3D140740084233014B40EC1C8001400014),
    .INIT_6E(256'h404144450510014400000000000000030001005000000000FBDF8FE964682A02),
    .INIT_6F(256'h00D5D55609C03C07FD001808621AC4350C431A738CE73A18C6152C6201E666B8),
    .INIT_70(256'h3DC8188D0B914DDEA7CC0A5036C331C73C7C00EBC00401500000000000000000),
    .INIT_71(256'h0002CA84D0007E40A6F2A200006040C908100608000000000009A1111114A2C7),
    .INIT_72(256'h0000080000004F00202108800AC30045E690C08010392C0F0B744015131400C4),
    .INIT_73(256'h2300D020044BE9C865D5889070080942C0318014E07206000222081000800000),
    .INIT_74(256'h30022914B50E508203DF002F083A87FF82F53C00105006104001E30017DD19F7),
    .INIT_75(256'hC01840000191003424600000510E42073211004D069F18AA0C83238725183080),
    .INIT_76(256'hAC03180E739CE71806B1986718180920600A0002408F00220400888800C44090),
    .INIT_77(256'h4248074321201468D0A142855D554081020408102046298018C031806300C601),
    .INIT_78(256'h01A4020444002CC4480200008408697DE900129800181543944FF44A20000008),
    .INIT_79(256'hD1A3054B01800000210843411208441AAFD8521444010C239036882226340416),
    .INIT_7A(256'h10825C8862C0015006203050084200432B5B036795AB0056A4590865515B285A),
    .INIT_7B(256'h99A051620600FE44A1056ECC04163161A14086078074B8812950864918505090),
    .INIT_7C(256'hC464618112570294AC92001202F410032A43000502120201D15D355534949A11),
    .INIT_7D(256'h4278414788884297FF804573B28D19196D0C2200EBAAAAAAAA03CE73ECA8A744),
    .INIT_7E(256'hD3006805440111D2A02663006018C600700006802A2C0088E90013C4124708E8),
    .INIT_7F(256'h44A0004565051A219202019210482154920844918E52018C6CA58626220BE22A),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_12 
       (.ADDRARDADDR({ADDRARDADDR[15:13],\imem_rom.rdata_reg_0_8_0 [10:8],\imem_rom.rdata_reg_0_31_0 [3],\imem_rom.rdata_reg_0_8_0 [6],addr[4:1],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_0_18_0 [1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_12_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_12_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_12_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_12_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_12_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_12_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_12_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_12_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_12_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_12_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_12_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_12_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_12_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_13" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000C50994819841000D002085000D50006601A90820A1008809A8075C89F800),
    .INIT_01(256'h20D846C81000D0041128A2200A86520651044A58006E1948194420A053290331),
    .INIT_02(256'h4CA40CC208006805085541012432903288412913001B3641B1202946C8000C50),
    .INIT_03(256'hB08D882001A00A288802A1948194411286001B86520651082899481988000628),
    .INIT_04(256'h2AA7000C003000210AA82024866206522025013001B3641B1102946C8000C501),
    .INIT_05(256'h020F4C0861FC0E3C8002BE17ED40800262B8B400B006000020800405FFBFFFB4),
    .INIT_06(256'h02500010000BFFA2845019FF9126928A891940500080211349454192C0050008),
    .INIT_07(256'h7B2E34C62197F08D8892009FFE9610017DFFF3FF00290FF88AFBB08C82386141),
    .INIT_08(256'h0070C085400B542228890110838CAB18C1EAC1F7B003159220903E5324598176),
    .INIT_09(256'h44342B60B1466810CC9148A48110280804508449221959854108100822850410),
    .INIT_0A(256'hB47A8188869161800401A8C66BAB208E261115B963109645D500A109888DCB85),
    .INIT_0B(256'h4E6C3FFD584FFFC7213A6A5251093494887FF0F129344FB12923553AD4981AF0),
    .INIT_0C(256'h76AEC8929215E1FAF346DE00D27C8AD24246221270D1028021887699841A0140),
    .INIT_0D(256'h890C6D7498183C0FFFF8BF64548040043000125455296000008052808A429FEE),
    .INIT_0E(256'h00A0000289FBF80003FC03C448E4A531BCA890CDAE930160F03FFFE07E868DEA),
    .INIT_0F(256'h11040B07A1606B80806500785003052003013814FFFA86A18003801213448000),
    .INIT_10(256'h0821800802000004402218800C084480500008D0003C104900010020400C3024),
    .INIT_11(256'h0000600000010000422108458810195049200448060460100008010A110410B0),
    .INIT_12(256'h01A120000800800F801043E1426100104201008828058A066004070C45016800),
    .INIT_13(256'h8340608986B573E1034F40143EF14FB845031141004B2001800022000C200000),
    .INIT_14(256'hC88000080404A820004081650141000000048894060404020A13E1FA04FE4521),
    .INIT_15(256'h2040004084C8100420D75055403000C0060C005E04060800CB240440040C4040),
    .INIT_16(256'h04C80080A0400512680000100010400A0A04200101449850A302040800082110),
    .INIT_17(256'h0300000E08380A0202491C84240CE0A00802701B22026B4B84889170820A0320),
    .INIT_18(256'h9E698084108045C1038002120410000404002170201082018021D84000017900),
    .INIT_19(256'h42378980B02D1010CD0020517520CF0004200000028F05900020410508002228),
    .INIT_1A(256'h284010C6808810210284801000A8E010081004189925208111003280C7C6AC12),
    .INIT_1B(256'h8A0001200000004618224830F00C28201080830C0D41C002040800011A010030),
    .INIT_1C(256'h2C08100A2003C84811C1A000B44004084201A021020102890B55001540402200),
    .INIT_1D(256'h14030488085B20920020000001F8000C10000235028100004010014A43081400),
    .INIT_1E(256'h0310088124461A02402020002030260401C2A028883020A477C4E28716922000),
    .INIT_1F(256'h628004500236C7E4A6A4AB018888280C034400C0230264041243402E08044544),
    .INIT_20(256'h524045C0709D504CB2112AC6D86102220280000621848C2090C0410C20C00418),
    .INIT_21(256'h141103456421452D16A2ED000E9D22180480966004C249241315E38622448909),
    .INIT_22(256'h048490940400060000080000000800010E0811670810100906A83653031A0044),
    .INIT_23(256'h1800000242218850800C482800080188C7608898020401001029E5D04814988C),
    .INIT_24(256'h8102042211B68404410002148000310140023840628410204244502A2020204A),
    .INIT_25(256'h590203040070B58A0000262000861294100A2087420E01000C40C4000D000504),
    .INIT_26(256'h01084274830000178122880C0000840D0494900081000E568A00841050200001),
    .INIT_27(256'h1048604400314A40208C8800A4488154A0440000005206208010218104800041),
    .INIT_28(256'h4048B20020000104044801A0291022008A21408900B220000842004209001110),
    .INIT_29(256'h22100001440112000000048700008FC430060010000000048000282082082014),
    .INIT_2A(256'h3945BA8C14000CB8025807B02F605EA5B00D8000C1260C18306082100030000A),
    .INIT_2B(256'h618000130C0002200A560E21A810D0A2004D8432C0004C112002620021000125),
    .INIT_2C(256'h1804000A0002040A084898105820110024214002200400840014003B04058806),
    .INIT_2D(256'h01001655AA1F84360482000801002C0C0C22F01815000A10B07000800000C503),
    .INIT_2E(256'hC6016300B1842C71240480882B087700770080E182BF0190000000C810000000),
    .INIT_2F(256'h04810200006481C8063A00188089120280EC30510800315A0360200224000472),
    .INIT_30(256'h842A4108A293204404C50411908A080A0A05035235811290246000029E000020),
    .INIT_31(256'h108651B09358C8858343825268250900E9140245003900404100000107415860),
    .INIT_32(256'h0000408442224880001C07C0C40A3408403304040454018088206200100008B1),
    .INIT_33(256'h809009161E729C02CA0A800C456969C115208408000401001040024313028080),
    .INIT_34(256'h108C00C08123080A353408000000C1DC880017124360058010800001004C6418),
    .INIT_35(256'h908243A0AC20520520F842291220607C0F8003078630C0210040A4000010C0A0),
    .INIT_36(256'h83203603420C0021204A0010323418306300360816802011A1109006C072203B),
    .INIT_37(256'h148044C009000100000100018423C211E0201462807063020020800050A04814),
    .INIT_38(256'h8008048112D325928680140481000020010006480020064000B1008091149804),
    .INIT_39(256'h20080081226380C8C02090380084420020000018800592804187042004000812),
    .INIT_3A(256'h1002122D11090010016F000100000001B14EE0001864423015880021B4000A20),
    .INIT_3B(256'h040000804C0000000080000A400018D6E2275100040848200A8000000C040209),
    .INIT_3C(256'h080000000000001022034A020220000011020000404100028404880908164090),
    .INIT_3D(256'h0A00000831002222824604010011808080000C000B051800DC00000104000148),
    .INIT_3E(256'hC4800B841D028080048082420000290048020000429004168288D4828A823421),
    .INIT_3F(256'h000082280229804833D9A12260C1410602A00000004140041D81040002C04061),
    .INIT_40(256'h00000600001C5020260000040000008A40001050800408800000141000014224),
    .INIT_41(256'h0EEFC05A1010303040030D928661CA0188100001022082001400001040081110),
    .INIT_42(256'hA1745E00006034141C01A0449204010080484909008200001002844106A40803),
    .INIT_43(256'h08080184000A100201208108000000212120040400C08100A122058980444443),
    .INIT_44(256'h000080240000310004E901008307841090000000C020040602484C0826800008),
    .INIT_45(256'h58340520085FA400420034200D008600020060080552A02003140104000A0860),
    .INIT_46(256'h08082C0020A300202000016820C8091100825814042004104664816C30002C00),
    .INIT_47(256'hD81248302017C5C3020200800F8002000400800400004008C0490B8851020100),
    .INIT_48(256'h6801001121323A244923302260200100080640008040110018801A09C0288807),
    .INIT_49(256'h00200061588000500008002100100100800000682018100008000314201C8806),
    .INIT_4A(256'h3500401400A0002028000222802000C322110041A09008C10108228400012900),
    .INIT_4B(256'h1444004020000720100830000210008090006C9C001054040292009004480610),
    .INIT_4C(256'h28084EE209204CA100002A02400209C022202005400041406000AA0810080880),
    .INIT_4D(256'h3101C18800050A190A00485011000002008008088000060204040022181EC140),
    .INIT_4E(256'h5CA060628C8034203060005028000004A510A004A0780C0A0102009201023120),
    .INIT_4F(256'h34E801004000008030064014810001000000101D204E59186004222218213F49),
    .INIT_50(256'h818404430260C804806160D2140003005106AA044044408240000020004100D0),
    .INIT_51(256'h1440608AD260A2C008400401205010000A005B91C08A390A001120E004000520),
    .INIT_52(256'h0004050CEC00A00552001000008183D408000000006000100048900000682222),
    .INIT_53(256'h0007C4A100190080000100042070A9110248C0000BB0401EA484000004094020),
    .INIT_54(256'h10204000C6000010001004800800A2210B0481214800800500400000000CA801),
    .INIT_55(256'h00004400C844405212080A4024A020208000D24042240440080840FC24910008),
    .INIT_56(256'h000004622803500200810002004081021000040101088041040814400003902D),
    .INIT_57(256'h004532209618E304102AA40715106C1005A25180A14781900104CF4090324440),
    .INIT_58(256'h2068A01E9022114A808F5481101C3022494080B0000185240C1040A452A90480),
    .INIT_59(256'h14022492000044102898A505020260A0110080000C0110045004100852C2240C),
    .INIT_5A(256'h00A004905B80B5406602F3AD033073B0304490F014305100000020061140C2C0),
    .INIT_5B(256'h8000020462200A5000A2000124918C3024024926000208A00248C00648AA01A0),
    .INIT_5C(256'h48800090A0003C0A06060012682C20001008A000814284002261980044800830),
    .INIT_5D(256'h41042810102181440001300420C2000A24C00455021394882302189808018504),
    .INIT_5E(256'h31038200404A400A94184200146221A0000002080082441881C948C080080202),
    .INIT_5F(256'h1454281861008408048102A01B54C81A603601B8820400208970054951300454),
    .INIT_60(256'h0AA880000C43800000040401008A108D210C08D08A02000010010A390002890A),
    .INIT_61(256'h404740D05D00601C41E7400820808002400000A0000220C1C3BF34218A800001),
    .INIT_62(256'hE02020B0C2004051F60B0004004003705278100403440801800451088D6A802D),
    .INIT_63(256'h40190140C082840088042C13800041818C200A4803000543600A352009180000),
    .INIT_64(256'h1446101402480E044010430001140C2028000AA60000000C0001600410080120),
    .INIT_65(256'h040802900E94800402420805024800800CA4082D004078A02A30440000C8103C),
    .INIT_66(256'h890000000C322C3CC48F049D09143040344B6302104938208940001780000401),
    .INIT_67(256'h4020467C080020A03210F7608007030B8000980003A1400000201F1109514020),
    .INIT_68(256'h083484416C80401D4000620000FC5186148B3402408070100502AC1001468001),
    .INIT_69(256'h2214201A00C90E2053810823C644887722204821127101522249448012B02115),
    .INIT_6A(256'h09291102288D90180010000001401004140268246124400684F60F8844202080),
    .INIT_6B(256'h11209158913C084C2A00001108952540A4E01400C008A34403C88400806100C4),
    .INIT_6C(256'h00002A0236100B01908B52451A2522674544440746489161102A0A24950AC008),
    .INIT_6D(256'h05090C12000113058E044085C4C418855408200D4A891BC3402C088002000010),
    .INIT_6E(256'h1010100000050000AAAAAAAAAAAAAAABAAABAA5AAAAA2AAAC211F57D71286E02),
    .INIT_6F(256'h00C0C00601C03FFC00C1100020084010040108738CE63ADEF7994F72C0100428),
    .INIT_70(256'hEF7E2EFFFD733BD372E52C00FAF81E4AEA4C053C150401500000000000000000),
    .INIT_71(256'hFFFEFBBDF801F4FAADFB8FFFF706FFFFFFFFDFF800000000000D7B33333DBFBD),
    .INIT_72(256'hC004290842104FF6FEFFFFBFBFFFFDFFFFFEFEFBFEFBFFFD7FFDFFDFFFFC6FEF),
    .INIT_73(256'hBEBDE0210CFF5FD7FFDFFFFFAEFFDFFBFBF7FEFFFDFBFFF7BFEF7DF0209FBFAA),
    .INIT_74(256'hFFFFFFFFFBFFFFEFFFFFEFFFFFBA87FF82F53C07FFF87FFF7EFFEFFF77C100E2),
    .INIT_75(256'hFFFFFFFFFEDFDFFFFFFFDD7FDFBFFFFFFFFFFBFFDFFFBDBF6FFFFB804A03F5BC),
    .INIT_76(256'h00084008C21084401004150C47FFFFFFFFFFFFFBFAFFEFFFFFFFEDEFDFFF7FFF),
    .INIT_77(256'hDFDFFFFBFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE04A00940128025004),
    .INIT_78(256'hDCFDFBFD79B7FEFE01F3FFDFFF1F6FFDFB6003FEF7BFFF57FBB007FFF7F7F7FF),
    .INIT_79(256'hEC033FFBFFEFFFD02D6B5FFFFFFFFFFFFBBFFFFFEFDFFEFFFFFEFEBFF07E05EF),
    .INIT_7A(256'h16B7FFDAFAFFBFFF703383F80B5AC077FFFFFFDFFFFFFFF6FFFFFFFFFFFEEBFB),
    .INIT_7B(256'h3F9AFF7FFBFEFEFCF72081000060FFF50380B5FF7ADFA0014BFFBFFFFB803FF8),
    .INIT_7C(256'hCFEFEF9FB6FE3F79FEDFF7FFFFFFFFFFFFD77FFFF7FBFBFFDF7DF7DF39FF3F7F),
    .INIT_7D(256'h7FFEFBFFEFA7DFFFFFFFE7FDFBFFFDFFFFFFCFFFAAAAAAAAAA03CC63F73DEF1F),
    .INIT_7E(256'hFFBFFFFFFFFBFF7EFFF001FFC018C6FEFFFBFFFFFFFFFDFFBF7D7FFFBFEFFFFD),
    .INIT_7F(256'hBEFAFEEFFFD6DDF7DFBE017FFFFDFBFFC07C4496DF7E010C6FFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_13 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],addr[2:1],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_13_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_13_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_13_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_13_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_13_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_13_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_13_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_13_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_13_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_13_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_13_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_13_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_13_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_14" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hD815450994D19C6D415540904504D55092A3FE662020017E200247FC04A00400),
    .INIT_01(256'h04DC66CED41554020928A2A83A865346595EDA6826AE194D196576A01329A331),
    .INIT_02(256'h4CA68CE36A0AAA0780154541E4329A32C96FA90309AB3669B9AEA966CEC15450),
    .INIT_03(256'hB8CDCDA82AA80A28AA0EA194D19657B68A09AB865346595DA8994D198EC0AA28),
    .INIT_04(256'h208B668E0236287002A8A83C8663465275ED00309AB3669B9BCA966CEC154509),
    .INIT_05(256'h4200000808000000E208C100008291060010B420002000C0218C048400400044),
    .INIT_06(256'h82500002220000A284501800002492809809415440842012494061B2C8154408),
    .INIT_07(256'h210834D62197F181081200000019010822000200112900040AFBB08882386145),
    .INIT_08(256'h0222B0950249560100C905988388A918C10B41F7B00215C2208064D025700142),
    .INIT_09(256'h45142020800260184CD46A344419A1262319C061AB0C0987484490403221C014),
    .INIT_0A(256'h1800D0D0C21170882028AAD76A212446261535092B1297651804A169886849C9),
    .INIT_0B(256'h664800004048022803801850512024149A000000282400002800500014000000),
    .INIT_0C(256'h100408968214800842440824505F8A0400800403003100004489300084000000),
    .INIT_0D(256'h040440140000004000008018540024211102105801011062082A0A800042800A),
    .INIT_0E(256'h05E00902CA00001020C208000000001000E0404802800000010000000060800E),
    .INIT_0F(256'h02260809F104C3CC1FFC303DE9DF561081700A540000AEA19443860317009204),
    .INIT_10(256'h17A520054808920198242A1D2302340D7913CC79C080A3EC7847B208734DBF8F),
    .INIT_11(256'h417F780020203C4001691886FDF00F900A63B0D76210215C0033B800E8D45E2A),
    .INIT_12(256'h3C20211B19040423917903E1C8200168A23DD52288352B0E60020B09465F787F),
    .INIT_13(256'h9020708986B550B005AB038810A54C900D07CA593F4A28C27F94224148AB0044),
    .INIT_14(256'hF7298FAAD081428E69CF1F863DAA865204EA35E3B2F602020D13A1C204CE54C2),
    .INIT_15(256'h0BF19C4E84A99195ED95504D8794E587782150C66DD980C0039DFD964EBE7FFC),
    .INIT_16(256'h5CFAB50124D1D10A6367EE01DC8F5C1AD205E7C151C11C110B7AA97E3389A165),
    .INIT_17(256'hBD3CEF330C088FAA606E2444D019C90FFB5A9F372057840070997562E08213A3),
    .INIT_18(256'hDE799F960AC44E01FF56BBF20E064DB536D1B5122B4A2C5891E667462421100F),
    .INIT_19(256'hD7B7FB9A21AD4428ED9100143D28EF07FD866E5AE80FE5F068EB89450507C028),
    .INIT_1A(256'h408008806E84A5EB51AC95527EBBD42DFA94226DCF85EFD9940BD1FFCEB2ADD6),
    .INIT_1B(256'hC214747E8428E837EA297FE8D5EC6C4C23D12E8A0A25CF053D42EDD2137260BD),
    .INIT_1C(256'h8C4E238F70930C6D01000801B4506482D7D6624042002FA94189FE9882C824FE),
    .INIT_1D(256'hCE38139DE1D9049989A6BD76020339D43E87E569B6362B285493F83102C858F8),
    .INIT_1E(256'hC2A4A0297090A6FC54E9C0062F4B9E23FA4D384A4B227373FBD40D5AF29CAF8C),
    .INIT_1F(256'h239D0C6482710328C0201A2181ACA5DBFFEF6D2FF4450F79884DD05858287A61),
    .INIT_20(256'hAED8C0420338F31E781F02628088122312025584011681118162004770491511),
    .INIT_21(256'hED1F3FF46623042E37B2EDD8ACD947EBD2424D2EB74F6D4DC6CBFD1EE2A5C490),
    .INIT_22(256'h608D11A4240C42207F080D8071BB5C7B9212D8DEEBC87F4345618149FD204D4C),
    .INIT_23(256'h39414F884A21805F3DFEC6B1EF2A0E19C72C8AE9860E997E32096518499C3C8D),
    .INIT_24(256'h971A54763236C7C44482FBB6B10FD73DF076FC489B92178C70C537CC01C1B840),
    .INIT_25(256'h0B5B2A0973FE70A620012061E5FB7E3147BF9593D148255D27E7FA4CA87EE9F6),
    .INIT_26(256'hB72FA7146883E25BFC03DF91FCEB3B92ED0E549BA380FAFFA101177E4260101D),
    .INIT_27(256'hCE996D552D315881FF8CD976345DFF15E04435412FD3FAE3B84DEBE513BDEBBA),
    .INIT_28(256'h004878003409093E4D2CDB686943D37BA68BEA5FA7BB94E798E397F7EBA53457),
    .INIT_29(256'hA8170200CCFF4608D890228CD001901FF2129F70AC464C3103DD649249249224),
    .INIT_2A(256'h2D8438A0F4000083E8485610AC21580438A1C48A4D72448912241D2291437E82),
    .INIT_2B(256'h45902C214C0902200AD606A7B812F063F88D8436C9BF8EA078934662AC81CC95),
    .INIT_2C(256'h1A75E9DE201EA90A39E42F540240E3702B774E5BC34848653A3A8027F4734246),
    .INIT_2D(256'hE38CF477EF5E6E343513FE6A3917F1EB184A051B15293AE297524E0087E0C632),
    .INIT_2E(256'h4643A321D194345337ADE3A0FAD476DC77B903130DBB719440840AAF540C1023),
    .INIT_2F(256'hC69D0EBA3840B34BE5DB2516E28D9B33F0EA3253CA07EDDF1FE76B9E24A9FD6E),
    .INIT_30(256'hF7B20FCCC6B72E00380E98638DB059CD32441271B1A147D9064082131D980220),
    .INIT_31(256'h178462FF817309BEBDDEB9F46B9F7B0EA811FA7563EDC07F71E3400F0001C064),
    .INIT_32(256'hB6C07F411DDD24803F380820AA10842462208C7C84730F8200D349104844CAE6),
    .INIT_33(256'h3F9B50A54442CDFEEE49008C05392B675433A508004422FFEB49071DBF5BA902),
    .INIT_34(256'h9004D4CCF80290003D905415017C474ECA83CF7B7F2039005581C0062894EFFF),
    .INIT_35(256'hB888E480C4326BD907E6E2167611A082002805084A490A2214445A80565F40D3),
    .INIT_36(256'h3CBE91117D0A174184A013014C9469C8120011549AC9023AAE5F932223D52879),
    .INIT_37(256'h8588DD3CD2C0D900C6B73D826E2337100A2002D80481A801043930069A128421),
    .INIT_38(256'h6F38FD590CC3FBB16185B090A58000C27F000F4C07E0C94000B33EA699ED1907),
    .INIT_39(256'hA676DFAFB681474EFEACB7ABE0134600715570A08D1AC6E8F38F4F69ED3DC830),
    .INIT_3A(256'h1655D089506363E0030100028524411489981000401B824B948D8B31F4B3EC38),
    .INIT_3B(256'hE815571A000A56001D412359920018D52CAAA48327083FFDF8880188C5E94080),
    .INIT_3C(256'hC85400004262AAE64EC10DA24F190A650098B000725F3A97C064D0C9BFE49157),
    .INIT_3D(256'h0A06283AC0B0742CBC1AE52FAEF4951E4085765B3A3955B7D6982AAE0C000021),
    .INIT_3E(256'h746708392F360DCCD82290F698B330054DC6FA257E1198639EBD76C8BB9A352F),
    .INIT_3F(256'h56B29BA0028B238DF0FA7B626ED45730DE14500508DBF63C50B949C3325E29AE),
    .INIT_40(256'h6555F32AAFB491B12A00DF360002ADFB0025D5F6E89589A2000234F2295FD7E7),
    .INIT_41(256'hABAB47DFD268B9FF53C1ED868EF1CAA27B178A6F476E030600000557903235F0),
    .INIT_42(256'h30581E25410FE50404FF8878117DA01F266C5D8B82E6BA9A7AA69E03BEF878D2),
    .INIT_43(256'h10180A69FD0A1A868760900AB181FE3E212215FC04C80720C1AA800105245C63),
    .INIT_44(256'h0FA001204053F82157C811DAFF17A41C0D1040C4D42408FF04001804EFC35802),
    .INIT_45(256'hD9F4817F17FFECC8E3179124A487C104C64303CF880010010350839C0C1E0C67),
    .INIT_46(256'hC94FEE1F30A3C7E16451B509514C0F5094AE59E557255968CAB18800606D6CEE),
    .INIT_47(256'hD9D804771E6414F00D10438848020322007E8614C8125F9EC843731801009136),
    .INIT_48(256'h0A47400531F679064C07C233353F237EEE274545D5CC35398D9042319302C435),
    .INIT_49(256'h1FA23CFF1B8E3EB9FD3EDB3F4A523A088008094BF41000202449FFF6FCA5A844),
    .INIT_4A(256'hC111FA0657EFC1EB155D4FB6C60A46C6235E11CDF046A8515078348C3C9EE100),
    .INIT_4B(256'h34441060301807A0D3EAD40B6E107E80B29CA068C1E010A42BF239DD3C78D4F6),
    .INIT_4C(256'h601D733C28A7F6F61578A20660FA09C076BB8CB07E2F7B1460C16FD5D88D5EF5),
    .INIT_4D(256'h3D9283380A09A01D70935B48133F45F8AD96429FB94AB226DDE95EB0594339C8),
    .INIT_4E(256'h00A003C8091FB0D16260005C400000449850EC10C07BFFCE8020C1DA16064390),
    .INIT_4F(256'h1685D32B820093C6ABFDC19605182F8000013135DFF8C86DCB23E400FA03A175),
    .INIT_50(256'hDA8707D38382C804886160D3103007005906EBFE8FCEF0A3E0003D0100102114),
    .INIT_51(256'h0D17C80ADBFD49C19CDA587F70DBF80C8B91A715ECCA3D31C06129D87DC079E0),
    .INIT_52(256'hE7F81F0DEC86E3F86FA0600428BD8E21F852B00201E00119E5EAF8000F098B10),
    .INIT_53(256'hF5F8D1391F2144A00031DD718BD209D19A6CC555EFB82518A3FA5860058B6FE4),
    .INIT_54(256'hFB708300C400F556003A9A1AB3D16356A46A1D56CEAE057D01000110AD33882F),
    .INIT_55(256'h0E1020B92CF84CBF288E2CC9800A10FAA0395F4C7C3401419977820243B69C0C),
    .INIT_56(256'h51121EFE4BFA01FF9EF2A6737C91CBFD2233C03B041A0403E4C9852800831125),
    .INIT_57(256'h18411EC496D963C75EBA301BB400757D35025921A641500FA2049309143820C0),
    .INIT_58(256'h3FB9845604100310A2601020808FB46620520595BE24099BFD1C341816332192),
    .INIT_59(256'h44B4349286808E75312201D08B312A4EB6D8F600D03ECBC57C8304206073D280),
    .INIT_5A(256'hFD5080043A7F004C0C445800606231B1E05C427C23B1BFF2A4FD447A0E00D6C3),
    .INIT_5B(256'hD0139602B27909F724E20D4F64939C386C16DB6D212806D44004C1860C80E3A1),
    .INIT_5C(256'hF87884052A1FD5EC746E1080C3B782B071000024929573CB414143C023210093),
    .INIT_5D(256'h7E47CC081F2660059EF83702266408F820042063025338802802164FE383C341),
    .INIT_5E(256'h2F81410E4E230F054F078B095FEA61D1CB12BD9B40B3506F81FBFBECAED922CF),
    .INIT_5F(256'hB373632B28766569840FFF021B9A46A21FD2548BAA267AB090221F457329C2D2),
    .INIT_60(256'h8003FA22FF7BA7BC6A79B5BD1B6B7568EACD94DB2AAFD5CF79F6BAB311DEA8D9),
    .INIT_61(256'h203521A0000053D4018770F0259204163BF1E2CC477AB72043B12068A0388F24),
    .INIT_62(256'h302A680044B3F2183BA95700197C3F31613A49C04180FA2ACB64F16D0C71CC0C),
    .INIT_63(256'hEC5237F8691C995C5B7249E592A896912403F401E758D102322D90F103F2C81E),
    .INIT_64(256'h34700449542AB40127800114F455343E8E87E290FD0E13E024723627C55637C7),
    .INIT_65(256'hA420E047176031D77B26C811CF6D135AA1F3D3C8254F1002349491EA9E0CCF65),
    .INIT_66(256'hCCCF3A86AC0349476C307991AC584B4F41DC154CD690282E3A20047507A2AD2B),
    .INIT_67(256'h618451C440387F3F82464002A098E988013F9FE0428B207F12306C505B927988),
    .INIT_68(256'h464AE8CA763838936607E7E897000684A00D31C2609B3E0E118748005312CD81),
    .INIT_69(256'hF2361A02DD246C3D1888610D0CCE953C677E72E0107BE47C83322E9E5217B697),
    .INIT_6A(256'h7C2060629035B84CCB306320625400CCA497645033508F2AA2A2570B248EA7F8),
    .INIT_6B(256'h1263B2055E608814C423840FB037C9AA39C3C5C48A582C5C2DE3A4A0301CE994),
    .INIT_6C(256'hF79FEFA2362CF23BB1390490716E64A0C3DF8CE0AB9C2F6818088879FBC2C1D5),
    .INIT_6D(256'h05090C1209DA236889A99629312600F9441BC90443F1A3EFDBC526107D882007),
    .INIT_6E(256'h450010001005141100000000000000020002000000000000C211846150404406),
    .INIT_6F(256'h001515560DC03FFFFD1CDC0842108425084210B5AD6A58C631884310C1FFCEAD),
    .INIT_70(256'hBDEFBECFF834E603A54F5FB04CFDDFD880980BB3115505000000000000000000),
    .INIT_71(256'h4EDE7ABDE78DEA582622A3AF3766FE5FF9B5BF5FFFFFFFFFFFFDDAAAAAAD7FEF),
    .INIT_72(256'hDA05AD6B5AD63376FEE9AFBFBFDFFC0D32B67678F6B92F3B0FFC7ECFB7766E6F),
    .INIT_73(256'hBFB5F02D6BEFFD5CF55FF9DDFEEEDFFBF1B5B6FFFDD330739EE76CD02C7FBF80),
    .INIT_74(256'hFFE9AED6FDBD1FEF7FD3EFE9FEBA87FF82F53C00BDFF769F64F7AFFF77C10943),
    .INIT_75(256'hEFFFEE8EFFDBDE77EF7FD577DFBFEF7FFFDBFADDDFBF9CBF0C7EEB80271BF43E),
    .INIT_76(256'h8C031806318C631806318C631BFFB7BBFBFEFDFFDABFA9FFFFE6EDABD7DB5FF9),
    .INIT_77(256'h5A5FFFFBFFF21F6AD4A952A55D5554A952A54A9528FF39E018C031806300C601),
    .INIT_78(256'hDFB4021E6DF7AED7FFF1FFDFFF5F6FC03B5EDBEE73BDFE0FFFFFF66FF5F5F5FE),
    .INIT_79(256'hDDFABF6901E845600C631FFEEA6A5FFFF441D67CFFDBF7FF6DDEEABAFFFE01BF),
    .INIT_7A(256'h0636FEBDDAFFB57FFFB9FFFC0318C037FFBF33E7FFDADFFEBFFEBFBAFFDF2B57),
    .INIT_7B(256'hB9B8DF6E66D6004E66D57EEDDF9FFFEDFBC036FFDAF6BE80637FB7DFFB7FF1F8),
    .INIT_7C(256'h2F151A5724FFFFFDFFAFF7D5EFFFBF5FFB536CBFB2FBDB7DB2DB2DB69C1FAA7F),
    .INIT_7D(256'h6FEE7BFEECBA5BFC0007D3FFB9FE5C3BCF0FEE01EAAAAAAAEA00D6A5FDBFEFDE),
    .INIT_7E(256'h3FB3FD3F4E9B9BDAAF77FB00E05AD6C5B57B3FD3FA569DCDED2D7F77BBEF9EED),
    .INIT_7F(256'hE6FA76EDEF4FDEF7CF96057F7FEDFBF6DFFD5497DF7E052D6FCA5FBFABEBEEFD),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_14 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],addr[2:1],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_14_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_14_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_14_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_14_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_14_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_14_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_14_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_14_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_14_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_14_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_14_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_14_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_14_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_15" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h11BB0400029D9A4905B0E19054287143CB880015104000FF818647F804A0F01B),
    .INIT_01(256'h87FD813DC18306120B201700051FF180882C2A487E67D96FD974608520053FBB),
    .INIT_02(256'h1254ECD25A2D8797F26EC7BEBDB2DFFBE84869C12F99094FF74C218145583042),
    .INIT_03(256'hBB005024B63E4A45C00105B4626A0B8A961F9BFF7BF65D9C210029D9C88DD821),
    .INIT_04(256'hEF42B64D412B24EE41A04A959FF7F6D06AF52C92F9B014FB722A1804439B042F),
    .INIT_05(256'h0220806011002080801985400494C7960810FFB21460B9E16EFE45460007FFF3),
    .INIT_06(256'h9858000274200021D4B91C00446F92AC8B0F800200802237C956591F84002008),
    .INIT_07(256'hAD18BEC73B37F4912A16804000182892A000060013BB2000CBFBB1CC02992803),
    .INIT_08(256'hEBAEB3B19B91545004890F1087AAA8006B7D51FFFC4E3E3449015DFC8D702BDA),
    .INIT_09(256'h4417B6A49812C6904C844220503511840010824326080FD7E085417160038075),
    .INIT_0A(256'h1780A0949204A4D841B0EC464A212107A7C194012B40D245105612C0C2481D8B),
    .INIT_0B(256'h52C88000404802384AC07F27077C3810CB0000C193B90E348AC7125D01009800),
    .INIT_0C(256'h111408A0B6140C0E48D5283131468A188C1D406B84F98810418890C4A6008C20),
    .INIT_0D(256'hF0744296C2593D6001FE4010DEF831CA552A905D0101CA0828182183002AA01F),
    .INIT_0E(256'h037085C2720002B5E88328301148BED243FF4B6A52182A023D8001988140B21C),
    .INIT_0F(256'h6C385E886BD08005CF86D0009BE2A21C5C7FF8DE0011BEB991C31E21BB908A70),
    .INIT_10(256'h4FCB65D42A1018B87D8A54594A0B24CDF5043777EA03C1246A4CA351E43F8011),
    .INIT_11(256'h087F014E00112FC0ACC7FCB40A1B27D0B6E437E892C2ADC19447C4A5F1840148),
    .INIT_12(256'h3DA511892910A19F02F003EB0261041462C145038C458A776004A7B008414680),
    .INIT_13(256'hAC107CA946A59421058B6D89F1A17046A9A78C4940FA221C3FE83240ADD4883C),
    .INIT_14(256'hF77CBED02B89396755D1A14C1C02522F5222C888FCF19AEAD893F7C694CE442C),
    .INIT_15(256'hC79B2AE10EA0181A3F775967503E53BF81CBA0F513E117D412DE078085E1EF80),
    .INIT_16(256'h023000306F3426B3E4C83ECA6229850C2A1A2FFE261AB1FE868658F3655C428E),
    .INIT_17(256'h067CB07D38F6617C801301C52B6F1B0FE002C61397B0001085436D3D988D0246),
    .INIT_18(256'h9CF6E0E20806B407FC5AD018841FCC2DFC66A8E9602A80994A3FBFCC7B04E850),
    .INIT_19(256'h649D0C1CB076AB882F9370A08051319BF84A113C1BCCE21FE7D453E91A7FF74E),
    .INIT_1A(256'h57060349703371339DCBD99E80462153F02A9092B88ED0B33957F880F9C7F900),
    .INIT_1B(256'h5D018140028504CFF79AE01321F3CE11EB0632B535509070783709C420174C40),
    .INIT_1C(256'hB90AA882098308E831922008E54E29498467C7F5364161219B34001341AE0BFF),
    .INIT_1D(256'h22D8CCFA1D77E7B67E617E9E02011207010EF99ACB19601789D40FCA238E07FE),
    .INIT_1E(256'h8252A48022C429011122C001000646ABF2F9809D09217239B2763A622A018FF5),
    .INIT_1F(256'h2EE41F42823A6B73CB29220E974A74080354449FC209FC98013F4E4F00320748),
    .INIT_20(256'hE12179A0AA7655DBECB4ABD9E965480B3282C2BB3784B685F1C4C1F4251826B8),
    .INIT_21(256'hF6A1FE0F7425CF3119E331EC058BCBF0191B24C070D3CB280A60E27B2F4C36AF),
    .INIT_22(256'h83BE58EF96284CC1FF801308838820B1458D7FC62401E2A514A440257F1C12C7),
    .INIT_23(256'h3D0109865EC1F000FE0FFE2FF06C7FC97573E6022207FC8111F9E1DCC8105EC7),
    .INIT_24(256'hBD0B0C2213A75037413C781D8A61F9C3C8FA7C13CA7838E80BEE8FEA92098049),
    .INIT_25(256'hDD87D9DFF4613ED3486A66EDE6FC83D8EBC840F6E41C03A2785F04DB1E830F75),
    .INIT_26(256'h79E81A773EB80C73035580083C07C5BD74E4539CC10BFE1E34815480669B681D),
    .INIT_27(256'hF003B048DDFF6CE580A19AFFE46E81FEE0040C839FB9FEB54E43E5CF00C6BC6D),
    .INIT_28(256'h6A6AEE2120180504A68801302DAC20FCD3585B8802F839018D4B0825C1029ACF),
    .INIT_29(256'hFB936B61D7FE120040016AD747E44FE02F1A1F9D9B0470B8C26180000000003F),
    .INIT_2A(256'hBD6B2FFF70F05F63EFBE7C7CF8F9F1BBEF1F79F1F7CF9F3E7CF9FED700F0819B),
    .INIT_2B(256'h60C02C1F4B0B52C03B968BB2B417E8C000E505345AFFA7639DBDA22D100D4E92),
    .INIT_2C(256'hAAA0DA5D9A87DE0A4BD800B90AB77FCE1AB2FFE2238416059D51056405FADA32),
    .INIT_2D(256'h0149EB1B45DF1587CA0815961143CA433E108AC1D0B8F1106824B0FA69F74017),
    .INIT_2E(256'hD7136B89B5C66D5CE787DCEC7AEB36EB37D1F173C7B8AC2C000280306C000204),
    .INIT_2F(256'h5CC9B2A85076A34C463ABECCB0D93217A9E9F1FF7D1829DEA7E275272C36F843),
    .INIT_30(256'h884C9E05373D546F26EC7E9BB9DA7A88FEB5995337929602B549248BFF4C0358),
    .INIT_31(256'hA8D4D9773BB45DD542ED447774476B24CDF2139BC5D2B6812E5C901E478BBCEA),
    .INIT_32(256'hADAE00AC7AAA58001F7EA7E0D49BAFDAA0BB0885D4DE1E5E8F2C460FB5415779),
    .INIT_33(256'h3FA43D9A525BDE03E934C054EFEDE9711FE88CA8001C201FF80F1A61230BD1EE),
    .INIT_34(256'hC8C8DE9E01FB3D0A36240806C33FD99BD201779F25DD42AA7A20A861800A1017),
    .INIT_35(256'h560547C5DE7544264F7158289B91CA5E0BD186C44C2915822B05ADDAD69F86AD),
    .INIT_36(256'hC3AFE60A020427FD2C5A2DFF122692326204A6406CFB6E1111D7662CC4222B3C),
    .INIT_37(256'h101A3D7F20525D0071096F217583BAC17583DE22883A4F1F3C389FC91FA2D843),
    .INIT_38(256'h8C750222DBD321D23863DE68472AA82C1E0004F5480436EAA833801299649904),
    .INIT_39(256'hE6E99F153366E2588048DFA5003542A8200530CDA593A780028A538330662826),
    .INIT_3A(256'h0922943FBD99DFF053CB01510D24000095794C4A4DD2CE32B5AA297BFCCC1B9C),
    .INIT_3B(256'h1C800008401A000964C0004C180018F4F026696894CA5002F3D8240E5A10E86B),
    .INIT_3C(256'h90AB11A401800A6D8BC70026124214A095264888F1A579839E2DBC5B301D0217),
    .INIT_3D(256'h8A03B42FF0432A22C8E11F07807398B932C00D64C429498EFC11000004555070),
    .INIT_3E(256'h4FDFDBC49DF1806F0C9487C90C5526240A150C2EFC5DC67AA3CFF48F4AFB5751),
    .INIT_3F(256'h5753F87352E99FD83BDF86776F6370F7E0F32A8679517927DFF594BF4EA0F7D0),
    .INIT_40(256'h1555E6AAAF1C8F8DA7554E55AAA3BC0DA003585E181409D0AAA317F07A017024),
    .INIT_41(256'h16EFE07815ACF1E36D5E0FCFF66BCE1674E83DF1F211EBA1B555463FC0F8DC18),
    .INIT_42(256'hA9765F5460F03E36D97EE104B5FE522FC5E9CD39B48A4CC31F8AACED86BD87C2),
    .INIT_43(256'h0ED810C600AD182201655C4ABA87FF0121E04EFC4142F8E1366F2DCBD04715F7),
    .INIT_44(256'h100851B6D20FD3A185F9836C03B9649AD0C0180122A8217A82C8460E23DB1028),
    .INIT_45(256'hD79C94804FA524C4CE58E5A237588862DB041C17D66348A9A6A9AB424357D984),
    .INIT_46(256'h2EB028FF0ECB18313047BC9A05DC21BB465F7B1484AB365AD469A3C600316BC1),
    .INIT_47(256'hDA3365B19F9C623B4680C0105F89824EC480A0B924884FE1F2C8FB945B228901),
    .INIT_48(256'h7C6B856F6947B2566970FF772B000FBF00D6E407C07DD90A1AE1BE2FEBAE465D),
    .INIT_49(256'h203D7F85D492CF56744EB8817C80797980094B7438745D2060753C1D3BBF681A),
    .INIT_4A(256'h7F0258B2A0B398237FCBE071D6F756DBFCA098BDBFDB54EDABAC5A87407F7FE0),
    .INIT_4B(256'hDF3211D8EC760B60B6F81D0733FF83FDDCFFFC8B820AFD1E1AAFBAF83F09A54F),
    .INIT_4C(256'hB633D2013DB7893BC94AB80FE5023F216AFFE76DA156CDCEE221B81BC50FA805),
    .INIT_4D(256'h0221C9E8E84F499DBF19C5DF53402EFFA25015A07A8DF7C60214BF0614344E0D),
    .INIT_4E(256'h80A0094AAF207B41E07554513D554044A271A40EB9FBF5D989C611905EBA7430),
    .INIT_4F(256'h3CDD362B8854050424064945A51AAF2AA8B830445F89049A680D3CE79C6DBB4B),
    .INIT_50(256'hFFD387E1C3E16B06B56D70FA17441A6079A73C0C5F9361608AAA1F89B8E0C7F3),
    .INIT_51(256'hF496719FFC7FACFEEF40AF8172FFEC39183BD3F9C0F3594E7591AE04822A3C20),
    .INIT_52(256'h380E040C6C01B3FDD00DF0E8D6DD83F60CD2B04C0160001FEE5E22AA879A3118),
    .INIT_53(256'h0C7F8EEBDC7FCAF022838C8671B81F174348A0002BFC501EA50E73110D43FFCB),
    .INIT_54(256'h1FAF54C0B63B0F19813E25ADBC46B6BF8B35E3FFFAD8E00FA950A9F6031EF8AE),
    .INIT_55(256'h9940E7F9BC057CF3185D0A795CCC6040AB7993CD648E9443903990067DD1398F),
    .INIT_56(256'h03920DF60C0219FC22ED80003CC4371B3F243F530D388E43468D1893090263B1),
    .INIT_57(256'h681F7A6704B07B7C54A3F4C7C7D371F181F3DBFC09C563D5D9090700C17346C6),
    .INIT_58(256'h806CA21F206A9984C8F1990354DC34AAC7E0A70601680567F1932724D2AE36DD),
    .INIT_59(256'h2A422A48006B12115C9C74634D4CDD0E09E5391CDC11CDD9908C1C9D1A4A7366),
    .INIT_5A(256'h00BA85F3007FD6FC0A21BCB5E051BFFE22F863F31BB61712230C9BFF91AE86E0),
    .INIT_5B(256'hD0108444BA220B74A59511E136DAD744CA8492490128269EC2FAC1279CF783FA),
    .INIT_5C(256'hA88D8572010FFE086C6F50AEB3A01228BB0B640409A070201916C0C8659B0AF4),
    .INIT_5D(256'h57946834C07A2F445F013247863036F384EC2BCB1E20BF0E4E056ED003D24260),
    .INIT_5E(256'h331B824EF630F0488227F10AF06A3081C61361E813824D99EC5CDD4898E53602),
    .INIT_5F(256'h4ACA9254E450151E85C00211E911B6829FEC177D4F478310B74154C9E5324444),
    .INIT_60(256'hD6990330F0EE93C18D3E0FC9BC8DF08AE10987EFCFD26A7A3A690EE9DA23BACD),
    .INIT_61(256'hC3B5A202E546D154C469431B52A1E8CAA2BC33A7688EE3A35957B303C68CD035),
    .INIT_62(256'h2F5C660242000741D39785A62C4442FE21927EC0B9BAFF3F093259EE2359C082),
    .INIT_63(256'h17C00802903E000047A8932FC592280963D40F17FD23F1D9221248B193E01D17),
    .INIT_64(256'h7E38F47B90FF30C6FBC7DD8F44774398C78803F9FF303DE197F00BE82763084F),
    .INIT_65(256'h34C3022EEEED0613BCD23AAB515B143BF9EBB409449FFB1310C5DA09EF162F30),
    .INIT_66(256'h28F636870F479B40EC7F889B7C3FC4FB3619633F16CA78237E88019E07F10C5C),
    .INIT_67(256'h4E80794CE9C42EC032E53F7CB5E88CFA037F200200E28C7F84F396D37831B89C),
    .INIT_68(256'h861A930CDE5873114B89E6D8F8DF46A6800F221A4307761CE01090C6B72A9641),
    .INIT_69(256'hE2D4DBFF0D520B91868679D0B27AEDE13EB880FCD274E0CF533CE2E027CFA1C1),
    .INIT_6A(256'h20871EE2FF4FB364107EF786A741543E0ED17D33C1AAF04291203EE38BEE38ED),
    .INIT_6B(256'hB5D7D0A350A18A2C9281896E42DCF3A703E7B928C9AB2300FFD0C58DC79727D1),
    .INIT_6C(256'h007F8823B71D78259026A5124E04EBE87D0873F8A40C5D261A6F0F02642DC6C8),
    .INIT_6D(256'h05090C1212193FF9B954B7332BFBF703CC27DA6E420503E3C5FE5C1002444028),
    .INIT_6E(256'h4500100010051411AAAAAAAAAAAAAAA9AAA9AAFAAAAAAAAA00000109253D3B52),
    .INIT_6F(256'h0000000701C03FFBFC1CDC086218C4350C4318F7ADEE7ADEF7994F72C1FFCA85),
    .INIT_70(256'h00000000082747F7EAF3CB20AFCA9767FE380F59500005000000000000000000),
    .INIT_71(256'h00000000078C0000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h00018C6318C67000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000C6700000000000000000000000000000000000000000000000CE00000),
    .INIT_74(256'h000000000000000000000000004578007D0AC3F00000000000000000000409B0),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000700580000),
    .INIT_76(256'hAC0B580EF39CE75816B59D6F5800000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000005AC0B5816B02D605),
    .INIT_78(256'h00000000000000000003FFC00000000000000000000001400FFFF00000000000),
    .INIT_79(256'h00000000000000002D6B58000000000000000000000000000000000000000580),
    .INIT_7A(256'h16B0000000000000000000000B5AC07000000000000000000000000000000000),
    .INIT_7B(256'h000000000000000000000000000000000000B000000000016B00000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h00000000000000000000000000000000000000002EAAAAAAAA03DEE780000000),
    .INIT_7E(256'h000000000000000000000000005AD60000000000000000000000000000000000),
    .INIT_7F(256'h00000000000000000000050000000000000000000000052D6000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_15 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:6],\imem_rom.rdata_reg_1_22_0 [5:4],addr[2:1],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_15_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_15_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_15_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_15_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_15_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_15_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_15_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_15_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_15_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_15_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_15_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_15_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_15_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_16" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3838240E6A9DBA5E5D82C8005D1FFF50F3FA00DF17DE0F81676040039FFFFC42),
    .INIT_01(256'h87DF7EEEB4382C800B3B7EB556F65BFF7D1648737B97FFC60222B48118453B69),
    .INIT_02(256'h6114FFD6E1EC1EDEFC7FD5EA1AFFDFFFECED2196C0E5F6300A23217EAE838240),
    .INIT_03(256'hBEFDED4F006B0CBFAF55BD96FD97457208DEE7F6D189A82BA0E6A9DB49D1C120),
    .INIT_04(256'hF49BEE4FA93EA45FDFDFF7D7F67BFF7F7D6419EC087F6300A97A17EAEA20240F),
    .INIT_05(256'hC29FCFA875FE3F7CB345BFB7FFE7C8AEF6FFFEFDB5EF1F7077B7879DFFBFFFA6),
    .INIT_06(256'h10E0001BF31BFF607F7E07FF980B92CCF3BF8BB6D27C2805C966767F00BB6D27),
    .INIT_07(256'hFFFF3CDFBB17F3BFC9F2003FFEBF154BFFFFFBFFDFB99FFFAAFFFC049F3C62D0),
    .INIT_08(256'hF8E881B10EDF567329CB47B987AAAB506BFEC3FFF06E57D220773E79A97FC07F),
    .INIT_09(256'hE33DA3F0FDE86818CE592C968538B9EE657DC46BEB5D5D83E958F01873A7CE3D),
    .INIT_0A(256'hFAEB91DED6B5F1842539BFF7FFEF34CFA617FFFD6B13FFFFFF29E73F9A7FEBDD),
    .INIT_0B(256'hFE7C7FFD495FFFEF37FBF830105E094118FFF2F0320971B4ABE85725DBDAE2FE),
    .INIT_0C(256'h7FFFD8AC4A19A7F8F3DFFE3387FF9AFECEDD667175FDF6A4C3D5E7DDF7FB6241),
    .INIT_0D(256'hE14EEFEF78F8FFDFFFFFFFFD7AF5CF3DFF0E16D37D7939D978BB7C835E8B3FFA),
    .INIT_0E(256'h5314011CDBFBFDFBF77F3FD4ED8E8FF67FCE1EDDFFFF368F3F7F9980FFCFAFFC),
    .INIT_0F(256'h5E3EDEB93BD7BE51F002F4257E31BCFF9F0BFCB5FFEA82A4124B491F3672FE74),
    .INIT_10(256'h5811851A63383295E74E73D979FBDCDDF9962D243FBDB2DFFFEF2B7BEE8E601C),
    .INIT_11(256'hF3C063477FE56BBF8CBF8595871710FF847E63BC75D49D0174D86060135F8023),
    .INIT_12(256'hE1EDE3DBBFFDBC659E4DFBFFDEFDFDFFAF8141A39FFFEFE3FFFFBFEFFCDFEFC0),
    .INIT_13(256'h74A3F9FF7FFFCC976D3BEF7BF9B7FC462BCFC6F56026FEF2407FFFFFBDC20BC0),
    .INIT_14(256'hE05C33CA083D094955D57195200C1409F184D7610C81D0CBB5BFFFE7FFCFF6EE),
    .INIT_15(256'h8016202E9FCBFBF0112FBFE89E3AA2A0C40E8FCE7232B41DF6ED003BCD426038),
    .INIT_16(256'hC04E9CB1EFB5DFEBFB1C30D9F6FE5BBB9FF8187FF71EB9F69F456002C405A605),
    .INIT_17(256'h77C1C8CF5DFCFAE7B7FB0BD6DEFBFF9A0CC7FD19AD2E0CFCE55F0DB7FDCF12E8),
    .INIT_18(256'hDFEFF07CBF6FB60D802F7318ABF92E370C0C34FEFF2A48B6EF11FDEFFCECFD58),
    .INIT_19(256'hFFBBDC3FFFF3CD73E807F7A79BFFDF3001585786C1DC880001A0273AF4402F6E),
    .INIT_1A(256'h57D7F9FA9B3DD0918B42D98BC0DF70DC021CFFCD8C7C98C797D839C07EFF71D4),
    .INIT_1B(256'hF1F0F1803EE1E0E71FDE1419F6079969F2467CC77EF0F87C415D85BF9D6707E0),
    .INIT_1C(256'hAFDFCFF5C7F73FEC7FFEBBEFDFFDDE3FFE51FD9D6FDF1FBF7BBC003BDFDA3E01),
    .INIT_1D(256'h9A47D885137FEF847166834CFE00237D28B81BFF65CCC36BFFFE07FB7F5FFC03),
    .INIT_1E(256'hBEF615BFFE862C03F46A6DF17BCF7CAC03F7C2DFCFC6D77C3FFEA2219F710875),
    .INIT_1F(256'hA2E7FB6EDFFEFEE99FFFF3F87FD7FBDE0267476009C1D444B823F0BF1BEFFA32),
    .INIT_20(256'h7B63EDBEFB7BF7CDB7FB81BFF9650DFBB7B6F507A1A36669B4E7EDED3DFB2EBA),
    .INIT_21(256'h96E083C7CCFFFFFFFF63FF2CA7CFBE1C4FC1FDB9006BD9FE1EDFC1C1B7EF5E87),
    .INIT_22(256'hF6BE9DF3F3C9DFC300F7DD9FE5AA2789B2083B75C02C4D8753DF5F2B83B7F8FA),
    .INIT_23(256'hED9EB83FFFBFDA20C30742A018C8E1FFC7E9FC0C2EE540019FB3BBFB9FFBDDFD),
    .INIT_24(256'hECF377DFFADBC834DFED8035E7BC3983478D28D751DEFFE8C37FE43E953903DB),
    .INIT_25(256'hFF82FAF10271EEFF575DFEE585860155A86E75437F5F7CA2B03001D70E803506),
    .INIT_26(256'h0D043DBFE6F615BFC319507B0190E51D1A7C097ACEEECE95BFBFE60176D66BF1),
    .INIT_27(256'h3A6EF17FA1BF7F97C0EE9E81DFE9C1AADFCFFFBFE03886BC8AF832BBFE0B6645),
    .INIT_28(256'h3EF5F6EF757BFDFFFFF4A3FFEDFA36C6FFF3FF8FA5713FEA1BAB14360BA3FF84),
    .INIT_29(256'hF7F0DC93BE001F7F978FCDEB182EAFC01FB680DD26A5EBCDDE36DCF3CF3CF35B),
    .INIT_2A(256'h11FB3FFFDC5FDFE073FFFFFFFFFFFFFFF7BFBCFBFBEFDFBF7EFDC33FBF37C07F),
    .INIT_2B(256'h7FBFEDECEB7FD7D6E71DFFF6F3FFE7D403ED6EBAB9407FB9E17FA65E0195DB05),
    .INIT_2C(256'hFBE74F7862E82D7FE260202738FB81C332EC00331EFBE00FA7937F400B86F9D7),
    .INIT_2D(256'h075B0F2F579FFB778B780D17F3F40F4EAA5AFDB9F5FF4E07B07895C7EA1D74FF),
    .INIT_2E(256'hF7CF7BE7BDF7EF7FF46B9D4CFBF6F7F6F7EBEBFFCFBFDBB9CF9EBEE038397BE2),
    .INIT_2F(256'hB7F9676DF3F2E7FACFFE9CECB3FBB77EA6F97EF79C7C19FB832CED037FE60349),
    .INIT_30(256'hC833B0973F79C4F7E27EA64FE9D0DF994BB7DBFF3DFBDF5FBDDF7DFEFF57FFFB),
    .INIT_31(256'hE0FDCBF069FCFFDDE3E1C513FC51272CFC9313F69C1FF220A7DFCFF051FBA76F),
    .INIT_32(256'h7B6A209D2EEE4880001EEFE0FA79BF9832E93BC7FDDF78DEFC614E7F30657FF9),
    .INIT_33(256'h20F2EC3A17CBDF03ECDF7FF9EFFD2D66ACFB5EAFFFDFEFE01E23FFEC83D3EBDE),
    .INIT_34(256'h9FFEBFC207FF07F8F6D3D9FE7E43FD4FD2CD3FD751F1C2EEF86F3FFF29769010),
    .INIT_35(256'hED87AEFDD3B7E419D87FB63FCF776EFE0FEBFFAFFE79FB63F6C7655EBD986FE0),
    .INIT_36(256'hE3A1F37F017EE07DEDF8E76F5DF7C991E6BFF217D2FBEEAA81D07D7E4EB67ABF),
    .INIT_37(256'hFFF7C743949789FFD785632BFB63FDB1FB63DEBE399F2FFF3DFBBFFA8BA799D9),
    .INIT_38(256'hF80582BCD1D318A2845D37FD672AABECE07FFB4BDC2FF1AAABF6A0F6F7F37B1E),
    .INIT_39(256'h7FFF201BA7D7AD7851FEAC2EC062DAABC7FFFFF8694F4403F3BED8D21A4319F4),
    .INIT_3A(256'h9C449BB931FFB01FD709FF57FFDBFFFCBDF903DAC15BAFF1FBDBAE6F7BFE05EC),
    .INIT_3B(256'h4EFFAC78DEFB287B419F6E74F9FFFFEE6EBB30EC0EDED03C03F1EDDB9C0ECF6A),
    .INIT_3C(256'h5BF3F72DCE8FF589CF117FEDCB1377C14DFFFFFFC303F213B4DC81B94A1FB350),
    .INIT_3D(256'h3FFFEE582DD6F96EA7F49C010D3C7F03BF5FF2ED6E215713CE55FFFE98D557FD),
    .INIT_3E(256'h04D4FFE3B50361FFAFC7FFD387DE7C6CAE3686EFC01FF8FF72F8F7FD07A3B2C1),
    .INIT_3F(256'hA8EFC01C57CF78790FBFC1AEF07068C730D0F2BFE05B4CFF9FCDC37C5153EC68),
    .INIT_40(256'hEABEFF7F59F7EC34DF556F0EAAAF71097FC699D007137F6FAAAF741AECA74437),
    .INIT_41(256'hFBEEECF817EC72337F3E0BDEE5EFFDF60514FB193E41EB6F67555E1067CC901F),
    .INIT_42(256'hF17C5FF53F081F3AFD80ED02F68F1774EDCDF9BF37C29CF3FF22BEFB7CA44607),
    .INIT_43(256'hFECF7EEB03FDFAFF7FCC7E5FFADD01817EEEF80DFFBFFCCFFFFFAF8937FBD3DE),
    .INIT_44(256'hF873EBB0FB521F77FEFFBF7701ED6F7BC3B6FFEE55DFED02FFFFDFFEADF77FFF),
    .INIT_45(256'hFFBDDFC0FC22BFADFDFF7F9CECD858DE927C04587957A3ABFDF5EE11BE7FEDFF),
    .INIT_46(256'h7EB03C0012CADC3FE4BC47D7737CE1FBF263BFF7D0AE4B67DA953B2EC7DDFFD5),
    .INIT_47(256'hFF0F77FD21DC3267DD879E3DC9B84D13FCC0AEFFFD89707077FF0FE1FCAE9FFE),
    .INIT_48(256'hDE7DCC6367AF7C7EAF7346B63E0078C188AF6FEEAA00CB67F9F3FDF1F727BE2C),
    .INIT_49(256'hF0694000F879C1BB39E187E8E6820321FFFD5AD02DD5CBFFF2E9C01424334642),
    .INIT_4A(256'h48FF01B7F2B8BC6A5542211758F858E5B209FF81FB7F5DA3A2BBE9FDE3815F2F),
    .INIT_4B(256'hF22FF7FFFFFFFFFFBF1C2BFC6D8C43C2B8807E7F631EF3BEAFAC235CE40B8341),
    .INIT_4C(256'hFEB2D203FD34E4A9C9F6A3FADD83FDDF6990749B6D79FD68EF2BF83C01DDF800),
    .INIT_4D(256'hC227F96BF7F67B7BCFBEDF77FEE0EB068972DF20F3FA450DB01CC1A5DF3FF385),
    .INIT_4E(256'h00FF9ECABFF01FC8F7F555FF63555FFFFFFFFDF4D73C069F7FE63F97F1F77C17),
    .INIT_4F(256'h7CC6FBFF1FD5F4BD6E07DFF7ACFEBEAAABFFF71FE00FEA25596FB9E6767D616F),
    .INIT_50(256'hC3CBFCEDFE66FBFDABEB77F77F39F8677366380EA80FCF3D4AAAF24BFFFF99F4),
    .INIT_51(256'hFF26D9F94861E097DBBEFF41E7D01DEBF836725C4FD77DDEF577BBF5F02AC42F),
    .INIT_52(256'hF40EFBFDBEFDA605F41D57FDD7A37FB50BDBF3DB7FD7FFB0136D52AABCD71EF9),
    .INIT_53(256'h0D87C36B6B1DF9FFEEBF1DC6E2112FB6F6DBFABEFAB1FABBFD0AF7EF7EBEA43E),
    .INIT_54(256'h98E0565FFEFF2C1CBFF035959E73B661E55DD3A1BADBCA9BABF7AB9F53EAF7BE),
    .INIT_55(256'h7BFFE004E687E25AED9CFF74FBBE67C2FFE4F94D19827F5F4F0430073CE9E7DC),
    .INIT_56(256'hFEBBFFB5FE020401F2D0A7CA1A669D6C9F7E0FDF4EBB46B6FFFFFB44FFFF9F77),
    .INIT_57(256'hF83FF796FFDE7BF7DFBFD4FDDFD3F7EFE78F3BBFA9FD73D74EBFE5FCDFFF7EBE),
    .INIT_58(256'h801BEEDDFFC8FFFC0A40AFFE47FC3DBB8E273FF7217C7D900599FDD258B0B8DC),
    .INIT_59(256'h6FFCFEDBBE0EE005EFAE7073B2286F5BA5718C7DD1F827FFF9DBFFE31D0BB991),
    .INIT_5A(256'h00AEC37E9380DEFB19FDD6F7D8CFFFE91FFBE3F2741F1C0DED831B9ABABAE5DF),
    .INIT_5B(256'h57F66EFDBBD2F8D6BFB772A9F6DFFFFFFF3FFFFF6FFAE8BBA1BEFFAF1777BF1B),
    .INIT_5C(256'hF7B74373F3703504DCC5D87FE82807F3CE8765FF8A1E830FFFD75B17E9EE867E),
    .INIT_5D(256'h69FFB7A9C05E1F4F81813FFDEF1FA4067DBA1BE77FE36E3CCEFB52D00F76FE7F),
    .INIT_5E(256'hBFBF6F50BDF2F87DEFF85E07B83FF7D6017FFE7A46A7CDCECFED6CED9C3FFE8D),
    .INIT_5F(256'h26664E407DCFD7D783FE01EBF733BF9EE03FF3FDEF6DC1E077FF5D9DF6BBFEF6),
    .INIT_60(256'h779901FF802FA463BE471E63863C193F326904E0EF6F3320510077F2FE51F907),
    .INIT_61(256'h5FABDF2FB87FF22FDFE72F54CCC7A9B33A195FCBF947F4EFB7B6F3F0E7B7F2FD),
    .INIT_62(256'h3BCEFF0FDC060709FA3DC47EF8E9E1F3CF8E77906DFE0DFD1E7C39277F4EFFF5),
    .INIT_63(256'hC0CE68803163045090CB578BC711F4D7CE0E04740193B789F7E797FF919617F3),
    .INIT_64(256'h13D9F4C2C5FD85C7DEDFC0B3CE3FB1E18AFC0EA903782F33B68FE0686E410898),
    .INIT_65(256'hF7738EF9ECE867308576D9B2847E7663711F6E3BDCA0F72DE1C54B0E7B33A0F3),
    .INIT_66(256'h8B25E95D8F1EDA3865CE45B3FFFAFEB8415C15F27FCBEFECEEABFFBC7837BC2E),
    .INIT_67(256'hDF01EE77E967E08017DF0081F4781C4FFE40101E30EEBCC1D663D598EA368034),
    .INIT_68(256'hBC1ACB06CB83CFD1FDFC3D87CC7F53EC7B09786FFFF818F2FBFC95DFC3CBFB0F),
    .INIT_69(256'h8BFE70FEB89209E397FB9E78139CF7F9CF7306867FDE19E392AEB8F0E3C030DD),
    .INIT_6A(256'hEEDD1B8F9DE776603472936EDF55EC1C8FDC7F7ECEFBD87FEF21FF7B99E0FCCF),
    .INIT_6B(256'h2DDAF05DD8EDBEE5E8FF7F78E6363BAD03E4232BDFAFFF79A3DEE4A9BEE00FDF),
    .INIT_6C(256'h07801C2FFF710CECE3732D3AC746E768DF78380F5E3B4B7E7EFFFD430E03FC1C),
    .INIT_6D(256'hFFFFFFFFFF2BF71FDEA360ABCAB1DC071DE217EC470C7BFAF426DDFFEDEFFFEC),
    .INIT_6E(256'h45001000100514110000000000000003000300F00000800000000108343D7F5F),
    .INIT_6F(256'hF201100701403FFBFC1D000020084014040108738CE638CE73984730C1FFCA85),
    .INIT_70(256'h88408ABA1A9401D0692A4D501FA29C863D4C0208004155400000000000FFFF00),
    .INIT_71(256'h2AD04820878D1E980CD203747706C2503EBC8880000000000000F22222290529),
    .INIT_72(256'h9A018C6318C67772A005C8272141C1AFA012022332CB1D0063306C407A0C4F05),
    .INIT_73(256'h878C200C677571510155BAFB1A3D9520239216F6803BAA8420630C100CF3B828),
    .INIT_74(256'hA3088847A17D14A6A601AD20A280000000000004BEF254C946C386A4600009A1),
    .INIT_75(256'h0ECD99DAF5CBCA0434465D2E5BB0F290E9FD4BA90496311C6920C280051B1034),
    .INIT_76(256'h8C03180E739CE71806319C6718A192FABA41BBC5F2616B1BC0658DEA4549450F),
    .INIT_77(256'hD7DEEB60B7315AC983260C981110120448112044814DE42018C031806300C601),
    .INIT_78(256'h546D9300389268287C03FFD69442289DB20AC84C841320123FFFF0CDB2020207),
    .INIT_79(256'h71B0A4DBE48045200C6318DF57597546502348F1CD97643FA411681AA30C01A8),
    .INIT_7A(256'h063446DE0AC02FA5773A387C0318C074684A294534249502B3406B41043A29E4),
    .INIT_7B(256'h300A7E40441CFE40045050EC59E065B4130031A5A84D8C0063620E0508B5DA50),
    .INIT_7C(256'hAB565D55A0E18319A06262B62EA08344A6D278E8E1A170C1A09A09A69973054A),
    .INIT_7D(256'h5808C19089291503FF9CE348D01CE83754008C00BAAAAAAAAA01CE6399ABA702),
    .INIT_7E(256'h6229311060A9F436320730004018C6A675B293110330A8FA1B45404C000503B1),
    .INIT_7F(256'h5E20AAC1B45001860B280135548882CDD7015497824A010C6118C1C3AF71C420),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_16 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:8],\imem_rom.rdata_reg_0_8_0 [7],\imem_rom.rdata_reg_1_22_0 [6:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_8_0 [3],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_0_18_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_16_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_16_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_16_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_16_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_16_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_16_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_16_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_16_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_16_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_16_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_16_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_16_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_16_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_17" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7BA7D5026B9FFBFFE07D3D12040F3141E98BFFFC53FE5FFEBFA6C7FF8FFFFC58),
    .INIT_01(256'h07DFFED41BBFDB52412BF7BD6D1FFBFFFDBFFA5B7DED7FFFFFFFFFA004D73FFF),
    .INIT_02(256'h011CFFDFED03E92483E3EFFFF54D73FFBB9FE9E9C17BF7FFBDB8E9FEFCBBFD50),
    .INIT_03(256'hBFFDF9330F8488BDEF5B47FEFFFF6F7E82DF7956DFFFFF7BE826B9FFFBDD3EA8),
    .INIT_04(256'h7FCA0958256095107C7DFFFEA99E7FFE87BD1E1C119F7FFBDB069FEFC9A7D50F),
    .INIT_05(256'h0B00802810004000800184000404F32A0014D6F006101FC6263D150000000003),
    .INIT_06(256'h98F8000BF204007506123800416CB6C2FB0FCB4612F0B1B65B6177BFCEB4612F),
    .INIT_07(256'h2D50289DB295403609F2008000388548A00002005FBB80056BFFFDC0FF3C6FD0),
    .INIT_08(256'h3B8E3271CBB15550814B4B298482A8188A7C534A50446B9668001838A810015A),
    .INIT_09(256'hC0969EB018FE441446A45228423550521090A01366C88E95E420C17048132A2D),
    .INIT_0A(256'h131488B4B204A8D81134F84254E72227A340427E81002A4A732B4474C003F4AB),
    .INIT_0B(256'h42D80000D528001040806B52530FA5D4880001020381103782A4410708000004),
    .INIT_0C(256'h1005088C761408044005083321609A000C05442B80D1005941C811C494004000),
    .INIT_0D(256'hF896438943030F800005008046AD418C591B10592951DA09083B2D0054868002),
    .INIT_0E(256'h797000AB640000F340028C2909CE3B13C3CF834A733849003E0060180100821C),
    .INIT_0F(256'hFDB2505D920B9FCB17FE053C48CFF979D7F2CD14000082B110028B398BF0D204),
    .INIT_10(256'hEFEEFFB55F6DF257D99E72F32A7B66FF8DD5CD2BCFA1ADC4EBE7293D79679F86),
    .INIT_11(256'h5FFFDFCFFFB1E44F7B4C8FE47CEA6FB3739DBEE39E8E68FFBDFF9B9FED8FBFDF),
    .INIT_12(256'hFE3F17CD05FEB42387F07DFACE507C01DF42CD6404C79A4B7FFCE9A3FC40FCBF),
    .INIT_13(256'h2817FFEB9FFFD83FDD99C03A08B9F66129BDE9F3DFFE7F1C5F8AF7DF4EFDDFFF),
    .INIT_14(256'hA063E42FCBD96C28CB78AE7AFFAADDC24A53131EF3FE3BF99D9FE8E19C47FE80),
    .INIT_15(256'h7FEA6C7F1AC4383FEEF75B66118588BB39C977D461CF3764FFD4FF703A35DFC4),
    .INIT_16(256'h78B6657F7C782251304BCFE7487DC415C3FFE780CF3A8DECB9BADFFD4D8FC7FA),
    .INIT_17(256'hCF7E27368719B5FB412D61F301C68BAFF378E26F94459C708401FD3FEA8B73F6),
    .INIT_18(256'hCE62CFD89ADDFA1E3FD084E98AFE5BEDF7EFE733EAE779E892CEC43CF1FF33F7),
    .INIT_19(256'h63DD6ADC172E91A7C00B6FDC775361FFFEAFB8A9862BF7FFFEBFF989FF3FDCDF),
    .INIT_1A(256'hB532FEBD6497677EDDFF7EFDBE6CC773FCE3EEBCCF5EE7BB99FDD6BFE7A3F8CE),
    .INIT_1B(256'h9877463EDC2F8D59E536EBCA1DEAF4D74799E39AE9D797D57EF662DE12583CBD),
    .INIT_1C(256'h85DC7A37B2BB5DE9B7DEA2FFF7F2EFD94BA62FD735FFE89DDCD1FEDD014E0FFE),
    .INIT_1D(256'h66BBDAF4EC48C6C31EB43C90FFFCA434373DE5D39912DCB0315DFD6A33FB57FF),
    .INIT_1E(256'h5E8A8DC7A3D923FD5CBE3FF92C1844FBF6CD3A985F0EFE63EBC56B10EB5C7F0E),
    .INIT_1F(256'h0B717B7F9FEA6F791EFDBFEBA6DEAD3BFF54826FFF9E583A993D46B96EE2C1EF),
    .INIT_20(256'h092EF5AE395ADC9CB2AAAAB1ABEF5AF76FFFBE3105E7539DDFCE9FB3145F7EFE),
    .INIT_21(256'h6FBF7D7AC77CBAF46BFD55DB7D7AD3CB945A8F673FC2ED15CB82715F662445E5),
    .INIT_22(256'h13F2784F3638FAC1FF19F27B9B5E30D757F8515FBFCBB05553905F3DFD3BD74F),
    .INIT_23(256'h764F1BC8B2AFC65F7CF76CFFE75E9E4D978433FBE323FFFE10579994BF3DFE57),
    .INIT_24(256'hAEFFF5F6723FC7C77D23FFFF9E23D17147B3AFBA7F8272A9AFBC3F8CBECBFFC0),
    .INIT_25(256'hBB5E3B9DFDDE7B87FA786C6FFCF3FF799F9B955F45544B994FCFFED77BF884FD),
    .INIT_26(256'hB3F3E8067A99E74ABDE53FDB5E611FAF67CFBF99BB9DD7F7A9FF4DFFD6D9FFFE),
    .INIT_27(256'h959B2F69D6ED6CBDBF68F67E75FCBD3B9E7FF5D73FD7F3E0F9C8DDFAF204A945),
    .INIT_28(256'hEDBEB2EF62417FE5AC2141607D09DC39861556FB3BDEEB11EE72F393F55EB0BF),
    .INIT_29(256'h5B35CA6FF3FFCE78EBB7706B30DF7FE7F4FBAF2DD20CC5929E0C3F1C71C71C0B),
    .INIT_2A(256'h534C5A440E1BC487A648DE11BC23782493C49E3C41E2142850A13DD670423FF5),
    .INIT_2B(256'hECC7FFF3F83F5FC01F0BBA3071FE6383FFB707107ABFAA68BFA7ABAD7F8B7C25),
    .INIT_2C(256'hA9B9D6D7A3D496FAD9B06FCB58BE14A97FA4BFCF3F0FFC5D793FFFF9F7FFB7C3),
    .INIT_2D(256'h1B9977DAF57EF7CB66FFF6CD7C7FF6F3138D7BE68D158BFADFD7F8FACDE1DFAD),
    .INIT_2E(256'h7167B8B3DC5AF71D0796E31755EF8DEF8EDD7D76F577BE5DE7CC9BFF2E9938F7),
    .INIT_2F(256'hD8DE3AE0DDFF7A04771EFEFF2FD1E3F4FC0B5EBEB4BBEE7FD64D7BD671F57DBF),
    .INIT_30(256'hC7B21F2BD4F2FF6A37A86BBA7F3F76ECD19BE78FCC773EF8D13F3CF8DFBDFD77),
    .INIT_31(256'h7F57FD5FAEA03536DE9EF3B7173B6E073FFEFCBB8DEEDFDD32E5F7FFC0BFE5BB),
    .INIT_32(256'hFB6ADFC7F7776E7FDF8E75FF77B6CBCDEDAFDEBB57EDB74B2D3453B79BDB2D40),
    .INIT_33(256'hDF5AF717E3DD6EFD702BFFF8F2B57E2DDD56EBA7FFEBFE9FE5077967DE7EDD45),
    .INIT_34(256'hFBDD9FF7FBB7ED7F7B9DEEF2DEFC1875679D05BDE6EF61BBEB3FAF2FAEB2BFE7),
    .INIT_35(256'hDF7B745FF2DDE3D90FEF7DDFBBDBA75FF7DB3DF5DBAEF7DDEFBBB6AB9DFCD6FE),
    .INIT_36(256'hDEFE7DB9FBBB6796F6676A25B87B8E1EFA3AFFEDDF6D73EBFF7FBBAFF57BAFFB),
    .INIT_37(256'h27DC25BC2E46B3FFE0724560F7DF7BEEF7DD6B73D98E377BD6E78D583DBA8EF4),
    .INIT_38(256'hCA797E0484F337C616FE5AC0C27FFFCADFFFFE9D7BE2E0FFFFFE9FE7739BDF1E),
    .INIT_39(256'hA6E2DFE179C09C6D7EFADFCC2038FFFFFC00078BE1FA541FF8BAC538A714E9EC),
    .INIT_3A(256'h0B4D17FFDDEE0FE07F298FFE7D24FF73D87921FFD3759AC5F7BE3F7BFFF5FFC7),
    .INIT_3B(256'hF840003240FA563FF93F26E53AFFFFFFE39FF06896BFFFEBFEB0FF3BDFFF6FBA),
    .INIT_3C(256'h1BF77FFFCE680009196FFFF7C50E703F00FFFFFFE4FF7DAEDFFFCFFFDFFE9937),
    .INIT_3D(256'h7EFDF3CFC92F6442FB8917FDF3D0E26465B80A461421C12C9AD0800039FFFFD4),
    .INIT_3E(256'h05EF1F9FB7FCE6B956F0B562FBCDB3BC2677FC6F7F7913C96E0F3EE0FEDDFF7F),
    .INIT_3F(256'h01877FF2FF8BA78CFBF4FE732FDF3E3BCC7FC7FC7FD3F3E2EB853F17AD7CFBBE),
    .INIT_40(256'hD014C6AA083B83DBB9FFCCFD7FFE3EFBAFE81C7FFF955F96FFFE7FEFFA01FBE4),
    .INIT_41(256'hE7BFBC2FC617BFD6B031EEFA5FB6FFAE3ADF3EE7C7BEA17D8FFFFC5FBFF79FFE),
    .INIT_42(256'hFF3FCF69DF07FFC09E5F4779D372FFEB1D7BAF75D09E65964DDEE6ADA6F9B1F9),
    .INIT_43(256'hF7F7F584FD0C7E0DFCBFD0B8073EFE7EFEA617F3DDFAD237FF9BD0F99FEF936F),
    .INIT_44(256'h37B5DDD3CFFDEA1F9274BBECFD9CE73ACF925BBDF0B027FFFECBF8FBFECBD38A),
    .INIT_45(256'h559C9F3F67D7EAC4A3080546AE17F80E9B7C1A1F93FA5BBD2F2E59FEDDC88284),
    .INIT_46(256'h2A8FDCFF2DDA93D7F013BDBEF3FF874C701C4F9530BDA0D3F4512BC5C7D16AC8),
    .INIT_47(256'hF6FB242E8E2C623CFD396E70C9F986AD9E3E9693D8D23F8FE8DEF3A7D87FAB37),
    .INIT_48(256'hE7D8F5C9FB9C15F62D0542B869BF2F3E7FC63C1EC03F39DA3C7C87E0E38F1FF5),
    .INIT_49(256'hEFBEFFFE9FB32E5666512B7FFC047C4CBFF9FA7FF87CDD6FE2773FFFFBEFCF97),
    .INIT_4A(256'h0BF6FE012FE75BEF957BDCD5F746F7FFEFF7373EDE1385F5C62DD1BE5DFEE49F),
    .INIT_4B(256'h9FA67743A1C0FF1FCCE3CF7B8BFFBD75CFFF97CF94F31FF8D2C9FEEB27FF952E),
    .INIT_4C(256'hA615433E693F5F76F147E8FB7F7AF71FF79F8F4172482FB1BE732FD3FB3C4DF0),
    .INIT_4D(256'hD76E7BCFD252C99895D665ABEBDF5CF814F05EDF63D9B9ED27C43E7D79C7EF0B),
    .INIT_4E(256'h80FF9A4ACD8FFC2F7AFFFFF9D1FFFFDFE4DFDBFEBFFFFD1DAB79D7935EFA8D1B),
    .INIT_4F(256'hF65E4D002AFFB8AD21FA7F34E09BEEFFFFFB6FF41FF866D4F82E2CF91F89FB49),
    .INIT_50(256'h7861BFF4DFCFCF76F559FFE2FD87EEBF21FF53F5D7FA62E6FFFFFCC7BFC867DF),
    .INIT_51(256'h849B7E1FCBBC21FA6C74A23F7AFFE5EC8F9B9FE8FDA2F8C5AF9FFE5B0FDFF9F0),
    .INIT_52(256'h13F3F01F1DBCFFF8AFA577C9829D39A4F9D001FC7F6FFD1FECD6BFFFFF3EBC7D),
    .INIT_53(256'hFB387EFF9C64B8D0FFC1D6B33FF8D693D36EF00033B3F039FFF7E907FC139388),
    .INIT_54(256'h6F3F85DFD6F217EBBF7FDEAA81D6DFBAAFF6ACBAFFECE00CFF47FF26006357C1),
    .INIT_55(256'h9C77CFFB3DFB3D967899ADBB7DC793FE2E7B5FC507FF3743B469FE02CB40C09F),
    .INIT_56(256'hE56474FFCDF81BFA2FFFE1FE5DBD579B653DFACFCF4EBA4BBEFDFF0C7ABF0BAD),
    .INIT_57(256'h81357EAAB7EFB9B27AF75FB78E4EC37B7DC7FE4DA03D3C4DC36FFFFC4DFB3EFE),
    .INIT_58(256'hFFFFBDFB6FFBFEBF5EF1DB7FDFFED419E1AEFFFFFE1DBD67FE8935251EAFD57E),
    .INIT_59(256'h3EC471009DEE8FF473A785BC42C06C7A836B93FBF3D7D877D03E3CDFEE8A167F),
    .INIT_5A(256'hFC1C9384E63F6F495FEE5D7B4AFF9BF8FEC9FEFD71ECA500944113AB38D85DAF),
    .INIT_5B(256'hD7FF77FEBBDF69742DE21EA9A4B29464AC76DB6DEF68E38F09C3FF7F3198CF1E),
    .INIT_5C(256'h2FEE13829F77DEE541439260E3E786E79C2697CD9E0538FED3C3C6E3D6FC26B9),
    .INIT_5D(256'h621705D29F2198857E7A14CFCDEDC3FA0DF09D6373EF397FDFF9E09FE7E63FDF),
    .INIT_5E(256'hB939CD5F40FF071E5163BC261FFAEFAFFF76518AB9AB492AAC4A4A2D904166B3),
    .INIT_5F(256'h0222065018C4EB681311FF0FE1DC37A18FC8D24A2E6D3BC2680E7EDDD73B0ED7),
    .INIT_60(256'h98E6FA6EFFE8FF9D0DF88399B90D2F0EDE0BFC691D914952B64029A9370E687D),
    .INIT_61(256'hFFC7BF1FFDCEFD1FFFEBEC2F76A61DDA938DA684DC39AF2E7B5C3EE37889B86F),
    .INIT_62(256'hF73FDE04DC07FF43EBE8BDAEEFE2DF9F97FAC8164B5FF66E7ADBF9DCFD55FF9E),
    .INIT_63(256'h7ED62AFA6B7D784C07298A0CFEE0827BF7D5F3FFFECFD78071EF0FEF92E2DF7D),
    .INIT_64(256'h7F8D81C3058E0992A05D1DF40FDFCFC1FCBBE7417C66701B05B6FF67BC402A9F),
    .INIT_65(256'h23F9E62EF30C23F3469B1A6FC1C9750C002001D97D1F0303C9FC9AE281B5E75E),
    .INIT_66(256'h699A643E27FF3BC7367039F00D5AC00FA0D800859D90EBE826EBFDC807E07FED),
    .INIT_67(256'h4F9CF04BA099FF3F9F9D309FFD871FB4065FBFE44BDFCBFE2E7FB7F359FBBFB9),
    .INIT_68(256'h5FCBB619D363C3D16A3A3D03F31F4666E00DF3AFE737D8F1F93BDBBFD6BAD49F),
    .INIT_69(256'h0BF47EF757D6EBC3F8DBEB75489BBC13CCA07E0E7FD0EFCC7331EBBFF1CFEE55),
    .INIT_6A(256'hFF0FF3F7EDD3BB67CBF671DE2F4FF59F7AD5E106F598071FBDF842F2DB9F6F83),
    .INIT_6B(256'hFD855EBBF7F3FFE79ABF3C7F1E1CC6B4FF641C1FDB03DF59DCCC54DF848388D7),
    .INIT_6C(256'hFC7FAFEF3F81B161B9E73DF3EA5DE9B8705FA3F003FC61DDFBEB3BFE71E05FE3),
    .INIT_6D(256'hFFFFFFFFFECE77E8B8193C670B1BF6FBFFFBC25E53F222AFB3D57075C04DCFEB),
    .INIT_6E(256'h10554555455041440000000000000000000000000000000039CE72940000000F),
    .INIT_6F(256'h03110517017FC0000100000318C631886318C600000100000004200800000000),
    .INIT_70(256'h1CE6827056854BB1A0D95DE0DCC1337987940AD5010400000000000000FFFFFF),
    .INIT_71(256'h6C0410288801E110ACA000401306809C54104058000000000000B2AAAA8D4563),
    .INIT_72(256'hC8000000000000166E884233A10594694D004868605800A01241220280506500),
    .INIT_73(256'h1628600000029089B08A84095834B94A60C09CC50528239286400400001BB280),
    .INIT_74(256'h8135088422B00040E241C8808C000000000000054E2B27471AC8209A50000000),
    .INIT_75(256'h27A39365B454CC02750888080892F0110C6629061E2431A720C2C00000010022),
    .INIT_76(256'h0000000000000000000000000098B1486A01546DA2206A09043C454241590522),
    .INIT_77(256'h404C22E0F7700E0001224408110010200001020000AC84800000000000000000),
    .INIT_78(256'h0B1108164964B0204E000004815046C0184ACB2210B01408C0000050F1333132),
    .INIT_79(256'hB4BAAC2263444420000004CB21AEB4260FE80408C2D2A48480218C23438C0022),
    .INIT_7A(256'h0000D000D0829C0BFF997DAC00000001C9C550A0E4E6A3A2B34D0934A3A50335),
    .INIT_7B(256'hA2226017337000064355206C125301D45A8001D0E2820E00000DA2D360199D30),
    .INIT_7C(256'h04020C01808055292262A55E4C9D1C0921006283800AC10738E3AE3A858AB90B),
    .INIT_7D(256'h5B02C860292009A40041824A00E20002418067014000400000000010100B0714),
    .INIT_7E(256'h01130C0E06024A88F103FB80A000004E618130C0700E01254440581C992D4E84),
    .INIT_7F(256'h982A6820681E401645B400DD4A94224207880821860400800046058C0560022B),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_17 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_8_0 [3],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_0_18_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_17_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_17_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_17_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_17_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_17_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_17_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_17_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_17_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_17_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_17_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_17_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_17_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_17_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_18" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7BBFD50C239FFBFDBDFDB5125D1FBD51F9E8012C6D2C60FE5D4093FE08290040),
    .INIT_01(256'h87DFFEFEBFBFDBD24B32F7BD7FBFFBFFFDBDFA6B7DEFDB7FFFFDEFA11CD73FFF),
    .INIT_02(256'h611CEDDBECEFE5FEFFFFEFFFFDFBFFFBFF7AE9FF017BF7FFBFBBE9FEFEBBFD50),
    .INIT_03(256'hBFFDFD7C0FA78C9DED5FEFFEFFFF6F1E8ADF7BF6DFF6DF7968C239FFFBCDFEA8),
    .INIT_04(256'hA113EF5FAD7EB55FEFF8FFFFBFF7FFFBFBFD1FF011BF7FFBF37E9FEFEBA7D50F),
    .INIT_05(256'hCB80A06D10007001E27FC4000607FBAE8157FEFC47F81FF677BF979DFFFFFFE2),
    .INIT_06(256'h9AA8000BF100008AE4D13600006FB6CCFBBFCBF6C08CB8B7DB6677DFCEBF6C08),
    .INIT_07(256'hAD10AA9D3AB547362BF6800001396DDAE20002005FBB8002EBFFFDC4FF3C6E90),
    .INIT_08(256'hF888077F164D56D5444B530987A0A908A27D514A5C4C6BB221E159BC24302ADA),
    .INIT_09(256'h5D1D82AC18FAF2DA665A2D171430A7202114CA23630E0ED5D8C7C013D7235AE5),
    .INIT_0A(256'h5F94B4D5C304B6A3E2C8BC43F4E73D4422A0C37E81606FFA7B555EB68243F4C9),
    .INIT_0B(256'hF65A0002D5F8023843C06B62615DBC9CEE0004001BBD8E05BBF373DF0F41D805),
    .INIT_0C(256'h915418B2FE1E8C064EDD281377FF8A1EE457C6AB82DD9814EFDFB1C4E600AF21),
    .INIT_0D(256'hF424D399E0608F800064C0887EFDAF39D72697DF2B55002EBCC1A787D5E3E017),
    .INIT_0E(256'h7F748D7F760001FBF0827C398DC8BEF047FF4078712C4BE4FE0007E78128923F),
    .INIT_0F(256'h899334062680426007804146ECD0A3492233FFBC0015BEA895C21C477FF2AE74),
    .INIT_10(256'h2CE1F28D3998003C62C6304391059044FE9A35F2C53F5896A13675B4309FC048),
    .INIT_11(256'h2800A03F80C199C096717A0E818812309C601A82236BB7C0C224249507706064),
    .INIT_12(256'h1070D83F6A0E43DAB071A2005080004000403082092029F38001B21C1104143C),
    .INIT_13(256'h976802008004276873E604A6575809DCD6727C0BA00101C7D5BB00003DC6202D),
    .INIT_14(256'h4FE00C083D229AD7BE42907CC8154226A9802000C0FC0C4643C0281E7F380911),
    .INIT_15(256'h09D142E1A13086C021B1E0876A4A78CF6073D8610D80C9C020A60C8A35DDCF0A),
    .INIT_16(256'h07740050D42800004DA600615340431B60080B82114D82F58062103A285C6804),
    .INIT_17(256'h0814A818580172A1178B14E0310A0D83E0030C001AD0738F85A75DB6CD4B0721),
    .INIT_18(256'h21F26182810059E2B036B083A40C920CB41BA5047430C67A252D0E873213008C),
    .INIT_19(256'h6EB3998B40B829082F9D203280848187E07212F85944FC03C12031D42707CA17),
    .INIT_1A(256'hDC810F11A10CC3179C5F1BBCDE989310E0E648CAFAEF4891DCADDC838CDA279C),
    .INIT_1B(256'h8602C340600280D0641220F2C1CE3C09294E549232B6C8680C4C6E6056093501),
    .INIT_1C(256'h1AD278478FC9C868D86BB204F88706231C2613F0B00041444F3406E35FBC367F),
    .INIT_1D(256'h83CBED8B11C14BACB061452F01FEDEA6C0C7611603408184852207EA21A22C4B),
    .INIT_1E(256'h619E7479BB0C851DA0E3701DB20EC42311C4021C85C899EEB97E360929408F06),
    .INIT_1F(256'h6A228D0AB03521A96106D8069ADE0C0CFECF32CFC959FAC08225736D3C1B3683),
    .INIT_20(256'hF5B57CF059517689E6AA81FFD0070F31410AFE9585822B2CF063F0AD2DD803D8),
    .INIT_21(256'h0B0015067581965019AB315634E98B2C4C8196F930674BD6174C4F9837A74237),
    .INIT_22(256'hD2D90FAB9BF40AE037EE2DC46108EE11040DD5C5501331B1A6E34430059A0863),
    .INIT_23(256'h9983C5215A5021C04D89F7AF84E896EC2991B4081A694806F4D86274408646AF),
    .INIT_24(256'hDD87361293ABD81C80DC3C14F53E1F8D74212843ED549C7059AE47809300002C),
    .INIT_25(256'h9D823CAF1260A8CB187A72EEFECA81D0F388227272A57ED4780C02ED7C839E74),
    .INIT_26(256'h41A41D8EB71A1503C1A78068F807274F825549CC8726E6151E809681B351A00F),
    .INIT_27(256'h9243B4E4D9A1235883C5A43F5A29812AC04004C307B8F3B5880558A780E82A7D),
    .INIT_28(256'h66DA27001358060E36401B3125961FC0CB2A4B8CD11418320D360C6A91729947),
    .INIT_29(256'h8182852CAB7F3B4227C04FD9C703BFE81447351E9FD9205580C61208A28A084D),
    .INIT_2A(256'hD3D46A9506B85501268A28145028A028AD456B545682A54A952A49D207444FC3),
    .INIT_2B(256'h13B004002704D16151D107158C0998600C0CEA9EA2C0DC3077C7A304C0AC25AA),
    .INIT_2C(256'hCB2A7D601079BC0700BF900B078EEF9558BBBAC9004022A21054038204A7AA37),
    .INIT_2D(256'h9172DD886C1F83CD0A2C0C9454230D52E70DC1E5A256BC087030116077696018),
    .INIT_2E(256'hC17360F9907A240D456A800E67078F078F8D7906E47C1E702852A477E0854812),
    .INIT_2F(256'h604E42491ED7340174B29DCF6B42C5B1BF1DC59611A86E5AA20CABA3F84CFB80),
    .INIT_30(256'h181C071E195D857BA7B2BBE8DA5F5DA9753DB98BC45ECA48FB95555D51945319),
    .INIT_31(256'hC06D5F977EC46E5D932D851BB051B8FF6CB21C90CD5B5380EA4C7FF813893431),
    .INIT_32(256'h493E80A43222DA00104EE401C3B70E5A32AF53626559AE603628C8ACB465BB88),
    .INIT_33(256'hDD42A75AC20D893D85BDA04275292756E46363A1002C8127FCA50C34030F8D66),
    .INIT_34(256'hCB4EEAC700930CE756BC5B82410CCF619423375455A81A8020011861255333F1),
    .INIT_35(256'h0F1635C49A188C0E03F83C5409C3AE401C0BFDE41B2383C7078EACC8CB0AEA25),
    .INIT_36(256'hA322D70B81A3C51951DD41B0525ADEB7EE035A965333BC8CC19369A754BAB4BE),
    .INIT_37(256'h30C81E40443024006580F98B83C7C1E383C594A1522B742C19A099910B2B4295),
    .INIT_38(256'h024202E787E7AAD0C0501E754AC000751C0001EC0423F7800051B00A0C586C81),
    .INIT_39(256'h4EF2BF19041620C8C020AF5E1FD2C60007FDF87C54CAB9E06986BB140281CE13),
    .INIT_3A(256'hADB0FB2936DD8D80815700004510200495DFDC0025D30A0F50F215A9246C3B1C),
    .INIT_3B(256'h1A7FDF01810EA180020098A10F00042A6B733F6FB1801026F9E600030C0AF528),
    .INIT_3C(256'h247B0000310FFBEFCA517FF61200CFE04C9B344455823B93CC35A06B4815C197),
    .INIT_3D(256'h8203FB2B8D49216AC3E617030DDCBA40EF8769B486FB1025B45CFF18A400009E),
    .INIT_3E(256'h8EF80C72DDE280880640894244790603770A0606EE168228836E112E0496FF01),
    .INIT_3F(256'hFFE16C13005906890C3E00236BD0A900C3509803AC75428AF6A54295034077A1),
    .INIT_40(256'h155DF3AAEE9013BBD2005D0B0000110F3039C8FF056CE450000197083BDFF42B),
    .INIT_41(256'h89E320382A9C14D394D41C6B677D0A53B0301DE9C380A5D34A0003F6A074741E),
    .INIT_42(256'h4D5748A220E00A8514871481130519990748B91714839C4125C3A6A33CA24984),
    .INIT_43(256'h0E780CA73C5108828263F187F8E2378001E80C4003C45920C38969EBCAB22563),
    .INIT_44(256'h405C52AA7CACB4F0A582912401D9F0C444C09C23FB902EFB43742E0737DB2465),
    .INIT_45(256'h49D809405A902565706B92AC1728076057C367E8C790A8020174E34D439EACD1),
    .INIT_46(256'hF7C007009542DC10ACA02DF54B9EE1404634E1F440AB3E11742481101010A4E0),
    .INIT_47(256'hA905EEF3260FBE84A5C7D15B1FC7A22382E0A591B54B003022C580102080C0FF),
    .INIT_48(256'h15E2A087A86B0C50C214FF732B0051EC885681C29D984D09CA29AC0FB944722A),
    .INIT_49(256'h100E55C38845F6BAA98F3AE0276A7A4A800204946DF710002EA8FA1D3F05604A),
    .INIT_4A(256'hBD8009BDE0E108216A8780131A409BF9620158390E61E470F078294420084DB0),
    .INIT_4B(256'hFA7308703A3D07C0632A1A039B7BC156B8F11BA1C314304E3CCE0368F6080188),
    .INIT_4C(256'hB6B36EC2B65164BAC88C340770C61D10313204ECE19EC5E401A06C0464065F0F),
    .INIT_4D(256'h6A24A1485F0B51DE757971C8AC803018404B0DB441A02C5368044EA71A0C03A0),
    .INIT_4E(256'h7E0031E5D340E528A8000002AC0000200568F004D483640F045000F922AEDAF0),
    .INIT_4F(256'h14B7DBBBF1004FE3D0184406E5DC3F800050A09C7FCEEE085587E435B51345FB),
    .INIT_50(256'hCCDC84AA4258380D82C7103E035209E8BECA9C046ECAFB29400015CC84516931),
    .INIT_51(256'h8E92544968367E9EE8ACA201B9786E18F811325BD055BA2DA07893140800002F),
    .INIT_52(256'h1E760424E442A0049C0ED0482BF900AC0C750C0080D002BA884650000574714A),
    .INIT_53(256'h0CC0837D8C06A67E000DA44339175B7A6F7E3FF7FFFE370B0133337005C4D9D1),
    .INIT_54(256'h0C7082601A12E554C01AD7D4E26AF236951D997E9A5E6FFE00B880C3FF87F93E),
    .INIT_55(256'hEBA04DFC6C026A1A0C5E873C56050C40D7F449753682CA41C619D1FB0D17FDA6),
    .INIT_56(256'h350C079401E57411DA589B03BA229D0F8517FEBB1798C6D62A54AA9307C07973),
    .INIT_57(256'hA1569A77DA9A4E59C18A72CEB46B29A58C70C9EEAF83A8FF51A5A615F1A1AA83),
    .INIT_58(256'h80DA820500330983F06F2801985D3B806FF082B1063065E7F8E763E6A9BF1E67),
    .INIT_59(256'h3B6084920211345EC2DD1068ACACFF8751F244087E13E2F678810EED0F0BD806),
    .INIT_5A(256'h0E1B1528199DD64728A176B13945A167084320409DA80FEEE231D3AFC5CA0EF0),
    .INIT_5B(256'h2809D3265D3513790BA466F7A59085123EFFFFFF00D00ABECA960011C8A0C1F8),
    .INIT_5C(256'h886D952E79805510800362A43FA8514C2B2A5A1209B09285BD1FE1AC0FAB2A1C),
    .INIT_5D(256'h3C23030400ABCA081684238503131C45906CA989861B90C436858C441C581822),
    .INIT_5E(256'h09094329509008A4C51931AA600E20C0E108D699C69C1999C5FDF9E436088269),
    .INIT_5F(256'h5090A19FA638809A152C001BFFB87C8366CD0768E623471AA01196C4C3091242),
    .INIT_60(256'hA54702B1781BE0A1240A6286B89F689D512C83FB458D050D55280AC15852B1C0),
    .INIT_61(256'h41CD71817D2269E442698E9E3AB8E26AB06A2B25614AD11045B38B2A510AC230),
    .INIT_62(256'h4DCB170C410183520BDE833B10E7609A34802AD2DD6876B684180DC41366A07B),
    .INIT_63(256'h51509D80F28DC382DD196CF4409641429BD20B87EB8050C292585DF8D2840A97),
    .INIT_64(256'h1E2AA13D32827A822AB508CD2601F11EC04410D2040954B1053128A22B825DA2),
    .INIT_65(256'h14E0C0B2AAB511A5161729C0B7CA88008A398E0050760E131EC01D15AB502121),
    .INIT_66(256'h9C52954225134CB8AD9162CF1E3F437E7E6BFBBD210218177B14017B7064163E),
    .INIT_67(256'hA1C336FC23A4284071614FF015AFEC51F181001AC4902384C3209F38EC10F859),
    .INIT_68(256'h232D80D0658C0073E64002BC749F42C440DB1824614628001B4CA9612ECBCC50),
    .INIT_69(256'h683F2C3E02D21F1584E129ABBF4ED75CB7B4819EA1372854068225D09FD12177),
    .INIT_6A(256'hF04111382E8B556E3C3A55E26350AC6E8743F82872BBA883F8238AC5A88EE4EF),
    .INIT_6B(256'h0BBF59FDB862C11C1D01862781FF00D6C16EBF644519E34E380FC67A816DE2D0),
    .INIT_6C(256'h031F801181DE1311880B8008122473A7DC487667DA0A1721893B0700FA1EE094),
    .INIT_6D(256'h040800100A281B8EFE845B81D85D1901041CCDDDEC0506420805368A32561010),
    .INIT_6E(256'h000000000000000000000000000000000000000000000000000000000000000C),
    .INIT_6F(256'hFC011006014000000101D0000000000000000000000000000000000000000000),
    .INIT_70(256'h800220D109058FD59C9CDD301E20A0953F680114145115000000000000FFFFFF),
    .INIT_71(256'h56CA0A140801D4B8045200306706A6150A13B8980000000000056A2222251110),
    .INIT_72(256'h50000000000005F6C4A6808C2C1041BA2010087BF081555461F40D0D6D4C024F),
    .INIT_73(256'hA395600000184B062B1A7D2517B29608C2122421D4A090F5BCC059A0000F0AA8),
    .INIT_74(256'h67808E534039AE6FFEB464FA2180000000000000B79A542B789B8E2120000001),
    .INIT_75(256'h3BBE0022C51B15AF034ED571C6086EE567ABE0A048B608174154828069020412),
    .INIT_76(256'h000000000000000000000000029F31127110D7B51AE2810EEDCDE02145591561),
    .INIT_77(256'h5E51139A44C7748912040810080013264C983060C1180AE00000000000000000),
    .INIT_78(256'h598092166135729ABEF0001A7D1827DD9A4A49A2F7A0BE1670000470C6F4F6F0),
    .INIT_79(256'h853A1B008C48042000000635CECEC431502880902B28DADBEB552E8BE7A20008),
    .INIT_7A(256'h0004309CDA52BF1EE7A03F7000000003A9E3E478D4F24F12AA88162017ABC390),
    .INIT_7B(256'h9630C20404D2FE8653D52E65191F3F4D1BC005D888702E80000B3D96AB9FF568),
    .INIT_7C(256'h2311105E84B26E70A00AD59F6A9D9B6D580254DA556A2920821820800471B405),
    .INIT_7D(256'h27C4386C4C1A11B3FF9A414750DC28214401A800C0010000000000004014C952),
    .INIT_7E(256'h1FA4BBDEDDCA02C0A793FA006000009EFFAA4BBDF6EDCD0160303E239C288FD4),
    .INIT_7F(256'hE2AAA0A7B4C8C4550B08005537916AB04FBC8105554C00000B0A409E7E259F99),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_18 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_18_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_18_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_18_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_18_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_18_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_18_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_18_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_18_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_18_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_18_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_18_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_18_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_18_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_19" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8200040194624480200110820400004000080004642410D54440816A08000040),
    .INIT_01(256'h10200101420011004120804A8109240922418840000C000024800A8027B8C482),
    .INIT_02(256'h1EE30020120000050101284010492049111221082E03080040D4A10101600040),
    .INIT_03(256'h40020280B0100A4010A042490248908204000109200000842019462414000020),
    .INIT_04(256'h0202000800200020002008020904092000040002E61080040482101014180400),
    .INIT_05(256'h0000010000000000110000000000800200108400000000002000040000000006),
    .INIT_06(256'h82480004080400F59F3E08004000928084400000000000004940488080000000),
    .INIT_07(256'hA149B6C6A927F781620400000000A89000000200206400000AA110296291254F),
    .INIT_08(256'hC326B58F89B155008389087083AAA800690343F7BC0A14244883A4C08DF26BC2),
    .INIT_09(256'hE29734318000C6945CA45228520551D61080A2D006C889C364B511602810A018),
    .INIT_0A(256'h000088A0B2316CDC5334EFDE4A213327A7F7BC012F33D245102AABC9C83809B3),
    .INIT_0B(256'h128000000040020000000C4546A1A099560003C7A0247032000C20C010820102),
    .INIT_0C(256'h1814188D7610DA0E4084082008409238288A80C0060190490200800017004000),
    .INIT_0D(256'h00D64006031B3000199B000041002004191B19560305DBD7C83A8800012E001E),
    .INIT_0E(256'h0080008088000000004388000231401780000F4A02D0300A000060180000AC00),
    .INIT_0F(256'h08463C02878041CA6500185C2820A2036A800850000016BD820BC379E4007270),
    .INIT_10(256'h9DC1C264840201005080840E840403662040325E80024084A0023010A083000A),
    .INIT_11(256'h042A808800D5841013530A7180084C4803A00140401000408125016949500001),
    .INIT_12(256'h05A21040C8033206106F0403418E0382107F0E1C7220151C0000402400841243),
    .INIT_13(256'h80940000400010009182218091A600B136104103BFC8800C090400000802000A),
    .INIT_14(256'h17C040B424A6A7B626AE4083D051E834A6BA288050A46A7048001604438800C0),
    .INIT_15(256'h2289D78160080000188800086035474C067560328B20498820CA808573E08541),
    .INIT_16(256'h80C480804128286004A01C01C040003B7C08160600011209062705513AF05800),
    .INIT_17(256'h580934B0502342890100024470FE0007408505503A8200008040C12A4100020B),
    .INIT_18(256'h004C202307F25C0324610280050D6608441B18441014C341700B0B8201004200),
    .INIT_19(256'h4A7B398AA06930901000104304208F81140409705800A208A1603D930E96BB23),
    .INIT_1A(256'h3C0008015004411B9CEB2DC80008A13180000008B9C200B030A6B08014973090),
    .INIT_1B(256'h61054400828ECD5E04138001015243810C404AE62590044008440C0080914A00),
    .INIT_1C(256'h30228408080020090000211000000225283000002000E622C2340083430A3494),
    .INIT_1D(256'h0B97A5DA00D54ACCDD616A27000348ACC04401020701A045810004A2B9238298),
    .INIT_1E(256'h21927C405600C9FD29E58015D008C6A2BCE44139052098E33944146A48C08A44),
    .INIT_1F(256'h821A8489302120AB000054155021704DFECD2DDA894033828069596B04020C92),
    .INIT_20(256'hC7F0026003F4578A69EE806380000409110900273153B3C8CA4392A76D040295),
    .INIT_21(256'h4B0021060401821088A1138224488258038874E0E0565954026C4B302E65C908),
    .INIT_22(256'h86CC2DAE57F004004D8000240109DD6121879EC5601072A9A660E4626B5E0047),
    .INIT_23(256'h08400340043000206008D8D5207ABB00281041080607CA0186A0245E00404700),
    .INIT_24(256'hD98A8C1291342006800450148C639903CC117C0041201010092485201A304009),
    .INIT_25(256'h8D03E5817041289289E11202429601F247484262C0A4D9720029012C88002494),
    .INIT_26(256'h6160097EA1300DE4A114A024EA0E05A8424609448002261D4440140089338008),
    .INIT_27(256'h22062040B5A5A1488040AC65563E83EFA13008C08C90A6E38F03B8A785F070BF),
    .INIT_28(256'h004129100402000E04949120252430149248404841180805882BC80341001245),
    .INIT_29(256'hA9878200E3D40AC050006A7D203260181BC01C8A04083000A145100002080024),
    .INIT_2A(256'h91422A3460E41444A62929D253A4A762853428D34A8A4489122415820094004D),
    .INIT_2B(256'h00F004112305091789034290000B0014003403006A32C03030D802008082209A),
    .INIT_2C(256'hD3266C6C5D13D601013C0000204491DC59808661201420304A4C80380C402632),
    .INIT_2D(256'h0DD625096C9E8215E7A8078F5B8A8C46760A410852A81804301044515406A148),
    .INIT_2E(256'hC341A1E0F0D0342B8682C0246104050406884188C634109400020560E4204304),
    .INIT_2F(256'h484887C4301AA9B74810FBFC25408110A008C194300018CAF251AD53904BD100),
    .INIT_30(256'h18158C8A195D84A352307208C8501C94E114C53902540BED91341049717C0105),
    .INIT_31(256'h406B5B0A3988EE558219A3973039680466FE1198C13A7E006654480214846430),
    .INIT_32(256'h493E009CA222D880059F060042003E59E1F906026B4B0CE0E5658C0CB3C3FB19),
    .INIT_33(256'h15C7A452161988018105004220299509866CD200000C012D540006B400A2885D),
    .INIT_34(256'hE8450A7600916C801AB03802E0A624D19403891628B001802481205EB0C31811),
    .INIT_35(256'h0802204232180C0AC66820140D243060040C010622308201040665080948CA28),
    .INIT_36(256'h93155989010287794842096A31D608112444164C56300C5C818A2902C072403A),
    .INIT_37(256'h480BC0A8441814000208E888820341008201806482082C2C199809A23B200013),
    .INIT_38(256'h3152424FC22004D47E737A28E48000573500004200051E800051800380148820),
    .INIT_39(256'hD10AEA0114011169C002F8BE40030000008A880C440EABE063C3861002001A10),
    .INIT_3A(256'h2898D127F095057F01F5E00142FF208BF0CEB00033373A3F5C863418A0480119),
    .INIT_3B(256'h2408A8021F017E001AA000B90A000403F317FD4000000005A0A000C7040A4132),
    .INIT_3C(256'h20080000110115008E81FFE41040C48001891000028217828B37966F28122876),
    .INIT_3D(256'h0003000A40C820289301E603819482084A028D11C40802B1B40811F605000094),
    .INIT_3E(256'h145A24424D5080C2224483C604380991E04A0402E0100306820D101B04B00001),
    .INIT_3F(256'h2041681C002905AC187D01F66D50383400708000A04D608282A142DE06C12720),
    .INIT_40(256'h02222A11111062142000200800019D0B4003415C05A2008100009D5804A16438),
    .INIT_41(256'h05B3332C1A29DC1A5140096ECD6C0A08207049C18281A8C10200015120641810),
    .INIT_42(256'h401008A0E0100A0994CC240203D8110E0268AD15B4A25C20B502A3A17CB00140),
    .INIT_43(256'h0138090600A380000000088108236B000020A1902205580040A50A0302B62CD2),
    .INIT_44(256'h40526CC01DA51310E418A82D0222084348200822005BC6D30000250371008830),
    .INIT_45(256'hA0784140DB002001704892031D20001172C0002504284C52001A040501205308),
    .INIT_46(256'h003000551153E030A64853A045848152C0392004012A3C08004A442E080A0023),
    .INIT_47(256'hA0053592838C305087810054084140BFC0000C49210245402A0598082F01B888),
    .INIT_48(256'h24A5898930182720525442BF5480129B082942B3AA149D3149214E10B52C60E9),
    .INIT_49(256'h001ACC82880F2A11A40F72A026064451000001303C7C1080003A281C379DC99D),
    .INIT_4A(256'hA688300100B60C346A87403BB4E034CB6A8108150A8D162685C80F04005285B0),
    .INIT_4B(256'h56E2080806020020504A3A027B5A81F10AC5D0A01410B84344874A4814084189),
    .INIT_4C(256'h1412720212DA44348E1D3302D00115F0A17340A08492952040FCA80D44464B00),
    .INIT_4D(256'h3C6CA1482007D3A10F2863D831909747204625144CA0E4729008522728040484),
    .INIT_4E(256'h7300307191C00453B20000045C0000000428740AFC82F46704C0000504AA0BF0),
    .INIT_4F(256'h14A4B600C10006529804C406890001C000581023950900925213100054075FB5),
    .INIT_50(256'hD46087A043C1CD96D671982381BE0EB022D3500F0D0E7E2040001D08003EDDF8),
    .INIT_51(256'h6402D02B5C7A26B24B620FA0B05A8E0B983092F8D20505147018062CF8201420),
    .INIT_52(256'h1A0A01448440A95580165826465582C6080BF003806801196A4C100007201102),
    .INIT_53(256'h005482E9792DE0700033AC022C94A21602CD222A23822ACD020B2A80820DDAC1),
    .INIT_54(256'h0D2B086013091E60C0189682A4629366C53582669A6C020800080060401AF810),
    .INIT_55(256'h2D084CA9A40624F389029711D474100012B1410864030A191419800658198545),
    .INIT_56(256'h0A9B0EDE221A11B1C2728110FCA0371A27100BB903299E4222448E4C00008921),
    .INIT_57(256'h8C4590260A2B881060C8384490C104B488708CAA09816043C914BC00402122C3),
    .INIT_58(256'h003A4023001A0880107F9800D0496A0060018290017041E6A0802224683C1566),
    .INIT_59(256'h41088A6922114A55425400604C1D91050086000050078C8A1040CD480E13F204),
    .INIT_5A(256'h01E944E3FC34804226125D001130657609460D4489280E01023EF004C3240600),
    .INIT_5B(256'h28088100440000CBD0154A565A494A0A13800000809300DA625300C1A7858024),
    .INIT_5C(256'hF814C4AD9C82BE093D2D289D113009544988CA30041B201495075D98119989C4),
    .INIT_5D(256'hA0024B7D402224C0AC030131107169D07226248084146E86338230940D49C1A2),
    .INIT_5E(256'h4BC35384C605B047D9031109A00220B801803D0D02D0040890C8483609040345),
    .INIT_5F(256'hC98990A3C1321438C4A000F00955403E0D72019936B081109EE08766EA4D634B),
    .INIT_60(256'h8412021020148902D4922306A055C85490AA03AE0501010D10BF885108621200),
    .INIT_61(256'hA0182000000121602009128A011942044C6E216421885A11CC500100C0184312),
    .INIT_62(256'h48201007602980480B028081101D00F62030A8A0B021C6140120090402410008),
    .INIT_63(256'h51009782321706881611D0704018384282D0030C46801899164808E802C00818),
    .INIT_64(256'h5622250D3A6266542362118C50C01F161500002A2A801064B101288239B657A5),
    .INIT_65(256'h04800824803550223182A0C198488879F8D4F0005009723D12198C058C4C420F),
    .INIT_66(256'h824382A004120D003CA4268372213DD6A22005E881422817D114032C0D111510),
    .INIT_67(256'hA00021C8004431000960308A1D806180019B0008BBB185138210051242149010),
    .INIT_68(256'hC00C8008450000010040C28C402013CE5B0B101070872F0800002D2030820040),
    .INIT_69(256'h441081060420091C2D84400108608500812300200108C868020032888309A049),
    .INIT_6A(256'h20100840420350000414E000000210648340600139B0900200F8BB442612A2B0),
    .INIT_6B(256'h184650A2907C401620000084001C90C201420054445000222411C400411CF290),
    .INIT_6C(256'h015920114126E0120814C20428046720C12003A88E0C8522890C408142014344),
    .INIT_6D(256'h00000000080809A989408311341B020186005484540A5B43466C82081A000012),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000008),
    .INIT_6F(256'h00051456014000000001C0000000000000000000000000000000000000000000),
    .INIT_70(256'h18C638D284D17AD3879E0740BB563E1D65D801A41451440000FFFFFFFF000000),
    .INIT_71(256'h540C401800005580242207000400005002388018000000000001200000040163),
    .INIT_72(256'h00000000000006D04485080802104064C1400000001280B81041C00693580062),
    .INIT_73(256'h061100000007838BA99B20B120388E00601048130012810202A8001000010800),
    .INIT_74(256'h01844433C770B6C4F60244410800000000000001060817030880041820000000),
    .INIT_75(256'h23E280A1911006020028C0369320460116322021182C04A208D2900000001490),
    .INIT_76(256'h000000000000000000000000009A310261016C2742C082088D04008114580462),
    .INIT_77(256'h4C40C29A40472702040810200000040810204081001000200000000000000000),
    .INIT_78(256'h482C001271257A10CE40000281100E5DA91ACB6E002620004000044042A0A0A0),
    .INIT_79(256'hC4380C5901C0006000000440189C102207A9F800062598A002000C0343840008),
    .INIT_7A(256'h00010504F002B00AE7823D200000000181804804C0C0230EA608C8E30AF002C0),
    .INIT_7B(256'h000059533378FE5257D00864449615641B8000C120058E0000602A9721349570),
    .INIT_7C(256'h0884880220C062100002043C081C082122C20383000B01961861871C00A03861),
    .INIT_7D(256'h53000070080107A7FFE00000D8408C3C17800300000400000000000000302113),
    .INIT_7E(256'h78084A8B054294166107B980000000202A1084A8D82D414A0B041C04082966B5),
    .INIT_7F(256'hCC0A0264E04C01900000005112B800C5CF9044931214000003148A0594000B02),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_19 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_1_22_0 [10:8],\imem_rom.rdata_reg_0_31_0 [3],\imem_rom.rdata_reg_0_8_0 [6],addr[4:3],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_1_22_0 [2],ADDRARDADDR[1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_19_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_19_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_19_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_19_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_19_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_19_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_19_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_19_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_19_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_19_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_19_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_19_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_19_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000024600000000000024000046042460210006104070A0000304C0407A00CA5),
    .INIT_01(256'h00000000000024000120080000400000000008C0021400000000008C00000000),
    .INIT_02(256'h0000000000001204000010000200000000002300008500000000230000000246),
    .INIT_03(256'h0000000000484802000010000000000230008500000000002300000000000123),
    .INIT_04(256'h02B2100840210080000200004000000000046000085000000002300000002460),
    .INIT_05(256'h00201012090000801900014800908412081085021000A0012840444000000012),
    .INIT_06(256'h400000100420000004100000040092A080000000000002004950400001000000),
    .INIT_07(256'h2100208420054840010000C00000800000000600002020000AA1120000102020),
    .INIT_08(256'h0010400160215500800924008084A88010004142110100000008000200100042),
    .INIT_09(256'h409408200084401445201008020040101080A010028888814420000008102000),
    .INIT_0A(256'h000088A0A20028801004A84240212224220000000100024010800000800000A1),
    .INIT_0B(256'h0200800000000000880418000000000001000808000000080000000000040400),
    .INIT_0C(256'h1004088002100000400408000040820110201100082101021000080004041080),
    .INIT_0D(256'h0A0440000404006000000010C00070C631021050010100000800000000020002),
    .INIT_0E(256'h800000000000020408020800100000180000A04800008010018000000040C000),
    .INIT_0F(256'h406291326223184D30A71A4509029051F6440812000002A04002008100000200),
    .INIT_10(256'h5E098A20C4607603FB318818F7F47CBD33085A49154071A4D506BE0B500D0029),
    .INIT_11(256'hFFFFE3489841EC1D180982F08817274511304540B18CD85061B38310F150B002),
    .INIT_12(256'hDDBDB40436E1044400C407799E51F80361004A41018FC400FD5513074840D17C),
    .INIT_13(256'h0807F7D637F798AD999BB0A01000CA00125B80D7A05ABA201C0167F029301F21),
    .INIT_14(256'h5718EB323682C0BCA90E41807D39FE34B533B761308869D3B83FC1E3008FF808),
    .INIT_15(256'h3417FC9B36C032240E4E36C82401E45400705BA1E080CA4BBE890C66180011E1),
    .INIT_16(256'hC0059EC210123498A3303F1244692C5C943E0083CC0156017A002682FF93CD99),
    .INIT_17(256'h00D8C16D0AB3038828428AAD7414244C23C3E6965E4E18A0AB112366C3A0AB81),
    .INIT_18(256'h9C4103D26801240C1F421A1C04145472484992E417169D510C179179C4FCE780),
    .INIT_19(256'h461188581321904580048809643281BC3C3A0D11AA309294685441BB98741BD5),
    .INIT_1A(256'h465FE1D242E2283189C6F99B3FCF887639076F1FDAA940A011B232820C82A182),
    .INIT_1B(256'hA00888213013304334D610C4FA2B20219D326204391D2062102278251B228062),
    .INIT_1C(256'hEB3E056024761B1A552C65F70EF9B110C649F80B39B041B8A9120DB121C82D80),
    .INIT_1D(256'h1010338000D8ACC8A1BAF841FE010934D09589C28691E068F1F80C46291659E1),
    .INIT_1E(256'hF441A14D0072333CE3689E0014282514F0DF2509ED193520B7C585974C368104),
    .INIT_1F(256'h1A82A4C85F3FDEB7BDFB33757821821DFAC4B8E043A722062C89506AD761FCC8),
    .INIT_20(256'hD49D8A16E337D339641C7568F431E2874F8C00D9094EC644C95461F0B124D614),
    .INIT_21(256'hED90F3C54C6D5D28D4E6A9B00E9D63F82BBD776014CA497C339CF2882A551992),
    .INIT_22(256'h42C6F4D644110103D033F237030F85A93F001867843C156BA60802867B768046),
    .INIT_23(256'h6A1C19A0211D8A10A4006C11C01C09130C40068A23035C070A23331D3E436EF0),
    .INIT_24(256'hDBE2C7FEF1200404FD8182748E61D9C14F322D31738E15490664E8B81413A6C2),
    .INIT_25(256'h590243A2B061F79EA4401C0200FE12DE560E7BB64FFE206CB067403A1F0005C4),
    .INIT_26(256'h71C85B07E5F40C7981082826CD1E8D3AE4BCD23099503ED7867E9410A9144221),
    .INIT_27(256'h8A38605ACD63C58F03C09C08EB6E8176FF97E39C109513B9C83DA1D5ED2C60BD),
    .INIT_28(256'h914DE56A6010E3E74CE95324293033789E6B694FC2B253218C6A202549A13348),
    .INIT_29(256'hA7398CDF4C011A741408629778CE6010107093128429C390FE41086186186120),
    .INIT_2A(256'h3D5A2AC4702035C36EE85450A8A1512EAAB554AB455A3468D1A32F0678300EE3),
    .INIT_2B(256'hD08E9B59F0580202261EEA32A271C440180506004177C47620005230B010881E),
    .INIT_2C(256'h43B2DC6CCF0729F981646810A8550130408048475732807371C17C8504C244C2),
    .INIT_2D(256'h77824D563F5FE40312281C2451BDCC434630F2010A232D0538B4828C15403959),
    .INIT_2E(256'hE641F360B9953E712F04C6EC6BC837C83791C1E3C6BF20210A90252FC02852A4),
    .INIT_2F(256'hE4C952929236204AC4E9A84CB1EF5EBFA0E8D59CF220C9DC8AE7F10A24031762),
    .INIT_30(256'h24467067AA55F42D2E555615FE903ECAAA558D7931931248955CF3DBBD1F036D),
    .INIT_31(256'hD8A579A139537A8783554D5570D54D2CE5181399239AD24224C8800EE94C0B65),
    .INIT_32(256'hC92A00864222487FFF9E05FEE41B463CBC798806A57B221D0CB3771C79785EA6),
    .INIT_33(256'h43B49596693ABC3EFA0D3F7C6FF988D137B8940DDF56E0B8185CE24574B39144),
    .INIT_34(256'hA9A49E4C05691A0214118C2EEC6822DFAF974B1EBD6184C5E84D4000726BD7E8),
    .INIT_35(256'h906644A605B29223387E41BF1638E05FEB9007078E35E41BC835F4B536B9DCE0),
    .INIT_36(256'h834CF62146245BEB4A08564A90562858334137221656855581E96232E033343F),
    .INIT_37(256'h1008003C810F43FF00802CF5E41BF20DE41AB5261658AEB7EA035A965333BC99),
    .INIT_38(256'h6E3A01408A2065EF4120BF90047FDF1AE6FFDC42F0400CFF8C75C032A7362F3E),
    .INIT_39(256'h8010C19552A9A14CC111B127005421DFC0000F6CC213CC6725F28103607DEB35),
    .INIT_3A(256'h42DF1121112EC2B0ED9314EE00000000924813A84912CA0AB69A0C9DF4902A9A),
    .INIT_3B(256'h6D0000E460600075067E4E4A39FFFB8AF33779400C7BA00302C9D60F6A108075),
    .INIT_3C(256'hBF04FF7FDA80001268420003C3A76623B3CB97772864B242A224CC4918100418),
    .INIT_3D(256'h2DE200FC726AE2A1B84065018037828038301EC8010CCA278D0B000157FFBEE1),
    .INIT_3E(256'h04E42C866D3060CC2589EAFEA31B745C0C6E0ED5481B05C2C2499D8ECECA08E1),
    .INIT_3F(256'h00669231BFEF610E387C20332271503100B10FFE614571D50C93566D0CC14860),
    .INIT_40(256'h20002C000077008432AB035655DF3C881FD6225089223A69FF7F5CF580055227),
    .INIT_41(256'hE2B6FDDA022A9D3231C10F82DFBBCF3A10F052030B617AFD1F56DA5A4FA99D10),
    .INIT_42(256'hE2F0BFA7530035600AB8074543F80D8E9A6B4D69A98A1B7DEA0A84530CBD00DA),
    .INIT_43(256'hB10FE2A03F9CD46353982EF00E38C260DE2A22E3BE7DA02E70A2111522DD7C6B),
    .INIT_44(256'hC05743A688A25C15288D044800600F619036552A013006934D1F85FCA000A381),
    .INIT_45(256'h3C130C4030AD3F01D214AE404660B009137880273CE25377528930A13C800408),
    .INIT_46(256'h140838FF4AB340252423B01450C8195421AA1E0E3865438501625403A46B9603),
    .INIT_47(256'hE836451A141C7171B3884C99483180629000106041822F88E0287447E07E9500),
    .INIT_48(256'h4A195B59A28E82823F4E4234122004B809C0501F802C115728542FC1D7AA1565),
    .INIT_49(256'h802950A6B872445075861321FE9388804DB2BEE4F410B7D840EF87162CFD1A31),
    .INIT_4A(256'hE1FC080214B588A5000F822CC46394C22E91444C17B2C4C96A8C07DF81FD895F),
    .INIT_4B(256'h370AAE8F4381F03FD8C01FF0161002A9541E340840159A750591FAD8074EE516),
    .INIT_4C(256'h053C52228FFEEC25868FB9F37E01FD3EA3BDA8A704B20D4A02633E16900ECA80),
    .INIT_4D(256'h8097C7BF00B518010A865B064180F0E28224A288047D5612062370229AA6D9DB),
    .INIT_4E(256'h01F91E56BF00EC5561F1005832039DAD851EE801E8F8DC2C9EAC3E00F402F228),
    .INIT_4F(256'hD48D00009FBBF118481A6BFE9307017F8CE40F60404915087257138C1AD58125),
    .INIT_50(256'hD58305C182820A86C84960C2B622D0C141CA2205921262E2DFF7D93677520238),
    .INIT_51(256'h24576B2E4A23A3A49A501600AD572BCD0E375690E34281CE4E161D82865DFD30),
    .INIT_52(256'h24FDF0250CE4BFF9024A5F03844935840B0003AC3FCFF410FD48B7FDF6142856),
    .INIT_53(256'h027F86ED0E5971A1DA412E0427BCCF17A249A0002283C07BEA3F6006F025CCF9),
    .INIT_54(256'h0B3E58BFA3C10D817EF13487886EAA31DDA48220EB88100B76D6219C03F2E401),
    .INIT_55(256'hAF906C4A2CC47D52FBA17F7A078AC725524BD2883E25750630ABC006BAE1003C),
    .INIT_56(256'h484026F683E21BF743B1C1B4BD48759F4A33D53BD548A4CB6CD9B320FC6E0129),
    .INIT_57(256'h8E469DAE4E1873E576EB192F969494355342EE1300415699E75D879080F66CEF),
    .INIT_58(256'h01EE5A037F8377381CC15BFC1BC88C7F400CDF840C35B3AC0F10AC2D707974FD),
    .INIT_59(256'h453E616D9A1982145F4AC9560C5100FDC08370F773A5180310987C8C5A87742E),
    .INIT_5A(256'h0C51242F004AB5D8EAD458ACC7563BB02E5952FEA0B04221A81E9C247A75971A),
    .INIT_5B(256'hAFEC69B9F7896D60C85FBB10192421ED82D00000D50082D43212783610BC8A40),
    .INIT_5C(256'h0988642006FF9C06E2E22484C134204790C80FCF7455640695E78547B1B0C8A0),
    .INIT_5D(256'hC72CE08A30206263D0018282BCA086F29443205213C4004D86D00008068F4A1B),
    .INIT_5E(256'h39258E2CC6A980388303A8480452628C83AC252E08E30008B048485A0FC6DB03),
    .INIT_5F(256'h66E6CFC23F7E8AF8E434020201930600192181084A600284825E5E4D74321CC4),
    .INIT_60(256'hBD32828D041093007D343F0F4069506CA0FA894A8A12CAC112C2BA2344C28C43),
    .INIT_61(256'hBC3C1D5D02D961B33B1D70E8C80CDBA00593E88D130A2E20541CE4C1AC3A268B),
    .INIT_62(256'hA52930F13CFFC8EED6634C88B8010215055508EC12A68A883480712CD8D81F08),
    .INIT_63(256'h4541F04707EB0361723415DB889DB023A92006510944A9A4EA4A34BF0FEF3996),
    .INIT_64(256'h9D36018F1E26160023902BA41142028EA2A00116F8C0B1EC104E22AC2FDAF0FE),
    .INIT_65(256'h242E1F1480524C3A1862A645C85BF8ABB410F0045B8C03C2A2A83C0E8EC5DE91),
    .INIT_66(256'h8301883C4C122E4474A00BF352610F574024116997FECD1B5D3EFCDC87885541),
    .INIT_67(256'hBDA1C14F4C03682007B4808F7088EA1C0DFD780B401048FD0E920756535D8884),
    .INIT_68(256'hF8148421560F978D1070FE6FC0408C97E42BF6576C2333E5C4E2293DF106207A),
    .INIT_69(256'h87B0A19A24290ABD60A546A1696ACD03D16C4071BF80C36A2A7950C0432FB081),
    .INIT_6A(256'h3D38058F9285569004B548159A8ED26615A8620D6D24805E07240CAD624430F0),
    .INIT_6B(256'hFC42900191A34845917C80100216E54A2591609E944038B139909C220816593C),
    .INIT_6C(256'h007046331B0BE4CC62E05E75C985A67042340B80AE6CA7FAF9C894E507207FCC),
    .INIT_6D(256'hF56D6ADAF818E9688982C64525AB088576D726264682C373F5F4822B95B3B7D0),
    .INIT_6E(256'h14313014755551440000000000000001000300000000800051CFF5A025755C17),
    .INIT_6F(256'hFC02000801D57C195C15D8027800E40C07429A370965420E37114820C096CF11),
    .INIT_70(256'h39ACB594ED9FA54D48A2B5B0DA6C8C69C7C804EE44C444444400000000FFFFFF),
    .INIT_71(256'h2E4EAB9D828D61C4AF929C1617224CDD3AAB17253093FA010015FBBBBBF9EBFF),
    .INIT_72(256'h4800A56B180001FE7234D59AC50AE963474EFFF02E729F990521BBCEA106374B),
    .INIT_73(256'h1939802303365BDB57DFADC1A22084DBF8F34B295D3B5C694BA430702CEABA88),
    .INIT_74(256'h7E7E2517DAC901904BB00E18197BEFFF8AFDFFE14321AFFB7CBCA11B61B00C0D),
    .INIT_75(256'hD16875E70F1451E88B50209FD13A8E2540A6C7B6096794A54E0A7A870241A2B8),
    .INIT_76(256'hAC0B500E020080481020106301E0AFAD8CE80A78A9A8D3805F09D344DB174F03),
    .INIT_77(256'h93BB0C100F025620408102045D444081020408102093DD005280A10042021001),
    .INIT_78(256'h90D81214501AB08DF9128D2FE547D6FDD971173221264A66844343B606565659),
    .INIT_79(256'hACA3B7B10568C6400D00596A252EA7CBA00AA48FC56744EB4ED3886322160047),
    .INIT_7A(256'h0630CEC0887D70F81E2FF1140818C00F69949E9AB4CBE5404004CE92C52CD79E),
    .INIT_7B(256'h719881666668FE45E9FAB560B7FFC2C0A300B70E893B288148F4DF5FF8FF2DF8),
    .INIT_7C(256'h8ACAC90C20C8FC67AAE2605036DC94C73DA353454112269CF3CF3EFB900A2A70),
    .INIT_7D(256'hB73C53FBCC82488FFF896B70FCA3BE237F0786002A82028898001634FAFB0CC9),
    .INIT_7E(256'hB09C27D463E9E86C4C6A2100005854660DB9C27DA313E8F4363FBDE351C8E8A8),
    .INIT_7F(256'h2AA01E8F53C29763D8880417A7D5DCFB7E44CDB09B360584467929D900E6B464),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_2 
       (.ADDRARDADDR({ADDRARDADDR[15:6],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],ADDRARDADDR[3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_2_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_2_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_2_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_2_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_20" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h05AF44095490684BFC7401CB0418B44019AA00D80C1A42191322E1BFC57FFC50),
    .INIT_01(256'hC3F01EC0102740196131B664CB1384374083FA6711AE064006421BA192A800D4),
    .INIT_02(256'h4AACCBC25FE3A0055C1C2A98140C920C982BA948C0635207E000296A0882F440),
    .INIT_03(256'h6029805F8E800C6D8932C4E004C0A0FE89C46B819425D086E895490688AD7A20),
    .INIT_04(256'h6983828A0238080A51C5000213A837C0306D009C06302056013616008827040D),
    .INIT_05(256'h8C000460649C0403001018026141E8E24019B61403C4150434B9070400055528),
    .INIT_06(256'h9B5A810040C000C6004098B2F2049280C0B8E1406738C00249406491EA140673),
    .INIT_07(256'h21042084A85D42802443000000604BE00956A2AA022040011EA1147115346349),
    .INIT_08(256'hA86EB06731197C84600D8022CBDAB9ACEC0541421C1200B66AA800C8685829C2),
    .INIT_09(256'h421440384220F3A06412090510C220C0823783045E4A0CEFC017870000019099),
    .INIT_0A(256'hC8E2C401134800CE80D0A8466021001522400504034006409C188042010C2011),
    .INIT_0B(256'h4E810000A40A2B9DA3C60C1F0DE3A713F600088C0E06506D17046F8212640490),
    .INIT_0C(256'h580C0CD33A97534A52C6082E7FF76224809A840E08030080C12A77E20C02630C),
    .INIT_0D(256'h40046B9BC00003001040B5487D094F98D80219DCA1C38900C44101A11052D00E),
    .INIT_0E(256'h30A742020D1AD120C082094402B7461145D4004D7218490002004105562C8A29),
    .INIT_0F(256'h050C4C47598A7604461E01E06A2F5BD621408878000107A523E75E821561F0C8),
    .INIT_10(256'h091D00C7C3C2CE09C004A487B005C381626DFE51052371415F4D9A6A0C540004),
    .INIT_11(256'h9B4CF9033761112584ADBF9EF24DA8FD844981393064050E465A0460817C0090),
    .INIT_12(256'h19703622206374F3FF947C882C90130819C240078AE00B966156000DB5DCFC80),
    .INIT_13(256'hA480001BD0AD74FA799220E9D4A45574D3181057C060C559C85433173C5B8032),
    .INIT_14(256'hF78991522603969F1442001C841F3620ACDC3AA28131088460972400A5880404),
    .INIT_15(256'h5408D397E42F6569D327B87970886F6410BA0564B86E7C8ADF220CF9A5654605),
    .INIT_16(256'h844285B02442036842B199F200BC402AB3B2E0C3C3130A811D006A811A72F8BD),
    .INIT_17(256'h07B04307703C0B70442C02943D28A189840471122489DC2C90890125AB0200E1),
    .INIT_18(256'hD0CEEFFB2F222215A8D28C2C7F028C8D80D43B7FE410A227A201EA15E2F378A3),
    .INIT_19(256'h51135904A0A9C65BC581320017DE41E4181015D16899257101978A1FF21B27ED),
    .INIT_1A(256'h419B01B0105988E949015119BF575882D1085AB794BE808FA14231810AA62442),
    .INIT_1B(256'hA320911E328101C589C60018D784AA666064B10448087298A09818BE396385A2),
    .INIT_1C(256'h3F3082F04F71CC485048021CF686050C628030B090A0CFB60930FE230A45F918),
    .INIT_1D(256'h1024241E02C8011C019DD2E700027290C74980ED0680400CF241F8C004703913),
    .INIT_1E(256'h25743257886705F842E11E8220203C04D369032BA21764A022C4158802B913C1),
    .INIT_1F(256'h9608A4D56C618D200DA94B44E09A31DBFAC522A304E123B52C8151D89C54FDC4),
    .INIT_20(256'hA69762449E29020450000042014382B46498AAEC4A7905126C440440E861A827),
    .INIT_21(256'h848F4870F4D830C44222451C458B1B7341042383838C80498DC64A4100C13038),
    .INIT_22(256'h5499909008F22B00868D71A38209FA2122049C94C780502125281B9CB20131C8),
    .INIT_23(256'h58C1B83890954A003019C10642086112FA5088739A6864406ADDFB9B6D16399C),
    .INIT_24(256'hD142AC029507A82CB02521D5020019714202A8E04094379EC81DC9E210E41C2D),
    .INIT_25(256'h3F224412805CA2BA91B8128302DD4E11D04B6A815A201154A3C23DAA0A714044),
    .INIT_26(256'h811BB10831A4223827E7C044B1561D1805244464A0E82284A0683520892C4CA0),
    .INIT_27(256'hE268228DC80B0C6900BD0331AE49BD1084C251B276113EA878C1299543E080B8),
    .INIT_28(256'h280E115AC28148111DC03868697403A4BAE99E13C250C3020340187400203749),
    .INIT_29(256'h620860831418043091430A3002E0801BF0ABD9970C08300041C82C51C71C5184),
    .INIT_2A(256'h9D0A18703FE5D0D2084926524C2499249CB4E4CB4E7264C993262044480600B0),
    .INIT_2B(256'h01EDB840459A049ACA28AEA825560E99FE8CB8A39084CA48920802051231D89F),
    .INIT_2C(256'h34C09A9850737047180E40623D390D1906047CA63C778A2C0306BFC0079650BF),
    .INIT_2D(256'h55680B13BD9E74311149F4E211F2CA4006203A18572C33E5CF45AA83018414C5),
    .INIT_2E(256'hB8C75C63AE30E395142481C050E844E84653017E0533A1AB52A40E10CAA811B3),
    .INIT_2F(256'h0890510080C48103050F010042112275A0089D30842BE8390A0CE12A6002E11E),
    .INIT_30(256'hC82E200504885068268B02922162620A00D790261C33A01002032CB02E015860),
    .INIT_31(256'h2E1C69540A23512746A05879278780001D1000221C56920000818FF4507B9393),
    .INIT_32(256'h96C0008446664880267005E0B4328588002310119474201E0462526B5000464E),
    .INIT_33(256'h389840900D205600610A603CCFDB49F43512104510529EB1904B100C8E325300),
    .INIT_34(256'hC79CA5C800261172541580810872EEC444C1709148644C020AA00F5209780001),
    .INIT_35(256'hD0814C3DC9D9E4171067422BB217205E0BD03D01FA087420E841400214854C82),
    .INIT_36(256'h4EA124040460C04405A853CF08858110E2BA4201204AA29187505226451220B9),
    .INIT_37(256'h82C64A30CB1085804AA8A8A874233A1074204A14105603032422065040A619B1),
    .INIT_38(256'h50260C695545899A41063C282D800015380413EB43F59F40001D4E58A9C04837),
    .INIT_39(256'h5D200C1F20C6A14B33F0A5326026880007BE9804B5502B2D1392622905200810),
    .INIT_3A(256'h0093D2D9327B285001754A0080B31080293E39400818C63AB0910261063C0CD0),
    .INIT_3B(256'h4D7BE934DB016B280D60D2922200012820A80505D88227FEC19CA1609A0514C0),
    .INIT_3C(256'h082B5000131F7D20A3820000922997069176ECCCD02522240608141066CDB344),
    .INIT_3D(256'h021E402C8939246CA086C40B0217F09AEE1EAD1D83EB3CD1B86AF7D256800000),
    .INIT_3E(256'h949429C5DD82E03A2428865A94700E0146F9B24DF82B16C38A18143A62C07449),
    .INIT_3F(256'hEB4000210026001AC191C22AC04103030E817800015D41400DA955C853954C0A),
    .INIT_40(256'h2EFA6477D36110241800245400018160074948400A6F4E980000929605A9058B),
    .INIT_41(256'hC2AE83880A00510430740B0024C803020525530406080380FC00018C130200C2),
    .INIT_42(256'h984A10802007F52408884F3C480E24501A49092100CA0A9A582A0C010CA00807),
    .INIT_43(256'hA69B988A00231404E422C987584031000D322EA46FEF81099F1C82416159A7D2),
    .INIT_44(256'hD785A402A28857C5053B2B407FD685CF0241D14B4A640463FC49BE71BF95C292),
    .INIT_45(256'h7C441A403E4AA02351509A2996206D13622D062E4FE4CBDA291958F294C00F09),
    .INIT_46(256'h40800C66142A600076433674B6F8034AB021DF0441264D2902EADF34202B6EE3),
    .INIT_47(256'h101A4510490414A4009C1222482804861F1C0A62F635264082032C70218094EB),
    .INIT_48(256'h9A64423322A2D1D153D96611815E95B1761EE3A0BAA001204ED1200C13B35418),
    .INIT_49(256'h0E0C291CC30C9051D90E91CE428222483AA6050785809928231D30C4DC3100A5),
    .INIT_4A(256'hE408C0A092B808607FDE008040E340F4A44139218302600818D81E8500648A30),
    .INIT_4B(256'h50C448D83D3E03F83F8031A050B5B806F168CD6A14E29293C697B080F528E423),
    .INIT_4C(256'h5082561E744012280E1A2B0E440D08C1260C48E4C9B6D80C719C400204C1080B),
    .INIT_4D(256'hE0010019255406FBC0B9846E884E8565A02E7B143F630413E3A96050516BE784),
    .INIT_4E(256'h2304E8548000381081C00000900000100CE1A1C0C0C0A4FA3624056C085301E7),
    .INIT_4F(256'h9089A0F525804D510800C026C8F41B40000040D7060A84BAC73D4864324485F5),
    .INIT_50(256'h823C3C0F1E30EA74B0294A122418F75B583688043E102650A00001053CC3C030),
    .INIT_51(256'hC4228960C0313600B0101C06B44D3889184410034F0D1FF95031905182602622),
    .INIT_52(256'h81C509C1D0C510660850512691B3B9200E0B594100D00EDA5E48280004740DD3),
    .INIT_53(256'hF465C4294A400C24A016898C30120154080B1EFA76DD0E888A048AA4E1E80878),
    .INIT_54(256'h48073988C049280B000C09A911142A802801E2C0CF08CEA800498065D6F2039A),
    .INIT_55(256'h61AACD30E6B89056D0935220A8C2488084401CC8E184910C0042310002BA6564),
    .INIT_56(256'h7EB9072090015829220924DAA015C502006C1117752A8562D8B1602957716324),
    .INIT_57(256'h0171C304B1B5000510262449DC91278F8DC00050B201128B2523511FAD9C5800),
    .INIT_58(256'h9FC181046E39453F2A800371CA3978222FDE516F256460A8C53151E8A4108111),
    .INIT_59(256'h041AC259B03DA071A05A44120E2C9DDFC8E580945042044DD552C1830011C031),
    .INIT_5A(256'h01451767B8219CCC398052E361CC0026F64D4100882402F3823FE0046D1FE882),
    .INIT_5B(256'hE802406237B01449FF165357924B7AFD1A7DB6DBF0D500814B821EC00115059C),
    .INIT_5C(256'hF6D297000083340E222AA2EDD2200D38B52E0D8D9698040246E4001201652F49),
    .INIT_5D(256'h00144085C020BE83580209DED210CAE5F314B88286FE46E26545B00403A9FA21),
    .INIT_5E(256'h9581860A83A0A04804000DAEE3E22181825780191492E30A81C84880C60F7642),
    .INIT_5F(256'h8B2B17C7B8FFD3405714FFD6CF134F8206201008830400DAE498DE4050102470),
    .INIT_60(256'h941402704058B2185922601F0018421A04281FC21A1E0804313B81DA38CC7405),
    .INIT_61(256'hB18FF10944E450FF37C3029A33A4C34EA462276CE339D032AFBD710B2429C470),
    .INIT_62(256'h7B8EC8319219B824F60A580DB8F4DF15AD082863B0BA82701164D508DE45AE7D),
    .INIT_63(256'h29E6B73808E302C410300E791A0E3835441C02F2692D8F25A50F0F2022024600),
    .INIT_64(256'h35B3AF2F1BB22FC9A0BE80481C2B10D383000713320001E7E400D4FA01B05778),
    .INIT_65(256'h07F5B358603BFB083A323EA61C489C52E96AD03823920552D3810205867A0401),
    .INIT_66(256'h5A02AEA4432A3A000C401B82DE13D1C82A395D0942D488177DBD80F001B16C3C),
    .INIT_67(256'hB70301C0A417200020F812C3600B385C39C257CD775582990862849110F321A0),
    .INIT_68(256'h9406A6A1C4AC19A3CC40C29900206895012B239D10A8230770A4320B42539862),
    .INIT_69(256'hFD6E71F2202008DF04CF81F15138B8093CE03EB0E85205E03A21C0B26E0E2037),
    .INIT_6A(256'hEE04038843C050000930404C4223E87CB9A04002D621903D3900B9353DC8AD30),
    .INIT_6B(256'hA2EA10C556ABE134357186381F360669DF0AE6BB84153C6068339699619FB217),
    .INIT_6C(256'h193221D04036441789602D3AC080862A6DE02308A5A0457F70DF431F02F1F015),
    .INIT_6D(256'h61939EC716822E019948A3073200DC732D9A9CBA440B63448924426FB2407038),
    .INIT_6E(256'h000000000000000000000000000000000000000000000000000000000000000A),
    .INIT_6F(256'h0011010701400000010000000000000000000000000000000000000000000000),
    .INIT_70(256'h98E502A15DC9942DE8F61100F7005C78E4F00200054014000000000000000000),
    .INIT_71(256'h2AC61B2CA8002A40A9EB204110003609500278C0000000000004AA2222010473),
    .INIT_72(256'hC8000000000002842A7A02B3890494514C284048C81145E013240A0B24A06501),
    .INIT_73(256'h13280000000A1807B80A8488588421488084F046650A2212850840800018B282),
    .INIT_74(256'hC43108843080A0A308F5A89A8D0000000000000401216A240016A20B40000001),
    .INIT_75(256'h54100344000041A96600080919BA804448448806528139A420044000240180A2),
    .INIT_76(256'h0000000000000000000000000200882808002048280268212022204000045010),
    .INIT_77(256'h001820201310015AB56AD5AB3A23356AD5AB56AD58A00E000000000000000000),
    .INIT_78(256'h13910800045080E21CB0000C6009439DB00A5B8810948A08B000012011535352),
    .INIT_79(256'h20F23322020C00400000022A22224411AFD6018A50F0251402F492A497220012),
    .INIT_7A(256'h0000D02C80C002151B185ACC00000002090514A8048648B0114C95B2B0054031),
    .INIT_7B(256'h842220151502FE0011550621820800997040040072F23C80000C9140C21A0808),
    .INIT_7C(256'hC4626285141610002242104000900420590664109241C8230A28A20A0509A12A),
    .INIT_7D(256'h3A46CA5C61224813FF83904B0822241042856501C0000000000000005209C44C),
    .INIT_7E(256'h31970EA0975009C894937280E0000055AB5970EA04A75004E460523A85048040),
    .INIT_7F(256'h28A048804812444344B4000841046832072489208100000008403D90006400A8),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_20 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_20_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_20_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_20_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_20_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_20_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_20_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_20_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_20_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_20_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_20_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_20_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_20_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_20_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_21" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h118A410AC59FF04BA0A0018F811AA591592AABC44D068CE324EB45F38E84FC40),
    .INIT_01(256'hE42881503F8A0011F019B000018990099283B20355206E19FD465B23D5892DD1),
    .INIT_02(256'h5624B70A5D050003AD12220014DCA1FE161040402548084D211BC8E15898A011),
    .INIT_03(256'h51029020140006EC00006264926465EC82D5481B825B139EC8AC50FF800C5208),
    .INIT_04(256'h1E1982860218082783AD64E70DE009942000041044008CD233488E15898A4100),
    .INIT_05(256'h08000060272408030080A000814008A00008309413000034048A910400079982),
    .INIT_06(256'h0C12290D000000620040188B23B040030982C862812081582001B9E582862812),
    .INIT_07(256'h10048321DC9810003833200000600C802D9B00CC68004000940004435B60C840),
    .INIT_08(256'h00622026110C08002040800A030B5508C88500000C02042FF080028898482C20),
    .INIT_09(256'h1E004104600B22E30094CA25500237040A341B006000404A928546020500800C),
    .INIT_0A(256'h982840010009424E00A000802000080080000104121084000804104827882002),
    .INIT_0B(256'hF8810000C44CB61F23800074617F8580920000C029A4B03133FC22C607800020),
    .INIT_0C(256'h611A2106312518C522E2802646176CF8A01D800B80000000809B954080002700),
    .INIT_0D(256'h11132D1F800003001862A06E15284719804820000000C9028509814880248410),
    .INIT_0E(256'h3C24C4008DD0A18100C0020C03207601C6A11105A3F848000A00619C78100E3A),
    .INIT_0F(256'hE8AE181C4B018A4F40D40504426AA167129342680011000501C0D26018BC1060),
    .INIT_10(256'hA667E5876C66724AB80E73231230A2484881650E4FA19191A5A6023325B78AA3),
    .INIT_11(256'h4CB19624D8847369E8A63A4AECEAA961FB7093D3BA6B676B3B9E8FDFACFBE5DC),
    .INIT_12(256'h020838A40DB38092C0E42571E6A8E381B0C1F4020DF507C61EA8058EDA041515),
    .INIT_13(256'hA017CBA0C556A8C594396031948CA18065B474E40AC2B60F52E244C00214D47E),
    .INIT_14(256'h4048F0C84A585460C9242A1EC2A6C1486A531347E5B4B05C040CA041648ED844),
    .INIT_15(256'h6E5A647F827B4D4B541943969C80B8A939C2B2C460A7852065B15529A6D1C8A4),
    .INIT_16(256'h0894A11B457A2179B042D253C8C0441386A8A440051A10A81A0CFCCB4C8FE0D7),
    .INIT_17(256'hCCE34121810489B9670C28C2140E2D86310C920FF041785C3189B12ECAC23238),
    .INIT_18(256'h0E3B5AA03240941B02D09C31A8FCF6FCD46F630B284559EA60482978B05B0B05),
    .INIT_19(256'h1266031B178754EF97912DDC242D22D5C0BD2CA98481AF5B902BE0E62E1C7876),
    .INIT_1A(256'h7EED0B1935EEEDB390CC3DD4EB2B0DE72908EC996B4E650308AC6155FD08CCB1),
    .INIT_1B(256'hF3D9C90B26B0D19C46394176EC3F2C93BCB5FBCAA19DC3CCB4EEB4793322E307),
    .INIT_1C(256'hA8160A385601D84B554E0275F99A6675A8B24D0C25D75704C9A0AB281308F7A2),
    .INIT_1D(256'h479F9010AA01C70257CA268AFE004368053D450E919291200188AF686AB269A7),
    .INIT_1E(256'h68C69CD1AB76A4AF1A58133D281C70E70CEC0ADA3CD8B86379440D04486D5BC0),
    .INIT_1F(256'h8F014A3991286139101054B883C9B2CD5788124C6F65121DC1A05223D68631E7),
    .INIT_20(256'h0125E12B15525D9821AAAE21A779F06D256C2E1CC546470DE9CB8BB3BD5CEED4),
    .INIT_21(256'hA6A565AB76A1DB7AAC7399B46EDDED7AD0B216E31AC26F5D6755E58466BD6160),
    .INIT_22(256'h1776EC5F16BA9291F81DF9E3C31E13D349D0124B62CCD817525A44364726C347),
    .INIT_23(256'h144D868020298B0548D664970FD5916B55458B59E12BB46A174A402ED1AD774C),
    .INIT_24(256'h4A8895121617A96C6085C57B3D2B433B6403A648A9105704792D0DF7CE78966E),
    .INIT_25(256'hDD1633C9C8CA1CA298623A2EA1DEEBDED6D88D4A54DC5937A14897D538AF8289),
    .INIT_26(256'hB3715F06A8F8A51094BE22D045700F6A27C62F41195C5533005428EA8494AD85),
    .INIT_27(256'hE0B206D452F2700C9554DD42DD68692A97AD75041851BDAAB9003DF38004A105),
    .INIT_28(256'h4068A0A5378223BCF500AF2D3741728DA2866A58A3886C7B496A02A721A7942D),
    .INIT_29(256'h3109A9FDE7E26B465054306A18677022A0C802B855A8C5804C0C300184182183),
    .INIT_2A(256'h00408220064FD01D280908521024210089340892488A54A952A531CE6E0455C1),
    .INIT_2B(256'hADF25697B1A479389563163D48A95139572E3EEBE2B92D6112EE22050BB2C54A),
    .INIT_2C(256'h8D30FCCE0370BCF708B262EA1DAF8E8D57A2F1EF2965260851F7FDC454CF6576),
    .INIT_2D(256'hD534441D66A1861636A1546CD1A92CE27028C308502C807753964E654D24416A),
    .INIT_2E(256'h51832881B440AD0C0607E350C30C030C0699010E840C3092A16891653292205F),
    .INIT_2F(256'h8A6C7CD279E471046E72309E3764C9B8F00A66CD186EAC5E1C0EBB9D70E50413),
    .INIT_30(256'hAA9839AE70E38E4A34E060BC5E3A74CCC145150B844208E900359650D1B6F585),
    .INIT_31(256'h43C7B319B3816C32B636AB863AB86C066987B9D4FC88401473664FF111897619),
    .INIT_32(256'hC00015C66BBB6C00087C0400C6321A3C61F3963EC7AB337020B2E13478C3EB02),
    .INIT_33(256'h436FB1975A810955022DBFC44426F645FBC2EBEBED39F03E254151B1062A9900),
    .INIT_34(256'hEF688A822ADB86E253A7BCB3D28A15130C57FF3C6F88BDA53051C806099EBAB9),
    .INIT_35(256'h180264C4BB0CD54C1C9860341907004004183C04382186030C02F68C29680B77),
    .INIT_36(256'h8631C50C2F6A44F0C14275E831C2A058F6E2C74C60A120C90B19EB24E5672186),
    .INIT_37(256'h55BA66040E63102AAA9244098600C301860310649EDA8C6831E1191C593214C0),
    .INIT_38(256'hBD6C9704C965FF4111DAC248E971444AA26968C8A160C1B1444097A6C66A47C9),
    .INIT_39(256'h0612F1B2596724474A60BE0F200AAD4445450519D05E44066320B539A7155350),
    .INIT_3A(256'h194C872966DD2E1009207588DA642F7910582EB1030919E1553F0539B86F5B00),
    .INIT_3B(256'hBC5450440C34D1D63C5FB0260CAAAC78E156606BF265257B082F58834D5A7720),
    .INIT_3C(256'h9386AA12083A8A013E67FFEF07AF61B3819B377766163B140E546CA898B58310),
    .INIT_3D(256'h7799500419EF24681B8B16ADC387A0806C2D0A6457C6867817E0A8A060628895),
    .INIT_3E(256'h85DB0E5632CAA80857D0F9B20909BE2A26F22C0684F51A4846042A583C4F7493),
    .INIT_3F(256'h510375728908A400BA7D166F89932A2C4453944834C2B382C6904636E06466B3),
    .INIT_40(256'hD51402A8A04A92DC198A421945111A59A86F1C295D56D492C5102339D340A963),
    .INIT_41(256'hED20282144100C560010AC5A675DEE8A1A1919A78293A177638A2089AC758AB9),
    .INIT_42(256'h60141F090A0AAA0014D222AD85EC7AAC157AB756F0C6670C15A666A9FE589124),
    .INIT_43(256'h553DF99755AE6389949184A284A6400AF7831F4592D1521EE3090283EAA611E5),
    .INIT_44(256'hDAA3559530FC2A8BE754E9AD57DE9A62F30A1A17CAB83B8764426F8B538091C8),
    .INIT_45(256'h91B80D5558100AB6300B1A0000023D0A1D7397985AFCCB9E151E19FACDC20249),
    .INIT_46(256'h230552782062C15BE682AFBCC79C824040B45101203BE141825121F56745C8D0),
    .INIT_47(256'hE8B128CE05A874DEED8D6D929812A287CA36C531BCDB18D5E005C9BA21510131),
    .INIT_48(256'h344B8644D93A65C324D83462B555AE615DD69152D432BF52EBA0441EB5141821),
    .INIT_49(256'hE4B8E3D5CB933C5677912AF5AE52521041122332ED54C207E63E46B7BD5A5421),
    .INIT_4A(256'h19F074E9A3CC28CC8009C657B5C6B67B4E6212725D03A4FBFA0DC11A15F08F86),
    .INIT_4B(256'h9BAAA554FA7C2BC1632A6F72EB7B9553AFE15AA428B0257880D1E6C9C59F35BF),
    .INIT_4C(256'h64964F1424395F5C90056FDF7A6FD612B315C84140006FB74F700553AAA64B5E),
    .INIT_4D(256'hF1FFFBC68D27FD5A47124009A9ABD69646D10DF541BDDD0920C1787FB86407CC),
    .INIT_4E(256'hB2AB5649171560202A18A22BF18A22A4804CF910FDFF0D0F88C05AE9CAAB0D1B),
    .INIT_4F(256'h165CE2280C6210C642AAFF06289920B1447178F71888CC94B88750A52C0D65B3),
    .INIT_50(256'h5CFF95FACADEE8101B6034790B111B643B483D5A305E7674FC510C060760A33D),
    .INIT_51(256'hE59BF07DC0BA11FECC60B64B3A7E0F3C9CD10FD92428DE356882D61069510E51),
    .INIT_52(256'hFC9FFBD6C53AF98BA8B7F6852B79020D55A68EB29E5BFA9B0AD43F14433CB060),
    .INIT_53(256'h588C0EDE9E4EB7F75C47FE1B1E48F793D36A7514125C6509525768790959D417),
    .INIT_54(256'h2E0E20F316A0F5C1FFFDFF2AB4A65EDE4EF72C16B2C8050CC40EC432A0835DA8),
    .INIT_55(256'hF93509813D2BB0D4380DB7B9D5C40A96C6696FD580CE92491422DB024A66D803),
    .INIT_56(256'h2C72169554A949C2CFFF851258A8D3992796BBFBB62C02236E5CBA23AE046988),
    .INIT_57(256'h01150F8292EA59B24A931012F64061212646C84DF621A0696225A2F761E72E96),
    .INIT_58(256'hD57A0E5B27F90B9A1E60193FC85C382AAB1F42BD6B7869CB10AA65489A36304C),
    .INIT_59(256'h66C0100604602960D32C06E0502A0D52A24011E6728A0C4655010DD1AC033260),
    .INIT_5A(256'h5418914E940E044008E8562500470968AF4180624048E401D84314001069B9CF),
    .INIT_5B(256'h855B73685155B5601B408A0020010843093492498AD4418E08806CD94180CD91),
    .INIT_5C(256'hD05C11011E4430A0048112298042A149C82210B594510CA49103C45279A82200),
    .INIT_5D(256'h2202074845018CC4E22B10F50C074308746088303F2E2C6476AE3206AC469C0A),
    .INIT_5E(256'h0811470080C0B514C700B02289520188470010085485182443E460A434420A03),
    .INIT_5F(256'h224244406C85C460110CAAA3AF9A0CC308296640A4232B0226D3164482090A12),
    .INIT_60(256'h80132C2412E8FC150DC2C38BE92C0A2E146ACCE81D114D403100109D12842061),
    .INIT_61(256'hE1ADF31FE5F47037FF61221A76A5805A8809C2544A1098248495004DC07894A6),
    .INIT_62(256'h4D3B90355C81AC7F1EAD8D8A51804A9A16004002250B142400447D4CF853FE09),
    .INIT_63(256'h66550AA96F5B08052521C609CC5082CAF7CD562F1CC652893E680DEF80A85B54),
    .INIT_64(256'h0A0085A204A408E000160DA00404D1008002A5414662C0018B15B322AC48AA91),
    .INIT_65(256'h64E0F5A8A46E81FA02B00AEFE148618E242209575E1C42490881BAA60010C151),
    .INIT_66(256'hB0BBC6BA457C3701604408F29648501538C9C8819B41CFC808E23B28067051AC),
    .INIT_67(256'h8997A04AB4CDD60AA34E30559E070850168C82AD009C0BA10E3AA7E3726ABC91),
    .INIT_68(256'h465A360993630220D022311251624EE5E10CD1C63EA498C192D053ED86B1A09C),
    .INIT_69(256'h822C383756402301004187344A8B1F21C440AD0835908AC87331EA95970D52F5),
    .INIT_6A(256'hC21621D554D7C8044DA062E42276F8899B5546125FB2B51F0A21FBC20895250F),
    .INIT_6B(256'hFF5742E7C5CFC727B6BF466A8DEC56A8164C03395903CC71E8EED21104038880),
    .INIT_6C(256'hAD6CC56B1B1194E3EF54292AA949C132B8F2BB980F75698FEAED3A962ABF9F34),
    .INIT_6D(256'h866F5938AA4443C0381B30270B33342A6A711288015B824F16B5B9544D0D97CC),
    .INIT_6E(256'h000000000000000000000000000000000000000000000000000000000000000F),
    .INIT_6F(256'h0011110601400000014100000000000000000000000000000000000000000000),
    .INIT_70(256'hD6B73EFBFDA4EEBDDFCEEA30B228E4B504C80895554040000000000000000000),
    .INIT_71(256'hFFFEFB3DE801FEFAAFF9A7FFF706F7FFFFFFFFF8000000000005DB33333D9DDA),
    .INIT_72(256'hC0000000000007F6FEFFFEBFBF5DF5FB7EFEFEFBFEFBFFFF7FFCFFDF7FEC6FEF),
    .INIT_73(256'hB5BDF000007B7F56FF5FFFFFFFFFD7EBE3F7F6FFFDFBFAF7BDEF7DF0001FBEAA),
    .INIT_74(256'hFFFBFFFFFDFFFFEFFFFBEFFDEF80000000000004FFFC7EFF7EFFEFEF70000001),
    .INIT_75(256'hFFFFFFFEFDDFDFFFFF7FDD7FDFBFFFFFFFFFEBFF5FFFBDBF6F7DD2806D03F4BE),
    .INIT_76(256'h00000000000000000000000003FFBFFBFBDFFFFFFAFFEBFFEFFFEDEBD75F5F7F),
    .INIT_77(256'h5F5FFBFBF7F77FFFFFFFFFFFBBBBBFFFFFFFFFFFFDFFFFE00000000000000000),
    .INIT_78(256'hDDFDFAFF79B7FAFE00F0001FFD1B6FDDBB1003EEF7BFBE17F000077DF5F5F5F7),
    .INIT_79(256'hEC033FFAFEEBFFF0000007FFFFFFFF7FFFFFFF7DEFFBFEFFFFFFFEBFF03E002F),
    .INIT_7A(256'h0007FFD9FAFEBFFF703383F800000007FFFFFFEDFFFFDFF6BFFFFFFFFFFF6BF9),
    .INIT_7B(256'hBFBAFF7DD9DEFEFE778508000220FFF5038007FFDADFA000007FBFDFEBC07FF8),
    .INIT_7C(256'h4FA7AC9F36F73FFDFFDDF7FFEFFFBFFDFFD57DFEF7FBFBFBCF3CF3CF3D7FB77F),
    .INIT_7D(256'h6FFEFBFFEFBEDFFBFFBFE7FFFBFF7DFFEEFFEDFFC000000000000000733DEF1F),
    .INIT_7E(256'hBFBFFFFFFFFBFFFEBFF042FFE00000FEDFFBFFFFFFDFFDFFFF7D7FFFBFEFBFFD),
    .INIT_7F(256'hF6FAFEEFFED3DEF7DFBC007FFFFDFBFFC03C0005DF7E00000FEB7FFFFFFFFFFD),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_21 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_21_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_21_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_21_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_21_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_21_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_21_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_21_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_21_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_21_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_21_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_21_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_21_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_21_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_22" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h13AC400BD50FF9015C4503EA01188450182ACCC70D0428FC248242338E04FE70),
    .INIT_01(256'h86B87588AFAC503D413AB677CB9B967FC316D25B442F7F50FF0832A117AB3FF5),
    .INIT_02(256'h5EA037480AE228039F7F6BBF3CFAB3FE9E59401F250AAE805233E015C03A4410),
    .INIT_03(256'h70EB092B98A006AD9DF2E6E59FF0C5B486D10ADFD01B820C88BD50FFA01D6200),
    .INIT_04(256'h184CE6C38B0E2C23DFED77E79F6A7FD6212405E0402AE805204A915C03AC4505),
    .INIT_05(256'h2A4558E024340017C8004014D84028A200B030002300133420BA901D55701E4A),
    .INIT_06(256'h081347090282B5620450188C730082838080C06016B2A5000801E0C18606016B),
    .INIT_07(256'h3686E3A1B888280AA811101554FE1AA1121C12F048220AACC2A1144843022A40),
    .INIT_08(256'h00629876910B7420296C08A8C38BF198CCC580020F02114EA0881289A04CB8AF),
    .INIT_09(256'h4A3041C06932EA91C01108C499C82D0C0C7D1708F81150E0C38984020084040D),
    .INIT_0A(256'h8C40C10904C041CC04A1A882216D009C820000A443108040BE14000A020D2204),
    .INIT_0B(256'h2A8B2AA90408C53E216C47252171A9C89A5550258221DB05818E06F795540E20),
    .INIT_0C(256'h05028080021710BC22024C2798C3EC830050B31E90520084B0814751800A5782),
    .INIT_0D(256'h450C4F5794142A0AA373B80C1AB5233091001EA450208902804942808832C72A),
    .INIT_0E(256'h3DF544025E60C1010216080847A605B1242650C1EAFA4850A82A8DC760A44922),
    .INIT_0F(256'h6BCE9BC60B584055C711A9455626E00F12415A1CAA632F24E8C3D60015AD9249),
    .INIT_10(256'h09918003B9900C902402944890100366E468F05190221097A422439326122991),
    .INIT_11(256'h40BE0CA2008287A09FC040242542046084920314200081064001184043734C20),
    .INIT_12(256'h1D906CE42C910010D1D58040A38E03C2102A0AD65D2501C79EA8800A4924024C),
    .INIT_13(256'h02840800840035AD478E7A07A2A4811450844187A60A23019B6844C0240AD040),
    .INIT_14(256'h44CC2AA000802245730C061014C5001D604801A011C0594C0220B05A0420D100),
    .INIT_15(256'h1093B008A46B0D032A914117058FB4A050014285417284136CA9B0E990740F50),
    .INIT_16(256'h004C980042A011ADF0204D316EC0891B640862C30082104212662312540128CC),
    .INIT_17(256'h90D967114144898125000046190A0883C4059059A10162DE351840124544020B),
    .INIT_18(256'h206B36012760D8292C800890E00A86060C0805086810C22378C22EED28090DA0),
    .INIT_19(256'h122A08B817BB4C683FD015950029801B9C4805D608C1C0302276B93605238BA3),
    .INIT_1A(256'h5CC9090A4A0CDA98C4610880260BA8D0D07C043B98C00CB91088A5CC748374B3),
    .INIT_1B(256'h6B5EFD86A6EA88848C138311C3C65A29386E51A6249ACE4E884D80212C338B4E),
    .INIT_1C(256'h2A0799405544922A45402201F01B422528011092FF67026647C498AE4136B63C),
    .INIT_1D(256'h960780499001C25C18181A88000243618352891A618CA100C32A6422B9036838),
    .INIT_1E(256'h28EF3680BA6F216710A82335388A7A23F8B4865A241090C4394A80C208611C1C),
    .INIT_1F(256'h8303C838D108B10B4114D8A0C2DE924D30CC5A4F89615733C4695021B39E3162),
    .INIT_20(256'h0361E02A1956478A29EAC42120A22621C9660A044A82C608B3D399B1B4509688),
    .INIT_21(256'h4B63891E39A08A32A8E9100630E988A9C02804B7A242197D2444411087B54030),
    .INIT_22(256'h9272085A528AA2882FC805C0258206898002206146542018025444E2390AE742),
    .INIT_23(256'h1E07C162353884C3F03600E061CBCA3B4548A83E80A90A58074A641ED02C474C),
    .INIT_24(256'h4C8035111A7790EF4006B0D465BC915D84156844C171540055650E17A0EC4C38),
    .INIT_25(256'h854D3A8931C608203444BAA0C4AA4970416405C2D4D459E0E8C30D4480188456),
    .INIT_26(256'h0408DD0612D467B0ACEA01D8BB929DC1CA40094A4241CC3940840526025D1109),
    .INIT_27(256'h0202CA0605E6E2268C55B5357F37A67F33DD244E0689C0CCAC20B2A38153059C),
    .INIT_28(256'h9160282103A021A07701090807431EB620828808E110C86E89AAA9A64023940E),
    .INIT_29(256'h350CA090AE7C08401744417AEFB620227C012D5A35B358E800B4D06082004093),
    .INIT_2A(256'h20212B2E82C64A62A71D082A10F421B1C96A0A97AC9F7BBDEEF785278824B3C1),
    .INIT_2B(256'h2D824495A1A4711ACD21161A44A849193148278BA51EECA1400D02121680A0D2),
    .INIT_2C(256'h8768ED08804B6E07256E06120F83ACC49AA84E3100E023100ECA0014C010677E),
    .INIT_2D(256'hC4D6AC1948958BD2C22933A5C982CC828628C5C9702CE92F59192A59588C007A),
    .INIT_2E(256'h4101A0A05048140884A214028317071785ACB809802C5E949909106425152C49),
    .INIT_2F(256'hCA48E246452AE90002F09889294089002E00428430459A4AE3C1AC6210C8F086),
    .INIT_30(256'h121464C6307598368B613218C8151CA06304B11812C4084EC894924CD01CA501),
    .INIT_31(256'hC6C1CC063C836C158E298962109624D063AA6488C17A6A90AA14500610802EA0),
    .INIT_32(256'h482A93B022220A802F4EE000CB080E68A0BC425641D914C0A3AE309C81412900),
    .INIT_33(256'h1CC2AA82829B18CD032100402D668740DAC86FA2ED396027C440CBB42C01ACB0),
    .INIT_34(256'h88432A361A907C051BA81A3352345F231862B75449B600B0238180D82107D190),
    .INIT_35(256'h2D06A2401740190A5238B83449446E000C2B82E026218B83170640082B0DAA60),
    .INIT_36(256'hB205C98C258A1350D1C0292A10460B4221C2020656A1088CD6026992022A802E),
    .INIT_37(256'h45D05CB814B2482AAB8442098B41C5E18B41002148582468108509082B201045),
    .INIT_38(256'h81964F06DD45502D0172DF4C49345048BD0001FA00FD2AF45058C2B5443248C0),
    .INIT_39(256'h19071E1C85267422C60269AE8002A05047FAC508520BCE806982A0D41A82C750),
    .INIT_3A(256'h18C1996292954360A020F0A042D2200810C8AE2421534E25494B1408244AC104),
    .INIT_3B(256'h046AA8029E05A9C4982091A50EAAAC516053B06FF38404F0E1AF1267073B53B9),
    .INIT_3C(256'hC02D88C0088D551308017FED0B1349C04089100012AE16B0217322EF0D900836),
    .INIT_3D(256'h1681900AC046186807124802013414901A62962026E62083877AD5510368A094),
    .INIT_3E(256'h4450064E04120084A2C0B95B014858122B8B6402B8106C1AD009B25854937487),
    .INIT_3F(256'hA92348F3A100219D8A3D11188410381430708D0820530C829641C21444CC2526),
    .INIT_40(256'h5ABECAFF5902801FA1A2EC0951409523200D544445EA4012D14038D816A1048A),
    .INIT_41(256'h29313024C54011125A42887949440880247309400A06B447DBA280C4204C205B),
    .INIT_42(256'h451558980A066A1695DC8420981CF3222084A99430000608052022A860243044),
    .INIT_43(256'h1438E812CD2E06091080C047F5447A0633801CB43191540040C146A062B604C4),
    .INIT_44(256'h01A445C20C534E108354AD344F979AE2C9A30A06C810157202104B0A06B40048),
    .INIT_45(256'h8A3805535B680AA43ECA52785E21A2D934402D5F59059042479041006A08476A),
    .INIT_46(256'h62C3128F9550F7109F895388C104A1A14C6BD1A6442A480042B3A03D4A528510),
    .INIT_47(256'hA181B4640B4C3E8085C5115200433AA783CC55992EED5F446F44399C21C015C9),
    .INIT_48(256'h0C8AA7C9414A041374E4E019E84CE8DB3B1EC2A22A442902CE231604BCCC0232),
    .INIT_49(256'h7A264C0E8D11024421A756A3A74E267D01048611BFEC548207A878880696FCB6),
    .INIT_4A(256'h069101A1F0AAAC2800062137180918A103A60245788104AF8E49F71C0D860F52),
    .INIT_4B(256'h86A220782E2603E030CC2A5009087166888ED3353460092870901A48E0016D91),
    .INIT_4C(256'h44B2904E043255A8C60C330050A51410211A5144818464225FB480DC48E64A3F),
    .INIT_4D(256'h2137E540258655FF6502E1C02899C0E0E249050348A22179226542A508040084),
    .INIT_4E(256'hFE03721C251306B82F1A282B61A28284820C7A1A5503F2471452002145A30B10),
    .INIT_4F(256'h04C4C2D42C681A264A625F06E8E576F4507910979F08082D548301873C37CDA0),
    .INIT_50(256'h404DC0FAE246EC02D034BC738B2B0FACF4C338C3270B1E70ED14114A0022C1FC),
    .INIT_51(256'h4026D07349803816F1A0B2270251BC0891D0806990411F3E2A1A4212311436C0),
    .INIT_52(256'hF3B2FFD4C40B01F3A1DC00300F078204362D4E2500F002D475643B4504091002),
    .INIT_53(256'hC835824240B4A05711030C4A00842F96F0467AAA19D66F8350427680017C82A6),
    .INIT_54(256'h8180B9C01E0C8C33801035C8F14217240555C46475F44FF0D00E5071FE10F450),
    .INIT_55(256'h77155638A022A4780C0B8710D0050A0C83344115041F8279041301033CEFD344),
    .INIT_56(256'h3ADB935F5661F0F9C4D0D102BC20B10895938E9823A84752664C9ABB85406920),
    .INIT_57(256'h11410796926B18BB6A51181C524840102C0085DDA0032841E1A4B466C067A656),
    .INIT_58(256'h1312837901E80880A045880F504C784CC25002981978488FE1AA624E983037EE),
    .INIT_59(256'h26C29000041122014A0420E9010C89530C442C045481A61A0344CF402C435084),
    .INIT_5A(256'h3008144050B79091006A4F94880389506810204441090D21429214595523AB0D),
    .INIT_5B(256'h0001A0084440B440920C478284050812534924969084080A0A0160896C808165),
    .INIT_5C(256'hD814140012C7BE6A020302882701814C182818000930A074951770800F98280A),
    .INIT_5D(256'h2142BF45430424941CE25113010740F5B420A02025138F8701A69A018CC1800A),
    .INIT_5E(256'h0D96E32ECA10A3546713102888D20881810015694D91094463A202A414B00241),
    .INIT_5F(256'hC38385B0A5B94001140E66814E0108022F496242A42119028483A004E2892A63),
    .INIT_60(256'hC65D630461E987094673666286145817B02805A6A56531250121181202AE0281),
    .INIT_61(256'h4008C228552030A24001261524603011B43E706A0A3C1221842D085C422C1484),
    .INIT_62(256'h0000142D4C4022291F048461409006860000D522A002C70501042F27404E5071),
    .INIT_63(256'h703D5DA72546011942D94A5BC41A9442CE1AC3A563923AE1B64000E8C0C0E019),
    .INIT_64(256'h360A14A3CA258A60546264E6A005E30600058CCB7A069A048C05AE19B86E0894),
    .INIT_65(256'h4406113D82289420B8204092A840028374E8C0F17103024B04404A675048A651),
    .INIT_66(256'hF40192808C1CB60334603A8A92001002DD29E88A2B10808913B4137801909408),
    .INIT_67(256'h884329620454C106296930AE1D504022109F0188C3890E3BC300458062F08050),
    .INIT_68(256'h040A4AA68B1F3263D525F1104B224AC668E112C032831FCC8A15550C1889AB6C),
    .INIT_69(256'h181F100490B2090882C0D11583800719E1639C1E011248C29829A88B8742A063),
    .INIT_6A(256'h00940089006240203C040320607008008A64400202F9D3633288FA40202AF283),
    .INIT_6B(256'h0E4AF014DCEC8424250F810CA534AAA2CF6C9C6461B20271A4E3E63E86154CD8),
    .INIT_6C(256'h9D1F74D39BDF2003845029228042E14188B21028AF2841030F0D3A124A604C54),
    .INIT_6D(256'h862C01382920413E0161220B22990C628C08D596AD4DC8481166104A258D87DB),
    .INIT_6E(256'h000000000000000000000000000000000000000000000000000000000000000D),
    .INIT_6F(256'h00041457014000000000C0000000000000000000000000000000000000000000),
    .INIT_70(256'h8C63BA7AD752A2DA6B3C51D04843645A8A600345415440000000000000000000),
    .INIT_71(256'h7EDA5B34A001F478084203753706F65D7EBFF8D8000000000005FAAAAAAD5539),
    .INIT_72(256'hDA00000000000376AEFBCABFAF55D449683A4A79FAC90D3413F46F4936606F6F),
    .INIT_73(256'h97BD600000797B559355FFFF7FBFB768E1D6F6F7F59BBA739CEB5DB0001FBA82),
    .INIT_74(256'hE7B98ED5F5FD1EEFFEF7EDFBA780000000000004FFFB7CEF3EDFAEA770000001),
    .INIT_75(256'h7FDF9BFEF5CFDBAF776EDD7F5FBAFEF4FFFFEBAF5CBF3D1F0074D00048039436),
    .INIT_76(256'h00000000000000000000000002AFB2DABB51FBDFFAE3EB3FE9FFEDEB5559155F),
    .INIT_77(256'hDFDFFBFAF7F73F02050A14281911050A142850A140FDEEE00000000000000000),
    .INIT_78(256'h57FD03163CF7FAFAFEF0001EFD5B6DC03B4AD8EE7397BE0EF00005FDF7F7F7F7),
    .INIT_79(256'h75FABFFA68CC4560000002FEFFFFF557F021DDFBFBDEFFDF6DF4FEBFF7AE003A),
    .INIT_7A(256'h0005E2FE7AD2BFB7FFBB7EFC00000006E8AFFDFD7456DFAEBFC5FFD7ADFFEBF5),
    .INIT_7B(256'hB63AFF0444DE0086465576EDDDFF7FBD7BC005FD7AFFBE80006FBFD7EBBFFF78),
    .INIT_7C(256'hAF575F5FA4F7FF79A26AF7FD6EAD9F4CFFD66CBAB6E9D9F1A29A29A69D3B912F),
    .INIT_7D(256'h7D8EFBB8E53A5FA00007F34FD8FEEC3F5605EC01C0000000000000005BBFEF5E),
    .INIT_7E(256'h7FBFF577FABBFFFEB797BA00E00000FFB5FBFF57BFFABDFFFF756C7F9D258EF5),
    .INIT_7F(256'hBEAA6AE7ACDAC5D74FBC003D7DBDCAFFDFBD9925D75E00000B5AFFDAFF75DDB1),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_22 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13],\imem_rom.rdata_reg_1_22_0 [12:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_22_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_22_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_22_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_22_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_22_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_22_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_22_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_22_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_22_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_22_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_22_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_22_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_22_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_23" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h03AC430BD496E94BFCC503EF831A85F158290025071C12001B22D4020A630040),
    .INIT_01(256'hE2B8F5D895A4503DF03BB677CB9B967FD397FE5B542B7F496E4E7BE3D7AA1FF4),
    .INIT_02(256'h5EA4B7425FE62807BE7F6BBF3C6EB36E9E59705F210BAECD732A98F5D8BAC421),
    .INIT_03(256'h71EB992B88A0066D9DF2E6E50FF4A0FF84D50BDFD25B9196D8BD406EA01D6218),
    .INIT_04(256'h9643E6CF8B3E2C27DFC553029BAA7FD6212205F0003AE4D713498F5D8BAC4205),
    .INIT_05(256'h0A031CE86434060F08821614CD4028A022B83494A302133424BA951C6605E042),
    .INIT_06(256'h0D1AFB090209939380509950C31048828182E04A1790A108650138A5A604A179),
    .INIT_07(256'h3104A365FCCCC8483C51701332E618815DE0C3034800099C82810B8907F3C040),
    .INIT_08(256'h0062B866018A6C262D84A9B0838AB358C89940421562015A289C02F0A8583F60),
    .INIT_09(256'h42305138E422EA8185118884B18A290A4E7D9708EC195842830D370922C484D9),
    .INIT_0A(256'h2802618F86C8010A044120A66128608DD20105C8120086309C882048378E4085),
    .INIT_0B(256'h2AC32665044F06DF017D6755117FAD5C9A3338FDBBADFDBD9BDF77E7DFC43CC0),
    .INIT_0C(256'h661C219733271869C2E68626FE9BE6F8521D803AF9C0209E8083575814465392),
    .INIT_0D(256'h411B2F14DC8432099FE2860A5FB52318914A3E9029509B8085A15BC9D420C39A),
    .INIT_0E(256'hB4B30400DD83198100FE098806A677B9CE641185E293CC00C8267F9C041ACE76),
    .INIT_0F(256'h181AFC614F8C2656783C112DE00EACDDA6836268992B818479C052781EBD905D),
    .INIT_10(256'h800CC8712791C0C060D6305A79C29EC15165E8060520059AA01260D460DF502A),
    .INIT_11(256'h0C7C59EAA6840096D6888FDD7651882EDF39C679B5A15A1E4D74024A052E1088),
    .INIT_12(256'h21272AA63489F9F4E54CE8C9E84509720C8300071F0A809E30009A0136A6E980),
    .INIT_13(256'h4756993BFAAD7142416409062E859502D8B9F0514048C831800D8029C239A92B),
    .INIT_14(256'h77D3C1D50821246912B54098410C28880850724F078245C6B486F9DA2CE00C25),
    .INIT_15(256'h84384E778EEB6D65D071E09EB0D430F01099213A000C6A08AB8C0C4B8265C0E6),
    .INIT_16(256'hE740C104C8601C8B7D39B01F41D4412D966EF4012A2D3CBB2F82A80709CEE3B0),
    .INIT_17(256'h298133A26AF16F92C63543C7FA52BD920EE7543B8AEFF80C546A81AC0712448F),
    .INIT_18(256'h602FEFAC0C377A05D7A313A1F858408583F83160768A2C76C438A1F7FE95E6B3),
    .INIT_19(256'h7B40580F1863DF5A7FF0626086FEC56666209BD1629B8AF98C97A13A5C501BBF),
    .INIT_1A(256'hB604ACF102E44010AE43888E3E89831A7C2F513F0C66809793D208816E2A62F1),
    .INIT_1B(256'h87A052BE1AC3A0A7065A5815202B42479060FBE3B093E26022C40495067C1AB2),
    .INIT_1C(256'h0715DA9DEE92C1862AF20B1CF76B892FB4E049DB7B88AA0E4C99FE599D8806C2),
    .INIT_1D(256'h3E6003BC0694FA99B9AA80D60000B929B742034E0DC08D5849BDFFE9387F2083),
    .INIT_1E(256'h85922D1AFF4217FB8E00629521CA652CE86E265BE41AB55A3490859187A93800),
    .INIT_1F(256'hE6169879D55EBFE9CFFB3905FED30B71FABBB747F551933CB6A1E727896F1B67),
    .INIT_20(256'h5B6FE8300F7BF6CD35FAD129F93788ADAF58EB4C40EA4B581DB7E0B3B556A28E),
    .INIT_21(256'h8BDF80B31C4EC71BDCE1B8216644A2070BC17ECB07A9089B904D958235BE5EA2),
    .INIT_22(256'hF7069DC373406208504E4FF27B493764312018014FA16C500251543781CA116A),
    .INIT_23(256'h3CC3E00C27A4889040165AD40272806C4990DDF392AF2540187C7C52635CE55C),
    .INIT_24(256'hE8A0B6ADEEF7AC0D232703C5ADAE0E71BD02897282DEA54D531FFC1F90F43CB9),
    .INIT_25(256'hCA6238E9845DCCFCBF60B6AB8481DF556A0B78E57B83EF68B7E87F460A708004),
    .INIT_26(256'h015B88D7C5903D2345B3D864817C18688579157822C0C0D197CA21316B7F0230),
    .INIT_27(256'h072A833029D93423E06A848A7EEABFFEB0D01C2AA813827170FC013BADA8A095),
    .INIT_28(256'hC164344243B2CAD627EAE08C8CF818C0BDF3E7340B12DCE8236A305E14CA879C),
    .INIT_29(256'h91338544E28FA8551F6180EA647AA037FE53E00D31F12002118C396592596583),
    .INIT_2A(256'h381610945E24514020AB7B52F58DED0AAF517A750FB8E1C9930E100A400780D9),
    .INIT_2B(256'hB100064AF3CCF31A3D37EF586348C01BFC8E7ACBF7230B61A15428ADB2C0B945),
    .INIT_2C(256'hCF6BCCE14977ADCF5E02485207F3EFBBD4BE0085F46E8B7FA008A6E50306559E),
    .INIT_2D(256'hE490FD5CC613A697D32BFD86E0901C520088D30BEBCEE1E16F257CE5C1036BD8),
    .INIT_2E(256'h41DD20EE1061641EC0770003634D834C839C1CAC361D36B422C48768F0A51815),
    .INIT_2F(256'h73E05754A6346726CBF7FEBC3D618B0826046CD71A53E0428B94A80B53468C37),
    .INIT_30(256'h2456A0D698C9B50F19F1209C40373D2641148F381C55F97BF1B4B0CCF47E118F),
    .INIT_31(256'hDEE178906FC8A6358721B90F9B90B6A523A604C5940955C02F4EF55081D32EA7),
    .INIT_32(256'hCD98401CFAAAC0000000D660D6972E92A18E4E96617B08C0A8A0608D25433B91),
    .INIT_33(256'h3F2AA35AD26F9A01A0F3805F152F7D189964D6A802AC0930EAE83BE49F039C1B),
    .INIT_34(256'h19617A9381DA361F3ADE024AE8406D158A497F165089A09570DB88F8AD3A1400),
    .INIT_35(256'h990E70E99743922B701A68363D660D660D5E9516B1B1A6434D86450C6B392364),
    .INIT_36(256'h8F205DAD41021018C1CF02703BD61D6461BF5EC55133E4D9E6906384C17218E6),
    .INIT_37(256'h60C1DEC0AB2082112BE0E1C1A6C0D321A6C394748478C52D1896AB839B69D033),
    .INIT_38(256'h361E0E26E15D11B2047313EE7F1F9AF500E5B5BB4BFE3AFF9B609E53E21F6888),
    .INIT_39(256'hF11AC1D907E7CB5322A05C2C2061B1993EA208C6DF3A603FE8D9BC294508108F),
    .INIT_3A(256'h1A82AD6004DD08004AFFF4CBF3CA627FD1463EA95F77383B4AE3CCCCE348096C),
    .INIT_3B(256'h286A73E1E967DFD53E45D9F65C555DD6FA577F6CFEFE8FFF02E7546B320B65A8),
    .INIT_3C(256'h6A3BF9B5820D44178D0B7FEFC1A9578FC5D970CC83E6B71F8435286754D08030),
    .INIT_3D(256'h07515C2809A1C47480C37C58370163A43C88922706DE63914EFAD44012BF36BE),
    .INIT_3E(256'h61D809C685C64EC33B20C7C416CE5C5738E1355E81BA058B682823FCECC1F6E8),
    .INIT_3F(256'hA901E23B352D0002CD372208C80933060E69B7F5234901B78EB036DC6F87E402),
    .INIT_40(256'h1036E28111520038E1036DDB0192F1E9A16EA4108DCAEB5D7E6D13049E250787),
    .INIT_41(256'h8C6AA7BA0828660F213503E87D459D7E06E1F9040068B2C956FCDA9112C219CB),
    .INIT_42(256'hC07448CC3417EA221C20807D5604395017C8B817301856C32F3822B66580091D),
    .INIT_43(256'h21B78312003655E76DDDE2554F591E20114F6C0703AD5901CAA76BAA76AAC35A),
    .INIT_44(256'h8791C684CA240F35BEFCF96FFFF7935B603D9929C8D43002DA59A93706FCC216),
    .INIT_45(256'hC79971205C2D563F90280F7880F038329278AE484B5184488985758053E963EF),
    .INIT_46(256'h286813708061A01CEACA4014E33503335491F7A056AA47AB40FA8996A01D23CD),
    .INIT_47(256'hA413A9F0000C2CA495FF939BD06EAFD7A29CA51BB5492018F18D0788B1FF0649),
    .INIT_48(256'h74368A11025E053EB7668257283E4640763FFA27A2110B21D263B547AB65B63F),
    .INIT_49(256'h0602E1BF136B60536181A006A5F841210AA0007FABC5AAF806B0C7C5E1226629),
    .INIT_4A(256'h4C8AE3FDE8BC6634377B1291B80238A61C514D917E31C532E4501105C0402669),
    .INIT_4B(256'hC3F2425AAF669B74B80F3E8E0400396ACAA21BED9EF49C8BF6B460C2C568A910),
    .INIT_4C(256'h72F2707C9F9032C860168B385D0D3617C710026ADFA2363A81BA9A0D10EC008A),
    .INIT_4D(256'hFCE4645B371271FB8D0D0956FD8E3000F34F4D08CFB441E127909055867541A2),
    .INIT_4E(256'h3A64F09505802C4938330128500324224939D36A5480187D5B550F27280349F0),
    .INIT_4F(256'h91DCC3C4B5B28C01100304A329E267DF9B5E99DE80F06E7ED7A6A875055455AC),
    .INIT_50(256'h4245FFF6FFE0C2B0BA697AF02DE6AFA3BA409A00383A4FF6A7E6A008B4F00150),
    .INIT_51(256'hA3A01169C221329B6339AA87A50214F8821600EFCF97DB877C994AB286794102),
    .INIT_52(256'h11CB05ADDCC49279FA5D9738C302FADA0EBC4EA93556DF971005A9F9AC1416D1),
    .INIT_53(256'hFD00E6495304FA57524104823A3206D7C8477A881C55ADD55886AF8B686C9720),
    .INIT_54(256'h402E05CE98CF1413AB90B04EC106D3000EB2438038414FF3E5F065F9FFEC5741),
    .INIT_55(256'hE2EAB1FC26FBB0279DC9DDD000855C600F6113579826EA7B104585060E78E4EC),
    .INIT_56(256'hBBA12225BC01D5F9225289721811D72E05301E99073B4202E3468EBB73F27D01),
    .INIT_57(256'h8931F723B67A3CB31E393669C26998C8DDC97BECB04EAA417134A1164B2922AB),
    .INIT_58(256'h3FDBE8ADB63E38D3FFC78DB1F1CCFC003DFF22AC05F245B818FA287AE494316F),
    .INIT_59(256'h52501A00033B60B4C204732B7E7B3FABA074C0850549083711D89E204E619830),
    .INIT_5A(256'h0148532D2E480CCB1BA5466758CD9B46EDCB61C988105712400314092C1D29D3),
    .INIT_5B(256'h8222C450B33ACCC2B45333ACC24F7BFFDB5DB6FBE5CDA05A29916975D8A46DA4),
    .INIT_5C(256'hD3C4532090B0100AF2E90A65D0342ACFA8A65EDF84AC050C9FB745093988A76D),
    .INIT_5D(256'h700F0F25301203C320039DD9601B3905AAA298F2091717D4EC9716480C40D246),
    .INIT_5E(256'h6B637FD065B1F02DEF2016277FD26B5813ECB8067663D9832BD2D3EDB0060393),
    .INIT_5F(256'h206043E3396FB5CC9333FEF4AC8BCEE090098643FEFB016273DCAC779EFFC79F),
    .INIT_60(256'hA5D68499847C081BC480671CA06C826E04C03AEC15110D13A3F48E77CD6D9E18),
    .INIT_61(256'hED8B45417DE1640172E460B43AF63DEBA1CE09F935BA6018D081F9AC55FA6A99),
    .INIT_62(256'h5B8E062C50827B2C5C0CFA8A2E88DEA2CD87288211EF049C66AFFC1C94464775),
    .INIT_63(256'h29F94AFF2820208F34315888FB30302287100464058D00CDD6D557C892806732),
    .INIT_64(256'hE2D1A56C01DC05AD829C94DC423AD561CBE001E0000041204D0214FC7A010A88),
    .INIT_65(256'h05347928176EC8A07AB8F9E4A0251443F139640E5230161961CB2E058B3B4034),
    .INIT_66(256'h57612FA450B2204464C7990BF1A3DFE01C19EEF14D6320000489C32E2C02546F),
    .INIT_67(256'h130B6127BED32020271006801E8C1C1C18402FC235C2B680EFE48D137BD783B4),
    .INIT_68(256'hBC8825A106344CA3C4097B5FC0635A4950F16BFFBD94751332EE8F0B20138801),
    .INIT_69(256'h2E7EC35405E481639C770710F27C8E2A3EEBFA5A3BDE042026A1220AAF8428F7),
    .INIT_6A(256'h44D480C95C4660012D2084747B7A7938F2406753F793907F7150BA599FC0633F),
    .INIT_6B(256'hFBFA04DE864FB5647C41719899E20489FDED5F08C5A4BB4020FE57BE6B938442),
    .INIT_6C(256'h182057D5FBD4000FD3B594D969147D08CBC4390011834A7B1CADC27D0BFD7117),
    .INIT_6D(256'h5206328C408B0F86E98A2444283920F014CE01A8CF8FCBF060101723B5E45828),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000009),
    .INIT_6F(256'h00000006014000000000C0000000000000000000000000000000000000000000),
    .INIT_70(256'h00000000004F4E1437DCC3E08D6577AB17880341155550000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_23 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:1],\imem_rom.rdata_reg_0_18_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_23_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_23_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_23_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_23_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_23_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_23_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_23_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_23_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_23_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_23_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_23_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_23_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_23_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_24" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hE80006C6626247340000008806C8002C00085A0206E20B01C042400200038062),
    .INIT_01(256'h01470A2740000001013251C8352D4FED4F7C0DC80000A4262439A4580CC6D6AC),
    .INIT_02(256'h331B5AB1A00000004003E7FFF96A7F6A79EE9F01C00151B28EE4160A2740006C),
    .INIT_03(256'h8E1466D400000C14720D4B536B539A03600001290DAD4C6116662F246FC00036),
    .INIT_04(256'h718C0200000000580054DB1AA91BED4FDFDBC00E10951328CCB570A2740002CA),
    .INIT_05(256'h000F122011C2084208002093000000000280300102010004008800047869FFC0),
    .INIT_06(256'hD2C60D090018706A0040199F3A028209803EA40910B000010804A01D6A40910B),
    .INIT_07(256'h41220004003E0000020BA00F0EC0000001FF11FCC800D780282002A919B56380),
    .INIT_08(256'h000828A7100D440201480828034011AC800900020AC000101488419009C18382),
    .INIT_09(256'h1E0040240011E4104C9C4E26405034030202014514290981C0855F0A03480004),
    .INIT_0A(256'h98688001080020C608A0A31DE00120035C1628080D0301F01894017A80304002),
    .INIT_0B(256'h620161E0820FF13930606002402000541270F0000008000020245100000002E0),
    .INIT_0C(256'h00A0C800C414A170D1405001004FEC23C0419320B1D2060600891040843C0540),
    .INIT_0D(256'h0205006B18804017800038E740484429100600001528497A802888000A069BE0),
    .INIT_0E(256'h301CC0020BF7E100030E020448598810302200080D6BC401005E000178BD4182),
    .INIT_0F(256'hF59C444528A81405301212222A3959D69D08319078DA0601805780790B201240),
    .INIT_10(256'hC052036780040267E784A5B94BC6FCA774030E103503724D5F791B48CE8C2528),
    .INIT_11(256'hE34353CCBF71801F5BAAF4F0E7C60043D6BE617EB78EF90859D8749F158C0A6C),
    .INIT_12(256'hE0B3F3463C5B25E7509DD08AAC850D7A6E82F207181E877BA5761E2FB70AADEA),
    .INIT_13(256'hA6DF139FFEAD559A98B6B169D82F040489C387C6F52AED343FECCFAA26340DFB),
    .INIT_14(256'hC0147BD282215469179D5580E028360DF794FEC34801FA1E3CB3618284E96D6E),
    .INIT_15(256'h501DF78866FC7071200F1C69D7042ABCF18BBF103031B79D1939A142AD62A010),
    .INIT_16(256'hD1CA9C30AB8F51F2AD7E90C030B0422E5461987FE317BF9B8F76FA83BEF1188B),
    .INIT_17(256'h4781EC605DBFEA7612AB0395C870C7000FD38C178CEF1CE085BB019DA94604CF),
    .INIT_18(256'h21C2DA78ED2F4E13000E72C00761CD4F882412FFAB0A8495F188BBF924687DDD),
    .INIT_19(256'h9D74CF86A0D7C774C04BFE0C27FEE03E01704B5679DC024703C70A0EF960259D),
    .INIT_1A(256'h822442CA99E214484C25040C69B6C57603564EC7C7219A355906346A1B768A43),
    .INIT_1B(256'hE2E61409806D0D6B12AA06B2AC054D9892722A6510647EA26121C55C1765E449),
    .INIT_1C(256'h2BD797E3CD623F8C8838399EEF2154BA9541DE2086242B639CB8A98A9CB4C981),
    .INIT_1D(256'h8CA4367D5CD5A16F4FF2C3770004BBD7EC911AFD6CEC634FFAB6A0C348DC0882),
    .INIT_1E(256'hFE599198557804A8B6195EC01E12344BF13394C7DB186F3816968DBB97A58079),
    .INIT_1F(256'h3B93B8718DFF9F10CFC024F7210038FF53E3B53FE2E487CE7982A7144735794D),
    .INIT_20(256'h5C9CC016F40BBA5514117B087B39F386FE9EC1144C6405542DBD795439276556),
    .INIT_21(256'h90E402A50A1A492AE4F089308A3424161BD37F8CC22D7EAB30CB7CE193DE3E9A),
    .INIT_22(256'h4D76C5C961D9E18A4093503F84A7D5A9B303BFB6C2A4A5F119071B1303893CAD),
    .INIT_23(256'h2A116A34F1DBF34A83A624601E8E2193CE5E5D41430844D51F28502F43BEA3C6),
    .INIT_24(256'h6662DBCFEB6B929BE9BBC12FEB1C3FAE334C0894E0BEC5509E59E03B111113DE),
    .INIT_25(256'h47C84B788379D4FEEE275E088784C819FA667D21DFAB26BA311812D20627B002),
    .INIT_26(256'h4E553489D48B52316B52F53460BEE7A298B8427EC3C8E9929755D28466495BF1),
    .INIT_27(256'h2A3C5570997651FF4A8E5881ABC168109DB4F7F4401805F021DF2AD967AB5690),
    .INIT_28(256'h7FFBD44660F05A8A4BE5D54899FEA846FEFAE145A4812582138DB5010BC167C0),
    .INIT_29(256'h901405AE14801431140CCA816318401290F010D02C2B7A29B0F1CCF2CB3CF2B2),
    .INIT_2A(256'h65B3379E5476DB6445B537EE6EDCD9BBE6DF3769BB6FDFB56AD7B26990A5EA30),
    .INIT_2B(256'hD1011B575A5A2682F204FF60B7712EC1528F5523D4E04789E158847E842692A5),
    .INIT_2C(256'h46FB9B60FD91FBCBE24845290271E67A2C1A80BAFABF507F87B089DCA504CEEE),
    .INIT_2D(256'hA7C88AA4921168A669194A5228A40B64A976B43157EB7C51228D03AEB11FB5F7),
    .INIT_2E(256'h1AAC8D46C6B9F1A3D2699D6AE2D0C2D0C762D39B4A0B43281AB53E02113E210C),
    .INIT_2F(256'h7AA42D2FEC34F027E3EF6C7338A74688FA02224B28B684351CD1F38C43828219),
    .INIT_30(256'h090A68C52919422D209205E4A64A0AC00ABC0EB7DCB7D73378ABEFBC2D8ABCAA),
    .INIT_31(256'hA22029804A445A4779016428A9C796BB5B6D484C2215992AB1622B00554312A7),
    .INIT_32(256'h9EF82AD399B9E40000918AC0B94B15D4D16B81F12034D89C5AFE379BA9A25688),
    .INIT_33(256'h60A049150DFE97AA81EE88313FDA49D939A68452DBE53D801A6286CD815362D3),
    .INIT_34(256'h9221855C56498A170D17A41C9E4336D69A9D0ADA196BE65FD4009C10044CA158),
    .INIT_35(256'hA2859AA1894384853416822AC4E568EC0B24DE2A6D716862D1C53AD424D7C93B),
    .INIT_36(256'h7101BED096D5A068B8AF0E4E0CBDA9083839750894D3DC425180505DF2111AA5),
    .INIT_37(256'h1F762303D1958DEE9BC53BA968A0B45168229C1E851633D4096F168E32B19E61),
    .INIT_38(256'hE8A7E1321492AB271DA49DB0A719FF356037D357FD0D1359FD9A7556F7FC3C1F),
    .INIT_39(256'h7EFC6016A6C1A934140E9021904673FDC22A8FF42F41EEE1919A4AC2D85BB1FD),
    .INIT_3A(256'h139BA6DAA43BBC10FF9A1FFE3C92DA4649B8136FFE1AB708B2F902F2413EA6CC),
    .INIT_3B(256'h45A2FB6FD7C97E6DE3756BCF71555BFDA4ACDC844A2FF51E03D1B778B8A5A8C1),
    .INIT_3C(256'hCB4C54A346C45F62D780000ACBD51EC09576ECCC82892311B6AFCD5A938C9910),
    .INIT_3D(256'h1BAA0C2C34CEBB282471EC160830CC9B76729D99EB30CF83FDA945F629F3FB68),
    .INIT_3E(256'hEF1CF8B91240F157B584E8FFC79246640674E099800A7B93943C892E2263BC04),
    .INIT_3F(256'h88168081CBFE8C77878B49930944D46431A47E59C01BCE41115889686E9BCE4D),
    .INIT_40(256'h089CD94440FA162530CCCC246665A95895E69C382284BF4B67F70A12E4A1C56F),
    .INIT_41(256'hC679D5D4913C6A2D793E57A1BED9137606E6F39E3E44193E68CFEE58438830B0),
    .INIT_42(256'h946810F83C0A95B62100F9A3E5CD8898EE8D58AA24C03BFFD2204C5E9EE7E303),
    .INIT_43(256'h25B709A9AA16954693E086544E4D01158DA7340C4ED32C499F66CD00BD5583BD),
    .INIT_44(256'hFA7483223E3A1D8D376947CA51E8C1B129BA23DE62040302C85DA73923B0EE4F),
    .INIT_45(256'hB8257C8AA4028F9BDFD7F880606DDFC50D3FD3F86EAA3A9DFEEB14B4A4A5C53D),
    .INIT_46(256'h5EC2B390131806AC5070263F22700433B603E9E2C696772F08B3DFE280EDDC19),
    .INIT_47(256'h1F4EC1D221D04067708297E9607E8DA26CF47272FB045072594B8F62F0A497C0),
    .INIT_48(256'hF2B7432BE9676B8A77FFF43000157C41C46F7EAC6A40D005FC583B4947EB365F),
    .INIT_49(256'h5D26A112E6F871B959E0154C98F442A6AAC5288290999FCA8DC1C0BF4233AA9D),
    .INIT_4A(256'hF30F015246F8B16A57C42B0688A9A8CEB9CC4F11E534E1D676EC2CF7EAC1DBDD),
    .INIT_4B(256'h69046AEFF7FBDBBF9F1884F860A554B434036CBAA984A6A681E723942D14B801),
    .INIT_4C(256'hD82EBF909D048A418DF2953D6FD32B035E807DB6ADFFFA9CECAE7CB60378B825),
    .INIT_4D(256'hC552C787E0F4B6B9CAAEAFE4577ABF07A9A4FB36BF6145C448803188822B23C5),
    .INIT_4E(256'hCC7D8A1EBABA9668D5AFCD828333340B7331A7C0E3C006FA5FB6B70671566008),
    .INIT_4F(256'h2AC0592B4840603D7F552BE2CC599859FD868B0EE00F2629627D99F62B75902E),
    .INIT_50(256'h83BC641E3236EEB26B38CD11BE391746D10128AB88018C05167FD3CBACF2C2EC),
    .INIT_51(256'hF305A9A4A941A1EDBC960570CDA418ED1D664F352F57DDF9DF8DF8EEF8BFC691),
    .INIT_52(256'h26A9314B698B46077D6923F4FC224391A3C9436D79A76C021329459FF4BF6CD1),
    .INIT_53(256'h45C450378AD85DA1BBC75AEC9000798D312D8DEB292BCABAAD2D969FFB261C3A),
    .INIT_54(256'hACEA7A0FEA5DE85C324029774AE46DC3CA833B434F1D9DFF8011FFD7BF45A7FE),
    .INIT_55(256'hADEE848595A50248D1055AA4A8CA45882C40AAA81D9069360A03300437E93B5A),
    .INIT_56(256'h56C9637AC3562007DB8438F8424601B6928F4517A5974523DD3A74A8D56E1588),
    .INIT_57(256'h0A3EEB116D95404934680E6B508994DCFB89B603501F5A8DB99B536A8D9C1869),
    .INIT_58(256'h952552B63A02E514040191DC0733DEBF640D396F902460A4055059647138A1A2),
    .INIT_59(256'h653FF249F89F9050AC0B765B1F1D8BCAEC5FEE053B4927EDC8CCB3AB1261A995),
    .INIT_5A(256'hAB54637F0B009EEA19DBB9E758DC16B595EB479FCC273A17AFB3CA54693FB922),
    .INIT_5B(256'h57AFDDDBF79FDBBFAF577C52108210D3C9392592B5FDA05531B9FFFEB4E7D3C5),
    .INIT_5C(256'hCFEA637728302B4ED3C28C6FCC391FA6D4C76FBE164C07DA4CED8A1FB374C6E2),
    .INIT_5D(256'h45FC76E9EA739F46C1D58CBEC31AE207BBD31AFAC62E3B6ACB51D2455AA0FA3D),
    .INIT_5E(256'hB02D8A70A5B2DA6802686C46B126E642082C227F4B7494408A8000492CB7FFCC),
    .INIT_5F(256'hEDEDDA47E17817FCA36EA917F6B9A5E04025B520484ED2C467555799442234C4),
    .INIT_60(256'hA412549E8119507459473C670658D5582AA902CEEA66B2AD59BFFE7FCD519D86),
    .INIT_61(256'h2714BD2100C782D2358023DAA95DF9B50474E9DD354A64DA129D7184B4726B9C),
    .INIT_62(256'h070EEA2B11802079943C46DCBC0DE91D9D9FFC98709A09991F6410231F09848A),
    .INIT_63(256'hB1EB622659E2107870DA51DA041F3C150952A30A0D502D44E38413305216862F),
    .INIT_64(256'h7D91F1D081BD0DC9F29ED1764C7332C04C5D591A039CF933F28958F35203A218),
    .INIT_65(256'h8377CAD1647A6F80BCE4FEB0583E9F737F095EABA180C542C987F34C4B37A0B1),
    .INIT_66(256'h0398A3C5CB0AC802158EE143E301CFF4631C157BE6D30C3E48C9C694603FAC1A),
    .INIT_67(256'hCB4149D64F6F82954E9336F5684F18EE28C052AD021FAA8194E3C61A960E0026),
    .INIT_68(256'hB80459264E14EF4159DD77418E01048BA935A95D8970371FC8E9865B290AB31A),
    .INIT_69(256'h218511F998B25AC306B896F9E1F879A03D782314EE7C1162854E527862451410),
    .INIT_6A(256'hCC56478AC3A0EF608EA6206C9723C03C858C071FF7686A46DF298DB11DF09ED0),
    .INIT_6B(256'h7240A0BF1C03D8D45701BE90E226394D11A2603FA40D77304B5221A6FD9E7B4E),
    .INIT_6C(256'h4380590664304C1CCD34E7166D869E7BDB310308B90822CAB5C1F8510E82FA1C),
    .INIT_6D(256'h61133C46575E0F1771E0C3193488B028B20618AE6F25A1FCF2324B2FB54AF9EF),
    .INIT_6E(256'h000000000000000000000000000000000000000000000000000000000000000A),
    .INIT_6F(256'hF201000781400000000010000000000000000000000000000000000000000000),
    .INIT_70(256'h08703E83B43C7EB5BEB2B900A32094743F500055101000000000000000FFFF00),
    .INIT_71(256'hA53AE21580000AD801A0264C5202C3AF8787EEB8000000000005AA8A8A9044B9),
    .INIT_72(256'h48000000000000C6A2A05C90BC58614DDEE8E8C8C8C0AFA37E4CBB11164821EC),
    .INIT_73(256'h051000000001DF439F400428FB447D488066108945C0E096A4803C60000A0EAA),
    .INIT_74(256'h5559DBEB1D84ED0D2B7786BBA000000000000004415018565A78A5E230000001),
    .INIT_75(256'h10C1976575C41930C55E8D640203A2DAB8C6A93210ED0C82402D92804C01001A),
    .INIT_76(256'h0000000000000000000000000342904828832256C2E22A758B1B0D80D1491B5E),
    .INIT_77(256'h8E84E30882004840010004000880000200080020010293200000000000000000),
    .INIT_78(256'hD430821410B4D21010D0000BC908415D895A9A8056999A0EA000019987373737),
    .INIT_79(256'h64831261A0EC4580000003AA8986B41D5103F51E8012080100EE96A5063A0003),
    .INIT_7A(256'h00010A9F7056AA10E010800800000002582042002C1338CC3507343C495001F8),
    .INIT_7B(256'h2B003104405EFE9C4040366496D394B42100009400060800001C390EA11B0CE8),
    .INIT_7C(256'h2C91D1480675018D63CB910D4DB13538D3150DB034C09A68C3083186313E1709),
    .INIT_7D(256'h2828090A8E23420BFFA646C8E2A7511AC807440000000000000000000200EB56),
    .INIT_7E(256'h20036EC5C740DB181DE020000000000EBB8836EC2E3B406D8C304142B7C6B9B8),
    .INIT_7F(256'h782A086D1C4B57625484003041501BA6183444909142000000622608510A5987),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_24 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],\imem_rom.rdata_reg_1_22_0 [5:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_24_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_24_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_24_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_24_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_24_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_24_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_24_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_24_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_24_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_24_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_24_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_24_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_24_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_25" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1040052241924148020180880009040024286E2016981B7E0860D3FE00038060),
    .INIT_01(256'h0000E01880401A0100381603C10906490310080A88042419240C40A004832485),
    .INIT_02(256'h120C920A40100C040000201E1048324818082800920200C8030801E018940450),
    .INIT_03(256'h01C019004090040580F042419240C40200A201090649031000241924288A0028),
    .INIT_04(256'h87CA013804E01300000403C2090A49060105000120000C8032001E0189404000),
    .INIT_05(256'h105F542051090F020000008BD94080281440F4001701080620980505802F8020),
    .INIT_06(256'h28633E0902900FDA04500861A280A0808039A05B07A104405A4028136A07B052),
    .INIT_07(256'h3395E952A8094018F004F000FEC10A21000FF20F4814D07C14A004909873CE20),
    .INIT_08(256'h4080086780483A04135EE8A043819348848BC0000FA082446494A291444C2E25),
    .INIT_09(256'h075051456512649940DC4E76708A2021493B51249F282200C2452C10026A0000),
    .INIT_0A(256'h206AC2C3084A00A0482A08E425090054502106884220E00284804808900C52C1),
    .INIT_0B(256'h00031FE0028FE1103400E80000000000000FF008000010080004000000000630),
    .INIT_0C(256'h0714C007340509C44204560066836CC11420D03879C025040480065880641180),
    .INIT_0D(256'h000240180400008F8000B8CD02B84218910616D3166C0900882023001A829E12),
    .INIT_0E(256'h32080020087C794304000800240631A80000000003004000043E000170A5C000),
    .INIT_0F(256'h52D88C23D1867719678129712CC006D44C30009007EA00A40416400404200240),
    .INIT_10(256'h5CB1377346040183204E635831DA9C9071240E04CD81B800134871C3D00CC627),
    .INIT_11(256'h08406140B60A4076A4C03480860F4283200C196009809980444800000D0C0C30),
    .INIT_12(256'hF127272738730044DF85F0CE6A454D774E8334031C1ED01FFC898C717456390C),
    .INIT_13(256'h2A78345A93BDF1679D3772E9450C1C000818A1A44616CA0015A5B32EAB231FE3),
    .INIT_14(256'hE82865B201210408CC950898080A7C0A56105361007C3191BC4771F024D2FF54),
    .INIT_15(256'h0BD8249E26E8CC420087B9E8904BBA9300484C903380225D0068320A95015F0A),
    .INIT_16(256'hC17080409812D08C17391038840C808E95C31B812307BC938F04217B04938841),
    .INIT_17(256'h08554010613E6A0AA25103A55FC85799E6C2041950AE1C7055B05834105A130D),
    .INIT_18(256'hEA024C27ADAF661130639718DAF010353022BA79FE020C9CEA04A1CBE2887932),
    .INIT_19(256'hD001108006DB0A7ABFF767301FC600BDE042090861007400408A588AF307C14C),
    .INIT_1A(256'h61D3C1FAA35989C73B82F703B141099CE1EEDB82801AC45D1211D50C4810602A),
    .INIT_1B(256'hE2F0BB9039E2529561045319D3CCEEE061649934C901701B0C1815BD092A4D60),
    .INIT_1C(256'h9F2F8770477439496938A1DFCE7BCC2A5246302B1EE86BBF27843179504BE17F),
    .INIT_1D(256'h1C081A28858D90092106845A2A3B7F018008622C0C8001A84A74C2581B1DC84B),
    .INIT_1E(256'hC63D004F5CE724305EAC7FC85425089B12404481E8D601088040A415A3120702),
    .INIT_1F(256'hB0B1F36742CE9FC01FEB4F55FDC3D36862C1F50FC0218B0830041580356CF9EC),
    .INIT_20(256'h46DFD80FE003D2210400410AB8F38366A244C500C9E850515DC01F041B7F9C3E),
    .INIT_21(256'h0128B444CDDE30E6C2E0454E058319004BC97800300893600F14141823153EB6),
    .INIT_22(256'h1C242584640AE154373931980009D5B13C0051041328AD435010120B05103050),
    .INIT_23(256'hDA35153F21B3482C0C445A6580005637CAD27D04021808181E29D1C2DF76992C),
    .INIT_24(256'h0417C0CE4083030C47C0BC34D010060E70A028520C0E3AC85282E39A56170398),
    .INIT_25(256'h381002701041C2DFCA04331C78C00034A9807D102B8912E91224224178C68674),
    .INIT_26(256'h81B21501CC45807B11B27675180D0000803800B08C54021437FBC0486080A2AF),
    .INIT_27(256'h8201A84C612E4D8F4C24323E8AD930018FD2D4BC77A072280004400011A04890),
    .INIT_28(256'h79AF04CE11F09EE9F8E2C231403903C09C739F43D04403B0041C42208173A383),
    .INIT_29(256'h78280601017F210AB40780A35099101315EA8500A40580905B8002082492490B),
    .INIT_2A(256'hDE6F717ABEB5DAE11174F0E9E1D3C397D63EB2E7E30D1F167859C8C8374C8C00),
    .INIT_2B(256'h3B4FB07581F00E1B483C6E4837652F88608844CBC1A0961037D0A32C491D053F),
    .INIT_2C(256'h2E6388584B83A9FB4490460400FF8439E44C0A407E6FC37F120DBFC4C4A1D0C4),
    .INIT_2D(256'h79435903A5D1101CB0498DC1B37308518601884D610BAA87A46AC61F826221D2),
    .INIT_2E(256'h2002100108000201C520000016210A210901017E054882E0068F4F840C48C30D),
    .INIT_2F(256'hBB12188017F10212178142410610286400011C20C76B0808199E250223367A81),
    .INIT_30(256'h0203D7DC049505640E095B029B25688BB41F5A905E19F2024900020C0361C26E),
    .INIT_31(256'h841611574420492502AC3890A78942294450902B2D502F110CD9A0F8013B018B),
    .INIT_32(256'h213C0C81C66498003000E5E181B08450C20C580016D02E1605E40CA8F1801240),
    .INIT_33(256'h3C1004E8484E5030641065029D4A3B7C7C15ADD732E3B1E7E8C476C4217D0541),
    .INIT_34(256'hB398006060247160705AAAC81C4C4D6A461D36015533E53FC8566211A9B8018F),
    .INIT_35(256'h4314149D80D58101EB91006102578E5E18C78D41FB2B10C6218CA582B0702CEE),
    .INIT_36(256'h02AA88A2A42141241C90564B251444C4C323E2530B8ACA200957402514503CA4),
    .INIT_37(256'h573603008015E0152BC0108110048803104656481410000304031258022B90A9),
    .INIT_38(256'h668731224114D0C00808B1B11D1FFF8EDC5E9173FA3D3A1FFFB648F035E57997),
    .INIT_39(256'h79119F1005B72900285067624013B1FDC2AA87E40F844501821A1900402801CD),
    .INIT_3A(256'h92C4100148404980FFBA9FFE0093CCE7C40833FFC09007FC158CD1C41E84C03D),
    .INIT_3B(256'h1B6AA8985F41286DE2194F56E3FFF07E09011C245CFFE63EFAC9FE5870C00612),
    .INIT_3C(256'h880CAF5EEE055512C7400018C0033BE1480002EE86102C90CCA0294055009117),
    .INIT_3D(256'hCF7C003B897FE23C4041F110005E0B403C6A9B0D02D64B850D6CD550C23FFF23),
    .INIT_3E(256'h6A2049802520402B28021E464781645488F541386E000183E13A01CF00967CD9),
    .INIT_3F(256'hA8140D01FEE40A820009912202E00044C2003FF5CC2B0000701C40416AA3D190),
    .INIT_40(256'h1ABED97F58D005AF0EFFEC01FFFFA1043ECE9C574003294F7FFF040004A7141F),
    .INIT_41(256'hAE240D81244DF0C1D2F489931002D19636A8F460C1D94208D5FFFEB68690C407),
    .INIT_42(256'h256545C7FF0300A000878204AE040501024000002A031079C0E3100410A00285),
    .INIT_43(256'hB19CDB96305215367D98A0554F5D36183D2B154478FF0065A61E2BA834006F18),
    .INIT_44(256'hF42A9A1D813AA3037468475063648313B6B9338746083D79FDD9D54CDFB4C812),
    .INIT_45(256'hBE21344C12901F9D90030F82E2F6090F840B83C8DACB0ECF88923875F5C5452D),
    .INIT_46(256'hFD0300201626530E27722814103201CA0C65FF1056017D3F4EFBBF8284FDDF1D),
    .INIT_47(256'h4E8003BC260796A45002468340787D86109921E2194A900409180762F2B7F6C9),
    .INIT_48(256'hC0F524D54732A08C8F6B59D60298102C001EEEAC2A0890A95A0332CF1520FE8C),
    .INIT_49(256'h864094428068D6010180089002963B766E15FA8324A1A77CC8DCBA04FC000269),
    .INIT_4A(256'h484A09D0401920013D428204420043164401BF48627E688A3042C46150280B49),
    .INIT_4B(256'h6419B3FF7FBFDBFEBF2E0085D6632012235109FA6A1AD8A66F1CA024C2088878),
    .INIT_4C(256'hD2E110037D21202A84D00D6E4525600D4A0600A885E6504F488F29146379254F),
    .INIT_4D(256'hC0DB482920F0107BD87C1F4D460C0C19A206F8809F0269A42115CE005530E0A0),
    .INIT_4E(256'h2EDF861FFC63069ACDFCFED3A3CCC95F6AF5808A019B64F83706157EB208D507),
    .INIT_4F(256'hB19A87D43FBF9C58EC6249A128E7D01FFF82C6967FC18ABE43FCCC66016E2195),
    .INIT_50(256'h0A0D194A0C84E13007E007D1043BA389990888C2AEC42C0C07FFE5CDDEEC2621),
    .INIT_51(256'hA0B6C13A483518001A0B5018D5DC79C20005300353465FF15F80D9C7F13FC020),
    .INIT_52(256'h00C0751CC81A960138581134F93B5234C789436D61478C1E980201FFF91443D3),
    .INIT_53(256'h8580812A45810C01F7C19181A30804A03411CAAA0ACC8AB07E40089BFB7425B0),
    .INIT_54(256'h00171C1F86EDE1103C1A64C44051821020480318A0ABAFE27FF1FFF9FFA20750),
    .INIT_55(256'h73E4167808014A12850D184804885D924C94140F8600E832C10640FD02A87F5C),
    .INIT_56(256'h9EE9E085C4649C11E208583A0200847500E180106DB1D18604811100FF7B1227),
    .INIT_57(256'h9470B7017C7062AF8A86426C8E1B87E7FF8D5056D827821835B8002A1F824009),
    .INIT_58(256'h0608E29CD4DD3060DB9826A6F981FF00D66FA42039A6303BF952407AE0030090),
    .INIT_59(256'h673DAA49EE13140E80005602CE911ACF805FC025104AE0FC20DCB00403628812),
    .INIT_5A(256'h3341972F6E1D5E54BD9532F7ADEC362C02D7EBA9ED9002FBAC33C121FEBBFB31),
    .INIT_5B(256'h3AADBD8BF5DADC4DFF577C5A525F7B3EDACDBEDBEDFDB2E043941FFED6143166),
    .INIT_5C(256'h714087214C70409DD2C032E5E39A5F96C10E4BF5967D1009202001BC6A010E6C),
    .INIT_5D(256'h080C8629AC957B5F96617FDC367A2445AF8438DCEF2B2B7990125241890BFBF4),
    .INIT_5E(256'h05912609EBA6F4C8A28103AE32091904E04C2484C24EE58666A76E409C06C720),
    .INIT_5F(256'hE1C1C3C13D7F95F5472E301E1C0186C006D5A1664300A43AE35D3DC03190AC71),
    .INIT_60(256'h9450647DFA382083424824841849A048409882CD0080000D05B6B9FF3D427C40),
    .INIT_61(256'hAFBF8C4180E9C8FFA387921B35E67BDFA85067DCF501F11E1295718C15F9FBFB),
    .INIT_62(256'h3387020B11C0840017FC478C2C0BD0106DB73D6298BC717A062417C0140051FC),
    .INIT_63(256'h03C80201870C40019110D084049430001840C289E300444582A31B2111081727),
    .INIT_64(256'hC07BB0C3DB9FB7A9F5FCDD32BCFA303F92F9830104419AE77AB301E842090202),
    .INIT_65(256'h651010820024480139A1F8E001DA54A37C3945010A9604243F9D4094D7730133),
    .INIT_66(256'h832BA2963005018003108193F125C4B262101435F66F11204C89E6601848020A),
    .INIT_67(256'hCB81513D9D8388060442076C8357F92A0C410309485E224400E080211017282B),
    .INIT_68(256'hBB01013004152F805A095E43B00D488402E8685F8C7A358BF0E08C2B2400B403),
    .INIT_69(256'h63E40DF012E0103F36B026F0ABFA81003DE80052FEC0202408800B0412002015),
    .INIT_6A(256'h329407BAD3C17706306285E49F63F03E8001934DCD0084C44480080D3DEEE0BC),
    .INIT_6B(256'h3653080120134E62D24629F78002001C0123402AACA63C68389005F86F96AC41),
    .INIT_6C(256'h651FD424101010DCC324A51249042C872A2200644C0C023E54C97C0178037890),
    .INIT_6D(256'h1BB5AFCB70012E0EC90058002000414171F6C4399F45A1F970053FAFB5837C68),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000009),
    .INIT_6F(256'h0311010741400000010000000000000000000000000000000000000000000000),
    .INIT_70(256'h04000C39A4E898052F1C0C607492C1F5A0B40550055140000000000000FFFFFF),
    .INIT_71(256'h0080612048000A280948020252027472B04631A8000000000004691331308188),
    .INIT_72(256'h80000000000001801A903224064C34901402620102826948080978480240400C),
    .INIT_73(256'h0211D0000073C64200405A0908648403203234114012220430082D5000010428),
    .INIT_74(256'h8B4B048E9978490B80788B1C8400000000000000824344CC5E806A4050000000),
    .INIT_75(256'h5240F0B11DD81A14801698445021000001FDA3F54411B50E4B2882000403102C),
    .INIT_76(256'h00000000000000000000000001E206C080C42205C24400190209CD80D1030F4C),
    .INIT_77(256'h4244E001048252081020448911111120408912040981A2800000000000000000),
    .INIT_78(256'h546D821051B42A8816500009441928C01802002204231A023000024801010103),
    .INIT_79(256'h51592ADA00A00720000001A03678C74D022D6B716A509A02A10B0802C39A0004),
    .INIT_7A(256'h000720B532A28306E2B01418000000002C423A44162131683320E4E36A3A2849),
    .INIT_7B(256'h128AC040405C0000321472C0C2E4C1246A800411000D8E000045BD408A83B608),
    .INIT_7C(256'hC8E4A18284B3818CB42115740AF0050096D148A2208A10C8010410C000103548),
    .INIT_7D(256'h481AE201A0291D6000045168B02C78156C068000000000000000000003242001),
    .INIT_7E(256'h013B2820C412F4B6A0879A00200000E99843B2820630117A1B4140D404280325),
    .INIT_7F(256'h14BA40201E180B964D3C0023C8A980AD9B940006556A0000088018028C008850),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_25 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],\imem_rom.rdata_reg_1_22_0 [5:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_25_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_25_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_25_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_25_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_25_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_25_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_25_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_25_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_25_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_25_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_25_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_25_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_25_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_26" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0100402240024000000580880509005020087D192062882AE00D26AA43780040),
    .INIT_01(256'h0000000000005801001014000109000900000248082024002400000004800480),
    .INIT_02(256'h1200120000002C04000020001048004800000100020800000000000000100400),
    .INIT_03(256'h0000000000300E05000042400240000080020809000900002824002400000200),
    .INIT_04(256'h100201080420100000040002090009000000000820A000000000000001004500),
    .INIT_05(256'h0A1010A001F40002200100A000248002104034001701080420980505FFD1FFC0),
    .INIT_06(256'h02B27E0902000012005008000A00A200000E80480030A0005B00601D0204802B),
    .INIT_07(256'h0109B410013D40110204F01FFEC1081081FFF200CC20400436001EB01FA361F0),
    .INIT_08(256'h00003866A4490205014A4261430119888F0940001200200CC4888490E0003F82),
    .INIT_09(256'h0704702500006080015008442400210021100380020C0A818841040212600000),
    .INIT_0A(256'h0001C041820090A8222800C66420200452A1D60A83209A421080000D80484441),
    .INIT_0B(256'h00033FE0008FE111300488000200000000800808000000080000000000040400),
    .INIT_0C(256'h1104088300140000008400206043680004208000001040240082004404811182),
    .INIT_0D(256'h00044000000400906604072040052108400210530001090080000F0000828000),
    .INIT_0E(256'hF0004800080005430002000220000008000220000000C000044198100E020000),
    .INIT_0F(256'hD679EBE1BC5C0DB6A548FC3B52841CD41DE00A01000010800002420400200040),
    .INIT_10(256'h1ADB5237C6448E43F9C4E3BA3FDEFCAFF344880B8781BA595FED3A6EDDED08DF),
    .INIT_11(256'hB755EDC0B620E837F7550FF4DAB5230773BD087ABE8268E48C6E8B86ACDD215F),
    .INIT_12(256'h6A9317363E632A235FB512C82C898C724EB0CE0788EE976ABDFCBA07F475F931),
    .INIT_13(256'hD2643A4FBAFD79FE18A583E94D8DC402009BA0F6988EE9380725BBECA22E5FE3),
    .INIT_14(256'hE1B954E6416146EFFF3F03020EABDD5EB29F578BA05858032C37F3F2B673FF4A),
    .INIT_15(256'hFD9EE41627E87EF886AF3DE8100FCE9E2BE95499794923F1DB38C950167045A8),
    .INIT_16(256'hC962B47ABD0FD6B7D27A73D88FBCCCAE4650571AE3161F9A0F2E1F33DC828829),
    .INIT_17(256'hA027261FCCBDAA7A867821B5CF5437055FCFFB16D1469CB061A7EDADBD5325FE),
    .INIT_18(256'hCC82613CADBDAFED3A73979B8BF6005FE0B7DAFBBB4F3154FE55E993E5F4FAF4),
    .INIT_19(256'h9D15C636F8FCDD76C027FA7ABF7FF0F129FF6F605498572AD394599BEB5A96CD),
    .INIT_1A(256'h63BFC7F305BBAECF6F2DD34F84F6CDD99AEEEFA5C63AA1F10A6599B0EBF6EB4B),
    .INIT_1B(256'hEBFFBD04FE7A5821AB2E54433765D8F4E5DDAB5DD84D753D593A31FD076EB965),
    .INIT_1C(256'h0F1A97F05776E7E5FD79BB9FAEF9ED4EF674F00352EC73BB3D38C5F284E5D055),
    .INIT_1D(256'h6CB07FF62DD9A057CBD9703717C6F6D56A84A6FD9A1253A6BAF511DB1CFDB76E),
    .INIT_1E(256'h0F64A96F55F541C6CAB9DFEA57D699D656614FA37AEF6CB3F6D499D2E6B5C52A),
    .INIT_1F(256'hA955FE57EFDB9F52EFF927F97563B3738D72C3BAA2FD28AA35D49FDED7E5E7CD),
    .INIT_20(256'hCC9FF35FA6A8BB5451453A42CFDFD2466280C591D46C65172FFC4052207FF876),
    .INIT_21(256'hAD8258DDCBFE7DEFD6D0EFEE8B9F7B81F05A09C86911B668FFFEF67D69DDB5E8),
    .INIT_22(256'h7544F5CDE4B9614A8523703F803E15C27FD2D6DAF46CBFD37D29A14DD14D7219),
    .INIT_23(256'hDA537DA522BF4E0194826E52C59E6693D2742F22430AFCE38B3DF9D6FFD6BB36),
    .INIT_24(256'h737FFBCDFBAA906B2F0798AFB34F58414BE016B8B48BFF9AAE9DA29F0A9B8BAC),
    .INIT_25(256'h73445E5A589756B5FAA03E0FDEE1A42D0D1B9B19393AB589A0868A2B729C4EB9),
    .INIT_26(256'hB3F8F741796C0A6B625610B68C2956AA208B62FDBF9FF3A6A5FB5D83CBED26AB),
    .INIT_27(256'h8A9D0D3D437E5CA9518278ECABDD04114DDEF3C26DD0535D48324CDD7EEC4921),
    .INIT_28(256'hEF4D51FFD1D0FFCBDBBA44BDF8EC6269F5DFFE4794DD97B5571AC094B2B57EE2),
    .INIT_29(256'hFA5D56EF505577BFF41FFAA020D9901040010621FC0FD61152410EBBEFBEFAAD),
    .INIT_2A(256'hBAFDFDEFFC86CBFA1FDDD66FACF758DD72EF95AAAD6FCE95EBFCC8C837D33132),
    .INIT_2B(256'hE9CDBBFFD83AE6937806BE603351ABC18B9F711AC74DA61897F0276CD009E805),
    .INIT_2C(256'h66D99A7EE190BBDB5014609D107084686D6033CA7F1FCC5D6224BCC4127A5BDC),
    .INIT_2D(256'hD3C21A27B3AF70FF7DC82EFB8B0A6AF83357B87D75EB0B1FA8C1E1AAACC4B5D7),
    .INIT_2E(256'hBAEFDD576EB3FBB7C161EB54B6E1CEE04F411BFE4B7B85E89FBC2B811B2E4645),
    .INIT_2F(256'h503CB83BCE7CBA1127EE62335EB366ED5E0A3C79ACD84E359E41B38C01A55E0D),
    .INIT_30(256'hC0A256ED6D8B5ECD3ED949A6B72AEACC96B776B69EB7B690FBAB6DB5AEEBC4E6),
    .INIT_31(256'hA9B445CACB665B2D519B74252FC7460A5F38396F2395A1A59DBBBC3D517FC39F),
    .INIT_32(256'hBB7CB1DB4DDFFE803A810FE1B17795F5D00B9DAD34962D9E5FDD7F7BE9A016C0),
    .INIT_33(256'h773053E5D17AD6C6E76CC23FFFDE4B6C75B625D7D7E7BE1D4B8F37C589F7411C),
    .INIT_34(256'hF03B95940D6FBB2FE956ADC8ACD5249EC7BF4EAB337B635BD816B1518C74AA35),
    .INIT_35(256'hC09514BFE1DFF0510B77026BA67790FE1BC41C6BFB5B7066E1CDF786A4F589F6),
    .INIT_36(256'h5992ACB38E79E5AD2CAAEE4F2D9DE3CADA2167438F99FE1184CAD06FB45BAF9D),
    .INIT_37(256'h5B6E07154056F1DD9B7394A97027B81370A6DE5FFD1793570C4216D2369A9FFB),
    .INIT_38(256'hC64D486306303FFF60AC3C5937DFFF90961693537885097FFF8911CAB5BB3516),
    .INIT_39(256'hBFF10AA37FD1BC1E11A0A073407E31FD82AA8BA121C4000B9B384C01E03C50DC),
    .INIT_3A(256'h9755D6D86D336380FEC80FFEB893D08429B801FFCA9A9582A739CB67DF1910ED),
    .INIT_3B(256'hE1AAA87A80C1283FE12049CDE3DDDB7D9B8DD1A44C7FE09BB2D0FF78DB1528D0),
    .INIT_3C(256'hCC0C7FFFDF25550357A4801BF54614148976ECCCF3A1E2B3DDED5BD3B26D2257),
    .INIT_3D(256'h9BFC582300E8CA7AF86947B6C0DCCB497E7A98805A00CFFD7CE95551B7BFFF29),
    .INIT_3E(256'h01B75BD107A8E1797DBE5EA89B86D4540C7C994DB2499BEBADBA4DCB5BBB3DC3),
    .INIT_3F(256'hA91CB842FFA6EA8C745B05736362504F8AA257FDD9B6B2753D50D16BEE12DD08),
    .INIT_40(256'h4AAA2CD5507D05607FFFA045FFFF633E16E72C6612913DAFFFFED9A716A4BCFF),
    .INIT_41(256'hE6DFD45C796D258CDBB63FB3BAD1174FAEC4B746D5C21BBEE9FFFD631BA34E71),
    .INIT_42(256'h902816FE96E445950995EB17A5A64DC54A33576BE6CD639E5A6D5C56C2F892A3),
    .INIT_43(256'h31AF39C8C75E96EB1DD8A6FD477BA683AD7EC6247CFFAA799FFAA5029D59CB6B),
    .INIT_44(256'hB17F9B3716E6DFBF5CEC03D20B48C7FB1F1635BF63280EDDFFDDB775FB94EE01),
    .INIT_45(256'hBC24D651BAEA970ADB54B8C07650C8512B281A7AC2EB1E1FAA1A3CF13DE5554D),
    .INIT_46(256'h1AE46B4A371D50641591803E3AFA6039BA31DF1470B6EF170EC00B53C2E1CE3F),
    .INIT_47(256'h5E24CB588AB4527F7092B76F487F95AE30A233D665587AB15A1A6322D8B7DBC8),
    .INIT_48(256'hDBDB43C9AFF6F08E610FCDF13E836ACC23EB7EBD6A3AB0FAD41103C354C3BE96),
    .INIT_49(256'h6897178BD0AA4A055FD6F1CBCAF60B442DC5FAA454BAFDFBC4CA6C6FCF4EBA31),
    .INIT_4A(256'h2B32BD94537528DDD55344CEE714E5DECCABF7ABE7DC899F64CE1EA6C79C9B7B),
    .INIT_4B(256'h2D48AA4B2582F53EDC8A45EF26E70EB5457A2DFE625E7FD5EB5874A50BB7D66E),
    .INIT_4C(256'hD8675109E9282B569F7BC86B67406221FE6FA9BE055552DBF2CE5465CB792510),
    .INIT_4D(256'h41011BA520543AA988B73E8EDE5109AACFA3DB55A362F1EE027CC608F713E789),
    .INIT_4E(256'h805E8EC34C4C49CB49EFFFD892FFFDDFF5D7A8BAEB16691AF7B06506F85AC10C),
    .INIT_4F(256'hBF8BC15413FFB02D298E3976E8E7D05FFF848266554006B0606D3CE12B118023),
    .INIT_50(256'h320F201B122ADE526E3BEC10E430570C90AF29193C846C0D17FFECCFFCDEE23D),
    .INIT_51(256'h9D2DACA69CFD45C9BEDA00A4FFE358CC0C8E0FA5B3B6A9CB5F8CFDD6921FE850),
    .INIT_52(256'h2311013B7D9D68A958A92D26841253F21B89416D7F6C0C49949B45FFFF3ECED1),
    .INIT_53(256'h276BC89FFB814800B3C1CB91AD40791575358AAA3B82DAFEBC1D8282F4350DB2),
    .INIT_54(256'h7A3E150CEF49129A001FABE255B5C9886BEAEE88CDBFEA9DFF5BFF1150E12350),
    .INIT_55(256'hBFEBA56C1991589050854AE12E8B2F869CD93E9ACBC97D92D17FBB0446C8217B),
    .INIT_56(256'h7EE9F67ECD8E115BEFAE60FB029F03F4AA6C2456CC1EC497DDBB6528577B16CE),
    .INIT_57(256'hFC332BC06D9513E57FFFAE33DD12D75F5BCDF602807ED999A49B5392901C59F8),
    .INIT_58(256'hD885F1CCFFD655741FA1A7FEA2B2FF3B760E9567E6AA09F2AD3C5B70D61D8BB3),
    .INIT_59(256'hEF24F800DA4E8D51B50A06D856880B4B825BD137F377C9CDDADCB0B7B1012253),
    .INIT_5A(256'hC506C32E12161E9F1FF408F7F0EDB69847DFCABF81D6F80DFD430BA9BE3AFF3E),
    .INIT_5B(256'h17FE4DD1B39FD924FF47580840073977DB7DF6DBEFFCA331A193EF7630B17F06),
    .INIT_5C(256'hC143432842A54A3652C0D864C1E8EFAFA48657C597DC1DBB6ED585F7B164862D),
    .INIT_5D(256'h5AB58281A1DE59D0240DD5DCE74A896C2F9A19664FEA837BDD7C5E463A32FF5D),
    .INIT_5E(256'h26AB8E43FFA7F1C90AE18E871891FF9924762C8ACB2EC7A76ABEBF49CE4164A0),
    .INIT_5F(256'h85250B417D6F837FC33EC477FC889DCF84C4A1A749498CE871FE39513532ECF5),
    .INIT_60(256'h34800CE9A89A4A8F28EA9D153118211A423A52C94882424555867BBE774AE826),
    .INIT_61(256'hAF8FBF5380CDDB3F378F835BA806B9A00016EED9DD2BB9587E99F885A0FBB8ED),
    .INIT_62(256'h773E0A3996D01453755D549DFD1BC419CDAE9790899D61EA1B64B3801E51958C),
    .INIT_63(256'h1FE877175F154B292408D1DD16DBBA396DFD13F0DB698C108187173142321FAF),
    .INIT_64(256'hF9D19045CD8985A8768D5C7EFC9630E5D8FA381A5173EBE359A70FFAD6553743),
    .INIT_65(256'hE7F1CF4A603D73DB09C57A6944FE1DAF75186462A7084540E7D4503DDB396432),
    .INIT_66(256'h63BBAB7C734F0B811BD13378C125C4137CB56E4DAEBE1CA91D5D7EF6768F2F8A),
    .INIT_67(256'h6754D04DCCDDDC18FEC5079C09587D120EC5D46FC102132C14FBA6CBB28F152C),
    .INIT_68(256'h7D4710385240EDC05AFA3C07A11004A3A8CFEA3F9C36805B78B06AAFEA2AB49B),
    .INIT_69(256'h17F5E5F96C1230EFBEB722F4695938004D701016FEE0A70D43345BBB724E5214),
    .INIT_6A(256'hDE1E23EFC1D0AA2244E4C36E1E23C0BBA498D107DD28919E5FA8CC391FA38E40),
    .INIT_6B(256'h72461AA363237BF3526E385DD018513D0880262A840A3C7BB93084FE18828907),
    .INIT_6C(256'h92795484280084002B3425126C0DA8B8AA2080F08CDEE3FEF3C914885E4015BD),
    .INIT_6D(256'hF88696AD26C7FECFF891EB21030AF91DFD9746BA8E17E2B5B1976F0FC1D36CB3),
    .INIT_6E(256'h000000000000000000000000000000000000000000000000000000000000000B),
    .INIT_6F(256'hFC000006014000000100D0000000000000000000000000000000000000000000),
    .INIT_70(256'h8C612CD34D6CF7648508B240B07EE15A97680945510100000000000000FFFFFF),
    .INIT_71(256'hFD28F011480000D008E027A48602A2D020ABFB100000000000054BB999A0D121),
    .INIT_72(256'h120000000000045698418E32B115154FCAE494C24408BA223D6083907A202CE2),
    .INIT_73(256'h94B5C000003DB3D3D7C51356A76B7C28232586D18C4110C200A324500003A002),
    .INIT_74(256'h9A910681D5C5F4047A7388790280000000000004AFA954CC1EEFAC0600000000),
    .INIT_75(256'hB99735ECA50AC346C45590205AA6A95A5B0803BF528D04942051D08049023000),
    .INIT_76(256'h000000000000000000000000000A34C02115C91632FD2B84890EC069515B0143),
    .INIT_77(256'h9192986BB431220000000408008001020400000000F3F2A00000000000000000),
    .INIT_78(256'h413C190200235A9CFE500018411A6C9D93189A66C20A9A11C000068DB7A7A7A4),
    .INIT_79(256'h38FA2A7922CC026000000220BCF6961104847FEB02489C935EE5A6A955A20005),
    .INIT_7A(256'h0007036D28C020626593ACA800000004CEB97B25675E29642CF4D4F3A4F10331),
    .INIT_7B(256'hA3A03B004092FE9A5655224DDFF21C9C6A8004B37A878E00007BBD5C8BFFEDC8),
    .INIT_7C(256'h2314164E22B194213EFE576DACDAAA9453C055D65158ABA0821821872D499306),
    .INIT_7D(256'h751802A9881A5CE3FFAA36666252310E6804A80140000000000000001330AB0F),
    .INIT_7E(256'h393ADC73AE3BFD9E98C79A00A00000E9186BADC71D6A39FECF3D28C22F22B49D),
    .INIT_7F(256'hBEBAAEEC084A1C105F800013241903A799955493050E00000ECC7F62EB5158C0),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_26 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],ADDRARDADDR[7:6],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_26_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_26_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_26_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_26_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_26_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_26_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_26_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_26_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_26_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_26_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_26_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_26_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_26_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_27" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01004022400240000005A0880509005020088C010000004C000013320200006A),
    .INIT_01(256'h0000000000005801013814000109000900000A48080C24002400000004800480),
    .INIT_02(256'h1200120000002D04000020001048004800002800020200000000280000000000),
    .INIT_03(256'h0000000000B00E05000042400240000280020309000900000024002400080200),
    .INIT_04(256'h1652010804201000000400020900090000050000202000000002800000000000),
    .INIT_05(256'h0A00102010000102200000800024800210403400070108042098050400540040),
    .INIT_06(256'h00A80009820000D2004008000A001400800680E202B0A0000000600D020E202B),
    .INIT_07(256'h0001089420B544002A0680200041000000000A00C81580000841708160B96D90),
    .INIT_08(256'h0000086684495014010122218380B988800901C33C044A0C8080009088400000),
    .INIT_09(256'h461450200002A20000102814340021000010C3A0020C0A81C005040212200000),
    .INIT_0A(256'h00015081C2009000002088C66400200022A1C60AA20082420080080880485501),
    .INIT_0B(256'h0203401D010818D00000E8000200000000000808000010000004000000040400),
    .INIT_0C(256'h10041803000400004284000060036A001000810008D100000082004080003182),
    .INIT_0D(256'h2200000004040080000000814005200800001053000019008000030000808002),
    .INIT_0E(256'h72000000080005430000080020000010000220480000C0000400000001018000),
    .INIT_0F(256'h4071069241F37AAD94D0CC4235080208C0300010000002A00002000000200040),
    .INIT_10(256'hDD900003000000004040114C40308114A0491010402000160000A00100800F71),
    .INIT_11(256'h4B0C300801510E400C8880142048008004006108210C11080111901961408E00),
    .INIT_12(256'h8704A0222C110C205C2D8E2070F91D4E67C0012214114543D283870A081B40BE),
    .INIT_13(256'hE91804008C028A09865B6C866246D90A494413155F11063DA92040F509130058),
    .INIT_14(256'h50000180A222821014840C88FA100128A48100417069A59C96783309B6028039),
    .INIT_15(256'h8290A0013A6CC4C302A18008C50825A7102223010340148F42227290A9D3B321),
    .INIT_16(256'h1180108000162181D91196080002150091A39940240130000214E0D236004EC2),
    .INIT_17(256'h0FCF80689060200084000A061E79F018C4108009842B00802038498000101608),
    .INIT_18(256'h30438E030522C1FB48001052C50249040000104428000000408F01E128004403),
    .INIT_19(256'h0C209CA155B30821002015278001104F1840040041407845710B032210264010),
    .INIT_1A(256'h80003000E0400A203802246039011A76A80004000100668301108CBE08DA2008),
    .INIT_1B(256'h035212194635149E6000039DC8C400201A080004012A428028004003B4009088),
    .INIT_1C(256'h8A0081400540000882800241E00220800140000008021B008C00F84B0A202B8C),
    .INIT_1D(256'h11401088C0851C04642410088E0006050409601000C000400809E00051013899),
    .INIT_1E(256'hF00910E80029B4F8360221000261261D3042148C2910022C204A84A721000601),
    .INIT_1F(256'h90EA01A00029C1000114881A10548409F0C834098030C3044CCC0000800412A0),
    .INIT_20(256'h14D07D00802442238E40558C24348C800C588005439094403250364098808419),
    .INIT_21(256'h604CB42004000802A0400050040800C26F01E2149A4249210211049003102217),
    .INIT_22(256'h04A281C0411102C243000004000000210804100403854081506C1A120C1084C4),
    .INIT_23(256'hB40102DAE220100E0C600005A2001C0444800041020852FD171A621BC00E0186),
    .INIT_24(256'h00020402900B938890E04D308800D821C030480140280160000603011008D202),
    .INIT_25(256'h0C190364A90920400000200038304800330840008C5103D0DB3DB0008060042C),
    .INIT_26(256'h500316000681D0321A0A6751C6080504E02500208802021858148C4C3080D856),
    .INIT_27(256'h0204A060B62480001EAC821480023A44B389023C1558600021E8000000400001),
    .INIT_28(256'h04610E8404830100821B825021818020C1008188000000A2C0007321F1401803),
    .INIT_29(256'h103040800DB302041000088200004003907882103400208080020000000001C0),
    .INIT_2A(256'h4C63011A20915E25833C202C405880F3C40E2041A615AB5E7CF1BC002006BE00),
    .INIT_2B(256'h3508008CC16A8803461C554286040D01F058449290A42111288002008C0E15C0),
    .INIT_2C(256'h1E0420004000280280000730200D054000048E00003010020189401CE5948704),
    .INIT_2D(256'h5C2D0100043E00209015C10134F7204C00020071204008C90606001101690032),
    .INIT_2E(256'h02290134009B002197A880044001C4004702580064300707400A1406001030A0),
    .INIT_2F(256'h2380C20055B928349AC08845280408008F18020040238888281E6032E23C3291),
    .INIT_30(256'h0B00ACA800080594C8000A00080009901200A8A1121042204880000881003A18),
    .INIT_31(256'h06027E065C03080A08070011200100204244C1105CA02C98001013C411000000),
    .INIT_32(256'h04831E1C822249803903E00000C41031036460100A30C4144081201010065200),
    .INIT_33(256'h0C0004CA00A810F800323C0A710AB0412A0090A2C4002FF320C84000000F0219),
    .INIT_34(256'h07842040720100550029120502083220050240000124050001280F50B04083C6),
    .INIT_35(256'h038418800010158056600E2000401E400003A1040320006001C0605090000C20),
    .INIT_36(256'h00001AC1B4CD810110053198023470E0005810083B401866580580C248165038),
    .INIT_37(256'hE540200C001804280B0000080023001000E210800C61C0C021059025426D4250),
    .INIT_38(256'h8E38311810410808100095E990200007730001400305142000360C3602240A08),
    .INIT_39(256'h5910E601010001202D5ED6D00044880202AA88400800400209A200020040A970),
    .INIT_3A(256'h040A4803B1489EA00111800098920000A08010002810400C0944781108A5E010),
    .INIT_3B(256'h0B6AA8C4E131281206400612108280C216011924928007009848004001E08409),
    .INIT_3C(256'h1780000000555501800000080040A0804400000002180D108202840D05809922),
    .INIT_3D(256'h4282043D4442A11200000001081102880A029208030420510204D551C8400040),
    .INIT_3E(256'h0E290008257810822088004044105600000961A058000C0A8044200720EC751D),
    .INIT_3F(256'hA8501582007807308199D9A648448424030410028040000010190860002A1294),
    .INIT_40(256'h1AAA3155519283E400002122000188488902D0DB603212400001B680C4A4012B),
    .INIT_41(256'h20A000C9A784CAC8FCC2D800040AE431E40A84A1405D40245500039A84008090),
    .INIT_42(256'h010440136107803820539024CA40810B0000080100820269A000800905A321E0),
    .INIT_43(256'h902C486EF86E00DCE20488054846EC1C130025540285000820C44C8960102C50),
    .INIT_44(256'h860801048149BA902511010873A8C80210A0C0056204044C0210414862940A86),
    .INIT_45(256'h8823C89E8798000140500F01C587105EC0940049C40441200400000700005541),
    .INIT_46(256'h66A790B608A32B8260673400080244E382C1F114C08048300490009020249410),
    .INIT_47(256'h40C68C0A5A0000024A001480201000C00F1D49209A3796060221A0C520C8A0C9),
    .INIT_48(256'h20210020600109132EF00604A8DC8438448A42A12A0E012A0841182007504A4B),
    .INIT_49(256'h0760AC11A65CE4118208801490945C11123E024382016005C315988000211420),
    .INIT_4A(256'h881C008604B0310A4000080400C000C02145881E322602410991084819EA03E4),
    .INIT_4B(256'h500475CCE6632D21106090906010B000920988001088E00B043F8E200C0A6090),
    .INIT_4C(256'h0268121114470022089001920831880E20AA00810112580044294192A0400460),
    .INIT_4D(256'h80DB841020048C290A48C120090EB798C2008022001D1808018D3C0204101020),
    .INIT_4E(256'h0C810041822F861881100029B10000041626036AA8FEC00004168000000090E3),
    .INIT_4F(256'h4581A05401400D210DF35AD50864102000224D46130100004040809230650000),
    .INIT_50(256'h088C1D4E8E80E8B911A227D25033B3C3D90029E4A2004C00080010C800241822),
    .INIT_51(256'h1006C588152420A0100050982254C1000161A0014E4469085011001189A022A0),
    .INIT_52(256'h21ECF1746464379B01000824140D2CC2E809409100C00006A840020004004102),
    .INIT_53(256'hC420102308C010200000182C720DA48096584AAA22111AC6526042850C127098),
    .INIT_54(256'h04102010010921F0000364850000A41A8004827AAA982A8200B200CF5090A090),
    .INIT_55(256'h1010469924240002A10010000041681A600C0002225000148203000000D96544),
    .INIT_56(256'h9A89049015F16C3C40010200440004020001C00100084C560408102005400062),
    .INIT_57(256'hE440D680900064A20401D0D4B3A34880A442080506780B220180045FAF828505),
    .INIT_58(256'h1F288D2A1004A2080101308C250412C49600A808D8C6702E600A024280000C88),
    .INIT_59(256'h20C08080008010040000680B2080080300400240500880001442C00001008804),
    .INIT_5A(256'hFA018438747550A50049F2802812082E8024A52224E008204810048D00A2AD28),
    .INIT_5B(256'h0000002800208441920460A480018812138B24920A040420421C508040470100),
    .INIT_5C(256'h4E9084316C5B00D08014308600EB60082308700A01E1384000010270040308C0),
    .INIT_5D(256'h04084C6D2EB0632FC276BB10143026A2340421B020C6820004049D63D00B80A8),
    .INIT_5E(256'h90190015A200E6E080028188230220C668090000408420000000000016009208),
    .INIT_5F(256'h28485004210B449C440CF88015138B130D8B7048020434188112C34840003040),
    .INIT_60(256'h841270166308B5931318080200318430087900040200808819081C5088011460),
    .INIT_61(256'h102002400010010088012000200920000A006140200047020095094414104292),
    .INIT_62(256'h0851C028080E212D830400201009181020907430812233100428210002002A00),
    .INIT_63(256'h2023152180641260E0120000800030840809E45A260201616A30C02202008040),
    .INIT_64(256'h90223B029E132201F030E102306810144703D341B00598440231501904A6951E),
    .INIT_65(256'h10001190044048182122C400004880835002618C0C1500301648C6D041468332),
    .INIT_66(256'h800407C2100208824937008A80840A25DC017620284218004080821271A40408),
    .INIT_67(256'h8001007210062F5F70120863E2C060BE00230783005432D8C100041020140C00),
    .INIT_68(256'h001081000000201100400104025C40A400090120024190E80181841094000064),
    .INIT_69(256'h9410110200E0501C068884018203812021A0229080206040020009840001E495),
    .INIT_6A(256'h2010480118054000A210A0228000300000346618200006E000005004A075C080),
    .INIT_6B(256'h060010001400020181DCC4640212000B110060F50250200054F1001940046810),
    .INIT_6C(256'hE394CD009CD1308C001000000144002008030B20811189200009885140802AE0),
    .INIT_6D(256'h022001202000110E88030000002000610660CC84DC64C040430810AA224C00C9),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000008),
    .INIT_6F(256'h00100106014000000100C0000000000000000000000000000000000000000000),
    .INIT_70(256'h04000E311C26F3933E61C6C07784987C33A005441055000000FFFFFFFF000000),
    .INIT_71(256'h18126224A8000A80884122D80200065401029800000000000004480000201D10),
    .INIT_72(256'hC00000000000000228220AA00005141000001800806A64C14921620056804902),
    .INIT_73(256'h809D0000003F9E0544040A00F2A0454AA06084100D524200010A459000090282),
    .INIT_74(256'h96818CC6D1C5E404327088580180000000000000A20344FA1E962C8240000000),
    .INIT_75(256'h188410AC415A0AAD1849902E1220120280180BBD018535060E1400804C0250A0),
    .INIT_76(256'h000000000000000000000000000210C0231C0100105240000208842310480040),
    .INIT_77(256'h8C900200040612183162C18333B33060C183060C1887E7200000000000000000),
    .INIT_78(256'h403D001049018A8884D00018800800DD98400000003A1A100000008003B3B3B0),
    .INIT_79(256'h0010387A008000A000000080145086040207EB2142409C039681000001080022),
    .INIT_7A(256'h000708012090083004112008000000061C50AE1C0E2801402000C0C30230C000),
    .INIT_7B(256'h0E82886400407EA03050224DD2690C00320004152007840000549C402A93A400),
    .INIT_7C(256'h000704140294852870B6152081E0046003C54002040A00808000010510013151),
    .INIT_7D(256'h7030C3030600160BFF8000E020203004E8058000000000000000000002206150),
    .INIT_7E(256'h282E118090C27E1E04833000000000B82602E1180480C13F0F440186042E8005),
    .INIT_7F(256'h7CF02244081000F4893000160149188789348926800800000C024840989F4905),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_27 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],ADDRARDADDR[7:6],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_1_22_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_27_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_27_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_27_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_27_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_27_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_27_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_27_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_27_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_27_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_27_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_27_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_27_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_27_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_28" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000085024002400000088088050908502048F0CD040A8871802923C2CE047F72),
    .INIT_01(256'h0000000000008801011810000109000900000A0008482400240000A004800480),
    .INIT_02(256'h1200120000004400000020001048004800002800021100000000290000000850),
    .INIT_03(256'h0000000001100404000042400240000280021209000900002824002400000428),
    .INIT_04(256'h0146010804201000000400020900090000050000213000000002900000008500),
    .INIT_05(256'h000010201000010220000488042480021050840007010804201805000040004A),
    .INIT_06(256'h00A00009820000D0000000000A00B68080068040002000005B40600D02040002),
    .INIT_07(256'h2101209420A54C00020480000041000000000A00C83480000AB35C8100B16190),
    .INIT_08(256'h40803863840156150100082080809000000941660C006A0C0000809028502BC2),
    .INIT_09(256'h461450200000829844402010240000000210438001000000C841041010200080),
    .INIT_0A(256'h000140414200B000202820C646212004200104080320EA431080000C80084041),
    .INIT_0B(256'h0201000000080010100480000200000000000000000000080004000000040400),
    .INIT_0C(256'h0000088302100000400400206043EA0004008000000001021482084484003182),
    .INIT_0D(256'h00000000000000000000008140084100110200400104090080000000102A0000),
    .INIT_0E(256'hF200002008000543000000002000000000000000000040100000000000010000),
    .INIT_0F(256'h401501080020802143CC008205E0002A12080010000000801000000100200244),
    .INIT_10(256'h0A308515466432432500114A0000804020400000202100B420062021208227C1),
    .INIT_11(256'h83FC6240EB80023A8C880B049822074284180170248C890175C0431815122380),
    .INIT_12(256'h00A020242C530022D0458008689C016251808C4300651241C000800B000440BC),
    .INIT_13(256'h1B68040B14A133429E6E2016864C4109401C309701D14111A4E0224022000022),
    .INIT_14(256'h00043AC2002004415405000080000409003089090875E4148270125AB2380D55),
    .INIT_15(256'h015A44090420C4C0CC2C9040002AA8B08C068780C4A09619C2287012A1480F00),
    .INIT_16(256'h014C8000430010A0C00010096100081E86901020C0D00044081C802B48814037),
    .INIT_17(256'h004100004100B2A5A50014451A5A100236050110440298D0013035A2C915062C),
    .INIT_18(256'h20038E20100081E5280A52628008161D0C2802030000400062001968E0280100),
    .INIT_19(256'h6A11080143E1011380201780056289209848090440486D0C003981285001ED00),
    .INIT_1A(256'h1440081271045270A8CA188021010A44807400088800130101C1603C6C18008A),
    .INIT_1B(256'hF1001000160100001410030501C6000711C9601E6092114214451A009DA1804C),
    .INIT_1C(256'h21060120403800228100001064105225281110012524012400A0790A010A363C),
    .INIT_1D(256'h628F92207463129D40000E1000020365001011064908010033281C0218314244),
    .INIT_1E(256'h28831689A00180E3132B35102400612711E4DC942D501020D906201418020FC4),
    .INIT_1F(256'h1000804312A0B60916F91812B00055690E1480486948140410A275A3A486102A),
    .INIT_20(256'h024430080370478821FA003300100CC30314840582C2460198938DA47C06021C),
    .INIT_21(256'h1A20030640209272C8E11100246882FC200000A001A010FEE044510C36274004),
    .INIT_22(256'h04368DC2430820402F90A030018A14890000330045F40240505000003F868060),
    .INIT_23(256'h3805002082B08000420440C013880F0044000000200900B90311091A082A0552),
    .INIT_24(256'hE8B0C1D46029902C0C2480208420210005892890410010808A6E07F30018030A),
    .INIT_25(256'h84022201004028C2CA20320200BF275400C00042400611B8A3C7800410000000),
    .INIT_26(256'h09001FA220D40512810E0000000084081240095088000C1100730000C0944241),
    .INIT_27(256'hE2026001818260059C088035DA2D9D2A9180218403F87C00D0E0F0AB30022401),
    .INIT_28(256'h6C6920A51904278C861A41250380EC1CC102800020000010080A080009001803),
    .INIT_29(256'h130008C982700B4A140000E9081E2001E0018F9834054188922080008208009B),
    .INIT_2A(256'hDD00AA040143C418620A080010002000010008104092850A142843113A243000),
    .INIT_2B(256'h00860C84600C0146230C306405990B00F2146200201CC02104088230001022D0),
    .INIT_2C(256'h8B480C8222902C81006821F0000D14A81005012920A400500600A8DE30AF2152),
    .INIT_2D(256'h60247D80001F81049224F5055421EC520B0CC1812040480B00000012D818111A),
    .INIT_2E(256'h414220A19050240D84229100C30387038781E007C03C0E328500028300000040),
    .INIT_2F(256'h0000205204D9C80056F252A4220000210E110610012B825A408CA54878807300),
    .INIT_30(256'h0190438460430154A9402500880558AA4A558032149208004005145151107011),
    .INIT_31(256'h89C54C01ED824C190E0F0010B00106014C10E4000DF02D8EA05037FB49902431),
    .INIT_32(256'h293E8F39A0009200371C040082981C10020C500C451303D400E0241830043304),
    .INIT_33(256'h02C70E4080EF10C1002830064D4C25C0A0C04280012840271489C380003308FD),
    .INIT_34(256'h98462AEB7A9254001280A830123E0463120403240FB04482202000009C87D07F),
    .INIT_35(256'h040602C8021880C001F81C34008070400C0C03E0060183430786450829186A28),
    .INIT_36(256'h8C07D00998A942E198C5710A000ECF068A183880D28008081F03E8304402283E),
    .INIT_37(256'h400001020000C92A8380422581C3C08181C214801C1B940000431A180B6290D1),
    .INIT_38(256'h84053C00124140810110020012A000492F04014240000580005080A044A20362),
    .INIT_39(256'h00021E140520200840002C230006800040000580400144002800909012022988),
    .INIT_3A(256'h1E309029009D41F080010A0000000000901901400093450140004408204DC104),
    .INIT_3B(256'h9F4000C4A00000280000000208AAA40060022060928423C07D60A00306F84020),
    .INIT_3C(256'h90005000081000092C0069CD8282C08080932400120212122010802108640011),
    .INIT_3D(256'h0481030030466A3887000C010136808851101200440029438602000002000010),
    .INIT_3E(256'h045086420001808C22C11D504008540020461D02861156D86008B2C904834140),
    .INIT_3F(256'h0001401201891058682D0F0026D028842250800C204148829645C21448402460),
    .INIT_40(256'h10000A00000008340100000800009101800052003D0202020000147800000400),
    .INIT_41(256'hB02022002E0410305018700014440801DC9009102201A04253000010604C0000),
    .INIT_42(256'h000008200801E20A418FA01808BC022488888110310200104020A02545A50400),
    .INIT_43(256'h11A91882C0600601708000C0000461801A20000C7053408823890003201201C4),
    .INIT_44(256'hC7B800840801FC90270002403EC84260980012262200053F401101220000CA08),
    .INIT_45(256'h142801CF59D0028030085F00E45000089044021076CC5A8A2C1218E030C00449),
    .INIT_46(256'h6AA0D0013870E0D024508FA0001C218040E24304802A40003091201202414A18),
    .INIT_47(256'hA070AC04558C3044D7811450205104A383034501B22481C3A01D5CC028013401),
    .INIT_48(256'h8C4986512106A19365880031BCC2A08700002002804089467800048034500A22),
    .INIT_49(256'h21A812439810011001C006E0B60602803CE80653AED42149C168384404D01001),
    .INIT_4A(256'h081201850080A02800002012000000C1200012413A0D00638001800001018B4F),
    .INIT_4B(256'h02000600032000180C1A0A480908094088145934301001200212001804292005),
    .INIT_4C(256'h8222D0022410C42101042102501914102110C801014054004A0100100004C000),
    .INIT_4D(256'h8227E041005615008E52C1416A078A7EC240050040A040880030C150104002AC),
    .INIT_4E(256'h0C091208AA6F040828D0003AA00003D4A04C78C04001E4071690140151A02910),
    .INIT_4F(256'h019400000AC0110C09E2470682000080006100920F0820245003110520144020),
    .INIT_50(256'h0189ACCCD6482870220032640B32D8E3E8E2303C01C140204000020800068126),
    .INIT_51(256'hC60690304020E604D884021E0211E80818405018891000CD4012001102C01E20),
    .INIT_52(256'h2188205000088187A800110000003A04F800014000000420E644100000A05028),
    .INIT_53(256'h311D02000098A020A002083A21D02926800020003090600B02420004641000DA),
    .INIT_54(256'h08A074008040001000002540CC4082218051C02120504018804600400070A400),
    .INIT_55(256'h21104040A41A2C5604428608D001080080448102E4831210480110013291C004),
    .INIT_56(256'h2004138151E574F9C2D08110BA60310897147A9B438882422E5CBA0050300942),
    .INIT_57(256'h001C1130A2CA5CD34E9A700CF4601D050D000008060388694305A4716163AE16),
    .INIT_58(256'h0F10821925960A901941092CA0446B00B20C02B9F8BA45A5E10AE14A889030C1),
    .INIT_59(256'h280090008408000E8A0C02680008494A90480B944041641240000F400C093100),
    .INIT_5A(256'hF34800441833908020417684010209620A408049062040410022141118A0052A),
    .INIT_5B(256'h00580110045810004080100880000044040000006080003A002030CC40000400),
    .INIT_5C(256'h8BC400401108E01800010008800849040801110C865044000803001091080000),
    .INIT_5D(256'h21162B4480A00420011E80080107001C1220023025C400340A00824078400408),
    .INIT_5E(256'h98184700C040A0DC430440008810200001441048408581088288082442204401),
    .INIT_5F(256'h101022084D444158007E1E08140008C003E968402420040004A24B44C2192E42),
    .INIT_60(256'h46181F00182884430C46024384861886311400B88D4121201100180603000000),
    .INIT_61(256'hB04C228000C631302401221A0004A9000018501E0C0C008224942244C2741880),
    .INIT_62(256'h404A3229468019640AC480C44C0100C20281085120020E059050092608295808),
    .INIT_63(256'hCC2A821905CB84402889400A41100142CE08382091803122B25044E872E00210),
    .INIT_64(256'hC0004A8320225042290330A10204390A00007A098E0194808049601029484230),
    .INIT_65(256'h3440011908AA000C80224480820000022008002C4240E60000400A162500A8AB),
    .INIT_66(256'h000080010D0E8200A54C008292000000480000822B420888048093290A583408),
    .INIT_67(256'h0041284204004281C10140804420800400B0804901880607020211904010C010),
    .INIT_68(256'h142A8044690202500900200048812AC5480938012020088009200808098A1201),
    .INIT_69(256'h0011100600121D0081089813050085C481E00206014110120828248003503141),
    .INIT_6A(256'h20951489224B11280012412C010200008242682234B8D0EA402A0A408000C080),
    .INIT_6B(256'h6E42D1A0D373642C122C000B821130AC0160003F40000834A2A0C43F040280D0),
    .INIT_6C(256'h7903F00280D10F000C2A25127264C9400831C4582EC2550AA981280CBA004414),
    .INIT_6D(256'h82040008080041164805200002D408100C8110449D30A00010E01125A5404428),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000009),
    .INIT_6F(256'h0001000601400000000010000000000000000000000000000000000000000000),
    .INIT_70(256'h800180296FDECCF89BE89FA0DDDFBFEE98DC8001004000000000000000000000),
    .INIT_71(256'h04981B1040000A288999011556001420208C00880000000000001AAAAA894088),
    .INIT_72(256'h800000000000058012F50406170000D6D424240184C051483048588824EC4408),
    .INIT_73(256'h10301000004054024210595B285D888000433842E111224431A420400002A02A),
    .INIT_74(256'h004C8044083A180984000000C4000000000000000CFE00024048404440000000),
    .INIT_75(256'h625088115000D0508C1200420894891042F1A0404710901843084200240124A0),
    .INIT_76(256'h00000000000000000000000001880C230080A811E2090108002101C886064C05),
    .INIT_77(256'h4240606230B750D9B366CD9B33333366CD9B366CD94000000000000000000000),
    .INIT_78(256'h130082023056A0446010000845430C1DA208482A04003A08F000044130000006),
    .INIT_79(256'h11418200840004400000022002084811077A0050287412D2311C6A9A94220000),
    .INIT_7A(256'h000022B01A280304E22210F000000000221B0161110D802293500482E48B2A0D),
    .INIT_7B(256'h9020E60000187E82040550C00B04018D604003A07AE020800022011080675B08),
    .INIT_7C(256'h40A023982402100088355214AA00ABD41001008400100008218618E09C10844A),
    .INIT_7D(256'h5802638020210103FF90511A405CC01110022001C00000000000000031144208),
    .INIT_7E(256'hE101213240990080B0040200E000000194601213121098804009401408000790),
    .INIT_7F(256'hA200548594000082001C0001CC8001200C05992159440000021991200440A010),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_28 
       (.ADDRARDADDR({ADDRARDADDR[15:13],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],ADDRARDADDR[7:6],addr[2:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_28_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_28_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_28_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_28_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_28_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_28_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_28_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_28_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_28_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_28_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_28_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_28_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_28_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_29" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000502400240000000A088050900502008000002CA85810429600240808370),
    .INIT_01(256'h0000000000000A01001010000109000900000A4808042400240000A004800480),
    .INIT_02(256'h1200120000000500000020001048004800002900020300000000290000000050),
    .INIT_03(256'h0000000000140404000042400240000282020109000900002824002400000028),
    .INIT_04(256'hA616010804201000000400020900090000050000201000000002900000000500),
    .INIT_05(256'h0000002000000102200004880424800210508400170108042018050000000004),
    .INIT_06(256'h00A00009000000D0000000000A00B68080068040002000005B40600D02040002),
    .INIT_07(256'h2100289420A54400020400000041000000000800C83C80040AE9DC8100B16190),
    .INIT_08(256'h0000086304415615010908218080B800000900909104000C0008009088500042),
    .INIT_09(256'h471040200012C29844402010240000000010010001040A81C001040000004000),
    .INIT_0A(256'h0001D0C1C200B0002028A8864C212004228104090320EA46100040C8000848C1),
    .INIT_0B(256'h02010000000800101004E8000200000000000000000000000004000000000000),
    .INIT_0C(256'h10040883021000004004002060436A000000800000C101000482004004042102),
    .INIT_0D(256'h2204400004040000000000014008410810001053010509008800000000020002),
    .INIT_0E(256'h700000000800054300000000200000100002000000004000000000000101C000),
    .INIT_0F(256'h583D011040210821000014820630A00E94000A10000002A01002000100200240),
    .INIT_10(256'h40108001000000006008434850A0881C604220040A8190218428065344800061),
    .INIT_11(256'h42406100048160148C8000048502004084146020200081004000200000008002),
    .INIT_12(256'h002C20A028C10020D0458088C05D6D63878101230C003641CAA8A0105A0040C0),
    .INIT_13(256'h0348304A13F7AB42066781058E4461084285D0242005D2318060660028000040),
    .INIT_14(256'h804030C0003900491415300020081008410001010001C445127052BAB2FF7155),
    .INIT_15(256'h001220081C20C4C000249140122A00A0440E8C045422B41DC629003209480020),
    .INIT_16(256'h01409000401011889104100116804B2A92081040A4D201461444200244010605),
    .INIT_17(256'h008108014004BAA3348214460872020204019418400208C0A1280002CDD01228),
    .INIT_18(256'h2E009020A00191E1000632008008062404000008000040006100210860280918),
    .INIT_19(256'h3A08000AA0D14D50802E5220886E802000400100C18800000020210014002942),
    .INIT_1A(256'h5089314011488A8528021320C1021A80006CB4498848080511D02D400C155088),
    .INIT_1B(256'hE108D9013211B0C000400015C20408282246408600C0180A4008802119210142),
    .INIT_1C(256'hA10A0330000E038A601420C364000020000010000540012D5120003202000000),
    .INIT_1D(256'h9245800110415F045002030CFE00026100200018010081002A0206A248126800),
    .INIT_1E(256'h00850109A2A4000006402001000805080104040E44101364295C202489420044),
    .INIT_1F(256'h004302201002FC6D0C8DD818A414040402440040015150408080602113043002),
    .INIT_20(256'h0A41A500233083A8A35B04B68C1581010100800101820400B09301C419800218),
    .INIT_21(256'h0220010604A18A12C86B110404E98E1C6744EC38002249BE0601C10016A61481),
    .INIT_22(256'h06848D821200500100801003010804010800090500280887020040A302924862),
    .INIT_23(256'h1005002222200000C100400008C8810744C00C08000900019713090218024512),
    .INIT_24(256'h088005121009902C810000148420118144012880110214208127242305000082),
    .INIT_25(256'h918020850220486600402000018601500848114251154BA04800000404000400),
    .INIT_26(256'h00041CA342961402820200030000250C02490900004006110920460010040011),
    .INIT_27(256'h2200116481A7200400C48C01D829C12A8184210C00108408808830228C000201),
    .INIT_28(256'h244122210100000C1332811826CA120467928880810008220928042600201C84),
    .INIT_29(256'h203080812E000200140400E810022000101080983421A0008C020041041041C2),
    .INIT_2A(256'h4D40AA244145C4182A03D817B02F600003601AB659824489122401100800C041),
    .INIT_2B(256'h020C0C04600C0147630D227485190A0002144A00200040004048020801148000),
    .INIT_2C(256'h0A60494800002C3082200031180C15C21285402100002000828368460086E030),
    .INIT_2D(256'h64010881449F0115801C052135840956A32480E9D03844051030004100051072),
    .INIT_2E(256'h016300B180582009C4228006420206020701780EE0380EA00000000000000000),
    .INIT_2F(256'h0008404014CBAA0054E2DA64230408200F00040040240290498C04487A000380),
    .INIT_30(256'h2010F084014104642202224088005988465592B216928A004011041040005002),
    .INIT_31(256'h8045470064804C5922010803B08020014E510500AC100082080017F069182000),
    .INIT_32(256'h000000A422224800201FE40083101C30022C58C0C55100D408C0240820043300),
    .INIT_33(256'h00C282128627110102A407803D4D2540A4405E8808182000142802C000030C20),
    .INIT_34(256'h80401A0A0191140836111840400210630001435401B004882000000024048008),
    .INIT_35(256'h0F0630CC120010085878303409043E400C0F81E02301838306066008A9010A00),
    .INIT_36(256'hA201C990051230702858006A00F64B020020900042A0482A00006D080004023E),
    .INIT_37(256'hF06200000500C100030020358303C18183C3148741590C1831801B0043401011),
    .INIT_38(256'h0404812820494089000012821300004040040142040001000062A01205A00846),
    .INIT_39(256'h2005000504102948410888240042880000000008400800010A92901102610024),
    .INIT_3A(256'h9C0200201184401081090000A0000000950800000003050142004C0A79C20100),
    .INIT_3B(256'h044000C4A0C00000000004421800068246333050908000040368000304084820),
    .INIT_3C(256'h800000000010000008104448828250009D891333020250101090012008110200),
    .INIT_3D(256'h100301080444211081000C0101120000114810490504204101448001C80000D0),
    .INIT_3E(256'h004074220501008122480D480218640800020722001010080200000104024101),
    .INIT_3F(256'h00054012000D38190A2D0104201068C402D0800060010082928802144042A020),
    .INIT_40(256'hB0000A0000120C2000000008000031000412024004000A000000501800004424),
    .INIT_41(256'h318220E822203212510018C8C50628858410A8080600A0414200000022441010),
    .INIT_42(256'h24410BA115080882D4008400A80D10000880A01C300004104522026001004600),
    .INIT_43(256'h10A0540100C0000010000840080001800A200004501170CE00024022043010CA),
    .INIT_44(256'h88484084001016800510000002C8480000000822260000000491412A00000A10),
    .INIT_45(256'h14288500402000003808080080480804020C8050404202A80000080008400449),
    .INIT_46(256'h22A0010090E0A41EA00843810A0440004080410110284062B2801012A5814A10),
    .INIT_47(256'hCF05AC08410C200089001A902808008003414D090224904020000C600801B401),
    .INIT_48(256'h54118A320002A01508D80414A8C0D001880020000000492040800500E5700226),
    .INIT_49(256'h9008000188004098018002202428029100B000100A44A08C0120001020115620),
    .INIT_4A(256'h086C01850090300200000010000000C130000641280D012A8818000520000B42),
    .INIT_4B(256'h12001000010000180C080A500908414888005934310030200090230C04082101),
    .INIT_4C(256'hC628500208344420000420CA1480D51D211040000D20550ACE22280000045000),
    .INIT_4D(256'h82023C40000214008D044300A8202004C012000010040004002800A5080C0164),
    .INIT_4E(256'h0CD490038170044068200000A0000012481A5120903C04851640010300040913),
    .INIT_4F(256'h6D942000008020004A00C410920000800002400200080020590200B125106002),
    .INIT_50(256'h404898AC4C44187DB28356265131D863EA6230048002802040001008072E1930),
    .INIT_51(256'h4024C40100206016DA26064000000C8900502258494100CC7004221010200620),
    .INIT_52(256'h340620100071860780040004820122850000000000400810024C100004004008),
    .INIT_53(256'h000400610804083000000C4A201129360418000012902009000220046410801A),
    .INIT_54(256'h0840324820002414800030D0D24A100095149000124040100000000000E29080),
    .INIT_55(256'h08406400A4002058A1001400D00108022A04010288021010400A00010080C404),
    .INIT_56(256'h002484910A057001D210840018200008031209084A0002006040802000080121),
    .INIT_57(256'h8880243622084441850802A8B02ADC6445071A10063E802260848481A024A0A2),
    .INIT_58(256'h801282982506B9100941012825D0021112042E9020D230080182646E88283084),
    .INIT_59(256'h20100000800A001B432512200000485A1040047400C0060E10004DC90E021004),
    .INIT_5A(256'h0208C94C0200D6C3008426B518041BC90AC022F024084000080010012820042C),
    .INIT_5B(256'h1084248888126C042480000000063545600000006F28E0BA24849C2A50818601),
    .INIT_5C(256'h001449011010251000011928802842C0889211DD8000060C9535021141A89228),
    .INIT_5D(256'h2016026200A20C00008604410C0A200408A249415800002C828002401446085A),
    .INIT_5E(256'h19014710C41028C4434010129000A50601523000400481000240406400012201),
    .INIT_5F(256'h1212260801C05518893E000A14033440002930406424450124884DCC82192212),
    .INIT_60(256'h8000062A000800230E00060380870186031D04380F000000110030A714122801),
    .INIT_61(256'h0E408CCE804BB0028C01021000002100021942985040B42E309462C401F8A0A8),
    .INIT_62(256'h0108102D1046002D1A0484280009605000050081280E04289004290460604980),
    .INIT_63(256'h006F008521428460180256084410A100CC260824018213067820014F128C1201),
    .INIT_64(256'h00008A0304AA00C02216008046103800C8AC16010269A101B081C03004080090),
    .INIT_65(256'h50049508288A09140002C82282486002200B22180E40244000C00B128911002B),
    .INIT_66(256'h80214018040A5A00A1404132C3E04090481010A03706C3600CABEE1900102408),
    .INIT_67(256'h1100A04000672000450C4000C008080402000008000A0281022391982226C000),
    .INIT_68(256'h342A0260A100081000000081448102E0400030452068080211E0189982820024),
    .INIT_69(256'h8130303420001D010109883A0408D44585C00680294100D01222A4D001102141),
    .INIT_6A(256'h609D198EA0CB10083450806C8400300C8B526822449008AA0C22C2420880C480),
    .INIT_6B(256'h2A005100D8813AE980A83848860502AC024000295E0408040020443920000010),
    .INIT_6C(256'h0000582DA5C00360206A2D32D224E320890044080A3A51082C89484288005010),
    .INIT_6D(256'h00000100020A420E9004202302551402088012609800838000249165486140AC),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000008),
    .INIT_6F(256'h0001000701400000010110000000000000000000000000000000000000000000),
    .INIT_70(256'hDEE73EFAF3555754026373484511670372140001541000000000000000000000),
    .INIT_71(256'hFFFEFB1DE8000AF8A9FB27FFF402F7DFFFFFFFF8000000000005F333333D9DFB),
    .INIT_72(256'hC0000000000007F6BAFFEEBEBF5D75FFFEFEFEFBFEF9FB7E7FFCFFDF7FEC6FEF),
    .INIT_73(256'hB7ADF000007D6BD7FFD7FFFFDFFFF7E9E3F7FEFFFDF9FAF7BDE77CF0000FAEA8),
    .INIT_74(256'hFFFBEFF7FDFFFFEFFFFFEFFFEF80000000000004FFFE7EFF5EFFEFEF70000001),
    .INIT_75(256'hFFFFFFFEFDCFDBFFFD7F9D7FDEBFFFFFFFFFEBFF5FFF9CBE677DD2806D03F43E),
    .INIT_76(256'h00000000000000000000000003EFBEFBBBDFFFDFFAEFEBFFEBFFEDEBD75F5F5F),
    .INIT_77(256'h5F5EFB7BF7F77AFDFBF7EFDFBBBBBBF7EFDFBF7EFDFFFFE00000000000000000),
    .INIT_78(256'hD5FCFBFF3CB7FAFE00E00013CD1B6DDDBB5002EEF79FA017F000075DF7F7F7F7),
    .INIT_79(256'h74033FF9FEEFFD70000003FAFFFFFF5FD7FFFF7FBFFBFFFF7FFFFEBFD03E003F),
    .INIT_7A(256'h0007F7FDFAFEBFFF603BC3FC00000007FFBFFFED7FDFFFF6BFFFFFFFFDFF6BF9),
    .INIT_7B(256'hBFA8FF3DDDDEFE7E7605000900247FB5038006FFFADFA000007FBFDFEBC07FF8),
    .INIT_7C(256'hCFE7E49EB4F737BDFF7FC7FFEFFFBFFCFFD67DFEF7F9FBFBCF3CF3CF3D7F977F),
    .INIT_7D(256'h7FFE7BFFE9BEDFF3FFBFF7FFFBFF7DFFEEFFEDFFC0000000000000003BBEEF1F),
    .INIT_7E(256'h9FBFFFF7FFFBFFFEBFF002FFE00000FFFFEBFFFF3FFFF9FFFF3D7FF7BFE7BFFD),
    .INIT_7F(256'hDEFAFEEFFEC3DEF3DF9C003FFDF9EBFF803844915F7E00000FEB7FFFFFFFFFF9),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_29 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13],ADDRARDADDR[14:13],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],addr[4:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_29_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_29_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_29_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_29_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_29_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_29_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_29_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_29_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_29_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_29_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_29_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_29_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_29_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000042000000000000000000400004000000005004200D50120016C00000020),
    .INIT_01(256'h0000000000000000012000000000000000000840000400000000008000000000),
    .INIT_02(256'h0000000000000004000000000000000000002100000100000000210000000040),
    .INIT_03(256'h0000000000000800000000000000000200000100000000002000000000000020),
    .INIT_04(256'h0002000800200000000000000000000000040000001000000002100000000400),
    .INIT_05(256'h0000100001000000080000080000800200108400100000002000040000000000),
    .INIT_06(256'h4000000000000000041000000000928080000000000000004940400000000000),
    .INIT_07(256'h2100208420054840000000000000000000000200002000000AA1120000102020),
    .INIT_08(256'h0000000120015400000920008080A88000004142110000000008000000100042),
    .INIT_09(256'h4014002000004010450000000000000000008000020808814000000000000000),
    .INIT_0A(256'h00008080820020800000A8424021200422000000010002401080000080000081),
    .INIT_0B(256'h0200000000000000000408000000000000000808000000080000000000040400),
    .INIT_0C(256'h1004088002100000400408000040820110201100080101021000080004041080),
    .INIT_0D(256'h0204400004040000000000004000000011021050010100000800000000020002),
    .INIT_0E(256'h800000000000000000020800000000180000204800008010000000000000C000),
    .INIT_0F(256'hC0284108C824C10F154110112B80061494600810000002A04002000100000200),
    .INIT_10(256'h98E3C54602200840E10422262B0A34857000401A800081246844A20940040023),
    .INIT_11(256'h4C54048066910803EED00DB000032243E40821388A0421829C4E031F85C7A096),
    .INIT_12(256'h282223040902004302A0008086F001103FC088018840C2100004000490410003),
    .INIT_13(256'h6800083F294200871DB0F189C00BB002099CE1311FA4C52435008800CA14889A),
    .INIT_14(256'hB75091A63739C68E6BAA0082A46BC43C253189E940AD80C08006400000411620),
    .INIT_15(256'hD4F3BC050A440008008201089404EB3E032154AD0B05A7900C88016628209460),
    .INIT_16(256'h402010102006229B4360185204034805B3D00942401124190402BA9E77804289),
    .INIT_17(256'h0E30E15020824120200800805C3D20054B420001D0440010E010D12488020201),
    .INIT_18(256'h42C04004089CB0122A80000110104C106C45128283188A40081C032A04248020),
    .INIT_19(256'h46118C343C6602420000370802C731CB2C2C0F60D008270CCA4053AA382AB206),
    .INIT_1A(256'h01D8000B02C14923998A598C034709DED9000115B0CAA0943B14B080E8C62180),
    .INIT_1B(256'h80A9B901085150D0A2CA4016035840207AA0022C8188001BCC1419510B6C8802),
    .INIT_1C(256'h112600804C10300A1A0020000008002000650020220F2010A0B0032B010C0DD4),
    .INIT_1D(256'h122011D009C5A5D8ABF2D0560201098420E0A80006A1012891800C520DCC8128),
    .INIT_1E(256'hC021278001E672FC1BB8C0D004292D0640C8840A6B33B97B72C48DFC4A070204),
    .INIT_1F(256'h1E4012014060403E020920202400010BFEE6A99A82E5370E1D91DBDA82201F2A),
    .INIT_20(256'h8C9A80020220F1324816554086D8F18727E400C91F2CC403E6745B4000218CF2),
    .INIT_21(256'h8440EA04040504601022212804898290E26C4D40E04F4D7862BAFA342AF56608),
    .INIT_22(256'h63A490D60410B100E4000200820B58C9190198CEC02C07C3056C41A4D33D60CF),
    .INIT_23(256'hA004082760020C00D40EF2D4400CD190002244004302E4810B2480DC031B5E50),
    .INIT_24(256'h99124476310000040740483D9863118148A2781042021200034529201400010A),
    .INIT_25(256'h1F026553804272A62060000840A4A2BC050895E4D11A682D802A840E1A080414),
    .INIT_26(256'hC1C8330474E40C69031880112134859A848E131088C90A16310044800415DD89),
    .INIT_27(256'h082222409171D84140B0AA2CB0CF815CC00801D4165123E90DAF21C51BA8F089),
    .INIT_28(256'h08004801001100244D294B6C69482120A690505822501480086A100501213489),
    .INIT_29(256'h634918D1FC55120C80004293D89770003019941108244000C104045145145104),
    .INIT_2A(256'h3D461E4444C714424A29925324A6492292149021412A142850A12A0418920093),
    .INIT_2B(256'h68822E4F584C86002A0A0A22111122C002860C0061EC00402680020082110801),
    .INIT_2C(256'h3274B8D2AA153908086C0038181001741408C282C02810602286804402B742C2),
    .INIT_2D(256'h618159131C9F063510981CA23112684A6632831915290A10A065838B60C28695),
    .INIT_2E(256'h83C3C1A1E0F07815050480C4420C460C47184101443831B04086022054000205),
    .INIT_2F(256'h31B822FB5052A403C1B1A8CC20952A11E00AA379EE002C9E8EC7310E30024F10),
    .INIT_30(256'hA8005364213B04642E4966128D4868C2C3F1951100F0BE22B109A698A1085A84),
    .INIT_31(256'hA090EB0ABB264857029B8C752CC7600C45B81157E4379202254B80154129A8A0),
    .INIT_32(256'hADAA00C44BBA48802ADA0600840885F8907B190594F2150015A6703BF120720C),
    .INIT_33(256'h548425924ABA10022204BF5460550D818C80CE001030209549480054A4131844),
    .INIT_34(256'h888CB45E032339307656A8CC801012C25A834A192BE7441A7210CA0020A8C008),
    .INIT_35(256'h18846094D450540029F06228131020600C180104022106220C46B4D21F15C524),
    .INIT_36(256'h0698B603061430A4000032C40014A8583330374476400012930AC20260172A3C),
    .INIT_37(256'h1A222310C110C800139150A106238311062248028D52A9112044164C56B00479),
    .INIT_38(256'h2C6C01700C1041F9413CB6900408A8097100001140000608FB3B414A00B91800),
    .INIT_39(256'h20124A8700203948A088B303002610A84000002C84104660028A4401C02808C8),
    .INIT_3A(256'h0B57D089376B748051D30B507001BEE08118105F8913CFCBD080181543B00238),
    .INIT_3B(256'hE5800084A180000BE54103C618000C27B22FDD00020260529BE82D360819B4C1),
    .INIT_3C(256'h800410A0408000126583000040E30680910200004006239297B48F6914042016),
    .INIT_3D(256'h5012001D10606200B00066010097439E2A401A5801040C3B838A000162115021),
    .INIT_3E(256'h34A608842D6020800488965E00B6142524040C05FA080401029AD00A0BF00001),
    .INIT_3F(256'h000BA830402B845A34D8023723E0500180B1B204F84141358C99446E64804B40),
    .INIT_40(256'h8000350000B08384004402182222F0090041085A0C1105A422A29D9000016028),
    .INIT_41(256'h23E647F81A2891A2319C0AAAAEEC24F02E6012C382417080B4ED641B40C81811),
    .INIT_42(256'h802010254D0014200C95240407C8131C8A49592B28821A184B02844B3CA10190),
    .INIT_43(256'h00804924000C1450AA000E400202A000206603200002A0000082A801886441C6),
    .INIT_44(256'h201401169804EC13066102C804000110961030A40030044E0408C41421008519),
    .INIT_45(256'h0410A0403A382080701C0501B5000816CA00881212025C092A000C021D640000),
    .INIT_46(256'h440000AA27A3402BF45724101008014200B220041326234080918043ABE84202),
    .INIT_47(256'h542A448408145003070890D848488D4200000604D8101A00400AA30440229300),
    .INIT_48(256'h984D06FB6C00C10C60594630120074A080482C07C0195142584028215128C441),
    .INIT_49(256'hC06D1546949E2811E902E0105A12488032490A603C116424405CAA1D35235420),
    .INIT_4A(256'hE310701200BC383200068231126144C6AC0100D8B64603CF0CCBDE2E02A49BE1),
    .INIT_4B(256'h35224188C0620800C482140152B502B85C4B64020010B8900BB092FC05082058),
    .INIT_4C(256'h043E520201B488258C28380B60002B202AE6099D8D27DD53BEE57826450A8800),
    .INIT_4D(256'h80B275B8005400208A12C700770009AB221203100845252E00296203102019C1),
    .INIT_4E(256'h8156905E8F000451601FEFA321B922524C18F3E0EE020C4D088400045812F02F),
    .INIT_4F(256'hFC4900000C00C11440067F8781008108FBB2814015780474690788043859E127),
    .INIT_50(256'hC7C1F568FAAC0E44A251BF620701186F63A6300496504040822A100800500315),
    .INIT_51(256'hE406611ACC2AA0E4BA6246022A7758099C3A12905824404B5598C440886A2030),
    .INIT_52(256'h2004006C2C15B2A158487000D64144D408000058C1E008149C4C208A84102310),
    .INIT_53(256'h142604BB184940A027C38E046950E494134C00002B80601E020EC00908131C68),
    .INIT_54(256'h1C2A40802E001E81803F25832044B6EE8935C0EFAEFA80080048FF100132B980),
    .INIT_55(256'h9B2AEE61B404583338818F300C484000205082887C850402801F10043451800E),
    .INIT_56(256'hD800D7B4181A194902B900287040271E1A60151147088442448911200C100BA1),
    .INIT_57(256'h8C1E30A404D8183142811004C2C05121180C3E18003942D9A30984C8D8434694),
    .INIT_58(256'h806E5BBF0043FD00008118021F9ACC66C000FF08423831FEA508053C1238248A),
    .INIT_59(256'h00B40248860408150508504200110044609C4014F0658140508C18891E33A094),
    .INIT_5A(256'h015081640616844C0C0D5C2060600AE401CC469F69304433043F8C140C141004),
    .INIT_5B(256'h50102408B24DBC6DA5401006424A5A12C3C000002B7964DC60B397EAA0859404),
    .INIT_5C(256'h06D8C1600A0514067262102D10B0272091834010105C44100065C38821318200),
    .INIT_5D(256'h60168C0580220E2D4401BC52224C0A2F0DC60A12EB44003C1220C24000810381),
    .INIT_5E(256'h5DC196C84426800882E06302D823EC81835330090190440AA06A6A488C0126C2),
    .INIT_5F(256'h8303024200934168C1480012019B00819424710A5BD802302642EC3F5C57856D),
    .INIT_60(256'h84920202A872920069203E053069926A24E9054C8B07838D32E7E80B02C60E81),
    .INIT_61(256'h80288140004441A0808B20C84112C8840A91A02C0B18305C3814904085981600),
    .INIT_62(256'h0900603002E3846D172B40C4200000946129A880A0024A0C082019880448A084),
    .INIT_63(256'h144D3687351103E1343001CA8020300140F806B47B4037B4290000F103981346),
    .INIT_64(256'h9C50C00100AA24C12286A94C444A22141A500D115100F161B0E38A20257BF68A),
    .INIT_65(256'h010411082047380839628C01485B10A3BDDBF03E468841523494B0098A1CC460),
    .INIT_66(256'h0083268049060A407C4E099001804BE4400411132EE50AC0006905D804A80D12),
    .INIT_67(256'h400061C04480E4800A880086A18889B40344C00100CE18240600069252199094),
    .INIT_68(256'hC41880204A28008108008160E0400EF7802B2040404456080080088021121021),
    .INIT_69(256'h8030120A01040A211890020100808C21642C0C00020080600A00688093022081),
    .INIT_6A(256'h200200A090053000041420048200404604806410213000420DA0C68B0C42A0C0),
    .INIT_6B(256'h9444908110A135869200F0850C1E01890181A069E84A04124A419425041A0990),
    .INIT_6C(256'h0C293C4B6331C4382030A5926844A72840100A20AC0C2F461A484C415600478C),
    .INIT_6D(256'h00000000101C03899981A621323200018D00422641060222050D26D45D882900),
    .INIT_6E(256'h1511500051044114AAAAAAAAAAAAAAABAAABAAAAAAAAAAAAFC013CC865095E40),
    .INIT_6F(256'h00D7D5500DD5245B3929D80A1290F0B54B12CC618D243294960C6A7281925E81),
    .INIT_70(256'h000232049411A2E533353860552265A3D0640A5AF050505050FFFFFFFF000000),
    .INIT_71(256'h06C4818973088B44090B35805726E006D40002DBEFFF1DFFFFF14A2222210428),
    .INIT_72(256'h0404254908445EDE4C92830A4194D605A42C7CFC2D00200088140591C8E3961F),
    .INIT_73(256'h29082009410E1A1D46053AE241912541DE1B4F48525350B18C48C48028A0B84B),
    .INIT_74(256'hB88A71288E01603049A03F10097AD7FFBFF77C24500200A286701005E0E913F9),
    .INIT_75(256'h1120408A080540D1083AA08519A214130006520020628005E05279022549477F),
    .INIT_76(256'h240948026284235804B5192D4EC02481058A3630213A04A00000024582123614),
    .INIT_77(256'h01030EA8565045A3468D1A344C44468D1A3468D1A309AC00488011006202C401),
    .INIT_78(256'h29C01810012EC189E5115CEFE50000FD98101023FFB8CB502A0D410656060609),
    .INIT_79(256'h145027800F78C500092A086180940283A015A001822688934EC1104481060103),
    .INIT_7A(256'h14100C01842866F403251810020A406E26E044001378480040711C4000280700),
    .INIT_7B(256'hD93310000462FF8365DF1429138980011140A458811804004B70530BA4FE00B8),
    .INIT_7C(256'hB050594F204C4D6A98382523120C00C07C1485141C5008280000000005C0B1A0),
    .INIT_7D(256'hB5001EA0015820CBFFA2110298004C0106022000680808818A0388E750020E90),
    .INIT_7E(256'h198403800182A0E084411200200856080E004038002981507031A803804E8029),
    .INIT_7F(256'h0080B9039581DE6702000540A3E74CF84944024133C405A4680411E4146A2082),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_3 
       (.ADDRARDADDR({ADDRARDADDR[15:6],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],ADDRARDADDR[3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_3_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_3_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_3_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_3_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_30" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h02800502400A4000080083CF050900D12809FF216002407FD86087FE00000042),
    .INIT_01(256'hC200100000800839E13814000509002900000A4908052400A40000A384801480),
    .INIT_02(256'h120052000040040436202000184801480000294C420380040000291000280051),
    .INIT_03(256'h0020000100100E05000142400A4000028242014900290000282400A400140028),
    .INIT_04(256'h9006274805201406C404000309002900000504C4201800400002910002800504),
    .INIT_05(256'h0000102010000102200004880424800210508480070118042038050000400040),
    .INIT_06(256'h00A00009000000D0001000004A10B68080068040002000085B40600D02040002),
    .INIT_07(256'h200028B420A54400020480000040000000000A00C83480040AA15C8100B16190),
    .INIT_08(256'h0008086384855214010908218080B880000941421C0000080000009088400040),
    .INIT_09(256'h571450100010C29844402010044010000010438001040A81C001070001000008),
    .INIT_0A(256'h0001E0414210D0840060A8C644210445228104080330EB621808000A0F0840C1),
    .INIT_0B(256'h02010000000800101000ED00025680000000080C8281A0080004000000040400),
    .INIT_0C(256'h00000883021210000000082060436A290039810000C0010A9480014000047790),
    .INIT_0D(256'h2014400000000000000000014005200851001053010409608800000000024000),
    .INIT_0E(256'h710400000A0005C3000000082000001000020148000048000000000800018000),
    .INIT_0F(256'h404FB0226604407137DD584702FE06073A700A10000042A21202200100B90250),
    .INIT_10(256'h0BAD30518000CC0049409454DCCE0D40434BD251C0235BBF342A3647B562CFC9),
    .INIT_11(256'hE37FDD4005840446080A40043F7787420019D82904A008AE0001B80061100F90),
    .INIT_12(256'hFFA101A210D05860A9E00089D81D001C713D06420F5AD6710AAB8C05489F55FF),
    .INIT_13(256'h47C8081F38A1234207441587D645410A588452013FC1CA319FC4EE288819CBC0),
    .INIT_14(256'h97F9AC10F5C3829E20021F001EDB7376556D6D83B17C144EA2501318B2B0533B),
    .INIT_15(256'h41C7B3A860E09493CEACB5C3738047E75AF80D29DBEC7CE063837ED400023FCD),
    .INIT_16(256'hDA3431CA9945CD2A57BDEF32DAC39EB0B743EBD8E005221704582838F67518F5),
    .INIT_17(256'hA0DE1B51A48689B857D62362F02B4413F8DA9E4B56AD8044C05A7082DA002731),
    .INIT_18(256'h30809F87A00C95E53EF5A560D50A179534D8C88A1F5BF60B01D62A0A662C894B),
    .INIT_19(256'hFA158E2BE8344F47800C8A2928CE30A3FD9366593D99FD70707BA3801443EC42),
    .INIT_1A(256'h428581407428A3E3129A912AFE9B028CFBE815FB18A16FCD33C3F5FF958EE888),
    .INIT_1B(256'h818AAB1F7A5554A2E28897D4E9E9292EA187897B10A03BA91D8AE1208C1F030C),
    .INIT_1C(256'h31200630182C320DC28029016C69A9EA95C6C0218F4890062528FF628082367F),
    .INIT_1D(256'hDC0C250BF194731CF1CBDFEF00035DC0EFC0E63C97B3B2CE38B7FC91F00DE87C),
    .INIT_1E(256'h93352061F44755FEA221A2421761AF17F16E1D2F0421B1B0FD5415EA248AD763),
    .INIT_1F(256'h3087143062912E2FAECB3804F3215445FEA37DDFE5413BF834DD996F13313FCC),
    .INIT_20(256'hC491A250819470EA680F0460C400A18F231481C019828452F1B2454011220318),
    .INIT_21(256'hE26F9DBB0DA6CF19CC61B966D6CDEFDB830460AEFBDD105DD56DCFBC6CE9B058),
    .INIT_22(256'h60800812620101023F81501B0239C9337457DE8D57D55FABA629A0C23E466FD2),
    .INIT_23(256'h301521D6A222918FFD78D100EBA86F172CF23E7382091AFE9C330B731AC0A592),
    .INIT_24(256'hB9B64FDE758993EC8EE4BDD48460D1F1CDF3FA380D78DC9022A78FBB01D3DD03),
    .INIT_25(256'hC0BD64433BAF0C704382240073F76F5041D1CBFAB8BCB5E0A3F7BDAC8C79447D),
    .INIT_26(256'hD087CB4B2193E803DE1297A4BE4F7900E7646DF5B442363944231F6E4924434E),
    .INIT_27(256'hA885B2746EB5B1C45FCE8CBF50A2FF6E2804A1AC47D1F491FCF7F5AFBDFCFBBF),
    .INIT_28(256'h2400693185029042579893BCA7E7FF7DF3CC681CD705CC86DD724FAEF3F55E6F),
    .INIT_29(256'hB0429081267F4289201CDA74C048001BF000DFBAD806363133C922EBAEBAEBA6),
    .INIT_2A(256'hDFD24EA560E5D543BAAB085610AC210A287142875C9AE5CB972E0C0A58D1FFC3),
    .INIT_2B(256'h5ECC1D28684C83454319621497182E41FC154220215FC4405DD88741DE0C849A),
    .INIT_2C(256'hD807C1AA3C83650859AC47E5300004D034CC6F65C3087C213884001CF0B9E832),
    .INIT_2D(256'h5542F0BDE6FE06F80F21F45ED183E1CDB45B031C52AB35E43F362B41F0E63060),
    .INIT_2E(256'h43A321D190E8242B55C7AB3EA40DCC0DCE1F438ECE7037C00C1022E7F6204201),
    .INIT_2F(256'h13685AE916C92C13DC0353AC32E285298E08E5D558F7E218C09EAC417BD2FC96),
    .INIT_30(256'h2BC4E77879AE18E36E727A5C0070F018F47191830612B8CA6009451161165181),
    .INIT_31(256'h0FAC85878544026C2F0E17D28B7D6A090B53E5C59FE33FBD8F1E7FFF0CD00E04),
    .INIT_32(256'hADBEBF19C88892803F1E0A0104D11028324D735C2C824F0070A1284010646088),
    .INIT_33(256'h3EADB2AA8C4481FE82750041100564909DA84E800A843167F30C24A82C4E165D),
    .INIT_34(256'hFC242A4A7C48128097D1011C443F12E89F0B09720EB10740D20F10002C9693F7),
    .INIT_35(256'h13924828051205E273E84E5434E480E01410400A20528425084A40148B394102),
    .INIT_36(256'hAD0F58EB3C4493C9C098A56014926A53253932068A1284101F87A24049224D3A),
    .INIT_37(256'h7862033DCA4CA45510BBBC8484E74272842480AC280924E4090008AA0D44812A),
    .INIT_38(256'h321BBF73BA5949516850B612678AAB913F1680201FC00F0AAB91EE1891953826),
    .INIT_39(256'h00153FB94A214358EF04EBDA605D98AB800008B5CE96ABED825D1B2B656DD881),
    .INIT_3A(256'h0490C100289553F056D28A56C001E084A540114AC9014A0B5083848C204BF93C),
    .INIT_3B(256'h97C0008C210000294200493AC95554067F233D809CD8C7C4F920A41F27FAC160),
    .INIT_3C(256'h2408552DD570001246E753B4D64A9636C5810000243E9EA7C01490292DE12257),
    .INIT_3D(256'h18630D3BD096662CC868E5AB46554B5B11580599D90C6BDCE44D80008415573D),
    .INIT_3E(256'h7071246E483801C04B7BC79C58BF8045480F7E92FE6880A9AABB518B75BD411F),
    .INIT_3F(256'h005BDDF356AD6399EE361F0066B76E18CED7AAB5BD8F11B7E63C5EFD92EF35B6),
    .INIT_40(256'h10002200014601C046550278AAAFD668149762177C20292D2AAEA4FD000559A8),
    .INIT_41(256'h21E267F9F82C11DC81C4F940E54D10F1B93BCD6CD35FF2CE72555D06BAD706C1),
    .INIT_42(256'h046118E6001FEAA0A4DF2A3C8CB9E237525AFB5F53AE1C30F7CE13FB5DA870E0),
    .INIT_43(256'h18A17AEBFE5400F25B0C06580A39FF9F0A2C60F050167A3000A1692210226C86),
    .INIT_44(256'h6FDA03A03053E380795D00527EA840111136A0C0222C087E0401442E31000214),
    .INIT_45(256'h3449255FD3F83409E91CA501F5BF6811E28C8477C4400441800120013805004C),
    .INIT_46(256'h7AA7E00FA243E7F8A45DDB8380862712C4AC4F04272B962C0A2AD410282F5A27),
    .INIT_47(256'hA9F5E9104FBC304B939AE219280801C323DF656D2324DFE7B0397E61F82FA601),
    .INIT_48(256'h080006336404821951D20425BEDED09FF7002C0F004EE8A810202CE1B174C222),
    .INIT_49(256'h17C11E5D3F24C6DCCA5EDAB7268E3D0914E95CD7EED5E0D801E83ED4FCD314A8),
    .INIT_4A(256'hEC0ACC9F55B301B1EA9C8EFE03B603C1216E428E08D94A28A94A0625FE0E104B),
    .INIT_4B(256'h32488A030180D01E8CE0DA5DFD087BC0995CF10453F4A0252BB23FAD1EA8476F),
    .INIT_4C(256'hDC13621E87F37572177EF02815B83D314FFEE03E8CE7854A0F9579E4ED1D7570),
    .INIT_4D(256'h8227C179000626008623DB4C7EAFABFF6D46A5E3DCA27F1203E94EF5826C1C8D),
    .INIT_4E(256'h0D04B4D5AB7FE450284555D2A2555D7931087180D403FDE7C384E105B6A6C9F7),
    .INIT_4F(256'h881910009395C11867FD04C39302810AABD4C7025FC1000A9353148510404127),
    .INIT_50(256'hEAD09CA44E7418FDB88357A60345D863E86231FC0FDEA069A2AAF500401C1B00),
    .INIT_51(256'h65BA013195D54697C0AE56DEF5D9F4C999FFB25C0BA600CC35000B9413EAFEE0),
    .INIT_52(256'h35FA203C2C0101FED18C5906961F7C53F200014861C40C08F6DB68AABD02C302),
    .INIT_53(256'hF37F9E0B4F2DE870A2838D7EE1D982222411800018108077247E200E7436AFAA),
    .INIT_54(256'h5B71AFCCBB402FA7800B4BF9574D2ED89859F65820DB40012B782B5802F2F080),
    .INIT_55(256'h2B006C7C803E4E7F9907DF5C8008491C53B845086A5E3E17877C4A061C11443C),
    .INIT_56(256'h8024E38113FF64FA1691C300A63971638F43FF914398C6D043060B2050221C10),
    .INIT_57(256'h2C421430EC122E1481006280A0FA48000708200A0642CAF144982001F205C209),
    .INIT_58(256'h5FD4F01C8141014104A0040A180206000080C008DE30419FF8128A5EAE3B1C01),
    .INIT_59(256'h213EAE49AAF9072F965C56E21D959ACE4AD4778DC1EEC70818A87174BC71E062),
    .INIT_5A(256'hFF4B446F083F80462011360031002D67E14400428DDA96F23F7CEC67EF84062E),
    .INIT_5B(256'hAA20A8195420B4096431115E524E73CDC0800000701103E2E2141D0DC0A53443),
    .INIT_5C(256'h8305C42100A7E5F8F0E9688D97FBE9028B88599DA05C3B61240401E8800B891D),
    .INIT_5D(256'hEE8EC86E0FC266409EFF024133002CFB822E2124888000300A114003F859000C),
    .INIT_5E(256'hFCE95FEF5612BFD4C3A39388C3C353C1EFF6758F92F805ACDA6C6C7F0AC567E3),
    .INIT_5F(256'hCDAD9BC7D4725542C410FE18140108428FED91647DFCFD3886DD8977AE7FABBE),
    .INIT_60(256'hA5907E81FBD887BB5E7ABE9F9945EE46DC98DB2F5793CBCD7DBFC20C427C82E2),
    .INIT_61(256'h1018005000073AE0000D9FC0891FCBA40C6A283509FA035220846241C54A1301),
    .INIT_62(256'h0851141232B9B9491FD2DF01491E3E12600602E0B082F4860B44E9CC88504000),
    .INIT_63(256'h2D23D53C1FCE5BE57332117CDCCFAA2C740FF021F2AE4930B898D87813FCE022),
    .INIT_64(256'h127A2A8F1A22364023E200A87004013E0107FA137F9F01F4B2305691C1BFD576),
    .INIT_65(256'h8CA4385E001B18493947A4AC9DFE887489D1B7EA8287405136030FFB8E480702),
    .INIT_66(256'h63478A82646F6B832FF6DB8252210FD38AB415EC410E08175D9D803C03D3469A),
    .INIT_67(256'h709471C14D732F1FC16000804088E404099F87C09048367F9A8825F892D7ADCD),
    .INIT_68(256'hBF4FA511557E3C110283E26DF7010254402B33D1AA7BAF8E01F1622834B204C5),
    .INIT_69(256'h75909D0E6A20783C941CE09D6963CC00B09C3A708B686625607771470302E640),
    .INIT_6A(256'h30446CB002533606CF10028A900008E33669F1470AB0BFE200204E0DA40F41F0),
    .INIT_6B(256'h8EC35A04EF60A036450B808F5B76D5F65CC3C8C2645F502235E7D558791C7390),
    .INIT_6C(256'hFE9FE1D3C3FE701C0220E71E4489C780FB238078A7C6C4120E0DDC1D76F470ED),
    .INIT_6D(256'h18000100009BC96F89D8FB15371108753C15D8649E70A33525EC1E25B7D378BD),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000008),
    .INIT_6F(256'h00100107014000000100C0000000000000000000000000000000000000000000),
    .INIT_70(256'h8431BE5BF4552501437767307101132463000105401400000000000000000000),
    .INIT_71(256'h749A7B14E0000078808023FFD602F37FB7EFCDB8000000000005F99999B8DD98),
    .INIT_72(256'h5A000000000001D4BAF7FE96BF5D745DDC6E7E4BCEE84969324C7BC97EE42D6E),
    .INIT_73(256'h97BCD000007DFFD69BD5577FFFFFFDE8A377BADBEDD1F056B5A37CF0000BAEAA),
    .INIT_74(256'h5FDFD7EBDDFF5D0FFD7F87FFE780000000000000EFFD5CFE5EFFE7E630000001),
    .INIT_75(256'hFBD7FFFDFDCEDBFFD55F9D6E4A97BBDAFBFFABFF54FD8C1E607CD2004901749E),
    .INIT_76(256'h00000000000000000000000003EAB6CBABDFEB57F2FF6BFD8B3FCDEBD75B1F5F),
    .INIT_77(256'hDFD6FB6BB6B56A0000000000088000000000000001F7F7A00000000000000000),
    .INIT_78(256'hD67C9B1638F7FA5CFED0001BCD5B6DC03B4AD8EED69BBA1BF00007DDB5B5B5B7),
    .INIT_79(256'h7DFB9AF806EC4760000003AABFBEFF5D50A17FFFAA3E8AD16F7FFEBFD7BA0027),
    .INIT_7A(256'h00032BFB7A7EAB76E7B3BCF800000006FEAADF5D7F5799EEBFF7745DEDFAEBFD),
    .INIT_7B(256'h3E887F0440DE0086765076E4DFFBD5BD7BC003B75AEFAE80007FBD5EA9FFDFE8),
    .INIT_7C(256'hAFD7D75EA6F795ADFFCBD37D6FEBBFFCD7D15CF671D8B9E8E39E39E7987F140F),
    .INIT_7D(256'h2D3A29ABA03B4FE8001E73FCF0FFF81FFC07CC0180000000000000003334EB4F),
    .INIT_7E(256'hF81FF7F7FBF9FF3E35A7B800C000007FBFE9FF7F3FDBF8FF9F3D69D29DE68FB5),
    .INIT_7F(256'hF67ADEE19E4B4FF2CF8C0037EDF89BAF9FB599235D6E000006FFF76AFF5FF9D7),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_30 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],addr[4:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_30_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_30_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_30_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_30_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_30_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_30_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_30_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_30_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_30_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_30_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_30_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_30_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_30_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_31" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00000502400240000000808805090050200800C040D950FE36309FFE80460443),
    .INIT_01(256'h0000000000000801013814000109000900000A4808042400240000A004800480),
    .INIT_02(256'h1200120000000404000020001048004800002900020300000000290000000050),
    .INIT_03(256'h0000000000100E05000042400240000282020109000900002824002400000028),
    .INIT_04(256'h1776010804201000000400020900090000050000201000000002900000000500),
    .INIT_05(256'h0000003210000102200004800424800210508400070108042018050000000047),
    .INIT_06(256'h00A80009000000D0041000000A00B68080068040002000005B40600D03040002),
    .INIT_07(256'h2100289420A54400020400000040000000000A00C83480040AA15C8100B16190),
    .INIT_08(256'h0000086304415615010900218080B800000941421C0000000000009408500042),
    .INIT_09(256'h471440200000C29844402010040080202110C3A0030C0A81C841040010204000),
    .INIT_0A(256'h0001D0C1C200B0802028A8C644212444228104080320EA4210000008800840C1),
    .INIT_0B(256'h02000000000000101000E8000200000000000000000000000004000000000000),
    .INIT_0C(256'h1004088302100000400408206043EA000000800000C100000402004004002102),
    .INIT_0D(256'h0004400000000000000000014005200811021053010509008800000000020002),
    .INIT_0E(256'h7000000000000543000208002000001000000048000040000000000000018000),
    .INIT_0F(256'hF44356C382D845EB97E0887E38C05A01C6F00A10000002A01202000100200240),
    .INIT_10(256'h9FF2F957066538C2DA394B6EE286A866A248180BCAC2CC9420A2340870839052),
    .INIT_11(256'h6CBFA3C0DC21EE5473588E74C48A278073985D6A8B8A78F03D97839FEDC9304C),
    .INIT_12(256'hFF3C14A62C83806790758489420D1D6210FD8C430D07B741F40088026C80B880),
    .INIT_13(256'h2B5FC7B00808736D9FE44884764C15084B1C71578019A93D9FA455E06A26003A),
    .INIT_14(256'h602265B133E344BCCBAE408ADF78E5B2B2972148F67FEC542278931BB2B0D955),
    .INIT_15(256'hBFFB4E150420948C0EE08308B005AA9B23597F0071C163710E388304B2319FC1),
    .INIT_16(256'hE3B1C2CC301C38B061520F2D0015A54ED64C17856A207D0C7FA297FF69C2C10E),
    .INIT_17(256'h093F243AF370F68A8C22CB6F4B679247F7E046F41C6E14108A60F36A44E0DB9E),
    .INIT_18(256'h20C1001B05B3D9FE3F508690C70F5A48F727D26587874DCCDA0F81F9E89863F4),
    .INIT_19(256'h4B19489C05EA9010400845558F9541DDFE278828865A778FFDA47BAA5F3FDC8B),
    .INIT_1A(256'hA02006E16182251EDCFB3EEC00309533FC85900CCF42E0BC19B5D8806EB330CA),
    .INIT_1B(256'h715756A0DE0EAC59E1A2D80301EC709005D8221E81C704017E220640C6183871),
    .INIT_1C(256'hDF0783502D783019878064386670E028006E1C0C14B0612CD43300D3220E05FE),
    .INIT_1D(256'h289812F01C67DFC75F76BC5000025F55100DE0108D119CF95A7C04265BEB01FC),
    .INIT_1E(256'hD21089CBA19106003CF0340000100453F446200DD508992BEDE60831E0046707),
    .INIT_1F(256'h0B425261002DFCB90DBB5DB0B80887680355804FF3149902311D46A946841881),
    .INIT_20(256'h16DEB80AC33BDB9D355B2B3AB26E53C3E35C801105E60745DECB12F61904627E),
    .INIT_21(256'hEBB07D0606358A12E8FB11D30C58C3C81B9B76603C4AFF340300759E27641B46),
    .INIT_22(256'h05C46D8E4630F000FF0072261D4C905535E05847380AB0D5524000167D3A00C7),
    .INIT_23(256'hD44D03E003258210FC8E6457E49E3E0554847784438BFF019710B89687238712),
    .INIT_24(256'hAA8EC4FFF869942EFC20FE3E9CA3D90144312F157F8E93C109B6F79F1A02E310),
    .INIT_25(256'h890261E1FC51F8DECC24AC0B70F291793F8A795F4FC401B9140FC2141A0004FC),
    .INIT_26(256'hB3F01C0BFC180632A34C78015E2107BA62FF3BB0811A17579677CC90A409874F),
    .INIT_27(256'h871D2462F7E321AEA0E8FE7EF9FD813B859472C01FDAF3E089C8D8EA81042885),
    .INIT_28(256'h7C6D3401012002CC86F0C13037B81038DF77C568399E0881EE3A901BE5181BB7),
    .INIT_29(256'h1535C86CDFFF8A007C247AEBF09F700410498F18F40B21129F00030C30C30C80),
    .INIT_2A(256'hD3637B1E28807E67A73E3E7C7CF8F9B3C7DE3E7DF3EF9F3E7CF9BDC230400041),
    .INIT_2B(256'hA2C80617B0260B475906424696092C0200574B2073BF8137BF805BA8600E649F),
    .INIT_2C(256'h9B771C474916BFC003B40829A87D05EA5B8CBFC9B13E205ADA2E9081077DA632),
    .INIT_2D(256'h11817D48247FE22D649A0688380FFC6D128BF1170B81481300A9C0260DE00BBA),
    .INIT_2E(256'h136B89B5C4D9B1395FBAE01F47C5CFC5CF8F5D66F47F117C00021508AE000104),
    .INIT_2F(256'hE04C82C05DDFFC067DFEFAF62740C1B0FE0A5C9CB0300EDFD74D3FD76A137FA9),
    .INIT_30(256'h0C449FBE911BA6EE76A26AA8DE4ADDDCD795ACBB9ED7CAA2D135145855ACD50C),
    .INIT_31(256'hD04E7B0FCA846C4F921FA2B7302B6C266CBC199A9DFE52C13264DFFF990248B2),
    .INIT_32(256'h797EC0DFA737FE801F8FF461D356175FC3EBBCA2CE79D7944F7D15DEBF877B08),
    .INIT_33(256'h5F42375FC4DF1A0120A49FD23D6D3741E448F388E7B8601FE4B4738D903F8E5D),
    .INIT_34(256'hFCC5255482B5AC82BE143D4684BC30771511021C27FCC1262A6084D0E4E4AC07),
    .INIT_35(256'h889C2881245906224FF6226A8B10AF46194BC11582A36226C44DF688B0DCCE74),
    .INIT_36(256'h121E9551C3DBAFB138778A0A283C4D1D3C389FC91FA2D861E10FCDCBF85FD77D),
    .INIT_37(256'hE008003CA011327703C0244D62E7B17362E714D3E111391931025320367DB711),
    .INIT_38(256'hF27D406804713EC450B81EA08240000E5FED6D43800D1140001A9132163B1C30),
    .INIT_39(256'hF915FFD11D58F34C51819BE4005B80007AAA895A48A2A8F105929512A2542918),
    .INIT_3A(256'hD75915617DA69FE0810B1A56C092E00096C803DAC21317C554AC1D18A54002D5),
    .INIT_3B(256'hF26AA84280412868002004A11AAAA6C3E727F00492802807FDF1A067440FE9F4),
    .INIT_3C(256'h0B80F72DC41555009269801BC20516B92AC953BB2EC259FADB3DCE6B9A11265F),
    .INIT_3D(256'h544B010FC67CE985FB018FD5F9D082674B1A9F5B0000A37D90C4D550A9805314),
    .INIT_3E(256'h756F779227FDC69332C1BD72C71DE6110062864B7F120A8B465F3A458EFE41A1),
    .INIT_3F(256'hA8617E1256CD9F9C19FDE1776FD878FFC2F8B2BABE49F2A2F3FBA2F7FC53BBA8),
    .INIT_40(256'h3AAA3B5551D88FE42101238A00A71F9A88B2927F84A20AC000A71FEAC4A5FE6F),
    .INIT_41(256'hF7BB3EEE2785FFD0DCE71D62DFBC0ADDBFD4EEE3C3E0A057EA00025FA3741F30),
    .INIT_42(256'h24C138FAF9000DB3CD5F8E416B74199B00F8EF1DF1927DF7F5F2C265BFF987FB),
    .INIT_43(256'h09A7C58400C40401E88C089D4A7AFEA0C42413F7DE4770FF68C6CC27BBFDAE7B),
    .INIT_44(256'hD07DD0931CADFE9A2775064882E848280B200072260006FF8099E13B7034C898),
    .INIT_45(256'hAE3C00A0A7D5628170D80D11F65008D20B2C1257DAA85831748B18E28580456D),
    .INIT_46(256'h6EA800FF7DD2A01FB033B82069A7D9E3B55DB50CCF75E8E2B1EA1AD3006DDF19),
    .INIT_47(256'hB805ED824E0C633AA1217240284988A183214B2242B6DF882F14F4C1E8AFB4C9),
    .INIT_48(256'h22BD49ABA8172D930FF44636A8E1DE3E00C87AB2EA3F19BB5C933EE0A5FB42FF),
    .INIT_49(256'h081EFFE388DBEE112F89E8003C81FE7841A55A383A395B0A0136BF3F3BCD8811),
    .INIT_4A(256'hCB983F8508FF6A25FFE7D017B7E0B7DFFE918E3F3E2DC476E69D59DF00FEAFB2),
    .INIT_4B(256'h5F22558EC763A83558EF0FD3EBFF85F59EFF9DF43018FEF206C5FE6E0FDDD00E),
    .INIT_4C(256'h833553231C1F4E36A997691B7F411F11B11F9A891F70D7B9D06A6E07F4444D80),
    .INIT_4D(256'h824B3BEC20E696A18C8E61CB099035F8D0A6D2FC3241BCEC041ABE0924394C3A),
    .INIT_4E(256'h8C0680D1B3600713EDC00002B1014C600E3B51C1BCC3FC9496270D041E5A8958),
    .INIT_4F(256'h1E94A0540515C4104802EE1CDA6690C029D207621FF937FA736A8E473A75E107),
    .INIT_50(256'hF8C8FDBC7ECE1C3FF2D3DA26D332BCEFEACF320597E86CA2500ADDBC9B8E793B),
    .INIT_51(256'h365FE98F4A3C65FEFCE00620387FECAD9E79BFF8FF24818D701B0E119C2AFB30),
    .INIT_52(256'h3207D0260541F9FB8A2576B4D61D3A940809434101EC0C1FEC4E9402B7206D03),
    .INIT_53(256'h073862FD9C6CA9F1A003CE0F3DF9FB37977C0AAA33922A8B028366896E11939A),
    .INIT_54(256'h2F3FB04B72AD3FF0809FF7C7C0DAF37A97F78B3ADF7C4A9F8096008153C3F211),
    .INIT_55(256'h8C516FF93D463CB38FA215992DC268A3283943801E6320139299CC025AE9E747),
    .INIT_56(256'hDAAD65DF500579FBCB7EC430DCA0179B27100B898B0C8643A2448D08AD4601AD),
    .INIT_57(256'hE464F8A6A64D4CD3FFF9DCFEB3E3DCF4FDC0DE19060393EBC30CD629E821A2DA),
    .INIT_58(256'h603A83231F934D8C127198FC9A48C280640ED3C420100367F982C264986F3DF6),
    .INIT_59(256'h2898A249A9049FD41327733B60C01833A0499068734FE81110608E4CCF769A16),
    .INIT_5A(256'h035D063E063F5AED3749FED669BA12F8066C2DBF45E8286098318821783EA42E),
    .INIT_5B(256'h15DE85C0E69D8161B617700A124B5ABA130924920A0143BFC31F09DD60C7C406),
    .INIT_5C(256'h0FDF86312E67DE18C0C3A0C7C3EC48279F0C755DD40938980883C6F9519F0CE8),
    .INIT_5D(256'h620A126510B863037E06095BD17A23FF0AFC31C0700C025EDB78C24C12E901BD),
    .INIT_5E(256'h2929E94FE215E0D46103BD8C3C122089F1091198E08D81088848482D0446DE3D),
    .INIT_5F(256'h62E2C4C23D8F34FE463F0008159B87410FC9E0482E6807D8C39F075DD6AB2AC7),
    .INIT_60(256'hC79A871CFC08DB8715B80B82B8752874D0FAE4290787435397449C778D431879),
    .INIT_61(256'hAE362C040298ADD0B999E0BA04452711099DF1DE350C6B00109A73D067FC6A9F),
    .INIT_62(256'h523512C90881C5C26BE4E180560B801FA03CBE608035F71E64FB29D426D1138C),
    .INIT_63(256'h12A89642531D6388570ED66463FCB095B9D807DBFFC1D890131D6A6F5EE1344C),
    .INIT_64(256'h7FA33BC1BB1B3301F928DFF630F433DF1FA8110C7C815CC433B7095E14407607),
    .INIT_65(256'h109040461545408379ABD2E3D5C9896F708B6019219F0493D71BD810E4677723),
    .INIT_66(256'h839A0EA2248309C47730A3F3F3A085B7EA3015B5E353C8054C7BEE5887C107D9),
    .INIT_67(256'hDAF9314B008BBD204E97809E89E0F1BA009FA828415A033EA05D077F213EBE49),
    .INIT_68(256'hF3999318511BBADD1A7188E5704186C6CC0DBC49204FCEEF2DD218269C8E3459),
    .INIT_69(256'hE2D10F47371F9BDE2E82660128138522C9EC46E74940E0EC13103B88716FE8C1),
    .INIT_6A(256'h36B2887CD007DCB730D569BB848E7357CA61E618B19C00EE51AC02F4337FE2B0),
    .INIT_6B(256'h5E055CA2B0E26186134C4117801EC09F2351E03564F43C835CB0CCFE269686B2),
    .INIT_6C(256'h007FF219C1FCB09C59D498E1A9946FB869140BF0AA2F29FCED4960A379006BF2),
    .INIT_6D(256'h540A3014485C25EFE9039C51213B6089D7F3ECC6DD84E34B57D5B17B2D78DF62),
    .INIT_6E(256'h800000000000000000000000000000000000000000000000C6318C600000000C),
    .INIT_6F(256'h000000060D4000040000D0000000000000000000000000000000000000003538),
    .INIT_70(256'h0000000002271651352404506024725224500150450000000000000000000000),
    .INIT_71(256'h0000000000000000000000000008000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000183244),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_31 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],addr[4:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_31_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_31_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_31_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_31_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_31_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_31_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_31_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_31_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_31_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_31_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_31_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_31_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_31_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFEEFAADE6FFE6FFFEEFADFEFBADBFBAD7FD1FEC480078C18B87B79BDCC09079F),
    .INIT_01(256'hEF2FF97FFEEFADFDF6D7F9DFFFF9BFF9BFFFF5B5DFD3E6FFE6FFFF5BDCDFFCDF),
    .INIT_02(256'hF37FF37FFF77D6FBFFE3FEFFFFCDFFCDFFFFD6FC77F4CBFE5FFFD6F97FEEFAAD),
    .INIT_03(256'h5FF2FFFDDF5BB5FE77FFFE6FFE6FFFFD6D77F4F9BFF9BFFFD6E6FFE6FFF77D56),
    .INIT_04(256'h1675EF67BD9EF67FFC7FDFFFF9BFF9BFFFFADFC77F4CBFE5FFFD6F97FEEFAADE),
    .INIT_05(256'hB5D003F69A03F14284B481A012A948C195073A8D4AC9543C90A3AA2C0000001B),
    .INIT_06(256'hBDAFFFF459D4000F7BEFFE006AB449516BB7BE59AD6B5CDA24A89F0F7FE59AD6),
    .INIT_07(256'h84C8556BDD6AB2A3166DFFA00150666620000800A2CB5003555AA1D3806AD089),
    .INIT_08(256'hAD3DCDA6D99CA8C855B49D367B7D556FF51F3EB5A2F395BDDFE765FE5FC61409),
    .INIT_09(256'hBA4B789A8E3DB5632A9ECF6768D236C1C81219451062256EB2136FA5A749995B),
    .INIT_0A(256'h5B852607195B465789D257BDAA54D9135D5F3D4D3EDF95B52A7AB73B7FBA6912),
    .INIT_0B(256'hF549400262780238D7C1978F8FFFC3E3FE800707C7C3E047C7FC8BC723E3E10F),
    .INIT_0C(256'h885127507DEEDE0F0C3921DB0FBF753EE9DF8ECF872EFC7DEBBFB1E27BE1EF3F),
    .INIT_0D(256'h7CF39383E3E3C3D00003C09B23FFEFBDEEF5EFAC80820FFDF7D5807FE055E01D),
    .INIT_0E(256'h31FFF29FFA0405A8D4C1F43BA77FFFE647F7CF32707C7F8F0F40000F8179323F),
    .INIT_0F(256'hC47520A1841223B31640DEBA0400005AB50084A50004C55BAA75A9FAE3FFFDFB),
    .INIT_10(256'h35210C851606607880652A1C2F3BF443A3A8490C00C1905A2871478703426FD6),
    .INIT_11(256'hC6984E015E0E519A03127ACA1D2E89DA0150040CA06926022B90392002758E18),
    .INIT_12(256'h60C1554408CBD04064600A77A953821EE128B81142414CCBF7F6136194E90F7F),
    .INIT_13(256'h2C8F8207DAE554013C026D0A4000C6F4A71884D0BF82BC285A1344E83140AD31),
    .INIT_14(256'hF700830AF41812ACA1CB1F8C28C91470AD78A5C081340BC4C0E46E015F481418),
    .INIT_15(256'h0152FDBF434A505211ADB09B8B7165804C0C18F3EC024003102CF584081D164B),
    .INIT_16(256'hDBC12283806009C4036460080B03636052121503E9D94475405E0C2A5FB6D004),
    .INIT_17(256'h99648502464978009880B68C535CD04D8BDB1088306C149C0A6D12C402729C21),
    .INIT_18(256'h273F8003E8887225B2B5A1477218B50F8E4310146B4CAAC281C0510EFCD61908),
    .INIT_19(256'h244E00C5D2180B8F7FF80430D9806E4C35B06840A1E4BD11084C08CCF03332FE),
    .INIT_1A(256'hC88014800588821424143330003042808A70401557810F37C3CB0E7E3A091D2B),
    .INIT_1B(256'h82A2830069672609110597C1DD88374220CBF2584823638424886A72C60056AC),
    .INIT_1C(256'hF2E2428FDD99341483885443EA4490B84349B24982648689858200582047E418),
    .INIT_1D(256'hCDC71505E3AC54389182A06C0205B942004C0C2916424268F8200A049A213030),
    .INIT_1E(256'hD788B4A11449A4065019C68E089C00C08108992448E021905BBB0D125B100A88),
    .INIT_1F(256'h0063337422804B522B7260876109816209893983329BA219480232C233F47E4D),
    .INIT_20(256'hA2496143040880471C010200002C1E39500C0B30C201421862040116AA200180),
    .INIT_21(256'h0E01125461010424D20E640458B104A50A41499C002812D28488114459030600),
    .INIT_22(256'hCC2030042C03091D060AB1C680B75D0A90928012804B837A0C36886062A8AC24),
    .INIT_23(256'h80E48020645AA5CFA1C38D1689E1247492A578105952807F499B7BE3D25789E6),
    .INIT_24(256'h1800427425ABA3D9C51A6062485020800802415A02F3C94362422D65401C0001),
    .INIT_25(256'h107842C343945144213B55170128420068331585A1E9226E401481AB93913322),
    .INIT_26(256'h028091F440A9DBD938AF97B1308002428089920339A50D20A171004E45227051),
    .INIT_27(256'h48CCC8A5410600199FCD0CB02012049120240B1C854DA805010C282100A8C382),
    .INIT_28(256'h4C92DD690A967B604A27E4110A83CF4145011241C020209C1005738A9AE5280D),
    .INIT_29(256'h2012C806C719410200520380548000100811F87000902CC1430A2082082082D4),
    .INIT_2A(256'h40269133653A72D84166124CA49849165A7293A73939D3A74E9D02B8163C7E02),
    .INIT_2B(256'h2D287F80CCBC2F281679340BF930D0E8032A9473E68894474562D440896484D4),
    .INIT_2C(256'h16CD481AA053AD820E5C470988DF1533A8013512D04A0B76836B5F22F26D4BCD),
    .INIT_2D(256'h02809890810105F08A0419150510A89EC94680F9A571621E80429018D909A430),
    .INIT_2E(256'h8EB8475C63AC88D2E8050102980BF00BF0143A1129802FA450234C976772A48E),
    .INIT_2F(256'h0C038804042D0B7A95416231880810234EE28308A0802300516514502C8064C0),
    .INIT_30(256'hC382891D42034910B1060141A09F7A2C020962D2638908944CC0000682400020),
    .INIT_31(256'h81801424C710588130C30204E02041D9CB41E6210070ADBCC8103009E8298149),
    .INIT_32(256'h0215BF38C15093FFCC1DE81E058658030D944A488406A9696A4842A8069B5620),
    .INIT_33(256'h18144B4CA51421FC18A82A8A5A825A054092B55134D03CC19AB02140641014B9),
    .INIT_34(256'h500A94A57800400F0C29A209AE20FA2422AEBA61AB11610AA5A40128D7142BF0),
    .INIT_35(256'h17E45094C4A4E1C144905FA812D85E81E80780E8414D01FA03F5812116583008),
    .INIT_36(256'h10C00EC6BA8D0C2232950A20A0A8060648440CA0814C13314824D68190288004),
    .INIT_37(256'h2043C12088DDA3990BA710F401F800FC05FA2103C0001010E2BA420130CAA2A2),
    .INIT_38(256'h608C704A34FB0C0060154EB2167BEA04796B9211601211FBE901215991091444),
    .INIT_39(256'hA091CCA882DEA1218C8B760A500173E9E8000CB48404C4E58E4C1404C089D620),
    .INIT_3A(256'hD25DEA8AC12B9AD0D6C281D6A508C0B00700105AE40A21CA894849185893F20E),
    .INIT_3B(256'h6C000001004A000B411243311488802514CAAE904E5AA001CA402D1649F582D4),
    .INIT_3C(256'h225C4F8CF4F00002D60156086E16C2026E000000481106500202040402640C2D),
    .INIT_3D(256'hC33287D0AF6759B937DE6824070CB410BBC01E583A01B0E31428000004F7D262),
    .INIT_3E(256'h7AB14CB428817100C7A17A047A1236657044992522BE09838510240A1900B65E),
    .INIT_3F(256'h00024191D4125A60544A1AC8C8A4D4C001B53EB040A005350C7EC4E862984CCC),
    .INIT_40(256'h0000130000A40C16C5DF0200EFA6801508380A0062952527EFA6020328040053),
    .INIT_41(256'h720D57D5E5AEA02C4D04F0C18AD1A9824E06032A0C5E056343DF4C241803C02E),
    .INIT_42(256'h8EA3B056010010E3EBD918032901AC209A84608C010518B2CA0505029B067616),
    .INIT_43(256'hBB1AF531FE13D3502A3287500E1C30DF1D15248CE880A6C08048597480600800),
    .INIT_44(256'h004061C8A0AAB44216CA51010198D7182659348868401364485EE7DF52C8841A),
    .INIT_45(256'h6BB6CBDF92D294B2D3382109A047A826B1F80C0C573AF80003EC245BCF22A894),
    .INIT_46(256'h4007CDCCE6C1D7F50F5C725018087CA60B625BEBDFD43048B39300420A4CBDD6),
    .INIT_47(256'h51C9F00850705B018B481C2D60297493C5435A8A43B48C06C0C0088CC1341100),
    .INIT_48(256'h2941310803002F4382C00008934183B4138E100C00617092500CA8A078D01704),
    .INIT_49(256'h0380DAC612EB8049D13B800B032FA01B810B5320462305206128B22016080899),
    .INIT_4A(256'hE010414A0314054000040CB8A80AA816554E94A110F6084100C01E48BCC9AD2C),
    .INIT_4B(256'h64111B49E7C25F1ED002D64C72730684D872624268298282212701350A120840),
    .INIT_4C(256'h87D431012AA00A555CA502E83AE2E8E6C13829B685350020435901D50D289070),
    .INIT_4D(256'hBE0060A552449CB8025620A24003A2C1AD960A078950C460005AD44814A818B1),
    .INIT_4E(256'h0050E418051F834D600CF48000CE4D592A50E40B50D0AA4E1E9CE59381441075),
    .INIT_4F(256'h210D19009AF5258C23F8098A1303817BE99A1B07C66033B42B07831C01D0A064),
    .INIT_50(256'hE1B5135E89FCC2F262242D5814C7A796D55C2DF884D493189EFAA1FD80012320),
    .INIT_51(256'h22C02700A180802DA7854738C5825A0001F041B11E18F88B1D008E09093A82C0),
    .INIT_52(256'h04394160712440C74988054AC4808741F150005845AE2546C0A007BEA851E05C),
    .INIT_53(256'h04435400009370002680347C1464250C0021000001304036B27C010BFE080D79),
    .INIT_54(256'h204670248553141002402242409D60403A6A144010A4B004EA80EA2000E10980),
    .INIT_55(256'h83203B764106E34826FD4D06A609C51B81260BAFC0156EBC62C00201A2402098),
    .INIT_56(256'h5B04620903FEA66314219A647350801CC2A3C192A4C36598C08114985D881014),
    .INIT_57(256'h6A800A1960C7050F1A310330022CF0487308800050400E289CC970422048C126),
    .INIT_58(256'h00004E2B7EBC072B1B70DBF5E01096001B8D0029F5878280C659C4C347544381),
    .INIT_59(256'hAC3527FECE90940B2119DACE32337E4F56F4C67D01C4337042B8222021FD4C08),
    .INIT_5A(256'hFE52E8258822672FCC0108397E601A800C29709E221097FF80FF03024ED77C15),
    .INIT_5B(256'h5A506618BAD96035A5F99BEF7FFAD786E4524924612C1054D4107FB1814C11FD),
    .INIT_5C(256'hD8C1A826320629FD75FC7D050213D2020350471C7C3C11C02A5CA30048135010),
    .INIT_5D(256'h406C8826EFDA421108FC62F20BE83449E00D400B380B404C042B7367F0168B11),
    .INIT_5E(256'h102C8E0036BB8F88860661D0502402000A32E0110116A260258100CDCD19A84A),
    .INIT_5F(256'hF1F1E32A367A18E6A8200018162130C3061619A0CC447C1D0260D9C995330626),
    .INIT_60(256'h4C707D2BCB370004E805BC0543EA04E809F401508A08828F03E2B48C90C12000),
    .INIT_61(256'hE074C5A5E2EE42D368105CF06C2A4AB0A1B1D272430480085DA55CCF9C44862A),
    .INIT_62(256'h81C227C27F938588380B48A17940016C07E866BD1E00A920AC7C360810A694F3),
    .INIT_63(256'h0A7036000B209F4A183CD9C2891997140013F90657843002211061917D119247),
    .INIT_64(256'h441C2B00AC0170281AC01F4B675E2C3CEA87F29C600F0D387A0A053B85767640),
    .INIT_65(256'hD90880410EC991C4346489915A011102E250D3C82072708214F711FC6B89F84D),
    .INIT_66(256'h4BD3E3C098200003EB0A49112D580B4C41DC11839688E2BB323454D1FD044A3E),
    .INIT_67(256'hD064C1815308D49FC083C8146E680FE40966902A97C9C6B047207A0D7E0160A2),
    .INIT_68(256'h5078004026885CDC4006E7658781A68ACC50EC47C9E072171DC94201494C819D),
    .INIT_69(256'hE1250208C13B7619FD200A0E05C41855E20C005727BD14328400440F027C0794),
    .INIT_6A(256'h41E17000B03C63B8DE271C1780A03EC200320AE00B6C6FF4C40FC583C4888270),
    .INIT_6B(256'hD7E0A3C502828C188E25810901E3018AC0D1589DC8EFE4B5925F9824121DDDA0),
    .INIT_6C(256'hE9426C4282C08F3ABF0B00081AEA56009D13CD50989436213D373B41961C2904),
    .INIT_6D(256'hC3878F0F1070A00341A406003066500801E8A868A07780E8C0280B167782A543),
    .INIT_6E(256'h9451415104104141AAAAAAAAAAAAAAAAAAA9AA5AAAAA2AAABEB38A65415D3C55),
    .INIT_6F(256'h00D5D55009F1B6EF01300803201C31210118CCC22CA1180627952700003CCA0D),
    .INIT_70(256'h84404819C0654F8A44F62C706E101951E49C0207F80550055000000000000000),
    .INIT_71(256'hA92358067B805E340A7928D9006843700F284803E7EA1DFFFFE8A00000540000),
    .INIT_72(256'h06010401484020B182000890A070012C00D30202D241ADA608802A724E9021A0),
    .INIT_73(256'hB2A5102D6E81804BA04F010A8B2538A0238010012110F54200AD38500C240002),
    .INIT_74(256'h06400812300281A082102008E28130006C0243482029B41933C540E2172C388A),
    .INIT_75(256'h08410E542482020052015A02C00108B40088195752801100608900026D103300),
    .INIT_76(256'h0802500CF284251010300D220E0C48666006010092417C00F21129384DE5F184),
    .INIT_77(256'h4C60204120221383060C18301000060C183060C181903200188014016002D404),
    .INIT_78(256'hC00C1C0040003842E02191500800267D8A4101228401205519BC3060A0202020),
    .INIT_79(256'h6185001B0600004020230C81232968240EBC4F1009104009B2088FA228480188),
    .INIT_7A(256'h10121153468013002810C288084A804010DC938F086515B2910A2228B0047869),
    .INIT_7B(256'h0600E2008105FEB101006DC4FB2C03B462000323E28190004B04A87050083B00),
    .INIT_7C(256'h02838410D280B2944490125E010844A280C0082120821051C314504142560408),
    .INIT_7D(256'h9D4802B490224C13FFC4A08800258024A00D0001088AA8A6A800C43005016143),
    .INIT_7E(256'h88110A4095210006789040008010505ECB9110A4049D20800300EA4006000110),
    .INIT_7F(256'h204A803704CC280078960480E0183301940000002040018C01A720123210174B),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_4 
       (.ADDRARDADDR({ADDRARDADDR[15:13],addr[7:5],ADDRARDADDR[9:6],addr[2:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_1_4_0 ,ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_4_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_4_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_4_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_4_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h13AC7569B59DB94BFCC76377C572C7D75A375429186B886200FD21F250A4C7B0),
    .INIT_01(256'hF7F8FFD8BFAC763EF92BAF77CED6D676D397FADB563F5B59DB4E7BAFF36B3B75),
    .INIT_02(256'h4DACEDCA5FE63B07FF7F5BBF2EB6B3B69E7BEB5FE58FFECFF33BEBFFD8BAC757),
    .INIT_03(256'hF1FF997F98EC4AEBDDF3B5B59DB4E5FEB6D58FD6D676D39EEB9B59DBA89D63AB),
    .INIT_04(256'hAA07F4DFCB7F2DFFDFEB77E5D6EA76D7B97D65FE58FFECFF337EBFFD8BAC756F),
    .INIT_05(256'h0A20BC5B6DFC0E813B413B4FE9D4AEBA6858C5D61516BB336E72D5580007FFBC),
    .INIT_06(256'hDA500019862000F1841001FFD55BB6AE85F840A21290A32DDB5758F0CD0A2129),
    .INIT_07(256'h3115AAB5BA954C58695200C0002188919DFFF7FF4C34A004AAA55E287F952F72),
    .INIT_08(256'h52FAF24975E55715A64B6649848EA8905A80414A5D4F6A1220088242A0386BE2),
    .INIT_09(256'h5D948D3D60A6429C55E472385665D53233A4E2B2678CCAD14CE45353593262ED),
    .INIT_0A(256'hB06AF8E4E224B8EE72ECA84255292665A2A0C38281206E4A949D48C687C414E3),
    .INIT_0B(256'h4A92800095C7FFC7A9061F77715FADDC890008CDBBADF03DBBF877E71FC406F0),
    .INIT_0C(256'h719E18BFF61399CC72C688277EDC8AFBD47D532A0831019A94485F04940656D0),
    .INIT_0D(256'h4B166F1FC40402601866BF7CDFF072D6B10A1ED32B55D2820CABAF81D5AE5E1A),
    .INIT_0E(256'hCE840D6285FBFAC708C20BCC5FFFFFB9C644B14DE3F888100980619D7EE6CE34),
    .INIT_0F(256'h91C05D15CBA10306484B0B304A55C14065174B7A001116A5D58BD2FD1F9D8214),
    .INIT_10(256'h586D674825908583F3339DC10C20C3840442EE8640FD03644185A4226176BAA5),
    .INIT_11(256'h8EE24DFE720542D6117EFA4458A7ED2C1AB1160935AFDAC7C1052DC751B585F9),
    .INIT_12(256'h44A469E34A9173FCB3FA1231D20DC583203338051FAF509C35F8E91A9F51CD55),
    .INIT_13(256'hD4A58F206AA7F4C14982102005A16705C8A894612A10320DA4884D82CC0114B8),
    .INIT_14(256'h48797C544FB8B94194818A7810C4784EA9F9AE27D7B580A098A05835A808AC00),
    .INIT_15(256'h766441E0CF50DCC8B8DC779666AB10392D5E82B0D64A175600E05809875DC924),
    .INIT_16(256'h0CD9331304262359A40174520C03284203194A8709F86068546B76CC883C3223),
    .INIT_17(256'hC949C783130B09006C06BCCD14B2E8CE080E1490CE80F4ACFB981B608A299A24),
    .INIT_18(256'h44E9D54064A5C1C64495A1A4B31B00D0D8AEA114416032AA816A78C7D2C51A42),
    .INIT_19(256'h5D7159CA026AE60A7F9020D25359518BC0DE35AA1222B333A870CF2428B85DB9),
    .INIT_1A(256'h15CA8A9B26554D6319CF799957214DDF0391483291CF05943EC473D51AA6E352),
    .INIT_1B(256'h0DAD9C15AEDB19CE44560D6EDA12A76559E3757C2B79A54745543C630977E6B7),
    .INIT_1C(256'h63288C5A1702F05F014B66821A4AD1ED62AA2D90D507C0CD813357133C782FE2),
    .INIT_1D(256'h7B894CE4A548A3D26A70C43001FA004C0A484C2519834241C041514E293697C0),
    .INIT_1E(256'h98C760B1BEE7175562378B11F828E54F23404FB8351D98A0E1C5A2E4381B3A8C),
    .INIT_1F(256'h964A92CB5EA2A8352B724DE5E7F2F42AAB54C21C14A29C3605FD5F8B8E92615A),
    .INIT_20(256'h016191FE384855A410E5F6118411A229444FAA411D1C759DC15083E4AC54DB31),
    .INIT_21(256'h4DAAC45A16D09A15CAF557E48D5A86A12234458B41C3C950AEF9406E661D222C),
    .INIT_22(256'h93F2DA5F97E822C1C96FB1E7821C2793CB995854AD740085F0AA00A407508AC3),
    .INIT_23(256'h108A9926562389E5C868402F2508FAEADB0E8C20D327EDAB9543177D10505EA8),
    .INIT_24(256'hA14BA69A949439442C821097826099534AD4A87A48E0D11463841D6494B90C27),
    .INIT_25(256'h893E93E292D42983190224A929AC47D5889B0C7148FE6992A699A9925B570547),
    .INIT_26(256'h67EA9B262C64A81217E002C00957178849C485A1B9582F34C0CB646B858E5E44),
    .INIT_27(256'h50AB614DD5A9244D358CC8CA667FD7B7EC66C8DA98F7AFBA5E22CBAF4881394F),
    .INIT_28(256'h68C291BFA35275CDA41983263D0942918211501945788B00980282C26B06909D),
    .INIT_29(256'h339B29F3E3627A64435E44752B7EEFE5558F412D9BA4E5B5E00820C30C30C309),
    .INIT_2A(256'h3D449A04062324988E480210842008649024C08040220408102074B4C8C455C4),
    .INIT_2B(256'h0EC23500835251D5C51FFB72E5ACCB96AF55698812720C4764E476401C384128),
    .INIT_2C(256'hBAE5F9C24C63101C109BD2B28DD6188D6BA5F1C80660CE9048933FC65C8D03F2),
    .INIT_2D(256'h69412B28DC9F0033750AA6EA1A0028EE3E6A801805069BB4ED602AC37822E456),
    .INIT_2E(256'h8451C228A13668432E8A81C4CA0076007700C3014CB801AD2650BD6D0EA12890),
    .INIT_2F(256'h0C4D22BA1812F1486420B95EB25CB916B1F940B45705498CAEE369AF251E9345),
    .INIT_30(256'hFAAB556D53BB5E2B1A27FE29A8D81B87FED08153A591F6009569A68A61840530),
    .INIT_31(256'h8D42CB30C89654FD1E63687756876906C538BABB65329217726440137FA95CE1),
    .INIT_32(256'h992A558526236CFFF17A0C1E8A0854681E69062C42D031A96DA63228D03C352C),
    .INIT_33(256'h61186C973C2931551F0A268C2ACDFFB7CF4BFFA1D20868963359A9764EAB0044),
    .INIT_34(256'h9044145CA891B4001977B80EE60479513ADF7E34FA2426C18B8CE150638B56A8),
    .INIT_35(256'h00E403D4AE70FD55AAF003A82909A0C1E800030C0265003A0075A62992ED5236),
    .INIT_36(256'h1E6691492D1A3996230236C4E134E8D063C2163032242990AF30C1064296123C),
    .INIT_37(256'h5BA865081BB4784E3322483D003B801D003969C08DD3A908D7E2D54C72A128D3),
    .INIT_38(256'h14545BA1CB3470D98976946948D4509C05FEB2C802A537545093CB5EF5145EB4),
    .INIT_39(256'h3105902582EEA0DB8A81A0AF2FB4F25086288A853110980E84C326698D217A05),
    .INIT_3A(256'h652310417822DD3FA1656AA03AC220EFC20F6D340A9AD7B2B18A201150114202),
    .INIT_3B(256'h636288C4BE7589A40442F47700A0A0AAA635716C94B80AA229DE98404F708077),
    .INIT_3C(256'hE4A34E5014AC5119BB16596E06EC5586B302000008BC0B52962DAC5B53600418),
    .INIT_3D(256'h603354EF5B4F26C1BF8A17290F57A7802E188C241DC6899E9D47C511C6A8A170),
    .INIT_3E(256'h84F00418D7D2698043BDAB6A335C6CEAC2F0D005C6DABEAA8E0FB49150E1414B),
    .INIT_3F(256'h8912E15EA089C5DB4CDC172675E263114A42251071C1620FD08B583D49146E0B),
    .INIT_40(256'h18A231C5111C322C9AA223635140B43AB0186ADC524C739751401F43D62370E0),
    .INIT_41(256'hAAE2F0495212386A1000A886F6BBCB118C851B8DC60A98FAB2A280989CD39C7A),
    .INIT_42(256'hD2ACB12200E5444C2AA32D95169D4733294DA9B53D8E86180F8EE0EDC6B05955),
    .INIT_43(256'hE5781AA556ECD47C0F654E34444ECE4A74E0FA15E56A7320C0801397C0040046),
    .INIT_44(256'h053E0D04FFAD379D85F9A86DAE171D9AD094FE798AFBE7164A3ECD466514677C),
    .INIT_45(256'h4BF60975355AB4241358202A1642FE440A248E31A730E619030E7D5657E85344),
    .INIT_46(256'h2EB540E16826E54626E60211100C1B4C01B63A0E48662001472441363E16ADF5),
    .INIT_47(256'hC08A0CAC822FB5A2E19F888B1FA4224C562A93004DC96105F255952A2F53BC89),
    .INIT_48(256'h2011163362338E102A1876F1288B248AB3109624A2356FCC7A050C6E13281115),
    .INIT_49(256'h1A9963498141829E201528022613D1A8893E84BD6555708A122C007CB78399E5),
    .INIT_4A(256'h1A6088BFA5A398E10012C6C2A44732F2E8EB04750BA914AC8A0C7044947212D6),
    .INIT_4B(256'hDA801A910B86505F342869C620E72DDA1667F50B1553323FD09D8BE1C73E213A),
    .INIT_4C(256'h2D9F4E0A037113FA9089367AD6365F05EFCD014B490081E2413829420A03185A),
    .INIT_4D(256'hF0B17D4D25134B421400C5422B15AB13468903158075C191236B68DF00C098D1),
    .INIT_4E(256'h73504C6197554C24282A2840B4A2855B0C004201E8BB160513886520DB17E545),
    .INIT_4F(256'h1CDCA6C420280C3962AA418FBBC151545082D8D058BE5DD94482AF09389115AB),
    .INIT_50(256'h6D393C089E753DCDD7DB244610CD8086484FA1543950CA09B514343C002C5D1B),
    .INIT_51(256'h0C42425DDCA7F4F65800A02F2E54BE7A7C9EFBCADB4582862A94801183D4107F),
    .INIT_52(256'h155264FEBF61B110D0DFDD22D345B3DD5FAC4D35065322B738F66D450D10A044),
    .INIT_53(256'hAD114BEBF874ABFE8D4F665274F9533366FA38A23BC4588AB0D27A9AD2609ED0),
    .INIT_54(256'h6D6E11E6934906D301158F9131CBE6E5914F84B5AA9CD889506450631023D950),
    .INIT_55(256'h5B24E7CA2F1375D61A28C6338810991302438FD5048FBA4B30CF13FCE889614C),
    .INIT_56(256'h2EE1279F02A95B87068280063991DD126522BAD3836CBAEE468D182757086763),
    .INIT_57(256'h8305392EF4B20104D1A055A58006802046DC4B46A8C1C4116569244400404094),
    .INIT_58(256'hAACCAA3B58AA152BEEE17AC5508C25C4C9FD8519674183FF13B2803DE47E5CC4),
    .INIT_59(256'h0742436C1050AE54A4B89C84932A55015324A5D373C35A0431F098392287A64C),
    .INIT_5A(256'h544130091045A5C0C4B05228062590314E41101008B0C021405234F1105304F9),
    .INIT_5B(256'h0E04609C22806C408019D2009B69420200A000008000228018067811DA9992E1),
    .INIT_5C(256'h1A1030087108DCA20A0026011122A00F00601711E45024C03227805D49006009),
    .INIT_5D(256'h05402E43A52180E842AB841218EE4E1D84018110687115A4F217C002A00C0949),
    .INIT_5E(256'h09258C46C08A2540842160605A8A6380460D019805804D3881C8488811924E04),
    .INIT_5F(256'h50D0206876081F98302154F1EB12401C99E9835882612A06008C564044222054),
    .INIT_60(256'h98242A001A85D1AF8518CA92E987F182C33C133F35A212005A01181B030E0608),
    .INIT_61(256'hE040C5E1E7E81303FA7900245AB0CAEAAB18606C0C380308CC5026298898100B),
    .INIT_62(256'h89A124F482401CFE26C9918FDD8415541469480E13021E0E80848DC152E698F3),
    .INIT_63(256'h8A51081596278E25AD47BA0C50B0439C47E15A179A08613F0CC030208E597326),
    .INIT_64(256'h940405AB08060812A001A3E4010B0A002C22A1C5840A9008109C450AC2ABC84D),
    .INIT_65(256'hC10C31AF2A8B888F03160E8B335A03804C24094592D12CE6083838A48089910A),
    .INIT_66(256'h71238682C16F5B39F67950850142108218A3C99D3064CBA1080E72518008A634),
    .INIT_67(256'h1026764D241F78CAA2C0F7EB508743F5FB49D5753E93C84A1604369600BBF11C),
    .INIT_68(256'h8262AA7AE607C02DAA721E1675BECE95C72BC6A6DACD707006505B49230754F6),
    .INIT_69(256'h0C18080648492E0071E06E0737009E4480A311192BE174DE5AA2B6863C38A3E9),
    .INIT_6A(256'h612138CAA41F129C451D8E09B0C89A862E6368A02D47655B04A7F58444C0618C),
    .INIT_6B(256'hF1BDB3E15ABF0C1E3820828311DD8A24CB9C1F1EC105FCDCF62CBE9F0C631030),
    .INIT_6C(256'hBA6CE894141317030A0A210A12AE2BA7F0FAFF97489B1165CFEC220AB65FDF45),
    .INIT_6D(256'h0181BE0310D901A99E16308BCA6E175B8CEA20BD525ED63E2456580F0057C762),
    .INIT_6E(256'h8404050055551545AAAAAAAAAAAAAAA9AAAAAA5AAAAAAAAA314928D071016110),
    .INIT_6F(256'h00020001C5C91F54F4F9140318C204096818CEC20CA6221EF58C2348C199491C),
    .INIT_70(256'h7BFF7FF77C681632F7B5B45078B441114F0C056F6A1015454000000000000000),
    .INIT_71(256'hFFFFF3BBDB8DF5FFBFF28FFFE766BFFFFFFFFFFBE6BF1DFFFFFDFA2222793FF7),
    .INIT_72(256'hC0040C6A48803FFFF6FFFDBDFEFBEFFFFFFDFDF7FCFBFFFD7FF9FFBEFFDD5FCF),
    .INIT_73(256'hBFBDE02108FFFF9FFF9FEFFFBFFFFFDBDBE7FDFFFDFBFFFFFFCE79E00C5F3DE8),
    .INIT_74(256'hFFFFEFF7FBFFFFDFFFFFCFFFDF7ECFFFB3FDBCFBFFFCFFFE7FFFCFDF66491EC3),
    .INIT_75(256'hFFBFFFFFFBDF9FFFFBFF7BFD9DBFFFFDFFFFDFFEDFFF39BF0FFBBB834A5BE7BC),
    .INIT_76(256'hAC0B1808F304465806B199470FDF7DF777BFF7BFF3FFDFFFDFFFDFDF9EFEFEFF),
    .INIT_77(256'h9EBDF6F36FE77FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFC00080A0004A021001),
    .INIT_78(256'hBEF9E7EF79EFF6FC01F3E5BFBF1FFFFDFA2007FEE73F7F3FE569A6BBE7E7E7EE),
    .INIT_79(256'hE8873FF3F1CFBEF0004317F7FF7FFEFFBFFEFEFF7FFFF7FFFFFFFDFFB07E01EF),
    .INIT_7A(256'h0617EFFAFEFDFFEFD03781F80008C00DFFFFBFDBFFFFFFECFFFEFFBFFFFEDFFB),
    .INIT_7B(256'h7F98FE7BBBBDFE7DFF0A00000040FF690380B5FFFBFF208148FF7FBFDB80FFF0),
    .INIT_7C(256'hDFEFEB9DD6EF2F7BFEDFF7FFFFFFFFFFFFB77BFDE7F3F7F7DF7DF7DF7AFF2E7F),
    .INIT_7D(256'h7FFCF1FFDEA79FE7FFFFEFFDF7FFFBFFFDFFCFFFA0A220B8A003CEF6777DCE1F),
    .INIT_7E(256'hF7BFFFFFFFFBFF7CFFE001FFC00256FFFFFBFFFFFFF7FDFFBE7BFFEF7FCF7FF9),
    .INIT_7F(256'hFEF2FCDEFFD6BDE7BF3A017FFFF5D7FF407DDDB6BE7C00042FFFEFF7FFFFFBF7),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_5 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],addr[7:5],ADDRARDADDR[9:8],addr[4:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_0_8_0 [1],addr[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_5_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_5_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_5_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_5_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01005521900190001005201045200452002398215106C87C04ED22344A0D0730),
    .INIT_01(256'h10D0068001005202092806200006400640000A4A002C1900190000A423200320),
    .INIT_02(256'h0C800C8000802904001C01000032003200002903800B3401A000290680100552),
    .INIT_03(256'hA00D000200A44A01880001900190000292800B064006400029190019000802A9),
    .INIT_04(256'h201610984261098003802000064006400005203800B3401A0002906801005521),
    .INIT_05(256'h0A203009010000803B4100480014A63A0850C5521410AB036E5055500000001C),
    .INIT_06(256'h42500009862000E0841000000449B6A4844840A21290A224DB5240F0800A2129),
    .INIT_07(256'h2111AA9422954C506912004000018890800006004C34A0042AA55E287F952F72),
    .INIT_08(256'h5282324924615715824B62498482A8900A00414A5D0C6A0220088000A0306BC2),
    .INIT_09(256'h459484250082429C556030181625C1323384E2B2678C8A914CE41052583262A4),
    .INIT_0A(256'h0000D8E0E224B8A8722CA84254212664A2A0C20281206A4A108548C4804014E1),
    .INIT_0B(256'h02128000018000000804087070002C1C01000808382C1008380070001C040400),
    .INIT_0C(256'h110418AF8210000042C4082470408A0114205120081101021440080484041080),
    .INIT_0D(256'h0204401C0404002000040000DC001042110210532B551002082A2F8015AA0002),
    .INIT_0E(256'hC60009200000024608020800100000180000204803808010008000100000C000),
    .INIT_0F(256'hBC642D7BD1AB93064F210070498D6A522D644A52000012A4540A42051C000204),
    .INIT_10(256'h1DB01A24A2016900C0108459632AB25F2541DC488001DDE57147B232C89429AD),
    .INIT_11(256'h247CDC0011010A10ECA50D94C08D43C0EF2028000000012C7542180091C59C31),
    .INIT_12(256'h28A031014BD0A2448D123279424CD48768C30D2411CF57047DD4E3989E81294C),
    .INIT_13(256'hB02684700FA5D084012970A811A074030301005126A220103F28CD08291CDF80),
    .INIT_14(256'h460280A3285881A0C88306106CE504A0A195A629014808600830C0270006E408),
    .INIT_15(256'h91D48E5EB100C0C620DE768445A19406240C0180E50180A25040340C16184E60),
    .INIT_16(256'hE4EC504E802A01981214C9140C88082D26B2C5450DD40C4821672238A24A2199),
    .INIT_17(256'hC134CB923A09090727025C923D90E817CCE23048480E1080B098D92086004338),
    .INIT_18(256'h84418C0A259854087A24238894114A18211871150785DB44E8E45012C1C919A9),
    .INIT_19(256'h4A319F9C8228B007C001B0D33504C115BE318680A68040744D05B5982BC3B45F),
    .INIT_1A(256'h204DD1D2026288118C03110C4FE5C895D510406DE3A58CA61783B0CC2EC6A292),
    .INIT_1B(256'h99B8A98D2AD21177B3CF0B34DFCD60E012E0444D5BE9A4322E2810AB0969892E),
    .INIT_1C(256'h97390C401D04310A03882BC61A72C620DA05B42D63E629DEA99131399DFC24FC),
    .INIT_1D(256'h150105818948E4C0F032B000000039040611A22104A114A14180C4120D247078),
    .INIT_1E(256'h599544B9B86794CC4B370336E829A547C4C8A50A211643E165C4809D90524416),
    .INIT_1F(256'hBA8A802147A04EEE2DB22DE1E2C3744E634D93CFB9A000752481508E9FC4D455),
    .INIT_20(256'h4045901E0A8850745002761087B1E2C48D97A0DD0B18568CA0D005F00074A4D1),
    .INIT_21(256'h960638F554D54505F620CF194C1D370362AC5507244F495C3298EA942AD5C16C),
    .INIT_22(256'h1290905725C923C06E23A0170C4E030D2C60184690E4A621E23C48D273188544),
    .INIT_23(256'h5C0E0022F2B3D82335207820CBCD858BCB408965C3A441989C6797D4B250F268),
    .INIT_24(256'h80E687BBD9F418E61CA4699C8C8131334F232AA4468017048C250A2295901E52),
    .INIT_25(256'h1BCAC30041FE32A2C6C4B4A149C2B0BE810E8A8958466989A1861C2C083E0434),
    .INIT_26(256'h8119832CB06464120D0C11F23118B50882042A60DD520737806E05A6811517D9),
    .INIT_27(256'h01287F54817358692CAE8A74B648CF0CA04E229E0F3046E98AA51194EC08A321),
    .INIT_28(256'h6260314A0160C20F05190B6C214303E0A285402F5895B4002E5A01C78D18142A),
    .INIT_29(256'hE19860D3907C92142323D2A13886E020D5E29C065826C1028200034D34D34D12),
    .INIT_2A(256'hBF44FE543403859A1AC9BE135C27F86CB505B85247E2048812204A1C48243215),
    .INIT_2B(256'h5285D19CC3705155F4093A00E7F1CF966355648840BC8C4822400B80C5110C08),
    .INIT_2C(256'h1B648C6345062409000C4E1A2040115019214600D833303823D2E007CE7302F2),
    .INIT_2D(256'h6980DF34841EE43B1F8864349386C8CC46B3E01C07048E74E3EDCBA811C0EC03),
    .INIT_2E(256'h834100A0A0D228250510809D67804FC04E90C5E0D47F01F2284899CC70994910),
    .INIT_2F(256'h31280213103624024720A8DC22254CB8A1190110432328DB8B83330A3284ED1C),
    .INIT_30(256'hE6474B4288120C640E51C670DA0A0D830E70840110D30230912CB3D8BF000474),
    .INIT_31(256'hF4307996FB42220EAF288C5708C54A242C987170A04A92722442000D1465E929),
    .INIT_32(256'h8D2A338442A248803E8E15C1CC0008B8D3EB022330602DF43CE2262971054884),
    .INIT_33(256'h3C744C920DB804CC46021EA42401FD96860BD2A852904087D448A88D0E0290C4),
    .INIT_34(256'hD92C8ACA194B112A5A37B88C24700150888F47126A6967FA7120618038086588),
    .INIT_35(256'h909042B0D096F333A5EC426B1020615C1B90031786A2C4278048F456AA11CD60),
    .INIT_36(256'h1228F463642C544089001A6A40B068D0210A1210564020E595962816C0B210BA),
    .INIT_37(256'h4ABE0430851CE0F522C00008A427F012A42400C28441AB1201C2000656A10898),
    .INIT_38(256'hCC20C9464A0048A961889F69806AA85418DAB26971A832EAA836674AD5164E34),
    .INIT_39(256'h18001EC54A60834AA700B723000C98FB068A0A4A5275C85480E3C0318220C809),
    .INIT_3A(256'h2E3B90411E6E42D051810BFE389040E08099016A0B9B4B87578225BCCDB0D048),
    .INIT_3B(256'hEFE8A0C4A071202D6452485318AA00AA720558A89CCA61A8D4E8B405212E3153),
    .INIT_3C(256'hA78819B5D60D1419A0B8875242A4E01A91510111440AA29AA014A0694D002017),
    .INIT_3D(256'h69005408B00C6240F04014D1501782C43A5A0E74090408018546D141D2D55124),
    .INIT_3E(256'h242F04A805226AE201C8E8CB0E10B2E7C2A344077B50051B8248BC1538914117),
    .INIT_3F(256'hA10188A752E9024B209831332AE9090882A83A920E41404C2B81600A85AC5996),
    .INIT_40(256'h1A2831D1409831801B570383ABEE2279158028D2C8322055FEB11C89C48349E3),
    .INIT_41(256'hE8EFD878C608558870018A4E0DA53442686B166D029630E11B57DE97298D92F0),
    .INIT_42(256'hE070006A200CCA0C20FC24C41244914489594B014892831C4252C44104A53891),
    .INIT_43(256'h8122E024CE24C4522A4500450A08F4063820A8AD80640110D1A722030246B453),
    .INIT_44(256'h035048874992D69805D9020A1A0705D21090B4398230266B495ECC5E24202635),
    .INIT_45(256'h0A30035396EBB004569410B2A409E88C33E0902620A114802490455538291064),
    .INIT_46(256'h62BB100E2762631834A136111208815080A1BA0602248681427201502F128503),
    .INIT_47(256'h6DAF2428981414C7EB2C38F908298243AE18BF04C5494E0C453529A79EFFA8C1),
    .INIT_48(256'h1C3083592FBCA318080842B128B8083467401286A808319458620300B5851449),
    .INIT_49(256'h160CBCD9D71C28DBC9044217DA1228C501A544CB2D303D0A029BBB1564795D7C),
    .INIT_4A(256'hED0814B6A8A02A22A2221221936301E521474049161810490908310E0C8D8564),
    .INIT_4B(256'hD5E60B8FC2C3D81ED08F0229901862AD189861C914F01F8B749C538204CFA210),
    .INIT_4C(256'h203C731A002C1AA9A00069ABD061A12C22123AC540210552C46078D54F781830),
    .INIT_4D(256'h819C151D80411A801B0D41C64BB380EAD39DAA43A44C247120E95622980891C0),
    .INIT_4E(256'h8141145196530400CC757DF09757DA2D2D32C200F123AD2C3DC134048006395D),
    .INIT_4F(256'hF45026D035FF2C31226640A6E8E3806AFB1280B01F68481C4ED2A1211C190125),
    .INIT_50(256'h83409568CA651BCFF4C33426D901D8E62966B2C52EF4C841BAAA1000010C1C3A),
    .INIT_51(256'h0C0E404AC9A8E0C83AA0B26524D3428B09A43A3059AEC0C915168A15057FA4E0),
    .INIT_52(256'h23306476B568E7E559D05592000177853B89016805CF3030C4416EAA84100540),
    .INIT_53(256'h886761A928002000AA8121402551A53167FA5A2832801A7FF2C11C0BD8024131),
    .INIT_54(256'h0871432CC3640817801204920BE4926BC314DC2BBAE9CA08FF64A80B413229C1),
    .INIT_55(256'h8AA14C31BD4448533001C400F6D01D0A04700C402C152E40840B4C041680423E),
    .INIT_56(256'hBAE8E6FF026011EB1EAC019210222D1E1841919991389C46400916245D1D1163),
    .INIT_57(256'h80471920F6B40934D3E054A5C0D2102047DAB94EA8C900C925254444D05342A7),
    .INIT_58(256'h6648A80012C31D98F00130961A5C2144407C8D91106001AFEC12402CE838ACA1),
    .INIT_59(256'h037232480F102594A83C14E0920050445080840451C18042704C10CCAE230004),
    .INIT_5A(256'h30550404007694440EB05CA02075B264DDC1400943204833181E8C05391620E4),
    .INIT_5B(256'h6B0429A932987C408151700CD248438483B000000108058D0006785D2A809201),
    .INIT_5C(256'h8AC20408416F3C6A6A60808102A1A2C394001B901054555C2165008501940808),
    .INIT_5D(256'h4904B944836020E80C63A2D04249406914D00110387013AA768000498C200B07),
    .INIT_5E(256'h91B12C0840A223402006450851AA338991090408B6AA0908EACC4C401C0082B0),
    .INIT_5F(256'hB1F1E148643210280020CC01E91241801E8C936C4745185080855415C6B92666),
    .INIT_60(256'h8184E21BE9308A1E30A41C0D10A30AB0316F61D88A0081809641E80B401A0480),
    .INIT_61(256'h307115C500980D441809C00A92CEA24B0010A12D2068449A5E566330C09840BB),
    .INIT_62(256'h0422603CA676CC7C374B60055A0A0CDEA539280001A8E2188045011810600E00),
    .INIT_63(256'hD5414DC76713E66138024002A04911661330CBA8E7C009AE29021520039CC340),
    .INIT_64(256'h9EA204A308163013A1112D6C142909428B218240F106B0A011641E81E1D8CD02),
    .INIT_65(256'hC00413001886080C025B6C4072C910C44C2A00C4634A25555098306D840B8C1B),
    .INIT_66(256'h4301800048A24843D60E338180034244280489023AA4CBD9182C7AD905A82490),
    .INIT_67(256'hBC18C0CD2CB8E0A60328409C6580280008AEFB0329D400F5228A1431929D4281),
    .INIT_68(256'h15A181706F018F0120307FF583800AB5C32BC1B79A706063C0514AE1C082403E),
    .INIT_69(256'hCD90979A02048D4131A40E8F1CA0984590BF30C8A58188520A8A04921F162989),
    .INIT_6A(256'h26039438A609500B24102040B84881654082EAA96803431605A2F052260A60FC),
    .INIT_6B(256'h50181D013822248E002C622D00152014198EC77405043C7F0A20175819089810),
    .INIT_6C(256'h900F0D8B0302CF31230A80001A34A66840FE7C600A0B117A150814A0D6C3C98E),
    .INIT_6D(256'h0107BC03001C49098804882118F6D2C126C4CA2E52C6433B212C9D1B4057A145),
    .INIT_6E(256'h8504050140001414000000000000000300000000000000005B9DC62065284445),
    .INIT_6F(256'h00020001C1FE9582A41CC80822C8F0306D4316B5AD225800B589035000A39905),
    .INIT_70(256'h9CE2FF9FF024A26BB3BFBCA0A68E3320DD000074B51155014000000000000000),
    .INIT_71(256'hEFE7FA0FE401E0F4021B0FFF3746F7FFFFABDB7410000000000DFBBBBBFDFF7B),
    .INIT_72(256'hDE040D680AD6436FFEA6FFBBB5FFFD2F31FFFFFAFED8BBB20C99BFFAA64277EF),
    .INIT_73(256'h9FBDF0216CBBDFD6BFDAEFEBAAF5DFB9E1F6D6ED7DE3A7F39DED7CF0209EBF82),
    .INIT_74(256'hFEFE2F17FBCEEFECCFB8EF1CEBC520007C00C319F32BFDFB3DFDEDEF708D0793),
    .INIT_75(256'hDD79FFFF3FDF5FF9EF3BDF7BDFBFBFFF4AAEFFF7D9E7953562DF60050003F63C),
    .INIT_76(256'hA0034008F3880740068419644FFFEFBFFDFF3FF8FAFFFFE6FFFBFDFDDFF77FF7),
    .INIT_77(256'hDFFBAFFBFFF21620408102045D4440810204081020BFFFE01A0010016A00D005),
    .INIT_78(256'hF9FC1E1C5D36FEDBFFF3FE3FFF5FFE80537FFD54F7BFFF67B18E37F6F6F6F6FB),
    .INIT_79(256'hDD7FBFF847E8C740210B47FFEF7FFFFFF102EF9FED5756EAB55EBFAFFFFE05FF),
    .INIT_7A(256'h1627FF97C6FFBFFE3FBBFF9C084800077F7DBFBFBFBFFDF2D17EFEBAF33DFBFF),
    .INIT_7B(256'hBF38FB0CC56F00BCECF5FFEDFFFFEFF5FB40B7FF62BFBE8101F4BF7FF9FF3FF8),
    .INIT_7C(256'h2B9F9C5B64DCFFFDFFBF37FF97D67573FFF05F7F71FBBEF9E39E7AEBD65EA43A),
    .INIT_7D(256'hEAFE7B5FF0225CF8004FCBFBFDA7FE27FE0FAC016A0280EA000216047FFF6FDB),
    .INIT_7E(256'hBDBD2D8CF6C3FEFEFEDFFA00A05850FCF71BD2D8E7BEC5FF7F3F57F7F7EFF9FD),
    .INIT_7F(256'h38EA3EB5954FFFF7FB9C015F43FDFBFFFFFEA926DF5605A44FFF09FFB3FEFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_6 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],addr[7:5],ADDRARDADDR[9:8],addr[4:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_0_8_0 [1],addr[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_6_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_6_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_6_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_6_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h96FFAB924B8C2E456DBAD1E8A3883AB86DD9FE4B00430101303B6000D480040F),
    .INIT_01(256'hEB2DA038BA43A1DC104C1D808D5091C0020662897E13E6EEE6F43279C4971859),
    .INIT_02(256'h925CE17A2B6DD68AF682CAF8EFCDDDCDE86E4A782E8201465B09DEA004447AB8),
    .INIT_03(256'h5B403149B75913476023442460000598A25F84F9BBF9BF0C9E24B8C2CC77FD5C),
    .INIT_04(256'h966888650988864E50214251B0B3F09478395282E8001465B239CA0044CB8B96),
    .INIT_05(256'h354551749B009014F134C118028641C000F03A0C3D6008F0019E818755200055),
    .INIT_06(256'hBCAD57B94802B5D0563A9C0060246D0018878500694354123680210F20500694),
    .INIT_07(256'h038A1C52DD8AB5A11409BA95549B9328220000004A5C85540058CCD600AB5191),
    .INIT_08(256'hAD3DCDE0D5F2AB3F8D101DA5612D56AA554CA6B5AEF314BD4F59515F0F949417),
    .INIT_09(256'h04AD7A5817151BAC80A150A88B58C8B875DA6FB99194976E9D6B22AC38B5E55B),
    .INIT_0A(256'h0F04696E7481D945157544200410C2AB1DC800201C6C68022A7A1202B3030966),
    .INIT_0B(256'h746C2AA94E300230C2BC56078DFBD200F2555C2D0301A2CD47608B96212E4C06),
    .INIT_0C(256'h1414A11320E62C3B49347C6B6F26CD11C33EA54FFC6B87367489B1EB2E357590),
    .INIT_0D(256'hFE4CC363CE752B0AA31380020398C18C639B4A2740042A051E0090158000E11F),
    .INIT_0E(256'h41E20099D404006BD297283001316EAC65FFE4D86C0DA9D6AD2A8C410150632C),
    .INIT_0F(256'hC61443015860029FA00166E99A214448B0081204AA62AC1B98D5BDC183B3B338),
    .INIT_10(256'h08480BD2920064F9E4918D468828C166C0E4081220C121A4B9D2BD0B17400FAB),
    .INIT_11(256'hC87C0C411021131151037C3F1B2DA11341AC056C66F26E80677078AF0F45CED2),
    .INIT_12(256'h0025B1EEBFC180E7AB1C76744A6FE6579201C210480FF0F35F7D8301DC236CFF),
    .INIT_13(256'h6CC547C90EB5DB90A7C7162490516E88AC466ED97F0B2C564440DC823AD4E018),
    .INIT_14(256'hE0946210E61E001081113F03C0901061E25CE6A148004A020E782D23D51EF48A),
    .INIT_15(256'hA80E421C1106CFD8036EBFA353116910C8802030C02222102426F7B0720C0198),
    .INIT_16(256'h1A8624C36365E6F901DC40432E4A59329BD02839BD626CBE5DD8ED81C842040F),
    .INIT_17(256'h8601540A4EED60B2260BA8024551E124021DE90C53301FF5A6508602E831BBA2),
    .INIT_18(256'h2DCBE00566256425848C6940FE102117804E08DD6178B183FBC0907177F2DA18),
    .INIT_19(256'h6E5F8CCC83FB1B2FC3D5B0B4C900C388419C646423EC0002010C1B228B383659),
    .INIT_1A(256'h2949E89A164D0CF9CA624CC881C5ACF4F3AD6A88C3093FA5B9283A7E13973002),
    .INIT_1B(256'h61BDCDC1AF7BBAC209CB67C5EE748730D8754B14456C3393C0F974234937E62F),
    .INIT_1C(256'h77FB54835FF4371B532CA0C2EA64C1A005515D3C5F688104C392019B208CA506),
    .INIT_1D(256'hD4C285DBFB460094E567C2CE000693D521BE1544568B035E6C540A2651253000),
    .INIT_1E(256'h5AC5B8E1A4B2140637F103241CE4B5D4FBE41D6D395407BC09B398B69582106D),
    .INIT_1F(256'h5EEA936047ABD324E03F9DCFF10D8EC20B45C12FC0ADE49DB58358E8C7D13FE4),
    .INIT_20(256'h64DFFC1605AA5B37BE1D77BEAC39F6CCB450845D3B3D0C64B4D7034873AC8CD3),
    .INIT_21(256'h146080146ED60C0B6570013466C80E013D3FA64C80DA6D50B774574363553617),
    .INIT_22(256'h88E0D018882E752931A3BD3FC23C814A8C942E35007502EDA44ABECF013EDC5F),
    .INIT_23(256'h79C8CC026E23EC0F43D858C4190861927874601076D2607ED53FFB97F3FAB3F7),
    .INIT_24(256'hDF609B99CF63B3CF5E96805CA1A8368D5B8A282AC0A9ADEA360A880F32140753),
    .INIT_25(256'h48FB015487B536D2C798B551838042DC68734F21ACE2A3DBB80802D93591CC02),
    .INIT_26(256'h4B00F7157E43CCB23B6497A9C0B8C708142600277FF80F34FC6E20CEF5C47FE1),
    .INIT_27(256'h20ACC841903318B91F0BD18790990591A0184D9D900D06AC0C2C2CA56852A725),
    .INIT_28(256'hEB36BFFFB92350070698E7B63BA7D005D3416B8C6150216A194B8BB423841A08),
    .INIT_29(256'h7A4832D1149E5294041E49AF489800181200E0F010B8BD89A5AC80C30C30C396),
    .INIT_2A(256'h3DCB9E6D953BBC700E3B56F5A5ED1BA3AABD55ABDD3EDDBB76EDA3E14A14FE82),
    .INIT_2B(256'h0AC5D9A8C0FA81EF45333368FDADCBE80375DF7050C32750E548D6558A94924D),
    .INIT_2C(256'h2DB19E68148B779AC43867198EE2A732D94BC0B6FCBFCD7F44ABC7B6F20C97FE),
    .INIT_2D(256'h7304EB01840156A139081E7099940EE40E688951D3BB251728A227061E17A376),
    .INIT_2E(256'h7A41FC20EE1177A16C04BB8CE0ED606D61C8D361CE0B95010A302997C02AC4A1),
    .INIT_2F(256'h40BC8AD6783233A767108D566096E918F84AA27B4E083C899BA22B9A2D011911),
    .INIT_30(256'hE3A0D0434911CE641ED346C0EE6A0FC68DF19B3387F12A37B309D68815A8040A),
    .INIT_31(256'hE1B25B08184EBA6D7611CED50CED6AE62533F872221FD6BE35E9D0002C250025),
    .INIT_32(256'hFF6B3FD74FF76DAAA006AD4AB68132BD0A3991CBB255209C9DF62F3D7A141C9D),
    .INIT_33(256'h3F834DBF082893FC0A2C015D6FBB3AD564BAB989DAE45769E24CB7044001C854),
    .INIT_34(256'h91ACF0CA7A039B3817370C01360378C45809E0F900A6CFEE4A7249FBF89DCBE8),
    .INIT_35(256'hCAC36210A410F1D068156B0A80886AD4AF49834C067136B0ED637662FC834D73),
    .INIT_36(256'hD311B1573D063844E01A3E0414F0EA5A312D530736D3A07389882106E4333400),
    .INIT_37(256'hDE373183A8E44C5514AF321576B0995976B05CEC0F53AF2641BF5CC55133E4F3),
    .INIT_38(256'hE77175243BCFF4AB1DAF9D26A3EA20DCC0DABD73880A566A20D521FEDD948E16),
    .INIT_39(256'hF5B9A33C8224C74DAD06A022CA41D27383F36EDCCA19AB85D1D31CA19433C819),
    .INIT_3A(256'h0752D04F5040440A11834FBFBAA249E0849899E25A3947CDF5849F80D727E126),
    .INIT_3B(256'hA3FF36F621754B3C6EC3FA93E6000FAAA7655307F7C8601802FCF045A1FC9065),
    .INIT_3C(256'hAF717D31D777E6D4B000690A5FD6CC43945931015812A002D61CDC79B6469970),
    .INIT_3D(256'h6F04043D181F523BA0F8AE250204DE810EBCBD08FDE75CAB6F67FE6DDAD440AD),
    .INIT_3E(256'h3C80ACF187015185C5AEFC789B28316501109204C0366E9AA61A142D19A05F8F),
    .INIT_3F(256'hFEAAC1824029944C507219333105048022252A90A0DBCD2111AF418C009A460C),
    .INIT_40(256'h103251019299CA309206A7160220C01B10A329786AC5A2CDA8839413D52DE064),
    .INIT_41(256'hD33B35CDD2C6982C568EE802A43962EA0006C199370F19F49351077018CBB031),
    .INIT_42(256'h51A8602142101132CA80E50403878160C0C508A92EE66BDB5826B20965E5F403),
    .INIT_43(256'hE9BBBDB3FF5E449BEBE690BFFACE3B1E70663301E6A20E8041AA8C0F31244C62),
    .INIT_44(256'h3030B19F2CB41B9F57D5739803B8341D3E1676FE13469E817D06D754EBFD1C15),
    .INIT_45(256'h2910205F40401EE0AB3464DCBD97A94E9EA3DFA035B19E14B32D1A819A802950),
    .INIT_46(256'hA3E7EC800EA27FC3E536418292002D5BD7A25BAB43F06DED9B7BFD586E0094A5),
    .INIT_47(256'hBBC885CE61E45B42EA400BE12878C16247C3438E0B24B0665B76850039A1A45F),
    .INIT_48(256'hE67BC3153A98A29A0968C2377B810F4113B68F22F2A0A186DD33FBF1D1FC931F),
    .INIT_49(256'h23880101D6B051485178454A53F20094FD800FA0663862E20DEBCC362449BC2A),
    .INIT_4A(256'hAF2200D603B009E459822CCCA0B9281CC5CF106003DC684C390C49077C41B1ED),
    .INIT_4B(256'h7C5D3BC9EAD27B52B614D2E02BF7869FFA400FCA1A16F2F30D974111E41E30B9),
    .INIT_4C(256'h9B48A3422C908A21980A042F55EE290C3264688F8054999E19E06DDE0F38FC77),
    .INIT_4D(256'hC39E47BF1664905A439E77D29943E805EED44C37F187C11E506B4102D330F144),
    .INIT_4E(256'h85C0DEDB967F859009EE8250820447098D506F9BA0BC53845DA6FFF8911E2143),
    .INIT_4F(256'h7551F8651CEFF5900FFA40ACCC79A46A73A2916E0180041E6A7753A77A7B6BD3),
    .INIT_50(256'h20A8364C1B8EB8DFF9E70C1E108782579ED30DF68019C9581A8832AFB14C7A19),
    .INIT_51(256'h7483699C69A269848A4A0BB827740B4D598036817C18DAAED1BEC715397784EA),
    .INIT_52(256'h0C39E9646401E67D45EA5736F5A0E1F7FBAA59E105E209500AB026A20C83824C),
    .INIT_53(256'h0086D439490B278CE89B78F1E63111BD2F7D0FCDB2FD6CEFF67107AFDD00529D),
    .INIT_54(256'h2CE154B7E3CCA04806D0ADED0CD292A0A314F720AEEEFFEE891489E1FF07B9A4),
    .INIT_55(256'h4BB4D6F9B704906B31FF6630DF426DDFA5000A85C612AB22094B020036DAED47),
    .INIT_56(256'hDCF135DE37FAB1E176360C39905465C212A7C099B50981422401856275E8C7B5),
    .INIT_57(256'hB68EBB61E0DED58FDBF9D8B6B3B29D357F6F0832074913BD2F01EE1AA0008180),
    .INIT_58(256'h000A8C53EFFF3FF5140D5F7FFB4AD2446D89C909F785836C395AC16CF6E90CA8),
    .INIT_59(256'h0D186A009CB6CC34041E7EB34C1DBF1BCE6C8E0855D707545C429028323E21CE),
    .INIT_5A(256'hFCA2687DD09963428093D999140478BA0D45328C0C0ECDF38BD28607B4CA303F),
    .INIT_5B(256'h5A1D749A2A9B75D6239BC3FD2FFBDFB6EF8EDB6D002A2064B63E79B58096B92B),
    .INIT_5C(256'hE83968712A4037EE161C4D8F601BA277A2D877359B5601E66A75301E2422D0BC),
    .INIT_5D(256'hD1C70C74CF2C236741FB964D203C2E03C44B633538488B4D02894ED7E791481A),
    .INIT_5E(256'h6FED3C80589DFF492D6012D0F816F7900ADB585C00C377E9FFDDDDD2E0348F08),
    .INIT_5F(256'h58D8B666FACC1DCB687E0012153190A380299C4FD396F92D0FCD1CFB59E6E578),
    .INIT_60(256'h969A7AA803749847E987B448074B044808BC06D8D843233A10688AFD5BA2340C),
    .INIT_61(256'h3880C525E8AA0303BA9977898D69A235F0952AB54E88902F0DB772C2A6E89DAC),
    .INIT_62(256'hA8E2AA8AF84C09EC16460825D1E0413C44C95B295E80022888927B0A55CC9CA6),
    .INIT_63(256'h9E55800556439A89209C8A6208072E9E406FF39211240AB68F22B430170283E9),
    .INIT_64(256'h9C4E7AD96422C0446C506665804AC02476FFE69D023ED600E80C8F33C0A9C050),
    .INIT_65(256'hD02A93418627A5CCB8E6467392240D83541007D4E2C0D7482669E3ECB1857012),
    .INIT_66(256'h4DD98A81E12A88030402C4FAC95464606F800220F236FB91088D7BA15011251C),
    .INIT_67(256'h9546881D8D48F09F9BCF889C4AB066825AC0002FD0ABA4808404EE81A8354004),
    .INIT_68(256'h304813E44E1785FBD5FE7FA5CF019F97506DC247C8E060615A59580D681FABFE),
    .INIT_69(256'h45BE0313F13F682CEEF0141D09805AB4E1B404B427C306D39A0C504FB2F816B5),
    .INIT_6A(256'h7D96680FC871D9B8DA97192B13A8CEC4092A170A7AFC3F3BADA3CB88E0E052A1),
    .INIT_6B(256'hC764F2C40263F6A61EBC71A0C7BC318D43F2D0F4E2773EB79272C53AED811EE4),
    .INIT_6C(256'hE6600866C7BF0C269B65AD3ACCAA2228432384181C8A497D571E91828C387D18),
    .INIT_6D(256'h01873E021A4881138862231102255009CCD831C6D2754ADBEC265C472D53C7EB),
    .INIT_6E(256'h4510510115504054AAAAAAAAAAAAAAA9AAABAA5AAAAA2AAA5BDE857D25296B05),
    .INIT_6F(256'h00000000CDEBF3933400CC0002C4B5AC000200B02C2A1800818C605A01746C1D),
    .INIT_70(256'h0000000007494BBD7FE384C016F68584FC0C095E1D5451000000000000000000),
    .INIT_71(256'h00000000000000000000000000200000000000041015E2000010000000000000),
    .INIT_72(256'h0004256B10104000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h000000216C000000000000000000000000000000000000000000000000800000),
    .INIT_74(256'h000000000000000000000000007FE7FFFAF5FFF00000000000000000021540C4),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h2003180E4200040006B595071000000000000000000000000000000000000000),
    .INIT_77(256'h000000000000000000000000000000000000000000000000480090016A02C400),
    .INIT_78(256'h0000000000000000000004000000000000000000000001000A0FC00000000000),
    .INIT_79(256'h00000000000000000C0318000000000000000000000000000000000000000580),
    .INIT_7A(256'h0080000000000000000000000308000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000008000000000014B00000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h00000000000000000000000000000000000000000002AB000001C8D600000000),
    .INIT_7E(256'h0000000000000000000000000058800000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000800000000000000000000005A90000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_7 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],addr[7:5],ADDRARDADDR[9],\imem_rom.rdata_reg_1_22_0 [6],addr[4:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_0_8_0 [1],addr[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_7_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_7_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_7_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_7_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_8" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0EBC205E4A9E6DC5ABC0D4248ADFFBADF3D2B446F020E0010DB4000410240403),
    .INIT_01(256'hEF2F596F36BC0D8490D7781906B9BBB9BD1695B5FFD3C2472498350BDC951CDB),
    .INIT_02(256'hF25473666D5E06B3BC83C0CA2ACDDF84DC6B94F05174CA30022F02596B6BC005),
    .INIT_03(256'h5EB2EE64480335BE0651AE6EEE6F43E56D7FF4F09189241F42E4A9E6F835E102),
    .INIT_04(256'h0685EE67B99EE677E85FDBB7F0BBB9BB7F481F01100CA3002FF02596B634205E),
    .INIT_05(256'hC45843369A02C162C4AAC1A006AB404495253AAD49E1545891A5AAA599C80056),
    .INIT_06(256'h2C06668268D4D810712C46000A94005152A7995DC04C44CA0028BC0F1895DC04),
    .INIT_07(256'h4EAA556BDD2AB2A596ED2F39991E366222000800934A1661445AA10000080004),
    .INIT_08(256'h2D398520039E286218349182713D5007557FBCB5A27381C8DD4238B95785941D),
    .INIT_09(256'hA26360CA1968BD21821D8EC6E99A38CDCC5B1D0D98713468931AEF08A3CD8C11),
    .INIT_0A(256'h1A81231E1CDB45470C131399AA92119944073D3C4C0395B54952A4390FB9E21E),
    .INIT_0B(256'h746C73324A40023857D9900003DFC381A299870202D38E4347FB8BDAA1F3210F),
    .INIT_0C(256'h8E31E5102DA0A2188D09769B853F653EEBDFAEDB6722AC6169AC91BB0B618B29),
    .INIT_0D(256'hE89B13A39BC343DCC19BC09B2396AFBDE8358008D4AA2FD54455D041AA540049),
    .INIT_0E(256'h112D52881A0405B9F5D1903125244EE64FCE89A2747F378B3F7306680141327C),
    .INIT_0F(256'h5456F6B18AD31F51B076CEFCF4098488D700B005CCA4E8120A752CAAC2775DBB),
    .INIT_10(256'hE03995C67AC710D881652B02880B875898016F7E0040ADDAB8755FA918A47A50),
    .INIT_11(256'h5803715221667023EFAB08FEA44BF178E7828FFA56F6EE3B160C21FE1E1055D5),
    .INIT_12(256'h038510EA8485DDE6739C041BA367C75FC2BF003867A5B3FF400EC8A0061B7C54),
    .INIT_13(256'h2ECB8C2904004F310EEC6C46FADD12CF8F8C808E2AF307907BB44447F3BEC896),
    .INIT_14(256'hE0822359246C846115D50917E34195A03D5C91D8030788C4D3E06E0D9FD017FA),
    .INIT_15(256'hAC73BEE34E6B1D1703FFF1DBFA5A02A012CAA1C71412102442355388F3465052),
    .INIT_16(256'h200FC6CC208D5E74ADC2A02C130413FF9E0E9007755BEE3FCD45050E77DDDFDA),
    .INIT_17(256'h7B02AD8889AAFFB799EBC89D6BAED1781A2269F037B3011F074596D6CE72C8B6),
    .INIT_18(256'h693F8AC5C7E4540983800700CF118244472444D26B9946C795289F827C66DD05),
    .INIT_19(256'h376EC75141987F9848A11071E908E6040665814067EF0DC29EF32C520568339E),
    .INIT_1A(256'h74060A8C89B694B084C150852A06F5200C822242430424638D1C2B551B2DDC4B),
    .INIT_1B(256'h8914552AA52A880216116D03640A180BA4921D1EE374A8C506C88410C6012291),
    .INIT_1C(256'h7255E3B06A7703755924D535FC4643472859826130CECA2148C7AA8C6B052000),
    .INIT_1D(256'h2C611E749F36F2357D4B81EE0006BF33154F08AE2D649DB9DF92AE247E8F9100),
    .INIT_1E(256'h2F56DCF056D52FA9350C71839E9CD2CBFF9CE0F508E5611E59BB5832DB606012),
    .INIT_1F(256'hE8791B32858B2051D0127CAC67603AE35111212FE885E751E26234275AAB1FB0),
    .INIT_20(256'hE5FA6063895A0F87BFBC83ED22A95368FCFE5F96B2B61E145587E8A757FC56EB),
    .INIT_21(256'h1F34432A62159A132CD3121721C7301E1F13E2B98EB8A4FF1901B7069D0BF67B),
    .INIT_22(256'hDE49492E9E2D5D2C00505BC0FCC0944C426689A15E8002605C74C25882CE0A26),
    .INIT_23(256'h57874E4BBD10E01440418BE602F361BCF6E3FDC9343FA7A8EB3397C6192CDB26),
    .INIT_24(256'h6EF5C1DDEFDFE50BD854070B655A2EECBF0152F696AA0BECDC23B027E14C7251),
    .INIT_25(256'h90B4989E0A391851CFDF64C4180719C86406458FB54D801E7D00D7F141A47A89),
    .INIT_26(256'h80955DDB1EA297FCD2449A128208AA1382E22A784F244C4ABDC729D9F6D2E4C2),
    .INIT_27(256'h0F58C42E439A7CC6F43B4A88E23328B70EB6BA05904F0415E644311EE1F8803C),
    .INIT_28(256'h5F8CBEB5B6BF175AB287E2131EE1168251C49BF43B872C6062F1866024B8CE30),
    .INIT_29(256'h9D126642D3819192BCE393EA26E0C01EAF0280087CD260420396471C71C71CD9),
    .INIT_2A(256'h02B3553B0930FA705537EA6EDCD9B9934F9A6CD9B7ED9B366CDD8100063D550D),
    .INIT_2B(256'h5F71783CAFBBA0FD65BE8D9F3C7778FF54619577198016DD0523D993F9AC00C5),
    .INIT_2C(256'hCDD08CBBAA5EB70A282A2A8DEFAF6CBB9BD2A103E07C7765A2193D49428D896D),
    .INIT_2D(256'h80441ECD2B204A7A8A474254092439208D89173FB77F71531A1CF468240BF6BF),
    .INIT_2E(256'h591A8D8D56C0D9A4E873241B3454D854D828B451B14953E26CE55B5CE9582331),
    .INIT_2F(256'hE4E409C4682DD39F236057BA12C3878D55B6C3C41922B411406048B12E170438),
    .INIT_30(256'hC6308199918272532560850C34AE4A480CAD5FDA8469A96F6EC96546FA96172E),
    .INIT_31(256'h3AC49458F781D4609192D78ADA58D3E2424089CF86346DD0D226C0017CA5EC88),
    .INIT_32(256'h56D5D44B70892466001D926F4A0E080400968811C49B015C4B11471808015703),
    .INIT_33(256'h80C3CB6D03579D53C481BE0B56D27B1468DB29D9A86C00E014300D20751428B1),
    .INIT_34(256'h68C2DA23A1D8A42E2F2CD41ED380DFB70510A9063B595BAA6303265F8996BE90),
    .INIT_35(256'h29BAE250F64463184090E6EE4A505906FE2B02D0C59A2A6CD4D98228D1A0B212),
    .INIT_36(256'h34906F0EE31220D8399E087E322A972812DE6D1D65633CA17AD8DF05A1ED38C1),
    .INIT_37(256'hE1D7DE01CC5A2800DB5191BE4A6C27360A6F88A3803B5B4A1839770894D3DC44),
    .INIT_38(256'hD30ED666F3FF9D747EF54E6B43A2FE6661082F35455FF7A2FB6A943558E3904B),
    .INIT_39(256'hBE5BC0DA69DDE42759A7707E9C4AC2A87B3FB4FF087546F1171C1C16C6D92676),
    .INIT_3A(256'hDF3C8B4CCB05B01352CA91538DBE691C27C18E4A07ECB848AA4EDEA5CA815827),
    .INIT_3B(256'h24F3FB0B411FFFCBF89124752CAAA3244D762B5D42426D670A5726C5A752836E),
    .INIT_3C(256'h088B834E6E9E7F6C9C3D7E1561439A596FD3301155F0253D365A4CF49A86F9E0),
    .INIT_3D(256'h863722A02E9209D167C7D8D677ACF07EB3EFFA7F0633F3F34A35E7F6AD45F6F6),
    .INIT_3E(256'h7A184A904A8FB66622D51BA18D4AC12263E3A70683FC021F1120A0BDEA4479F8),
    .INIT_3F(256'hCA33676112E05064ADE4B4D150AB790B165A38815720806E3B4EF0189B731478),
    .INIT_40(256'h7CCCBB666586F861491349D28881A2C541530B21D92803FA8AA301186DFA8B17),
    .INIT_41(256'h2744AE773587EC31ACCF95DDF9568BBA09BCD51201F8693FA91546E0610CE386),
    .INIT_42(256'h188A21D3E10A9B3CBB81236B190D54A88D91A2145559FDC3045967A6B245493E),
    .INIT_43(256'h7B87B99551CEA3EDC081008E584200E81F41D70CD25BD110216DAD46973E6CB0),
    .INIT_44(256'h0AE0E09A74142FA1D249D735D5F8315CE8417AC66C4B1985045B4E6E46A867AA),
    .INIT_45(256'hDEFA68F44052C30AF6F63E22EB6A99A3F44740C85E6BC9AC64CBA52C415FF7B7),
    .INIT_46(256'h2FED2EC03B40F53C05EC4250084AF8A36763BF988FD8FF6C9AD115D8400B6F65),
    .INIT_47(256'h58BBE367C018330666A93116500B18BB94143CB88092501DEB6A0CF47E837DF5),
    .INIT_48(256'h766EC10418CF1FA22573098B57340B80DCBFBFE77FB35A3397B177C0B2BCA3BF),
    .INIT_49(256'h062142717CDBF0675B8FC7353EC6454581A443DE9CED0C287EBD438086186144),
    .INIT_4A(256'hED4566DCBC5CC60089609157D92655149298D49359F97024B1B43AC39021FCB2),
    .INIT_4B(256'h4A7315EEFF7BAFDDEB0B1D1CFEA55347A8627FA2F0ACE016F66F04AE28C05540),
    .INIT_4C(256'hEFD030F52E406D8D6BDB4FDD0627D4D1C1603B3DFFBFACED450F971A35C003CD),
    .INIT_4D(256'h434B7A60FACF4D7EFC932C900A284102D09C085CB0330C8FFE92C0260C38A0A1),
    .INIT_4E(256'hA4B8CB8B75D57B1F8C551005B8EC6504A262CC06704009A62D6710FB51503D66),
    .INIT_4F(256'hE9D2B900C000004EB2A6889B7FD613A2A8193037A071B3748E83F2A78E6E6AF0),
    .INIT_50(256'h0568D82C6C63B0DB7FA6B07C05999A377D753F4AE0740F96C8AA2150B06BDAE7),
    .INIT_51(256'h324D99C5B640CD56568C5B6B42A014B762666DDAB5BF7EBF3568DEE7FF2A070C),
    .INIT_52(256'h96839CC82A634A07BA35A8FCEDE27F7144DBFE4F012D31660919B22A8850728C),
    .INIT_53(256'h5307EFD0519E8EDF22B0594ADA6996CE9D307CFEDD7A0F961FC87FF9CFFAC034),
    .INIT_54(256'h9014FAC8F43F68758024CB4F4A0F70091A5A4A4934C58CB70071A9F79705C2FF),
    .INIT_55(256'h03951306DA6FB36086DB2506FCEA78B1A306C0C7C06A55BE6F800C05BC7E47CA),
    .INIT_56(256'hA3BB1B2872A4AE1E48DD52ADE36ADA90DFC2BE4AB4F47F18064D8BD38A648894),
    .INIT_57(256'h66C3A6DFE44A8C9AA919E49173F26D453AE71559D62653FA5AEDE84FE0438361),
    .INIT_58(256'h7555E465206C0A810114D9036243DAAA8EE515352BC6028007CFA1C3CBD0DA65),
    .INIT_59(256'h7C9F57FED77BF9AB6C3E7D33EAFB3D4ED0EC85C88EF231754E498A50C9FD8CCA),
    .INIT_5A(256'h53EB68BFB880E7A3D667ADBD1EB2AD4C93A63BBB345914C9941ED91F1FD413A0),
    .INIT_5B(256'hD453362ABA0B2BB695BBF7E9B49085076D010000012E197AB658238D8B672BF5),
    .INIT_5C(256'hBFD568B9D9102899657F6D16705E5238EAD0F67E3B3788AADD5EB139FF0AD1F2),
    .INIT_5D(256'h1917B637F4D8635C40A770F939F67A0EA4EB65AB59BFD3E4B41FFBFA9BDDA170),
    .INIT_5E(256'hB21E8421B11AC49B990872D16D34013434136E21FB18550104909100BB0D3470),
    .INIT_5F(256'hF3F3E1EB60727F766CAFA91A1667B5E1C03F55E10C47252D932A51C980306C81),
    .INIT_60(256'h669CA5260EAF1011DD042C2AC04C1A4934B065A086198D9F87F796FAD9D53939),
    .INIT_61(256'hE039D900CA774CE4C194B4F857F2EE95EFFD52EB4754ACA10FA6706726968E21),
    .INIT_62(256'hAD412ACFC20C6792382EA2E57E7A29AE48EA763D3B680DB0CB7D12380D8E23FB),
    .INIT_63(256'hF572816A6122E212581F5BE2E27CB06D16914538121011CA107165D034132109),
    .INIT_64(256'h6E4C7B5AAE75422AD8415C9B23E17124090292BC01092C18FF823A9E22224148),
    .INIT_65(256'h143A4661976DE4507D79EA88F4813075FAC8B108755057992677589361CEF053),
    .INIT_66(256'hACA93BC02DC002C40B0E641BF46D057CE4582EE3875A702FEE8803F998043BFF),
    .INIT_67(256'h495801B83B2701AA52E0C017B76067CA61409A84A5B30E0065AA0A2D2D018601),
    .INIT_68(256'hC18903D009E00AD6540104000441B32ABED67F72F398CF8685DE87A4C9FCA845),
    .INIT_69(256'h7806869403BF952CD64C0380ECE1480C56C0638F8ABF0A2244884954D9F05856),
    .INIT_6A(256'h13A28C909A06AA7330A39867EBB67F61C3C48451463F44C4E2D0734CC6E1D473),
    .INIT_6B(256'hA7E08CDD24403AB18942F701A363209930F2E0EE93FBE3C8925C9A65321DEDE0),
    .INIT_6C(256'hAC20633191E88C3FB939A59A7970D85037160810B31648E28AF7AE711FB7053E),
    .INIT_6D(256'h01010C0211120A874191AA20329392A0EA1429CAA1C6A8CCDA2A5C0E056CC6E6),
    .INIT_6E(256'h1545455544454040AAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAA67FFFD7C54001010),
    .INIT_6F(256'hF35555520DD882843955140322CAC4586D590F720CC5F82FC61D4C7AC009082D),
    .INIT_70(256'hB5CB146067330EBF79EE5660EB99BE24EA900148F15405500000000000FFFF00),
    .INIT_71(256'h5C841928378C1F182F2BA9ADB772821859A4A87BE6AAFFFFFFE4CAAAAAA54BEE),
    .INIT_72(256'hCA01A918400000560ED9030E3D97541D05146470F43A68FA5ECD6287247E0E66),
    .INIT_73(256'h1520406D00B6A058E059A91DDE2E9FFA59957215BD587967288D2150001FAF82),
    .INIT_74(256'h46EC8E46C4A015677C0166E0C67F9FFFFFFF3D14896D729F44D687D3378420D1),
    .INIT_75(256'h2593AE06FF58CA564D91D0214AB10C3D4EDABA945CA3BD962C5E53806F03641A),
    .INIT_76(256'hAC0000018010831800840013584EBD8B0B87E47888B62865BF666503D71F03F0),
    .INIT_77(256'h889F78D3E7663C58B060C1833A233060C183060C18B310A0084010806300C601),
    .INIT_78(256'hCE91081A69E7A46786B0040B691B07FD987093A2213C7E4C644FF684E4A4A4A2),
    .INIT_79(256'h8CD81B216B284460210B44AA60EA1AA5A4D88430DADAB5946CC8EABAD9CA05AC),
    .INIT_7A(256'h16B4C03D8262B1470F91FEC81B520040D69672C26B4043A019BA85AAA2860301),
    .INIT_7B(256'h2892842E02C0FEEA43507628D00EA6405A80B06AD2D20601290DB1D6F20FE168),
    .INIT_7C(256'hA0595B42049A7B5955A5B6D0C54F2D991907620A862841181249041219132B3F),
    .INIT_7D(256'h6D0ED3B8E9B258EFFFC1929D19644C32870186018002AEAAAA001204189BCE9A),
    .INIT_7E(256'h18B1882A0C120B480D319900C01AD6C5A15B1882D0541105A4656C7F2A2FD445),
    .INIT_7F(256'hC0DA42A3C1DC80534D3400EFE1215BB259AC89249504010C6B8219A8016A3061),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_8 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],ADDRARDADDR[5],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_8_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_8_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_8_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_8_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_8_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_8_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_8_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_8_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_8_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_8_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_8_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_8_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_8_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0_9" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFA77EA82CB9D3F79E43B17679ACB7ABC6FF0DE4010630080343B2000C4A4080C),
    .INIT_01(256'h337FFBD4E4FFBCBE7203FB9DEF5DFBF4DB9FF582FBD977FFD36DFB7865973A7D),
    .INIT_02(256'h165C69F3CF21D9B087EFFEFFF76B73EFFB9FD42CD176DFFEFDF39CFBFCAFBEAC),
    .INIT_03(256'hFFF7D9ECCFC702BFE77BD77EFD36E7FD62BEF65DFFB4D97ED62CB9D3EF9BBD54),
    .INIT_04(256'h36E8236095825610FDFFDFFEED5E7DFECFF907C1108DFFEFDD59EFBFCA77EBC6),
    .INIT_05(256'hF44068B6DE9D0401C201D90671C679E4C0091A7803340EFE030F98981E155531),
    .INIT_06(256'h3E4F87F26AC8E0B4928368B2F1A4210358CFA9A8EFEFE5520281A57F6F90AED7),
    .INIT_07(256'h9E4F4739CFF8001FBEFD3401E03E02B3F756A155135E8785655AE9ED0F8C1804),
    .INIT_08(256'hAD325DF0C5D028170074DF827B77026FBF9C8A042AE3BDCAFC1782395C2AD72C),
    .INIT_09(256'h25003FCD3D7F91A012C040301C780140813A4901FD45456E1042640AF001C091),
    .INIT_0A(256'h8D7230461001C06D023000201B4C5443482853CDF0083C05A640E83B70866F02),
    .INIT_0B(256'h2CFF03C08EE229ADE09377898BA8DFE3FE1E01B7C51DF867C50D8CDFE038399C),
    .INIT_0C(256'h2028402A84C2295393AA101BDB101CA00E04E20FB1E26614E0C165DD98F06340),
    .INIT_0D(256'hFC70ABED38D87FCF1058B5DA160DE18C6CC86E0EFEBABE052335F99A3E505474),
    .INIT_0E(256'h31C98FEAD51ED0397020414E89340C617DCFC7157DAB4FE1CF3C4169D7540BEC),
    .INIT_0F(256'h52396A5B1849C221808036E271134A5E9641B20C0F01A81B199DFCCC37E9F441),
    .INIT_10(256'h160281C37AAE1BE89811890288098302D8F20BF1154831017CF20F8550010C04),
    .INIT_11(256'hC07F000101980C00404108434C83CF50092004C842C52C4006038020FE08C88A),
    .INIT_12(256'h1CC501FBF59C3E62F4F8B671236E067CE28301125195F8F3265F031CC4BD2818),
    .INIT_13(256'hA1501809CEB57E6126C243AFF4FC0EBA4C846D080C23000B1C204D0EB2D3E8D6),
    .INIT_14(256'hE8882A18208C142001D0111E9C455224347E8082B08196B8D7F18767D7A85725),
    .INIT_15(256'h60002E420C4085805C6FE18350001A84218820C51080044031E4630060B72180),
    .INIT_16(256'h000400406014D47201C31E41400C5402DA01088139424E3E4921140005C88210),
    .INIT_17(256'h225800A97DEA791A06238884F81089702200470C83304B474680A60022A8A802),
    .INIT_18(256'h630F8CABEF676D661CD218846E0C440D081193D2F13A8633880699EC7EE7DD46),
    .INIT_19(256'h06E6B3662581938F20692B0039109018382600502A9C8204600E100202DC3279),
    .INIT_1A(256'h8920768C4021328D623C1EF030F8032A30742214660C6843A5522418EB044EAC),
    .INIT_1B(256'h085383D06DA706233980E630BC21B680454866911E43A4B8109A02A800C313A0),
    .INIT_1C(256'hF7CFFF130B8B4070910DCA21F84E6000D610642506485CDCAFC8307C96E23180),
    .INIT_1D(256'h0615441D191EA514670FB8D6E2AF9301092680D28610A1184ED0C10540C43AE0),
    .INIT_1E(256'h8A98887958CC84307494E14C6A420080F18982610409999C83003A5211B09900),
    .INIT_1F(256'h05EB7F289889D312C01FABEF757C84D061090780421BE511004802022AE9FEAD),
    .INIT_20(256'h849FFC098406080BCE050B9C69240E31E6827A02447531281C0D455251AA2007),
    .INIT_21(256'hF08832C071A40C47374C66A01AB461E01F0BE1409098122004E8100A084096B7),
    .INIT_22(256'hAD281081247C5D6DD01EEC06630090600186080083133254E83308767A080004),
    .INIT_23(256'h0F65FDB228C0E2C8A48138E1C4050995E7E27A062C3818304173B6E830281CAF),
    .INIT_24(256'h4480302001BFE200208000000E05E4080C300422835900E212008CA7600580F4),
    .INIT_25(256'h1000DF7F3021031010A625360C78828162044F9284FCB7983A2724F722C24140),
    .INIT_26(256'h3006004D0E21083660A49458CC0A80C064A1C0180B0474817C4132017EE92240),
    .INIT_27(256'h801410B50D4404C4180C08008045305464740437C0A094030205A0558154803A),
    .INIT_28(256'h27F30FBDC5EFA0D32090D48010222FF810492381E2E077598008407158C28244),
    .INIT_29(256'h7A0516282000086006C62592000445730714D304B8C260544349100000000024),
    .INIT_2A(256'hC01FB068F5FCF8EB6070FDE1FBC3F7873D58EBF587CC383061C18E8221351874),
    .INIT_2B(256'h46241CB8CDD0F9381C391800F9A9F9F86149B479C077C4631927D0310140097D),
    .INIT_2C(256'h760D7424022BB78A0138B405CA8F663729173847DB2B01FC10791F7A864E8278),
    .INIT_2D(256'h9C904201A04005F2658181438701C41B0C0622F88B15E29BE4CBB53BD743A338),
    .INIT_2E(256'h86204310318E4860030040280A83F283F105880280892FB88123502099441B46),
    .INIT_2F(256'h67B35C88E4648BE711EA2111C89A760A0F7017632583338234019674208C10D2),
    .INIT_30(256'hD80100002264814994469405103B10242F043EF870C1C4030028518102424AAD),
    .INIT_31(256'h049330295358089A815432022200023181A50727019900200D93300E2E2548C5),
    .INIT_32(256'h200018389D54931E5F1C61C6659A74C3451244201130A215880C0C998608CAB0),
    .INIT_33(256'h83949900B610A060196CBFF1405EF0142B9A04D198E62D3810048D1A8140958A),
    .INIT_34(256'h10A0C4104100690B05A4422111E81898B730120084CD793A1B208C57D695A300),
    .INIT_35(256'h97E21710A460EC0080101FAA12C0C61C678786210C1465F8CBF20943CB56858A),
    .INIT_36(256'h005C2692029903072BAB20CAAC200006080624B004572129002902A490E0A001),
    .INIT_37(256'h71D7B47D887608057C119C1405F802FC25F8751AC9910646E323E2530B8ACA00),
    .INIT_38(256'h40B064A936F3A220962300663B6AA8C746080977463FDD6AA881183C1E4DC6D1),
    .INIT_39(256'hFFE581185542C413300701200F1142A803FFF0C8A01F8080A900090024040011),
    .INIT_3A(256'h1219E0EE05661AB3504E0153CDB6001658439C4A122111C90115E818D0B18D5E),
    .INIT_3B(256'hCE7FFF10121FFE095981A140D25518A1D888C73FE7C2762C024625C6019DE484),
    .INIT_3C(256'h68DB10A4561FFFE5985087416107C9610180200070021240444128C247161C68),
    .INIT_3D(256'h0B0E7FE461F3C06F1C4199048200F130478FFC2508E1D1854630FFFE80D55168),
    .INIT_3E(256'hF8E402868033D80C10023E106821056A13BCC305083500578021C03D0E0BFF40),
    .INIT_3F(256'hFEB6100152E42141154081089231503200A1BA91000030AC190E020917030800),
    .INIT_40(256'h7FFFF3FFFFC4C0BF9B577D0BABED8C01D72F8B800E8481F3AAA342E46DFA1007),
    .INIT_41(256'h1E549640106E810603D60280038025C91140C210000145AC4155464242A0A406),
    .INIT_42(256'hCF87F00D504310F8D23828805470044680A30460820041C70A001450601C00C2),
    .INIT_43(256'h59BF2FB463443B9B06E6B88FFAC1C210195399E496D2212050087F7C9780BD24),
    .INIT_44(256'h0C698B78661A58880240130363F8F49D819F02D678400A917E0B7C65DDFF5C1C),
    .INIT_45(256'hDF92081850A50EEA422FA406A944AB02E12123CF5D7B98A923FE8FEED67E31F6),
    .INIT_46(256'h8D463EFF0701360B1955F2003140001F5E0BFBFA2FC5379933F1C9F8408D6FC9),
    .INIT_47(256'h310019433401C7335B004109054E17887C1804B0C4D33F805B4978B450A309FF),
    .INIT_48(256'h4D7FB04890D00BE2E565A0077F981F7811FFB7E07FCC1427A16FF0394865471F),
    .INIT_49(256'h9407118150F25443650A5658C8E0894F8D3D4F2310889DE86E05440188BC01DE),
    .INIT_4A(256'hBD0008F2B011000116010004A42020044C205C0C94F2FD117781A8D1A05DFA00),
    .INIT_4B(256'hC10CDFFFF7FFFFDF0BCE10A8247B6231B71C4662FD07C916F8063850E2054AA6),
    .INIT_4C(256'hA3640400B626285109C1986CB242622499B1ACAD2036CA4C0111801885CC460F),
    .INIT_4D(256'h574B0080FA4CB8FEFA561436010CCEE3A1DCEE9074C09647D902304043B3E988),
    .INIT_4E(256'h1CE2C78B224620DDF651540D79110057E16A200F0578D1A0DB5E14DA050123F0),
    .INIT_4F(256'h029DE17F38D437C7F8C10C393E7AFF6AA8C961AE4007BB3C2EF143BFCDFAAA50),
    .INIT_50(256'h519113D889C232D15E0808C4164D844682C08180321E33600AAA09FBF11C2244),
    .INIT_51(256'hB99007F20001DA29A15D593104072280001560261144FEF3D560814DD02A7C00),
    .INIT_52(256'h40C59EE1228011FD5C0800FCE8A8C97180FFF04B03280764E40002AA8200255E),
    .INIT_53(256'h85FFC580A799242622B070058783A0C4BC105FFFD43CDF861702C2FBDDA048D7),
    .INIT_54(256'h030CD028E83FE5410000B00CA81029152E00020500B3BFE6FF56A9FFFE0084B6),
    .INIT_55(256'hE695334882844C6008C9228874E9F4C5A0090167C004603410048052377F3FC0),
    .INIT_56(256'h27BF180060C0E1F440AF0CEDDC0068511A530120D0070C00EC00A14B0B919402),
    .INIT_57(256'h1FD8A6C064CD00A6A8738B90030E690D3EA383A75240CF0C8200D04B908E402E),
    .INIT_58(256'h0662DE42B37CD64E6E6A7583E457FA22353325A870A10A10010F985043C00132),
    .INIT_59(256'h5FB2836C843B4A20DC91FE4FC8113E0AB0EEB00802F2097606C98C80007C30C8),
    .INIT_5A(256'h61E4EDB7E14AF70FD86783BD7EC3FB192C087268848027F3E01EA0BE1DC76D06),
    .INIT_5B(256'hD77406A5BACB61B7A5FBDFEBFFFBDF37EE96FB6D212E12617EDCFBCCFF1E73F4),
    .INIT_5C(256'hAAF2F9B1E90FA908E8FC9D3EC91802F1F5FBF770118E6225828002557105FA90),
    .INIT_5D(256'h47026FBEE806CF4490C1146B57B5FCF7C057ED2758357BAAF1A1A7F307AA4A43),
    .INIT_5E(256'h38BE654C0EB8C8246413F5DB7A6451408313610200257E106F8504A4F9C53483),
    .INIT_5F(256'h3272626A6E445F41F9AE303A1CA9A0A839247F74E167415D3B8752C517891612),
    .INIT_60(256'h1EFF4028006C0B23C0B421080058504880B084C28803415A000582BC1680A049),
    .INIT_61(256'h4438C588FE6A40606AD27C9A7A68EAA3B0050AF05A0282210FE67EE79EE0B5A5),
    .INIT_62(256'hA0210781C2000792000606A540603202A5D851FFFE8A80B0889C4204559E00B7),
    .INIT_63(256'h8650C000422A8200021E9863809460002141801B0800A10A04A11596B5E4013B),
    .INIT_64(256'h06BCF26856F8B0AF47D4CB10F763C55EE50302F0F80003FD3740033848204046),
    .INIT_65(256'h282A0245A62D84223C6041803036002978A02A00A82C4E0F56E341061FD67E94),
    .INIT_66(256'h1C19BBC410200020202F041B7E3E047B7419272AD44AF0356E8C8171E782001C),
    .INIT_67(256'h05C2450C58804BCC1447EC2DA81BCE9F70FD03007AC3907D0A100A4388021802),
    .INIT_68(256'h201841801A3629FEC40166008047F7C2500660609383540A5F3C0205591D8845),
    .INIT_69(256'h788E0318057F0159C64043001DC247396601818F02B2D00A00B86049687780B6),
    .INIT_6A(256'h08C008029C008BF00C835823CBF6FE4004280410513DC801A70EC357E8A4D078),
    .INIT_6B(256'h01628094081986A03C8142A00020E08CC0F6DBE003F3A79AAA5A03291757ADE4),
    .INIT_6C(256'hC8D0402406286A278B2925125820825A89F01B96182048A50A129F80040291C8),
    .INIT_6D(256'h05090C520802006105002400A38BD34062FB2369090E898CB9F88C062D1EC960),
    .INIT_6E(256'h0555115400101541AAAAAAAAAAAAAAAAAAA8AA0AAAAAAAAA01CE038904414542),
    .INIT_6F(256'h0255555709DD28F03D141C0860CEF5B10519D873A1E562D84B996C30C1FD5C05),
    .INIT_70(256'hA14B1201122C739DD36D5440FC2F24A998B00A97250550010000000000FFFFFF),
    .INIT_71(256'h40819803CF8DFA002450B005672E37E7C8E59A1009400000000083333301B705),
    .INIT_72(256'h00018C6358C6790264C9300418B20200A4B3A3AC32110D0C813C4C7D22741AAC),
    .INIT_73(256'h2508A02F6F0271D061C580905108204360202FDEC1F2471CE4620C1020810040),
    .INIT_74(256'h384387D0C6965DBE25082024084578007D0AC3F19552C71161306E1500442081),
    .INIT_75(256'h42A0C80955191054E4DE80635702A245E010208904878CA50EA5438327423200),
    .INIT_76(256'h200000084210871806B19C6C06225306A4521411002E043C00E480045D6931D8),
    .INIT_77(256'h928A09A1D1501648902040810811000000000000000A19601080210000000000),
    .INIT_78(256'h041406040486AC953721FBC184126180521EDA9052B98000A44FF08555757574),
    .INIT_79(256'hC1DA3C2B016841202D684041C8C8194200440034C42304719441681AE18401DC),
    .INIT_7A(256'h0630DA800830042617ACBCF4000000441272624609323A504258382055020052),
    .INIT_7B(256'h48880E22022700448550742DE9976CE0990004D35AC2860000E706A17964C010),
    .INIT_7C(256'h08000A04202A04204D9C45933144D785E1534C3830E01C78104120807A900A10),
    .INIT_7D(256'hC05E4985F888117C00074CB126B45310890242018002BAAAAA03DCF3E8A82B10),
    .INIT_7E(256'hB0220814440B890A4021D900C040108040222081222409C4850002F4D20F0AC1),
    .INIT_7F(256'h62C02091C90474053390013A9EECE0429DC22000BA0205294DA500A2012A506A),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0_9 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_0_8_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\imem_rom.rdata_reg_0_9_n_0 ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_9_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_9_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_0_9_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(\NLW_imem_rom.rdata_reg_0_9_DOADO_UNCONNECTED [31:0]),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_9_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_9_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_9_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_9_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_9_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_9_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_9_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_9_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hA10B6842DF5AA70240001A0E34950EC3800590153159DAB28E338801AE2E4E4D),
    .INIT_01(256'h007E7844818AD9077F86F57C0002B0DA6D4B4BBF573F9FBD8000A7732F199129),
    .INIT_02(256'h461ED00000124113B9280536B9A43B592575A6C1750FC55FF8176B383CFC0000),
    .INIT_03(256'hA1ECEF9AD6280D5479A980AB25578E663044653594743FD80100B28ABEA288E3),
    .INIT_04(256'h8FD2C005E143C324F72D40C61F98F1809C2138162C03150411E9566EE58DCD4B),
    .INIT_05(256'hC28D88C400C24C283C285EC6D6C5A7E7C3E11406143420B0C14284185C6C131E),
    .INIT_06(256'hE53C9ED956286B5DA7EF99A0BE0D84093B00112CD294414BA180894010A0A151),
    .INIT_07(256'h002262312F000047C7AFBC5330E661FF87BB0485B82006A8284E54EB4C46818A),
    .INIT_08(256'h012B37FCFCF1BA7F93C19B80A07FF13ECAC7E0B0000081D8910C77640E145028),
    .INIT_09(256'hC000000000000028445F84E0000000000059D34B2B181057D960AC9F2F9EF9FB),
    .INIT_0A(256'h00080000000000000000082002000000000000000000000000008D0000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_0 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_0_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_0_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_0_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [0]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hD9ED767B52F2501C8000050C139212E4808416924E22014494214011803D6410),
    .INIT_01(256'h00F65CA5C30A5D25FE8791140000B058568A0B8DD5D9D2DA8100C14035000129),
    .INIT_02(256'h4565680004122518D9A90571B462923511320063BD7E804E1D0246E036CE0000),
    .INIT_03(256'h980EC4A00D5627A69488402580A1A2100B22568FAD7A3658210F3828920B6A2A),
    .INIT_04(256'h21815480E001C09A03127902114BEA04049012581D00220105F73C3485208A89),
    .INIT_05(256'h6004060000E0AE140E0C18C8D5CB91E1CDF001050A10000060408000181C0400),
    .INIT_06(256'h900A04510294E440302002D1095720348280BD930E869A00A0A5103908484080),
    .INIT_07(256'h7C22EAA1C3000046D588200004C0084E20004884813184192085074541206694),
    .INIT_08(256'h487103610840903081009480001B62904A3A42725DE783280C41065042001509),
    .INIT_09(256'h0000000000001000000000000000000003F6AE4E8055004328200EB8661AEBED),
    .INIT_0A(256'h0002800000000000000000000021084210204000000000000000200174000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_1 
       (.ADDRARDADDR({ADDRARDADDR[15:5],\imem_rom.rdata_reg_0_8_0 [3],ADDRARDADDR[3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_1_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_1_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_1_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [1]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_1_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_10" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hCCB5B32D5EB3FE02C084CF4C3F171E67801382575D93AC264584281759306900),
    .INIT_01(256'h6BE6D6AD7A9ABF6DEA8F72BC0E5946A65B8D0CB95B5B0F3B814A9CBFBCBFFDB2),
    .INIT_02(256'h787DA002105EF636DB41CC162D8C39ED7763A2DC73BD01DBD5D73DB8EECA018C),
    .INIT_03(256'h37FF3FE8A37B2EFFFD955296C0FF2EDA9DED269E3D3618C814A2E7994C27D2EA),
    .INIT_04(256'hA76EBCEDAB76F79AAE4E7C4857DADFE48B9A1455994A2F6B07CA3A346C29F437),
    .INIT_05(256'h56DDDBAFFEF667776F66E797819313B3954BDC05BB676DBDBBF66FBECACDB6B7),
    .INIT_06(256'h70824004208C04263CE13108A173B690FD09ACBA6A8ACB2F8B7D8DC055FDFBFB),
    .INIT_07(256'h7FBACCDA66EEFF61A3565B464CCC986461CFC0820A22000039DD075589243785),
    .INIT_08(256'hD0B7AFB2C1CDF15B731D340020772B42E1B3AF600000233C04286BA26E522310),
    .INIT_09(256'h00000000000000728D68DBC020003FFFF43139D421A2AAA9F868D3B948680E75),
    .INIT_0A(256'h0006C00000000000780F33CD80C6318C630E0C00000000000078010030440110),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_10 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_0_8_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_10_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_10_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_10_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_10_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_10_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_10_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [10]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_10_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_10_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_10_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_10_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_10_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_10_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_10_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_10_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_11" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8420210802870E4C4010CE091417124480022D578145888B5087181400A148E0),
    .INIT_01(256'h00A4500400082B45A09E10280400150E49AF2E081D81435880218837300BB138),
    .INIT_02(256'hE5248814A5FC521611408500200EB95C010D14804418104170F72B844E180421),
    .INIT_03(256'h00BC548A20020D019A8014C25A7002C0C029040A27020A4016B1200804C34A28),
    .INIT_04(256'h270B72A529321200200C420C59A87EBD08029208C248A5181780032700C81016),
    .INIT_05(256'h124A4927FED205212D3242A295A30090A14947F8912F2C9CD972E59E4A479693),
    .INIT_06(256'h620200C70C1000307851334580058AC238324138404934A399E244403C949929),
    .INIT_07(256'h7FFE400A03AABB30002618A7404E800800210318A5C18003109C1442C8240100),
    .INIT_08(256'hCB838280460093415101107E006401218411E030000009102008C30249102610),
    .INIT_09(256'h000000000000080000000020DFFFDFFFFD411F4E148000031240893604005E47),
    .INIT_0A(256'h0006870000000010010000000000000000080000000000000002210FCE040108),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_11 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_0_8_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_11_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_11_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_11_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_11_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_11_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_11_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [11]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_11_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_11_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_11_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_11_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_11_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_11_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_11_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_11_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_12" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h02024080984801A2008481F2A060D8864095906028091A10863A2007550481C1),
    .INIT_01(256'h08588A18A8B051C8500CC0940D4048A5A41010A72276A881012924044C6A2241),
    .INIT_02(256'h1870401084018F60A2058820C8300600E2E0820012A404B82800C001A0740421),
    .INIT_03(256'h0CD03A04D201400FC0059011000B082001840100101480001292861040849081),
    .INIT_04(256'h40E29C2088309028522210910C0680000400290908490200172450009401C041),
    .INIT_05(256'hD04541A3FE104109111A2A4242449F6742B8D3FE85070C1C3870618602098180),
    .INIT_06(256'h84562A28481A2308043E88202A060121007F8004108A086888340D00045458B8),
    .INIT_07(256'h7FFEA22585EEEE048920807021A043CA0F501B0512D040008840418904029E5A),
    .INIT_08(256'h4329352CB6F52A1402C843FE0009B07C46D6409000002A4208921001112980C0),
    .INIT_09(256'h000000000000006204CC96E000001FFFF05E40440A2800054821153E614CD2A2),
    .INIT_0A(256'h000687000000001C788F33CD80C6318C63061C000000000000793007FE400110),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_12 
       (.ADDRARDADDR({ADDRARDADDR[15:13],\imem_rom.rdata_reg_0_8_0 [10:8],\imem_rom.rdata_reg_0_31_0 [3],\imem_rom.rdata_reg_0_8_0 [6],addr[4:1],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_0_18_0 [1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_12_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_12_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_12_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_12_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_12_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_12_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [12]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_12_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_12_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_12_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_12_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_12_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_12_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_12_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_12_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_13" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3FFF0FFFC0FFFF7FC010FFFF77F740180007FFF7FDFEFEFFFFBFF805FB5FFF7F),
    .INIT_01(256'h00EFD7FD7FFABFFFEFC107FC0503FFFFFFFF7E077F7F010F8021FFFFFFFFFFF8),
    .INIT_02(256'hFF01F800007F7FF7FF7FFDF7BDEEBFFDB777DFDFFFFFE9DFFDF7FFBF7EFE0000),
    .INIT_03(256'hBE01807FFB03007A0FBFEBFFFFFFAE5EFFEFF7BFBFFFB0180217FBFBFBFFEA03),
    .INIT_04(256'hFFFDEEDDF74EEFBEFF7E7FDFC0FFFFFFBFBFFFDFFF6FFF7FC07FF8037FFFFFF7),
    .INIT_05(256'hEEBFBADC00EEEEFEFEFDFDFDDFFFBFFFFFF7BC077EE8E3A3E78E9E79DDDE7777),
    .INIT_06(256'hFDBEDEFFFFE9FFFFFFEFBB6FBB77BFA7FF81EDBFFAD7FFDF77DFDBFF7BEBE7D7),
    .INIT_07(256'h7FFEEEFFFF776677EFEFBFD7FEEFFDFBF7FFED3FFB53C801BBDFDFFFFDFEF7FF),
    .INIT_08(256'h9FFEFFFFF7FFFBFFFFDFFFFEBF7FFF6FEC17F0F000002BFFFDFFFFF7FFFFFFFC),
    .INIT_09(256'h000000000000000000000000FFFFE0000EFFFF9BFFFAAAAEFB6BDEAFFFFCFCF7),
    .INIT_0A(256'h0009030000000010790F33CD80C6318C630E1C000000000000780007FE040110),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_13 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],addr[2:1],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_13_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_13_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_13_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_13_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_13_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_13_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [13]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_13_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_13_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_13_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_13_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_13_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_13_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_13_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_13_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_14" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hDAF7F6BDDEFFF7EFC0949FFFAD77DEE7C097FD37FDDF36BCDF8678175FB5A9F1),
    .INIT_01(256'h087FDFDDFEBAFABF7FDFFEBC09435FABFFFF7EFF7F7FFFFF8129FCBBECF5DFFB),
    .INIT_02(256'hFF7DF810843FDD76FF675D37EDFEBFFDF7F7E7CFF7F79DFFFDF7FFB9F7FE0421),
    .INIT_03(256'hBDFE7FFCFB7B6FFDFFB5F5D7D0FFAEFADFEDB79FBB76BFD81297E79B4DE6DBEB),
    .INIT_04(256'hEFFFFAFDFF7EFFB6FF3D7FDD5FFEFBBD8FB2BBCFDF27EF79DFEE7B7CFC2BF657),
    .INIT_05(256'hFEFFFBFFFEFE6FFFFFFFEFFFD7FFBFFFFFFFFFFFFFEFEFBFFFFEFFFFDFDFF7F7),
    .INIT_06(256'hF5F4FAEB67BE2FBE7CFFBB4DAD77BFD1FD816DBFFADDF7FFFFFBDFFF7FFFFFFF),
    .INIT_07(256'h7FBAEEFF67666671A37F7FF6E7EDCFE43FFE7F9FBFF3E0033BDF578FCD663FFF),
    .INIT_08(256'hC9BBB7BEF2F5BB5F53C95780A07FBB7FD3E7F070000023BE74FBFBB3FFFBBFDC),
    .INIT_09(256'h0000000000000066846BBEE00000000006217BDE3BB80007FB6BDF9F77ECFEF7),
    .INIT_0A(256'h000F820000000018790F33CDBCC6318C630E1C00000000000079310FFE000018),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_14 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],addr[2:1],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_14_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_14_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_14_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_14_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_14_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_14_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [14]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_14_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_14_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_14_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_14_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_14_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_14_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_14_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_14_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_15" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000009480000000000000900000000000000000001600000000),
    .INIT_01(256'h0800000000000000000000000D40000000000000000000000129000000000000),
    .INIT_02(256'h0000001084000000000000000000000000000000000000000000000000000421),
    .INIT_03(256'h0000000000000000000000000000000000000000000000001290000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000006C00000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000010000000000000000000000000000),
    .INIT_07(256'h01FE000000332200000000000000000000000000000000028000000000000000),
    .INIT_08(256'h00000000000000000000007E0000000000000F0E7FF668000000000000000003),
    .INIT_09(256'h0000000000000000000400000000000000000000000000000000000000000000),
    .INIT_0A(256'h000F810000000000000000000000000000000000000000000001010000040008),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_15 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],addr[2:1],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_15_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_15_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_15_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_15_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_15_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_15_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [15]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_15_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_15_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_15_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_15_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_15_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_15_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_15_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_15_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_16" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hE32078C80CC156B2C010954829520C7B001731B21020B641E88600065CC8BB96),
    .INIT_01(256'h0046D2DD3BB810FC400065940502C3EC546666B12F41FCE2802104186C4EC359),
    .INIT_02(256'h3C59400000291850990A15650D4410A8B400418642E021008882151945040000),
    .INIT_03(256'h255FBB1C9A2A480BED2C50F5739402E6FF46503123CDA3900216830AC00AAACA),
    .INIT_04(256'hF94DDEA5E952920484390799CED3933FA8A7E108D06D7F3C98362301BE695A80),
    .INIT_05(256'hF28B48E7FEC2EC25242869819583269E825157FB972D2C94B932E49E5A479490),
    .INIT_06(256'hC0984C1720A9706A0441300A35772197A8814825E8DF4D2AF93E9D7F30888911),
    .INIT_07(256'h7FFEEAA765223350409451C6840D0900245249B89673C00120998E0EC0403272),
    .INIT_08(256'hC8D1C421428421900D09B47E8048647808816F1E7FF66B0305DB2317DA32C063),
    .INIT_09(256'h0000000000000873964717A000000000045C185A80C000014929922F5038FE67),
    .INIT_0A(256'h00080100000000000000000000000000000000000000000000010117FE400008),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_16 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:8],\imem_rom.rdata_reg_0_8_0 [7],\imem_rom.rdata_reg_1_22_0 [6:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_8_0 [3],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_1_22_0 [1],\imem_rom.rdata_reg_0_18_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_16_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_16_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_16_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_16_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_16_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_16_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [16]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_16_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_16_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_16_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_16_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_16_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_16_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_16_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_16_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_17" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3310CCC40E4E58FA00211BC718050E1380246C25287032E29911280179C81B75),
    .INIT_01(256'h63269A89AB129A39229E72D40219777C24EA6A3837057E7280428228404F42EB),
    .INIT_02(256'hC53C480631B00405D841401014068008101051C2D7CA8C065950012D5C0C018C),
    .INIT_03(256'h8909C398002B44167A964B3140208018C602040802E231D80424908162E049E3),
    .INIT_04(256'hB93CF644415222200908488A5FAD508B320220080400B11B0B8801242D1A5010),
    .INIT_05(256'hA288080400422C222C20589084912787924114019F2E2088910245145243109A),
    .INIT_06(256'h400A04043060C01A4801320F30023AF0047E4589A2432CAA996E45405C8C8909),
    .INIT_07(256'h01BA8CCAD9AAAA2183010480A4C1480820144822D2000002100080A008543012),
    .INIT_08(256'h887991181212088D4941E1001F1AC82349176050000032ABFC185683D8B4F87C),
    .INIT_09(256'h0000000000000000000080000000000002F29C4A5A8AAAAE0B22C0010F24F4B6),
    .INIT_0A(256'h0000000000000004008000000000000000000000000000000000011000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_17 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_8_0 [3],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_0_18_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_17_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_17_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_17_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_17_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_17_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_17_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [17]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_17_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_17_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_17_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_17_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_17_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_17_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_17_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_17_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_18" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8279609E5EAD04EAC0001A2F65950E4380033D15DC56A4AD48255801754729EB),
    .INIT_01(256'h002759549C6A0897279E74E80002763EEB17167A6C44EFF60000E5E2635F13DB),
    .INIT_02(256'hA67CB000002AC5F25F392D709026B86D611504D9E7A34C4434B70DB1969A0000),
    .INIT_03(256'hB9FCAF82917B6EB6FBA629BAD350A084A504C2A6AB100EC000029FFA73F619E1),
    .INIT_04(256'h64FAC4A1786050B6216D635F1FBE5A2C90BAE65AA700E450DDABC86D1F6840A2),
    .INIT_05(256'h30C782C00020C2090A0C3E5E575E82525CB09003020C0820606001081C17030A),
    .INIT_06(256'h69A2D0A5058818D50702234FB00191976A00218E528EFBC9180DD90078383870),
    .INIT_07(256'h01BA44464822226306020AC6224C457114082DB80B600000309A0E0AD98C2A93),
    .INIT_08(256'h98F6E501428FA180361700002000D210A812304000002126E571C347F260A450),
    .INIT_09(256'h000000000000084384E7D7C0000000000607199DC06000025341D5A770B01C67),
    .INIT_0A(256'h0008000000000000801000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_18 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_8_0 [3],\imem_rom.rdata_reg_0_18_0 [3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_18_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_18_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_18_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_18_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_18_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_18_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [18]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_18_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_18_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_18_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_18_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_18_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_18_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_18_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_18_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_19" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4210D0840E4408E00000180500C40E2380043CA430C076829889C001F242ABEE),
    .INIT_01(256'h0065180088420811668C71C00000E6B8250302B824007E72000080204C6102CB),
    .INIT_02(256'h8E1C500000200480143330150942908804141C411B8B0906980211271C0C0000),
    .INIT_03(256'hAD02C3874A294417F28E1A1164008860040010011245A4D0000004D0E0F4B9E0),
    .INIT_04(256'h2C38CC008040C0048511450C1F2CD10818A4C1090401A2120919122409084200),
    .INIT_05(256'h508243200030030003060C1406142E2614005001020C001000208000001B0002),
    .INIT_06(256'h00623094052B34340003120F24040090008009A380022888181C510028202040),
    .INIT_07(256'h01BA22236C2222316AC2088019003200C86298B0262020021841181108D48072),
    .INIT_08(256'hCC68913B1210089D01401900A040474A0813100000002002E4102213D020A050),
    .INIT_09(256'h0000000000000000000000200000000002860D080A380003030050014F64B636),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000010000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_19 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_1_22_0 [10:8],\imem_rom.rdata_reg_0_31_0 [3],\imem_rom.rdata_reg_0_8_0 [6],addr[4:3],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1],\imem_rom.rdata_reg_0_18_0 [3],\imem_rom.rdata_reg_1_22_0 [2],ADDRARDADDR[1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_19_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_19_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_19_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_19_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_19_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_19_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [19]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_19_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_19_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_19_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_19_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_19_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_19_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_19_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_19_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFCC6FF31996AAD4280A0A14A579008F20084B210751AFE34BD02D0044E5E1257),
    .INIT_01(256'h60A865E44748ACA6A55F4AA80C11412166A8286092B6B88F0160EEC9B3844DA3),
    .INIT_02(256'h5392781280D4799AA18C6467F1F8075C05EBBA080C7561782C21EB8E6A560401),
    .INIT_03(256'h3BBEBE37FB5763B6C0179849B92F7F14ABF8F2AB9BFB7D38162EBA6970DB6389),
    .INIT_04(256'hB19BB769BAF5359ADE323B85D4077E2F631750C6A942A7594F9DCFDAE6B67F85),
    .INIT_05(256'hF5D6D3AAFCF40F5B5F5EBFF7CAF5C2E2F5EA5983AB4B5D0D5A74EBA68EBFA0A4),
    .INIT_06(256'h971F8F1C7AC9DF16F2AEAF178C552431E7D2F90132EB9E2D7A6F1598657D7AEA),
    .INIT_07(256'h663A6BB1DEC4004122430ED0D0E1A1E487B70CF3F032C008284759A3359A920C),
    .INIT_08(256'h013A374FB0F5BA269BC293808C2D9FAD861785E07C3041E5DD2CB8F56F591388),
    .INIT_09(256'h00000000000000431D7D85E080001F77FA3601111FAC8E52B2CA14052B84B9C7),
    .INIT_0A(256'h000EC30000000001F8B00001822709C27066C00000000000007811062E000008),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_2 
       (.ADDRARDADDR({ADDRARDADDR[15:6],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],ADDRARDADDR[3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_2_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_2_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_2_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [2]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_2_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_20" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h014900525CA2501A400021F0D0A0DC8740000040D586160C11382800092F764D),
    .INIT_01(256'h000003802740920201506A14000108408AF8787252246C640000638801044020),
    .INIT_02(256'h4178A80000120784C049E0C08020006501002000A4001440E5D00C8842120000),
    .INIT_03(256'h10A05714017A2AA2601047AA80602098C003C78F88120980000088C112B040C2),
    .INIT_04(256'h8187C4D51D3A2BB2080028800E000BC02212024823000403C800F94820044090),
    .INIT_05(256'h8A6C2814004A04AEA4A152C2C9C382C2C2EDB403DBA2A28A954A1455454053D1),
    .INIT_06(256'h01028020A00A4CC8A90020400202AB6014002000184A9A7B050D0740069E952D),
    .INIT_07(256'h01BA800CB1222216A9514404A489485F2014400AD500000203120C863118DC80),
    .INIT_08(256'h809A384A1113C925D2424100001A1813D1344090000022C9184D548008905E2C),
    .INIT_09(256'h000000000000086104269FC0000000000468204F1A480004082205957D045CA3),
    .INIT_0A(256'h0008000000000000000000000000000000000000000000000000010000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_20 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_20_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_20_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_20_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_20_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_20_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_20_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [20]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_20_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_20_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_20_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_20_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_20_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_20_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_20_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_20_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_21" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1FFF07FFC0EFD7FFC0001FFF7FF740080007FFF7CDFEE0FDFFBFF801FF57DDFB),
    .INIT_01(256'h007FDFFDFFFAFFFF7FC187FC0003FFFFFFFF7E037F7F01078000FFFFEFFFFFFA),
    .INIT_02(256'hFF01F800003F7FF7FF77FDB7FDFEBFFDB7F7CFDFEFF7EDFDFDF7FFBB77FE0000),
    .INIT_03(256'hBE00807FFB0300380FBFFBFFF7FFAA5EFFEFF7BFBBFFB0180007FBFBFDFEEA03),
    .INIT_04(256'hFFFF3AFDFF7EFFB6FF7E6FDFC0FFFBFFBFBFFF53DF01FF7FC06FF8017FFF3EF7),
    .INIT_05(256'hFEFFFBFC00FEEFEFEFEFFFDFDFDFBDFDDFFFEC02FDEFEFBFFF7EFDFFDFDFF7F3),
    .INIT_06(256'hFDBEDEEFFFF5BEFF7FFBBB6FA607BBA7FF806DAFFADDF7F7FF73DEC07FBFBF7F),
    .INIT_07(256'h01BAEEEFFF222275AB5F7FF7FEEFFDFAF6FFEF3FFBC008003BDFDFDFEDF6FFFB),
    .INIT_08(256'h5FFFFFFBF7FFFBFDFFDFFF00A07EFF6FEE5770D0000023EFFDFFFFF7FBF7FFFC),
    .INIT_09(256'h0000000000000802000000200000000006FFFDD7FBF800075B6BD7BEFFFCEAD5),
    .INIT_0A(256'h0000000000000000801000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_21 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_21_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_21_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_21_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_21_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_21_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_21_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [21]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_21_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_21_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_21_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_21_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_21_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_21_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_21_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_21_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_22" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hF3797CDE5EEF56FAC0003FFBFD77DEFFC0077DF7DDF616ECF98E7800FEEDFF37),
    .INIT_01(256'h0065D3DD3FBA9AFF67DE7FFC0003FFFADFFF7EFB7F65FFF6800067FA6F77D379),
    .INIT_02(256'hFF7DF800003BDB77D77ADDF19C66B8EDF11565DFEFE2FC44FDF71DB9D79E0000),
    .INIT_03(256'hB5FFFF9CDB7B6EAFFFBE7FBFF0F4AAFAD747D79FBBFFBFD800069F3BF34EFBEB),
    .INIT_04(256'hFDFFFEF5FD7AFBB62D7D6FDFDFFBDBFFBABFE75BF701FF7FDFBFFB6CBF3F5AB2),
    .INIT_05(256'hFAEFEBF400FA6FAFAFAF7BDBDDDBAFFFDAFDF403DFAFAEBEFD7AF5DF5F5FD7D3),
    .INIT_06(256'hE9F8FCB7B5EBFCFBEF41334D94059BD3FE806DAFFADFFFFBFD7FDF407EBEBD7D),
    .INIT_07(256'h01BA6EEF7D223373E7C71FC6AFCD5F757C7EFCBAFF20200038DB96BFF9DC3EB3),
    .INIT_08(256'hD8F7AD73418FE1B8FB1FE400A05AFF71F9A77070000021BFF4FBD7D3FAF6FE7C),
    .INIT_09(256'h0000000000000063812DDEE0000000000611B9DF50F000075B6BD79F3EE8FEF7),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000010000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_22 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_22_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_22_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_22_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_22_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_22_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_22_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [22]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_22_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_22_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_22_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_22_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_22_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_22_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_22_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_22_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_23" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h01BA000000222200000000000000000000000000000000020000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000020000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_23 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:11],\imem_rom.rdata_reg_1_22_0 [10:4],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],\imem_rom.rdata_reg_0_8_0 [2],\imem_rom.rdata_reg_1_22_0 [2:1],\imem_rom.rdata_reg_0_18_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_23_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_23_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_23_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_23_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_23_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_23_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [23]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_23_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_23_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_23_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_23_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_23_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_23_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_23_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_23_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_24" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h6DDE5B77902AD3DA000012E2768100300000D0014C12F2253802C800A6999FDF),
    .INIT_01(256'h0075135025000C80751F804000003D9A9A1A1AE275377865800062C24A761669),
    .INIT_02(256'h4461A00000356A015411A0A02408127891C5CD160C5440794492CF0A64420000),
    .INIT_03(256'h17EB765101292AA2C6A34B2EA4C5280A16C9869099E6359800058EB02084D801),
    .INIT_04(256'h5AB3FC44F172629204402B074C69F0873396E358290097284FE5E848919D10C4),
    .INIT_05(256'h72CBCB4400F2AF2E272653D3C8D1AAC2D2B90402952220889162C5105C581310),
    .INIT_06(256'h0968B4A09C64DA193060036DA00188410600258A0A52AA82C17D584034BCB979),
    .INIT_07(256'h01BA62211D223354A1545140F5E1EA1228E2583761800002284290CC2CD6090A),
    .INIT_08(256'hD321A211C46392484A1B6800204423611604001000002109E00846C0499451A8),
    .INIT_09(256'h000000000000086B040C9160000000000048C1CD72B00003524114896E08C6B6),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000010000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_24 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],\imem_rom.rdata_reg_1_22_0 [5:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_24_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_24_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_24_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_24_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_24_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_24_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [24]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_24_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_24_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_24_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_24_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_24_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_24_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_24_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_24_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_25" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h620818820E2206E300000240664506398001E8854D0A00952EA40000C2648102),
    .INIT_01(256'h0055103110A08491558133800003C3A8120A4AB8753B6E72800002200C11002A),
    .INIT_02(256'h4C0D2000003163411413D024190025C18492C3020822352C0504B80935A20000),
    .INIT_03(256'h9633ADC8814322A237BCD41CB0898202910002900BAD91C80002D283C080AAEA),
    .INIT_04(256'h0E004CF02408B892070066411B79A23E94940141ED01075098548A250B602081),
    .INIT_05(256'h082120F000C88C838C810991849109919014680144888A22242850450B0E4140),
    .INIT_06(256'h080C06464285603016D0204C300790132000290800D8A294D4194A8012020414),
    .INIT_07(256'h01BAE6614D222210488514C084210888228B420008801002080185488C062210),
    .INIT_08(256'h88438060C22480B0980A100080566C404945007000002332E4100200D02081C0),
    .INIT_09(256'h0000000000000000000040800000000000C241C840C000030301000992684464),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000010000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_25 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],\imem_rom.rdata_reg_1_22_0 [5:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_25_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_25_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_25_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_25_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_25_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_25_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [25]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_25_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_25_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_25_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_25_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_25_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_25_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_25_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_25_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_26" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hF98C7E6316A557DF8000164950570E7B8007ECF74492F224DA82C000AAAC8274),
    .INIT_01(256'h0069440541EAAB756F9473400003AC5B4A2666190C68363000001AFFEEE1FB59),
    .INIT_02(256'hB51CA80000081355855FD5512C4A93A831560E412D469C5D54C2752251EA0000),
    .INIT_03(256'hB77F7FE18B422EAC301B3F0A854EAAC0866BB680BAC7A3D00004E1EBAFDAEAEA),
    .INIT_04(256'hA001CCF9D65CFCB221146C189701D29ABE93B9505500AB56931CEB64E3122E14),
    .INIT_05(256'h6CB372F8006C66C7CEC5889091932F9F90167802E7CBCF0F1E1CF8E7959EE7E1),
    .INIT_06(256'h2DBCDECF0F616A3B4070AB6984011284B78029AA2A08823CB6191F807F272E4E),
    .INIT_07(256'h01BA666B1A222257C39104A7328E650394E02836E180000028DCD5A4C8D4242A),
    .INIT_08(256'h43E122B1E66193D82A830400A016C6611EC55060000021B191CB00F7C91278BC),
    .INIT_09(256'h00000000000000414065DCC000000000045EC980F2700002424A52905E005A33),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000010000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_26 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],\imem_rom.rdata_reg_1_22_0 [5:4],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_1_22_0 [2:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_26_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_26_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_26_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_26_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_26_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_26_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [26]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_26_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_26_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_26_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_26_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_26_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_26_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_26_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_26_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_27" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h30480C12040205030000028049C50C1B000161854D2200C402A600008297924C),
    .INIT_01(256'h0041024020A08111458221000002900100084852112D2425800063250D012822),
    .INIT_02(256'h5038000000100BC1C412D00709C03021061141170812C1840186040011A00000),
    .INIT_03(256'h96A92F108B2B22A86008002800088288808012800A8785000001C1029200E24A),
    .INIT_04(256'h00B20CE48122B292715661041603821A989113504501017410908A2D87C32A40),
    .INIT_05(256'h4249C8C40082082B20204AC2C0C18FD7C2B14C001428288081424514404E1510),
    .INIT_06(256'h384C26021105F020C130A8640001000034802C0820088A06B11908C010909121),
    .INIT_07(256'h01BA622108222272408821809941321548C098000000000638028410990CE100),
    .INIT_08(256'hD8030620C2C4B0907812FA008016844408A50000000021088000089181852090),
    .INIT_09(256'h0000000000000000000000200000000004886185C1C0000210001100020016A0),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_27 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],ADDRARDADDR[12:10],\imem_rom.rdata_reg_1_22_0 [7],\imem_rom.rdata_reg_0_31_0 [2],ADDRARDADDR[7:6],\imem_rom.rdata_reg_0_18_0 [4],\imem_rom.rdata_reg_0_31_0 [1:0],\imem_rom.rdata_reg_0_17_0 ,\imem_rom.rdata_reg_1_22_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_27_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_27_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_27_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_27_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_27_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_27_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [27]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_27_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_27_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_27_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_27_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_27_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_27_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_27_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_27_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_28" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h830060C008A550B000003419A73210C4000607724D028085E41C40004C6501C2),
    .INIT_01(256'h000CD42D509863AC08004094000043E9422626214C1208020000083D60D1EB59),
    .INIT_02(256'hAD0028000028E93433444D00701802C940608000202034111440D929844A0000),
    .INIT_03(256'h3174B428214066A505A44610B2050044254262A028201288000232484C120880),
    .INIT_04(256'hE81382512C4828B60601225D005A102000348A5991012C000A08290138704490),
    .INIT_05(256'h08A120500008808680890181958310808114200140848232246810410B1941C1),
    .INIT_06(256'h84D0681D50D4064A0608000824062BD3810060200895A6B00C034E0052020414),
    .INIT_07(256'h01BA888E402222358F1D7415050A0B8EAE2B5320A8C000061B95500C5028C632),
    .INIT_08(256'h0C8244512084A16894881800002048005100500000002283349A00205833C160),
    .INIT_09(256'h000000000000002380ADC0E0000000000076889800000003492300B10A70C853),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_28 
       (.ADDRARDADDR({ADDRARDADDR[15:13],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],ADDRARDADDR[7:6],addr[2:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_28_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_28_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_28_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_28_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_28_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_28_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [28]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_28_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_28_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_28_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_28_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_28_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_28_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_28_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_28_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_29" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1BFF06FFC0EFD6FFC0001FFB7FF780080007FDF791FCF2F9FF9FF800FF6FFF3F),
    .INIT_01(256'h0077D3FD3FFADFFD778083F40003FFFFDFFE7E037D7F018780007FFFEFFFFF78),
    .INIT_02(256'hFD01F800003F7FF7FF77FDB3DCF69FFDB3B7EFDFEFF7FCEDFCF3FFBB77FE0000),
    .INIT_03(256'hA600807FFA4300080FBFFFBFF7FFAA7EF7EFF43FB3DFB0180007FBFBFDFEEA03),
    .INIT_04(256'hFFFBFEBDFF7EDE247F7E4FDFD0FFFBFFBFA7FF0BDC01FF7FD03FE0013FFF7EF7),
    .INIT_05(256'h7EFAFBBC00FEEFEDEFEFDF5F5F5EBF5F5FAF7C03F7EFEFBFBF7EFDF7DFD7F6F3),
    .INIT_06(256'hF9BEDEEF9FF3BEFF7FF3BB4FA607BBA7FF804DAA2ADF6DBEFF7ED7C06FBFBF7F),
    .INIT_07(256'h01BAEEEFDF332265EBDF7DE7AEEF5DBE76FFEF3FFFC00006B3DF9FDFEDF67EFB),
    .INIT_08(256'hDFFBF7FBF7F77BFDFFDFFF00A076EF77CE177070000023BBFDFBDFF7FBF7FBFC),
    .INIT_09(256'h0000000000000000000000000000000004FFBD5DFBF800015B6B57BFFDFCDEF7),
    .INIT_0A(256'h0008000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_29 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13],ADDRARDADDR[14:13],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],ADDRARDADDR[7:6],addr[2:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_29_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_29_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_29_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_29_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_29_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_29_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [29]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_29_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_29_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_29_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_29_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_29_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_29_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_29_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_29_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hD84476111460A000C0A40B00130504E10005120546832D069600180084166A0E),
    .INIT_01(256'h42A0040042000C20A4032100064080460E404012C09094AE0021D0B61109B001),
    .INIT_02(256'h0088E0108182390980880020A8240A05232200B8483404C90C3040C862660109),
    .INIT_03(256'h390E016801572BE5290801A38449214219A0429209582490061A686090492140),
    .INIT_04(256'h33913014A54A0AB702493204D29348069033D850096CA24E10990910040A98C3),
    .INIT_05(256'h6AACAA16ECEACEB0AEBD65D5C0D180C0D5E524C156A0A282C50A965149445252),
    .INIT_06(256'h583A1C1082000451353110142D7588581A7D28294290D312E561924152BAA545),
    .INIT_07(256'h6D76400042084C650A196622C04580770000020840810041300F810821104344),
    .INIT_08(256'h40316381464710410F0898F0A01B42800272382632F609000400C54002004925),
    .INIT_09(256'h0000000000000000000000007FF792000F0574D40083D3272000A4122A12AB8D),
    .INIT_0A(256'h000447000000000C190C00CD89E109CE1068CC00000000000019000740000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_3 
       (.ADDRARDADDR({ADDRARDADDR[15:6],\imem_rom.rdata_reg_1_27_0 [0],\imem_rom.rdata_reg_1_22_0 [3],ADDRARDADDR[3:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_3_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_3_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_3_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [3]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_3_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_30" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFF5A7FD69EAFD7FF800036BBFFF31EFF8007FFF34CBA8075FE824800EEFB9DFB),
    .INIT_01(256'h007DD77D757A6EFD7E9FF3D40001FFFADA3E3EFB7D7F7E7780007BDAEFF6D779),
    .INIT_02(256'hFD7DA800003DFAF5F75EBDF17C5A97F8F1F7C7472D72F87D54D2FF29F56A0000),
    .INIT_03(256'hB7FFFFB8AB2B6EAFF7BEFF3EB3CF82CEB7E3F6B0BBEFB7D80007FF79FF5EFAE9),
    .INIT_04(256'hFEB3FEFDFF7EFE9637176F5FCF7BF2BFBFB7FB59FD01BF3ECFFDEB6DFFFF7ED1),
    .INIT_05(256'h7EFBFBFC00FEEFEFEFEFDBD3DDD3BBDBD3BF7C03F7EFEFBFBF7EFDF7DFDFF7F1),
    .INIT_06(256'hBDFCFEFFD7F5FE7BF7F8AB2DB4059BD7B7806DAA2ADFAEBEFF7F5FC07FBFBF7F),
    .INIT_07(256'h01BA666F5F222273E7C515F7FFEFFF91FEEBFAB3E9A00004B8DFD5FCFDFECF3A),
    .INIT_08(256'hC4E1E6F1E2E3B1F8CE8BCC00A076EF6159E55070000021BBF5DB46F7D9B6F9FC),
    .INIT_09(256'h0000000000000027E62FBFF0000000000400E9DDD0F000035B6B57B9BE78DEF7),
    .INIT_0A(256'h0008000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_30 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],addr[4:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_30_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_30_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_30_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_30_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_30_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_30_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [30]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_30_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_30_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_30_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_30_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_30_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_30_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_30_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_30_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_31" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h01BA000000666600000000000000000000000000000000048000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000020000000000000000000),
    .INIT_09(256'h0000000000000000000040000000000000000000000000000000000000000000),
    .INIT_0A(256'h0008060000000018790F33CDBCC6318C630E1C0000000000007A000000000110),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_31 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_22_0 [13:11],addr[7:5],\imem_rom.rdata_reg_0_31_0 [3:2],addr[4:1],\imem_rom.rdata_reg_0_31_0 [0],\imem_rom.rdata_reg_0_17_0 ,ADDRARDADDR[1],\imem_rom.rdata_reg_0_8_0 [0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_31_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_31_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_31_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_31_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_31_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_31_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [31]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_31_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_31_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_31_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_31_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_31_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_31_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_31_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_31_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8789E1E24082587C400164406202F0CC4034A6828134C06881B560134943EE04),
    .INIT_01(256'h080200A1100227000A580A940B41413D102A2BC11561200080680D04848C24AB),
    .INIT_02(256'h5761181490D42C07485100D00408002012406140B108A08200400422008005A0),
    .INIT_03(256'h065C500776050013041558C410800210000A000526A1D4280201000142400A08),
    .INIT_04(256'h804C0C60E8B07109082200020044000975808398122405100A4220022388201C),
    .INIT_05(256'h514245210AD0AD070D0A08200D2251012018C144891D0414689020821A168480),
    .INIT_06(256'h88020000B0512003410201A0926F4A65445685920C2A08213814043A24041838),
    .INIT_07(256'h1622D10891FE3272FDF0C08014002808A105435405D0400036808AE410A87491),
    .INIT_08(256'hCE4244228082249014000C161500394108794C127F43C3CF5838088139F9D2EA),
    .INIT_09(256'h00000000000000638D2E12E07BF79280104AE105D052082A4A2367A9EC084EE1),
    .INIT_0A(256'h000C440000000010198F030C0006000C03469C0000000000001B21036E400010),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_4 
       (.ADDRARDADDR({ADDRARDADDR[15:13],addr[7:5],ADDRARDADDR[9:6],addr[2:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_1_4_0 ,ADDRARDADDR[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_4_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_4_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_4_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [4]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_4_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3FFE0FFF81FFBFFF80003FFFFFF750140013FFF7FDFFFEFF7F3DF017FCDDBDF3),
    .INIT_01(256'h00EFF7FD7FFABFFFEF4107EC0603FFFFFFFD7C07FBFE010F816BFFFFFFFFFFF0),
    .INIT_02(256'hFB23F81031FFFFFFFFEFFD67B9ECBFFBE76FDF9FDFEFF9DBF9E7FF37EFFC0180),
    .INIT_03(256'h3C01807FF70700780F3FFF7FEFFF7EDCFFDFE7BF3FDF7030021FF7FBFBFFD203),
    .INIT_04(256'hFFF7FFFD5FFFFFBFFE7E7F9F80F7F7FF7F3FFECFFB4BFE7F807FD8037FFEFDEF),
    .INIT_05(256'hBFFFFFFE003EC3FFF3F7FFFFDFFFFFFFFFFFFD87FFFFFFBFBFFEFFFFD7FBF7F7),
    .INIT_06(256'hF7FFFFFF7FEB7FFEFFEFBFBFBA5AEF8FFFA5FDBFFEFFFFFFDFFFDFD87FFFFFFF),
    .INIT_07(256'h5422BBBFFFA26E33DFBAEBD7FFEFFFFCFFFFFF7FFBD280401EDF5FFFFDFEDFFF),
    .INIT_08(256'hDFFFFFFFFFFFFFFFFFDFFF80A66DDEEFBD1EE1F41F1402FFFDFFFFF7FFFFFFFC),
    .INIT_09(256'h000000000000000000008000DFFFEFFF7FFF57DFFFFAA02DFBEBFBBFDFFEF77E),
    .INIT_0A(256'h0003070000000008E01F300D8806300C6046800000000000001C000272040000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_5 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],addr[7:5],ADDRARDADDR[9:8],addr[4:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_0_8_0 [1],addr[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_5_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_5_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_5_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [5]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_5_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFEDFFFB5FFAFF7EC081FF467587EEFBC085B487CDF6E4ECBF87F815EB37FE5F),
    .INIT_01(256'h68FE3DE1D6C2FBA3FBDFFFFC0B1BF1FF3FEB6BFF577FFFFF8068FFBF9F9DFCAB),
    .INIT_02(256'h57DFF80224565587F87D61D3FCFEBF7D33FFFFCBFD7FC4FFFD77EFBE7EFE0000),
    .INIT_03(256'hBFFE7FFFFF7A6FF7FDBFD1EFB9FFFB76BBFEF7BFBFFFFFF812A7FAE3FEB9EBEB),
    .INIT_04(256'hAFDFFFDDF7EFEFBE6F3F7BC7DFDFFFAFFFB7BBDABF4BB7595FEFFFFEE7BFFFDF),
    .INIT_05(256'hEFBFBFDF00EE6EFEFEFDFFFFDFFFF7E7FFF7BD077EFEFBBBF7EEDF7DDDFF7772),
    .INIT_06(256'hFB399DDDBEF5FC5FF7F337D7A51FBE75FF80FDBFFEFFDF5FF7FF9BE77BFBF7F7),
    .INIT_07(256'h6422EEF9FFEFF777E7CF3EE3F4C7E963A59F4CFF9D22804539CF8FED59EC3797),
    .INIT_08(256'hCF7367F3C8C7B6F997038C98B87FFFF3CEEFF7F638B403BFDD7DDFF57BFDDFEC),
    .INIT_09(256'h0000000000000043DC6FDC40DDF7AD77EAB3FBDFF5F2AA87FBEBFFBBE698FFFF),
    .INIT_0A(256'h00014100000000047880000D80C0000C63001000000000000061100616400008),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_6 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],addr[7:5],ADDRARDADDR[9:8],addr[4:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_0_8_0 [1],addr[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_6_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_6_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_6_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [6]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_6_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000000000000000000B080000000000000300000000000000000001600000000),
    .INIT_01(256'h0800000000000000000000000F58000000000000000000000108000000000000),
    .INIT_02(256'h000000103500000000000000000000000000000000000000000000000000018C),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000400000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000009000000000000000000000),
    .INIT_05(256'h00000003E60000000000000000000000000001C0000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000010000000730000000000000000001B00000000),
    .INIT_07(256'h7866000000AABB000000000000000000000000000001C0400000000000000000),
    .INIT_08(256'h0000000000000000000000600000000000000D042AA208000000000000000000),
    .INIT_09(256'h0000000000000000000000207DF78D77600000000002AAA80000000000000000),
    .INIT_0A(256'h0007C30000000018790F33C03C00000C630E1C000000000000782001F2040108),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_7 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],addr[7:5],ADDRARDADDR[9:8],addr[4:1],ADDRARDADDR[3],\imem_rom.rdata_reg_0_18_0 [2],\imem_rom.rdata_reg_0_8_0 [1],addr[0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_7_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_7_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_7_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [7]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_7_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_8" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h10D38434D6B6F44DC0148C653A06160580206E06CDC7808C1B8150044AA560B0),
    .INIT_01(256'h6B0B07E17422A6330FDC3E94031B5D21A2F8785E71093634812978A8808544A2),
    .INIT_02(256'hD32C38061416B164EE640911244A90A55016555BA5529806156214BCD3AA018C),
    .INIT_03(256'hBBD975F2695327B5B6B4F7908830A010C229968F8A7236D80215608349604162),
    .INIT_04(256'h887F50F97E7C7C961D516B94436C0A490DBA9ED2176C845B4F4A697E24823374),
    .INIT_05(256'h3CF6F178FC5C2DDFCDD3A71F111A2D051C1EEA3AEDCFCF1F5EFCFBEF9F93E0EB),
    .INIT_06(256'h150482E567282F9A781CAA4508100B70F4FF2597B85CB2B4BEA1569B6F3F3E7E),
    .INIT_07(256'h7E22000CC16676452A59E6B78EAF1DE27616E49491322045211A461445623CC9),
    .INIT_08(256'h58BD398A531DC945635C2580801308087122D51A5E50608C7C618892A1C93F9C),
    .INIT_09(256'h0000000000001052047E9DE0FDF7B2889A0A2ADE0CB800076A2A5FB02C846A01),
    .INIT_0A(256'h0001C4000000000C798F33CDBCC631800008000000000000007A311FB2400110),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_8 
       (.ADDRARDADDR({\imem_rom.rdata_reg_0_8_0 [13:4],ADDRARDADDR[5],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_8_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_8_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_8_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_8_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_8_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_8_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [8]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_8_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_8_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_8_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_8_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_8_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_8_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_8_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_8_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2097152" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1_9" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "32768" *) 
  (* ram_addr_end = "65535" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hC402710086CB0B044021DA2A06151665808312158014882A4A80080447048081),
    .INIT_01(256'h6BA9447440282F97A5CE3CA80C424E27FCDC5C1E3985F7FA8000A8367049B371),
    .INIT_02(256'h682DC00635DC715625461520882C3BEC210B0084C018004118D77D904B2C018C),
    .INIT_03(256'h2AB719ACF02A4D49B8A4909740E400C29469051A2542AFD01081049A4C275061),
    .INIT_04(256'h6B0A50B50D3A1A04742D4099538C5E04042239800249652897A6427C98211056),
    .INIT_05(256'h9A6869F71A9A41B9B9AB4A8293872C8C875D67F8D5A7AE9EBD7AF5D74341D7DB),
    .INIT_06(256'hE72692694AA22B081C4DB9008D63B3A1084C002CD29C0073EDA0067F16969D2D),
    .INIT_07(256'h7E22CCCE86BBAA4008000114206841800612080510121042229544884D66097A),
    .INIT_08(256'h422B138814109845514911801F41810896572A6001D60320088A510188192290),
    .INIT_09(256'h00000000000018000000000022003FFFF5225F4E0898000531418D173224A240),
    .INIT_0A(256'h0006880000000008780F33CD80C6318C63060C000000000000000008F0408100),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1_9 
       (.ADDRARDADDR({\imem_rom.rdata_reg_1_27_0 [3:1],\imem_rom.rdata_reg_0_8_0 [10:4],ADDRARDADDR[5],\imem_rom.rdata_reg_0_8_0 [3:2],ADDRARDADDR[2],\imem_rom.rdata_reg_0_8_0 [1:0]}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(\imem_rom.rdata_reg_0_9_n_0 ),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_9_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_9_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_9_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,\NLW_imem_rom.rdata_reg_1_9_DIPADIP_UNCONNECTED [0]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_9_DOADO_UNCONNECTED [31:1],\imem_rom.rdata_reg [9]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_9_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_9_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_9_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_9_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_9_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_9_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_9_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_9_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_11__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [17]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [11]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [0]),
        .I5(\rdata_o_reg[15] [16]),
        .O(rden_reg_8));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_12 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [16]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [10]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [2]),
        .I5(\rdata_o_reg[15] [15]),
        .O(rden_reg_9));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_14 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [18]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [12]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [17]),
        .O(rden_reg_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_15__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [21]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [14]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [20]),
        .O(rden_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [20]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [13]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [19]),
        .O(rden_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [5]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [0]),
        .I4(Q[1]),
        .I5(\rdata_o_reg[15] [4]),
        .O(rden_reg_19));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2 
       (.I0(\imem_rom.rdata_reg [1]),
        .I1(\imem_rsp[ack] ),
        .I2(\rdata_o_reg[15] [0]),
        .I3(\rdata_o_reg[1] ),
        .I4(\rdata_o_reg[1]_0 ),
        .O(\main_rsp[data] [1]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 
       (.I0(\imem_rom.rdata_reg [0]),
        .I1(\imem_rsp[ack] ),
        .I2(Q[0]),
        .I3(\rdata_o_reg[0] ),
        .I4(\rdata_o_reg[0]_0 ),
        .O(\main_rsp[data] [0]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 
       (.I0(\imem_rom.rdata_reg [3]),
        .I1(\imem_rsp[ack] ),
        .I2(\rdata_o_reg[15] [2]),
        .I3(\rdata_o_reg[3] ),
        .I4(\rdata_o_reg[3]_0 ),
        .O(\main_rsp[data] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4__0 
       (.I0(\rdata_o_reg[15]_0 [1]),
        .I1(\rdata_o_reg[15]_1 [1]),
        .I2(\imem_rom.rdata_reg [19]),
        .I3(\imem_rsp[ack] ),
        .I4(\rdata_o_reg[15] [18]),
        .I5(\rdata_o_reg[19] ),
        .O(\main_rsp[data] [6]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 
       (.I0(\imem_rom.rdata_reg [2]),
        .I1(\imem_rsp[ack] ),
        .I2(\rdata_o_reg[15] [1]),
        .I3(\rdata_o_reg[2] ),
        .I4(\rdata_o_reg[2]_0 ),
        .O(\main_rsp[data] [2]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 
       (.I0(\imem_rom.rdata_reg [4]),
        .I1(\imem_rsp[ack] ),
        .I2(\rdata_o_reg[15] [3]),
        .I3(\rdata_o_reg[4] ),
        .I4(\rdata_o_reg[4]_0 ),
        .O(\main_rsp[data] [4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 
       (.I0(\rdata_o_reg[13]_0 ),
        .I1(\imem_rsp[ack] ),
        .I2(\imem_rom.rdata_reg [29]),
        .I3(rden),
        .I4(\rdata_o_reg[13] [21]),
        .O(\main_rsp[data] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_2 
       (.I0(\rdata_o_reg[15]_0 [0]),
        .I1(\rdata_o_reg[15]_1 [0]),
        .I2(\imem_rom.rdata_reg [12]),
        .I3(\imem_rsp[ack] ),
        .I4(\rdata_o_reg[15] [11]),
        .I5(\rdata_o_reg[12] ),
        .O(\main_rsp[data] [5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_2__0 
       (.I0(\rdata_o_reg[12]_0 ),
        .I1(\imem_rsp[ack] ),
        .I2(\imem_rom.rdata_reg [28]),
        .I3(rden),
        .I4(\rdata_o_reg[13] [20]),
        .O(\main_rsp[data] [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3__0 
       (.I0(\rdata_o_reg[15]_0 [4]),
        .I1(\rdata_o_reg[15]_1 [3]),
        .I2(\imem_rom.rdata_reg [31]),
        .I3(\imem_rsp[ack] ),
        .I4(\rdata_o_reg[15] [28]),
        .I5(\rdata_o_reg[15]_2 ),
        .O(\main_rsp[data] [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 
       (.I0(\rdata_o_reg[15]_0 [3]),
        .I1(\rdata_o_reg[15]_1 [2]),
        .I2(\imem_rom.rdata_reg [30]),
        .I3(\imem_rsp[ack] ),
        .I4(\rdata_o_reg[15] [27]),
        .I5(\rdata_o_reg[14] ),
        .O(\main_rsp[data] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_6__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [13]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [7]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [12]),
        .O(rden_reg_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_8__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [15]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [9]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [2]),
        .I5(\rdata_o_reg[15] [14]),
        .O(rden_reg_10));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_9 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [14]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [8]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [13]),
        .O(rden_reg_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_10 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [24]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [17]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [23]),
        .O(rden_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_10__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [8]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [3]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [1]),
        .I5(\rdata_o_reg[15] [7]),
        .O(rden_reg_16));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_11__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [11]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [6]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [4]),
        .I5(\rdata_o_reg[15] [10]),
        .O(rden_reg_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_12 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [26]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [19]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [25]),
        .O(rden_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_12__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [10]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [5]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [4]),
        .I5(\rdata_o_reg[15] [9]),
        .O(rden_reg_14));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_5__0 
       (.I0(\rdata_o_reg[15]_0 [2]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [0]),
        .I2(\imem_rom.rdata_reg [27]),
        .I3(\imem_rsp[ack] ),
        .I4(\rdata_o_reg[15] [26]),
        .I5(\rdata_o_reg[11] ),
        .O(\main_rsp[data] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_7 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [23]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [16]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [22]),
        .O(rden_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_7__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [7]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [2]),
        .I4(Q[3]),
        .I5(\rdata_o_reg[15] [6]),
        .O(rden_reg_17));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_8 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [22]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [15]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [3]),
        .I5(\rdata_o_reg[15] [21]),
        .O(rden_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_8__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [6]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [1]),
        .I4(Q[2]),
        .I5(\rdata_o_reg[15] [5]),
        .O(rden_reg_18));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_9 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [25]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [18]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [4]),
        .I5(\rdata_o_reg[15] [24]),
        .O(rden_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_9__0 
       (.I0(\imem_rsp[ack] ),
        .I1(\imem_rom.rdata_reg [9]),
        .I2(rden),
        .I3(\rdata_o_reg[13] [4]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 [4]),
        .I5(\rdata_o_reg[15] [8]),
        .O(rden_reg_15));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[23]_i_3 
       (.I0(\main_rsp[data] [11]),
        .I1(\rdata_o_reg[23] ),
        .I2(\rdata_o_reg[23]_0 ),
        .O(\mar_reg[1] ));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rden_reg_20),
        .Q(\imem_rsp[ack] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_mtime
   (\iodev_rsp[11][ack] ,
    mti_i,
    \mtime_hi_reg[0]_0 ,
    \mtime_hi_reg[1]_0 ,
    \mtime_hi_reg[2]_0 ,
    \mtime_hi_reg[3]_0 ,
    \mtime_hi_reg[4]_0 ,
    \mtime_hi_reg[5]_0 ,
    \mtime_hi_reg[6]_0 ,
    \mtime_hi_reg[7]_0 ,
    \mtime_hi_reg[8]_0 ,
    \mtime_hi_reg[9]_0 ,
    \mtime_hi_reg[10]_0 ,
    \mtime_hi_reg[11]_0 ,
    \mtime_hi_reg[12]_0 ,
    \mtime_hi_reg[13]_0 ,
    \mtime_hi_reg[14]_0 ,
    \mtime_hi_reg[15]_0 ,
    \mtime_hi_reg[16]_0 ,
    \mtime_hi_reg[17]_0 ,
    \mtime_hi_reg[18]_0 ,
    \mtime_hi_reg[19]_0 ,
    \mtime_hi_reg[20]_0 ,
    \mtime_hi_reg[21]_0 ,
    \mtime_hi_reg[22]_0 ,
    \mtime_hi_reg[23]_0 ,
    \mtime_hi_reg[24]_0 ,
    \mtime_hi_reg[25]_0 ,
    \mtime_hi_reg[26]_0 ,
    \mtime_hi_reg[27]_0 ,
    \mtime_hi_reg[28]_0 ,
    \mtime_hi_reg[29]_0 ,
    \mtime_hi_reg[30]_0 ,
    \mtime_hi_reg[31]_0 ,
    Q,
    \bus_rsp_o[data] ,
    \bus_rsp_o_reg[data][31]_0 ,
    clk,
    rstn_sys,
    \iodev_req[11][stb] ,
    \bus_rsp_o_reg[data][0]_0 ,
    \bus_rsp_o_reg[data][0]_1 ,
    \bus_rsp_o_reg[data][12]_0 ,
    \mtimecmp_hi_reg[31]_0 ,
    D,
    E,
    \mtimecmp_lo_reg[31]_0 ,
    \bus_rsp_o_reg[data][31]_1 );
  output \iodev_rsp[11][ack] ;
  output mti_i;
  output \mtime_hi_reg[0]_0 ;
  output \mtime_hi_reg[1]_0 ;
  output \mtime_hi_reg[2]_0 ;
  output \mtime_hi_reg[3]_0 ;
  output \mtime_hi_reg[4]_0 ;
  output \mtime_hi_reg[5]_0 ;
  output \mtime_hi_reg[6]_0 ;
  output \mtime_hi_reg[7]_0 ;
  output \mtime_hi_reg[8]_0 ;
  output \mtime_hi_reg[9]_0 ;
  output \mtime_hi_reg[10]_0 ;
  output \mtime_hi_reg[11]_0 ;
  output \mtime_hi_reg[12]_0 ;
  output \mtime_hi_reg[13]_0 ;
  output \mtime_hi_reg[14]_0 ;
  output \mtime_hi_reg[15]_0 ;
  output \mtime_hi_reg[16]_0 ;
  output \mtime_hi_reg[17]_0 ;
  output \mtime_hi_reg[18]_0 ;
  output \mtime_hi_reg[19]_0 ;
  output \mtime_hi_reg[20]_0 ;
  output \mtime_hi_reg[21]_0 ;
  output \mtime_hi_reg[22]_0 ;
  output \mtime_hi_reg[23]_0 ;
  output \mtime_hi_reg[24]_0 ;
  output \mtime_hi_reg[25]_0 ;
  output \mtime_hi_reg[26]_0 ;
  output \mtime_hi_reg[27]_0 ;
  output \mtime_hi_reg[28]_0 ;
  output \mtime_hi_reg[29]_0 ;
  output \mtime_hi_reg[30]_0 ;
  output \mtime_hi_reg[31]_0 ;
  output [31:0]Q;
  output [31:0]\bus_rsp_o[data] ;
  output [31:0]\bus_rsp_o_reg[data][31]_0 ;
  input clk;
  input rstn_sys;
  input \iodev_req[11][stb] ;
  input \bus_rsp_o_reg[data][0]_0 ;
  input \bus_rsp_o_reg[data][0]_1 ;
  input [0:0]\bus_rsp_o_reg[data][12]_0 ;
  input [31:0]\mtimecmp_hi_reg[31]_0 ;
  input [1:0]D;
  input [0:0]E;
  input [0:0]\mtimecmp_lo_reg[31]_0 ;
  input [31:0]\bus_rsp_o_reg[data][31]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [31:0]\bus_rsp_o[data] ;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][0]_1 ;
  wire [0:0]\bus_rsp_o_reg[data][12]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_1 ;
  wire clk;
  wire cmp_hi_eq;
  wire cmp_hi_gt;
  wire cmp_lo_ge;
  wire cmp_lo_ge_ff;
  wire cmp_lo_ge_ff0_carry__0_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__0_n_0;
  wire cmp_lo_ge_ff0_carry__0_n_1;
  wire cmp_lo_ge_ff0_carry__0_n_2;
  wire cmp_lo_ge_ff0_carry__0_n_3;
  wire cmp_lo_ge_ff0_carry__1_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__1_n_0;
  wire cmp_lo_ge_ff0_carry__1_n_1;
  wire cmp_lo_ge_ff0_carry__1_n_2;
  wire cmp_lo_ge_ff0_carry__1_n_3;
  wire cmp_lo_ge_ff0_carry__2_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__2_n_1;
  wire cmp_lo_ge_ff0_carry__2_n_2;
  wire cmp_lo_ge_ff0_carry__2_n_3;
  wire cmp_lo_ge_ff0_carry_i_1_n_0;
  wire cmp_lo_ge_ff0_carry_i_2_n_0;
  wire cmp_lo_ge_ff0_carry_i_3_n_0;
  wire cmp_lo_ge_ff0_carry_i_4_n_0;
  wire cmp_lo_ge_ff0_carry_i_5_n_0;
  wire cmp_lo_ge_ff0_carry_i_6_n_0;
  wire cmp_lo_ge_ff0_carry_i_7_n_0;
  wire cmp_lo_ge_ff0_carry_i_8_n_0;
  wire cmp_lo_ge_ff0_carry_n_0;
  wire cmp_lo_ge_ff0_carry_n_1;
  wire cmp_lo_ge_ff0_carry_n_2;
  wire cmp_lo_ge_ff0_carry_n_3;
  wire \iodev_req[11][stb] ;
  wire \iodev_rsp[11][ack] ;
  wire irq_o1_carry__0_i_1_n_0;
  wire irq_o1_carry__0_i_2_n_0;
  wire irq_o1_carry__0_i_3_n_0;
  wire irq_o1_carry__0_i_4_n_0;
  wire irq_o1_carry__0_i_5_n_0;
  wire irq_o1_carry__0_i_6_n_0;
  wire irq_o1_carry__0_i_7_n_0;
  wire irq_o1_carry__0_i_8_n_0;
  wire irq_o1_carry__0_n_0;
  wire irq_o1_carry__0_n_1;
  wire irq_o1_carry__0_n_2;
  wire irq_o1_carry__0_n_3;
  wire irq_o1_carry__1_i_1_n_0;
  wire irq_o1_carry__1_i_2_n_0;
  wire irq_o1_carry__1_i_3_n_0;
  wire irq_o1_carry__1_i_4_n_0;
  wire irq_o1_carry__1_i_5_n_0;
  wire irq_o1_carry__1_i_6_n_0;
  wire irq_o1_carry__1_i_7_n_0;
  wire irq_o1_carry__1_i_8_n_0;
  wire irq_o1_carry__1_n_0;
  wire irq_o1_carry__1_n_1;
  wire irq_o1_carry__1_n_2;
  wire irq_o1_carry__1_n_3;
  wire irq_o1_carry__2_i_1_n_0;
  wire irq_o1_carry__2_i_2_n_0;
  wire irq_o1_carry__2_i_3_n_0;
  wire irq_o1_carry__2_i_4_n_0;
  wire irq_o1_carry__2_i_5_n_0;
  wire irq_o1_carry__2_i_6_n_0;
  wire irq_o1_carry__2_i_7_n_0;
  wire irq_o1_carry__2_i_8_n_0;
  wire irq_o1_carry__2_n_1;
  wire irq_o1_carry__2_n_2;
  wire irq_o1_carry__2_n_3;
  wire irq_o1_carry_i_1_n_0;
  wire irq_o1_carry_i_2_n_0;
  wire irq_o1_carry_i_3_n_0;
  wire irq_o1_carry_i_4_n_0;
  wire irq_o1_carry_i_5_n_0;
  wire irq_o1_carry_i_6_n_0;
  wire irq_o1_carry_i_7_n_0;
  wire irq_o1_carry_i_8_n_0;
  wire irq_o1_carry_n_0;
  wire irq_o1_carry_n_1;
  wire irq_o1_carry_n_2;
  wire irq_o1_carry_n_3;
  wire irq_o2_carry__0_i_1_n_0;
  wire irq_o2_carry__0_i_2_n_0;
  wire irq_o2_carry__0_i_3_n_0;
  wire irq_o2_carry__0_i_4_n_0;
  wire irq_o2_carry__0_n_0;
  wire irq_o2_carry__0_n_1;
  wire irq_o2_carry__0_n_2;
  wire irq_o2_carry__0_n_3;
  wire irq_o2_carry__1_i_1_n_0;
  wire irq_o2_carry__1_i_2_n_0;
  wire irq_o2_carry__1_i_3_n_0;
  wire irq_o2_carry__1_n_2;
  wire irq_o2_carry__1_n_3;
  wire irq_o2_carry_i_1_n_0;
  wire irq_o2_carry_i_2_n_0;
  wire irq_o2_carry_i_3_n_0;
  wire irq_o2_carry_i_4_n_0;
  wire irq_o2_carry_n_0;
  wire irq_o2_carry_n_1;
  wire irq_o2_carry_n_2;
  wire irq_o2_carry_n_3;
  wire irq_o_i_1_n_0;
  wire load;
  wire mti_i;
  wire \mtime_hi[11]_i_2_n_0 ;
  wire \mtime_hi[11]_i_3_n_0 ;
  wire \mtime_hi[11]_i_4_n_0 ;
  wire \mtime_hi[11]_i_5_n_0 ;
  wire \mtime_hi[15]_i_2_n_0 ;
  wire \mtime_hi[15]_i_3_n_0 ;
  wire \mtime_hi[15]_i_4_n_0 ;
  wire \mtime_hi[15]_i_5_n_0 ;
  wire \mtime_hi[19]_i_2_n_0 ;
  wire \mtime_hi[19]_i_3_n_0 ;
  wire \mtime_hi[19]_i_4_n_0 ;
  wire \mtime_hi[19]_i_5_n_0 ;
  wire \mtime_hi[23]_i_2_n_0 ;
  wire \mtime_hi[23]_i_3_n_0 ;
  wire \mtime_hi[23]_i_4_n_0 ;
  wire \mtime_hi[23]_i_5_n_0 ;
  wire \mtime_hi[27]_i_2_n_0 ;
  wire \mtime_hi[27]_i_3_n_0 ;
  wire \mtime_hi[27]_i_4_n_0 ;
  wire \mtime_hi[27]_i_5_n_0 ;
  wire \mtime_hi[31]_i_2_n_0 ;
  wire \mtime_hi[31]_i_3_n_0 ;
  wire \mtime_hi[31]_i_4_n_0 ;
  wire \mtime_hi[31]_i_5_n_0 ;
  wire \mtime_hi[3]_i_2_n_0 ;
  wire \mtime_hi[3]_i_3_n_0 ;
  wire \mtime_hi[3]_i_4_n_0 ;
  wire \mtime_hi[3]_i_5_n_0 ;
  wire \mtime_hi[3]_i_6_n_0 ;
  wire \mtime_hi[7]_i_2_n_0 ;
  wire \mtime_hi[7]_i_3_n_0 ;
  wire \mtime_hi[7]_i_4_n_0 ;
  wire \mtime_hi[7]_i_5_n_0 ;
  wire \mtime_hi_reg[0]_0 ;
  wire \mtime_hi_reg[10]_0 ;
  wire \mtime_hi_reg[11]_0 ;
  wire \mtime_hi_reg[11]_i_1_n_0 ;
  wire \mtime_hi_reg[11]_i_1_n_1 ;
  wire \mtime_hi_reg[11]_i_1_n_2 ;
  wire \mtime_hi_reg[11]_i_1_n_3 ;
  wire \mtime_hi_reg[11]_i_1_n_4 ;
  wire \mtime_hi_reg[11]_i_1_n_5 ;
  wire \mtime_hi_reg[11]_i_1_n_6 ;
  wire \mtime_hi_reg[11]_i_1_n_7 ;
  wire \mtime_hi_reg[12]_0 ;
  wire \mtime_hi_reg[13]_0 ;
  wire \mtime_hi_reg[14]_0 ;
  wire \mtime_hi_reg[15]_0 ;
  wire \mtime_hi_reg[15]_i_1_n_0 ;
  wire \mtime_hi_reg[15]_i_1_n_1 ;
  wire \mtime_hi_reg[15]_i_1_n_2 ;
  wire \mtime_hi_reg[15]_i_1_n_3 ;
  wire \mtime_hi_reg[15]_i_1_n_4 ;
  wire \mtime_hi_reg[15]_i_1_n_5 ;
  wire \mtime_hi_reg[15]_i_1_n_6 ;
  wire \mtime_hi_reg[15]_i_1_n_7 ;
  wire \mtime_hi_reg[16]_0 ;
  wire \mtime_hi_reg[17]_0 ;
  wire \mtime_hi_reg[18]_0 ;
  wire \mtime_hi_reg[19]_0 ;
  wire \mtime_hi_reg[19]_i_1_n_0 ;
  wire \mtime_hi_reg[19]_i_1_n_1 ;
  wire \mtime_hi_reg[19]_i_1_n_2 ;
  wire \mtime_hi_reg[19]_i_1_n_3 ;
  wire \mtime_hi_reg[19]_i_1_n_4 ;
  wire \mtime_hi_reg[19]_i_1_n_5 ;
  wire \mtime_hi_reg[19]_i_1_n_6 ;
  wire \mtime_hi_reg[19]_i_1_n_7 ;
  wire \mtime_hi_reg[1]_0 ;
  wire \mtime_hi_reg[20]_0 ;
  wire \mtime_hi_reg[21]_0 ;
  wire \mtime_hi_reg[22]_0 ;
  wire \mtime_hi_reg[23]_0 ;
  wire \mtime_hi_reg[23]_i_1_n_0 ;
  wire \mtime_hi_reg[23]_i_1_n_1 ;
  wire \mtime_hi_reg[23]_i_1_n_2 ;
  wire \mtime_hi_reg[23]_i_1_n_3 ;
  wire \mtime_hi_reg[23]_i_1_n_4 ;
  wire \mtime_hi_reg[23]_i_1_n_5 ;
  wire \mtime_hi_reg[23]_i_1_n_6 ;
  wire \mtime_hi_reg[23]_i_1_n_7 ;
  wire \mtime_hi_reg[24]_0 ;
  wire \mtime_hi_reg[25]_0 ;
  wire \mtime_hi_reg[26]_0 ;
  wire \mtime_hi_reg[27]_0 ;
  wire \mtime_hi_reg[27]_i_1_n_0 ;
  wire \mtime_hi_reg[27]_i_1_n_1 ;
  wire \mtime_hi_reg[27]_i_1_n_2 ;
  wire \mtime_hi_reg[27]_i_1_n_3 ;
  wire \mtime_hi_reg[27]_i_1_n_4 ;
  wire \mtime_hi_reg[27]_i_1_n_5 ;
  wire \mtime_hi_reg[27]_i_1_n_6 ;
  wire \mtime_hi_reg[27]_i_1_n_7 ;
  wire \mtime_hi_reg[28]_0 ;
  wire \mtime_hi_reg[29]_0 ;
  wire \mtime_hi_reg[2]_0 ;
  wire \mtime_hi_reg[30]_0 ;
  wire \mtime_hi_reg[31]_0 ;
  wire \mtime_hi_reg[31]_i_1_n_1 ;
  wire \mtime_hi_reg[31]_i_1_n_2 ;
  wire \mtime_hi_reg[31]_i_1_n_3 ;
  wire \mtime_hi_reg[31]_i_1_n_4 ;
  wire \mtime_hi_reg[31]_i_1_n_5 ;
  wire \mtime_hi_reg[31]_i_1_n_6 ;
  wire \mtime_hi_reg[31]_i_1_n_7 ;
  wire \mtime_hi_reg[3]_0 ;
  wire \mtime_hi_reg[3]_i_1_n_0 ;
  wire \mtime_hi_reg[3]_i_1_n_1 ;
  wire \mtime_hi_reg[3]_i_1_n_2 ;
  wire \mtime_hi_reg[3]_i_1_n_3 ;
  wire \mtime_hi_reg[3]_i_1_n_4 ;
  wire \mtime_hi_reg[3]_i_1_n_5 ;
  wire \mtime_hi_reg[3]_i_1_n_6 ;
  wire \mtime_hi_reg[3]_i_1_n_7 ;
  wire \mtime_hi_reg[4]_0 ;
  wire \mtime_hi_reg[5]_0 ;
  wire \mtime_hi_reg[6]_0 ;
  wire \mtime_hi_reg[7]_0 ;
  wire \mtime_hi_reg[7]_i_1_n_0 ;
  wire \mtime_hi_reg[7]_i_1_n_1 ;
  wire \mtime_hi_reg[7]_i_1_n_2 ;
  wire \mtime_hi_reg[7]_i_1_n_3 ;
  wire \mtime_hi_reg[7]_i_1_n_4 ;
  wire \mtime_hi_reg[7]_i_1_n_5 ;
  wire \mtime_hi_reg[7]_i_1_n_6 ;
  wire \mtime_hi_reg[7]_i_1_n_7 ;
  wire \mtime_hi_reg[8]_0 ;
  wire \mtime_hi_reg[9]_0 ;
  wire \mtime_lo[0]_i_1_n_0 ;
  wire \mtime_lo[10]_i_1_n_0 ;
  wire \mtime_lo[11]_i_1_n_0 ;
  wire \mtime_lo[12]_i_1_n_0 ;
  wire \mtime_lo[13]_i_1_n_0 ;
  wire \mtime_lo[14]_i_1_n_0 ;
  wire \mtime_lo[15]_i_1_n_0 ;
  wire \mtime_lo[16]_i_1_n_0 ;
  wire \mtime_lo[17]_i_1_n_0 ;
  wire \mtime_lo[18]_i_1_n_0 ;
  wire \mtime_lo[19]_i_1_n_0 ;
  wire \mtime_lo[1]_i_1_n_0 ;
  wire \mtime_lo[20]_i_1_n_0 ;
  wire \mtime_lo[21]_i_1_n_0 ;
  wire \mtime_lo[22]_i_1_n_0 ;
  wire \mtime_lo[23]_i_1_n_0 ;
  wire \mtime_lo[24]_i_1_n_0 ;
  wire \mtime_lo[25]_i_1_n_0 ;
  wire \mtime_lo[26]_i_1_n_0 ;
  wire \mtime_lo[27]_i_1_n_0 ;
  wire \mtime_lo[28]_i_1_n_0 ;
  wire \mtime_lo[29]_i_1_n_0 ;
  wire \mtime_lo[2]_i_1_n_0 ;
  wire \mtime_lo[30]_i_1_n_0 ;
  wire \mtime_lo[31]_i_1_n_0 ;
  wire \mtime_lo[3]_i_1_n_0 ;
  wire \mtime_lo[4]_i_1_n_0 ;
  wire \mtime_lo[5]_i_1_n_0 ;
  wire \mtime_lo[6]_i_1_n_0 ;
  wire \mtime_lo[7]_i_1_n_0 ;
  wire \mtime_lo[8]_i_1_n_0 ;
  wire \mtime_lo[9]_i_1_n_0 ;
  wire mtime_lo_cry;
  wire \mtime_we_reg_n_0_[0] ;
  wire [31:0]\mtimecmp_hi_reg[31]_0 ;
  wire \mtimecmp_hi_reg_n_0_[0] ;
  wire \mtimecmp_hi_reg_n_0_[10] ;
  wire \mtimecmp_hi_reg_n_0_[11] ;
  wire \mtimecmp_hi_reg_n_0_[12] ;
  wire \mtimecmp_hi_reg_n_0_[13] ;
  wire \mtimecmp_hi_reg_n_0_[14] ;
  wire \mtimecmp_hi_reg_n_0_[15] ;
  wire \mtimecmp_hi_reg_n_0_[16] ;
  wire \mtimecmp_hi_reg_n_0_[17] ;
  wire \mtimecmp_hi_reg_n_0_[18] ;
  wire \mtimecmp_hi_reg_n_0_[19] ;
  wire \mtimecmp_hi_reg_n_0_[1] ;
  wire \mtimecmp_hi_reg_n_0_[20] ;
  wire \mtimecmp_hi_reg_n_0_[21] ;
  wire \mtimecmp_hi_reg_n_0_[22] ;
  wire \mtimecmp_hi_reg_n_0_[23] ;
  wire \mtimecmp_hi_reg_n_0_[24] ;
  wire \mtimecmp_hi_reg_n_0_[25] ;
  wire \mtimecmp_hi_reg_n_0_[26] ;
  wire \mtimecmp_hi_reg_n_0_[27] ;
  wire \mtimecmp_hi_reg_n_0_[28] ;
  wire \mtimecmp_hi_reg_n_0_[29] ;
  wire \mtimecmp_hi_reg_n_0_[2] ;
  wire \mtimecmp_hi_reg_n_0_[30] ;
  wire \mtimecmp_hi_reg_n_0_[31] ;
  wire \mtimecmp_hi_reg_n_0_[3] ;
  wire \mtimecmp_hi_reg_n_0_[4] ;
  wire \mtimecmp_hi_reg_n_0_[5] ;
  wire \mtimecmp_hi_reg_n_0_[6] ;
  wire \mtimecmp_hi_reg_n_0_[7] ;
  wire \mtimecmp_hi_reg_n_0_[8] ;
  wire \mtimecmp_hi_reg_n_0_[9] ;
  wire [0:0]\mtimecmp_lo_reg[31]_0 ;
  wire \mtimecmp_lo_reg_n_0_[0] ;
  wire \mtimecmp_lo_reg_n_0_[10] ;
  wire \mtimecmp_lo_reg_n_0_[11] ;
  wire \mtimecmp_lo_reg_n_0_[12] ;
  wire \mtimecmp_lo_reg_n_0_[13] ;
  wire \mtimecmp_lo_reg_n_0_[14] ;
  wire \mtimecmp_lo_reg_n_0_[15] ;
  wire \mtimecmp_lo_reg_n_0_[16] ;
  wire \mtimecmp_lo_reg_n_0_[17] ;
  wire \mtimecmp_lo_reg_n_0_[18] ;
  wire \mtimecmp_lo_reg_n_0_[19] ;
  wire \mtimecmp_lo_reg_n_0_[1] ;
  wire \mtimecmp_lo_reg_n_0_[20] ;
  wire \mtimecmp_lo_reg_n_0_[21] ;
  wire \mtimecmp_lo_reg_n_0_[22] ;
  wire \mtimecmp_lo_reg_n_0_[23] ;
  wire \mtimecmp_lo_reg_n_0_[24] ;
  wire \mtimecmp_lo_reg_n_0_[25] ;
  wire \mtimecmp_lo_reg_n_0_[26] ;
  wire \mtimecmp_lo_reg_n_0_[27] ;
  wire \mtimecmp_lo_reg_n_0_[28] ;
  wire \mtimecmp_lo_reg_n_0_[29] ;
  wire \mtimecmp_lo_reg_n_0_[2] ;
  wire \mtimecmp_lo_reg_n_0_[30] ;
  wire \mtimecmp_lo_reg_n_0_[31] ;
  wire \mtimecmp_lo_reg_n_0_[3] ;
  wire \mtimecmp_lo_reg_n_0_[4] ;
  wire \mtimecmp_lo_reg_n_0_[5] ;
  wire \mtimecmp_lo_reg_n_0_[6] ;
  wire \mtimecmp_lo_reg_n_0_[7] ;
  wire \mtimecmp_lo_reg_n_0_[8] ;
  wire \mtimecmp_lo_reg_n_0_[9] ;
  wire p_0_in;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__6_n_5;
  wire plusOp_carry__6_n_6;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire rstn_sys;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry_O_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_irq_o2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_mtime_hi_reg[31]_i_1_CO_UNCONNECTED ;
  wire [2:2]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][0]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[0] ),
        .I1(\mtimecmp_hi_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[0]_0 ),
        .O(\bus_rsp_o[data] [0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][10]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[10] ),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(Q[10]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[10]_0 ),
        .O(\bus_rsp_o[data] [10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][11]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[11] ),
        .I1(\mtimecmp_hi_reg_n_0_[11] ),
        .I2(Q[11]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[11]_0 ),
        .O(\bus_rsp_o[data] [11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][12]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[12] ),
        .I1(\mtimecmp_hi_reg_n_0_[12] ),
        .I2(Q[12]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[12]_0 ),
        .O(\bus_rsp_o[data] [12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][13]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[13] ),
        .I1(\mtimecmp_hi_reg_n_0_[13] ),
        .I2(Q[13]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[13]_0 ),
        .O(\bus_rsp_o[data] [13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][14]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[14] ),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(Q[14]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[14]_0 ),
        .O(\bus_rsp_o[data] [14]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][15]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[15] ),
        .I1(\mtimecmp_hi_reg_n_0_[15] ),
        .I2(Q[15]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[15]_0 ),
        .O(\bus_rsp_o[data] [15]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][16]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[16] ),
        .I1(\mtimecmp_hi_reg_n_0_[16] ),
        .I2(Q[16]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[16]_0 ),
        .O(\bus_rsp_o[data] [16]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][17]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[17] ),
        .I1(\mtimecmp_hi_reg_n_0_[17] ),
        .I2(Q[17]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[17]_0 ),
        .O(\bus_rsp_o[data] [17]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][18]_i_2 
       (.I0(\mtimecmp_lo_reg_n_0_[18] ),
        .I1(\mtimecmp_hi_reg_n_0_[18] ),
        .I2(Q[18]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[18]_0 ),
        .O(\bus_rsp_o[data] [18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][19]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[19] ),
        .I1(\mtimecmp_hi_reg_n_0_[19] ),
        .I2(Q[19]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[19]_0 ),
        .O(\bus_rsp_o[data] [19]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][1]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[1] ),
        .I1(\mtimecmp_hi_reg_n_0_[1] ),
        .I2(Q[1]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[1]_0 ),
        .O(\bus_rsp_o[data] [1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][20]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[20] ),
        .I1(\mtimecmp_hi_reg_n_0_[20] ),
        .I2(Q[20]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[20]_0 ),
        .O(\bus_rsp_o[data] [20]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][21]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[21] ),
        .I1(\mtimecmp_hi_reg_n_0_[21] ),
        .I2(Q[21]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[21]_0 ),
        .O(\bus_rsp_o[data] [21]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][22]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[22] ),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(Q[22]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[22]_0 ),
        .O(\bus_rsp_o[data] [22]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][23]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[23] ),
        .I1(\mtimecmp_hi_reg_n_0_[23] ),
        .I2(Q[23]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[23]_0 ),
        .O(\bus_rsp_o[data] [23]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][24]_i_2 
       (.I0(\mtimecmp_lo_reg_n_0_[24] ),
        .I1(\mtimecmp_hi_reg_n_0_[24] ),
        .I2(Q[24]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[24]_0 ),
        .O(\bus_rsp_o[data] [24]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][25]_i_2 
       (.I0(\mtimecmp_lo_reg_n_0_[25] ),
        .I1(\mtimecmp_hi_reg_n_0_[25] ),
        .I2(Q[25]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[25]_0 ),
        .O(\bus_rsp_o[data] [25]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][26]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[26] ),
        .I1(\mtimecmp_hi_reg_n_0_[26] ),
        .I2(Q[26]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[26]_0 ),
        .O(\bus_rsp_o[data] [26]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][27]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[27] ),
        .I1(\mtimecmp_hi_reg_n_0_[27] ),
        .I2(Q[27]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[27]_0 ),
        .O(\bus_rsp_o[data] [27]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][28]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[28] ),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(Q[28]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[28]_0 ),
        .O(\bus_rsp_o[data] [28]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][29]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[29] ),
        .I1(\mtimecmp_hi_reg_n_0_[29] ),
        .I2(Q[29]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[29]_0 ),
        .O(\bus_rsp_o[data] [29]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][2]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[2] ),
        .I1(\mtimecmp_hi_reg_n_0_[2] ),
        .I2(Q[2]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[2]_0 ),
        .O(\bus_rsp_o[data] [2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][30]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[30] ),
        .I1(\mtimecmp_hi_reg_n_0_[30] ),
        .I2(Q[30]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[30]_0 ),
        .O(\bus_rsp_o[data] [30]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][31]_i_2__1 
       (.I0(\mtimecmp_lo_reg_n_0_[31] ),
        .I1(\mtimecmp_hi_reg_n_0_[31] ),
        .I2(Q[31]),
        .I3(\bus_rsp_o_reg[data][12]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[31]_0 ),
        .O(\bus_rsp_o[data] [31]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][3]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[3] ),
        .I1(\mtimecmp_hi_reg_n_0_[3] ),
        .I2(Q[3]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[3]_0 ),
        .O(\bus_rsp_o[data] [3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][4]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[4] ),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(Q[4]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[4]_0 ),
        .O(\bus_rsp_o[data] [4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][5]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[5] ),
        .I1(\mtimecmp_hi_reg_n_0_[5] ),
        .I2(Q[5]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[5]_0 ),
        .O(\bus_rsp_o[data] [5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][6]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[6] ),
        .I1(\mtimecmp_hi_reg_n_0_[6] ),
        .I2(Q[6]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[6]_0 ),
        .O(\bus_rsp_o[data] [6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][7]_i_2__2 
       (.I0(\mtimecmp_lo_reg_n_0_[7] ),
        .I1(\mtimecmp_hi_reg_n_0_[7] ),
        .I2(Q[7]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[7]_0 ),
        .O(\bus_rsp_o[data] [7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][8]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[8] ),
        .I1(\mtimecmp_hi_reg_n_0_[8] ),
        .I2(Q[8]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[8]_0 ),
        .O(\bus_rsp_o[data] [8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \bus_rsp_o[data][9]_i_2__0 
       (.I0(\mtimecmp_lo_reg_n_0_[9] ),
        .I1(\mtimecmp_hi_reg_n_0_[9] ),
        .I2(Q[9]),
        .I3(\bus_rsp_o_reg[data][0]_0 ),
        .I4(\bus_rsp_o_reg[data][0]_1 ),
        .I5(\mtime_hi_reg[9]_0 ),
        .O(\bus_rsp_o[data] [9]));
  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[11][stb] ),
        .Q(\iodev_rsp[11][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [26]));
  FDCE \bus_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [27]),
        .Q(\bus_rsp_o_reg[data][31]_0 [27]));
  FDCE \bus_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [28]),
        .Q(\bus_rsp_o_reg[data][31]_0 [28]));
  FDCE \bus_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [29]),
        .Q(\bus_rsp_o_reg[data][31]_0 [29]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [30]),
        .Q(\bus_rsp_o_reg[data][31]_0 [30]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [31]),
        .Q(\bus_rsp_o_reg[data][31]_0 [31]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry
       (.CI(1'b0),
        .CO({cmp_lo_ge_ff0_carry_n_0,cmp_lo_ge_ff0_carry_n_1,cmp_lo_ge_ff0_carry_n_2,cmp_lo_ge_ff0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({cmp_lo_ge_ff0_carry_i_1_n_0,cmp_lo_ge_ff0_carry_i_2_n_0,cmp_lo_ge_ff0_carry_i_3_n_0,cmp_lo_ge_ff0_carry_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry_i_5_n_0,cmp_lo_ge_ff0_carry_i_6_n_0,cmp_lo_ge_ff0_carry_i_7_n_0,cmp_lo_ge_ff0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__0
       (.CI(cmp_lo_ge_ff0_carry_n_0),
        .CO({cmp_lo_ge_ff0_carry__0_n_0,cmp_lo_ge_ff0_carry__0_n_1,cmp_lo_ge_ff0_carry__0_n_2,cmp_lo_ge_ff0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__0_i_1_n_0,cmp_lo_ge_ff0_carry__0_i_2_n_0,cmp_lo_ge_ff0_carry__0_i_3_n_0,cmp_lo_ge_ff0_carry__0_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__0_i_5_n_0,cmp_lo_ge_ff0_carry__0_i_6_n_0,cmp_lo_ge_ff0_carry__0_i_7_n_0,cmp_lo_ge_ff0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__0_i_1
       (.I0(Q[14]),
        .I1(\mtimecmp_lo_reg_n_0_[14] ),
        .I2(\mtimecmp_lo_reg_n_0_[15] ),
        .I3(Q[15]),
        .O(cmp_lo_ge_ff0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__0_i_2
       (.I0(Q[12]),
        .I1(\mtimecmp_lo_reg_n_0_[12] ),
        .I2(\mtimecmp_lo_reg_n_0_[13] ),
        .I3(Q[13]),
        .O(cmp_lo_ge_ff0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__0_i_3
       (.I0(Q[10]),
        .I1(\mtimecmp_lo_reg_n_0_[10] ),
        .I2(\mtimecmp_lo_reg_n_0_[11] ),
        .I3(Q[11]),
        .O(cmp_lo_ge_ff0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__0_i_4
       (.I0(Q[8]),
        .I1(\mtimecmp_lo_reg_n_0_[8] ),
        .I2(\mtimecmp_lo_reg_n_0_[9] ),
        .I3(Q[9]),
        .O(cmp_lo_ge_ff0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\mtimecmp_lo_reg_n_0_[14] ),
        .I3(Q[14]),
        .O(cmp_lo_ge_ff0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\mtimecmp_lo_reg_n_0_[12] ),
        .I3(Q[12]),
        .O(cmp_lo_ge_ff0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\mtimecmp_lo_reg_n_0_[10] ),
        .I3(Q[10]),
        .O(cmp_lo_ge_ff0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\mtimecmp_lo_reg_n_0_[8] ),
        .I3(Q[8]),
        .O(cmp_lo_ge_ff0_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__1
       (.CI(cmp_lo_ge_ff0_carry__0_n_0),
        .CO({cmp_lo_ge_ff0_carry__1_n_0,cmp_lo_ge_ff0_carry__1_n_1,cmp_lo_ge_ff0_carry__1_n_2,cmp_lo_ge_ff0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__1_i_1_n_0,cmp_lo_ge_ff0_carry__1_i_2_n_0,cmp_lo_ge_ff0_carry__1_i_3_n_0,cmp_lo_ge_ff0_carry__1_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__1_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__1_i_5_n_0,cmp_lo_ge_ff0_carry__1_i_6_n_0,cmp_lo_ge_ff0_carry__1_i_7_n_0,cmp_lo_ge_ff0_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__1_i_1
       (.I0(Q[22]),
        .I1(\mtimecmp_lo_reg_n_0_[22] ),
        .I2(\mtimecmp_lo_reg_n_0_[23] ),
        .I3(Q[23]),
        .O(cmp_lo_ge_ff0_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__1_i_2
       (.I0(Q[20]),
        .I1(\mtimecmp_lo_reg_n_0_[20] ),
        .I2(\mtimecmp_lo_reg_n_0_[21] ),
        .I3(Q[21]),
        .O(cmp_lo_ge_ff0_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__1_i_3
       (.I0(Q[18]),
        .I1(\mtimecmp_lo_reg_n_0_[18] ),
        .I2(\mtimecmp_lo_reg_n_0_[19] ),
        .I3(Q[19]),
        .O(cmp_lo_ge_ff0_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__1_i_4
       (.I0(Q[16]),
        .I1(\mtimecmp_lo_reg_n_0_[16] ),
        .I2(\mtimecmp_lo_reg_n_0_[17] ),
        .I3(Q[17]),
        .O(cmp_lo_ge_ff0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\mtimecmp_lo_reg_n_0_[22] ),
        .I3(Q[22]),
        .O(cmp_lo_ge_ff0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\mtimecmp_lo_reg_n_0_[20] ),
        .I3(Q[20]),
        .O(cmp_lo_ge_ff0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\mtimecmp_lo_reg_n_0_[18] ),
        .I3(Q[18]),
        .O(cmp_lo_ge_ff0_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\mtimecmp_lo_reg_n_0_[16] ),
        .I3(Q[16]),
        .O(cmp_lo_ge_ff0_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__2
       (.CI(cmp_lo_ge_ff0_carry__1_n_0),
        .CO({cmp_lo_ge,cmp_lo_ge_ff0_carry__2_n_1,cmp_lo_ge_ff0_carry__2_n_2,cmp_lo_ge_ff0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__2_i_1_n_0,cmp_lo_ge_ff0_carry__2_i_2_n_0,cmp_lo_ge_ff0_carry__2_i_3_n_0,cmp_lo_ge_ff0_carry__2_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__2_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__2_i_5_n_0,cmp_lo_ge_ff0_carry__2_i_6_n_0,cmp_lo_ge_ff0_carry__2_i_7_n_0,cmp_lo_ge_ff0_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__2_i_1
       (.I0(Q[30]),
        .I1(\mtimecmp_lo_reg_n_0_[30] ),
        .I2(\mtimecmp_lo_reg_n_0_[31] ),
        .I3(Q[31]),
        .O(cmp_lo_ge_ff0_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__2_i_2
       (.I0(Q[28]),
        .I1(\mtimecmp_lo_reg_n_0_[28] ),
        .I2(\mtimecmp_lo_reg_n_0_[29] ),
        .I3(Q[29]),
        .O(cmp_lo_ge_ff0_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__2_i_3
       (.I0(Q[26]),
        .I1(\mtimecmp_lo_reg_n_0_[26] ),
        .I2(\mtimecmp_lo_reg_n_0_[27] ),
        .I3(Q[27]),
        .O(cmp_lo_ge_ff0_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry__2_i_4
       (.I0(Q[24]),
        .I1(\mtimecmp_lo_reg_n_0_[24] ),
        .I2(\mtimecmp_lo_reg_n_0_[25] ),
        .I3(Q[25]),
        .O(cmp_lo_ge_ff0_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\mtimecmp_lo_reg_n_0_[30] ),
        .I3(Q[30]),
        .O(cmp_lo_ge_ff0_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\mtimecmp_lo_reg_n_0_[28] ),
        .I3(Q[28]),
        .O(cmp_lo_ge_ff0_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\mtimecmp_lo_reg_n_0_[26] ),
        .I3(Q[26]),
        .O(cmp_lo_ge_ff0_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\mtimecmp_lo_reg_n_0_[24] ),
        .I3(Q[24]),
        .O(cmp_lo_ge_ff0_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry_i_1
       (.I0(Q[6]),
        .I1(\mtimecmp_lo_reg_n_0_[6] ),
        .I2(\mtimecmp_lo_reg_n_0_[7] ),
        .I3(Q[7]),
        .O(cmp_lo_ge_ff0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry_i_2
       (.I0(Q[4]),
        .I1(\mtimecmp_lo_reg_n_0_[4] ),
        .I2(\mtimecmp_lo_reg_n_0_[5] ),
        .I3(Q[5]),
        .O(cmp_lo_ge_ff0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry_i_3
       (.I0(Q[2]),
        .I1(\mtimecmp_lo_reg_n_0_[2] ),
        .I2(\mtimecmp_lo_reg_n_0_[3] ),
        .I3(Q[3]),
        .O(cmp_lo_ge_ff0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_lo_ge_ff0_carry_i_4
       (.I0(Q[0]),
        .I1(\mtimecmp_lo_reg_n_0_[0] ),
        .I2(\mtimecmp_lo_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(cmp_lo_ge_ff0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\mtimecmp_lo_reg_n_0_[6] ),
        .I3(Q[6]),
        .O(cmp_lo_ge_ff0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\mtimecmp_lo_reg_n_0_[4] ),
        .I3(Q[4]),
        .O(cmp_lo_ge_ff0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\mtimecmp_lo_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(cmp_lo_ge_ff0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\mtimecmp_lo_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(cmp_lo_ge_ff0_carry_i_8_n_0));
  FDCE cmp_lo_ge_ff_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cmp_lo_ge),
        .Q(cmp_lo_ge_ff));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry
       (.CI(1'b0),
        .CO({irq_o1_carry_n_0,irq_o1_carry_n_1,irq_o1_carry_n_2,irq_o1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry_i_1_n_0,irq_o1_carry_i_2_n_0,irq_o1_carry_i_3_n_0,irq_o1_carry_i_4_n_0}),
        .O(NLW_irq_o1_carry_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry_i_5_n_0,irq_o1_carry_i_6_n_0,irq_o1_carry_i_7_n_0,irq_o1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__0
       (.CI(irq_o1_carry_n_0),
        .CO({irq_o1_carry__0_n_0,irq_o1_carry__0_n_1,irq_o1_carry__0_n_2,irq_o1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__0_i_1_n_0,irq_o1_carry__0_i_2_n_0,irq_o1_carry__0_i_3_n_0,irq_o1_carry__0_i_4_n_0}),
        .O(NLW_irq_o1_carry__0_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__0_i_5_n_0,irq_o1_carry__0_i_6_n_0,irq_o1_carry__0_i_7_n_0,irq_o1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__0_i_1
       (.I0(\mtime_hi_reg[14]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(\mtimecmp_hi_reg_n_0_[15] ),
        .I3(\mtime_hi_reg[15]_0 ),
        .O(irq_o1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__0_i_2
       (.I0(\mtime_hi_reg[12]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[12] ),
        .I2(\mtimecmp_hi_reg_n_0_[13] ),
        .I3(\mtime_hi_reg[13]_0 ),
        .O(irq_o1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__0_i_3
       (.I0(\mtime_hi_reg[10]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(\mtimecmp_hi_reg_n_0_[11] ),
        .I3(\mtime_hi_reg[11]_0 ),
        .O(irq_o1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__0_i_4
       (.I0(\mtime_hi_reg[8]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[8] ),
        .I2(\mtimecmp_hi_reg_n_0_[9] ),
        .I3(\mtime_hi_reg[9]_0 ),
        .O(irq_o1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_5
       (.I0(\mtime_hi_reg[14]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(\mtime_hi_reg[15]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[15] ),
        .O(irq_o1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_6
       (.I0(\mtime_hi_reg[12]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[12] ),
        .I2(\mtime_hi_reg[13]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[13] ),
        .O(irq_o1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_7
       (.I0(\mtime_hi_reg[10]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(\mtime_hi_reg[11]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[11] ),
        .O(irq_o1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_8
       (.I0(\mtime_hi_reg[8]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[8] ),
        .I2(\mtime_hi_reg[9]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[9] ),
        .O(irq_o1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__1
       (.CI(irq_o1_carry__0_n_0),
        .CO({irq_o1_carry__1_n_0,irq_o1_carry__1_n_1,irq_o1_carry__1_n_2,irq_o1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__1_i_1_n_0,irq_o1_carry__1_i_2_n_0,irq_o1_carry__1_i_3_n_0,irq_o1_carry__1_i_4_n_0}),
        .O(NLW_irq_o1_carry__1_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__1_i_5_n_0,irq_o1_carry__1_i_6_n_0,irq_o1_carry__1_i_7_n_0,irq_o1_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__1_i_1
       (.I0(\mtime_hi_reg[22]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(\mtimecmp_hi_reg_n_0_[23] ),
        .I3(\mtime_hi_reg[23]_0 ),
        .O(irq_o1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__1_i_2
       (.I0(\mtime_hi_reg[20]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[20] ),
        .I2(\mtimecmp_hi_reg_n_0_[21] ),
        .I3(\mtime_hi_reg[21]_0 ),
        .O(irq_o1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__1_i_3
       (.I0(\mtime_hi_reg[18]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[18] ),
        .I2(\mtimecmp_hi_reg_n_0_[19] ),
        .I3(\mtime_hi_reg[19]_0 ),
        .O(irq_o1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__1_i_4
       (.I0(\mtime_hi_reg[16]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[16] ),
        .I2(\mtimecmp_hi_reg_n_0_[17] ),
        .I3(\mtime_hi_reg[17]_0 ),
        .O(irq_o1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_5
       (.I0(\mtime_hi_reg[22]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(\mtime_hi_reg[23]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[23] ),
        .O(irq_o1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_6
       (.I0(\mtime_hi_reg[20]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[20] ),
        .I2(\mtime_hi_reg[21]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[21] ),
        .O(irq_o1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_7
       (.I0(\mtime_hi_reg[18]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[18] ),
        .I2(\mtime_hi_reg[19]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[19] ),
        .O(irq_o1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_8
       (.I0(\mtime_hi_reg[16]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[16] ),
        .I2(\mtime_hi_reg[17]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[17] ),
        .O(irq_o1_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__2
       (.CI(irq_o1_carry__1_n_0),
        .CO({cmp_hi_gt,irq_o1_carry__2_n_1,irq_o1_carry__2_n_2,irq_o1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__2_i_1_n_0,irq_o1_carry__2_i_2_n_0,irq_o1_carry__2_i_3_n_0,irq_o1_carry__2_i_4_n_0}),
        .O(NLW_irq_o1_carry__2_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__2_i_5_n_0,irq_o1_carry__2_i_6_n_0,irq_o1_carry__2_i_7_n_0,irq_o1_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__2_i_1
       (.I0(\mtime_hi_reg[30]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[30] ),
        .I2(\mtimecmp_hi_reg_n_0_[31] ),
        .I3(\mtime_hi_reg[31]_0 ),
        .O(irq_o1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__2_i_2
       (.I0(\mtime_hi_reg[28]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(\mtimecmp_hi_reg_n_0_[29] ),
        .I3(\mtime_hi_reg[29]_0 ),
        .O(irq_o1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__2_i_3
       (.I0(\mtime_hi_reg[26]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[26] ),
        .I2(\mtimecmp_hi_reg_n_0_[27] ),
        .I3(\mtime_hi_reg[27]_0 ),
        .O(irq_o1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry__2_i_4
       (.I0(\mtime_hi_reg[24]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[24] ),
        .I2(\mtimecmp_hi_reg_n_0_[25] ),
        .I3(\mtime_hi_reg[25]_0 ),
        .O(irq_o1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_5
       (.I0(\mtime_hi_reg[30]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[30] ),
        .I2(\mtime_hi_reg[31]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[31] ),
        .O(irq_o1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_6
       (.I0(\mtime_hi_reg[28]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(\mtime_hi_reg[29]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[29] ),
        .O(irq_o1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_7
       (.I0(\mtime_hi_reg[26]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[26] ),
        .I2(\mtime_hi_reg[27]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[27] ),
        .O(irq_o1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_8
       (.I0(\mtime_hi_reg[24]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[24] ),
        .I2(\mtime_hi_reg[25]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[25] ),
        .O(irq_o1_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry_i_1
       (.I0(\mtime_hi_reg[6]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[6] ),
        .I2(\mtimecmp_hi_reg_n_0_[7] ),
        .I3(\mtime_hi_reg[7]_0 ),
        .O(irq_o1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry_i_2
       (.I0(\mtime_hi_reg[4]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(\mtimecmp_hi_reg_n_0_[5] ),
        .I3(\mtime_hi_reg[5]_0 ),
        .O(irq_o1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry_i_3
       (.I0(\mtime_hi_reg[2]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[2] ),
        .I2(\mtimecmp_hi_reg_n_0_[3] ),
        .I3(\mtime_hi_reg[3]_0 ),
        .O(irq_o1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    irq_o1_carry_i_4
       (.I0(\mtime_hi_reg[0]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[0] ),
        .I2(\mtimecmp_hi_reg_n_0_[1] ),
        .I3(\mtime_hi_reg[1]_0 ),
        .O(irq_o1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_5
       (.I0(\mtime_hi_reg[6]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[6] ),
        .I2(\mtime_hi_reg[7]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[7] ),
        .O(irq_o1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_6
       (.I0(\mtime_hi_reg[4]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(\mtime_hi_reg[5]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[5] ),
        .O(irq_o1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_7
       (.I0(\mtime_hi_reg[2]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[2] ),
        .I2(\mtime_hi_reg[3]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[3] ),
        .O(irq_o1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_8
       (.I0(\mtime_hi_reg[0]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[0] ),
        .I2(\mtime_hi_reg[1]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[1] ),
        .O(irq_o1_carry_i_8_n_0));
  CARRY4 irq_o2_carry
       (.CI(1'b0),
        .CO({irq_o2_carry_n_0,irq_o2_carry_n_1,irq_o2_carry_n_2,irq_o2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry_O_UNCONNECTED[3:0]),
        .S({irq_o2_carry_i_1_n_0,irq_o2_carry_i_2_n_0,irq_o2_carry_i_3_n_0,irq_o2_carry_i_4_n_0}));
  CARRY4 irq_o2_carry__0
       (.CI(irq_o2_carry_n_0),
        .CO({irq_o2_carry__0_n_0,irq_o2_carry__0_n_1,irq_o2_carry__0_n_2,irq_o2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry__0_O_UNCONNECTED[3:0]),
        .S({irq_o2_carry__0_i_1_n_0,irq_o2_carry__0_i_2_n_0,irq_o2_carry__0_i_3_n_0,irq_o2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_1
       (.I0(\mtimecmp_hi_reg_n_0_[23] ),
        .I1(\mtime_hi_reg[23]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[22] ),
        .I3(\mtime_hi_reg[22]_0 ),
        .I4(\mtime_hi_reg[21]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[21] ),
        .O(irq_o2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_2
       (.I0(\mtimecmp_hi_reg_n_0_[20] ),
        .I1(\mtime_hi_reg[20]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[19] ),
        .I3(\mtime_hi_reg[19]_0 ),
        .I4(\mtime_hi_reg[18]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[18] ),
        .O(irq_o2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_3
       (.I0(\mtimecmp_hi_reg_n_0_[17] ),
        .I1(\mtime_hi_reg[17]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[16] ),
        .I3(\mtime_hi_reg[16]_0 ),
        .I4(\mtime_hi_reg[15]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[15] ),
        .O(irq_o2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_4
       (.I0(\mtimecmp_hi_reg_n_0_[14] ),
        .I1(\mtime_hi_reg[14]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[13] ),
        .I3(\mtime_hi_reg[13]_0 ),
        .I4(\mtime_hi_reg[12]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[12] ),
        .O(irq_o2_carry__0_i_4_n_0));
  CARRY4 irq_o2_carry__1
       (.CI(irq_o2_carry__0_n_0),
        .CO({NLW_irq_o2_carry__1_CO_UNCONNECTED[3],cmp_hi_eq,irq_o2_carry__1_n_2,irq_o2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,irq_o2_carry__1_i_1_n_0,irq_o2_carry__1_i_2_n_0,irq_o2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o2_carry__1_i_1
       (.I0(\mtime_hi_reg[31]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[31] ),
        .I2(\mtime_hi_reg[30]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[30] ),
        .O(irq_o2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__1_i_2
       (.I0(\mtimecmp_hi_reg_n_0_[29] ),
        .I1(\mtime_hi_reg[29]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[28] ),
        .I3(\mtime_hi_reg[28]_0 ),
        .I4(\mtime_hi_reg[27]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[27] ),
        .O(irq_o2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__1_i_3
       (.I0(\mtimecmp_hi_reg_n_0_[26] ),
        .I1(\mtime_hi_reg[26]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[25] ),
        .I3(\mtime_hi_reg[25]_0 ),
        .I4(\mtime_hi_reg[24]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[24] ),
        .O(irq_o2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_1
       (.I0(\mtimecmp_hi_reg_n_0_[11] ),
        .I1(\mtime_hi_reg[11]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[10] ),
        .I3(\mtime_hi_reg[10]_0 ),
        .I4(\mtime_hi_reg[9]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[9] ),
        .O(irq_o2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_2
       (.I0(\mtimecmp_hi_reg_n_0_[8] ),
        .I1(\mtime_hi_reg[8]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[7] ),
        .I3(\mtime_hi_reg[7]_0 ),
        .I4(\mtime_hi_reg[6]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[6] ),
        .O(irq_o2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_3
       (.I0(\mtimecmp_hi_reg_n_0_[5] ),
        .I1(\mtime_hi_reg[5]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[4] ),
        .I3(\mtime_hi_reg[4]_0 ),
        .I4(\mtime_hi_reg[3]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[3] ),
        .O(irq_o2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_4
       (.I0(\mtimecmp_hi_reg_n_0_[2] ),
        .I1(\mtime_hi_reg[2]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[1] ),
        .I3(\mtime_hi_reg[1]_0 ),
        .I4(\mtime_hi_reg[0]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[0] ),
        .O(irq_o2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    irq_o_i_1
       (.I0(cmp_lo_ge_ff),
        .I1(cmp_hi_eq),
        .I2(cmp_hi_gt),
        .O(irq_o_i_1_n_0));
  FDCE irq_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_o_i_1_n_0),
        .Q(mti_i));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [11]),
        .I1(load),
        .I2(\mtime_hi_reg[11]_0 ),
        .O(\mtime_hi[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [10]),
        .I1(load),
        .I2(\mtime_hi_reg[10]_0 ),
        .O(\mtime_hi[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [9]),
        .I1(load),
        .I2(\mtime_hi_reg[9]_0 ),
        .O(\mtime_hi[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [8]),
        .I1(load),
        .I2(\mtime_hi_reg[8]_0 ),
        .O(\mtime_hi[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [15]),
        .I1(load),
        .I2(\mtime_hi_reg[15]_0 ),
        .O(\mtime_hi[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [14]),
        .I1(load),
        .I2(\mtime_hi_reg[14]_0 ),
        .O(\mtime_hi[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [13]),
        .I1(load),
        .I2(\mtime_hi_reg[13]_0 ),
        .O(\mtime_hi[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [12]),
        .I1(load),
        .I2(\mtime_hi_reg[12]_0 ),
        .O(\mtime_hi[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [19]),
        .I1(load),
        .I2(\mtime_hi_reg[19]_0 ),
        .O(\mtime_hi[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [18]),
        .I1(load),
        .I2(\mtime_hi_reg[18]_0 ),
        .O(\mtime_hi[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [17]),
        .I1(load),
        .I2(\mtime_hi_reg[17]_0 ),
        .O(\mtime_hi[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [16]),
        .I1(load),
        .I2(\mtime_hi_reg[16]_0 ),
        .O(\mtime_hi[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [23]),
        .I1(load),
        .I2(\mtime_hi_reg[23]_0 ),
        .O(\mtime_hi[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [22]),
        .I1(load),
        .I2(\mtime_hi_reg[22]_0 ),
        .O(\mtime_hi[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [21]),
        .I1(load),
        .I2(\mtime_hi_reg[21]_0 ),
        .O(\mtime_hi[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [20]),
        .I1(load),
        .I2(\mtime_hi_reg[20]_0 ),
        .O(\mtime_hi[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [27]),
        .I1(load),
        .I2(\mtime_hi_reg[27]_0 ),
        .O(\mtime_hi[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [26]),
        .I1(load),
        .I2(\mtime_hi_reg[26]_0 ),
        .O(\mtime_hi[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [25]),
        .I1(load),
        .I2(\mtime_hi_reg[25]_0 ),
        .O(\mtime_hi[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [24]),
        .I1(load),
        .I2(\mtime_hi_reg[24]_0 ),
        .O(\mtime_hi[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [31]),
        .I1(load),
        .I2(\mtime_hi_reg[31]_0 ),
        .O(\mtime_hi[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [30]),
        .I1(load),
        .I2(\mtime_hi_reg[30]_0 ),
        .O(\mtime_hi[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [29]),
        .I1(load),
        .I2(\mtime_hi_reg[29]_0 ),
        .O(\mtime_hi[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [28]),
        .I1(load),
        .I2(\mtime_hi_reg[28]_0 ),
        .O(\mtime_hi[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mtime_hi[3]_i_2 
       (.I0(mtime_lo_cry),
        .I1(load),
        .O(\mtime_hi[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [3]),
        .I1(load),
        .I2(\mtime_hi_reg[3]_0 ),
        .O(\mtime_hi[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [2]),
        .I1(load),
        .I2(\mtime_hi_reg[2]_0 ),
        .O(\mtime_hi[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [1]),
        .I1(load),
        .I2(\mtime_hi_reg[1]_0 ),
        .O(\mtime_hi[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \mtime_hi[3]_i_6 
       (.I0(mtime_lo_cry),
        .I1(\mtime_hi_reg[0]_0 ),
        .I2(load),
        .I3(\mtimecmp_hi_reg[31]_0 [0]),
        .O(\mtime_hi[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [7]),
        .I1(load),
        .I2(\mtime_hi_reg[7]_0 ),
        .O(\mtime_hi[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [6]),
        .I1(load),
        .I2(\mtime_hi_reg[6]_0 ),
        .O(\mtime_hi[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [5]),
        .I1(load),
        .I2(\mtime_hi_reg[5]_0 ),
        .O(\mtime_hi[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [4]),
        .I1(load),
        .I2(\mtime_hi_reg[4]_0 ),
        .O(\mtime_hi[7]_i_5_n_0 ));
  FDCE \mtime_hi_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_7 ),
        .Q(\mtime_hi_reg[0]_0 ));
  FDCE \mtime_hi_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_5 ),
        .Q(\mtime_hi_reg[10]_0 ));
  FDCE \mtime_hi_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_4 ),
        .Q(\mtime_hi_reg[11]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[11]_i_1 
       (.CI(\mtime_hi_reg[7]_i_1_n_0 ),
        .CO({\mtime_hi_reg[11]_i_1_n_0 ,\mtime_hi_reg[11]_i_1_n_1 ,\mtime_hi_reg[11]_i_1_n_2 ,\mtime_hi_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[11]_i_1_n_4 ,\mtime_hi_reg[11]_i_1_n_5 ,\mtime_hi_reg[11]_i_1_n_6 ,\mtime_hi_reg[11]_i_1_n_7 }),
        .S({\mtime_hi[11]_i_2_n_0 ,\mtime_hi[11]_i_3_n_0 ,\mtime_hi[11]_i_4_n_0 ,\mtime_hi[11]_i_5_n_0 }));
  FDCE \mtime_hi_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_7 ),
        .Q(\mtime_hi_reg[12]_0 ));
  FDCE \mtime_hi_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_6 ),
        .Q(\mtime_hi_reg[13]_0 ));
  FDCE \mtime_hi_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_5 ),
        .Q(\mtime_hi_reg[14]_0 ));
  FDCE \mtime_hi_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_4 ),
        .Q(\mtime_hi_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[15]_i_1 
       (.CI(\mtime_hi_reg[11]_i_1_n_0 ),
        .CO({\mtime_hi_reg[15]_i_1_n_0 ,\mtime_hi_reg[15]_i_1_n_1 ,\mtime_hi_reg[15]_i_1_n_2 ,\mtime_hi_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[15]_i_1_n_4 ,\mtime_hi_reg[15]_i_1_n_5 ,\mtime_hi_reg[15]_i_1_n_6 ,\mtime_hi_reg[15]_i_1_n_7 }),
        .S({\mtime_hi[15]_i_2_n_0 ,\mtime_hi[15]_i_3_n_0 ,\mtime_hi[15]_i_4_n_0 ,\mtime_hi[15]_i_5_n_0 }));
  FDCE \mtime_hi_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_7 ),
        .Q(\mtime_hi_reg[16]_0 ));
  FDCE \mtime_hi_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_6 ),
        .Q(\mtime_hi_reg[17]_0 ));
  FDCE \mtime_hi_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_5 ),
        .Q(\mtime_hi_reg[18]_0 ));
  FDCE \mtime_hi_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_4 ),
        .Q(\mtime_hi_reg[19]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[19]_i_1 
       (.CI(\mtime_hi_reg[15]_i_1_n_0 ),
        .CO({\mtime_hi_reg[19]_i_1_n_0 ,\mtime_hi_reg[19]_i_1_n_1 ,\mtime_hi_reg[19]_i_1_n_2 ,\mtime_hi_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[19]_i_1_n_4 ,\mtime_hi_reg[19]_i_1_n_5 ,\mtime_hi_reg[19]_i_1_n_6 ,\mtime_hi_reg[19]_i_1_n_7 }),
        .S({\mtime_hi[19]_i_2_n_0 ,\mtime_hi[19]_i_3_n_0 ,\mtime_hi[19]_i_4_n_0 ,\mtime_hi[19]_i_5_n_0 }));
  FDCE \mtime_hi_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_6 ),
        .Q(\mtime_hi_reg[1]_0 ));
  FDCE \mtime_hi_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_7 ),
        .Q(\mtime_hi_reg[20]_0 ));
  FDCE \mtime_hi_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_6 ),
        .Q(\mtime_hi_reg[21]_0 ));
  FDCE \mtime_hi_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_5 ),
        .Q(\mtime_hi_reg[22]_0 ));
  FDCE \mtime_hi_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_4 ),
        .Q(\mtime_hi_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[23]_i_1 
       (.CI(\mtime_hi_reg[19]_i_1_n_0 ),
        .CO({\mtime_hi_reg[23]_i_1_n_0 ,\mtime_hi_reg[23]_i_1_n_1 ,\mtime_hi_reg[23]_i_1_n_2 ,\mtime_hi_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[23]_i_1_n_4 ,\mtime_hi_reg[23]_i_1_n_5 ,\mtime_hi_reg[23]_i_1_n_6 ,\mtime_hi_reg[23]_i_1_n_7 }),
        .S({\mtime_hi[23]_i_2_n_0 ,\mtime_hi[23]_i_3_n_0 ,\mtime_hi[23]_i_4_n_0 ,\mtime_hi[23]_i_5_n_0 }));
  FDCE \mtime_hi_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_7 ),
        .Q(\mtime_hi_reg[24]_0 ));
  FDCE \mtime_hi_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_6 ),
        .Q(\mtime_hi_reg[25]_0 ));
  FDCE \mtime_hi_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_5 ),
        .Q(\mtime_hi_reg[26]_0 ));
  FDCE \mtime_hi_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_4 ),
        .Q(\mtime_hi_reg[27]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[27]_i_1 
       (.CI(\mtime_hi_reg[23]_i_1_n_0 ),
        .CO({\mtime_hi_reg[27]_i_1_n_0 ,\mtime_hi_reg[27]_i_1_n_1 ,\mtime_hi_reg[27]_i_1_n_2 ,\mtime_hi_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[27]_i_1_n_4 ,\mtime_hi_reg[27]_i_1_n_5 ,\mtime_hi_reg[27]_i_1_n_6 ,\mtime_hi_reg[27]_i_1_n_7 }),
        .S({\mtime_hi[27]_i_2_n_0 ,\mtime_hi[27]_i_3_n_0 ,\mtime_hi[27]_i_4_n_0 ,\mtime_hi[27]_i_5_n_0 }));
  FDCE \mtime_hi_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_7 ),
        .Q(\mtime_hi_reg[28]_0 ));
  FDCE \mtime_hi_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_6 ),
        .Q(\mtime_hi_reg[29]_0 ));
  FDCE \mtime_hi_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_5 ),
        .Q(\mtime_hi_reg[2]_0 ));
  FDCE \mtime_hi_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_5 ),
        .Q(\mtime_hi_reg[30]_0 ));
  FDCE \mtime_hi_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_4 ),
        .Q(\mtime_hi_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[31]_i_1 
       (.CI(\mtime_hi_reg[27]_i_1_n_0 ),
        .CO({\NLW_mtime_hi_reg[31]_i_1_CO_UNCONNECTED [3],\mtime_hi_reg[31]_i_1_n_1 ,\mtime_hi_reg[31]_i_1_n_2 ,\mtime_hi_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[31]_i_1_n_4 ,\mtime_hi_reg[31]_i_1_n_5 ,\mtime_hi_reg[31]_i_1_n_6 ,\mtime_hi_reg[31]_i_1_n_7 }),
        .S({\mtime_hi[31]_i_2_n_0 ,\mtime_hi[31]_i_3_n_0 ,\mtime_hi[31]_i_4_n_0 ,\mtime_hi[31]_i_5_n_0 }));
  FDCE \mtime_hi_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_4 ),
        .Q(\mtime_hi_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mtime_hi_reg[3]_i_1_n_0 ,\mtime_hi_reg[3]_i_1_n_1 ,\mtime_hi_reg[3]_i_1_n_2 ,\mtime_hi_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mtime_hi[3]_i_2_n_0 }),
        .O({\mtime_hi_reg[3]_i_1_n_4 ,\mtime_hi_reg[3]_i_1_n_5 ,\mtime_hi_reg[3]_i_1_n_6 ,\mtime_hi_reg[3]_i_1_n_7 }),
        .S({\mtime_hi[3]_i_3_n_0 ,\mtime_hi[3]_i_4_n_0 ,\mtime_hi[3]_i_5_n_0 ,\mtime_hi[3]_i_6_n_0 }));
  FDCE \mtime_hi_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_7 ),
        .Q(\mtime_hi_reg[4]_0 ));
  FDCE \mtime_hi_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_6 ),
        .Q(\mtime_hi_reg[5]_0 ));
  FDCE \mtime_hi_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_5 ),
        .Q(\mtime_hi_reg[6]_0 ));
  FDCE \mtime_hi_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_4 ),
        .Q(\mtime_hi_reg[7]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[7]_i_1 
       (.CI(\mtime_hi_reg[3]_i_1_n_0 ),
        .CO({\mtime_hi_reg[7]_i_1_n_0 ,\mtime_hi_reg[7]_i_1_n_1 ,\mtime_hi_reg[7]_i_1_n_2 ,\mtime_hi_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[7]_i_1_n_4 ,\mtime_hi_reg[7]_i_1_n_5 ,\mtime_hi_reg[7]_i_1_n_6 ,\mtime_hi_reg[7]_i_1_n_7 }),
        .S({\mtime_hi[7]_i_2_n_0 ,\mtime_hi[7]_i_3_n_0 ,\mtime_hi[7]_i_4_n_0 ,\mtime_hi[7]_i_5_n_0 }));
  FDCE \mtime_hi_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_7 ),
        .Q(\mtime_hi_reg[8]_0 ));
  FDCE \mtime_hi_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_6 ),
        .Q(\mtime_hi_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \mtime_lo[0]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [0]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(\mtime_lo[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[10]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [10]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_6),
        .O(\mtime_lo[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[11]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [11]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_5),
        .O(\mtime_lo[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[12]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [12]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_4),
        .O(\mtime_lo[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[13]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [13]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_7),
        .O(\mtime_lo[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[14]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [14]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_6),
        .O(\mtime_lo[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[15]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [15]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_5),
        .O(\mtime_lo[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[16]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [16]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_4),
        .O(\mtime_lo[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[17]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [17]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_7),
        .O(\mtime_lo[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[18]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [18]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_6),
        .O(\mtime_lo[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[19]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [19]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_5),
        .O(\mtime_lo[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[1]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [1]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_7),
        .O(\mtime_lo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[20]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [20]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_4),
        .O(\mtime_lo[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[21]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [21]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_7),
        .O(\mtime_lo[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[22]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [22]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_6),
        .O(\mtime_lo[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[23]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [23]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_5),
        .O(\mtime_lo[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[24]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [24]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_4),
        .O(\mtime_lo[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[25]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [25]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_7),
        .O(\mtime_lo[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[26]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [26]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_6),
        .O(\mtime_lo[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[27]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [27]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_5),
        .O(\mtime_lo[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[28]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [28]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_4),
        .O(\mtime_lo[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[29]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [29]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_7),
        .O(\mtime_lo[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[2]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [2]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_6),
        .O(\mtime_lo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[30]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [30]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_6),
        .O(\mtime_lo[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[31]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [31]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_5),
        .O(\mtime_lo[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[3]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [3]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_5),
        .O(\mtime_lo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[4]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [4]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_4),
        .O(\mtime_lo[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[5]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [5]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_7),
        .O(\mtime_lo[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[6]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [6]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_6),
        .O(\mtime_lo[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[7]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [7]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_5),
        .O(\mtime_lo[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[8]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [8]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_4),
        .O(\mtime_lo[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[9]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [9]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_7),
        .O(\mtime_lo[9]_i_1_n_0 ));
  FDCE \mtime_lo_cry_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(mtime_lo_cry));
  FDCE \mtime_lo_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \mtime_lo_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \mtime_lo_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \mtime_lo_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \mtime_lo_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \mtime_lo_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \mtime_lo_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[15]_i_1_n_0 ),
        .Q(Q[15]));
  FDCE \mtime_lo_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[16]_i_1_n_0 ),
        .Q(Q[16]));
  FDCE \mtime_lo_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[17]_i_1_n_0 ),
        .Q(Q[17]));
  FDCE \mtime_lo_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[18]_i_1_n_0 ),
        .Q(Q[18]));
  FDCE \mtime_lo_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[19]_i_1_n_0 ),
        .Q(Q[19]));
  FDCE \mtime_lo_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \mtime_lo_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[20]_i_1_n_0 ),
        .Q(Q[20]));
  FDCE \mtime_lo_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[21]_i_1_n_0 ),
        .Q(Q[21]));
  FDCE \mtime_lo_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[22]_i_1_n_0 ),
        .Q(Q[22]));
  FDCE \mtime_lo_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[23]_i_1_n_0 ),
        .Q(Q[23]));
  FDCE \mtime_lo_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[24]_i_1_n_0 ),
        .Q(Q[24]));
  FDCE \mtime_lo_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[25]_i_1_n_0 ),
        .Q(Q[25]));
  FDCE \mtime_lo_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[26]_i_1_n_0 ),
        .Q(Q[26]));
  FDCE \mtime_lo_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[27]_i_1_n_0 ),
        .Q(Q[27]));
  FDCE \mtime_lo_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[28]_i_1_n_0 ),
        .Q(Q[28]));
  FDCE \mtime_lo_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[29]_i_1_n_0 ),
        .Q(Q[29]));
  FDCE \mtime_lo_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \mtime_lo_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[30]_i_1_n_0 ),
        .Q(Q[30]));
  FDCE \mtime_lo_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[31]_i_1_n_0 ),
        .Q(Q[31]));
  FDCE \mtime_lo_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \mtime_lo_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \mtime_lo_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \mtime_lo_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \mtime_lo_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \mtime_lo_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \mtime_lo_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[9]_i_1_n_0 ),
        .Q(Q[9]));
  FDCE \mtime_we_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\mtime_we_reg_n_0_[0] ));
  FDCE \mtime_we_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(load));
  FDCE \mtimecmp_hi_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [0]),
        .Q(\mtimecmp_hi_reg_n_0_[0] ));
  FDCE \mtimecmp_hi_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [10]),
        .Q(\mtimecmp_hi_reg_n_0_[10] ));
  FDCE \mtimecmp_hi_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [11]),
        .Q(\mtimecmp_hi_reg_n_0_[11] ));
  FDCE \mtimecmp_hi_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [12]),
        .Q(\mtimecmp_hi_reg_n_0_[12] ));
  FDCE \mtimecmp_hi_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [13]),
        .Q(\mtimecmp_hi_reg_n_0_[13] ));
  FDCE \mtimecmp_hi_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [14]),
        .Q(\mtimecmp_hi_reg_n_0_[14] ));
  FDCE \mtimecmp_hi_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [15]),
        .Q(\mtimecmp_hi_reg_n_0_[15] ));
  FDCE \mtimecmp_hi_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [16]),
        .Q(\mtimecmp_hi_reg_n_0_[16] ));
  FDCE \mtimecmp_hi_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [17]),
        .Q(\mtimecmp_hi_reg_n_0_[17] ));
  FDCE \mtimecmp_hi_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [18]),
        .Q(\mtimecmp_hi_reg_n_0_[18] ));
  FDCE \mtimecmp_hi_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [19]),
        .Q(\mtimecmp_hi_reg_n_0_[19] ));
  FDCE \mtimecmp_hi_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [1]),
        .Q(\mtimecmp_hi_reg_n_0_[1] ));
  FDCE \mtimecmp_hi_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [20]),
        .Q(\mtimecmp_hi_reg_n_0_[20] ));
  FDCE \mtimecmp_hi_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [21]),
        .Q(\mtimecmp_hi_reg_n_0_[21] ));
  FDCE \mtimecmp_hi_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [22]),
        .Q(\mtimecmp_hi_reg_n_0_[22] ));
  FDCE \mtimecmp_hi_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [23]),
        .Q(\mtimecmp_hi_reg_n_0_[23] ));
  FDCE \mtimecmp_hi_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [24]),
        .Q(\mtimecmp_hi_reg_n_0_[24] ));
  FDCE \mtimecmp_hi_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [25]),
        .Q(\mtimecmp_hi_reg_n_0_[25] ));
  FDCE \mtimecmp_hi_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [26]),
        .Q(\mtimecmp_hi_reg_n_0_[26] ));
  FDCE \mtimecmp_hi_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [27]),
        .Q(\mtimecmp_hi_reg_n_0_[27] ));
  FDCE \mtimecmp_hi_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [28]),
        .Q(\mtimecmp_hi_reg_n_0_[28] ));
  FDCE \mtimecmp_hi_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [29]),
        .Q(\mtimecmp_hi_reg_n_0_[29] ));
  FDCE \mtimecmp_hi_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [2]),
        .Q(\mtimecmp_hi_reg_n_0_[2] ));
  FDCE \mtimecmp_hi_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [30]),
        .Q(\mtimecmp_hi_reg_n_0_[30] ));
  FDCE \mtimecmp_hi_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [31]),
        .Q(\mtimecmp_hi_reg_n_0_[31] ));
  FDCE \mtimecmp_hi_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [3]),
        .Q(\mtimecmp_hi_reg_n_0_[3] ));
  FDCE \mtimecmp_hi_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [4]),
        .Q(\mtimecmp_hi_reg_n_0_[4] ));
  FDCE \mtimecmp_hi_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [5]),
        .Q(\mtimecmp_hi_reg_n_0_[5] ));
  FDCE \mtimecmp_hi_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [6]),
        .Q(\mtimecmp_hi_reg_n_0_[6] ));
  FDCE \mtimecmp_hi_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [7]),
        .Q(\mtimecmp_hi_reg_n_0_[7] ));
  FDCE \mtimecmp_hi_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [8]),
        .Q(\mtimecmp_hi_reg_n_0_[8] ));
  FDCE \mtimecmp_hi_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [9]),
        .Q(\mtimecmp_hi_reg_n_0_[9] ));
  FDCE \mtimecmp_lo_reg[0] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [0]),
        .Q(\mtimecmp_lo_reg_n_0_[0] ));
  FDCE \mtimecmp_lo_reg[10] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [10]),
        .Q(\mtimecmp_lo_reg_n_0_[10] ));
  FDCE \mtimecmp_lo_reg[11] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [11]),
        .Q(\mtimecmp_lo_reg_n_0_[11] ));
  FDCE \mtimecmp_lo_reg[12] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [12]),
        .Q(\mtimecmp_lo_reg_n_0_[12] ));
  FDCE \mtimecmp_lo_reg[13] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [13]),
        .Q(\mtimecmp_lo_reg_n_0_[13] ));
  FDCE \mtimecmp_lo_reg[14] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [14]),
        .Q(\mtimecmp_lo_reg_n_0_[14] ));
  FDCE \mtimecmp_lo_reg[15] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [15]),
        .Q(\mtimecmp_lo_reg_n_0_[15] ));
  FDCE \mtimecmp_lo_reg[16] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [16]),
        .Q(\mtimecmp_lo_reg_n_0_[16] ));
  FDCE \mtimecmp_lo_reg[17] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [17]),
        .Q(\mtimecmp_lo_reg_n_0_[17] ));
  FDCE \mtimecmp_lo_reg[18] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [18]),
        .Q(\mtimecmp_lo_reg_n_0_[18] ));
  FDCE \mtimecmp_lo_reg[19] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [19]),
        .Q(\mtimecmp_lo_reg_n_0_[19] ));
  FDCE \mtimecmp_lo_reg[1] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [1]),
        .Q(\mtimecmp_lo_reg_n_0_[1] ));
  FDCE \mtimecmp_lo_reg[20] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [20]),
        .Q(\mtimecmp_lo_reg_n_0_[20] ));
  FDCE \mtimecmp_lo_reg[21] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [21]),
        .Q(\mtimecmp_lo_reg_n_0_[21] ));
  FDCE \mtimecmp_lo_reg[22] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [22]),
        .Q(\mtimecmp_lo_reg_n_0_[22] ));
  FDCE \mtimecmp_lo_reg[23] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [23]),
        .Q(\mtimecmp_lo_reg_n_0_[23] ));
  FDCE \mtimecmp_lo_reg[24] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [24]),
        .Q(\mtimecmp_lo_reg_n_0_[24] ));
  FDCE \mtimecmp_lo_reg[25] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [25]),
        .Q(\mtimecmp_lo_reg_n_0_[25] ));
  FDCE \mtimecmp_lo_reg[26] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [26]),
        .Q(\mtimecmp_lo_reg_n_0_[26] ));
  FDCE \mtimecmp_lo_reg[27] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [27]),
        .Q(\mtimecmp_lo_reg_n_0_[27] ));
  FDCE \mtimecmp_lo_reg[28] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [28]),
        .Q(\mtimecmp_lo_reg_n_0_[28] ));
  FDCE \mtimecmp_lo_reg[29] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [29]),
        .Q(\mtimecmp_lo_reg_n_0_[29] ));
  FDCE \mtimecmp_lo_reg[2] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [2]),
        .Q(\mtimecmp_lo_reg_n_0_[2] ));
  FDCE \mtimecmp_lo_reg[30] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [30]),
        .Q(\mtimecmp_lo_reg_n_0_[30] ));
  FDCE \mtimecmp_lo_reg[31] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [31]),
        .Q(\mtimecmp_lo_reg_n_0_[31] ));
  FDCE \mtimecmp_lo_reg[3] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [3]),
        .Q(\mtimecmp_lo_reg_n_0_[3] ));
  FDCE \mtimecmp_lo_reg[4] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [4]),
        .Q(\mtimecmp_lo_reg_n_0_[4] ));
  FDCE \mtimecmp_lo_reg[5] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [5]),
        .Q(\mtimecmp_lo_reg_n_0_[5] ));
  FDCE \mtimecmp_lo_reg[6] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [6]),
        .Q(\mtimecmp_lo_reg_n_0_[6] ));
  FDCE \mtimecmp_lo_reg[7] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [7]),
        .Q(\mtimecmp_lo_reg_n_0_[7] ));
  FDCE \mtimecmp_lo_reg[8] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [8]),
        .Q(\mtimecmp_lo_reg_n_0_[8] ));
  FDCE \mtimecmp_lo_reg[9] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [9]),
        .Q(\mtimecmp_lo_reg_n_0_[9] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(Q[4:1]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(Q[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(Q[12:9]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(Q[16:13]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(Q[20:17]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(Q[24:21]));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(Q[28:25]));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({p_0_in,NLW_plusOp_carry__6_CO_UNCONNECTED[2],plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3],plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .S({1'b1,Q[31:29]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo
   (\iodev_rsp[1][ack] ,
    \bus_rsp_o_reg[data][1]_0 ,
    Q,
    \bus_rsp_o_reg[data][3]_0 ,
    \bus_rsp_o_reg[data][3]_1 ,
    \bus_rsp_o_reg[data][1]_1 ,
    \bus_rsp_o_reg[ack]_0 ,
    clk,
    rstn_sys,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ,
    D);
  output \iodev_rsp[1][ack] ;
  output \bus_rsp_o_reg[data][1]_0 ;
  output [4:0]Q;
  output \bus_rsp_o_reg[data][3]_0 ;
  output \bus_rsp_o_reg[data][3]_1 ;
  output \bus_rsp_o_reg[data][1]_1 ;
  input \bus_rsp_o_reg[ack]_0 ;
  input clk;
  input rstn_sys;
  input [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ;
  input [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ;
  input [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ;
  input [5:0]D;

  wire [5:0]D;
  wire [4:0]Q;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire \bus_rsp_o_reg[data][1]_0 ;
  wire \bus_rsp_o_reg[data][1]_1 ;
  wire \bus_rsp_o_reg[data][3]_0 ;
  wire \bus_rsp_o_reg[data][3]_1 ;
  wire clk;
  wire \iodev_rsp[1][ack] ;
  wire [1:1]\iodev_rsp[1][data] ;
  wire [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ;
  wire [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ;
  wire [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ;
  wire rstn_sys;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[ack]_0 ),
        .Q(\iodev_rsp[1][ack] ));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(Q[2]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(Q[3]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\iodev_rsp[1][data] ));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(Q[4]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(Q[0]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(Q[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_12__0 
       (.I0(Q[0]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [2]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [2]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [2]),
        .O(\bus_rsp_o_reg[data][3]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_14__0 
       (.I0(Q[0]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [1]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [1]),
        .O(\bus_rsp_o_reg[data][3]_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_17 
       (.I0(\iodev_rsp[1][data] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [3]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [3]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [3]),
        .O(\bus_rsp_o_reg[data][1]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_8__0 
       (.I0(\iodev_rsp[1][data] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [0]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [0]),
        .O(\bus_rsp_o_reg[data][1]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top
   (Q,
    uart0_txd_o,
    uart0_rts_o,
    jtag_tdo_o,
    resetn_0,
    ADDRARDADDR,
    addr,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_wstrb,
    m_axi_arready_0,
    m_axi_wready_0,
    m_axi_awready_0,
    \fetch_engine_reg[pc][17] ,
    \fetch_engine_reg[pc][14] ,
    \fetch_engine_reg[pc][3] ,
    \fetch_engine_reg[pc][13] ,
    \fetch_engine_reg[pc][7] ,
    \fetch_engine_reg[pc][6] ,
    gpio_o,
    mtime_time_o,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_bready,
    m_axi_araddr,
    clk,
    xirq_i,
    \axi_ctrl_reg[wdat_received] ,
    \axi_ctrl_reg[wadr_received] ,
    m_axi_arready,
    \axi_ctrl_reg[radr_received] ,
    m_axi_wready,
    m_axi_awready,
    resetn,
    gpio_i,
    uart0_cts_i,
    uart0_rxd_i,
    jtag_tck_i,
    jtag_tdi_i,
    jtag_trst_i,
    jtag_tms_i,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rdata,
    D);
  output [31:0]Q;
  output uart0_txd_o;
  output uart0_rts_o;
  output jtag_tdo_o;
  output resetn_0;
  output [4:0]ADDRARDADDR;
  output [1:0]addr;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output [3:0]m_axi_wstrb;
  output m_axi_arready_0;
  output m_axi_wready_0;
  output m_axi_awready_0;
  output [0:0]\fetch_engine_reg[pc][17] ;
  output [0:0]\fetch_engine_reg[pc][14] ;
  output [0:0]\fetch_engine_reg[pc][3] ;
  output [2:0]\fetch_engine_reg[pc][13] ;
  output [0:0]\fetch_engine_reg[pc][7] ;
  output [0:0]\fetch_engine_reg[pc][6] ;
  output [7:0]gpio_o;
  output [63:0]mtime_time_o;
  output m_axi_arvalid;
  output m_axi_rready;
  output m_axi_bready;
  output [16:0]m_axi_araddr;
  input clk;
  input [0:0]xirq_i;
  input \axi_ctrl_reg[wdat_received] ;
  input \axi_ctrl_reg[wadr_received] ;
  input m_axi_arready;
  input \axi_ctrl_reg[radr_received] ;
  input m_axi_wready;
  input m_axi_awready;
  input resetn;
  input [7:0]gpio_i;
  input uart0_cts_i;
  input uart0_rxd_i;
  input jtag_tck_i;
  input jtag_tdi_i;
  input jtag_trst_i;
  input jtag_tms_i;
  input [1:0]m_axi_rresp;
  input m_axi_rvalid;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input [31:0]m_axi_rdata;
  input [1:0]D;

  wire [4:0]ADDRARDADDR;
  wire [1:0]D;
  wire [31:0]Q;
  wire [1:0]addr;
  wire and_reduce_f;
  wire and_reduce_f5_out;
  wire \arbiter[sel]__2 ;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:0]\arbiter_reg[state] ;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wadr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire \bus_rsp[err]0__5 ;
  wire [31:0]\bus_rsp_o[data] ;
  wire bus_rw;
  wire clk;
  wire \core_complex.neorv32_cpu_inst_n_1 ;
  wire \core_complex.neorv32_cpu_inst_n_10 ;
  wire \core_complex.neorv32_cpu_inst_n_106 ;
  wire \core_complex.neorv32_cpu_inst_n_107 ;
  wire \core_complex.neorv32_cpu_inst_n_11 ;
  wire \core_complex.neorv32_cpu_inst_n_112 ;
  wire \core_complex.neorv32_cpu_inst_n_113 ;
  wire \core_complex.neorv32_cpu_inst_n_114 ;
  wire \core_complex.neorv32_cpu_inst_n_115 ;
  wire \core_complex.neorv32_cpu_inst_n_116 ;
  wire \core_complex.neorv32_cpu_inst_n_117 ;
  wire \core_complex.neorv32_cpu_inst_n_119 ;
  wire \core_complex.neorv32_cpu_inst_n_120 ;
  wire \core_complex.neorv32_cpu_inst_n_121 ;
  wire \core_complex.neorv32_cpu_inst_n_123 ;
  wire \core_complex.neorv32_cpu_inst_n_124 ;
  wire \core_complex.neorv32_cpu_inst_n_125 ;
  wire \core_complex.neorv32_cpu_inst_n_126 ;
  wire \core_complex.neorv32_cpu_inst_n_128 ;
  wire \core_complex.neorv32_cpu_inst_n_129 ;
  wire \core_complex.neorv32_cpu_inst_n_130 ;
  wire \core_complex.neorv32_cpu_inst_n_131 ;
  wire \core_complex.neorv32_cpu_inst_n_136 ;
  wire \core_complex.neorv32_cpu_inst_n_137 ;
  wire \core_complex.neorv32_cpu_inst_n_138 ;
  wire \core_complex.neorv32_cpu_inst_n_139 ;
  wire \core_complex.neorv32_cpu_inst_n_14 ;
  wire \core_complex.neorv32_cpu_inst_n_140 ;
  wire \core_complex.neorv32_cpu_inst_n_141 ;
  wire \core_complex.neorv32_cpu_inst_n_144 ;
  wire \core_complex.neorv32_cpu_inst_n_145 ;
  wire \core_complex.neorv32_cpu_inst_n_146 ;
  wire \core_complex.neorv32_cpu_inst_n_147 ;
  wire \core_complex.neorv32_cpu_inst_n_148 ;
  wire \core_complex.neorv32_cpu_inst_n_149 ;
  wire \core_complex.neorv32_cpu_inst_n_15 ;
  wire \core_complex.neorv32_cpu_inst_n_150 ;
  wire \core_complex.neorv32_cpu_inst_n_151 ;
  wire \core_complex.neorv32_cpu_inst_n_152 ;
  wire \core_complex.neorv32_cpu_inst_n_153 ;
  wire \core_complex.neorv32_cpu_inst_n_154 ;
  wire \core_complex.neorv32_cpu_inst_n_155 ;
  wire \core_complex.neorv32_cpu_inst_n_156 ;
  wire \core_complex.neorv32_cpu_inst_n_157 ;
  wire \core_complex.neorv32_cpu_inst_n_158 ;
  wire \core_complex.neorv32_cpu_inst_n_159 ;
  wire \core_complex.neorv32_cpu_inst_n_16 ;
  wire \core_complex.neorv32_cpu_inst_n_160 ;
  wire \core_complex.neorv32_cpu_inst_n_161 ;
  wire \core_complex.neorv32_cpu_inst_n_162 ;
  wire \core_complex.neorv32_cpu_inst_n_163 ;
  wire \core_complex.neorv32_cpu_inst_n_164 ;
  wire \core_complex.neorv32_cpu_inst_n_165 ;
  wire \core_complex.neorv32_cpu_inst_n_166 ;
  wire \core_complex.neorv32_cpu_inst_n_167 ;
  wire \core_complex.neorv32_cpu_inst_n_168 ;
  wire \core_complex.neorv32_cpu_inst_n_169 ;
  wire \core_complex.neorv32_cpu_inst_n_170 ;
  wire \core_complex.neorv32_cpu_inst_n_171 ;
  wire \core_complex.neorv32_cpu_inst_n_172 ;
  wire \core_complex.neorv32_cpu_inst_n_173 ;
  wire \core_complex.neorv32_cpu_inst_n_174 ;
  wire \core_complex.neorv32_cpu_inst_n_175 ;
  wire \core_complex.neorv32_cpu_inst_n_177 ;
  wire \core_complex.neorv32_cpu_inst_n_178 ;
  wire \core_complex.neorv32_cpu_inst_n_179 ;
  wire \core_complex.neorv32_cpu_inst_n_18 ;
  wire \core_complex.neorv32_cpu_inst_n_182 ;
  wire \core_complex.neorv32_cpu_inst_n_183 ;
  wire \core_complex.neorv32_cpu_inst_n_184 ;
  wire \core_complex.neorv32_cpu_inst_n_185 ;
  wire \core_complex.neorv32_cpu_inst_n_186 ;
  wire \core_complex.neorv32_cpu_inst_n_187 ;
  wire \core_complex.neorv32_cpu_inst_n_188 ;
  wire \core_complex.neorv32_cpu_inst_n_189 ;
  wire \core_complex.neorv32_cpu_inst_n_19 ;
  wire \core_complex.neorv32_cpu_inst_n_190 ;
  wire \core_complex.neorv32_cpu_inst_n_191 ;
  wire \core_complex.neorv32_cpu_inst_n_192 ;
  wire \core_complex.neorv32_cpu_inst_n_193 ;
  wire \core_complex.neorv32_cpu_inst_n_194 ;
  wire \core_complex.neorv32_cpu_inst_n_195 ;
  wire \core_complex.neorv32_cpu_inst_n_196 ;
  wire \core_complex.neorv32_cpu_inst_n_197 ;
  wire \core_complex.neorv32_cpu_inst_n_198 ;
  wire \core_complex.neorv32_cpu_inst_n_199 ;
  wire \core_complex.neorv32_cpu_inst_n_20 ;
  wire \core_complex.neorv32_cpu_inst_n_200 ;
  wire \core_complex.neorv32_cpu_inst_n_206 ;
  wire \core_complex.neorv32_cpu_inst_n_207 ;
  wire \core_complex.neorv32_cpu_inst_n_208 ;
  wire \core_complex.neorv32_cpu_inst_n_209 ;
  wire \core_complex.neorv32_cpu_inst_n_210 ;
  wire \core_complex.neorv32_cpu_inst_n_211 ;
  wire \core_complex.neorv32_cpu_inst_n_212 ;
  wire \core_complex.neorv32_cpu_inst_n_213 ;
  wire \core_complex.neorv32_cpu_inst_n_214 ;
  wire \core_complex.neorv32_cpu_inst_n_215 ;
  wire \core_complex.neorv32_cpu_inst_n_216 ;
  wire \core_complex.neorv32_cpu_inst_n_217 ;
  wire \core_complex.neorv32_cpu_inst_n_218 ;
  wire \core_complex.neorv32_cpu_inst_n_219 ;
  wire \core_complex.neorv32_cpu_inst_n_220 ;
  wire \core_complex.neorv32_cpu_inst_n_221 ;
  wire \core_complex.neorv32_cpu_inst_n_222 ;
  wire \core_complex.neorv32_cpu_inst_n_223 ;
  wire \core_complex.neorv32_cpu_inst_n_224 ;
  wire \core_complex.neorv32_cpu_inst_n_225 ;
  wire \core_complex.neorv32_cpu_inst_n_226 ;
  wire \core_complex.neorv32_cpu_inst_n_227 ;
  wire \core_complex.neorv32_cpu_inst_n_228 ;
  wire \core_complex.neorv32_cpu_inst_n_229 ;
  wire \core_complex.neorv32_cpu_inst_n_23 ;
  wire \core_complex.neorv32_cpu_inst_n_230 ;
  wire \core_complex.neorv32_cpu_inst_n_231 ;
  wire \core_complex.neorv32_cpu_inst_n_232 ;
  wire \core_complex.neorv32_cpu_inst_n_233 ;
  wire \core_complex.neorv32_cpu_inst_n_234 ;
  wire \core_complex.neorv32_cpu_inst_n_235 ;
  wire \core_complex.neorv32_cpu_inst_n_236 ;
  wire \core_complex.neorv32_cpu_inst_n_237 ;
  wire \core_complex.neorv32_cpu_inst_n_24 ;
  wire \core_complex.neorv32_cpu_inst_n_256 ;
  wire \core_complex.neorv32_cpu_inst_n_257 ;
  wire \core_complex.neorv32_cpu_inst_n_258 ;
  wire \core_complex.neorv32_cpu_inst_n_259 ;
  wire \core_complex.neorv32_cpu_inst_n_26 ;
  wire \core_complex.neorv32_cpu_inst_n_260 ;
  wire \core_complex.neorv32_cpu_inst_n_27 ;
  wire \core_complex.neorv32_cpu_inst_n_28 ;
  wire \core_complex.neorv32_cpu_inst_n_30 ;
  wire \core_complex.neorv32_cpu_inst_n_31 ;
  wire \core_complex.neorv32_cpu_inst_n_32 ;
  wire \core_complex.neorv32_cpu_inst_n_33 ;
  wire \core_complex.neorv32_cpu_inst_n_34 ;
  wire \core_complex.neorv32_cpu_inst_n_35 ;
  wire \core_complex.neorv32_cpu_inst_n_37 ;
  wire \core_complex.neorv32_cpu_inst_n_38 ;
  wire \core_complex.neorv32_cpu_inst_n_41 ;
  wire \core_complex.neorv32_cpu_inst_n_42 ;
  wire \core_complex.neorv32_cpu_inst_n_44 ;
  wire \core_complex.neorv32_cpu_inst_n_45 ;
  wire \core_complex.neorv32_cpu_inst_n_46 ;
  wire \core_complex.neorv32_cpu_inst_n_52 ;
  wire \core_complex.neorv32_cpu_inst_n_57 ;
  wire \core_complex.neorv32_cpu_inst_n_58 ;
  wire \core_complex.neorv32_cpu_inst_n_59 ;
  wire \core_complex.neorv32_cpu_inst_n_62 ;
  wire \core_complex.neorv32_cpu_inst_n_63 ;
  wire \core_complex.neorv32_cpu_inst_n_67 ;
  wire \core_complex.neorv32_cpu_inst_n_69 ;
  wire \core_complex.neorv32_cpu_inst_n_7 ;
  wire \core_complex.neorv32_cpu_inst_n_70 ;
  wire \core_complex.neorv32_cpu_inst_n_72 ;
  wire \core_complex.neorv32_cpu_inst_n_73 ;
  wire [1:1]\cpu_d_req[addr] ;
  wire \cpu_d_rsp[err] ;
  wire [8:2]cpu_firq;
  wire \csr[we]_i_4_n_0 ;
  wire \ctrl[enable]1_out ;
  wire [1:0]\ctrl[ir_funct3] ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire [8:8]data2;
  wire \dci[data_we] ;
  wire \dci[exception_ack] ;
  wire \dci[execute_ack] ;
  wire \dci[halt_ack] ;
  wire \dci[resume_ack] ;
  wire dci_ndmrstn;
  wire [31:0]\dci_reg[data_reg] ;
  wire \dm_ctrl[busy]__1 ;
  wire \dm_ctrl_reg[hart_resume_ack]__0 ;
  wire [31:31]\dm_ctrl_reg[ldsw_progbuf] ;
  wire \dm_ctrl_reg[pbuf_en]__0 ;
  wire \dm_reg[autoexec_rd] ;
  wire \dm_reg[autoexec_wr] ;
  wire \dm_reg[clr_acc_err]11_out ;
  wire \dm_reg[rd_acc_err]0__1 ;
  wire \dm_reg[reset_ack]2_out ;
  wire \dm_reg[resume_req]3_out ;
  wire \dm_reg[wr_acc_err] ;
  wire \dm_reg_reg[abstractauto_autoexecdata]__0 ;
  wire \dm_reg_reg[halt_req]__0 ;
  wire [31:3]\dm_reg_reg[progbuf][0]_1 ;
  wire [31:3]\dm_reg_reg[progbuf][1]_0 ;
  wire \dmem_req[stb] ;
  wire \dmem_rsp[ack] ;
  wire [4:1]\dmi_req[addr] ;
  wire [31:0]\dmi_req[data] ;
  wire [1:0]\dmi_req[op] ;
  wire \dmi_rsp[ack] ;
  wire [31:0]\dmi_rsp[data] ;
  wire \dmi_rsp_o_reg[ack]0 ;
  wire dmi_wren__1;
  wire empty;
  wire [2:0]\fetch_engine_reg[pc][13] ;
  wire [0:0]\fetch_engine_reg[pc][14] ;
  wire [0:0]\fetch_engine_reg[pc][17] ;
  wire [0:0]\fetch_engine_reg[pc][3] ;
  wire [0:0]\fetch_engine_reg[pc][6] ;
  wire [0:0]\fetch_engine_reg[pc][7] ;
  wire \generators.clk_div_ff_reg_n_0_[0] ;
  wire \generators.clk_div_ff_reg_n_0_[11] ;
  wire [11:0]\generators.clk_div_reg ;
  wire \generators.clk_div_reg_n_0_[3] ;
  wire \generators.clk_div_reg_n_0_[4] ;
  wire \generators.clk_div_reg_n_0_[7] ;
  wire \generators.clk_div_reg_n_0_[8] ;
  wire \generators.rstn_ext_sreg_reg_n_0_[0] ;
  wire \generators.rstn_ext_sreg_reg_n_0_[3] ;
  wire \generators.rstn_sys_sreg_reg_n_0_[3] ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire \imem_rsp[ack] ;
  wire \io_system.neorv32_sysinfo_inst_n_1 ;
  wire \io_system.neorv32_sysinfo_inst_n_7 ;
  wire \io_system.neorv32_sysinfo_inst_n_8 ;
  wire \io_system.neorv32_sysinfo_inst_n_9 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_14 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_15 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_16 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_18 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_19 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_56 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_57 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_58 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_59 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_60 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_61 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_62 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_63 ;
  wire \io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_4 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_req[3][stb] ;
  wire \iodev_rsp[0][ack] ;
  wire [31:0]\iodev_rsp[0][data] ;
  wire [31:1]\iodev_rsp[10][data] ;
  wire \iodev_rsp[11][ack] ;
  wire [31:0]\iodev_rsp[11][data] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire \iodev_rsp[1][ack] ;
  wire [25:3]\iodev_rsp[1][data] ;
  wire \iodev_rsp[3][ack] ;
  wire [7:0]\iodev_rsp[3][data] ;
  wire jtag_tck_i;
  wire jtag_tdi_i;
  wire jtag_tdo_o;
  wire jtag_tms_i;
  wire jtag_trst_i;
  wire \keeper[busy]1__1 ;
  wire \keeper_reg[busy]__0 ;
  wire [16:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_2 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_25 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_26 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_27 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_28 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_29 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_30 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_33 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_25 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_26 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_27 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ;
  wire mtime_irq;
  wire [31:0]mtime_time;
  wire [63:0]mtime_time_o;
  wire mtimecmp_hi;
  wire mtimecmp_lo;
  wire neorv32_bus_gateway_inst_n_3;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_0 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_12 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_45 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_52 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_60 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_61 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_62 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_63 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_65 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_66 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_67 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_68 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_69 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_7 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_70 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_71 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_72 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_73 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_74 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_75 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_76 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_77 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_78 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_79 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_80 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_81 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_82 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_83 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_85 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_86 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_88 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_89 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_90 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_92 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_93 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_94 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_1 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_100 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_101 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_102 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_103 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_104 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_105 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_106 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_107 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_108 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_109 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_110 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_111 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_112 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_113 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_114 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_119 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_34 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_35 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_36 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_37 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_38 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_42 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_43 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_44 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_45 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_46 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_47 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_48 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_49 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_50 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_51 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_52 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_53 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_54 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_55 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_56 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_57 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_58 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_59 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_60 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_61 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_62 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_63 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_64 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_65 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_66 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_67 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_68 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_69 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_70 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_71 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_73 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_75 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_80 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_81 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_82 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_83 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_84 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_85 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_86 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_87 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_88 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_89 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_90 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_91 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_92 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_93 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_94 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_95 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_96 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_97 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_98 ;
  wire \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_99 ;
  wire [7:7]p_0_in;
  wire p_0_in22_in;
  wire p_0_in2_in;
  wire [3:1]p_0_in_0;
  wire [18:1]p_0_in_1;
  wire p_10_in;
  wire p_12_in;
  wire p_1_in3_in;
  wire [1:0]p_1_out;
  wire p_21_in;
  wire p_2_in;
  wire [0:0]p_2_in_2;
  wire [0:0]p_3_in;
  wire [1:0]p_3_in_3;
  wire p_4_in;
  wire p_6_in;
  wire p_8_in;
  wire pending;
  wire port_sel_reg;
  wire [29:5]rdata_reg;
  wire rden;
  wire rden0;
  wire rden__0;
  wire \register_file_fpga.reg_file_reg_i_172_n_0 ;
  wire resetn;
  wire resetn_0;
  wire rstn_ext;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \tx_engine_fifo_inst/we ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire \wb_core[cyc] ;
  wire \wb_core[err] ;
  wire \wb_core[we] ;
  wire [0:0]xirq_i;
  wire [3:3]\NLW_i_/i_/i__carry__1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \and_reduce_f_inferred__0/i_ 
       (.I0(\generators.rstn_ext_sreg_reg_n_0_[0] ),
        .I1(\generators.rstn_ext_sreg_reg_n_0_[3] ),
        .I2(p_0_in2_in),
        .I3(p_1_in3_in),
        .O(and_reduce_f5_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch \core_complex.neorv32_core_bus_switch_inst 
       (.\FSM_onehot_arbiter_reg[state][1]_0 (\core_complex.neorv32_cpu_inst_n_106 ),
        .\FSM_onehot_arbiter_reg[state][2]_0 (\core_complex.neorv32_cpu_inst_n_107 ),
        .\arbiter_reg[a_req]0 (\arbiter_reg[a_req]0 ),
        .\arbiter_reg[a_req]__0 (\arbiter_reg[a_req]__0 ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .clk(clk),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu \core_complex.neorv32_cpu_inst 
       (.ADDRARDADDR({\core_complex.neorv32_cpu_inst_n_20 ,\fetch_engine_reg[pc][7] ,ADDRARDADDR[0],\core_complex.neorv32_cpu_inst_n_23 ,\core_complex.neorv32_cpu_inst_n_24 }),
        .D({\core_complex.neorv32_cpu_inst_n_1 ,p_0_in_1[18],p_0_in_1[16],p_0_in_1[8],p_0_in_1[3],p_0_in_1[1]}),
        .E(p_0_in),
        .\FSM_onehot_arbiter_reg[state][1] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_16 ),
        .\FSM_onehot_arbiter_reg[state][1]_0 (\io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_4 ),
        .Q(\cpu_d_req[addr] ),
        .WEA(\core_complex.neorv32_cpu_inst_n_52 ),
        .addr({\core_complex.neorv32_cpu_inst_n_7 ,\fetch_engine_reg[pc][13] [2:1],\core_complex.neorv32_cpu_inst_n_10 ,\core_complex.neorv32_cpu_inst_n_11 ,ADDRARDADDR[2:1],\core_complex.neorv32_cpu_inst_n_14 ,\core_complex.neorv32_cpu_inst_n_15 ,\core_complex.neorv32_cpu_inst_n_16 ,\fetch_engine_reg[pc][13] [0],\core_complex.neorv32_cpu_inst_n_18 ,\core_complex.neorv32_cpu_inst_n_19 }),
        .\arbiter[sel]__2 (\arbiter[sel]__2 ),
        .\arbiter_reg[a_req]0 (\arbiter_reg[a_req]0 ),
        .\arbiter_reg[a_req]__0 (\arbiter_reg[a_req]__0 ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .\arbiter_reg[state] (\arbiter_reg[state] ),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received] ),
        .\axi_ctrl_reg[wadr_received] (\axi_ctrl_reg[wadr_received] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received] ),
        .\bus_req_o_reg[ben][0] (\core_complex.neorv32_cpu_inst_n_59 ),
        .\bus_req_o_reg[ben][1] (\core_complex.neorv32_cpu_inst_n_58 ),
        .\bus_req_o_reg[ben][2] (\core_complex.neorv32_cpu_inst_n_57 ),
        .\bus_req_o_reg[data][0] (\core_complex.neorv32_cpu_inst_n_73 ),
        .\bus_req_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_113 ),
        .\bus_req_o_reg[data][31] (Q),
        .\bus_req_o_reg[rw] (\core_complex.neorv32_cpu_inst_n_112 ),
        .\bus_req_o_reg[rw]_0 ({\core_complex.neorv32_cpu_inst_n_206 ,\core_complex.neorv32_cpu_inst_n_207 ,\core_complex.neorv32_cpu_inst_n_208 ,\core_complex.neorv32_cpu_inst_n_209 ,\core_complex.neorv32_cpu_inst_n_210 ,\core_complex.neorv32_cpu_inst_n_211 ,\core_complex.neorv32_cpu_inst_n_212 ,\core_complex.neorv32_cpu_inst_n_213 ,\core_complex.neorv32_cpu_inst_n_214 ,\core_complex.neorv32_cpu_inst_n_215 ,\core_complex.neorv32_cpu_inst_n_216 ,\core_complex.neorv32_cpu_inst_n_217 ,\core_complex.neorv32_cpu_inst_n_218 ,\core_complex.neorv32_cpu_inst_n_219 ,\core_complex.neorv32_cpu_inst_n_220 ,\core_complex.neorv32_cpu_inst_n_221 ,\core_complex.neorv32_cpu_inst_n_222 ,\core_complex.neorv32_cpu_inst_n_223 ,\core_complex.neorv32_cpu_inst_n_224 ,\core_complex.neorv32_cpu_inst_n_225 ,\core_complex.neorv32_cpu_inst_n_226 ,\core_complex.neorv32_cpu_inst_n_227 ,\core_complex.neorv32_cpu_inst_n_228 ,\core_complex.neorv32_cpu_inst_n_229 ,\core_complex.neorv32_cpu_inst_n_230 ,\core_complex.neorv32_cpu_inst_n_231 ,\core_complex.neorv32_cpu_inst_n_232 ,\core_complex.neorv32_cpu_inst_n_233 ,\core_complex.neorv32_cpu_inst_n_234 ,\core_complex.neorv32_cpu_inst_n_235 ,\core_complex.neorv32_cpu_inst_n_236 ,\core_complex.neorv32_cpu_inst_n_237 }),
        .\bus_rsp[err]0__5 (\bus_rsp[err]0__5 ),
        .\bus_rsp_o[data] (\bus_rsp_o[data] ),
        .\bus_rsp_o[data][31]_i_3 (\dm_ctrl_reg[ldsw_progbuf] ),
        .\bus_rsp_o_reg[data][0] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_81 ),
        .\bus_rsp_o_reg[data][10] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_75 ),
        .\bus_rsp_o_reg[data][11] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_74 ),
        .\bus_rsp_o_reg[data][13] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_73 ),
        .\bus_rsp_o_reg[data][15] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_60 ),
        .\bus_rsp_o_reg[data][15]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_56 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_57 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_58 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_59 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_60 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_61 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_62 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_63 }),
        .\bus_rsp_o_reg[data][17] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_61 ),
        .\bus_rsp_o_reg[data][19] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_62 ),
        .\bus_rsp_o_reg[data][1] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_82 ),
        .\bus_rsp_o_reg[data][20] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_72 ),
        .\bus_rsp_o_reg[data][21] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_71 ),
        .\bus_rsp_o_reg[data][22] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_70 ),
        .\bus_rsp_o_reg[data][23] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_69 ),
        .\bus_rsp_o_reg[data][24] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_68 ),
        .\bus_rsp_o_reg[data][25] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_45 ),
        .\bus_rsp_o_reg[data][27] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_63 ),
        .\bus_rsp_o_reg[data][28] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_65 ),
        .\bus_rsp_o_reg[data][29] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_66 ),
        .\bus_rsp_o_reg[data][2] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_52 ),
        .\bus_rsp_o_reg[data][30] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_67 ),
        .\bus_rsp_o_reg[data][30]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_15 ),
        .\bus_rsp_o_reg[data][31] ({\dci_reg[data_reg] [31:26],\dci_reg[data_reg] [24:17],\dci_reg[data_reg] [15:0]}),
        .\bus_rsp_o_reg[data][31]_0 ({\dm_reg_reg[progbuf][1]_0 [31],\dm_reg_reg[progbuf][1]_0 [26],\dm_reg_reg[progbuf][1]_0 [18],\dm_reg_reg[progbuf][1]_0 [14],\dm_reg_reg[progbuf][1]_0 [12],\dm_reg_reg[progbuf][1]_0 [3]}),
        .\bus_rsp_o_reg[data][31]_1 ({\dm_reg_reg[progbuf][0]_1 [31],\dm_reg_reg[progbuf][0]_1 [26:25],\dm_reg_reg[progbuf][0]_1 [18],\dm_reg_reg[progbuf][0]_1 [14],\dm_reg_reg[progbuf][0]_1 [12],\dm_reg_reg[progbuf][0]_1 [3]}),
        .\bus_rsp_o_reg[data][4] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_80 ),
        .\bus_rsp_o_reg[data][5] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_79 ),
        .\bus_rsp_o_reg[data][6] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_83 ),
        .\bus_rsp_o_reg[data][7] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_78 ),
        .\bus_rsp_o_reg[data][8] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_77 ),
        .\bus_rsp_o_reg[data][9] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_76 ),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\csr_reg[we] (\csr[we]_i_4_n_0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .data2(data2),
        .\dci[data_we] (\dci[data_we] ),
        .\dci[exception_ack] (\dci[exception_ack] ),
        .\dci[execute_ack] (\dci[execute_ack] ),
        .\dci[halt_ack] (\dci[halt_ack] ),
        .\dci[resume_ack] (\dci[resume_ack] ),
        .\dci_reg[data_reg][31] ({\core_complex.neorv32_cpu_inst_n_145 ,\core_complex.neorv32_cpu_inst_n_146 ,\core_complex.neorv32_cpu_inst_n_147 ,\core_complex.neorv32_cpu_inst_n_148 ,\core_complex.neorv32_cpu_inst_n_149 ,\core_complex.neorv32_cpu_inst_n_150 ,\core_complex.neorv32_cpu_inst_n_151 ,\core_complex.neorv32_cpu_inst_n_152 ,\core_complex.neorv32_cpu_inst_n_153 ,\core_complex.neorv32_cpu_inst_n_154 ,\core_complex.neorv32_cpu_inst_n_155 ,\core_complex.neorv32_cpu_inst_n_156 ,\core_complex.neorv32_cpu_inst_n_157 ,\core_complex.neorv32_cpu_inst_n_158 ,\core_complex.neorv32_cpu_inst_n_159 ,\core_complex.neorv32_cpu_inst_n_160 ,\core_complex.neorv32_cpu_inst_n_161 ,\core_complex.neorv32_cpu_inst_n_162 ,\core_complex.neorv32_cpu_inst_n_163 ,\core_complex.neorv32_cpu_inst_n_164 ,\core_complex.neorv32_cpu_inst_n_165 ,\core_complex.neorv32_cpu_inst_n_166 ,\core_complex.neorv32_cpu_inst_n_167 ,\core_complex.neorv32_cpu_inst_n_168 ,\core_complex.neorv32_cpu_inst_n_169 ,\core_complex.neorv32_cpu_inst_n_170 ,\core_complex.neorv32_cpu_inst_n_171 ,\core_complex.neorv32_cpu_inst_n_172 ,\core_complex.neorv32_cpu_inst_n_173 ,\core_complex.neorv32_cpu_inst_n_174 ,\core_complex.neorv32_cpu_inst_n_175 }),
        .\debug_mode_enable.debug_ctrl_reg[running] (\core_complex.neorv32_cpu_inst_n_144 ),
        .\dm_ctrl_reg[pbuf_en]__0 (\dm_ctrl_reg[pbuf_en]__0 ),
        .\dm_reg_reg[halt_req]__0 (\dm_reg_reg[halt_req]__0 ),
        .\dmem_req[stb] (\dmem_req[stb] ),
        .empty(empty),
        .\execute_engine_reg[ir] (\ctrl[ir_funct3] ),
        .\fetch_engine_reg[pc][11] (\core_complex.neorv32_cpu_inst_n_130 ),
        .\fetch_engine_reg[pc][11]_0 (\core_complex.neorv32_cpu_inst_n_131 ),
        .\fetch_engine_reg[pc][11]_1 (mtimecmp_lo),
        .\fetch_engine_reg[pc][11]_2 (mtimecmp_hi),
        .\fetch_engine_reg[pc][11]_3 (p_1_out),
        .\fetch_engine_reg[pc][12] (\core_complex.neorv32_cpu_inst_n_200 ),
        .\fetch_engine_reg[pc][14] ({\core_complex.neorv32_cpu_inst_n_136 ,\core_complex.neorv32_cpu_inst_n_137 ,\core_complex.neorv32_cpu_inst_n_138 ,\core_complex.neorv32_cpu_inst_n_139 ,\core_complex.neorv32_cpu_inst_n_140 ,\core_complex.neorv32_cpu_inst_n_141 }),
        .\fetch_engine_reg[pc][14]_0 ({\core_complex.neorv32_cpu_inst_n_256 ,\core_complex.neorv32_cpu_inst_n_257 ,\core_complex.neorv32_cpu_inst_n_258 ,\core_complex.neorv32_cpu_inst_n_259 ,\core_complex.neorv32_cpu_inst_n_260 ,\fetch_engine_reg[pc][3] }),
        .\fetch_engine_reg[pc][15] (\core_complex.neorv32_cpu_inst_n_62 ),
        .\fetch_engine_reg[pc][16] ({\core_complex.neorv32_cpu_inst_n_115 ,\core_complex.neorv32_cpu_inst_n_116 ,\core_complex.neorv32_cpu_inst_n_117 }),
        .\fetch_engine_reg[pc][17] ({\core_complex.neorv32_cpu_inst_n_26 ,\core_complex.neorv32_cpu_inst_n_27 ,\core_complex.neorv32_cpu_inst_n_28 ,\fetch_engine_reg[pc][14] ,\core_complex.neorv32_cpu_inst_n_30 ,\core_complex.neorv32_cpu_inst_n_31 ,\core_complex.neorv32_cpu_inst_n_32 ,\core_complex.neorv32_cpu_inst_n_33 ,\core_complex.neorv32_cpu_inst_n_34 ,\core_complex.neorv32_cpu_inst_n_35 ,\fetch_engine_reg[pc][6] ,\core_complex.neorv32_cpu_inst_n_37 }),
        .\fetch_engine_reg[pc][17]_0 ({\core_complex.neorv32_cpu_inst_n_38 ,ADDRARDADDR[4:3],\core_complex.neorv32_cpu_inst_n_41 ,\core_complex.neorv32_cpu_inst_n_42 }),
        .\fetch_engine_reg[pc][17]_1 (\core_complex.neorv32_cpu_inst_n_63 ),
        .\fetch_engine_reg[pc][17]_2 ({\fetch_engine_reg[pc][17] ,\core_complex.neorv32_cpu_inst_n_119 ,\core_complex.neorv32_cpu_inst_n_120 ,\core_complex.neorv32_cpu_inst_n_121 ,addr[1],\core_complex.neorv32_cpu_inst_n_123 ,\core_complex.neorv32_cpu_inst_n_124 ,\core_complex.neorv32_cpu_inst_n_125 ,\core_complex.neorv32_cpu_inst_n_126 }),
        .\fetch_engine_reg[pc][2] (addr[0]),
        .\fetch_engine_reg[pc][2]_0 (\core_complex.neorv32_cpu_inst_n_179 ),
        .\fetch_engine_reg[pc][2]_1 (\ctrl[enable]1_out ),
        .\fetch_engine_reg[pc][3] (\core_complex.neorv32_cpu_inst_n_46 ),
        .\fetch_engine_reg[pc][3]_0 (\core_complex.neorv32_cpu_inst_n_72 ),
        .\fetch_engine_reg[pc][6] ({\core_complex.neorv32_cpu_inst_n_44 ,\core_complex.neorv32_cpu_inst_n_45 }),
        .\fetch_engine_reg[pc][6]_0 (\core_complex.neorv32_cpu_inst_n_177 ),
        .\fetch_engine_reg[pc][8] (\core_complex.neorv32_cpu_inst_n_129 ),
        .\fetch_engine_reg[pc][9] (\core_complex.neorv32_cpu_inst_n_128 ),
        .\fetch_engine_reg[pc][9]_0 (\core_complex.neorv32_cpu_inst_n_178 ),
        .firq_i({cpu_firq[8],cpu_firq[3:2]}),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .irq_active_reg(\core_complex.neorv32_cpu_inst_n_70 ),
        .\irq_pending_reg[0] (\core_complex.neorv32_cpu_inst_n_114 ),
        .\keeper[busy]1__1 (\keeper[busy]1__1 ),
        .\keeper_reg[busy] (\core_complex.neorv32_cpu_inst_n_69 ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .\keeper_reg[err] (\core_complex.neorv32_cpu_inst_n_106 ),
        .\keeper_reg[err]_0 (\core_complex.neorv32_cpu_inst_n_107 ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(m_axi_arready_0),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(m_axi_awready_0),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(m_axi_wready_0),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .mti_i(mtime_irq),
        .p_21_in(p_21_in),
        .p_2_in(p_2_in_2),
        .p_3_in(p_3_in),
        .p_3_in_0(p_3_in_3[0]),
        .pending(pending),
        .pending_i_4(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ),
        .pending_reg(\core_complex.neorv32_cpu_inst_n_67 ),
        .port_sel_reg(port_sel_reg),
        .\rdata_o_reg[23] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_33 ),
        .\rdata_o_reg[30] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_27 ),
        .rden0(rden0),
        .rden__0(rden__0),
        .\register_file_fpga.reg_file_reg_i_74 (\register_file_fpga.reg_file_reg_i_172_n_0 ),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over] ({\core_complex.neorv32_cpu_inst_n_182 ,\core_complex.neorv32_cpu_inst_n_183 ,\core_complex.neorv32_cpu_inst_n_184 ,\core_complex.neorv32_cpu_inst_n_185 ,\core_complex.neorv32_cpu_inst_n_186 ,\core_complex.neorv32_cpu_inst_n_187 ,\core_complex.neorv32_cpu_inst_n_188 ,\core_complex.neorv32_cpu_inst_n_189 ,\core_complex.neorv32_cpu_inst_n_190 ,\core_complex.neorv32_cpu_inst_n_191 ,\core_complex.neorv32_cpu_inst_n_192 ,\core_complex.neorv32_cpu_inst_n_193 ,\core_complex.neorv32_cpu_inst_n_194 ,\core_complex.neorv32_cpu_inst_n_195 ,\core_complex.neorv32_cpu_inst_n_196 ,\core_complex.neorv32_cpu_inst_n_197 ,\core_complex.neorv32_cpu_inst_n_198 ,\core_complex.neorv32_cpu_inst_n_199 }),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\trap_ctrl_reg[irq_pnd][2] (D),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .\w_pnt_reg[0] (\tx_engine_fifo_inst/we ),
        .\wb_core[cyc] (\wb_core[cyc] ),
        .\wb_core[err] (\wb_core[err] ),
        .\wb_core[we] (\wb_core[we] ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[we]_i_4 
       (.I0(\ctrl[ir_funct3] [0]),
        .I1(\ctrl[ir_funct3] [1]),
        .O(\csr[we]_i_4_n_0 ));
  FDCE \generators.clk_div_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [0]),
        .Q(\generators.clk_div_ff_reg_n_0_[0] ));
  FDCE \generators.clk_div_ff_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [10]),
        .Q(p_12_in));
  FDCE \generators.clk_div_ff_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [11]),
        .Q(\generators.clk_div_ff_reg_n_0_[11] ));
  FDCE \generators.clk_div_ff_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [1]),
        .Q(p_2_in));
  FDCE \generators.clk_div_ff_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [2]),
        .Q(p_4_in));
  FDCE \generators.clk_div_ff_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [5]),
        .Q(p_6_in));
  FDCE \generators.clk_div_ff_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [6]),
        .Q(p_8_in));
  FDCE \generators.clk_div_ff_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [9]),
        .Q(p_10_in));
  FDCE \generators.clk_div_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(\generators.clk_div_reg [0]));
  FDCE \generators.clk_div_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_5 ),
        .Q(\generators.clk_div_reg [10]));
  FDCE \generators.clk_div_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_4 ),
        .Q(\generators.clk_div_reg [11]));
  FDCE \generators.clk_div_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_6 ),
        .Q(\generators.clk_div_reg [1]));
  FDCE \generators.clk_div_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_5 ),
        .Q(\generators.clk_div_reg [2]));
  FDCE \generators.clk_div_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[3] ));
  FDCE \generators.clk_div_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[4] ));
  FDCE \generators.clk_div_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_6 ),
        .Q(\generators.clk_div_reg [5]));
  FDCE \generators.clk_div_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_5 ),
        .Q(\generators.clk_div_reg [6]));
  FDCE \generators.clk_div_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[7] ));
  FDCE \generators.clk_div_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[8] ));
  FDCE \generators.clk_div_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_6 ),
        .Q(\generators.clk_div_reg [9]));
  (* inverted = "yes" *) 
  FDPE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_reg_inv 
       (.C(clk),
        .CE(1'b1),
        .D(and_reduce_f5_out),
        .PRE(resetn_0),
        .Q(rstn_ext));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(1'b1),
        .Q(\generators.rstn_ext_sreg_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\generators.rstn_ext_sreg_reg_n_0_[0] ),
        .Q(p_1_in3_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(p_1_in3_in),
        .Q(p_0_in2_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_ext_sreg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(p_0_in2_in),
        .Q(\generators.rstn_ext_sreg_reg_n_0_[3] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \generators.rstn_sys_inv_i_1 
       (.I0(p_0_in_0[2]),
        .I1(p_0_in_0[1]),
        .I2(\generators.rstn_sys_sreg_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .O(and_reduce_f));
  (* inverted = "yes" *) 
  FDPE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_reg_inv 
       (.C(clk),
        .CE(1'b1),
        .D(and_reduce_f),
        .PRE(resetn_0),
        .Q(rstn_sys));
  LUT1 #(
    .INIT(2'h1)) 
    \generators.rstn_sys_sreg[3]_i_2 
       (.I0(resetn),
        .O(resetn_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(dci_ndmrstn),
        .Q(p_0_in_0[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_90 ),
        .Q(p_0_in_0[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_89 ),
        .Q(p_0_in_0[3]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_88 ),
        .Q(\generators.rstn_sys_sreg_reg_n_0_[3] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_14 }),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_18 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_19 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\NLW_i_/i_/i__carry__1_CO_UNCONNECTED [3],\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio \io_system.neorv32_gpio_inst_true.neorv32_gpio_inst 
       (.E(p_0_in),
        .Q(\iodev_rsp[3][data] ),
        .\bus_rsp_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_130 ),
        .\bus_rsp_o_reg[data][0]_1 (\core_complex.neorv32_cpu_inst_n_131 ),
        .clk(clk),
        .\dout_reg[7]_0 (Q[7:0]),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\iodev_rsp[3][ack] (\iodev_rsp[3][ack] ),
        .rstn_sys(rstn_sys));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[0]),
        .Q(mtime_time_o[0]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[10]),
        .Q(mtime_time_o[10]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[11]),
        .Q(mtime_time_o[11]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[12]),
        .Q(mtime_time_o[12]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[13]),
        .Q(mtime_time_o[13]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[14]),
        .Q(mtime_time_o[14]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[15]),
        .Q(mtime_time_o[15]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[16]),
        .Q(mtime_time_o[16]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[17]),
        .Q(mtime_time_o[17]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[18]),
        .Q(mtime_time_o[18]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[19]),
        .Q(mtime_time_o[19]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[1]),
        .Q(mtime_time_o[1]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[20]),
        .Q(mtime_time_o[20]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[21]),
        .Q(mtime_time_o[21]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[22]),
        .Q(mtime_time_o[22]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[23]),
        .Q(mtime_time_o[23]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[24]),
        .Q(mtime_time_o[24]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[25]),
        .Q(mtime_time_o[25]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[26]),
        .Q(mtime_time_o[26]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[27]),
        .Q(mtime_time_o[27]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[28]),
        .Q(mtime_time_o[28]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[29]),
        .Q(mtime_time_o[29]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[2]),
        .Q(mtime_time_o[2]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[30]),
        .Q(mtime_time_o[30]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[31]),
        .Q(mtime_time_o[31]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[3]),
        .Q(mtime_time_o[3]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[4]),
        .Q(mtime_time_o[4]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[5]),
        .Q(mtime_time_o[5]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[6]),
        .Q(mtime_time_o[6]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[7]),
        .Q(mtime_time_o[7]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[8]),
        .Q(mtime_time_o[8]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[9]),
        .Q(mtime_time_o[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_mtime \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst 
       (.D(p_1_out),
        .E(mtimecmp_hi),
        .Q(mtime_time),
        .\bus_rsp_o[data] (\bus_rsp_o[data] ),
        .\bus_rsp_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_46 ),
        .\bus_rsp_o_reg[data][0]_1 (addr[0]),
        .\bus_rsp_o_reg[data][12]_0 (\core_complex.neorv32_cpu_inst_n_42 ),
        .\bus_rsp_o_reg[data][31]_0 (\iodev_rsp[11][data] ),
        .\bus_rsp_o_reg[data][31]_1 ({\core_complex.neorv32_cpu_inst_n_206 ,\core_complex.neorv32_cpu_inst_n_207 ,\core_complex.neorv32_cpu_inst_n_208 ,\core_complex.neorv32_cpu_inst_n_209 ,\core_complex.neorv32_cpu_inst_n_210 ,\core_complex.neorv32_cpu_inst_n_211 ,\core_complex.neorv32_cpu_inst_n_212 ,\core_complex.neorv32_cpu_inst_n_213 ,\core_complex.neorv32_cpu_inst_n_214 ,\core_complex.neorv32_cpu_inst_n_215 ,\core_complex.neorv32_cpu_inst_n_216 ,\core_complex.neorv32_cpu_inst_n_217 ,\core_complex.neorv32_cpu_inst_n_218 ,\core_complex.neorv32_cpu_inst_n_219 ,\core_complex.neorv32_cpu_inst_n_220 ,\core_complex.neorv32_cpu_inst_n_221 ,\core_complex.neorv32_cpu_inst_n_222 ,\core_complex.neorv32_cpu_inst_n_223 ,\core_complex.neorv32_cpu_inst_n_224 ,\core_complex.neorv32_cpu_inst_n_225 ,\core_complex.neorv32_cpu_inst_n_226 ,\core_complex.neorv32_cpu_inst_n_227 ,\core_complex.neorv32_cpu_inst_n_228 ,\core_complex.neorv32_cpu_inst_n_229 ,\core_complex.neorv32_cpu_inst_n_230 ,\core_complex.neorv32_cpu_inst_n_231 ,\core_complex.neorv32_cpu_inst_n_232 ,\core_complex.neorv32_cpu_inst_n_233 ,\core_complex.neorv32_cpu_inst_n_234 ,\core_complex.neorv32_cpu_inst_n_235 ,\core_complex.neorv32_cpu_inst_n_236 ,\core_complex.neorv32_cpu_inst_n_237 }),
        .clk(clk),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_rsp[11][ack] (\iodev_rsp[11][ack] ),
        .mti_i(mtime_irq),
        .\mtime_hi_reg[0]_0 (mtime_time_o[32]),
        .\mtime_hi_reg[10]_0 (mtime_time_o[42]),
        .\mtime_hi_reg[11]_0 (mtime_time_o[43]),
        .\mtime_hi_reg[12]_0 (mtime_time_o[44]),
        .\mtime_hi_reg[13]_0 (mtime_time_o[45]),
        .\mtime_hi_reg[14]_0 (mtime_time_o[46]),
        .\mtime_hi_reg[15]_0 (mtime_time_o[47]),
        .\mtime_hi_reg[16]_0 (mtime_time_o[48]),
        .\mtime_hi_reg[17]_0 (mtime_time_o[49]),
        .\mtime_hi_reg[18]_0 (mtime_time_o[50]),
        .\mtime_hi_reg[19]_0 (mtime_time_o[51]),
        .\mtime_hi_reg[1]_0 (mtime_time_o[33]),
        .\mtime_hi_reg[20]_0 (mtime_time_o[52]),
        .\mtime_hi_reg[21]_0 (mtime_time_o[53]),
        .\mtime_hi_reg[22]_0 (mtime_time_o[54]),
        .\mtime_hi_reg[23]_0 (mtime_time_o[55]),
        .\mtime_hi_reg[24]_0 (mtime_time_o[56]),
        .\mtime_hi_reg[25]_0 (mtime_time_o[57]),
        .\mtime_hi_reg[26]_0 (mtime_time_o[58]),
        .\mtime_hi_reg[27]_0 (mtime_time_o[59]),
        .\mtime_hi_reg[28]_0 (mtime_time_o[60]),
        .\mtime_hi_reg[29]_0 (mtime_time_o[61]),
        .\mtime_hi_reg[2]_0 (mtime_time_o[34]),
        .\mtime_hi_reg[30]_0 (mtime_time_o[62]),
        .\mtime_hi_reg[31]_0 (mtime_time_o[63]),
        .\mtime_hi_reg[3]_0 (mtime_time_o[35]),
        .\mtime_hi_reg[4]_0 (mtime_time_o[36]),
        .\mtime_hi_reg[5]_0 (mtime_time_o[37]),
        .\mtime_hi_reg[6]_0 (mtime_time_o[38]),
        .\mtime_hi_reg[7]_0 (mtime_time_o[39]),
        .\mtime_hi_reg[8]_0 (mtime_time_o[40]),
        .\mtime_hi_reg[9]_0 (mtime_time_o[41]),
        .\mtimecmp_hi_reg[31]_0 (Q),
        .\mtimecmp_lo_reg[31]_0 (mtimecmp_lo),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo \io_system.neorv32_sysinfo_inst 
       (.D({\core_complex.neorv32_cpu_inst_n_1 ,p_0_in_1[18],p_0_in_1[16],p_0_in_1[8],p_0_in_1[3],p_0_in_1[1]}),
        .Q({\iodev_rsp[1][data] [25],\iodev_rsp[1][data] [18],\iodev_rsp[1][data] [16],\iodev_rsp[1][data] [8],\iodev_rsp[1][data] [3]}),
        .\bus_rsp_o_reg[ack]_0 (\core_complex.neorv32_cpu_inst_n_178 ),
        .\bus_rsp_o_reg[data][1]_0 (\io_system.neorv32_sysinfo_inst_n_1 ),
        .\bus_rsp_o_reg[data][1]_1 (\io_system.neorv32_sysinfo_inst_n_9 ),
        .\bus_rsp_o_reg[data][3]_0 (\io_system.neorv32_sysinfo_inst_n_7 ),
        .\bus_rsp_o_reg[data][3]_1 (\io_system.neorv32_sysinfo_inst_n_8 ),
        .clk(clk),
        .\iodev_rsp[1][ack] (\iodev_rsp[1][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 (\iodev_rsp[3][data] [4:1]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 (\iodev_rsp[10][data] [4:1]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 (\iodev_rsp[11][data] [4:1]),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst 
       (.D({\generators.clk_div_reg [11:9],\generators.clk_div_reg [6:5],\generators.clk_div_reg [2:0]}),
        .E(\ctrl[enable]1_out ),
        .Q({\generators.clk_div_ff_reg_n_0_[11] ,p_12_in,p_10_in,p_8_in,p_6_in,p_4_in,p_2_in,\generators.clk_div_ff_reg_n_0_[0] }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_18 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_19 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 }),
        .\bus_rsp_o_reg[ack]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_16 ),
        .\bus_rsp_o_reg[data][0]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ),
        .\bus_rsp_o_reg[data][30]_0 ({\core_complex.neorv32_cpu_inst_n_182 ,\core_complex.neorv32_cpu_inst_n_183 ,\core_complex.neorv32_cpu_inst_n_184 ,\core_complex.neorv32_cpu_inst_n_185 ,\core_complex.neorv32_cpu_inst_n_186 ,\core_complex.neorv32_cpu_inst_n_187 ,\core_complex.neorv32_cpu_inst_n_188 ,\core_complex.neorv32_cpu_inst_n_189 ,\core_complex.neorv32_cpu_inst_n_190 ,\core_complex.neorv32_cpu_inst_n_191 ,\core_complex.neorv32_cpu_inst_n_192 ,\core_complex.neorv32_cpu_inst_n_193 ,\core_complex.neorv32_cpu_inst_n_194 ,\core_complex.neorv32_cpu_inst_n_195 ,\core_complex.neorv32_cpu_inst_n_196 ,\core_complex.neorv32_cpu_inst_n_197 ,\core_complex.neorv32_cpu_inst_n_198 ,\core_complex.neorv32_cpu_inst_n_199 }),
        .\bus_rsp_o_reg[data][31]_0 ({\iodev_rsp[10][data] [31:30],\iodev_rsp[10][data] [26:21],\iodev_rsp[10][data] [19:17],\iodev_rsp[10][data] [15:1]}),
        .\bus_rsp_o_reg[data][31]_1 (\core_complex.neorv32_cpu_inst_n_200 ),
        .clk(clk),
        .\ctrl_reg[baud][9]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_56 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_57 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_58 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_59 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_60 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_61 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_62 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_63 }),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]_0 ({Q[26:22],Q[15:0]}),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\dmem_rsp[ack] (\dmem_rsp[ack] ),
        .empty(empty),
        .firq_i(cpu_firq[3:2]),
        .\generators.clk_div_reg[11] (\generators.clk_div_reg_n_0_[8] ),
        .\generators.clk_div_reg[3] (\generators.clk_div_reg_n_0_[3] ),
        .\generators.clk_div_reg[7] (\generators.clk_div_reg_n_0_[4] ),
        .\generators.clk_div_reg[7]_0 (\generators.clk_div_reg_n_0_[7] ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_rsp[0][ack] (\iodev_rsp[0][ack] ),
        .\iodev_rsp[11][ack] (\iodev_rsp[11][ack] ),
        .\iodev_rsp[12][data] (\iodev_rsp[12][data] ),
        .\iodev_rsp[1][ack] (\iodev_rsp[1][ack] ),
        .\iodev_rsp[3][ack] (\iodev_rsp[3][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 (\iodev_rsp[11][data] [0]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 (\iodev_rsp[0][data] [0]),
        .\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] (\tx_engine_fifo_inst/we ),
        .\r_pnt_reg[0] (\core_complex.neorv32_cpu_inst_n_179 ),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_15 ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\tx_engine_reg[state][2]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_14 ),
        .\tx_engine_reg[state][2]_1 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 }),
        .\tx_engine_reg[state][2]_2 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 }),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xirq \io_system.neorv32_xirq_inst_true.neorv32_xirq_inst 
       (.\bus_rsp_o_reg[ack]_0 (\io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_4 ),
        .\bus_rsp_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_114 ),
        .clk(clk),
        .firq_i(cpu_firq[8]),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\iodev_rsp[12][data] (\iodev_rsp[12][data] ),
        .irq_active_reg_0(\core_complex.neorv32_cpu_inst_n_70 ),
        .\irq_enable_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_73 ),
        .\nclr_pending_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_113 ),
        .p_2_in(p_2_in_2),
        .p_3_in(p_3_in),
        .rstn_sys(rstn_sys),
        .xirq_i(xirq_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_dmem \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst 
       (.ADDRARDADDR({\fetch_engine_reg[pc][14] ,\core_complex.neorv32_cpu_inst_n_30 ,\core_complex.neorv32_cpu_inst_n_31 ,\core_complex.neorv32_cpu_inst_n_10 ,\core_complex.neorv32_cpu_inst_n_33 ,ADDRARDADDR[2:1],\fetch_engine_reg[pc][7] ,\fetch_engine_reg[pc][6] ,\core_complex.neorv32_cpu_inst_n_37 ,\fetch_engine_reg[pc][13] [0],\core_complex.neorv32_cpu_inst_n_18 ,\core_complex.neorv32_cpu_inst_n_19 }),
        .WEA(\core_complex.neorv32_cpu_inst_n_52 ),
        .addr({\core_complex.neorv32_cpu_inst_n_256 ,\core_complex.neorv32_cpu_inst_n_257 ,\core_complex.neorv32_cpu_inst_n_258 ,\core_complex.neorv32_cpu_inst_n_128 ,\core_complex.neorv32_cpu_inst_n_129 ,\core_complex.neorv32_cpu_inst_n_259 ,\core_complex.neorv32_cpu_inst_n_260 ,addr[0]}),
        .bus_rw(bus_rw),
        .clk(clk),
        .\dmem_req[stb] (\dmem_req[stb] ),
        .\dmem_rsp[ack] (\dmem_rsp[ack] ),
        .m_axi_rdata({m_axi_rdata[31:30],m_axi_rdata[27],m_axi_rdata[19],m_axi_rdata[12],m_axi_rdata[4:0]}),
        .mem_ram_b0_reg_0_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_2 ),
        .mem_ram_b0_reg_0_1(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_25 ),
        .mem_ram_b0_reg_0_2(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_26 ),
        .mem_ram_b0_reg_0_3(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_27 ),
        .mem_ram_b0_reg_1_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_28 ),
        .mem_ram_b0_reg_1_1({\core_complex.neorv32_cpu_inst_n_121 ,addr[1],\core_complex.neorv32_cpu_inst_n_116 ,\core_complex.neorv32_cpu_inst_n_117 ,\core_complex.neorv32_cpu_inst_n_14 ,\core_complex.neorv32_cpu_inst_n_15 ,\core_complex.neorv32_cpu_inst_n_123 ,\core_complex.neorv32_cpu_inst_n_124 ,\core_complex.neorv32_cpu_inst_n_125 ,\core_complex.neorv32_cpu_inst_n_126 }),
        .mem_ram_b0_reg_1_2(\core_complex.neorv32_cpu_inst_n_59 ),
        .mem_ram_b1_reg_0_0({\core_complex.neorv32_cpu_inst_n_136 ,\core_complex.neorv32_cpu_inst_n_137 ,\core_complex.neorv32_cpu_inst_n_138 ,\core_complex.neorv32_cpu_inst_n_20 ,\core_complex.neorv32_cpu_inst_n_139 ,\core_complex.neorv32_cpu_inst_n_140 ,\core_complex.neorv32_cpu_inst_n_16 ,\core_complex.neorv32_cpu_inst_n_46 ,\core_complex.neorv32_cpu_inst_n_141 }),
        .mem_ram_b1_reg_1_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_29 ),
        .mem_ram_b1_reg_1_1(\core_complex.neorv32_cpu_inst_n_58 ),
        .mem_ram_b2_reg_0_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_30 ),
        .mem_ram_b2_reg_0_1({\core_complex.neorv32_cpu_inst_n_7 ,\fetch_engine_reg[pc][13] [2:1],\core_complex.neorv32_cpu_inst_n_11 ,\core_complex.neorv32_cpu_inst_n_44 ,ADDRARDADDR[0],\core_complex.neorv32_cpu_inst_n_45 ,\core_complex.neorv32_cpu_inst_n_42 ,\core_complex.neorv32_cpu_inst_n_24 }),
        .mem_ram_b2_reg_0_2(\core_complex.neorv32_cpu_inst_n_23 ),
        .mem_ram_b2_reg_1_0(\core_complex.neorv32_cpu_inst_n_57 ),
        .mem_ram_b3_reg_0_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ),
        .mem_ram_b3_reg_1_0({rdata_reg[29:28],rdata_reg[26:20],rdata_reg[18:13],rdata_reg[11:5]}),
        .mem_ram_b3_reg_1_1(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ),
        .mem_ram_b3_reg_1_2(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .mem_ram_b3_reg_1_3(Q),
        .pending(pending),
        .rden(rden),
        .rden0(rden0),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst 
       (.ADDRARDADDR({\fetch_engine_reg[pc][17] ,\core_complex.neorv32_cpu_inst_n_119 ,\core_complex.neorv32_cpu_inst_n_120 ,\fetch_engine_reg[pc][14] ,\core_complex.neorv32_cpu_inst_n_30 ,\core_complex.neorv32_cpu_inst_n_31 ,\core_complex.neorv32_cpu_inst_n_121 ,addr[1],\core_complex.neorv32_cpu_inst_n_116 ,\core_complex.neorv32_cpu_inst_n_117 ,\core_complex.neorv32_cpu_inst_n_14 ,\core_complex.neorv32_cpu_inst_n_15 ,\core_complex.neorv32_cpu_inst_n_123 ,\core_complex.neorv32_cpu_inst_n_124 ,\core_complex.neorv32_cpu_inst_n_125 ,\core_complex.neorv32_cpu_inst_n_126 }),
        .Q({\iodev_rsp[3][data] [7:5],\iodev_rsp[3][data] [0]}),
        .addr({\core_complex.neorv32_cpu_inst_n_256 ,\core_complex.neorv32_cpu_inst_n_257 ,\core_complex.neorv32_cpu_inst_n_258 ,\core_complex.neorv32_cpu_inst_n_128 ,\core_complex.neorv32_cpu_inst_n_129 ,\core_complex.neorv32_cpu_inst_n_259 ,\core_complex.neorv32_cpu_inst_n_260 ,addr[0]}),
        .clk(clk),
        .\imem_rom.rdata_reg_0_17_0 (\core_complex.neorv32_cpu_inst_n_23 ),
        .\imem_rom.rdata_reg_0_18_0 ({\fetch_engine_reg[pc][7] ,ADDRARDADDR[0],\core_complex.neorv32_cpu_inst_n_45 ,\core_complex.neorv32_cpu_inst_n_42 ,\core_complex.neorv32_cpu_inst_n_24 }),
        .\imem_rom.rdata_reg_0_31_0 ({\core_complex.neorv32_cpu_inst_n_10 ,\core_complex.neorv32_cpu_inst_n_33 ,\fetch_engine_reg[pc][6] ,\core_complex.neorv32_cpu_inst_n_37 }),
        .\imem_rom.rdata_reg_0_8_0 ({\core_complex.neorv32_cpu_inst_n_38 ,ADDRARDADDR[4:3],\core_complex.neorv32_cpu_inst_n_136 ,\core_complex.neorv32_cpu_inst_n_137 ,\core_complex.neorv32_cpu_inst_n_138 ,\core_complex.neorv32_cpu_inst_n_20 ,\core_complex.neorv32_cpu_inst_n_139 ,ADDRARDADDR[2:1],\core_complex.neorv32_cpu_inst_n_41 ,\core_complex.neorv32_cpu_inst_n_16 ,\core_complex.neorv32_cpu_inst_n_46 ,\core_complex.neorv32_cpu_inst_n_141 }),
        .\imem_rom.rdata_reg_1_22_0 ({\core_complex.neorv32_cpu_inst_n_26 ,\core_complex.neorv32_cpu_inst_n_27 ,\core_complex.neorv32_cpu_inst_n_28 ,\core_complex.neorv32_cpu_inst_n_7 ,\fetch_engine_reg[pc][13] [2:1],\core_complex.neorv32_cpu_inst_n_32 ,\core_complex.neorv32_cpu_inst_n_11 ,\core_complex.neorv32_cpu_inst_n_34 ,\core_complex.neorv32_cpu_inst_n_35 ,\core_complex.neorv32_cpu_inst_n_44 ,\fetch_engine_reg[pc][13] [0],\core_complex.neorv32_cpu_inst_n_18 ,\core_complex.neorv32_cpu_inst_n_19 }),
        .\imem_rom.rdata_reg_1_27_0 ({\core_complex.neorv32_cpu_inst_n_63 ,\core_complex.neorv32_cpu_inst_n_115 ,\core_complex.neorv32_cpu_inst_n_62 ,\core_complex.neorv32_cpu_inst_n_140 }),
        .\imem_rom.rdata_reg_1_4_0 (\fetch_engine_reg[pc][3] ),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .\main_rsp[data] ({\main_rsp[data] [31:27],\main_rsp[data] [19],\main_rsp[data] [12],\main_rsp[data] [4:0]}),
        .\mar_reg[1] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_33 ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 ({\iodev_rsp[1][data] [25],\iodev_rsp[1][data] [18],\iodev_rsp[1][data] [16],\iodev_rsp[1][data] [8],\iodev_rsp[1][data] [3]}),
        .\rdata_o_reg[0] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ),
        .\rdata_o_reg[0]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_2 ),
        .\rdata_o_reg[11] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ),
        .\rdata_o_reg[12] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_29 ),
        .\rdata_o_reg[12]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_25 ),
        .\rdata_o_reg[13] ({rdata_reg[29:28],rdata_reg[26:20],rdata_reg[18:13],rdata_reg[11:5]}),
        .\rdata_o_reg[13]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_26 ),
        .\rdata_o_reg[14] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ),
        .\rdata_o_reg[15] ({\iodev_rsp[0][data] [31:30],\iodev_rsp[0][data] [27:1]}),
        .\rdata_o_reg[15]_0 ({\iodev_rsp[11][data] [31:30],\iodev_rsp[11][data] [27],\iodev_rsp[11][data] [19],\iodev_rsp[11][data] [12]}),
        .\rdata_o_reg[15]_1 ({\iodev_rsp[10][data] [31:30],\iodev_rsp[10][data] [19],\iodev_rsp[10][data] [12]}),
        .\rdata_o_reg[15]_2 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .\rdata_o_reg[19] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_30 ),
        .\rdata_o_reg[1] (\io_system.neorv32_sysinfo_inst_n_9 ),
        .\rdata_o_reg[1]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_25 ),
        .\rdata_o_reg[23] (\cpu_d_req[addr] ),
        .\rdata_o_reg[23]_0 (\main_rsp[data] [15]),
        .\rdata_o_reg[2] (\io_system.neorv32_sysinfo_inst_n_8 ),
        .\rdata_o_reg[2]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_26 ),
        .\rdata_o_reg[3] (\io_system.neorv32_sysinfo_inst_n_7 ),
        .\rdata_o_reg[3]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_27 ),
        .\rdata_o_reg[4] (\io_system.neorv32_sysinfo_inst_n_1 ),
        .\rdata_o_reg[4]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_28 ),
        .rden(rden),
        .rden_reg_0(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ),
        .rden_reg_1(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ),
        .rden_reg_10(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ),
        .rden_reg_11(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ),
        .rden_reg_12(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ),
        .rden_reg_13(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ),
        .rden_reg_14(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ),
        .rden_reg_15(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ),
        .rden_reg_16(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ),
        .rden_reg_17(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ),
        .rden_reg_18(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ),
        .rden_reg_19(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .rden_reg_2(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ),
        .rden_reg_20(\core_complex.neorv32_cpu_inst_n_112 ),
        .rden_reg_3(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ),
        .rden_reg_4(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ),
        .rden_reg_5(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ),
        .rden_reg_6(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ),
        .rden_reg_7(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ),
        .rden_reg_8(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ),
        .rden_reg_9(\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst 
       (.Q(\iodev_rsp[0][data] [29:28]),
        .\bus_rsp[err]0__5 (\bus_rsp[err]0__5 ),
        .\bus_rsp_o_reg[data][28] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_25 ),
        .\bus_rsp_o_reg[data][29] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_26 ),
        .bus_rw(bus_rw),
        .clk(clk),
        .\keeper[busy]1__1 (\keeper[busy]1__1 ),
        .\keeper_reg[err] (neorv32_bus_gateway_inst_n_3),
        .m_axi_rdata({m_axi_rdata[29:28],m_axi_rdata[26:20],m_axi_rdata[18:13],m_axi_rdata[11:5]}),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rresp_0_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ),
        .\main_rsp[data] ({\main_rsp[data] [26:20],\main_rsp[data] [18:13],\main_rsp[data] [11:5]}),
        .\mar_reg[1] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_27 ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 ({\iodev_rsp[11][data] [29:28],\iodev_rsp[11][data] [26:20],\iodev_rsp[11][data] [18:13],\iodev_rsp[11][data] [11:5]}),
        .pending(pending),
        .pending_reg_0(\core_complex.neorv32_cpu_inst_n_67 ),
        .\rdata_o[30]_i_2 (\cpu_d_req[addr] ),
        .\rdata_o_reg[10] ({\iodev_rsp[10][data] [26:21],\iodev_rsp[10][data] [19:17],\iodev_rsp[10][data] [15:13],\iodev_rsp[10][data] [11:5]}),
        .\rdata_o_reg[10]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ),
        .\rdata_o_reg[10]_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ),
        .\rdata_o_reg[11] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ),
        .\rdata_o_reg[13] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ),
        .\rdata_o_reg[14] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ),
        .\rdata_o_reg[16] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ),
        .\rdata_o_reg[17] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ),
        .\rdata_o_reg[18] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ),
        .\rdata_o_reg[20] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ),
        .\rdata_o_reg[21] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ),
        .\rdata_o_reg[22] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ),
        .\rdata_o_reg[23] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ),
        .\rdata_o_reg[31] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ),
        .\rdata_o_reg[5] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .\rdata_o_reg[6] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ),
        .\rdata_o_reg[7] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ),
        .\rdata_o_reg[8] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ),
        .\rdata_o_reg[8]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ),
        .\rdata_o_reg[9] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ),
        .\rdata_o_reg[9]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ),
        .rstn_sys(rstn_sys),
        .\wb_core[cyc] (\wb_core[cyc] ),
        .\wb_core[err] (\wb_core[err] ),
        .\wb_core[we] (\wb_core[we] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway neorv32_bus_gateway_inst
       (.\arbiter[sel]__2 (\arbiter[sel]__2 ),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\keeper[busy]1__1 (\keeper[busy]1__1 ),
        .\keeper_reg[busy]_0 (\core_complex.neorv32_cpu_inst_n_69 ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .\keeper_reg[halt]_0 (neorv32_bus_gateway_inst_n_3),
        .\main_rsp[err] (\main_rsp[err] ),
        .port_sel_reg(port_sel_reg),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_debug_dm \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst 
       (.D({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_88 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_89 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_90 ,dci_ndmrstn}),
        .E(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_113 ),
        .\FSM_onehot_dm_ctrl_reg[cmderr][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_0 ),
        .\FSM_sequential_dm_ctrl[state][2]_i_4_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_114 ),
        .\FSM_sequential_dm_ctrl[state][2]_i_4_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_75 ),
        .\FSM_sequential_dm_ctrl_reg[state][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_86 ),
        .Q(\dci_reg[data_reg] ),
        .addr({\core_complex.neorv32_cpu_inst_n_14 ,\core_complex.neorv32_cpu_inst_n_15 ,\core_complex.neorv32_cpu_inst_n_18 ,\core_complex.neorv32_cpu_inst_n_19 }),
        .\bus_rsp_o_reg[data][10]_0 ({\core_complex.neorv32_cpu_inst_n_46 ,\core_complex.neorv32_cpu_inst_n_141 }),
        .\bus_rsp_o_reg[data][15]_0 (\core_complex.neorv32_cpu_inst_n_177 ),
        .\bus_rsp_o_reg[data][15]_1 (addr[0]),
        .\bus_rsp_o_reg[data][19]_0 ({\core_complex.neorv32_cpu_inst_n_125 ,\core_complex.neorv32_cpu_inst_n_126 }),
        .\bus_rsp_o_reg[data][25]_0 (\core_complex.neorv32_cpu_inst_n_72 ),
        .\bus_rsp_o_reg[data][27]_0 ({\core_complex.neorv32_cpu_inst_n_42 ,\core_complex.neorv32_cpu_inst_n_24 }),
        .\bus_rsp_o_reg[data][31]_0 (\iodev_rsp[0][data] ),
        .\bus_rsp_o_reg[data][31]_1 ({\core_complex.neorv32_cpu_inst_n_145 ,\core_complex.neorv32_cpu_inst_n_146 ,\core_complex.neorv32_cpu_inst_n_147 ,\core_complex.neorv32_cpu_inst_n_148 ,\core_complex.neorv32_cpu_inst_n_149 ,\core_complex.neorv32_cpu_inst_n_150 ,\core_complex.neorv32_cpu_inst_n_151 ,\core_complex.neorv32_cpu_inst_n_152 ,\core_complex.neorv32_cpu_inst_n_153 ,\core_complex.neorv32_cpu_inst_n_154 ,\core_complex.neorv32_cpu_inst_n_155 ,\core_complex.neorv32_cpu_inst_n_156 ,\core_complex.neorv32_cpu_inst_n_157 ,\core_complex.neorv32_cpu_inst_n_158 ,\core_complex.neorv32_cpu_inst_n_159 ,\core_complex.neorv32_cpu_inst_n_160 ,\core_complex.neorv32_cpu_inst_n_161 ,\core_complex.neorv32_cpu_inst_n_162 ,\core_complex.neorv32_cpu_inst_n_163 ,\core_complex.neorv32_cpu_inst_n_164 ,\core_complex.neorv32_cpu_inst_n_165 ,\core_complex.neorv32_cpu_inst_n_166 ,\core_complex.neorv32_cpu_inst_n_167 ,\core_complex.neorv32_cpu_inst_n_168 ,\core_complex.neorv32_cpu_inst_n_169 ,\core_complex.neorv32_cpu_inst_n_170 ,\core_complex.neorv32_cpu_inst_n_171 ,\core_complex.neorv32_cpu_inst_n_172 ,\core_complex.neorv32_cpu_inst_n_173 ,\core_complex.neorv32_cpu_inst_n_174 ,\core_complex.neorv32_cpu_inst_n_175 }),
        .\bus_rsp_o_reg[data][4]_0 (\fetch_engine_reg[pc][3] ),
        .clk(clk),
        .\dci[data_we] (\dci[data_we] ),
        .\dci[exception_ack] (\dci[exception_ack] ),
        .\dci[execute_ack] (\dci[execute_ack] ),
        .\dci[halt_ack] (\dci[halt_ack] ),
        .\dci[resume_ack] (\dci[resume_ack] ),
        .\dci_reg[data_reg][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_119 ),
        .\dci_reg[data_reg][25]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_45 ),
        .\dci_reg[data_reg][31]_0 (\core_complex.neorv32_cpu_inst_n_144 ),
        .\dci_reg[data_reg][31]_1 ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_81 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_82 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_83 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_84 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_85 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_86 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_87 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_88 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_89 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_90 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_91 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_92 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_93 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_94 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_95 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_96 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_97 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_98 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_99 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_100 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_101 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_102 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_103 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_104 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_105 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_106 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_107 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_108 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_109 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_110 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_111 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_112 }),
        .\dm_ctrl[busy]__1 (\dm_ctrl[busy]__1 ),
        .\dm_ctrl_reg[cmderr][2]_0 ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_92 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_93 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_94 }),
        .\dm_ctrl_reg[hart_halted]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_7 ),
        .\dm_ctrl_reg[hart_resume_ack]__0 (\dm_ctrl_reg[hart_resume_ack]__0 ),
        .\dm_ctrl_reg[hart_resume_req]_0 (data2),
        .\dm_ctrl_reg[ldsw_progbuf][10]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_75 ),
        .\dm_ctrl_reg[ldsw_progbuf][11]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_74 ),
        .\dm_ctrl_reg[ldsw_progbuf][13]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_73 ),
        .\dm_ctrl_reg[ldsw_progbuf][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_81 ),
        .\dm_ctrl_reg[ldsw_progbuf][1]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_82 ),
        .\dm_ctrl_reg[ldsw_progbuf][20]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_72 ),
        .\dm_ctrl_reg[ldsw_progbuf][21]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_71 ),
        .\dm_ctrl_reg[ldsw_progbuf][22]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_70 ),
        .\dm_ctrl_reg[ldsw_progbuf][23]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_69 ),
        .\dm_ctrl_reg[ldsw_progbuf][24]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_68 ),
        .\dm_ctrl_reg[ldsw_progbuf][31]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_63 ),
        .\dm_ctrl_reg[ldsw_progbuf][31]_1 (\dm_ctrl_reg[ldsw_progbuf] ),
        .\dm_ctrl_reg[ldsw_progbuf][31]_2 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_65 ),
        .\dm_ctrl_reg[ldsw_progbuf][31]_3 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_66 ),
        .\dm_ctrl_reg[ldsw_progbuf][31]_4 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_67 ),
        .\dm_ctrl_reg[ldsw_progbuf][5]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_79 ),
        .\dm_ctrl_reg[ldsw_progbuf][7]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_78 ),
        .\dm_ctrl_reg[ldsw_progbuf][8]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_77 ),
        .\dm_ctrl_reg[ldsw_progbuf][9]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_76 ),
        .\dm_ctrl_reg[pbuf_en]__0 (\dm_ctrl_reg[pbuf_en]__0 ),
        .\dm_reg[autoexec_rd] (\dm_reg[autoexec_rd] ),
        .\dm_reg[autoexec_wr] (\dm_reg[autoexec_wr] ),
        .\dm_reg[clr_acc_err]11_out (\dm_reg[clr_acc_err]11_out ),
        .\dm_reg[rd_acc_err]0__1 (\dm_reg[rd_acc_err]0__1 ),
        .\dm_reg[reset_ack]2_out (\dm_reg[reset_ack]2_out ),
        .\dm_reg[resume_req]3_out (\dm_reg[resume_req]3_out ),
        .\dm_reg[wr_acc_err] (\dm_reg[wr_acc_err] ),
        .\dm_reg_reg[abstractauto_autoexecdata]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_1 ),
        .\dm_reg_reg[abstractauto_autoexecdata]__0 (\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .\dm_reg_reg[abstractauto_autoexecprogbuf][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_12 ),
        .\dm_reg_reg[abstractauto_autoexecprogbuf][0]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_38 ),
        .\dm_reg_reg[abstractauto_autoexecprogbuf][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_37 ),
        .\dm_reg_reg[command][31]_0 (\dmi_req[data] ),
        .\dm_reg_reg[dmcontrol_dmactive]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_36 ),
        .\dm_reg_reg[dmcontrol_ndmreset]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_35 ),
        .\dm_reg_reg[halt_req]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_34 ),
        .\dm_reg_reg[halt_req]__0 (\dm_reg_reg[halt_req]__0 ),
        .\dm_reg_reg[progbuf][0][31]_0 ({\dm_reg_reg[progbuf][0]_1 [31],\dm_reg_reg[progbuf][0]_1 [26:25],\dm_reg_reg[progbuf][0]_1 [18],\dm_reg_reg[progbuf][0]_1 [14],\dm_reg_reg[progbuf][0]_1 [12],\dm_reg_reg[progbuf][0]_1 [3]}),
        .\dm_reg_reg[progbuf][0][31]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_73 ),
        .\dm_reg_reg[progbuf][0][4]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_80 ),
        .\dm_reg_reg[progbuf][1][15]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_60 ),
        .\dm_reg_reg[progbuf][1][17]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_61 ),
        .\dm_reg_reg[progbuf][1][19]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_62 ),
        .\dm_reg_reg[progbuf][1][2]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_52 ),
        .\dm_reg_reg[progbuf][1][31]_0 ({\dm_reg_reg[progbuf][1]_0 [31],\dm_reg_reg[progbuf][1]_0 [26],\dm_reg_reg[progbuf][1]_0 [18],\dm_reg_reg[progbuf][1]_0 [14],\dm_reg_reg[progbuf][1]_0 [12],\dm_reg_reg[progbuf][1]_0 [3]}),
        .\dm_reg_reg[progbuf][1][31]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_80 ),
        .\dm_reg_reg[progbuf][1][6]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_83 ),
        .\dm_reg_reg[rd_acc_err]_0 (\dmi_req[op] ),
        .\dmi_ctrl_reg[op][0] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_85 ),
        .\dmi_rsp[ack] (\dmi_rsp[ack] ),
        .\dmi_rsp_o_reg[ack]0 (\dmi_rsp_o_reg[ack]0 ),
        .\dmi_rsp_o_reg[data][13]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_71 ),
        .\dmi_rsp_o_reg[data][13]_1 ({\dmi_req[addr] [4],\dmi_req[addr] [2:1]}),
        .\dmi_rsp_o_reg[data][31]_0 (\dmi_rsp[data] ),
        .\dmi_rsp_o_reg[data][31]_1 ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_42 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_43 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_44 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_45 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_46 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_47 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_48 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_49 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_50 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_51 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_52 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_53 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_54 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_55 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_56 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_57 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_58 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_59 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_60 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_61 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_62 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_63 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_64 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_65 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_66 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_67 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_68 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_69 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_70 }),
        .dmi_wren__1(dmi_wren__1),
        .\generators.rstn_sys_sreg_reg[3] (p_0_in_0),
        .\iodev_rsp[0][ack] (\iodev_rsp[0][ack] ),
        .p_0_in22_in(p_0_in22_in),
        .p_21_in(p_21_in),
        .p_3_in(p_3_in_3),
        .rden__0(rden__0),
        .rstn_ext(rstn_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_debug_dtm \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst 
       (.D(\dmi_rsp[data] ),
        .E(\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_113 ),
        .Q(\dmi_req[data] ),
        .clk(clk),
        .\dci[data_we] (\dci[data_we] ),
        .\dci_reg[data_reg][31] ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_42 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_43 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_44 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_45 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_46 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_47 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_48 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_49 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_50 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_51 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_52 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_53 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_54 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_55 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_56 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_57 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_58 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_59 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_60 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_61 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_62 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_63 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_64 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_65 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_66 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_67 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_68 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_69 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_70 }),
        .\dci_reg[data_reg][31]_0 (Q),
        .\dm_ctrl[busy]__1 (\dm_ctrl[busy]__1 ),
        .\dm_ctrl_reg[hart_resume_ack]__0 (\dm_ctrl_reg[hart_resume_ack]__0 ),
        .\dm_reg[autoexec_rd] (\dm_reg[autoexec_rd] ),
        .\dm_reg[autoexec_wr] (\dm_reg[autoexec_wr] ),
        .\dm_reg[clr_acc_err]11_out (\dm_reg[clr_acc_err]11_out ),
        .\dm_reg[rd_acc_err]0__1 (\dm_reg[rd_acc_err]0__1 ),
        .\dm_reg[reset_ack]2_out (\dm_reg[reset_ack]2_out ),
        .\dm_reg[resume_req]3_out (\dm_reg[resume_req]3_out ),
        .\dm_reg[wr_acc_err] (\dm_reg[wr_acc_err] ),
        .\dm_reg_reg[abstractauto_autoexecdata]__0 (\dm_reg_reg[abstractauto_autoexecdata]__0 ),
        .\dm_reg_reg[abstractauto_autoexecprogbuf][0] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_12 ),
        .\dm_reg_reg[command][31] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_0 ),
        .\dm_reg_reg[halt_req]__0 (\dm_reg_reg[halt_req]__0 ),
        .\dm_reg_reg[progbuf][0][31] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_85 ),
        .\dmi_ctrl_reg[addr][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_80 ),
        .\dmi_ctrl_reg[addr][0]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_119 ),
        .\dmi_ctrl_reg[addr][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_71 ),
        .\dmi_ctrl_reg[addr][2]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_73 ),
        .\dmi_ctrl_reg[addr][2]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_114 ),
        .\dmi_ctrl_reg[addr][4]_0 ({\dmi_req[addr] [4],\dmi_req[addr] [2:1]}),
        .\dmi_ctrl_reg[op][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_75 ),
        .\dmi_ctrl_reg[op][1]_1 (\dmi_req[op] ),
        .\dmi_ctrl_reg[wdata][0]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_1 ),
        .\dmi_ctrl_reg[wdata][0]_1 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_36 ),
        .\dmi_ctrl_reg[wdata][16]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_38 ),
        .\dmi_ctrl_reg[wdata][17]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_37 ),
        .\dmi_ctrl_reg[wdata][1]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_35 ),
        .\dmi_ctrl_reg[wdata][31]_0 (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_34 ),
        .\dmi_ctrl_reg[wdata][31]_1 ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_81 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_82 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_83 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_84 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_85 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_86 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_87 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_88 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_89 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_90 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_91 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_92 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_93 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_94 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_95 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_96 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_97 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_98 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_99 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_100 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_101 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_102 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_103 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_104 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_105 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_106 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_107 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_108 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_109 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_110 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_111 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst_n_112 }),
        .\dmi_rsp[ack] (\dmi_rsp[ack] ),
        .\dmi_rsp_o_reg[ack]0 (\dmi_rsp_o_reg[ack]0 ),
        .\dmi_rsp_o_reg[data][0] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_7 ),
        .\dmi_rsp_o_reg[data][10] ({\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_92 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_93 ,\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_94 }),
        .\dmi_rsp_o_reg[data][12] (\neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst_n_86 ),
        .\dmi_rsp_o_reg[data][31] ({\dci_reg[data_reg] [31:20],\dci_reg[data_reg] [17:14],\dci_reg[data_reg] [12:0]}),
        .dmi_wren__1(dmi_wren__1),
        .jtag_tck_i(jtag_tck_i),
        .jtag_tdi_i(jtag_tdi_i),
        .jtag_tdo_o(jtag_tdo_o),
        .jtag_tms_i(jtag_tms_i),
        .jtag_trst_i(jtag_trst_i),
        .p_0_in22_in(p_0_in22_in),
        .p_3_in(p_3_in_3),
        .rstn_ext(rstn_ext));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \register_file_fpga.reg_file_reg_i_172 
       (.I0(\ctrl[ir_funct3] [1]),
        .I1(\ctrl[ir_funct3] [0]),
        .O(\register_file_fpga.reg_file_reg_i_172_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart
   (\tx_fifo[avail] ,
    \tx_fifo[free] ,
    empty,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    uart0_txd_o,
    uart0_rts_o,
    firq_i,
    \tx_engine_reg[state][2]_0 ,
    \rx_engine_reg[over]_0 ,
    \bus_rsp_o_reg[ack]_0 ,
    S,
    \tx_engine_reg[state][2]_1 ,
    \tx_engine_reg[state][2]_2 ,
    \bus_rsp_o_reg[data][0]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \ctrl_reg[baud][9]_0 ,
    clk,
    rstn_sys,
    E,
    \ctrl_reg[irq_tx_nhalf]_0 ,
    \iodev_req[10][stb] ,
    \r_pnt_reg[0] ,
    \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] ,
    \bus_rsp_o_reg[data][31]_1 ,
    \iodev_rsp[0][ack] ,
    \iodev_rsp[1][ack] ,
    \iodev_rsp[11][ack] ,
    \iodev_rsp[3][ack] ,
    \dmem_rsp[ack] ,
    D,
    Q,
    \generators.clk_div_reg[3] ,
    \generators.clk_div_reg[7] ,
    \generators.clk_div_reg[7]_0 ,
    \generators.clk_div_reg[11] ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ,
    \iodev_rsp[12][data] ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ,
    uart0_cts_i,
    uart0_rxd_i,
    \bus_rsp_o_reg[data][30]_0 );
  output \tx_fifo[avail] ;
  output \tx_fifo[free] ;
  output empty;
  output \rx_fifo[avail] ;
  output \rx_fifo[free] ;
  output \ctrl_reg[irq_rx_nempty]__0 ;
  output \ctrl_reg[irq_rx_half]__0 ;
  output \ctrl_reg[irq_rx_full]__0 ;
  output \ctrl_reg[irq_tx_empty]__0 ;
  output \ctrl_reg[irq_tx_nhalf]__0 ;
  output uart0_txd_o;
  output uart0_rts_o;
  output [1:0]firq_i;
  output \tx_engine_reg[state][2]_0 ;
  output \rx_engine_reg[over]_0 ;
  output \bus_rsp_o_reg[ack]_0 ;
  output [3:0]S;
  output [3:0]\tx_engine_reg[state][2]_1 ;
  output [3:0]\tx_engine_reg[state][2]_2 ;
  output \bus_rsp_o_reg[data][0]_0 ;
  output [25:0]\bus_rsp_o_reg[data][31]_0 ;
  output [7:0]\ctrl_reg[baud][9]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]E;
  input [20:0]\ctrl_reg[irq_tx_nhalf]_0 ;
  input \iodev_req[10][stb] ;
  input \r_pnt_reg[0] ;
  input [0:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] ;
  input \bus_rsp_o_reg[data][31]_1 ;
  input \iodev_rsp[0][ack] ;
  input \iodev_rsp[1][ack] ;
  input \iodev_rsp[11][ack] ;
  input \iodev_rsp[3][ack] ;
  input \dmem_rsp[ack] ;
  input [7:0]D;
  input [7:0]Q;
  input \generators.clk_div_reg[3] ;
  input \generators.clk_div_reg[7] ;
  input \generators.clk_div_reg[7]_0 ;
  input \generators.clk_div_reg[11] ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ;
  input [0:0]\iodev_rsp[12][data] ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [17:0]\bus_rsp_o_reg[data][30]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire [17:0]\bus_rsp_o_reg[data][30]_0 ;
  wire [25:0]\bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][31]_1 ;
  wire cg_en_9;
  wire clk;
  wire [7:0]\ctrl_reg[baud][9]_0 ;
  wire \ctrl_reg[baud_n_0_][0] ;
  wire \ctrl_reg[baud_n_0_][1] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire [20:0]\ctrl_reg[irq_tx_nhalf]_0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[prsc_n_0_][0] ;
  wire \ctrl_reg[prsc_n_0_][1] ;
  wire \ctrl_reg[prsc_n_0_][2] ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \dmem_rsp[ack] ;
  wire empty;
  wire [1:0]firq_i;
  wire \generators.clk_div_reg[11] ;
  wire \generators.clk_div_reg[3] ;
  wire \generators.clk_div_reg[7] ;
  wire \generators.clk_div_reg[7]_0 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_rsp[0][ack] ;
  wire \iodev_rsp[10][ack] ;
  wire [0:0]\iodev_rsp[10][data] ;
  wire \iodev_rsp[11][ack] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire \iodev_rsp[1][ack] ;
  wire \iodev_rsp[3][ack] ;
  wire irq_rx_o0;
  wire irq_tx_o0;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] ;
  wire p_0_in;
  wire p_0_in2_out__1;
  wire [9:0]p_1_in;
  wire \r_pnt_reg[0] ;
  wire rstn_sys;
  wire \rx_engine[baudcnt][0]_i_1_n_0 ;
  wire \rx_engine[baudcnt][1]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_2_n_0 ;
  wire \rx_engine[baudcnt][3]_i_1_n_0 ;
  wire \rx_engine[baudcnt][3]_i_2_n_0 ;
  wire \rx_engine[baudcnt][4]_i_1_n_0 ;
  wire \rx_engine[baudcnt][4]_i_2_n_0 ;
  wire \rx_engine[baudcnt][5]_i_1_n_0 ;
  wire \rx_engine[baudcnt][5]_i_2_n_0 ;
  wire \rx_engine[baudcnt][6]_i_1_n_0 ;
  wire \rx_engine[baudcnt][6]_i_2_n_0 ;
  wire \rx_engine[baudcnt][7]_i_1_n_0 ;
  wire \rx_engine[baudcnt][7]_i_2_n_0 ;
  wire \rx_engine[baudcnt][8]_i_1_n_0 ;
  wire \rx_engine[baudcnt][9]_i_1_n_0 ;
  wire \rx_engine[baudcnt][9]_i_2_n_0 ;
  wire \rx_engine[baudcnt][9]_i_3_n_0 ;
  wire \rx_engine[baudcnt][9]_i_4_n_0 ;
  wire \rx_engine[baudcnt][9]_i_5_n_0 ;
  wire \rx_engine[bitcnt][0]_i_1_n_0 ;
  wire \rx_engine[bitcnt][1]_i_1_n_0 ;
  wire \rx_engine[bitcnt][2]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_2_n_0 ;
  wire \rx_engine[bitcnt][3]_i_3_n_0 ;
  wire \rx_engine[bitcnt][3]_i_4_n_0 ;
  wire \rx_engine[bitcnt][3]_i_5_n_0 ;
  wire \rx_engine[bitcnt][3]_i_6_n_0 ;
  wire \rx_engine[done]_i_1_n_0 ;
  wire \rx_engine[sreg][8]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_2_n_0 ;
  wire \rx_engine[sync][0]_i_1_n_0 ;
  wire \rx_engine[sync][1]_i_1_n_0 ;
  wire rx_engine_fifo_inst_n_10;
  wire rx_engine_fifo_inst_n_11;
  wire rx_engine_fifo_inst_n_2;
  wire rx_engine_fifo_inst_n_3;
  wire rx_engine_fifo_inst_n_4;
  wire rx_engine_fifo_inst_n_5;
  wire rx_engine_fifo_inst_n_6;
  wire rx_engine_fifo_inst_n_7;
  wire rx_engine_fifo_inst_n_8;
  wire rx_engine_fifo_inst_n_9;
  wire [9:0]\rx_engine_reg[baudcnt] ;
  wire [3:0]\rx_engine_reg[bitcnt] ;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over]_0 ;
  wire [8:0]\rx_engine_reg[sreg] ;
  wire \rx_engine_reg[state_n_0_][0] ;
  wire [2:2]\rx_engine_reg[sync] ;
  wire \rx_engine_reg[sync_n_0_][0] ;
  wire \rx_engine_reg[sync_n_0_][1] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \tx_engine[baudcnt][3]_i_2_n_0 ;
  wire \tx_engine[baudcnt][5]_i_2_n_0 ;
  wire \tx_engine[baudcnt][7]_i_2_n_0 ;
  wire \tx_engine[baudcnt][9]_i_10_n_0 ;
  wire \tx_engine[baudcnt][9]_i_1_n_0 ;
  wire \tx_engine[baudcnt][9]_i_4_n_0 ;
  wire \tx_engine[baudcnt][9]_i_5_n_0 ;
  wire \tx_engine[baudcnt][9]_i_6_n_0 ;
  wire \tx_engine[baudcnt][9]_i_7_n_0 ;
  wire \tx_engine[baudcnt][9]_i_8_n_0 ;
  wire \tx_engine[baudcnt][9]_i_9_n_0 ;
  wire \tx_engine[bitcnt][0]_i_1_n_0 ;
  wire \tx_engine[bitcnt][1]_i_1_n_0 ;
  wire \tx_engine[bitcnt][2]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_2_n_0 ;
  wire \tx_engine[bitcnt][3]_i_3_n_0 ;
  wire \tx_engine[bitcnt][3]_i_4_n_0 ;
  wire \tx_engine[bitcnt][3]_i_5_n_0 ;
  wire \tx_engine[bitcnt][3]_i_6_n_0 ;
  wire \tx_engine[sreg][0]_i_1_n_0 ;
  wire \tx_engine[state][1]_i_1_n_0 ;
  wire \tx_engine[state][1]_i_3_n_0 ;
  wire \tx_engine[txd]_i_1_n_0 ;
  wire tx_engine_fifo_inst_n_10;
  wire tx_engine_fifo_inst_n_11;
  wire tx_engine_fifo_inst_n_12;
  wire tx_engine_fifo_inst_n_13;
  wire tx_engine_fifo_inst_n_3;
  wire tx_engine_fifo_inst_n_5;
  wire tx_engine_fifo_inst_n_6;
  wire tx_engine_fifo_inst_n_7;
  wire tx_engine_fifo_inst_n_8;
  wire tx_engine_fifo_inst_n_9;
  wire [9:0]\tx_engine_reg[baudcnt] ;
  wire [3:0]\tx_engine_reg[bitcnt] ;
  wire \tx_engine_reg[cts_sync_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][1] ;
  wire \tx_engine_reg[sreg_n_0_][2] ;
  wire \tx_engine_reg[sreg_n_0_][3] ;
  wire \tx_engine_reg[sreg_n_0_][4] ;
  wire \tx_engine_reg[sreg_n_0_][5] ;
  wire \tx_engine_reg[sreg_n_0_][6] ;
  wire \tx_engine_reg[sreg_n_0_][7] ;
  wire \tx_engine_reg[sreg_n_0_][8] ;
  wire \tx_engine_reg[state][2]_0 ;
  wire [3:0]\tx_engine_reg[state][2]_1 ;
  wire [3:0]\tx_engine_reg[state][2]_2 ;
  wire \tx_engine_reg[state_n_0_][0] ;
  wire \tx_engine_reg[state_n_0_][1] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire uart_clk;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[10][stb] ),
        .Q(\iodev_rsp[10][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_10),
        .Q(\iodev_rsp[10][data] ));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_9),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_8),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_3),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_7),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_6),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_5),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_4),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_3),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][30]_0 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \ctrl_reg[baud][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [6]),
        .Q(\ctrl_reg[baud_n_0_][0] ));
  FDCE \ctrl_reg[baud][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [7]),
        .Q(\ctrl_reg[baud_n_0_][1] ));
  FDCE \ctrl_reg[baud][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [8]),
        .Q(\ctrl_reg[baud][9]_0 [0]));
  FDCE \ctrl_reg[baud][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [9]),
        .Q(\ctrl_reg[baud][9]_0 [1]));
  FDCE \ctrl_reg[baud][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [10]),
        .Q(\ctrl_reg[baud][9]_0 [2]));
  FDCE \ctrl_reg[baud][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [11]),
        .Q(\ctrl_reg[baud][9]_0 [3]));
  FDCE \ctrl_reg[baud][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [12]),
        .Q(\ctrl_reg[baud][9]_0 [4]));
  FDCE \ctrl_reg[baud][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [13]),
        .Q(\ctrl_reg[baud][9]_0 [5]));
  FDCE \ctrl_reg[baud][8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [14]),
        .Q(\ctrl_reg[baud][9]_0 [6]));
  FDCE \ctrl_reg[baud][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [15]),
        .Q(\ctrl_reg[baud][9]_0 [7]));
  FDCE \ctrl_reg[enable] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [0]),
        .Q(cg_en_9));
  FDCE \ctrl_reg[hwfc_en] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [2]),
        .Q(\ctrl_reg[hwfc_en]__0 ));
  FDCE \ctrl_reg[irq_rx_full] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [18]),
        .Q(\ctrl_reg[irq_rx_full]__0 ));
  FDCE \ctrl_reg[irq_rx_half] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [17]),
        .Q(\ctrl_reg[irq_rx_half]__0 ));
  FDCE \ctrl_reg[irq_rx_nempty] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [16]),
        .Q(\ctrl_reg[irq_rx_nempty]__0 ));
  FDCE \ctrl_reg[irq_tx_empty] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [19]),
        .Q(\ctrl_reg[irq_tx_empty]__0 ));
  FDCE \ctrl_reg[irq_tx_nhalf] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [20]),
        .Q(\ctrl_reg[irq_tx_nhalf]__0 ));
  FDCE \ctrl_reg[prsc][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [3]),
        .Q(\ctrl_reg[prsc_n_0_][0] ));
  FDCE \ctrl_reg[prsc][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [4]),
        .Q(\ctrl_reg[prsc_n_0_][1] ));
  FDCE \ctrl_reg[prsc][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [5]),
        .Q(\ctrl_reg[prsc_n_0_][2] ));
  FDCE \ctrl_reg[sim_mode] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl_reg[irq_tx_nhalf]_0 [1]),
        .Q(\ctrl_reg[sim_mode]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_1__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[7]_0 ),
        .O(\tx_engine_reg[state][2]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[4]),
        .O(\tx_engine_reg[state][2]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[3]),
        .O(\tx_engine_reg[state][2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_4__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[7] ),
        .O(\tx_engine_reg[state][2]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_1__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[7]),
        .O(\tx_engine_reg[state][2]_2 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[6]),
        .O(\tx_engine_reg[state][2]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[5]),
        .O(\tx_engine_reg[state][2]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_4__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[11] ),
        .O(\tx_engine_reg[state][2]_2 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[3] ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h4)) 
    i__carry_i_4__0
       (.I0(D[0]),
        .I1(\tx_engine_reg[state][2]_0 ),
        .O(S[0]));
  FDCE irq_rx_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_rx_o0),
        .Q(firq_i[0]));
  FDCE irq_tx_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_tx_o0),
        .Q(firq_i[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10 
       (.I0(\iodev_rsp[10][ack] ),
        .I1(\iodev_rsp[0][ack] ),
        .I2(\iodev_rsp[1][ack] ),
        .I3(\iodev_rsp[11][ack] ),
        .I4(\iodev_rsp[3][ack] ),
        .I5(\dmem_rsp[ack] ),
        .O(\bus_rsp_o_reg[ack]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10__0 
       (.I0(\iodev_rsp[10][data] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ),
        .I2(\iodev_rsp[12][data] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ),
        .O(\bus_rsp_o_reg[data][0]_0 ));
  LUT5 #(
    .INIT(32'hF3AA03AA)) 
    \rx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud_n_0_][1] ),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .I4(\ctrl_reg[baud_n_0_][0] ),
        .O(\rx_engine[baudcnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF099FFFFF0990000)) 
    \rx_engine[baudcnt][1]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [1]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .I2(\ctrl_reg[baud_n_0_][1] ),
        .I3(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [0]),
        .O(\rx_engine[baudcnt][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF099FFFFF0990000)) 
    \rx_engine[baudcnt][2]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [2]),
        .I1(\rx_engine[baudcnt][2]_i_2_n_0 ),
        .I2(\ctrl_reg[baud][9]_0 [0]),
        .I3(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [1]),
        .O(\rx_engine[baudcnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rx_engine[baudcnt][2]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [0]),
        .I1(\rx_engine_reg[baudcnt] [1]),
        .O(\rx_engine[baudcnt][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909FFFFF9090000)) 
    \rx_engine[baudcnt][3]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine[baudcnt][3]_i_2_n_0 ),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [1]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [2]),
        .O(\rx_engine[baudcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rx_engine[baudcnt][3]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [1]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .I2(\rx_engine_reg[baudcnt] [2]),
        .O(\rx_engine[baudcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909FFFFF9090000)) 
    \rx_engine[baudcnt][4]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [4]),
        .I1(\rx_engine[baudcnt][4]_i_2_n_0 ),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [2]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [3]),
        .O(\rx_engine[baudcnt][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_engine[baudcnt][4]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [2]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [3]),
        .O(\rx_engine[baudcnt][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909FFFFF9090000)) 
    \rx_engine[baudcnt][5]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [5]),
        .I1(\rx_engine[baudcnt][5]_i_2_n_0 ),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [3]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [4]),
        .O(\rx_engine[baudcnt][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rx_engine[baudcnt][5]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine_reg[baudcnt] [1]),
        .I2(\rx_engine_reg[baudcnt] [0]),
        .I3(\rx_engine_reg[baudcnt] [2]),
        .I4(\rx_engine_reg[baudcnt] [4]),
        .O(\rx_engine[baudcnt][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909FFFFF9090000)) 
    \rx_engine[baudcnt][6]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [6]),
        .I1(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [4]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [5]),
        .O(\rx_engine[baudcnt][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rx_engine[baudcnt][6]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [4]),
        .I1(\rx_engine_reg[baudcnt] [2]),
        .I2(\rx_engine_reg[baudcnt] [0]),
        .I3(\rx_engine_reg[baudcnt] [1]),
        .I4(\rx_engine_reg[baudcnt] [3]),
        .I5(\rx_engine_reg[baudcnt] [5]),
        .O(\rx_engine[baudcnt][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909FFFFF9090000)) 
    \rx_engine[baudcnt][7]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [7]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [5]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [6]),
        .O(\rx_engine[baudcnt][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_engine[baudcnt][7]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [5]),
        .I1(\rx_engine[baudcnt][4]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [4]),
        .I3(\rx_engine_reg[baudcnt] [6]),
        .O(\rx_engine[baudcnt][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909FFFFF9090000)) 
    \rx_engine[baudcnt][8]_i_1 
       (.I0(\rx_engine_reg[baudcnt] [8]),
        .I1(\rx_engine[baudcnt][9]_i_4_n_0 ),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [6]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [7]),
        .O(\rx_engine[baudcnt][8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \rx_engine[baudcnt][9]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(uart_clk),
        .I2(\tx_engine_reg[state][2]_0 ),
        .O(\rx_engine[baudcnt][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A808080808A)) 
    \rx_engine[baudcnt][9]_i_2 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[baud][9]_0 [7]),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\rx_engine[baudcnt][9]_i_4_n_0 ),
        .I4(\rx_engine_reg[baudcnt] [8]),
        .I5(\rx_engine_reg[baudcnt] [9]),
        .O(\rx_engine[baudcnt][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \rx_engine[baudcnt][9]_i_3 
       (.I0(\rx_engine_reg[baudcnt] [5]),
        .I1(\rx_engine_reg[baudcnt] [4]),
        .I2(\rx_engine_reg[baudcnt] [3]),
        .I3(\rx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\rx_engine[baudcnt][3]_i_2_n_0 ),
        .O(\rx_engine[baudcnt][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rx_engine[baudcnt][9]_i_4 
       (.I0(\rx_engine_reg[baudcnt] [6]),
        .I1(\rx_engine_reg[baudcnt] [4]),
        .I2(\rx_engine[baudcnt][4]_i_2_n_0 ),
        .I3(\rx_engine_reg[baudcnt] [5]),
        .I4(\rx_engine_reg[baudcnt] [7]),
        .O(\rx_engine[baudcnt][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rx_engine[baudcnt][9]_i_5 
       (.I0(\rx_engine_reg[baudcnt] [9]),
        .I1(\rx_engine_reg[baudcnt] [8]),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .I3(\rx_engine_reg[baudcnt] [6]),
        .O(\rx_engine[baudcnt][9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rx_engine[bitcnt][0]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .O(\rx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \rx_engine[bitcnt][1]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \rx_engine[bitcnt][2]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \rx_engine[bitcnt][3]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine[bitcnt][3]_i_3_n_0 ),
        .I2(\tx_engine_reg[state][2]_0 ),
        .O(\rx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hAAA9FFFF)) 
    \rx_engine[bitcnt][3]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [3]),
        .I1(\rx_engine_reg[bitcnt] [1]),
        .I2(\rx_engine_reg[bitcnt] [0]),
        .I3(\rx_engine_reg[bitcnt] [2]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080A000000000000)) 
    \rx_engine[bitcnt][3]_i_3 
       (.I0(\rx_engine[bitcnt][3]_i_4_n_0 ),
        .I1(\rx_engine_reg[baudcnt] [4]),
        .I2(\rx_engine_reg[baudcnt] [5]),
        .I3(\rx_engine_reg[baudcnt] [3]),
        .I4(uart_clk),
        .I5(\rx_engine[bitcnt][3]_i_5_n_0 ),
        .O(\rx_engine[bitcnt][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \rx_engine[bitcnt][3]_i_4 
       (.I0(\rx_engine_reg[baudcnt] [6]),
        .I1(\rx_engine_reg[baudcnt] [8]),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .O(\rx_engine[bitcnt][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rx_engine[bitcnt][3]_i_5 
       (.I0(\rx_engine[baudcnt][2]_i_2_n_0 ),
        .I1(\rx_engine[bitcnt][3]_i_6_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [5]),
        .I3(\rx_engine_reg[baudcnt] [7]),
        .I4(\rx_engine_reg[baudcnt] [2]),
        .I5(\rx_engine_reg[baudcnt] [4]),
        .O(\rx_engine[bitcnt][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rx_engine[bitcnt][3]_i_6 
       (.I0(\rx_engine_reg[baudcnt] [8]),
        .I1(\rx_engine_reg[baudcnt] [9]),
        .O(\rx_engine[bitcnt][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rx_engine[done]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\rx_engine_reg[state_n_0_][0] ),
        .I2(\rx_engine_reg[bitcnt] [3]),
        .I3(\rx_engine_reg[bitcnt] [1]),
        .I4(\rx_engine_reg[bitcnt] [0]),
        .I5(\rx_engine_reg[bitcnt] [2]),
        .O(\rx_engine[done]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rx_engine[sreg][8]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\rx_engine_reg[state_n_0_][0] ),
        .I2(\rx_engine[bitcnt][3]_i_3_n_0 ),
        .O(\rx_engine[sreg][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA200020)) 
    \rx_engine[state][0]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\rx_engine_reg[sync_n_0_][1] ),
        .I2(\rx_engine_reg[sync_n_0_][0] ),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .I4(\rx_engine[state][0]_i_2_n_0 ),
        .I5(\rx_engine_reg[bitcnt] [3]),
        .O(\rx_engine[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rx_engine[state][0]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .O(\rx_engine[state][0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_engine[sync][0]_i_1 
       (.I0(\rx_engine_reg[sync_n_0_][1] ),
        .I1(uart_clk),
        .I2(\rx_engine_reg[sync_n_0_][0] ),
        .O(\rx_engine[sync][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_engine[sync][1]_i_1 
       (.I0(\rx_engine_reg[sync] ),
        .I1(uart_clk),
        .I2(\rx_engine_reg[sync_n_0_][1] ),
        .O(\rx_engine[sync][1]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0 rx_engine_fifo_inst
       (.D({rx_engine_fifo_inst_n_3,rx_engine_fifo_inst_n_4,rx_engine_fifo_inst_n_5,rx_engine_fifo_inst_n_6,rx_engine_fifo_inst_n_7,rx_engine_fifo_inst_n_8,rx_engine_fifo_inst_n_9,rx_engine_fifo_inst_n_10}),
        .Q({\ctrl_reg[prsc_n_0_][2] ,\ctrl_reg[prsc_n_0_][1] ,\ctrl_reg[prsc_n_0_][0] }),
        .\bus_rsp_o_reg[data][7] (\bus_rsp_o_reg[data][31]_1 ),
        .\bus_rsp_o_reg[data][7]_0 ({\ctrl_reg[baud_n_0_][1] ,\ctrl_reg[baud_n_0_][0] }),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo_read_sync.free_o_reg_0 (rx_engine_fifo_inst_n_2),
        .\fifo_read_sync.half_o_reg_0 (rx_engine_fifo_inst_n_11),
        .irq_rx_o0(irq_rx_o0),
        .\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 (\rx_engine_reg[sreg] [7:0]),
        .\r_pnt_reg[0]_0 (\r_pnt_reg[0] ),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[done]__0 (\rx_engine_reg[done]__0 ),
        .\rx_engine_reg[over] (\rx_engine_reg[over]_0 ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ));
  FDCE \rx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [0]));
  FDCE \rx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [1]));
  FDCE \rx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [2]));
  FDCE \rx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][3]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [3]));
  FDCE \rx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][4]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [4]));
  FDCE \rx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][5]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [5]));
  FDCE \rx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][6]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [6]));
  FDCE \rx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][7]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [7]));
  FDCE \rx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][8]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [8]));
  FDCE \rx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][9]_i_2_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [9]));
  FDCE \rx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [0]));
  FDCE \rx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [1]));
  FDCE \rx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [2]));
  FDCE \rx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [3]));
  FDCE \rx_engine_reg[done] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[done]_i_1_n_0 ),
        .Q(\rx_engine_reg[done]__0 ));
  FDCE \rx_engine_reg[over] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_2),
        .Q(\rx_engine_reg[over]_0 ));
  FDCE \rx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [1]),
        .Q(\rx_engine_reg[sreg] [0]));
  FDCE \rx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [2]),
        .Q(\rx_engine_reg[sreg] [1]));
  FDCE \rx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [3]),
        .Q(\rx_engine_reg[sreg] [2]));
  FDCE \rx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [4]),
        .Q(\rx_engine_reg[sreg] [3]));
  FDCE \rx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [5]),
        .Q(\rx_engine_reg[sreg] [4]));
  FDCE \rx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [6]),
        .Q(\rx_engine_reg[sreg] [5]));
  FDCE \rx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [7]),
        .Q(\rx_engine_reg[sreg] [6]));
  FDCE \rx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [8]),
        .Q(\rx_engine_reg[sreg] [7]));
  FDCE \rx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sync] ),
        .Q(\rx_engine_reg[sreg] [8]));
  FDCE \rx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[state][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[state_n_0_][0] ));
  FDCE \rx_engine_reg[sync][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[sync][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][0] ));
  FDCE \rx_engine_reg[sync][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[sync][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][1] ));
  FDCE \rx_engine_reg[sync][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(uart0_rxd_i),
        .Q(\rx_engine_reg[sync] ));
  LUT4 #(
    .INIT(16'h8ABA)) 
    \tx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud_n_0_][0] ),
        .I1(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I2(\tx_engine_reg[state_n_0_][1] ),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hF9FF0900)) 
    \tx_engine[baudcnt][1]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [1]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud_n_0_][1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFA9FFFF00A90000)) 
    \tx_engine[baudcnt][2]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [2]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud][9]_0 [0]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hF9FF0900)) 
    \tx_engine[baudcnt][3]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [3]),
        .I1(\tx_engine[baudcnt][3]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud][9]_0 [1]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tx_engine[baudcnt][3]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [1]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [2]),
        .O(\tx_engine[baudcnt][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF9FF0900)) 
    \tx_engine[baudcnt][4]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [4]),
        .I1(\tx_engine[baudcnt][5]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud][9]_0 [2]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFA9FFFF00A90000)) 
    \tx_engine[baudcnt][5]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [5]),
        .I1(\tx_engine_reg[baudcnt] [4]),
        .I2(\tx_engine[baudcnt][5]_i_2_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud][9]_0 [3]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tx_engine[baudcnt][5]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [2]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [3]),
        .O(\tx_engine[baudcnt][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF9FF0900)) 
    \tx_engine[baudcnt][6]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [6]),
        .I1(\tx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud][9]_0 [4]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFA9FFFF00A90000)) 
    \tx_engine[baudcnt][7]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [7]),
        .I1(\tx_engine_reg[baudcnt] [6]),
        .I2(\tx_engine[baudcnt][7]_i_2_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud][9]_0 [5]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tx_engine[baudcnt][7]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [4]),
        .I1(\tx_engine_reg[baudcnt] [2]),
        .I2(\tx_engine_reg[baudcnt] [0]),
        .I3(\tx_engine_reg[baudcnt] [1]),
        .I4(\tx_engine_reg[baudcnt] [3]),
        .I5(\tx_engine_reg[baudcnt] [5]),
        .O(\tx_engine[baudcnt][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF9FF0900)) 
    \tx_engine[baudcnt][8]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [8]),
        .I1(\tx_engine[baudcnt][9]_i_4_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\ctrl_reg[baud][9]_0 [6]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'h8030)) 
    \tx_engine[baudcnt][9]_i_1 
       (.I0(uart_clk),
        .I1(\tx_engine_reg[state_n_0_][0] ),
        .I2(\tx_engine_reg[state][2]_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[baudcnt][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tx_engine[baudcnt][9]_i_10 
       (.I0(\tx_engine_reg[baudcnt] [9]),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine_reg[baudcnt] [7]),
        .I3(\tx_engine_reg[baudcnt] [6]),
        .O(\tx_engine[baudcnt][9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFA9FFFF00A90000)) 
    \tx_engine[baudcnt][9]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [9]),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine[baudcnt][9]_i_4_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .I5(\ctrl_reg[baud][9]_0 [7]),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \tx_engine[baudcnt][9]_i_3 
       (.I0(\tx_engine[baudcnt][9]_i_6_n_0 ),
        .I1(\tx_engine[baudcnt][9]_i_7_n_0 ),
        .I2(\ctrl_reg[prsc_n_0_][2] ),
        .I3(\tx_engine[baudcnt][9]_i_8_n_0 ),
        .I4(\tx_engine[baudcnt][9]_i_9_n_0 ),
        .O(uart_clk));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tx_engine[baudcnt][9]_i_4 
       (.I0(\tx_engine_reg[baudcnt] [6]),
        .I1(\tx_engine_reg[baudcnt] [4]),
        .I2(\tx_engine[baudcnt][5]_i_2_n_0 ),
        .I3(\tx_engine_reg[baudcnt] [5]),
        .I4(\tx_engine_reg[baudcnt] [7]),
        .O(\tx_engine[baudcnt][9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \tx_engine[baudcnt][9]_i_5 
       (.I0(\tx_engine_reg[baudcnt] [5]),
        .I1(\tx_engine_reg[baudcnt] [4]),
        .I2(\tx_engine_reg[baudcnt] [3]),
        .I3(\tx_engine[baudcnt][9]_i_10_n_0 ),
        .I4(\tx_engine[baudcnt][3]_i_2_n_0 ),
        .O(\tx_engine[baudcnt][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2222000000F00000)) 
    \tx_engine[baudcnt][9]_i_6 
       (.I0(D[7]),
        .I1(Q[7]),
        .I2(D[5]),
        .I3(Q[5]),
        .I4(\ctrl_reg[prsc_n_0_][0] ),
        .I5(\ctrl_reg[prsc_n_0_][1] ),
        .O(\tx_engine[baudcnt][9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00002222000000F0)) 
    \tx_engine[baudcnt][9]_i_7 
       (.I0(D[6]),
        .I1(Q[6]),
        .I2(D[4]),
        .I3(Q[4]),
        .I4(\ctrl_reg[prsc_n_0_][0] ),
        .I5(\ctrl_reg[prsc_n_0_][1] ),
        .O(\tx_engine[baudcnt][9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2222000000F00000)) 
    \tx_engine[baudcnt][9]_i_8 
       (.I0(D[3]),
        .I1(Q[3]),
        .I2(D[1]),
        .I3(Q[1]),
        .I4(\ctrl_reg[prsc_n_0_][0] ),
        .I5(\ctrl_reg[prsc_n_0_][1] ),
        .O(\tx_engine[baudcnt][9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00002222000000F0)) 
    \tx_engine[baudcnt][9]_i_9 
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(D[0]),
        .I3(Q[0]),
        .I4(\ctrl_reg[prsc_n_0_][0] ),
        .I5(\ctrl_reg[prsc_n_0_][1] ),
        .O(\tx_engine[baudcnt][9]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tx_engine[bitcnt][0]_i_1 
       (.I0(\tx_engine_reg[state_n_0_][1] ),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .O(\tx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \tx_engine[bitcnt][1]_i_1 
       (.I0(\tx_engine_reg[bitcnt] [1]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \tx_engine[bitcnt][2]_i_1 
       (.I0(\tx_engine_reg[bitcnt] [1]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[bitcnt][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000FF0000)) 
    \tx_engine[bitcnt][3]_i_1 
       (.I0(\tx_engine[bitcnt][3]_i_3_n_0 ),
        .I1(\tx_engine[bitcnt][3]_i_4_n_0 ),
        .I2(uart_clk),
        .I3(\tx_engine_reg[state_n_0_][0] ),
        .I4(\tx_engine_reg[state][2]_0 ),
        .I5(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hAAA9FFFF)) 
    \tx_engine[bitcnt][3]_i_2 
       (.I0(\tx_engine_reg[bitcnt] [3]),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [0]),
        .I3(\tx_engine_reg[bitcnt] [2]),
        .I4(\tx_engine_reg[state_n_0_][1] ),
        .O(\tx_engine[bitcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \tx_engine[bitcnt][3]_i_3 
       (.I0(\tx_engine[bitcnt][3]_i_5_n_0 ),
        .I1(\tx_engine[bitcnt][3]_i_6_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [5]),
        .I3(\tx_engine_reg[baudcnt] [7]),
        .I4(\tx_engine_reg[baudcnt] [2]),
        .I5(\tx_engine_reg[baudcnt] [4]),
        .O(\tx_engine[bitcnt][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \tx_engine[bitcnt][3]_i_4 
       (.I0(\tx_engine_reg[baudcnt] [7]),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine_reg[baudcnt] [6]),
        .I3(\tx_engine_reg[baudcnt] [4]),
        .I4(\tx_engine_reg[baudcnt] [5]),
        .I5(\tx_engine_reg[baudcnt] [3]),
        .O(\tx_engine[bitcnt][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_engine[bitcnt][3]_i_5 
       (.I0(\tx_engine_reg[baudcnt] [0]),
        .I1(\tx_engine_reg[baudcnt] [1]),
        .O(\tx_engine[bitcnt][3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tx_engine[bitcnt][3]_i_6 
       (.I0(\tx_engine_reg[baudcnt] [8]),
        .I1(\tx_engine_reg[baudcnt] [9]),
        .O(\tx_engine[bitcnt][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tx_engine[sreg][0]_i_1 
       (.I0(\tx_engine_reg[state_n_0_][1] ),
        .I1(\tx_engine_reg[sreg_n_0_][1] ),
        .O(\tx_engine[sreg][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30A00000)) 
    \tx_engine[state][1]_i_1 
       (.I0(p_0_in2_out__1),
        .I1(\tx_engine[state][1]_i_3_n_0 ),
        .I2(\tx_engine_reg[state][2]_0 ),
        .I3(\tx_engine_reg[state_n_0_][1] ),
        .I4(\tx_engine_reg[state_n_0_][0] ),
        .O(\tx_engine[state][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \tx_engine[state][1]_i_2 
       (.I0(p_0_in),
        .I1(\ctrl_reg[hwfc_en]__0 ),
        .I2(uart_clk),
        .O(p_0_in2_out__1));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \tx_engine[state][1]_i_3 
       (.I0(\tx_engine_reg[bitcnt] [3]),
        .I1(\tx_engine_reg[state_n_0_][1] ),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .I3(\tx_engine_reg[bitcnt] [0]),
        .I4(\tx_engine_reg[bitcnt] [1]),
        .O(\tx_engine[state][1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \tx_engine[txd]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine_reg[state_n_0_][0] ),
        .I2(\tx_engine_reg[state_n_0_][1] ),
        .I3(\tx_engine_reg[sreg_n_0_][0] ),
        .O(\tx_engine[txd]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0_0 tx_engine_fifo_inst
       (.D(tx_engine_fifo_inst_n_3),
        .Q({\tx_engine_reg[sreg_n_0_][8] ,\tx_engine_reg[sreg_n_0_][7] ,\tx_engine_reg[sreg_n_0_][6] ,\tx_engine_reg[sreg_n_0_][5] ,\tx_engine_reg[sreg_n_0_][4] ,\tx_engine_reg[sreg_n_0_][3] ,\tx_engine_reg[sreg_n_0_][2] }),
        .\bus_rsp_o_reg[data][31] (\tx_engine_reg[state_n_0_][1] ),
        .\bus_rsp_o_reg[data][31]_0 (\tx_engine_reg[state_n_0_][0] ),
        .\bus_rsp_o_reg[data][31]_1 (\bus_rsp_o_reg[data][31]_1 ),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .empty(empty),
        .\fifo_read_sync.half_o_reg_0 (\tx_fifo[avail] ),
        .irq_tx_o0(irq_tx_o0),
        .\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0]_0 (\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] ),
        .\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 (\ctrl_reg[irq_tx_nhalf]_0 [7:0]),
        .p_0_in2_out__1(p_0_in2_out__1),
        .\r_pnt_reg[0]_0 (\tx_engine_reg[state][2]_0 ),
        .rstn_sys(rstn_sys),
        .\tx_engine_reg[state][0] (\tx_engine[state][1]_i_3_n_0 ),
        .\tx_engine_reg[state][1] ({tx_engine_fifo_inst_n_5,tx_engine_fifo_inst_n_6,tx_engine_fifo_inst_n_7,tx_engine_fifo_inst_n_8,tx_engine_fifo_inst_n_9,tx_engine_fifo_inst_n_10,tx_engine_fifo_inst_n_11,tx_engine_fifo_inst_n_12}),
        .\tx_engine_reg[state][2] (tx_engine_fifo_inst_n_13),
        .\tx_fifo[free] (\tx_fifo[free] ));
  FDCE \tx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[0]),
        .Q(\tx_engine_reg[baudcnt] [0]));
  FDCE \tx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[1]),
        .Q(\tx_engine_reg[baudcnt] [1]));
  FDCE \tx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[2]),
        .Q(\tx_engine_reg[baudcnt] [2]));
  FDCE \tx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[3]),
        .Q(\tx_engine_reg[baudcnt] [3]));
  FDCE \tx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[4]),
        .Q(\tx_engine_reg[baudcnt] [4]));
  FDCE \tx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[5]),
        .Q(\tx_engine_reg[baudcnt] [5]));
  FDCE \tx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[6]),
        .Q(\tx_engine_reg[baudcnt] [6]));
  FDCE \tx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[7]),
        .Q(\tx_engine_reg[baudcnt] [7]));
  FDCE \tx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[8]),
        .Q(\tx_engine_reg[baudcnt] [8]));
  FDCE \tx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[9]),
        .Q(\tx_engine_reg[baudcnt] [9]));
  FDCE \tx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [0]));
  FDCE \tx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [1]));
  FDCE \tx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [2]));
  FDCE \tx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [3]));
  FDCE \tx_engine_reg[cts_sync][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(uart0_cts_i),
        .Q(\tx_engine_reg[cts_sync_n_0_][0] ));
  FDCE \tx_engine_reg[cts_sync][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\tx_engine_reg[cts_sync_n_0_][0] ),
        .Q(p_0_in));
  FDCE \tx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[sreg][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[sreg_n_0_][0] ));
  FDCE \tx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_12),
        .Q(\tx_engine_reg[sreg_n_0_][1] ));
  FDCE \tx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_11),
        .Q(\tx_engine_reg[sreg_n_0_][2] ));
  FDCE \tx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_10),
        .Q(\tx_engine_reg[sreg_n_0_][3] ));
  FDCE \tx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_9),
        .Q(\tx_engine_reg[sreg_n_0_][4] ));
  FDCE \tx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_8),
        .Q(\tx_engine_reg[sreg_n_0_][5] ));
  FDCE \tx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_7),
        .Q(\tx_engine_reg[sreg_n_0_][6] ));
  FDCE \tx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_6),
        .Q(\tx_engine_reg[sreg_n_0_][7] ));
  FDCE \tx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_5),
        .Q(\tx_engine_reg[sreg_n_0_][8] ));
  FDCE \tx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_13),
        .Q(\tx_engine_reg[state_n_0_][0] ));
  FDCE \tx_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\tx_engine[state][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[state_n_0_][1] ));
  FDCE \tx_engine_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cg_en_9),
        .Q(\tx_engine_reg[state][2]_0 ));
  FDPE \tx_engine_reg[txd] 
       (.C(clk),
        .CE(1'b1),
        .D(\tx_engine[txd]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(uart0_txd_o));
  FDCE uart_rts_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_11),
        .Q(uart0_rts_o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip
   (m_axi_araddr,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_wstrb,
    \dbus_req_o[data] ,
    gpio_o,
    uart0_txd_o,
    uart0_rts_o,
    mtime_time_o,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_bready,
    jtag_tdo_o,
    clk,
    mext_irq_i,
    msw_irq_i,
    gpio_i,
    uart0_cts_i,
    uart0_rxd_i,
    xirq_i,
    jtag_tck_i,
    jtag_tdi_i,
    jtag_trst_i,
    jtag_tms_i,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rdata,
    m_axi_arready,
    m_axi_wready,
    m_axi_awready,
    resetn);
  output [31:0]m_axi_araddr;
  output m_axi_wvalid;
  output m_axi_awvalid;
  output [3:0]m_axi_wstrb;
  output [31:0]\dbus_req_o[data] ;
  output [7:0]gpio_o;
  output uart0_txd_o;
  output uart0_rts_o;
  output [63:0]mtime_time_o;
  output m_axi_arvalid;
  output m_axi_rready;
  output m_axi_bready;
  output jtag_tdo_o;
  input clk;
  input mext_irq_i;
  input msw_irq_i;
  input [7:0]gpio_i;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [0:0]xirq_i;
  input jtag_tck_i;
  input jtag_tdi_i;
  input jtag_trst_i;
  input jtag_tms_i;
  input [1:0]m_axi_rresp;
  input m_axi_rvalid;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input [31:0]m_axi_rdata;
  input m_axi_arready;
  input m_axi_wready;
  input m_axi_awready;
  input resetn;

  wire \axi_ctrl_reg[radr_received_n_0_] ;
  wire \axi_ctrl_reg[wadr_received_n_0_] ;
  wire \axi_ctrl_reg[wdat_received_n_0_] ;
  wire clk;
  wire [31:0]\dbus_req_o[data] ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire jtag_tck_i;
  wire jtag_tdi_i;
  wire jtag_tdo_o;
  wire jtag_tms_i;
  wire jtag_trst_i;
  wire [31:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire [63:0]mtime_time_o;
  wire neorv32_top_inst_n_35;
  wire neorv32_top_inst_n_49;
  wire neorv32_top_inst_n_50;
  wire neorv32_top_inst_n_51;
  wire resetn;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire [0:0]xirq_i;

  FDCE \axi_ctrl_reg[radr_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_35),
        .D(neorv32_top_inst_n_49),
        .Q(\axi_ctrl_reg[radr_received_n_0_] ));
  FDCE \axi_ctrl_reg[wadr_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_35),
        .D(neorv32_top_inst_n_51),
        .Q(\axi_ctrl_reg[wadr_received_n_0_] ));
  FDCE \axi_ctrl_reg[wdat_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_35),
        .D(neorv32_top_inst_n_50),
        .Q(\axi_ctrl_reg[wdat_received_n_0_] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top neorv32_top_inst
       (.ADDRARDADDR({m_axi_araddr[16:15],m_axi_araddr[9:8],m_axi_araddr[5]}),
        .D({mext_irq_i,msw_irq_i}),
        .Q(\dbus_req_o[data] ),
        .addr({m_axi_araddr[10],m_axi_araddr[2]}),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received_n_0_] ),
        .\axi_ctrl_reg[wadr_received] (\axi_ctrl_reg[wadr_received_n_0_] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received_n_0_] ),
        .clk(clk),
        .\fetch_engine_reg[pc][13] ({m_axi_araddr[13:12],m_axi_araddr[4]}),
        .\fetch_engine_reg[pc][14] (m_axi_araddr[14]),
        .\fetch_engine_reg[pc][17] (m_axi_araddr[17]),
        .\fetch_engine_reg[pc][3] (m_axi_araddr[3]),
        .\fetch_engine_reg[pc][6] (m_axi_araddr[6]),
        .\fetch_engine_reg[pc][7] (m_axi_araddr[7]),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .jtag_tck_i(jtag_tck_i),
        .jtag_tdi_i(jtag_tdi_i),
        .jtag_tdo_o(jtag_tdo_o),
        .jtag_tms_i(jtag_tms_i),
        .jtag_trst_i(jtag_trst_i),
        .m_axi_araddr({m_axi_araddr[31:18],m_axi_araddr[11],m_axi_araddr[1:0]}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(neorv32_top_inst_n_49),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(neorv32_top_inst_n_51),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(neorv32_top_inst_n_50),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .mtime_time_o(mtime_time_o),
        .resetn(resetn),
        .resetn_0(neorv32_top_inst_n_35),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .xirq_i(xirq_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus
   (bus_rw,
    pending,
    \keeper[busy]1__1 ,
    \bus_rsp[err]0__5 ,
    m_axi_rresp_0_sp_1,
    \main_rsp[data] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    \mar_reg[1] ,
    \wb_core[we] ,
    clk,
    rstn_sys,
    pending_reg_0,
    \keeper_reg[err] ,
    \wb_core[cyc] ,
    \wb_core[err] ,
    m_axi_rresp,
    \rdata_o_reg[5] ,
    m_axi_rdata,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 ,
    \rdata_o_reg[10] ,
    \rdata_o_reg[6] ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[8] ,
    \rdata_o_reg[9] ,
    \rdata_o_reg[10]_0 ,
    \rdata_o_reg[11] ,
    \rdata_o_reg[13] ,
    \rdata_o_reg[14] ,
    \rdata_o_reg[31] ,
    \rdata_o_reg[16] ,
    \rdata_o_reg[17] ,
    \rdata_o_reg[18] ,
    \rdata_o_reg[20] ,
    \rdata_o_reg[21] ,
    \rdata_o_reg[22] ,
    \rdata_o_reg[7] ,
    \rdata_o_reg[8]_0 ,
    \rdata_o_reg[9]_0 ,
    \rdata_o_reg[10]_1 ,
    Q,
    \rdata_o[30]_i_2 );
  output bus_rw;
  output pending;
  output \keeper[busy]1__1 ;
  output \bus_rsp[err]0__5 ;
  output m_axi_rresp_0_sp_1;
  output [19:0]\main_rsp[data] ;
  output \bus_rsp_o_reg[data][28] ;
  output \bus_rsp_o_reg[data][29] ;
  output \mar_reg[1] ;
  input \wb_core[we] ;
  input clk;
  input rstn_sys;
  input pending_reg_0;
  input \keeper_reg[err] ;
  input \wb_core[cyc] ;
  input \wb_core[err] ;
  input [1:0]m_axi_rresp;
  input \rdata_o_reg[5] ;
  input [21:0]m_axi_rdata;
  input [21:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 ;
  input [18:0]\rdata_o_reg[10] ;
  input \rdata_o_reg[6] ;
  input \rdata_o_reg[23] ;
  input \rdata_o_reg[8] ;
  input \rdata_o_reg[9] ;
  input \rdata_o_reg[10]_0 ;
  input \rdata_o_reg[11] ;
  input \rdata_o_reg[13] ;
  input \rdata_o_reg[14] ;
  input \rdata_o_reg[31] ;
  input \rdata_o_reg[16] ;
  input \rdata_o_reg[17] ;
  input \rdata_o_reg[18] ;
  input \rdata_o_reg[20] ;
  input \rdata_o_reg[21] ;
  input \rdata_o_reg[22] ;
  input \rdata_o_reg[7] ;
  input \rdata_o_reg[8]_0 ;
  input \rdata_o_reg[9]_0 ;
  input \rdata_o_reg[10]_1 ;
  input [1:0]Q;
  input [0:0]\rdata_o[30]_i_2 ;

  wire [1:0]Q;
  wire \bus_rsp[err]0__5 ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire bus_rw;
  wire clk;
  wire \keeper[busy]1__1 ;
  wire \keeper[err]_i_4_n_0 ;
  wire \keeper_reg[err] ;
  wire [21:0]m_axi_rdata;
  wire [1:0]m_axi_rresp;
  wire m_axi_rresp_0_sn_1;
  wire [19:0]\main_rsp[data] ;
  wire \mar_reg[1] ;
  wire [21:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 ;
  wire [6:0]p_0_in__0;
  wire pending;
  wire pending_i_5_n_0;
  wire pending_reg_0;
  wire [0:0]\rdata_o[30]_i_2 ;
  wire [18:0]\rdata_o_reg[10] ;
  wire \rdata_o_reg[10]_0 ;
  wire \rdata_o_reg[10]_1 ;
  wire \rdata_o_reg[11] ;
  wire \rdata_o_reg[13] ;
  wire \rdata_o_reg[14] ;
  wire \rdata_o_reg[16] ;
  wire \rdata_o_reg[17] ;
  wire \rdata_o_reg[18] ;
  wire \rdata_o_reg[20] ;
  wire \rdata_o_reg[21] ;
  wire \rdata_o_reg[22] ;
  wire \rdata_o_reg[23] ;
  wire \rdata_o_reg[31] ;
  wire \rdata_o_reg[5] ;
  wire \rdata_o_reg[6] ;
  wire \rdata_o_reg[7] ;
  wire \rdata_o_reg[8] ;
  wire \rdata_o_reg[8]_0 ;
  wire \rdata_o_reg[9] ;
  wire \rdata_o_reg[9]_0 ;
  wire rstn_sys;
  wire \timeout_cnt[6]_i_2_n_0 ;
  wire [6:0]timeout_cnt_reg;
  wire \wb_core[cyc] ;
  wire \wb_core[err] ;
  wire \wb_core[we] ;

  assign m_axi_rresp_0_sp_1 = m_axi_rresp_0_sn_1;
  FDCE bus_rw_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\wb_core[we] ),
        .Q(bus_rw));
  LUT5 #(
    .INIT(32'hEEEAEAEA)) 
    \keeper[err]_i_2 
       (.I0(\keeper_reg[err] ),
        .I1(pending),
        .I2(\keeper[err]_i_4_n_0 ),
        .I3(\wb_core[cyc] ),
        .I4(\wb_core[err] ),
        .O(\keeper[busy]1__1 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \keeper[err]_i_4 
       (.I0(timeout_cnt_reg[5]),
        .I1(timeout_cnt_reg[6]),
        .I2(timeout_cnt_reg[3]),
        .I3(timeout_cnt_reg[4]),
        .I4(\timeout_cnt[6]_i_2_n_0 ),
        .O(\keeper[err]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \keeper[err]_i_6 
       (.I0(m_axi_rresp[0]),
        .I1(m_axi_rresp[1]),
        .O(m_axi_rresp_0_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2__0 
       (.I0(\rdata_o_reg[17] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[11]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [11]),
        .I5(\rdata_o_reg[10] [10]),
        .O(\main_rsp[data] [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3__0 
       (.I0(\rdata_o_reg[16] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[10]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [10]),
        .I5(\rdata_o_reg[10] [10]),
        .O(\main_rsp[data] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5__0 
       (.I0(\rdata_o_reg[18] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[12]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [12]),
        .I5(\rdata_o_reg[10] [11]),
        .O(\main_rsp[data] [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_6 
       (.I0(\rdata_o_reg[5] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[0]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [0]),
        .I5(\rdata_o_reg[10] [0]),
        .O(\main_rsp[data] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_6__0 
       (.I0(\rdata_o_reg[21] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[14]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [14]),
        .I5(\rdata_o_reg[10] [13]),
        .O(\main_rsp[data] [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0 
       (.I0(\rdata_o_reg[20] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[13]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [13]),
        .I5(\rdata_o_reg[10] [12]),
        .O(\main_rsp[data] [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1 
       (.I0(\rdata_o_reg[13] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[7]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [7]),
        .I5(\rdata_o_reg[10] [7]),
        .O(\main_rsp[data] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 
       (.I0(\rdata_o_reg[31] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[9]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [9]),
        .I5(\rdata_o_reg[10] [9]),
        .O(\main_rsp[data] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4 
       (.I0(\rdata_o_reg[14] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[8]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [8]),
        .I5(\rdata_o_reg[10] [8]),
        .O(\main_rsp[data] [8]));
  LUT5 #(
    .INIT(32'hEEEEFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_5__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [21]),
        .I1(Q[1]),
        .I2(m_axi_rdata[21]),
        .I3(pending),
        .I4(bus_rw),
        .O(\bus_rsp_o_reg[data][29] ));
  LUT5 #(
    .INIT(32'hEEEEFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_6 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [20]),
        .I1(Q[0]),
        .I2(m_axi_rdata[20]),
        .I3(pending),
        .I4(bus_rw),
        .O(\bus_rsp_o_reg[data][28] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1 
       (.I0(\rdata_o_reg[23] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[2]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [2]),
        .I5(\rdata_o_reg[10] [2]),
        .O(\main_rsp[data] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1__0 
       (.I0(\rdata_o_reg[7] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[16]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [16]),
        .I5(\rdata_o_reg[10] [15]),
        .O(\main_rsp[data] [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_2 
       (.I0(\rdata_o_reg[6] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[1]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [1]),
        .I5(\rdata_o_reg[10] [1]),
        .O(\main_rsp[data] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_2__0 
       (.I0(\rdata_o_reg[22] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[15]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [15]),
        .I5(\rdata_o_reg[10] [14]),
        .O(\main_rsp[data] [15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 
       (.I0(\rdata_o_reg[9] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[4]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [4]),
        .I5(\rdata_o_reg[10] [4]),
        .O(\main_rsp[data] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3__0 
       (.I0(\rdata_o_reg[9]_0 ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[18]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [18]),
        .I5(\rdata_o_reg[10] [17]),
        .O(\main_rsp[data] [18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4 
       (.I0(\rdata_o_reg[8] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[3]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [3]),
        .I5(\rdata_o_reg[10] [3]),
        .O(\main_rsp[data] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4__0 
       (.I0(\rdata_o_reg[8]_0 ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[17]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [17]),
        .I5(\rdata_o_reg[10] [16]),
        .O(\main_rsp[data] [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_5 
       (.I0(\rdata_o_reg[11] ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[6]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [6]),
        .I5(\rdata_o_reg[10] [6]),
        .O(\main_rsp[data] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6 
       (.I0(\rdata_o_reg[10]_0 ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[5]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [5]),
        .I5(\rdata_o_reg[10] [5]),
        .O(\main_rsp[data] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 
       (.I0(\rdata_o_reg[10]_1 ),
        .I1(bus_rw),
        .I2(pending),
        .I3(m_axi_rdata[19]),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 [19]),
        .I5(\rdata_o_reg[10] [18]),
        .O(\main_rsp[data] [19]));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    pending_i_4
       (.I0(timeout_cnt_reg[2]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .I3(pending_i_5_n_0),
        .I4(\wb_core[cyc] ),
        .I5(\wb_core[err] ),
        .O(\bus_rsp[err]0__5 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    pending_i_5
       (.I0(timeout_cnt_reg[4]),
        .I1(timeout_cnt_reg[3]),
        .I2(timeout_cnt_reg[6]),
        .I3(timeout_cnt_reg[5]),
        .O(pending_i_5_n_0));
  FDCE pending_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(pending_reg_0),
        .Q(pending));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[30]_i_3 
       (.I0(\main_rsp[data] [16]),
        .I1(\rdata_o[30]_i_2 ),
        .I2(\main_rsp[data] [2]),
        .O(\mar_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_cnt[0]_i_1 
       (.I0(pending),
        .I1(timeout_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \timeout_cnt[1]_i_1 
       (.I0(timeout_cnt_reg[0]),
        .I1(pending),
        .I2(timeout_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hA900)) 
    \timeout_cnt[2]_i_1 
       (.I0(timeout_cnt_reg[2]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .I3(pending),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hFE000100)) 
    \timeout_cnt[3]_i_1 
       (.I0(timeout_cnt_reg[2]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .I3(pending),
        .I4(timeout_cnt_reg[3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'hFFFE000000010000)) 
    \timeout_cnt[4]_i_1 
       (.I0(timeout_cnt_reg[0]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[2]),
        .I3(timeout_cnt_reg[3]),
        .I4(pending),
        .I5(timeout_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'hFE000100)) 
    \timeout_cnt[5]_i_1 
       (.I0(timeout_cnt_reg[3]),
        .I1(\timeout_cnt[6]_i_2_n_0 ),
        .I2(timeout_cnt_reg[4]),
        .I3(pending),
        .I4(timeout_cnt_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hAAAAAAA9FFFFFFFF)) 
    \timeout_cnt[6]_i_1 
       (.I0(timeout_cnt_reg[6]),
        .I1(timeout_cnt_reg[4]),
        .I2(\timeout_cnt[6]_i_2_n_0 ),
        .I3(timeout_cnt_reg[3]),
        .I4(timeout_cnt_reg[5]),
        .I5(pending),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \timeout_cnt[6]_i_2 
       (.I0(timeout_cnt_reg[2]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .O(\timeout_cnt[6]_i_2_n_0 ));
  FDCE \timeout_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[0]),
        .Q(timeout_cnt_reg[0]));
  FDCE \timeout_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[1]),
        .Q(timeout_cnt_reg[1]));
  FDCE \timeout_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[2]),
        .Q(timeout_cnt_reg[2]));
  FDCE \timeout_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[3]),
        .Q(timeout_cnt_reg[3]));
  FDCE \timeout_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[4]),
        .Q(timeout_cnt_reg[4]));
  FDCE \timeout_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[5]),
        .Q(timeout_cnt_reg[5]));
  FDCE \timeout_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[6]),
        .Q(timeout_cnt_reg[6]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xirq
   (p_2_in,
    \iodev_rsp[12][data] ,
    p_3_in,
    firq_i,
    \bus_rsp_o_reg[ack]_0 ,
    \nclr_pending_reg[0]_0 ,
    clk,
    rstn_sys,
    xirq_i,
    \bus_rsp_o_reg[data][0]_0 ,
    \iodev_req[12][stb] ,
    \irq_enable_reg[0]_0 ,
    irq_active_reg_0,
    \imem_rsp[ack] );
  output [0:0]p_2_in;
  output [0:0]\iodev_rsp[12][data] ;
  output [0:0]p_3_in;
  output [0:0]firq_i;
  output \bus_rsp_o_reg[ack]_0 ;
  input \nclr_pending_reg[0]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]xirq_i;
  input \bus_rsp_o_reg[data][0]_0 ;
  input \iodev_req[12][stb] ;
  input \irq_enable_reg[0]_0 ;
  input irq_active_reg_0;
  input \imem_rsp[ack] ;

  wire \bus_rsp_o_reg[ack]_0 ;
  wire \bus_rsp_o_reg[data][0]_0 ;
  wire clk;
  wire [0:0]firq_i;
  wire \imem_rsp[ack] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_rsp[12][ack] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire irq_active_reg_0;
  wire \irq_enable_reg[0]_0 ;
  wire \irq_pending[0]_i_1_n_0 ;
  wire irq_sync;
  wire nclr_pending;
  wire \nclr_pending_reg[0]_0 ;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire rstn_sys;
  wire [0:0]xirq_i;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[12][stb] ),
        .Q(\iodev_rsp[12][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][0]_0 ),
        .Q(\iodev_rsp[12][data] ));
  FDCE irq_active_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_active_reg_0),
        .Q(firq_i));
  FDCE \irq_enable_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_enable_reg[0]_0 ),
        .Q(p_3_in));
  LUT3 #(
    .INIT(8'hF8)) 
    \irq_pending[0]_i_1 
       (.I0(nclr_pending),
        .I1(p_2_in),
        .I2(irq_sync),
        .O(\irq_pending[0]_i_1_n_0 ));
  FDCE \irq_pending_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_pending[0]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \irq_sync_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(xirq_i),
        .Q(irq_sync));
  LUT2 #(
    .INIT(4'hE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_8 
       (.I0(\iodev_rsp[12][ack] ),
        .I1(\imem_rsp[ack] ),
        .O(\bus_rsp_o_reg[ack]_0 ));
  FDCE \nclr_pending_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\nclr_pending_reg[0]_0 ),
        .Q(nclr_pending));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
