{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "id": "ad74b1d0-3265-448a-ad6a-4117425ef873",
   "metadata": {},
   "source": [
    "# PYNQ KV260 design with HLS AXI Master\n",
    "\n",
    "NOTE: You should read the readme.md file in this repository before running this notebook."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "e99a15bd-f93f-48be-8de4-9d035aaf59ef",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": "\ntry {\nrequire(['notebook/js/codecell'], function(codecell) {\n  codecell.CodeCell.options_default.highlight_modes[\n      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n      Jupyter.notebook.get_cells().map(function(cell){\n          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n  });\n});\n} catch (e) {};\n"
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": "\ntry {\nrequire(['notebook/js/codecell'], function(codecell) {\n  codecell.CodeCell.options_default.highlight_modes[\n      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n      Jupyter.notebook.get_cells().map(function(cell){\n          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n  });\n});\n} catch (e) {};\n"
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/plain": [
       "'2023/3/4 18:9:51 +30616'"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "ol = Overlay(\"design_1_wrapper.bit\")\n",
    "\n",
    "ol.download() \n",
    "ol.timestamp # print the time when the bit stream had been downloaded into FPGA"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "f9fee9a0-1b1b-4ffe-b5d9-f768d9a0fd5c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pynq import PL\n",
    "#check which bit file you used to program the FPGA\n",
    "PL.bitfile_name \n",
    "# check when did the FPGA had been programmed  \n",
    "PL.timestamp\n",
    "# check FPGA had been programed \n",
    "ol.is_loaded()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "5e12fc4d-dfce-452e-b89b-df70c558feae",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "axi_intc_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xffffa5edaec0>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "axi_intc_0",
        "gpio": {},
        "interrupts": {
         "intr": {
          "controller": "axi_intc_0",
          "fullpath": "axi_intc_0/intr",
          "index": 0
         }
        },
        "mem_id": "s_axi",
        "memtype": "REGISTER",
        "parameters": {
         "ADDR_WIDTH": "9",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "BUSER_WIDTH": "0",
         "CLK_DOMAIN": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
         "C_ADDR_WIDTH": "32",
         "C_ASYNC_INTR": "0xFFFFFFFE",
         "C_BASEADDR": "0xA0000000",
         "C_CASCADE_MASTER": "0",
         "C_DISABLE_SYNCHRONIZERS": "0",
         "C_ENABLE_ASYNC": "0",
         "C_EN_CASCADE_MODE": "0",
         "C_FAMILY": "zynquplus",
         "C_HAS_CIE": "1",
         "C_HAS_FAST": "0",
         "C_HAS_ILR": "0",
         "C_HAS_IPR": "1",
         "C_HAS_IVR": "1",
         "C_HAS_SIE": "1",
         "C_HIGHADDR": "0xA000FFFF",
         "C_INSTANCE": "design_1_axi_intc_0_0",
         "C_IRQ_ACTIVE": "0x1",
         "C_IRQ_CONNECTION": "0",
         "C_IRQ_IS_LEVEL": "1",
         "C_IVAR_RESET_VALUE": "0x0000000000000010",
         "C_KIND_OF_EDGE": "0xFFFFFFFF",
         "C_KIND_OF_INTR": "0xfffffffe",
         "C_KIND_OF_LVL": "0xFFFFFFFF",
         "C_MB_CLK_NOT_CONNECTED": "1",
         "C_NUM_INTR_INPUTS": "1",
         "C_NUM_SW_INTR": "0",
         "C_NUM_SYNC_FF": "2",
         "C_PROCESSOR_CLK_FREQ_MHZ": "100.0",
         "C_S_AXI_ACLK_FREQ_MHZ": "99.999001",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "Component_Name": "design_1_axi_intc_0_0",
         "DATA_WIDTH": "32",
         "EDK_IPTYPE": "PERIPHERAL",
         "EDK_SPECIAL": "INTR_CTRL",
         "FREQ_HZ": "99999001",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "0",
         "INSERT_VIP": "0",
         "LOW_LATENCY": "0",
         "MAX_BURST_LENGTH": "1",
         "NUM_READ_OUTSTANDING": "2",
         "NUM_READ_THREADS": "1",
         "NUM_WRITE_OUTSTANDING": "2",
         "NUM_WRITE_THREADS": "1",
         "PHASE": "0.0",
         "PROTOCOL": "AXI4LITE",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SENSITIVITY": "LEVEL_HIGH",
         "SUPPORTS_NARROW_BURST": "0",
         "Sense_of_IRQ_Edge_Type": "Rising",
         "Sense_of_IRQ_Level_Type": "Active_High",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0"
        },
        "phys_addr": 2684354560,
        "registers": {
         "CIE": {
          "access": "read-write",
          "address_offset": 20,
          "description": "Clear Interrupt Enables",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Clear Interrupt Enables\nFor each bit:\n  R - Reads active interrupt.\n  W - Writing 1 disables the interrupt, writing 0 has no effect.\n"
           }
          },
          "size": 1
         },
         "IAR": {
          "access": "write-only",
          "address_offset": 12,
          "description": "Interrupt Acknowledge Register",
          "fields": {
           "INT": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Interrupt Acknowledge Register.\nFor each bit:\n  W - Acknowledge interrupt.\n"
           }
          },
          "size": 1
         },
         "IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Interrupt Enable Register",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Interrupt Enable Register.\nFor each bit:\n  R - Reads interrupt enable value.\n  W - Writes interrupt enable value.\n"
           }
          },
          "size": 1
         },
         "ILR": {
          "access": "read-write",
          "address_offset": 36,
          "description": "Interrupt Level Register",
          "fields": {
           "ILN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 5,
            "description": "Interrupt Level Number.\n  R - Reads ordinal of highest priority interrupt not allowed to generate IRQ.\n  W - Writes ordinal of highest priority interrupt not allowed to generate IRQ.\n"
           }
          },
          "size": 5
         },
         "IMR": {
          "access": "read-write",
          "address_offset": 32,
          "description": "Interrupt Mode Register",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Interrupt Mode Register.\nFor each bit:\n  R - Reads interrupt mode.\n  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.\n"
           }
          },
          "size": 1
         },
         "IPR": {
          "access": "read-only",
          "address_offset": 4,
          "description": "Interrupt Pending Register",
          "fields": {
           "INT": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Interrupt Pending Register.\nFor each bit:\n  R - Reads logical AND of bits in ISR and IER.\n  W - No effect.\n"
           }
          },
          "size": 1
         },
         "ISR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Interrupt Status Register",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Interrupt Status Register.\nFor each bit up to number of periperhal interrupts:\n  R - Reads active interrupt signal.\n  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.\nFor remaining bits defined by number of software interrupts:\n  R - Reads software interrupt value.\n  W - Writes software interrupt value.\n"
           }
          },
          "size": 1
         },
         "IVAR[0]": {
          "access": "read-write",
          "address_offset": 256,
          "description": "Interrupt Vector Address Register 0",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 0 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[10]": {
          "access": "read-write",
          "address_offset": 296,
          "description": "Interrupt Vector Address Register 10",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 10 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[11]": {
          "access": "read-write",
          "address_offset": 300,
          "description": "Interrupt Vector Address Register 11",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 11 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[12]": {
          "access": "read-write",
          "address_offset": 304,
          "description": "Interrupt Vector Address Register 12",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 12 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[13]": {
          "access": "read-write",
          "address_offset": 308,
          "description": "Interrupt Vector Address Register 13",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 13 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[14]": {
          "access": "read-write",
          "address_offset": 312,
          "description": "Interrupt Vector Address Register 14",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 14 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[15]": {
          "access": "read-write",
          "address_offset": 316,
          "description": "Interrupt Vector Address Register 15",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 15 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[16]": {
          "access": "read-write",
          "address_offset": 320,
          "description": "Interrupt Vector Address Register 16",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 16 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[17]": {
          "access": "read-write",
          "address_offset": 324,
          "description": "Interrupt Vector Address Register 17",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 17 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[18]": {
          "access": "read-write",
          "address_offset": 328,
          "description": "Interrupt Vector Address Register 18",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 18 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[19]": {
          "access": "read-write",
          "address_offset": 332,
          "description": "Interrupt Vector Address Register 19",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 19 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[1]": {
          "access": "read-write",
          "address_offset": 260,
          "description": "Interrupt Vector Address Register 1",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 1 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[20]": {
          "access": "read-write",
          "address_offset": 336,
          "description": "Interrupt Vector Address Register 20",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 20 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[21]": {
          "access": "read-write",
          "address_offset": 340,
          "description": "Interrupt Vector Address Register 21",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 21 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[22]": {
          "access": "read-write",
          "address_offset": 344,
          "description": "Interrupt Vector Address Register 22",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 22 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[23]": {
          "access": "read-write",
          "address_offset": 348,
          "description": "Interrupt Vector Address Register 23",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 23 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[24]": {
          "access": "read-write",
          "address_offset": 352,
          "description": "Interrupt Vector Address Register 24",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 24 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[25]": {
          "access": "read-write",
          "address_offset": 356,
          "description": "Interrupt Vector Address Register 25",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 25 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[26]": {
          "access": "read-write",
          "address_offset": 360,
          "description": "Interrupt Vector Address Register 26",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 26 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[27]": {
          "access": "read-write",
          "address_offset": 364,
          "description": "Interrupt Vector Address Register 27",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 27 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[28]": {
          "access": "read-write",
          "address_offset": 368,
          "description": "Interrupt Vector Address Register 28",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 28 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[29]": {
          "access": "read-write",
          "address_offset": 372,
          "description": "Interrupt Vector Address Register 29",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 29 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[2]": {
          "access": "read-write",
          "address_offset": 264,
          "description": "Interrupt Vector Address Register 2",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 2 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[30]": {
          "access": "read-write",
          "address_offset": 376,
          "description": "Interrupt Vector Address Register 30",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 30 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[31]": {
          "access": "read-write",
          "address_offset": 380,
          "description": "Interrupt Vector Address Register 31",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 31 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[3]": {
          "access": "read-write",
          "address_offset": 268,
          "description": "Interrupt Vector Address Register 3",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 3 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[4]": {
          "access": "read-write",
          "address_offset": 272,
          "description": "Interrupt Vector Address Register 4",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 4 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[5]": {
          "access": "read-write",
          "address_offset": 276,
          "description": "Interrupt Vector Address Register 5",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 5 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[6]": {
          "access": "read-write",
          "address_offset": 280,
          "description": "Interrupt Vector Address Register 6",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 6 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[7]": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Interrupt Vector Address Register 7",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 7 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[8]": {
          "access": "read-write",
          "address_offset": 288,
          "description": "Interrupt Vector Address Register 8",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 8 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVAR[9]": {
          "access": "read-write",
          "address_offset": 292,
          "description": "Interrupt Vector Address Register 9",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 9 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[0]": {
          "access": "read-write",
          "address_offset": 512,
          "description": "Interrupt Vector Address Register 0",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 0 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[10]": {
          "access": "read-write",
          "address_offset": 592,
          "description": "Interrupt Vector Address Register 10",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 10 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[11]": {
          "access": "read-write",
          "address_offset": 600,
          "description": "Interrupt Vector Address Register 11",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 11 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[12]": {
          "access": "read-write",
          "address_offset": 608,
          "description": "Interrupt Vector Address Register 12",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 12 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[13]": {
          "access": "read-write",
          "address_offset": 616,
          "description": "Interrupt Vector Address Register 13",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 13 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[14]": {
          "access": "read-write",
          "address_offset": 624,
          "description": "Interrupt Vector Address Register 14",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 14 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[15]": {
          "access": "read-write",
          "address_offset": 632,
          "description": "Interrupt Vector Address Register 15",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 15 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[16]": {
          "access": "read-write",
          "address_offset": 640,
          "description": "Interrupt Vector Address Register 16",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 16 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[17]": {
          "access": "read-write",
          "address_offset": 648,
          "description": "Interrupt Vector Address Register 17",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 17 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[18]": {
          "access": "read-write",
          "address_offset": 656,
          "description": "Interrupt Vector Address Register 18",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 18 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[19]": {
          "access": "read-write",
          "address_offset": 664,
          "description": "Interrupt Vector Address Register 19",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 19 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[1]": {
          "access": "read-write",
          "address_offset": 520,
          "description": "Interrupt Vector Address Register 1",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 1 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[20]": {
          "access": "read-write",
          "address_offset": 672,
          "description": "Interrupt Vector Address Register 20",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 20 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[21]": {
          "access": "read-write",
          "address_offset": 680,
          "description": "Interrupt Vector Address Register 21",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 21 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[22]": {
          "access": "read-write",
          "address_offset": 688,
          "description": "Interrupt Vector Address Register 22",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 22 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[23]": {
          "access": "read-write",
          "address_offset": 696,
          "description": "Interrupt Vector Address Register 23",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 23 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[24]": {
          "access": "read-write",
          "address_offset": 704,
          "description": "Interrupt Vector Address Register 24",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 24 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[25]": {
          "access": "read-write",
          "address_offset": 712,
          "description": "Interrupt Vector Address Register 25",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 25 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[26]": {
          "access": "read-write",
          "address_offset": 720,
          "description": "Interrupt Vector Address Register 26",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 26 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[27]": {
          "access": "read-write",
          "address_offset": 728,
          "description": "Interrupt Vector Address Register 27",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 27 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[28]": {
          "access": "read-write",
          "address_offset": 736,
          "description": "Interrupt Vector Address Register 28",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 28 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[29]": {
          "access": "read-write",
          "address_offset": 744,
          "description": "Interrupt Vector Address Register 29",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 29 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[2]": {
          "access": "read-write",
          "address_offset": 528,
          "description": "Interrupt Vector Address Register 2",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 2 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[30]": {
          "access": "read-write",
          "address_offset": 752,
          "description": "Interrupt Vector Address Register 30",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 30 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[31]": {
          "access": "read-write",
          "address_offset": 760,
          "description": "Interrupt Vector Address Register 31",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 31 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[3]": {
          "access": "read-write",
          "address_offset": 536,
          "description": "Interrupt Vector Address Register 3",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 3 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[4]": {
          "access": "read-write",
          "address_offset": 544,
          "description": "Interrupt Vector Address Register 4",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 4 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[5]": {
          "access": "read-write",
          "address_offset": 552,
          "description": "Interrupt Vector Address Register 5",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 5 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[6]": {
          "access": "read-write",
          "address_offset": 560,
          "description": "Interrupt Vector Address Register 6",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 6 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[7]": {
          "access": "read-write",
          "address_offset": 568,
          "description": "Interrupt Vector Address Register 7",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 7 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[8]": {
          "access": "read-write",
          "address_offset": 576,
          "description": "Interrupt Vector Address Register 8",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 8 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVEAR[9]": {
          "access": "read-write",
          "address_offset": 584,
          "description": "Interrupt Vector Address Register 9",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt vector address of active interrupt 9 with highest priority.\n"
           }
          },
          "size": 32
         },
         "IVR": {
          "access": "read-only",
          "address_offset": 24,
          "description": "Interrupt Vector Register",
          "fields": {
           "IVN": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 5,
            "description": "Interrupt Vector Number.\n  R - Reads ordinal of highest priority, enabled, active interrupt.\n"
           }
          },
          "size": 5
         },
         "MER": {
          "access": "read-write",
          "address_offset": 28,
          "description": "Master Enable Register",
          "fields": {
           "HIE": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Hardware Interrupt Enable.\n  0 - HW interrupts disabled.\n  1 - HW interrupts enabled.\n"
           },
           "ME": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Master IRQ Enable.\n  0 - All interrupts disabled.\n  1 - All interrupts can be enabled.\n"
           }
          },
          "size": 2
         },
         "SIE": {
          "access": "read-write",
          "address_offset": 16,
          "description": "Set Interrupt Enables",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Set Interrupt Enables\nFor each bit:\n  R - Reads active interrupt.\n  W - Writing 1 enables the interrupt, writing 0 has no effect.\n"
           }
          },
          "size": 1
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_intc:4.1"
       },
       "example_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xffffa5edaec0>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "example_0",
        "gpio": {},
        "interrupts": {
         "interrupt": {
          "controller": "axi_intc_0",
          "fullpath": "example_0/interrupt",
          "index": 0
         }
        },
        "mem_id": "s_axi_control",
        "memtype": "REGISTER",
        "parameters": {
         "ADDR_WIDTH": "6",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "BUSER_WIDTH": "0",
         "CLK_DOMAIN": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
         "C_M_AXI_GMEM_ADDR_WIDTH": "64",
         "C_M_AXI_GMEM_ARUSER_WIDTH": "1",
         "C_M_AXI_GMEM_AWUSER_WIDTH": "1",
         "C_M_AXI_GMEM_BUSER_WIDTH": "1",
         "C_M_AXI_GMEM_CACHE_VALUE": "\"0011\"",
         "C_M_AXI_GMEM_DATA_WIDTH": "64",
         "C_M_AXI_GMEM_ENABLE_ID_PORTS": "false",
         "C_M_AXI_GMEM_ENABLE_USER_PORTS": "false",
         "C_M_AXI_GMEM_ID_WIDTH": "1",
         "C_M_AXI_GMEM_PROT_VALUE": "\"000\"",
         "C_M_AXI_GMEM_RUSER_WIDTH": "1",
         "C_M_AXI_GMEM_USER_VALUE": "0x00000000",
         "C_M_AXI_GMEM_WUSER_WIDTH": "1",
         "C_S_AXI_CONTROL_ADDR_WIDTH": "6",
         "C_S_AXI_CONTROL_BASEADDR": "0xB0000000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0xB000FFFF",
         "Component_Name": "design_1_example_0_0",
         "DATA_WIDTH": "32",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "99999001",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "0",
         "II": "x",
         "INSERT_VIP": "0",
         "MAX_BURST_LENGTH": "1",
         "MAX_READ_BURST_LENGTH": "16",
         "MAX_WRITE_BURST_LENGTH": "16",
         "NUM_READ_OUTSTANDING": "1",
         "NUM_READ_THREADS": "1",
         "NUM_WRITE_OUTSTANDING": "1",
         "NUM_WRITE_THREADS": "1",
         "PHASE": "0.0",
         "PROTOCOL": "AXI4LITE",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SUPPORTS_NARROW_BURST": "0",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "clk_period": "10",
         "combinational": "0",
         "latency": "117",
         "machine": "64"
        },
        "phys_addr": 2952790016,
        "registers": {
         "CTRL": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Control signals",
          "fields": {
           "AP_DONE": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_done'."
           },
           "AP_IDLE": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_idle'."
           },
           "AP_READY": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_ready'."
           },
           "AP_START": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_start'."
           },
           "AUTO_RESTART": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "Control signal Register for 'auto_restart'."
           },
           "INTERRUPT": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "Control signal Register for 'interrupt'."
           },
           "RESERVED_1": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 3,
            "description": "Reserved.  0s on read."
           },
           "RESERVED_2": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "Reserved.  0s on read."
           },
           "RESERVED_3": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "GIER": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Global Interrupt Enable Register",
          "fields": {
           "Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 31,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "IN_0_1": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of IN_0",
          "fields": {
           "IN_0": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 31 to 0 of IN_0"
           }
          },
          "size": 32
         },
         "IN_0_2": {
          "access": "write-only",
          "address_offset": 20,
          "description": "Data signal of IN_0",
          "fields": {
           "IN_0": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 63 to 32 of IN_0"
           }
          },
          "size": 32
         },
         "IN_1_1": {
          "access": "write-only",
          "address_offset": 28,
          "description": "Data signal of IN_1",
          "fields": {
           "IN_1": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 31 to 0 of IN_1"
           }
          },
          "size": 32
         },
         "IN_1_2": {
          "access": "write-only",
          "address_offset": 32,
          "description": "Data signal of IN_1",
          "fields": {
           "IN_1": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 63 to 32 of IN_1"
           }
          },
          "size": 32
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "IP Interrupt Enable Register",
          "fields": {
           "CHAN0_INT_EN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
           },
           "CHAN1_INT_EN": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 12,
          "description": "IP Interrupt Status Register",
          "fields": {
           "CHAN0_INT_ST": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
           },
           "CHAN1_INT_ST": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "OUT_Corr_1": {
          "access": "write-only",
          "address_offset": 40,
          "description": "Data signal of OUT_Corr",
          "fields": {
           "OUT_Corr": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 31 to 0 of OUT_Corr"
           }
          },
          "size": 32
         },
         "OUT_Corr_2": {
          "access": "write-only",
          "address_offset": 44,
          "description": "Data signal of OUT_Corr",
          "fields": {
           "OUT_Corr": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 63 to 32 of OUT_Corr"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "JIE:TRACKING:example:1.0"
       },
       "zynq_ultra_ps_e_0": {
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xffffa5edaec0>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "gpio": {},
        "interrupts": {},
        "parameters": {
         "ADDR_WIDTH": "40",
         "ARUSER_WIDTH": "16",
         "AWUSER_WIDTH": "16",
         "BUSER_WIDTH": "0",
         "CAN0_BOARD_INTERFACE": "custom",
         "CAN1_BOARD_INTERFACE": "custom",
         "CLK_DOMAIN": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
         "CSU_BOARD_INTERFACE": "custom",
         "C_BASEADDR": "0x800000000",
         "C_DP_USE_AUDIO": "0",
         "C_DP_USE_VIDEO": "0",
         "C_EMIO_GPIO_WIDTH": "1",
         "C_EN_EMIO_TRACE": "0",
         "C_EN_FIFO_ENET0": "0",
         "C_EN_FIFO_ENET1": "0",
         "C_EN_FIFO_ENET2": "0",
         "C_EN_FIFO_ENET3": "0",
         "C_HIGHADDR": "0xFFFFFFFFF",
         "C_MAXIGP0_DATA_WIDTH": "128",
         "C_MAXIGP1_DATA_WIDTH": "128",
         "C_MAXIGP2_DATA_WIDTH": "32",
         "C_NUM_F2P_0_INTR_INPUTS": "1",
         "C_NUM_F2P_1_INTR_INPUTS": "1",
         "C_NUM_FABRIC_RESETS": "1",
         "C_PL_CLK0_BUF": "TRUE",
         "C_PL_CLK1_BUF": "TRUE",
         "C_PL_CLK2_BUF": "FALSE",
         "C_PL_CLK3_BUF": "FALSE",
         "C_SAXIGP0_DATA_WIDTH": "128",
         "C_SAXIGP1_DATA_WIDTH": "128",
         "C_SAXIGP2_DATA_WIDTH": "128",
         "C_SAXIGP3_DATA_WIDTH": "128",
         "C_SAXIGP4_DATA_WIDTH": "128",
         "C_SAXIGP5_DATA_WIDTH": "128",
         "C_SAXIGP6_DATA_WIDTH": "128",
         "C_SD0_INTERNAL_BUS_WIDTH": "5",
         "C_SD1_INTERNAL_BUS_WIDTH": "5",
         "C_TRACE_DATA_WIDTH": "32",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_DEBUG_TEST": "0",
         "C_USE_DIFF_RW_CLK_GP0": "0",
         "C_USE_DIFF_RW_CLK_GP1": "0",
         "C_USE_DIFF_RW_CLK_GP2": "0",
         "C_USE_DIFF_RW_CLK_GP3": "0",
         "C_USE_DIFF_RW_CLK_GP4": "0",
         "C_USE_DIFF_RW_CLK_GP5": "0",
         "C_USE_DIFF_RW_CLK_GP6": "0",
         "Component_Name": "design_1_zynq_ultra_ps_e_0_0",
         "DATA_WIDTH": "128",
         "DP_BOARD_INTERFACE": "custom",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "99999001",
         "GEM0_BOARD_INTERFACE": "custom",
         "GEM1_BOARD_INTERFACE": "custom",
         "GEM2_BOARD_INTERFACE": "custom",
         "GEM3_BOARD_INTERFACE": "custom",
         "GPIO_BOARD_INTERFACE": "custom",
         "HAS_BRESP": "1",
         "HAS_BURST": "1",
         "HAS_CACHE": "1",
         "HAS_LOCK": "1",
         "HAS_PROT": "1",
         "HAS_QOS": "1",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "16",
         "IIC0_BOARD_INTERFACE": "custom",
         "IIC1_BOARD_INTERFACE": "custom",
         "INSERT_VIP": "0",
         "MAX_BURST_LENGTH": "256",
         "NAND_BOARD_INTERFACE": "custom",
         "NUM_READ_OUTSTANDING": "8",
         "NUM_READ_THREADS": "4",
         "NUM_WRITE_OUTSTANDING": "8",
         "NUM_WRITE_THREADS": "4",
         "PCIE_BOARD_INTERFACE": "custom",
         "PHASE": "0.0",
         "PJTAG_BOARD_INTERFACE": "custom",
         "PMU_BOARD_INTERFACE": "custom",
         "PROTOCOL": "AXI4",
         "PSU_BANK_0_IO_STANDARD": "LVCMOS18",
         "PSU_BANK_1_IO_STANDARD": "LVCMOS18",
         "PSU_BANK_2_IO_STANDARD": "LVCMOS18",
         "PSU_BANK_3_IO_STANDARD": "LVCMOS18",
         "PSU_DDR_RAM_HIGHADDR": "0xFFFFFFFF",
         "PSU_DDR_RAM_HIGHADDR_OFFSET": "0x800000000",
         "PSU_DDR_RAM_LOWADDR_OFFSET": "0x80000000",
         "PSU_DYNAMIC_DDR_CONFIG_EN": "0",
         "PSU_IMPORT_BOARD_PRESET": null,
         "PSU_MIO_0_DIRECTION": "out",
         "PSU_MIO_0_DRIVE_STRENGTH": "4",
         "PSU_MIO_0_INPUT_TYPE": "cmos",
         "PSU_MIO_0_POLARITY": "Default",
         "PSU_MIO_0_PULLUPDOWN": "pullup",
         "PSU_MIO_0_SLEW": "slow",
         "PSU_MIO_10_DIRECTION": "inout",
         "PSU_MIO_10_DRIVE_STRENGTH": "4",
         "PSU_MIO_10_INPUT_TYPE": "cmos",
         "PSU_MIO_10_POLARITY": "Default",
         "PSU_MIO_10_PULLUPDOWN": "pullup",
         "PSU_MIO_10_SLEW": "slow",
         "PSU_MIO_11_DIRECTION": "inout",
         "PSU_MIO_11_DRIVE_STRENGTH": "4",
         "PSU_MIO_11_INPUT_TYPE": "cmos",
         "PSU_MIO_11_POLARITY": "Default",
         "PSU_MIO_11_PULLUPDOWN": "pullup",
         "PSU_MIO_11_SLEW": "slow",
         "PSU_MIO_12_DIRECTION": "inout",
         "PSU_MIO_12_DRIVE_STRENGTH": "4",
         "PSU_MIO_12_INPUT_TYPE": "cmos",
         "PSU_MIO_12_POLARITY": "Default",
         "PSU_MIO_12_PULLUPDOWN": "pullup",
         "PSU_MIO_12_SLEW": "slow",
         "PSU_MIO_13_DIRECTION": "inout",
         "PSU_MIO_13_DRIVE_STRENGTH": "4",
         "PSU_MIO_13_INPUT_TYPE": "cmos",
         "PSU_MIO_13_POLARITY": "Default",
         "PSU_MIO_13_PULLUPDOWN": "pullup",
         "PSU_MIO_13_SLEW": "slow",
         "PSU_MIO_14_DIRECTION": "inout",
         "PSU_MIO_14_DRIVE_STRENGTH": "4",
         "PSU_MIO_14_INPUT_TYPE": "cmos",
         "PSU_MIO_14_POLARITY": "Default",
         "PSU_MIO_14_PULLUPDOWN": "pullup",
         "PSU_MIO_14_SLEW": "slow",
         "PSU_MIO_15_DIRECTION": "inout",
         "PSU_MIO_15_DRIVE_STRENGTH": "4",
         "PSU_MIO_15_INPUT_TYPE": "cmos",
         "PSU_MIO_15_POLARITY": "Default",
         "PSU_MIO_15_PULLUPDOWN": "pullup",
         "PSU_MIO_15_SLEW": "slow",
         "PSU_MIO_16_DIRECTION": "inout",
         "PSU_MIO_16_DRIVE_STRENGTH": "4",
         "PSU_MIO_16_INPUT_TYPE": "cmos",
         "PSU_MIO_16_POLARITY": "Default",
         "PSU_MIO_16_PULLUPDOWN": "pullup",
         "PSU_MIO_16_SLEW": "slow",
         "PSU_MIO_17_DIRECTION": "inout",
         "PSU_MIO_17_DRIVE_STRENGTH": "4",
         "PSU_MIO_17_INPUT_TYPE": "cmos",
         "PSU_MIO_17_POLARITY": "Default",
         "PSU_MIO_17_PULLUPDOWN": "pullup",
         "PSU_MIO_17_SLEW": "slow",
         "PSU_MIO_18_DIRECTION": "inout",
         "PSU_MIO_18_DRIVE_STRENGTH": "4",
         "PSU_MIO_18_INPUT_TYPE": "cmos",
         "PSU_MIO_18_POLARITY": "Default",
         "PSU_MIO_18_PULLUPDOWN": "pullup",
         "PSU_MIO_18_SLEW": "slow",
         "PSU_MIO_19_DIRECTION": "inout",
         "PSU_MIO_19_DRIVE_STRENGTH": "4",
         "PSU_MIO_19_INPUT_TYPE": "cmos",
         "PSU_MIO_19_POLARITY": "Default",
         "PSU_MIO_19_PULLUPDOWN": "pullup",
         "PSU_MIO_19_SLEW": "slow",
         "PSU_MIO_1_DIRECTION": "inout",
         "PSU_MIO_1_DRIVE_STRENGTH": "4",
         "PSU_MIO_1_INPUT_TYPE": "cmos",
         "PSU_MIO_1_POLARITY": "Default",
         "PSU_MIO_1_PULLUPDOWN": "pullup",
         "PSU_MIO_1_SLEW": "slow",
         "PSU_MIO_20_DIRECTION": "inout",
         "PSU_MIO_20_DRIVE_STRENGTH": "4",
         "PSU_MIO_20_INPUT_TYPE": "cmos",
         "PSU_MIO_20_POLARITY": "Default",
         "PSU_MIO_20_PULLUPDOWN": "pullup",
         "PSU_MIO_20_SLEW": "slow",
         "PSU_MIO_21_DIRECTION": "inout",
         "PSU_MIO_21_DRIVE_STRENGTH": "4",
         "PSU_MIO_21_INPUT_TYPE": "cmos",
         "PSU_MIO_21_POLARITY": "Default",
         "PSU_MIO_21_PULLUPDOWN": "pullup",
         "PSU_MIO_21_SLEW": "slow",
         "PSU_MIO_22_DIRECTION": "inout",
         "PSU_MIO_22_DRIVE_STRENGTH": "4",
         "PSU_MIO_22_INPUT_TYPE": "cmos",
         "PSU_MIO_22_POLARITY": "Default",
         "PSU_MIO_22_PULLUPDOWN": "pullup",
         "PSU_MIO_22_SLEW": "slow",
         "PSU_MIO_23_DIRECTION": "inout",
         "PSU_MIO_23_DRIVE_STRENGTH": "4",
         "PSU_MIO_23_INPUT_TYPE": "cmos",
         "PSU_MIO_23_POLARITY": "Default",
         "PSU_MIO_23_PULLUPDOWN": "pullup",
         "PSU_MIO_23_SLEW": "slow",
         "PSU_MIO_24_DIRECTION": "inout",
         "PSU_MIO_24_DRIVE_STRENGTH": "4",
         "PSU_MIO_24_INPUT_TYPE": "cmos",
         "PSU_MIO_24_POLARITY": "Default",
         "PSU_MIO_24_PULLUPDOWN": "pullup",
         "PSU_MIO_24_SLEW": "slow",
         "PSU_MIO_25_DIRECTION": "inout",
         "PSU_MIO_25_DRIVE_STRENGTH": "4",
         "PSU_MIO_25_INPUT_TYPE": "cmos",
         "PSU_MIO_25_POLARITY": "Default",
         "PSU_MIO_25_PULLUPDOWN": "pullup",
         "PSU_MIO_25_SLEW": "slow",
         "PSU_MIO_26_DIRECTION": "in",
         "PSU_MIO_26_DRIVE_STRENGTH": "12",
         "PSU_MIO_26_INPUT_TYPE": "cmos",
         "PSU_MIO_26_POLARITY": "Default",
         "PSU_MIO_26_PULLUPDOWN": "pullup",
         "PSU_MIO_26_SLEW": "fast",
         "PSU_MIO_27_DIRECTION": "inout",
         "PSU_MIO_27_DRIVE_STRENGTH": "4",
         "PSU_MIO_27_INPUT_TYPE": "cmos",
         "PSU_MIO_27_POLARITY": "Default",
         "PSU_MIO_27_PULLUPDOWN": "pullup",
         "PSU_MIO_27_SLEW": "slow",
         "PSU_MIO_28_DIRECTION": "inout",
         "PSU_MIO_28_DRIVE_STRENGTH": "12",
         "PSU_MIO_28_INPUT_TYPE": "cmos",
         "PSU_MIO_28_POLARITY": "Default",
         "PSU_MIO_28_PULLUPDOWN": "pullup",
         "PSU_MIO_28_SLEW": "fast",
         "PSU_MIO_29_DIRECTION": "inout",
         "PSU_MIO_29_DRIVE_STRENGTH": "4",
         "PSU_MIO_29_INPUT_TYPE": "cmos",
         "PSU_MIO_29_POLARITY": "Default",
         "PSU_MIO_29_PULLUPDOWN": "pullup",
         "PSU_MIO_29_SLEW": "slow",
         "PSU_MIO_2_DIRECTION": "inout",
         "PSU_MIO_2_DRIVE_STRENGTH": "4",
         "PSU_MIO_2_INPUT_TYPE": "cmos",
         "PSU_MIO_2_POLARITY": "Default",
         "PSU_MIO_2_PULLUPDOWN": "pullup",
         "PSU_MIO_2_SLEW": "slow",
         "PSU_MIO_30_DIRECTION": "inout",
         "PSU_MIO_30_DRIVE_STRENGTH": "12",
         "PSU_MIO_30_INPUT_TYPE": "cmos",
         "PSU_MIO_30_POLARITY": "Default",
         "PSU_MIO_30_PULLUPDOWN": "pullup",
         "PSU_MIO_30_SLEW": "fast",
         "PSU_MIO_31_DIRECTION": "in",
         "PSU_MIO_31_DRIVE_STRENGTH": "12",
         "PSU_MIO_31_INPUT_TYPE": "cmos",
         "PSU_MIO_31_POLARITY": "Default",
         "PSU_MIO_31_PULLUPDOWN": "pullup",
         "PSU_MIO_31_SLEW": "fast",
         "PSU_MIO_32_DIRECTION": "out",
         "PSU_MIO_32_DRIVE_STRENGTH": "4",
         "PSU_MIO_32_INPUT_TYPE": "cmos",
         "PSU_MIO_32_POLARITY": "Default",
         "PSU_MIO_32_PULLUPDOWN": "pullup",
         "PSU_MIO_32_SLEW": "slow",
         "PSU_MIO_33_DIRECTION": "out",
         "PSU_MIO_33_DRIVE_STRENGTH": "4",
         "PSU_MIO_33_INPUT_TYPE": "cmos",
         "PSU_MIO_33_POLARITY": "Default",
         "PSU_MIO_33_PULLUPDOWN": "pullup",
         "PSU_MIO_33_SLEW": "slow",
         "PSU_MIO_34_DIRECTION": "out",
         "PSU_MIO_34_DRIVE_STRENGTH": "4",
         "PSU_MIO_34_INPUT_TYPE": "cmos",
         "PSU_MIO_34_POLARITY": "Default",
         "PSU_MIO_34_PULLUPDOWN": "pullup",
         "PSU_MIO_34_SLEW": "slow",
         "PSU_MIO_35_DIRECTION": "out",
         "PSU_MIO_35_DRIVE_STRENGTH": "4",
         "PSU_MIO_35_INPUT_TYPE": "cmos",
         "PSU_MIO_35_POLARITY": "Default",
         "PSU_MIO_35_PULLUPDOWN": "pullup",
         "PSU_MIO_35_SLEW": "slow",
         "PSU_MIO_36_DIRECTION": "inout",
         "PSU_MIO_36_DRIVE_STRENGTH": "4",
         "PSU_MIO_36_INPUT_TYPE": "cmos",
         "PSU_MIO_36_POLARITY": "Default",
         "PSU_MIO_36_PULLUPDOWN": "pullup",
         "PSU_MIO_36_SLEW": "slow",
         "PSU_MIO_37_DIRECTION": "inout",
         "PSU_MIO_37_DRIVE_STRENGTH": "12",
         "PSU_MIO_37_INPUT_TYPE": "cmos",
         "PSU_MIO_37_POLARITY": "Default",
         "PSU_MIO_37_PULLUPDOWN": "pullup",
         "PSU_MIO_37_SLEW": "fast",
         "PSU_MIO_38_DIRECTION": "inout",
         "PSU_MIO_38_DRIVE_STRENGTH": "4",
         "PSU_MIO_38_INPUT_TYPE": "cmos",
         "PSU_MIO_38_POLARITY": "Default",
         "PSU_MIO_38_PULLUPDOWN": "pullup",
         "PSU_MIO_38_SLEW": "slow",
         "PSU_MIO_39_DIRECTION": "inout",
         "PSU_MIO_39_DRIVE_STRENGTH": "4",
         "PSU_MIO_39_INPUT_TYPE": "cmos",
         "PSU_MIO_39_POLARITY": "Default",
         "PSU_MIO_39_PULLUPDOWN": "pullup",
         "PSU_MIO_39_SLEW": "slow",
         "PSU_MIO_3_DIRECTION": "inout",
         "PSU_MIO_3_DRIVE_STRENGTH": "4",
         "PSU_MIO_3_INPUT_TYPE": "cmos",
         "PSU_MIO_3_POLARITY": "Default",
         "PSU_MIO_3_PULLUPDOWN": "pullup",
         "PSU_MIO_3_SLEW": "slow",
         "PSU_MIO_40_DIRECTION": "inout",
         "PSU_MIO_40_DRIVE_STRENGTH": "4",
         "PSU_MIO_40_INPUT_TYPE": "cmos",
         "PSU_MIO_40_POLARITY": "Default",
         "PSU_MIO_40_PULLUPDOWN": "pullup",
         "PSU_MIO_40_SLEW": "slow",
         "PSU_MIO_41_DIRECTION": "inout",
         "PSU_MIO_41_DRIVE_STRENGTH": "4",
         "PSU_MIO_41_INPUT_TYPE": "cmos",
         "PSU_MIO_41_POLARITY": "Default",
         "PSU_MIO_41_PULLUPDOWN": "pullup",
         "PSU_MIO_41_SLEW": "slow",
         "PSU_MIO_42_DIRECTION": "inout",
         "PSU_MIO_42_DRIVE_STRENGTH": "4",
         "PSU_MIO_42_INPUT_TYPE": "cmos",
         "PSU_MIO_42_POLARITY": "Default",
         "PSU_MIO_42_PULLUPDOWN": "pullup",
         "PSU_MIO_42_SLEW": "slow",
         "PSU_MIO_43_DIRECTION": "inout",
         "PSU_MIO_43_DRIVE_STRENGTH": "4",
         "PSU_MIO_43_INPUT_TYPE": "cmos",
         "PSU_MIO_43_POLARITY": "Default",
         "PSU_MIO_43_PULLUPDOWN": "pullup",
         "PSU_MIO_43_SLEW": "slow",
         "PSU_MIO_44_DIRECTION": "inout",
         "PSU_MIO_44_DRIVE_STRENGTH": "4",
         "PSU_MIO_44_INPUT_TYPE": "cmos",
         "PSU_MIO_44_POLARITY": "Default",
         "PSU_MIO_44_PULLUPDOWN": "pullup",
         "PSU_MIO_44_SLEW": "slow",
         "PSU_MIO_45_DIRECTION": "inout",
         "PSU_MIO_45_DRIVE_STRENGTH": "12",
         "PSU_MIO_45_INPUT_TYPE": "cmos",
         "PSU_MIO_45_POLARITY": "Default",
         "PSU_MIO_45_PULLUPDOWN": "pullup",
         "PSU_MIO_45_SLEW": "fast",
         "PSU_MIO_46_DIRECTION": "inout",
         "PSU_MIO_46_DRIVE_STRENGTH": "4",
         "PSU_MIO_46_INPUT_TYPE": "cmos",
         "PSU_MIO_46_POLARITY": "Default",
         "PSU_MIO_46_PULLUPDOWN": "pullup",
         "PSU_MIO_46_SLEW": "slow",
         "PSU_MIO_47_DIRECTION": "inout",
         "PSU_MIO_47_DRIVE_STRENGTH": "4",
         "PSU_MIO_47_INPUT_TYPE": "cmos",
         "PSU_MIO_47_POLARITY": "Default",
         "PSU_MIO_47_PULLUPDOWN": "pullup",
         "PSU_MIO_47_SLEW": "slow",
         "PSU_MIO_48_DIRECTION": "inout",
         "PSU_MIO_48_DRIVE_STRENGTH": "4",
         "PSU_MIO_48_INPUT_TYPE": "cmos",
         "PSU_MIO_48_POLARITY": "Default",
         "PSU_MIO_48_PULLUPDOWN": "pullup",
         "PSU_MIO_48_SLEW": "slow",
         "PSU_MIO_49_DIRECTION": "inout",
         "PSU_MIO_49_DRIVE_STRENGTH": "4",
         "PSU_MIO_49_INPUT_TYPE": "cmos",
         "PSU_MIO_49_POLARITY": "Default",
         "PSU_MIO_49_PULLUPDOWN": "pullup",
         "PSU_MIO_49_SLEW": "slow",
         "PSU_MIO_4_DIRECTION": "inout",
         "PSU_MIO_4_DRIVE_STRENGTH": "4",
         "PSU_MIO_4_INPUT_TYPE": "cmos",
         "PSU_MIO_4_POLARITY": "Default",
         "PSU_MIO_4_PULLUPDOWN": "pullup",
         "PSU_MIO_4_SLEW": "slow",
         "PSU_MIO_50_DIRECTION": "inout",
         "PSU_MIO_50_DRIVE_STRENGTH": "4",
         "PSU_MIO_50_INPUT_TYPE": "cmos",
         "PSU_MIO_50_POLARITY": "Default",
         "PSU_MIO_50_PULLUPDOWN": "pullup",
         "PSU_MIO_50_SLEW": "slow",
         "PSU_MIO_51_DIRECTION": "inout",
         "PSU_MIO_51_DRIVE_STRENGTH": "4",
         "PSU_MIO_51_INPUT_TYPE": "cmos",
         "PSU_MIO_51_POLARITY": "Default",
         "PSU_MIO_51_PULLUPDOWN": "pullup",
         "PSU_MIO_51_SLEW": "slow",
         "PSU_MIO_52_DIRECTION": "<Select>",
         "PSU_MIO_52_DRIVE_STRENGTH": "12",
         "PSU_MIO_52_INPUT_TYPE": "cmos",
         "PSU_MIO_52_POLARITY": "Default",
         "PSU_MIO_52_PULLUPDOWN": "pullup",
         "PSU_MIO_52_SLEW": "fast",
         "PSU_MIO_53_DIRECTION": "<Select>",
         "PSU_MIO_53_DRIVE_STRENGTH": "12",
         "PSU_MIO_53_INPUT_TYPE": "cmos",
         "PSU_MIO_53_POLARITY": "Default",
         "PSU_MIO_53_PULLUPDOWN": "pullup",
         "PSU_MIO_53_SLEW": "fast",
         "PSU_MIO_54_DIRECTION": "<Select>",
         "PSU_MIO_54_DRIVE_STRENGTH": "4",
         "PSU_MIO_54_INPUT_TYPE": "cmos",
         "PSU_MIO_54_POLARITY": "Default",
         "PSU_MIO_54_PULLUPDOWN": "pullup",
         "PSU_MIO_54_SLEW": "slow",
         "PSU_MIO_55_DIRECTION": "<Select>",
         "PSU_MIO_55_DRIVE_STRENGTH": "12",
         "PSU_MIO_55_INPUT_TYPE": "cmos",
         "PSU_MIO_55_POLARITY": "Default",
         "PSU_MIO_55_PULLUPDOWN": "pullup",
         "PSU_MIO_55_SLEW": "fast",
         "PSU_MIO_56_DIRECTION": "<Select>",
         "PSU_MIO_56_DRIVE_STRENGTH": "4",
         "PSU_MIO_56_INPUT_TYPE": "cmos",
         "PSU_MIO_56_POLARITY": "Default",
         "PSU_MIO_56_PULLUPDOWN": "pullup",
         "PSU_MIO_56_SLEW": "slow",
         "PSU_MIO_57_DIRECTION": "<Select>",
         "PSU_MIO_57_DRIVE_STRENGTH": "4",
         "PSU_MIO_57_INPUT_TYPE": "cmos",
         "PSU_MIO_57_POLARITY": "Default",
         "PSU_MIO_57_PULLUPDOWN": "pullup",
         "PSU_MIO_57_SLEW": "slow",
         "PSU_MIO_58_DIRECTION": "<Select>",
         "PSU_MIO_58_DRIVE_STRENGTH": "4",
         "PSU_MIO_58_INPUT_TYPE": "cmos",
         "PSU_MIO_58_POLARITY": "Default",
         "PSU_MIO_58_PULLUPDOWN": "pullup",
         "PSU_MIO_58_SLEW": "slow",
         "PSU_MIO_59_DIRECTION": "<Select>",
         "PSU_MIO_59_DRIVE_STRENGTH": "4",
         "PSU_MIO_59_INPUT_TYPE": "cmos",
         "PSU_MIO_59_POLARITY": "Default",
         "PSU_MIO_59_PULLUPDOWN": "pullup",
         "PSU_MIO_59_SLEW": "slow",
         "PSU_MIO_5_DIRECTION": "out",
         "PSU_MIO_5_DRIVE_STRENGTH": "4",
         "PSU_MIO_5_INPUT_TYPE": "cmos",
         "PSU_MIO_5_POLARITY": "Default",
         "PSU_MIO_5_PULLUPDOWN": "pullup",
         "PSU_MIO_5_SLEW": "slow",
         "PSU_MIO_60_DIRECTION": "<Select>",
         "PSU_MIO_60_DRIVE_STRENGTH": "4",
         "PSU_MIO_60_INPUT_TYPE": "cmos",
         "PSU_MIO_60_POLARITY": "Default",
         "PSU_MIO_60_PULLUPDOWN": "pullup",
         "PSU_MIO_60_SLEW": "slow",
         "PSU_MIO_61_DIRECTION": "<Select>",
         "PSU_MIO_61_DRIVE_STRENGTH": "4",
         "PSU_MIO_61_INPUT_TYPE": "cmos",
         "PSU_MIO_61_POLARITY": "Default",
         "PSU_MIO_61_PULLUPDOWN": "pullup",
         "PSU_MIO_61_SLEW": "slow",
         "PSU_MIO_62_DIRECTION": "<Select>",
         "PSU_MIO_62_DRIVE_STRENGTH": "4",
         "PSU_MIO_62_INPUT_TYPE": "cmos",
         "PSU_MIO_62_POLARITY": "Default",
         "PSU_MIO_62_PULLUPDOWN": "pullup",
         "PSU_MIO_62_SLEW": "slow",
         "PSU_MIO_63_DIRECTION": "<Select>",
         "PSU_MIO_63_DRIVE_STRENGTH": "4",
         "PSU_MIO_63_INPUT_TYPE": "cmos",
         "PSU_MIO_63_POLARITY": "Default",
         "PSU_MIO_63_PULLUPDOWN": "pullup",
         "PSU_MIO_63_SLEW": "slow",
         "PSU_MIO_64_DIRECTION": "<Select>",
         "PSU_MIO_64_DRIVE_STRENGTH": "4",
         "PSU_MIO_64_INPUT_TYPE": "cmos",
         "PSU_MIO_64_POLARITY": "Default",
         "PSU_MIO_64_PULLUPDOWN": "pullup",
         "PSU_MIO_64_SLEW": "slow",
         "PSU_MIO_65_DIRECTION": "<Select>",
         "PSU_MIO_65_DRIVE_STRENGTH": "4",
         "PSU_MIO_65_INPUT_TYPE": "cmos",
         "PSU_MIO_65_POLARITY": "Default",
         "PSU_MIO_65_PULLUPDOWN": "pullup",
         "PSU_MIO_65_SLEW": "slow",
         "PSU_MIO_66_DIRECTION": "<Select>",
         "PSU_MIO_66_DRIVE_STRENGTH": "4",
         "PSU_MIO_66_INPUT_TYPE": "cmos",
         "PSU_MIO_66_POLARITY": "Default",
         "PSU_MIO_66_PULLUPDOWN": "pullup",
         "PSU_MIO_66_SLEW": "slow",
         "PSU_MIO_67_DIRECTION": "<Select>",
         "PSU_MIO_67_DRIVE_STRENGTH": "4",
         "PSU_MIO_67_INPUT_TYPE": "cmos",
         "PSU_MIO_67_POLARITY": "Default",
         "PSU_MIO_67_PULLUPDOWN": "pullup",
         "PSU_MIO_67_SLEW": "slow",
         "PSU_MIO_68_DIRECTION": "<Select>",
         "PSU_MIO_68_DRIVE_STRENGTH": "4",
         "PSU_MIO_68_INPUT_TYPE": "cmos",
         "PSU_MIO_68_POLARITY": "Default",
         "PSU_MIO_68_PULLUPDOWN": "pullup",
         "PSU_MIO_68_SLEW": "slow",
         "PSU_MIO_69_DIRECTION": "<Select>",
         "PSU_MIO_69_DRIVE_STRENGTH": "4",
         "PSU_MIO_69_INPUT_TYPE": "cmos",
         "PSU_MIO_69_POLARITY": "Default",
         "PSU_MIO_69_PULLUPDOWN": "pullup",
         "PSU_MIO_69_SLEW": "slow",
         "PSU_MIO_6_DIRECTION": "inout",
         "PSU_MIO_6_DRIVE_STRENGTH": "4",
         "PSU_MIO_6_INPUT_TYPE": "cmos",
         "PSU_MIO_6_POLARITY": "Default",
         "PSU_MIO_6_PULLUPDOWN": "pullup",
         "PSU_MIO_6_SLEW": "slow",
         "PSU_MIO_70_DIRECTION": "<Select>",
         "PSU_MIO_70_DRIVE_STRENGTH": "12",
         "PSU_MIO_70_INPUT_TYPE": "cmos",
         "PSU_MIO_70_POLARITY": "Default",
         "PSU_MIO_70_PULLUPDOWN": "pullup",
         "PSU_MIO_70_SLEW": "fast",
         "PSU_MIO_71_DIRECTION": "<Select>",
         "PSU_MIO_71_DRIVE_STRENGTH": "12",
         "PSU_MIO_71_INPUT_TYPE": "cmos",
         "PSU_MIO_71_POLARITY": "Default",
         "PSU_MIO_71_PULLUPDOWN": "pullup",
         "PSU_MIO_71_SLEW": "fast",
         "PSU_MIO_72_DIRECTION": "<Select>",
         "PSU_MIO_72_DRIVE_STRENGTH": "12",
         "PSU_MIO_72_INPUT_TYPE": "cmos",
         "PSU_MIO_72_POLARITY": "Default",
         "PSU_MIO_72_PULLUPDOWN": "pullup",
         "PSU_MIO_72_SLEW": "fast",
         "PSU_MIO_73_DIRECTION": "<Select>",
         "PSU_MIO_73_DRIVE_STRENGTH": "12",
         "PSU_MIO_73_INPUT_TYPE": "cmos",
         "PSU_MIO_73_POLARITY": "Default",
         "PSU_MIO_73_PULLUPDOWN": "pullup",
         "PSU_MIO_73_SLEW": "fast",
         "PSU_MIO_74_DIRECTION": "<Select>",
         "PSU_MIO_74_DRIVE_STRENGTH": "12",
         "PSU_MIO_74_INPUT_TYPE": "cmos",
         "PSU_MIO_74_POLARITY": "Default",
         "PSU_MIO_74_PULLUPDOWN": "pullup",
         "PSU_MIO_74_SLEW": "fast",
         "PSU_MIO_75_DIRECTION": "<Select>",
         "PSU_MIO_75_DRIVE_STRENGTH": "12",
         "PSU_MIO_75_INPUT_TYPE": "cmos",
         "PSU_MIO_75_POLARITY": "Default",
         "PSU_MIO_75_PULLUPDOWN": "pullup",
         "PSU_MIO_75_SLEW": "fast",
         "PSU_MIO_76_DIRECTION": "<Select>",
         "PSU_MIO_76_DRIVE_STRENGTH": "4",
         "PSU_MIO_76_INPUT_TYPE": "cmos",
         "PSU_MIO_76_POLARITY": "Default",
         "PSU_MIO_76_PULLUPDOWN": "pullup",
         "PSU_MIO_76_SLEW": "slow",
         "PSU_MIO_77_DIRECTION": "<Select>",
         "PSU_MIO_77_DRIVE_STRENGTH": "4",
         "PSU_MIO_77_INPUT_TYPE": "cmos",
         "PSU_MIO_77_POLARITY": "Default",
         "PSU_MIO_77_PULLUPDOWN": "pullup",
         "PSU_MIO_77_SLEW": "slow",
         "PSU_MIO_7_DIRECTION": "inout",
         "PSU_MIO_7_DRIVE_STRENGTH": "4",
         "PSU_MIO_7_INPUT_TYPE": "cmos",
         "PSU_MIO_7_POLARITY": "Default",
         "PSU_MIO_7_PULLUPDOWN": "pullup",
         "PSU_MIO_7_SLEW": "slow",
         "PSU_MIO_8_DIRECTION": "inout",
         "PSU_MIO_8_DRIVE_STRENGTH": "4",
         "PSU_MIO_8_INPUT_TYPE": "cmos",
         "PSU_MIO_8_POLARITY": "Default",
         "PSU_MIO_8_PULLUPDOWN": "pullup",
         "PSU_MIO_8_SLEW": "slow",
         "PSU_MIO_9_DIRECTION": "inout",
         "PSU_MIO_9_DRIVE_STRENGTH": "4",
         "PSU_MIO_9_INPUT_TYPE": "cmos",
         "PSU_MIO_9_POLARITY": "Default",
         "PSU_MIO_9_PULLUPDOWN": "pullup",
         "PSU_MIO_9_SLEW": "slow",
         "PSU_MIO_TREE_PERIPHERALS": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#I2C 1#I2C 1#PMU GPI 0#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#PMU GPI 5#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO##########################",
         "PSU_MIO_TREE_SIGNALS": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#gpio0[13]#gpio0[14]#gpio0[15]#gpio0[16]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#scl_out#sda_out#gpi[0]#gpio1[27]#gpio1[28]#gpio1[29]#gpio1[30]#gpi[5]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpio1[36]#gpio1[37]#gpio1[38]#gpio1[39]#gpio1[40]#gpio1[41]#gpio1[42]#gpio1[43]#gpio1[44]#gpio1[45]#gpio1[46]#gpio1[47]#gpio1[48]#gpio1[49]#gpio1[50]#gpio1[51]##########################",
         "PSU_PERIPHERAL_BOARD_PRESET": null,
         "PSU_SD0_INTERNAL_BUS_WIDTH": "8",
         "PSU_SD1_INTERNAL_BUS_WIDTH": "8",
         "PSU_SMC_CYCLE_T0": "NA",
         "PSU_SMC_CYCLE_T1": "NA",
         "PSU_SMC_CYCLE_T2": "NA",
         "PSU_SMC_CYCLE_T3": "NA",
         "PSU_SMC_CYCLE_T4": "NA",
         "PSU_SMC_CYCLE_T5": "NA",
         "PSU_SMC_CYCLE_T6": "NA",
         "PSU_UIPARAM_GENERATE_SUMMARY": "<Select>",
         "PSU_USB3__DUAL_CLOCK_ENABLE": "0",
         "PSU_VALUE_SILVERSION": "3",
         "PSU__ACPU0__POWER__ON": "1",
         "PSU__ACPU1__POWER__ON": "1",
         "PSU__ACPU2__POWER__ON": "1",
         "PSU__ACPU3__POWER__ON": "1",
         "PSU__ACTUAL__IP": "1",
         "PSU__ACT_DDR_FREQ_MHZ": "1066.656006",
         "PSU__AFI0_COHERENCY": "0",
         "PSU__AFI1_COHERENCY": "0",
         "PSU__AUX_REF_CLK__FREQMHZ": "33.333",
         "PSU__CAN0_LOOP_CAN1__ENABLE": "0",
         "PSU__CAN0__GRP_CLK__ENABLE": "0",
         "PSU__CAN0__GRP_CLK__IO": "<Select>",
         "PSU__CAN0__PERIPHERAL__ENABLE": "0",
         "PSU__CAN0__PERIPHERAL__IO": "<Select>",
         "PSU__CAN1__GRP_CLK__ENABLE": "0",
         "PSU__CAN1__GRP_CLK__IO": "<Select>",
         "PSU__CAN1__PERIPHERAL__ENABLE": "0",
         "PSU__CAN1__PERIPHERAL__IO": "<Select>",
         "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": "1333.333008",
         "PSU__CRF_APB__ACPU_CTRL__DIVISOR0": "1",
         "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": "1333.333",
         "PSU__CRF_APB__ACPU_CTRL__SRCSEL": "APLL",
         "PSU__CRF_APB__ACPU__FRAC_ENABLED": "1",
         "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI0_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI1_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI2_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI3_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI4_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI5_REF__ENABLE": "0",
         "PSU__CRF_APB__APLL_CTRL__DIV2": "1",
         "PSU__CRF_APB__APLL_CTRL__FBDIV": "80",
         "PSU__CRF_APB__APLL_CTRL__FRACDATA": "0.000778",
         "PSU__CRF_APB__APLL_CTRL__FRACFREQ": "1333.333",
         "PSU__CRF_APB__APLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRF_APB__APLL_FRAC_CFG__ENABLED": "1",
         "PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0": "3",
         "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": "1",
         "PSU__CRF_APB__APM_CTRL__DIVISOR0": "1",
         "PSU__CRF_APB__APM_CTRL__FREQMHZ": "1",
         "PSU__CRF_APB__APM_CTRL__SRCSEL": "<Select>",
         "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": "249.997498",
         "PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": "250",
         "PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0": "5",
         "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": "249.997498",
         "PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": "533.328003",
         "PSU__CRF_APB__DDR_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__DDR_CTRL__FREQMHZ": "1200",
         "PSU__CRF_APB__DDR_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": "444.444336",
         "PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0": "3",
         "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": "600",
         "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": "APLL",
         "PSU__CRF_APB__DPLL_CTRL__DIV2": "1",
         "PSU__CRF_APB__DPLL_CTRL__FBDIV": "64",
         "PSU__CRF_APB__DPLL_CTRL__FRACDATA": "0.000000",
         "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": "27.138",
         "PSU__CRF_APB__DPLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED": "0",
         "PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": "25",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0": "63",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1": "1",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": "25",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": "VPLL",
         "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": "0",
         "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": "27",
         "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0": "6",
         "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1": "10",
         "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": "27",
         "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": "VPLL",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": "320",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0": "5",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1": "1",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": "300",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": "0",
         "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": "533.328003",
         "PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": "600",
         "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": "499.994995",
         "PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0": "1",
         "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": "600",
         "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": "-1",
         "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": "-1",
         "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": "-1",
         "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": "NA",
         "PSU__CRF_APB__GTGREF0__ENABLE": "NA",
         "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": "250",
         "PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0": "6",
         "PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": "250",
         "PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0": "5",
         "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": "99.999001",
         "PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0": "5",
         "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": "100",
         "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": "533.328003",
         "PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": "533.33",
         "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__VPLL_CTRL__DIV2": "1",
         "PSU__CRF_APB__VPLL_CTRL__FBDIV": "90",
         "PSU__CRF_APB__VPLL_CTRL__FRACDATA": "0.000000",
         "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": "27.138",
         "PSU__CRF_APB__VPLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED": "0",
         "PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": "499.994995",
         "PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0": "2",
         "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": "500",
         "PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__AFI6__ENABLE": "0",
         "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": "49.999500",
         "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0": "20",
         "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": "50",
         "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": "533.328003",
         "PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0": "2",
         "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": "533.333",
         "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": "180",
         "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ": "180",
         "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": "SysOsc",
         "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": "249.997498",
         "PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0": "4",
         "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": "1000",
         "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": "1000",
         "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": "999.989990",
         "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": "1500",
         "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": "125",
         "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": "125",
         "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": "125",
         "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": "125",
         "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": "250",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0": "4",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": "99.999001",
         "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0": "10",
         "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__IOPLL_CTRL__DIV2": "1",
         "PSU__CRL_APB__IOPLL_CTRL__FBDIV": "60",
         "PSU__CRL_APB__IOPLL_CTRL__FRACDATA": "0.000000",
         "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": "27.138",
         "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED": "0",
         "PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0": "2",
         "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": "249.997498",
         "PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0": "4",
         "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": "99.999001",
         "PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0": "10",
         "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": "499.994995",
         "PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0": "2",
         "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": "500",
         "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": "199.998001",
         "PSU__CRL_APB__PCAP_CTRL__DIVISOR0": "5",
         "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__PCAP_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": "99.999001",
         "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0": "10",
         "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": "99.999001",
         "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0": "10",
         "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0": "4",
         "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__PL2_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0": "4",
         "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__PL3_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": "124.998749",
         "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0": "8",
         "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__RPLL_CTRL__DIV2": "1",
         "PSU__CRL_APB__RPLL_CTRL__FBDIV": "64",
         "PSU__CRL_APB__RPLL_CTRL__FRACDATA": "0.000000",
         "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": "27.138",
         "PSU__CRL_APB__RPLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED": "0",
         "PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0": "2",
         "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": "200",
         "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0": "7",
         "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": "200",
         "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0": "7",
         "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": "214",
         "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0": "7",
         "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": "199.998001",
         "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0": "5",
         "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": "99.999001",
         "PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0": "10",
         "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": "250",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": "250",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": "20",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0": "5",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1": "15",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": "20",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__USB3__ENABLE": "0",
         "PSU__CSUPMU__PERIPHERAL__VALID": "1",
         "PSU__CSU_COHERENCY": "0",
         "PSU__CSU__CSU_TAMPER_0__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_0__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_10__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_10__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_11__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_11__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_12__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_12__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_1__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_1__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_2__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_2__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_3__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_3__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_4__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_4__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_5__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_5__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_6__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_6__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_7__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_7__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_8__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_8__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_9__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_9__RESPONSE": "<Select>",
         "PSU__CSU__PERIPHERAL__ENABLE": "0",
         "PSU__CSU__PERIPHERAL__IO": "<Select>",
         "PSU__DDRC__ADDR_MIRROR": "0",
         "PSU__DDRC__AL": "0",
         "PSU__DDRC__BANK_ADDR_COUNT": "2",
         "PSU__DDRC__BG_ADDR_COUNT": "1",
         "PSU__DDRC__BRC_MAPPING": "ROW_BANK_COL",
         "PSU__DDRC__BUS_WIDTH": "64 Bit",
         "PSU__DDRC__CL": "16",
         "PSU__DDRC__CLOCK_STOP_EN": "0",
         "PSU__DDRC__COL_ADDR_COUNT": "10",
         "PSU__DDRC__COMPONENTS": "Components",
         "PSU__DDRC__CWL": "14",
         "PSU__DDRC__DDR3L_T_REF_RANGE": "NA",
         "PSU__DDRC__DDR3_T_REF_RANGE": "NA",
         "PSU__DDRC__DDR4_ADDR_MAPPING": "0",
         "PSU__DDRC__DDR4_CAL_MODE_ENABLE": "0",
         "PSU__DDRC__DDR4_CRC_CONTROL": "0",
         "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": "0",
         "PSU__DDRC__DDR4_T_REF_MODE": "0",
         "PSU__DDRC__DDR4_T_REF_RANGE": "Normal (0-85)",
         "PSU__DDRC__DEEP_PWR_DOWN_EN": "0",
         "PSU__DDRC__DERATE_INT_D": "<Select>",
         "PSU__DDRC__DEVICE_CAPACITY": "8192 MBits",
         "PSU__DDRC__DIMM_ADDR_MIRROR": "0",
         "PSU__DDRC__DM_DBI": "DM_NO_DBI",
         "PSU__DDRC__DQMAP_0_3": "0",
         "PSU__DDRC__DQMAP_12_15": "0",
         "PSU__DDRC__DQMAP_16_19": "0",
         "PSU__DDRC__DQMAP_20_23": "0",
         "PSU__DDRC__DQMAP_24_27": "0",
         "PSU__DDRC__DQMAP_28_31": "0",
         "PSU__DDRC__DQMAP_32_35": "0",
         "PSU__DDRC__DQMAP_36_39": "0",
         "PSU__DDRC__DQMAP_40_43": "0",
         "PSU__DDRC__DQMAP_44_47": "0",
         "PSU__DDRC__DQMAP_48_51": "0",
         "PSU__DDRC__DQMAP_4_7": "0",
         "PSU__DDRC__DQMAP_52_55": "0",
         "PSU__DDRC__DQMAP_56_59": "0",
         "PSU__DDRC__DQMAP_60_63": "0",
         "PSU__DDRC__DQMAP_64_67": "0",
         "PSU__DDRC__DQMAP_68_71": "0",
         "PSU__DDRC__DQMAP_8_11": "0",
         "PSU__DDRC__DRAM_WIDTH": "16 Bits",
         "PSU__DDRC__ECC": "Disabled",
         "PSU__DDRC__ECC_SCRUB": "0",
         "PSU__DDRC__ENABLE": "1",
         "PSU__DDRC__ENABLE_2T_TIMING": "0",
         "PSU__DDRC__ENABLE_DP_SWITCH": "0",
         "PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP": "0",
         "PSU__DDRC__ENABLE_LP4_SLOWBOOT": "0",
         "PSU__DDRC__EN_2ND_CLK": "0",
         "PSU__DDRC__FGRM": "1X",
         "PSU__DDRC__FREQ_MHZ": "1",
         "PSU__DDRC__HIGH_TEMP": "<Select>",
         "PSU__DDRC__LPDDR3_DUALRANK_SDP": "0",
         "PSU__DDRC__LPDDR3_T_REF_RANGE": "NA",
         "PSU__DDRC__LPDDR4_T_REF_RANGE": "NA",
         "PSU__DDRC__LP_ASR": "manual normal",
         "PSU__DDRC__MEMORY_TYPE": "DDR 4",
         "PSU__DDRC__PARITY_ENABLE": "0",
         "PSU__DDRC__PARTNO": "<Select>",
         "PSU__DDRC__PER_BANK_REFRESH": "0",
         "PSU__DDRC__PHY_DBI_MODE": "0",
         "PSU__DDRC__PLL_BYPASS": "0",
         "PSU__DDRC__PWR_DOWN_EN": "0",
         "PSU__DDRC__RANK_ADDR_COUNT": "0",
         "PSU__DDRC__RD_DQS_CENTER": "0",
         "PSU__DDRC__ROW_ADDR_COUNT": "16",
         "PSU__DDRC__SB_TARGET": "16-16-16",
         "PSU__DDRC__SELF_REF_ABORT": "0",
         "PSU__DDRC__SPEED_BIN": "DDR4_2400R",
         "PSU__DDRC__STATIC_RD_MODE": "0",
         "PSU__DDRC__TRAIN_DATA_EYE": "1",
         "PSU__DDRC__TRAIN_READ_GATE": "1",
         "PSU__DDRC__TRAIN_WRITE_LEVEL": "1",
         "PSU__DDRC__T_FAW": "30.0",
         "PSU__DDRC__T_RAS_MIN": "33",
         "PSU__DDRC__T_RC": "47.06",
         "PSU__DDRC__T_RCD": "16",
         "PSU__DDRC__T_RP": "16",
         "PSU__DDRC__VENDOR_PART": "OTHERS",
         "PSU__DDRC__VIDEO_BUFFER_SIZE": "0",
         "PSU__DDRC__VREF": "1",
         "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": "1",
         "PSU__DDR_QOS_ENABLE": "0",
         "PSU__DDR_QOS_FIX_HP0_RDQOS": null,
         "PSU__DDR_QOS_FIX_HP0_WRQOS": null,
         "PSU__DDR_QOS_FIX_HP1_RDQOS": null,
         "PSU__DDR_QOS_FIX_HP1_WRQOS": null,
         "PSU__DDR_QOS_FIX_HP2_RDQOS": null,
         "PSU__DDR_QOS_FIX_HP2_WRQOS": null,
         "PSU__DDR_QOS_FIX_HP3_RDQOS": null,
         "PSU__DDR_QOS_FIX_HP3_WRQOS": null,
         "PSU__DDR_QOS_HP0_RDQOS": null,
         "PSU__DDR_QOS_HP0_WRQOS": null,
         "PSU__DDR_QOS_HP1_RDQOS": null,
         "PSU__DDR_QOS_HP1_WRQOS": null,
         "PSU__DDR_QOS_HP2_RDQOS": null,
         "PSU__DDR_QOS_HP2_WRQOS": null,
         "PSU__DDR_QOS_HP3_RDQOS": null,
         "PSU__DDR_QOS_HP3_WRQOS": null,
         "PSU__DDR_QOS_PORT0_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT1_VN1_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT1_VN2_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT2_VN1_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT2_VN2_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT3_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT4_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT5_TYPE": "<Select>",
         "PSU__DDR_QOS_RD_HPR_THRSHLD": null,
         "PSU__DDR_QOS_RD_LPR_THRSHLD": null,
         "PSU__DDR_QOS_WR_THRSHLD": null,
         "PSU__DDR_SW_REFRESH_ENABLED": "1",
         "PSU__DDR__INTERFACE__FREQMHZ": "600.000",
         "PSU__DEVICE_TYPE": "EV",
         "PSU__DISPLAYPORT__LANE0__ENABLE": "0",
         "PSU__DISPLAYPORT__LANE0__IO": "<Select>",
         "PSU__DISPLAYPORT__LANE1__ENABLE": "0",
         "PSU__DISPLAYPORT__LANE1__IO": "<Select>",
         "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": "0",
         "PSU__DLL__ISUSED": "0",
         "PSU__DPAUX__PERIPHERAL__ENABLE": "0",
         "PSU__DPAUX__PERIPHERAL__IO": "<Select>",
         "PSU__DP__LANE_SEL": "<Select>",
         "PSU__DP__REF_CLK_FREQ": "<Select>",
         "PSU__DP__REF_CLK_SEL": "<Select>",
         "PSU__ENABLE__DDR__REFRESH__SIGNALS": "0",
         "PSU__ENET0__FIFO__ENABLE": "0",
         "PSU__ENET0__GRP_MDIO__ENABLE": "0",
         "PSU__ENET0__GRP_MDIO__IO": "<Select>",
         "PSU__ENET0__PERIPHERAL__ENABLE": "0",
         "PSU__ENET0__PERIPHERAL__IO": "<Select>",
         "PSU__ENET0__PTP__ENABLE": "0",
         "PSU__ENET0__TSU__ENABLE": "0",
         "PSU__ENET1__FIFO__ENABLE": "0",
         "PSU__ENET1__GRP_MDIO__ENABLE": "0",
         "PSU__ENET1__GRP_MDIO__IO": "<Select>",
         "PSU__ENET1__PERIPHERAL__ENABLE": "0",
         "PSU__ENET1__PERIPHERAL__IO": "<Select>",
         "PSU__ENET1__PTP__ENABLE": "0",
         "PSU__ENET1__TSU__ENABLE": "0",
         "PSU__ENET2__FIFO__ENABLE": "0",
         "PSU__ENET2__GRP_MDIO__ENABLE": "0",
         "PSU__ENET2__GRP_MDIO__IO": "<Select>",
         "PSU__ENET2__PERIPHERAL__ENABLE": "0",
         "PSU__ENET2__PERIPHERAL__IO": "<Select>",
         "PSU__ENET2__PTP__ENABLE": "0",
         "PSU__ENET2__TSU__ENABLE": "0",
         "PSU__ENET3__FIFO__ENABLE": "0",
         "PSU__ENET3__GRP_MDIO__ENABLE": "0",
         "PSU__ENET3__GRP_MDIO__IO": "<Select>",
         "PSU__ENET3__PERIPHERAL__ENABLE": "0",
         "PSU__ENET3__PERIPHERAL__IO": "<Select>",
         "PSU__ENET3__PTP__ENABLE": "0",
         "PSU__ENET3__TSU__ENABLE": "0",
         "PSU__EN_AXI_STATUS_PORTS": "0",
         "PSU__EN_EMIO_TRACE": "0",
         "PSU__EP__IP": "0",
         "PSU__EXPAND__CORESIGHT": "0",
         "PSU__EXPAND__FPD_SLAVES": "0",
         "PSU__EXPAND__GIC": "0",
         "PSU__EXPAND__LOWER_LPS_SLAVES": "0",
         "PSU__EXPAND__UPPER_LPS_SLAVES": "0",
         "PSU__FPDMASTERS_COHERENCY": "0",
         "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": "99.999001",
         "PSU__FPD_SLCR__WDT1__FREQMHZ": "99.999001",
         "PSU__FPD_SLCR__WDT_CLK_SEL__SELECT": "APB",
         "PSU__FPGA_PL0_ENABLE": "1",
         "PSU__FPGA_PL1_ENABLE": "1",
         "PSU__FPGA_PL2_ENABLE": "0",
         "PSU__FPGA_PL3_ENABLE": "0",
         "PSU__FP__POWER__ON": "1",
         "PSU__FTM__CTI_IN_0": "0",
         "PSU__FTM__CTI_IN_1": "0",
         "PSU__FTM__CTI_IN_2": "0",
         "PSU__FTM__CTI_IN_3": "0",
         "PSU__FTM__CTI_OUT_0": "0",
         "PSU__FTM__CTI_OUT_1": "0",
         "PSU__FTM__CTI_OUT_2": "0",
         "PSU__FTM__CTI_OUT_3": "0",
         "PSU__FTM__GPI": "0",
         "PSU__FTM__GPO": "0",
         "PSU__GEM0_COHERENCY": "0",
         "PSU__GEM0_ROUTE_THROUGH_FPD": "0",
         "PSU__GEM0__REF_CLK_FREQ": "<Select>",
         "PSU__GEM0__REF_CLK_SEL": "<Select>",
         "PSU__GEM1_COHERENCY": "0",
         "PSU__GEM1_ROUTE_THROUGH_FPD": "0",
         "PSU__GEM1__REF_CLK_FREQ": "<Select>",
         "PSU__GEM1__REF_CLK_SEL": "<Select>",
         "PSU__GEM2_COHERENCY": "0",
         "PSU__GEM2_ROUTE_THROUGH_FPD": "0",
         "PSU__GEM2__REF_CLK_FREQ": "<Select>",
         "PSU__GEM2__REF_CLK_SEL": "<Select>",
         "PSU__GEM3_COHERENCY": "0",
         "PSU__GEM3_ROUTE_THROUGH_FPD": "0",
         "PSU__GEM3__REF_CLK_FREQ": "<Select>",
         "PSU__GEM3__REF_CLK_SEL": "<Select>",
         "PSU__GEM__TSU__ENABLE": "0",
         "PSU__GEM__TSU__IO": "<Select>",
         "PSU__GEN_IPI_0__MASTER": "APU",
         "PSU__GEN_IPI_10__MASTER": "NONE",
         "PSU__GEN_IPI_1__MASTER": "RPU0",
         "PSU__GEN_IPI_2__MASTER": "RPU1",
         "PSU__GEN_IPI_3__MASTER": "PMU",
         "PSU__GEN_IPI_4__MASTER": "PMU",
         "PSU__GEN_IPI_5__MASTER": "PMU",
         "PSU__GEN_IPI_6__MASTER": "PMU",
         "PSU__GEN_IPI_7__MASTER": "NONE",
         "PSU__GEN_IPI_8__MASTER": "NONE",
         "PSU__GEN_IPI_9__MASTER": "NONE",
         "PSU__GEN_IPI__TRUSTZONE": "<Select>",
         "PSU__GPIO0_MIO__IO": "MIO 0 .. 25",
         "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": "1",
         "PSU__GPIO1_MIO__IO": "MIO 26 .. 51",
         "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": "1",
         "PSU__GPIO2_MIO__IO": "<Select>",
         "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": "0",
         "PSU__GPIO_EMIO_WIDTH": "1",
         "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": "0",
         "PSU__GPIO_EMIO__PERIPHERAL__IO": "<Select>",
         "PSU__GPIO_EMIO__WIDTH": "[94:0]",
         "PSU__GPU_PP0__POWER__ON": "1",
         "PSU__GPU_PP1__POWER__ON": "1",
         "PSU__GT_REF_CLK__FREQMHZ": "33.333",
         "PSU__GT__LINK_SPEED": "<Select>",
         "PSU__GT__PRE_EMPH_LVL_4": null,
         "PSU__GT__VLT_SWNG_LVL_4": null,
         "PSU__HIGH_ADDRESS__ENABLE": "1",
         "PSU__HPM0_FPD__NUM_READ_THREADS": "4",
         "PSU__HPM0_FPD__NUM_WRITE_THREADS": "4",
         "PSU__HPM0_LPD__NUM_READ_THREADS": "4",
         "PSU__HPM0_LPD__NUM_WRITE_THREADS": "4",
         "PSU__HPM1_FPD__NUM_READ_THREADS": "4",
         "PSU__HPM1_FPD__NUM_WRITE_THREADS": "4",
         "PSU__I2C0_LOOP_I2C1__ENABLE": "0",
         "PSU__I2C0__GRP_INT__ENABLE": "0",
         "PSU__I2C0__GRP_INT__IO": "<Select>",
         "PSU__I2C0__PERIPHERAL__ENABLE": "0",
         "PSU__I2C0__PERIPHERAL__IO": "<Select>",
         "PSU__I2C1__GRP_INT__ENABLE": "0",
         "PSU__I2C1__GRP_INT__IO": "<Select>",
         "PSU__I2C1__PERIPHERAL__ENABLE": "1",
         "PSU__I2C1__PERIPHERAL__IO": "MIO 24 .. 25",
         "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": "APB",
         "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": "APB",
         "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": "APB",
         "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": "APB",
         "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC0__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC1__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC2__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC3__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": "99.999001",
         "PSU__IOU_SLCR__WDT0__FREQMHZ": "99.999001",
         "PSU__IOU_SLCR__WDT_CLK_SEL__SELECT": "APB",
         "PSU__IRQ_P2F_ADMA_CHAN__INT": "0",
         "PSU__IRQ_P2F_AIB_AXI__INT": "0",
         "PSU__IRQ_P2F_AMS__INT": "0",
         "PSU__IRQ_P2F_APM_FPD__INT": "0",
         "PSU__IRQ_P2F_APU_COMM__INT": "0",
         "PSU__IRQ_P2F_APU_CPUMNT__INT": "0",
         "PSU__IRQ_P2F_APU_CTI__INT": "0",
         "PSU__IRQ_P2F_APU_EXTERR__INT": "0",
         "PSU__IRQ_P2F_APU_IPI__INT": "0",
         "PSU__IRQ_P2F_APU_L2ERR__INT": "0",
         "PSU__IRQ_P2F_APU_PMU__INT": "0",
         "PSU__IRQ_P2F_APU_REGS__INT": "0",
         "PSU__IRQ_P2F_ATB_LPD__INT": "0",
         "PSU__IRQ_P2F_CAN0__INT": "0",
         "PSU__IRQ_P2F_CAN1__INT": "0",
         "PSU__IRQ_P2F_CLKMON__INT": "0",
         "PSU__IRQ_P2F_CSUPMU_WDT__INT": "0",
         "PSU__IRQ_P2F_CSU_DMA__INT": "0",
         "PSU__IRQ_P2F_CSU__INT": "0",
         "PSU__IRQ_P2F_DDR_SS__INT": "0",
         "PSU__IRQ_P2F_DPDMA__INT": "0",
         "PSU__IRQ_P2F_DPORT__INT": "0",
         "PSU__IRQ_P2F_EFUSE__INT": "0",
         "PSU__IRQ_P2F_ENT0_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_ENT0__INT": "0",
         "PSU__IRQ_P2F_ENT1_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_ENT1__INT": "0",
         "PSU__IRQ_P2F_ENT2_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_ENT2__INT": "0",
         "PSU__IRQ_P2F_ENT3_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_ENT3__INT": "0",
         "PSU__IRQ_P2F_FPD_APB__INT": "0",
         "PSU__IRQ_P2F_FPD_ATB_ERR__INT": "0",
         "PSU__IRQ_P2F_FP_WDT__INT": "0",
         "PSU__IRQ_P2F_GDMA_CHAN__INT": "0",
         "PSU__IRQ_P2F_GPIO__INT": "0",
         "PSU__IRQ_P2F_GPU__INT": "0",
         "PSU__IRQ_P2F_I2C0__INT": "0",
         "PSU__IRQ_P2F_I2C1__INT": "0",
         "PSU__IRQ_P2F_LPD_APB__INT": "0",
         "PSU__IRQ_P2F_LPD_APM__INT": "0",
         "PSU__IRQ_P2F_LP_WDT__INT": "0",
         "PSU__IRQ_P2F_NAND__INT": "0",
         "PSU__IRQ_P2F_OCM_ERR__INT": "0",
         "PSU__IRQ_P2F_PCIE_DMA__INT": "0",
         "PSU__IRQ_P2F_PCIE_LEGACY__INT": "0",
         "PSU__IRQ_P2F_PCIE_MSC__INT": "0",
         "PSU__IRQ_P2F_PCIE_MSI__INT": "0",
         "PSU__IRQ_P2F_PL_IPI__INT": "0",
         "PSU__IRQ_P2F_QSPI__INT": "0",
         "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": "0",
         "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": "0",
         "PSU__IRQ_P2F_RPU_IPI__INT": "0",
         "PSU__IRQ_P2F_RPU_PERMON__INT": "0",
         "PSU__IRQ_P2F_RTC_ALARM__INT": "0",
         "PSU__IRQ_P2F_RTC_SECONDS__INT": "0",
         "PSU__IRQ_P2F_SATA__INT": "0",
         "PSU__IRQ_P2F_SDIO0_WAKE__INT": "0",
         "PSU__IRQ_P2F_SDIO0__INT": "0",
         "PSU__IRQ_P2F_SDIO1_WAKE__INT": "0",
         "PSU__IRQ_P2F_SDIO1__INT": "0",
         "PSU__IRQ_P2F_SPI0__INT": "0",
         "PSU__IRQ_P2F_SPI1__INT": "0",
         "PSU__IRQ_P2F_TTC0__INT0": "0",
         "PSU__IRQ_P2F_TTC0__INT1": "0",
         "PSU__IRQ_P2F_TTC0__INT2": "0",
         "PSU__IRQ_P2F_TTC1__INT0": "0",
         "PSU__IRQ_P2F_TTC1__INT1": "0",
         "PSU__IRQ_P2F_TTC1__INT2": "0",
         "PSU__IRQ_P2F_TTC2__INT0": "0",
         "PSU__IRQ_P2F_TTC2__INT1": "0",
         "PSU__IRQ_P2F_TTC2__INT2": "0",
         "PSU__IRQ_P2F_TTC3__INT0": "0",
         "PSU__IRQ_P2F_TTC3__INT1": "0",
         "PSU__IRQ_P2F_TTC3__INT2": "0",
         "PSU__IRQ_P2F_UART0__INT": "0",
         "PSU__IRQ_P2F_UART1__INT": "0",
         "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": "0",
         "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": "0",
         "PSU__IRQ_P2F_USB3_OTG__INT0": "0",
         "PSU__IRQ_P2F_USB3_OTG__INT1": "0",
         "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_XMPU_FPD__INT": "0",
         "PSU__IRQ_P2F_XMPU_LPD__INT": "0",
         "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": "0",
         "PSU__IRQ_P2F__INTF_PPD_CCI__INT": "0",
         "PSU__L2_BANK0__POWER__ON": "1",
         "PSU__LPDMA0_COHERENCY": "0",
         "PSU__LPDMA1_COHERENCY": "0",
         "PSU__LPDMA2_COHERENCY": "0",
         "PSU__LPDMA3_COHERENCY": "0",
         "PSU__LPDMA4_COHERENCY": "0",
         "PSU__LPDMA5_COHERENCY": "0",
         "PSU__LPDMA6_COHERENCY": "0",
         "PSU__LPDMA7_COHERENCY": "0",
         "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": "APB",
         "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": "100.000000",
         "PSU__LPD_SLCR__CSUPMU__FREQMHZ": "100.000000",
         "PSU__MAXIGP0__DATA_WIDTH": "128",
         "PSU__MAXIGP1__DATA_WIDTH": "128",
         "PSU__MAXIGP2__DATA_WIDTH": "32",
         "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": "1",
         "PSU__M_AXI_GP0__FREQMHZ": "99.999001",
         "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": "1",
         "PSU__M_AXI_GP1__FREQMHZ": "99.999001",
         "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": "1",
         "PSU__M_AXI_GP2__FREQMHZ": "10",
         "PSU__NAND_COHERENCY": "0",
         "PSU__NAND_ROUTE_THROUGH_FPD": "0",
         "PSU__NAND__CHIP_ENABLE__ENABLE": "0",
         "PSU__NAND__CHIP_ENABLE__IO": "<Select>",
         "PSU__NAND__DATA_STROBE__ENABLE": "0",
         "PSU__NAND__DATA_STROBE__IO": "<Select>",
         "PSU__NAND__PERIPHERAL__ENABLE": "0",
         "PSU__NAND__PERIPHERAL__IO": "<Select>",
         "PSU__NAND__READY0_BUSY__ENABLE": "0",
         "PSU__NAND__READY0_BUSY__IO": "<Select>",
         "PSU__NAND__READY1_BUSY__ENABLE": "0",
         "PSU__NAND__READY1_BUSY__IO": "<Select>",
         "PSU__NAND__READY_BUSY__ENABLE": "0",
         "PSU__NAND__READY_BUSY__IO": "<Select>",
         "PSU__NUM_F2P0__INTR__INPUTS": "1",
         "PSU__NUM_F2P1__INTR__INPUTS": "1",
         "PSU__NUM_FABRIC_RESETS": "1",
         "PSU__OCM_BANK0__POWER__ON": "1",
         "PSU__OCM_BANK1__POWER__ON": "1",
         "PSU__OCM_BANK2__POWER__ON": "1",
         "PSU__OCM_BANK3__POWER__ON": "1",
         "PSU__OVERRIDE_HPX_QOS": "0",
         "PSU__OVERRIDE__BASIC_CLOCK": "0",
         "PSU__PCIE__ACS_VIOLAION": "0",
         "PSU__PCIE__ACS_VIOLATION": "0",
         "PSU__PCIE__AER_CAPABILITY": "0",
         "PSU__PCIE__ATOMICOP_EGRESS_BLOCKED": "0",
         "PSU__PCIE__BAR0_64BIT": "0",
         "PSU__PCIE__BAR0_ENABLE": "0",
         "PSU__PCIE__BAR0_PREFETCHABLE": "0",
         "PSU__PCIE__BAR0_SCALE": "<Select>",
         "PSU__PCIE__BAR0_SIZE": "<Select>",
         "PSU__PCIE__BAR0_TYPE": "<Select>",
         "PSU__PCIE__BAR0_VAL": null,
         "PSU__PCIE__BAR1_64BIT": "0",
         "PSU__PCIE__BAR1_ENABLE": "0",
         "PSU__PCIE__BAR1_PREFETCHABLE": "0",
         "PSU__PCIE__BAR1_SCALE": "<Select>",
         "PSU__PCIE__BAR1_SIZE": "<Select>",
         "PSU__PCIE__BAR1_TYPE": "<Select>",
         "PSU__PCIE__BAR1_VAL": null,
         "PSU__PCIE__BAR2_64BIT": "0",
         "PSU__PCIE__BAR2_ENABLE": "0",
         "PSU__PCIE__BAR2_PREFETCHABLE": "0",
         "PSU__PCIE__BAR2_SCALE": "<Select>",
         "PSU__PCIE__BAR2_SIZE": "<Select>",
         "PSU__PCIE__BAR2_TYPE": "<Select>",
         "PSU__PCIE__BAR2_VAL": null,
         "PSU__PCIE__BAR3_64BIT": "0",
         "PSU__PCIE__BAR3_ENABLE": "0",
         "PSU__PCIE__BAR3_PREFETCHABLE": "0",
         "PSU__PCIE__BAR3_SCALE": "<Select>",
         "PSU__PCIE__BAR3_SIZE": "<Select>",
         "PSU__PCIE__BAR3_TYPE": "<Select>",
         "PSU__PCIE__BAR3_VAL": null,
         "PSU__PCIE__BAR4_64BIT": "0",
         "PSU__PCIE__BAR4_ENABLE": "0",
         "PSU__PCIE__BAR4_PREFETCHABLE": "0",
         "PSU__PCIE__BAR4_SCALE": "<Select>",
         "PSU__PCIE__BAR4_SIZE": "<Select>",
         "PSU__PCIE__BAR4_TYPE": "<Select>",
         "PSU__PCIE__BAR4_VAL": null,
         "PSU__PCIE__BAR5_64BIT": "0",
         "PSU__PCIE__BAR5_ENABLE": "0",
         "PSU__PCIE__BAR5_PREFETCHABLE": "0",
         "PSU__PCIE__BAR5_SCALE": "<Select>",
         "PSU__PCIE__BAR5_SIZE": "<Select>",
         "PSU__PCIE__BAR5_TYPE": "<Select>",
         "PSU__PCIE__BAR5_VAL": null,
         "PSU__PCIE__BASE_CLASS_MENU": "<Select>",
         "PSU__PCIE__BRIDGE_BAR_INDICATOR": "<Select>",
         "PSU__PCIE__CAP_SLOT_IMPLEMENTED": "<Select>",
         "PSU__PCIE__CLASS_CODE_BASE": null,
         "PSU__PCIE__CLASS_CODE_INTERFACE": null,
         "PSU__PCIE__CLASS_CODE_SUB": null,
         "PSU__PCIE__CLASS_CODE_VALUE": null,
         "PSU__PCIE__COMPLETER_ABORT": "0",
         "PSU__PCIE__COMPLTION_TIMEOUT": "0",
         "PSU__PCIE__CORRECTABLE_INT_ERR": "0",
         "PSU__PCIE__CRS_SW_VISIBILITY": "0",
         "PSU__PCIE__DEVICE_ID": null,
         "PSU__PCIE__DEVICE_PORT_TYPE": "<Select>",
         "PSU__PCIE__ECRC_CHECK": "0",
         "PSU__PCIE__ECRC_ERR": "0",
         "PSU__PCIE__ECRC_GEN": "0",
         "PSU__PCIE__EROM_ENABLE": "0",
         "PSU__PCIE__EROM_SCALE": "<Select>",
         "PSU__PCIE__EROM_SIZE": "<Select>",
         "PSU__PCIE__EROM_VAL": null,
         "PSU__PCIE__FLOW_CONTROL_ERR": "0",
         "PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR": "0",
         "PSU__PCIE__HEADER_LOG_OVERFLOW": "0",
         "PSU__PCIE__INTERFACE_WIDTH": "<Select>",
         "PSU__PCIE__INTX_GENERATION": "0",
         "PSU__PCIE__INTX_PIN": "<Select>",
         "PSU__PCIE__LANE0__ENABLE": "0",
         "PSU__PCIE__LANE0__IO": "<Select>",
         "PSU__PCIE__LANE1__ENABLE": "0",
         "PSU__PCIE__LANE1__IO": "<Select>",
         "PSU__PCIE__LANE2__ENABLE": "0",
         "PSU__PCIE__LANE2__IO": "<Select>",
         "PSU__PCIE__LANE3__ENABLE": "0",
         "PSU__PCIE__LANE3__IO": "<Select>",
         "PSU__PCIE__LEGACY_INTERRUPT": "<Select>",
         "PSU__PCIE__LINK_SPEED": "<Select>",
         "PSU__PCIE__MAXIMUM_LINK_WIDTH": "<Select>",
         "PSU__PCIE__MAX_PAYLOAD_SIZE": "<Select>",
         "PSU__PCIE__MC_BLOCKED_TLP": "0",
         "PSU__PCIE__MSIX_BAR_INDICATOR": null,
         "PSU__PCIE__MSIX_CAPABILITY": "0",
         "PSU__PCIE__MSIX_PBA_BAR_INDICATOR": null,
         "PSU__PCIE__MSIX_PBA_OFFSET": "0",
         "PSU__PCIE__MSIX_TABLE_OFFSET": "0",
         "PSU__PCIE__MSIX_TABLE_SIZE": "0",
         "PSU__PCIE__MSI_64BIT_ADDR_CAPABLE": "0",
         "PSU__PCIE__MSI_CAPABILITY": "0",
         "PSU__PCIE__MSI_MULTIPLE_MSG_CAPABLE": "<Select>",
         "PSU__PCIE__MULTIHEADER": "0",
         "PSU__PCIE__PERIPHERAL__ENABLE": "0",
         "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": "1",
         "PSU__PCIE__PERIPHERAL__ENDPOINT_IO": "<Select>",
         "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": "0",
         "PSU__PCIE__PERIPHERAL__ROOTPORT_IO": "<Select>",
         "PSU__PCIE__PERM_ROOT_ERR_UPDATE": "0",
         "PSU__PCIE__RECEIVER_ERR": "0",
         "PSU__PCIE__RECEIVER_OVERFLOW": "0",
         "PSU__PCIE__REF_CLK_FREQ": "<Select>",
         "PSU__PCIE__REF_CLK_SEL": "<Select>",
         "PSU__PCIE__RESET__POLARITY": "Active Low",
         "PSU__PCIE__REVISION_ID": null,
         "PSU__PCIE__SUBSYSTEM_ID": null,
         "PSU__PCIE__SUBSYSTEM_VENDOR_ID": null,
         "PSU__PCIE__SUB_CLASS_INTERFACE_MENU": "<Select>",
         "PSU__PCIE__SURPRISE_DOWN": "0",
         "PSU__PCIE__TLP_PREFIX_BLOCKED": "0",
         "PSU__PCIE__UNCORRECTABL_INT_ERR": "0",
         "PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT": "<Select>",
         "PSU__PCIE__VENDOR_ID": null,
         "PSU__PJTAG__PERIPHERAL__ENABLE": "0",
         "PSU__PJTAG__PERIPHERAL__IO": "<Select>",
         "PSU__PL_CLK0_BUF": "TRUE",
         "PSU__PL_CLK1_BUF": "TRUE",
         "PSU__PL_CLK2_BUF": "FALSE",
         "PSU__PL_CLK3_BUF": "FALSE",
         "PSU__PL__POWER__ON": "1",
         "PSU__PMU_COHERENCY": "0",
         "PSU__PMU__AIBACK__ENABLE": "0",
         "PSU__PMU__EMIO_GPI__ENABLE": "0",
         "PSU__PMU__EMIO_GPO__ENABLE": "0",
         "PSU__PMU__GPI0__ENABLE": "1",
         "PSU__PMU__GPI0__IO": "MIO 26",
         "PSU__PMU__GPI1__ENABLE": "0",
         "PSU__PMU__GPI1__IO": "<Select>",
         "PSU__PMU__GPI2__ENABLE": "0",
         "PSU__PMU__GPI2__IO": "<Select>",
         "PSU__PMU__GPI3__ENABLE": "0",
         "PSU__PMU__GPI3__IO": "<Select>",
         "PSU__PMU__GPI4__ENABLE": "0",
         "PSU__PMU__GPI4__IO": "<Select>",
         "PSU__PMU__GPI5__ENABLE": "1",
         "PSU__PMU__GPI5__IO": "MIO 31",
         "PSU__PMU__GPO0__ENABLE": "1",
         "PSU__PMU__GPO0__IO": "MIO 32",
         "PSU__PMU__GPO1__ENABLE": "1",
         "PSU__PMU__GPO1__IO": "MIO 33",
         "PSU__PMU__GPO2__ENABLE": "1",
         "PSU__PMU__GPO2__IO": "MIO 34",
         "PSU__PMU__GPO2__POLARITY": "high",
         "PSU__PMU__GPO3__ENABLE": "1",
         "PSU__PMU__GPO3__IO": "MIO 35",
         "PSU__PMU__GPO3__POLARITY": "low",
         "PSU__PMU__GPO4__ENABLE": "0",
         "PSU__PMU__GPO4__IO": "<Select>",
         "PSU__PMU__GPO4__POLARITY": "<Select>",
         "PSU__PMU__GPO5__ENABLE": "0",
         "PSU__PMU__GPO5__IO": "<Select>",
         "PSU__PMU__GPO5__POLARITY": "<Select>",
         "PSU__PMU__PERIPHERAL__ENABLE": "1",
         "PSU__PMU__PERIPHERAL__IO": "<Select>",
         "PSU__PMU__PLERROR__ENABLE": "0",
         "PSU__PRESET_APPLIED": "1",
         "PSU__PROTECTION__DDR_SEGMENTS": "NONE",
         "PSU__PROTECTION__DEBUG": "0",
         "PSU__PROTECTION__ENABLE": "0",
         "PSU__PROTECTION__FPD_SEGMENTS": "SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem",
         "PSU__PROTECTION__LOCK_UNUSED_SEGMENTS": "0",
         "PSU__PROTECTION__LPD_SEGMENTS": "SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem",
         "PSU__PROTECTION__MASTERS": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1",
         "PSU__PROTECTION__MASTERS_TZ": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure",
         "PSU__PROTECTION__OCM_SEGMENTS": "NONE",
         "PSU__PROTECTION__PRESUBSYSTEMS": "NONE",
         "PSU__PROTECTION__SLAVES": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1",
         "PSU__PROTECTION__SUBSYSTEMS": "PMU Firmware:PMU|Secure Subsystem:",
         "PSU__PSS_ALT_REF_CLK__ENABLE": "0",
         "PSU__PSS_ALT_REF_CLK__FREQMHZ": "33.333",
         "PSU__PSS_ALT_REF_CLK__IO": "<Select>",
         "PSU__PSS_REF_CLK__FREQMHZ": "33.333",
         "PSU__QSPI_COHERENCY": "0",
         "PSU__QSPI_ROUTE_THROUGH_FPD": "0",
         "PSU__QSPI__GRP_FBCLK__ENABLE": "0",
         "PSU__QSPI__GRP_FBCLK__IO": "<Select>",
         "PSU__QSPI__PERIPHERAL__DATA_MODE": "x4",
         "PSU__QSPI__PERIPHERAL__ENABLE": "1",
         "PSU__QSPI__PERIPHERAL__IO": "MIO 0 .. 5",
         "PSU__QSPI__PERIPHERAL__MODE": "Single",
         "PSU__REPORT__DBGLOG": "0",
         "PSU__RPU_COHERENCY": "0",
         "PSU__RPU__POWER__ON": "1",
         "PSU__SATA__LANE0__ENABLE": "0",
         "PSU__SATA__LANE0__IO": "<Select>",
         "PSU__SATA__LANE1__ENABLE": "0",
         "PSU__SATA__LANE1__IO": "<Select>",
         "PSU__SATA__PERIPHERAL__ENABLE": "0",
         "PSU__SATA__REF_CLK_FREQ": "<Select>",
         "PSU__SATA__REF_CLK_SEL": "<Select>",
         "PSU__SAXIGP0__DATA_WIDTH": "128",
         "PSU__SAXIGP1__DATA_WIDTH": "128",
         "PSU__SAXIGP2__DATA_WIDTH": "128",
         "PSU__SAXIGP3__DATA_WIDTH": "128",
         "PSU__SAXIGP4__DATA_WIDTH": "128",
         "PSU__SAXIGP5__DATA_WIDTH": "128",
         "PSU__SAXIGP6__DATA_WIDTH": "128",
         "PSU__SD0_COHERENCY": "0",
         "PSU__SD0_ROUTE_THROUGH_FPD": "0",
         "PSU__SD0__CLK_100_SDR_OTAP_DLY": "0x00",
         "PSU__SD0__CLK_200_SDR_OTAP_DLY": "0x00",
         "PSU__SD0__CLK_50_DDR_ITAP_DLY": "0x00",
         "PSU__SD0__CLK_50_DDR_OTAP_DLY": "0x00",
         "PSU__SD0__CLK_50_SDR_ITAP_DLY": "0x00",
         "PSU__SD0__CLK_50_SDR_OTAP_DLY": "0x00",
         "PSU__SD0__DATA_TRANSFER_MODE": "<Select>",
         "PSU__SD0__GRP_CD__ENABLE": "0",
         "PSU__SD0__GRP_CD__IO": "<Select>",
         "PSU__SD0__GRP_POW__ENABLE": "0",
         "PSU__SD0__GRP_POW__IO": "<Select>",
         "PSU__SD0__GRP_WP__ENABLE": "0",
         "PSU__SD0__GRP_WP__IO": "<Select>",
         "PSU__SD0__PERIPHERAL__ENABLE": "0",
         "PSU__SD0__PERIPHERAL__IO": "<Select>",
         "PSU__SD0__RESET__ENABLE": "0",
         "PSU__SD0__SLOT_TYPE": "<Select>",
         "PSU__SD1_COHERENCY": "0",
         "PSU__SD1_ROUTE_THROUGH_FPD": "0",
         "PSU__SD1__CLK_100_SDR_OTAP_DLY": "0x00",
         "PSU__SD1__CLK_200_SDR_OTAP_DLY": "0x00",
         "PSU__SD1__CLK_50_DDR_ITAP_DLY": "0x00",
         "PSU__SD1__CLK_50_DDR_OTAP_DLY": "0x00",
         "PSU__SD1__CLK_50_SDR_ITAP_DLY": "0x00",
         "PSU__SD1__CLK_50_SDR_OTAP_DLY": "0x00",
         "PSU__SD1__DATA_TRANSFER_MODE": "<Select>",
         "PSU__SD1__GRP_CD__ENABLE": "0",
         "PSU__SD1__GRP_CD__IO": "<Select>",
         "PSU__SD1__GRP_POW__ENABLE": "0",
         "PSU__SD1__GRP_POW__IO": "<Select>",
         "PSU__SD1__GRP_WP__ENABLE": "0",
         "PSU__SD1__GRP_WP__IO": "<Select>",
         "PSU__SD1__PERIPHERAL__ENABLE": "0",
         "PSU__SD1__PERIPHERAL__IO": "<Select>",
         "PSU__SD1__RESET__ENABLE": "0",
         "PSU__SD1__SLOT_TYPE": "<Select>",
         "PSU__SPI0_LOOP_SPI1__ENABLE": "0",
         "PSU__SPI0__GRP_SS0__ENABLE": "0",
         "PSU__SPI0__GRP_SS0__IO": "<Select>",
         "PSU__SPI0__GRP_SS1__ENABLE": "0",
         "PSU__SPI0__GRP_SS1__IO": "<Select>",
         "PSU__SPI0__GRP_SS2__ENABLE": "0",
         "PSU__SPI0__GRP_SS2__IO": "<Select>",
         "PSU__SPI0__PERIPHERAL__ENABLE": "0",
         "PSU__SPI0__PERIPHERAL__IO": "<Select>",
         "PSU__SPI1__GRP_SS0__ENABLE": "1",
         "PSU__SPI1__GRP_SS0__IO": "MIO 9",
         "PSU__SPI1__GRP_SS1__ENABLE": "0",
         "PSU__SPI1__GRP_SS1__IO": "<Select>",
         "PSU__SPI1__GRP_SS2__ENABLE": "0",
         "PSU__SPI1__GRP_SS2__IO": "<Select>",
         "PSU__SPI1__PERIPHERAL__ENABLE": "1",
         "PSU__SPI1__PERIPHERAL__IO": "MIO 6 .. 11",
         "PSU__SWDT0__CLOCK__ENABLE": "0",
         "PSU__SWDT0__CLOCK__IO": "<Select>",
         "PSU__SWDT0__PERIPHERAL__ENABLE": "1",
         "PSU__SWDT0__PERIPHERAL__IO": "NA",
         "PSU__SWDT0__RESET__ENABLE": "0",
         "PSU__SWDT0__RESET__IO": "<Select>",
         "PSU__SWDT1__CLOCK__ENABLE": "0",
         "PSU__SWDT1__CLOCK__IO": "<Select>",
         "PSU__SWDT1__PERIPHERAL__ENABLE": "1",
         "PSU__SWDT1__PERIPHERAL__IO": "NA",
         "PSU__SWDT1__RESET__ENABLE": "0",
         "PSU__SWDT1__RESET__IO": "<Select>",
         "PSU__S_AXI_GP0__FREQMHZ": "10",
         "PSU__S_AXI_GP1__FREQMHZ": "10",
         "PSU__S_AXI_GP2__FREQMHZ": "99.999001",
         "PSU__S_AXI_GP3__FREQMHZ": "10",
         "PSU__S_AXI_GP4__FREQMHZ": "10",
         "PSU__S_AXI_GP5__FREQMHZ": "10",
         "PSU__S_AXI_GP6__FREQMHZ": "10",
         "PSU__TCM0A__POWER__ON": "1",
         "PSU__TCM0B__POWER__ON": "1",
         "PSU__TCM1A__POWER__ON": "1",
         "PSU__TCM1B__POWER__ON": "1",
         "PSU__TESTSCAN__PERIPHERAL__ENABLE": "0",
         "PSU__TRACE_PIPELINE_WIDTH": "8",
         "PSU__TRACE__INTERNAL_WIDTH": "32",
         "PSU__TRACE__PERIPHERAL__ENABLE": "0",
         "PSU__TRACE__PERIPHERAL__IO": "<Select>",
         "PSU__TRACE__WIDTH": "<Select>",
         "PSU__TRISTATE__INVERTED": "1",
         "PSU__TSU__BUFG_PORT_LOOPBACK": "0",
         "PSU__TSU__BUFG_PORT_PAIR": "0",
         "PSU__TTC0__CLOCK__ENABLE": "0",
         "PSU__TTC0__CLOCK__IO": "<Select>",
         "PSU__TTC0__PERIPHERAL__ENABLE": "1",
         "PSU__TTC0__PERIPHERAL__IO": "NA",
         "PSU__TTC0__WAVEOUT__ENABLE": "0",
         "PSU__TTC0__WAVEOUT__IO": "<Select>",
         "PSU__TTC1__CLOCK__ENABLE": "0",
         "PSU__TTC1__CLOCK__IO": "<Select>",
         "PSU__TTC1__PERIPHERAL__ENABLE": "1",
         "PSU__TTC1__PERIPHERAL__IO": "NA",
         "PSU__TTC1__WAVEOUT__ENABLE": "0",
         "PSU__TTC1__WAVEOUT__IO": "<Select>",
         "PSU__TTC2__CLOCK__ENABLE": "0",
         "PSU__TTC2__CLOCK__IO": "<Select>",
         "PSU__TTC2__PERIPHERAL__ENABLE": "1",
         "PSU__TTC2__PERIPHERAL__IO": "NA",
         "PSU__TTC2__WAVEOUT__ENABLE": "0",
         "PSU__TTC2__WAVEOUT__IO": "<Select>",
         "PSU__TTC3__CLOCK__ENABLE": "0",
         "PSU__TTC3__CLOCK__IO": "<Select>",
         "PSU__TTC3__PERIPHERAL__ENABLE": "1",
         "PSU__TTC3__PERIPHERAL__IO": "NA",
         "PSU__TTC3__WAVEOUT__ENABLE": "0",
         "PSU__TTC3__WAVEOUT__IO": "<Select>",
         "PSU__UART0_LOOP_UART1__ENABLE": "0",
         "PSU__UART0__BAUD_RATE": "<Select>",
         "PSU__UART0__MODEM__ENABLE": "0",
         "PSU__UART0__PERIPHERAL__ENABLE": "0",
         "PSU__UART0__PERIPHERAL__IO": "<Select>",
         "PSU__UART1__BAUD_RATE": "<Select>",
         "PSU__UART1__MODEM__ENABLE": "0",
         "PSU__UART1__PERIPHERAL__ENABLE": "0",
         "PSU__UART1__PERIPHERAL__IO": "<Select>",
         "PSU__USB0_COHERENCY": "0",
         "PSU__USB0__PERIPHERAL__ENABLE": "0",
         "PSU__USB0__PERIPHERAL__IO": "<Select>",
         "PSU__USB0__REF_CLK_FREQ": "<Select>",
         "PSU__USB0__REF_CLK_SEL": "<Select>",
         "PSU__USB0__RESET__ENABLE": "0",
         "PSU__USB0__RESET__IO": "<Select>",
         "PSU__USB1_COHERENCY": "0",
         "PSU__USB1__PERIPHERAL__ENABLE": "0",
         "PSU__USB1__PERIPHERAL__IO": "<Select>",
         "PSU__USB1__REF_CLK_FREQ": "<Select>",
         "PSU__USB1__REF_CLK_SEL": "<Select>",
         "PSU__USB1__RESET__ENABLE": "0",
         "PSU__USB1__RESET__IO": "<Select>",
         "PSU__USB2_0__EMIO__ENABLE": "0",
         "PSU__USB2_1__EMIO__ENABLE": "0",
         "PSU__USB3_0__EMIO__ENABLE": "0",
         "PSU__USB3_0__PERIPHERAL__ENABLE": "0",
         "PSU__USB3_0__PERIPHERAL__IO": "<Select>",
         "PSU__USB3_1__EMIO__ENABLE": "0",
         "PSU__USB3_1__PERIPHERAL__ENABLE": "0",
         "PSU__USB3_1__PERIPHERAL__IO": "<Select>",
         "PSU__USB__RESET__MODE": "<Select>",
         "PSU__USB__RESET__POLARITY": "<Select>",
         "PSU__USE_DIFF_RW_CLK_GP0": "0",
         "PSU__USE_DIFF_RW_CLK_GP1": "0",
         "PSU__USE_DIFF_RW_CLK_GP2": "0",
         "PSU__USE_DIFF_RW_CLK_GP3": "0",
         "PSU__USE_DIFF_RW_CLK_GP4": "0",
         "PSU__USE_DIFF_RW_CLK_GP5": "0",
         "PSU__USE_DIFF_RW_CLK_GP6": "0",
         "PSU__USE__ADMA": "0",
         "PSU__USE__APU_LEGACY_INTERRUPT": "0",
         "PSU__USE__AUDIO": "0",
         "PSU__USE__CLK": "0",
         "PSU__USE__CLK0": "0",
         "PSU__USE__CLK1": "0",
         "PSU__USE__CLK2": "0",
         "PSU__USE__CLK3": "0",
         "PSU__USE__CROSS_TRIGGER": "0",
         "PSU__USE__DDR_INTF_REQUESTED": "0",
         "PSU__USE__DEBUG__TEST": "0",
         "PSU__USE__EVENT_RPU": "0",
         "PSU__USE__FABRIC__RST": "1",
         "PSU__USE__FTM": "0",
         "PSU__USE__GDMA": "0",
         "PSU__USE__IRQ": "0",
         "PSU__USE__IRQ0": "1",
         "PSU__USE__IRQ1": "0",
         "PSU__USE__M_AXI_GP0": "1",
         "PSU__USE__M_AXI_GP1": "1",
         "PSU__USE__M_AXI_GP2": "0",
         "PSU__USE__PROC_EVENT_BUS": "0",
         "PSU__USE__RPU_LEGACY_INTERRUPT": "0",
         "PSU__USE__RST0": "0",
         "PSU__USE__RST1": "0",
         "PSU__USE__RST2": "0",
         "PSU__USE__RST3": "0",
         "PSU__USE__RTC": "0",
         "PSU__USE__STM": "0",
         "PSU__USE__S_AXI_ACE": "0",
         "PSU__USE__S_AXI_ACP": "0",
         "PSU__USE__S_AXI_GP0": "0",
         "PSU__USE__S_AXI_GP1": "0",
         "PSU__USE__S_AXI_GP2": "1",
         "PSU__USE__S_AXI_GP3": "0",
         "PSU__USE__S_AXI_GP4": "0",
         "PSU__USE__S_AXI_GP5": "0",
         "PSU__USE__S_AXI_GP6": "0",
         "PSU__USE__USB3_0_HUB": "0",
         "PSU__USE__USB3_1_HUB": "0",
         "PSU__USE__VIDEO": "0",
         "PSU__VIDEO_REF_CLK__ENABLE": "0",
         "PSU__VIDEO_REF_CLK__FREQMHZ": "33.333",
         "PSU__VIDEO_REF_CLK__IO": "<Select>",
         "QSPI_BOARD_INTERFACE": "custom",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SATA_BOARD_INTERFACE": "custom",
         "SD0_BOARD_INTERFACE": "custom",
         "SD1_BOARD_INTERFACE": "custom",
         "SPI0_BOARD_INTERFACE": "custom",
         "SPI1_BOARD_INTERFACE": "custom",
         "SUBPRESET1": "Custom",
         "SUBPRESET2": "Custom",
         "SUPPORTS_NARROW_BURST": "1",
         "SWDT0_BOARD_INTERFACE": "custom",
         "SWDT1_BOARD_INTERFACE": "custom",
         "TRACE_BOARD_INTERFACE": "custom",
         "TTC0_BOARD_INTERFACE": "custom",
         "TTC1_BOARD_INTERFACE": "custom",
         "TTC2_BOARD_INTERFACE": "custom",
         "TTC3_BOARD_INTERFACE": "custom",
         "UART0_BOARD_INTERFACE": "custom",
         "UART1_BOARD_INTERFACE": "custom",
         "USB0_BOARD_INTERFACE": "custom",
         "USB1_BOARD_INTERFACE": "custom",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:zynq_ultra_ps_e:3.4"
       }
      },
      "text/plain": [
       "{'axi_intc_0': {'type': 'xilinx.com:ip:axi_intc:4.1',\n",
       "  'mem_id': 's_axi',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'intr': {'controller': 'axi_intc_0',\n",
       "    'index': 0,\n",
       "    'fullpath': 'axi_intc_0/intr'}},\n",
       "  'parameters': {'C_FAMILY': 'zynquplus',\n",
       "   'C_INSTANCE': 'design_1_axi_intc_0_0',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_NUM_INTR_INPUTS': '1',\n",
       "   'C_NUM_SW_INTR': '0',\n",
       "   'C_KIND_OF_INTR': '0xfffffffe',\n",
       "   'C_KIND_OF_EDGE': '0xFFFFFFFF',\n",
       "   'C_KIND_OF_LVL': '0xFFFFFFFF',\n",
       "   'C_ASYNC_INTR': '0xFFFFFFFE',\n",
       "   'C_NUM_SYNC_FF': '2',\n",
       "   'C_ADDR_WIDTH': '32',\n",
       "   'C_IVAR_RESET_VALUE': '0x0000000000000010',\n",
       "   'C_ENABLE_ASYNC': '0',\n",
       "   'C_HAS_IPR': '1',\n",
       "   'C_HAS_SIE': '1',\n",
       "   'C_HAS_CIE': '1',\n",
       "   'C_HAS_IVR': '1',\n",
       "   'C_HAS_ILR': '0',\n",
       "   'C_IRQ_IS_LEVEL': '1',\n",
       "   'C_IRQ_ACTIVE': '0x1',\n",
       "   'C_DISABLE_SYNCHRONIZERS': '0',\n",
       "   'C_MB_CLK_NOT_CONNECTED': '1',\n",
       "   'C_HAS_FAST': '0',\n",
       "   'C_EN_CASCADE_MODE': '0',\n",
       "   'C_CASCADE_MASTER': '0',\n",
       "   'Component_Name': 'design_1_axi_intc_0_0',\n",
       "   'Sense_of_IRQ_Level_Type': 'Active_High',\n",
       "   'Sense_of_IRQ_Edge_Type': 'Rising',\n",
       "   'C_S_AXI_ACLK_FREQ_MHZ': '99.999001',\n",
       "   'C_PROCESSOR_CLK_FREQ_MHZ': '100.0',\n",
       "   'C_IRQ_CONNECTION': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'EDK_SPECIAL': 'INTR_CTRL',\n",
       "   'C_BASEADDR': '0xA0000000',\n",
       "   'C_HIGHADDR': '0xA000FFFF',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'PROTOCOL': 'AXI4LITE',\n",
       "   'FREQ_HZ': '99999001',\n",
       "   'ID_WIDTH': '0',\n",
       "   'ADDR_WIDTH': '9',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'HAS_BURST': '0',\n",
       "   'HAS_LOCK': '0',\n",
       "   'HAS_PROT': '0',\n",
       "   'HAS_CACHE': '0',\n",
       "   'HAS_QOS': '0',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_READ_OUTSTANDING': '2',\n",
       "   'NUM_WRITE_OUTSTANDING': '2',\n",
       "   'MAX_BURST_LENGTH': '1',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'design_1_zynq_ultra_ps_e_0_0_pl_clk0',\n",
       "   'NUM_READ_THREADS': '1',\n",
       "   'NUM_WRITE_THREADS': '1',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0',\n",
       "   'SENSITIVITY': 'LEVEL_HIGH',\n",
       "   'LOW_LATENCY': '0'},\n",
       "  'registers': {'ISR': {'address_offset': 0,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Status Register',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt Status Register.\\nFor each bit up to number of periperhal interrupts:\\n  R - Reads active interrupt signal.\\n  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.\\nFor remaining bits defined by number of software interrupts:\\n  R - Reads software interrupt value.\\n  W - Writes software interrupt value.\\n'}}},\n",
       "   'IPR': {'address_offset': 4,\n",
       "    'size': 1,\n",
       "    'access': 'read-only',\n",
       "    'description': 'Interrupt Pending Register',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Interrupt Pending Register.\\nFor each bit:\\n  R - Reads logical AND of bits in ISR and IER.\\n  W - No effect.\\n'}}},\n",
       "   'IER': {'address_offset': 8,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Enable Register',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt Enable Register.\\nFor each bit:\\n  R - Reads interrupt enable value.\\n  W - Writes interrupt enable value.\\n'}}},\n",
       "   'IAR': {'address_offset': 12,\n",
       "    'size': 1,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Interrupt Acknowledge Register',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Interrupt Acknowledge Register.\\nFor each bit:\\n  W - Acknowledge interrupt.\\n'}}},\n",
       "   'SIE': {'address_offset': 16,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Set Interrupt Enables',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Set Interrupt Enables\\nFor each bit:\\n  R - Reads active interrupt.\\n  W - Writing 1 enables the interrupt, writing 0 has no effect.\\n'}}},\n",
       "   'CIE': {'address_offset': 20,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Clear Interrupt Enables',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Clear Interrupt Enables\\nFor each bit:\\n  R - Reads active interrupt.\\n  W - Writing 1 disables the interrupt, writing 0 has no effect.\\n'}}},\n",
       "   'IVR': {'address_offset': 24,\n",
       "    'size': 5,\n",
       "    'access': 'read-only',\n",
       "    'description': 'Interrupt Vector Register',\n",
       "    'fields': {'IVN': {'bit_offset': 0,\n",
       "      'bit_width': 5,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Interrupt Vector Number.\\n  R - Reads ordinal of highest priority, enabled, active interrupt.\\n'}}},\n",
       "   'MER': {'address_offset': 28,\n",
       "    'size': 2,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Master Enable Register',\n",
       "    'fields': {'ME': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Master IRQ Enable.\\n  0 - All interrupts disabled.\\n  1 - All interrupts can be enabled.\\n'},\n",
       "     'HIE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Hardware Interrupt Enable.\\n  0 - HW interrupts disabled.\\n  1 - HW interrupts enabled.\\n'}}},\n",
       "   'IMR': {'address_offset': 32,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Mode Register',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt Mode Register.\\nFor each bit:\\n  R - Reads interrupt mode.\\n  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.\\n'}}},\n",
       "   'ILR': {'address_offset': 36,\n",
       "    'size': 5,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Level Register',\n",
       "    'fields': {'ILN': {'bit_offset': 0,\n",
       "      'bit_width': 5,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt Level Number.\\n  R - Reads ordinal of highest priority interrupt not allowed to generate IRQ.\\n  W - Writes ordinal of highest priority interrupt not allowed to generate IRQ.\\n'}}},\n",
       "   'IVAR[0]': {'address_offset': 256,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 0',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 0 with highest priority.\\n'}}},\n",
       "   'IVAR[1]': {'address_offset': 260,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 1',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 1 with highest priority.\\n'}}},\n",
       "   'IVAR[2]': {'address_offset': 264,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 2',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 2 with highest priority.\\n'}}},\n",
       "   'IVAR[3]': {'address_offset': 268,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 3',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 3 with highest priority.\\n'}}},\n",
       "   'IVAR[4]': {'address_offset': 272,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 4',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 4 with highest priority.\\n'}}},\n",
       "   'IVAR[5]': {'address_offset': 276,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 5',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 5 with highest priority.\\n'}}},\n",
       "   'IVAR[6]': {'address_offset': 280,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 6',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 6 with highest priority.\\n'}}},\n",
       "   'IVAR[7]': {'address_offset': 284,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 7',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 7 with highest priority.\\n'}}},\n",
       "   'IVAR[8]': {'address_offset': 288,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 8',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 8 with highest priority.\\n'}}},\n",
       "   'IVAR[9]': {'address_offset': 292,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 9',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 9 with highest priority.\\n'}}},\n",
       "   'IVAR[10]': {'address_offset': 296,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 10',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 10 with highest priority.\\n'}}},\n",
       "   'IVAR[11]': {'address_offset': 300,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 11',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 11 with highest priority.\\n'}}},\n",
       "   'IVAR[12]': {'address_offset': 304,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 12',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 12 with highest priority.\\n'}}},\n",
       "   'IVAR[13]': {'address_offset': 308,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 13',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 13 with highest priority.\\n'}}},\n",
       "   'IVAR[14]': {'address_offset': 312,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 14',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 14 with highest priority.\\n'}}},\n",
       "   'IVAR[15]': {'address_offset': 316,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 15',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 15 with highest priority.\\n'}}},\n",
       "   'IVAR[16]': {'address_offset': 320,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 16',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 16 with highest priority.\\n'}}},\n",
       "   'IVAR[17]': {'address_offset': 324,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 17',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 17 with highest priority.\\n'}}},\n",
       "   'IVAR[18]': {'address_offset': 328,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 18',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 18 with highest priority.\\n'}}},\n",
       "   'IVAR[19]': {'address_offset': 332,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 19',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 19 with highest priority.\\n'}}},\n",
       "   'IVAR[20]': {'address_offset': 336,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 20',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 20 with highest priority.\\n'}}},\n",
       "   'IVAR[21]': {'address_offset': 340,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 21',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 21 with highest priority.\\n'}}},\n",
       "   'IVAR[22]': {'address_offset': 344,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 22',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 22 with highest priority.\\n'}}},\n",
       "   'IVAR[23]': {'address_offset': 348,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 23',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 23 with highest priority.\\n'}}},\n",
       "   'IVAR[24]': {'address_offset': 352,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 24',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 24 with highest priority.\\n'}}},\n",
       "   'IVAR[25]': {'address_offset': 356,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 25',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 25 with highest priority.\\n'}}},\n",
       "   'IVAR[26]': {'address_offset': 360,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 26',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 26 with highest priority.\\n'}}},\n",
       "   'IVAR[27]': {'address_offset': 364,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 27',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 27 with highest priority.\\n'}}},\n",
       "   'IVAR[28]': {'address_offset': 368,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 28',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 28 with highest priority.\\n'}}},\n",
       "   'IVAR[29]': {'address_offset': 372,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 29',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 29 with highest priority.\\n'}}},\n",
       "   'IVAR[30]': {'address_offset': 376,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 30',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 30 with highest priority.\\n'}}},\n",
       "   'IVAR[31]': {'address_offset': 380,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 31',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 31 with highest priority.\\n'}}},\n",
       "   'IVEAR[0]': {'address_offset': 512,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 0',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 0 with highest priority.\\n'}}},\n",
       "   'IVEAR[1]': {'address_offset': 520,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 1',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 1 with highest priority.\\n'}}},\n",
       "   'IVEAR[2]': {'address_offset': 528,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 2',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 2 with highest priority.\\n'}}},\n",
       "   'IVEAR[3]': {'address_offset': 536,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 3',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 3 with highest priority.\\n'}}},\n",
       "   'IVEAR[4]': {'address_offset': 544,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 4',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 4 with highest priority.\\n'}}},\n",
       "   'IVEAR[5]': {'address_offset': 552,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 5',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 5 with highest priority.\\n'}}},\n",
       "   'IVEAR[6]': {'address_offset': 560,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 6',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 6 with highest priority.\\n'}}},\n",
       "   'IVEAR[7]': {'address_offset': 568,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 7',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 7 with highest priority.\\n'}}},\n",
       "   'IVEAR[8]': {'address_offset': 576,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 8',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 8 with highest priority.\\n'}}},\n",
       "   'IVEAR[9]': {'address_offset': 584,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 9',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 9 with highest priority.\\n'}}},\n",
       "   'IVEAR[10]': {'address_offset': 592,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 10',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 10 with highest priority.\\n'}}},\n",
       "   'IVEAR[11]': {'address_offset': 600,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 11',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 11 with highest priority.\\n'}}},\n",
       "   'IVEAR[12]': {'address_offset': 608,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 12',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 12 with highest priority.\\n'}}},\n",
       "   'IVEAR[13]': {'address_offset': 616,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 13',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 13 with highest priority.\\n'}}},\n",
       "   'IVEAR[14]': {'address_offset': 624,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 14',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 14 with highest priority.\\n'}}},\n",
       "   'IVEAR[15]': {'address_offset': 632,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 15',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 15 with highest priority.\\n'}}},\n",
       "   'IVEAR[16]': {'address_offset': 640,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 16',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 16 with highest priority.\\n'}}},\n",
       "   'IVEAR[17]': {'address_offset': 648,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 17',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 17 with highest priority.\\n'}}},\n",
       "   'IVEAR[18]': {'address_offset': 656,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 18',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 18 with highest priority.\\n'}}},\n",
       "   'IVEAR[19]': {'address_offset': 664,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 19',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 19 with highest priority.\\n'}}},\n",
       "   'IVEAR[20]': {'address_offset': 672,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 20',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 20 with highest priority.\\n'}}},\n",
       "   'IVEAR[21]': {'address_offset': 680,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 21',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 21 with highest priority.\\n'}}},\n",
       "   'IVEAR[22]': {'address_offset': 688,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 22',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 22 with highest priority.\\n'}}},\n",
       "   'IVEAR[23]': {'address_offset': 696,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 23',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 23 with highest priority.\\n'}}},\n",
       "   'IVEAR[24]': {'address_offset': 704,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 24',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 24 with highest priority.\\n'}}},\n",
       "   'IVEAR[25]': {'address_offset': 712,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 25',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 25 with highest priority.\\n'}}},\n",
       "   'IVEAR[26]': {'address_offset': 720,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 26',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 26 with highest priority.\\n'}}},\n",
       "   'IVEAR[27]': {'address_offset': 728,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 27',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 27 with highest priority.\\n'}}},\n",
       "   'IVEAR[28]': {'address_offset': 736,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 28',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 28 with highest priority.\\n'}}},\n",
       "   'IVEAR[29]': {'address_offset': 744,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 29',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 29 with highest priority.\\n'}}},\n",
       "   'IVEAR[30]': {'address_offset': 752,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 30',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 30 with highest priority.\\n'}}},\n",
       "   'IVEAR[31]': {'address_offset': 760,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 31',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Interrupt vector address of active interrupt 31 with highest priority.\\n'}}}},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xffffa5edaec0>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 2684354560,\n",
       "  'addr_range': 65536,\n",
       "  'fullpath': 'axi_intc_0'},\n",
       " 'example_0': {'type': 'JIE:TRACKING:example:1.0',\n",
       "  'mem_id': 's_axi_control',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'interrupt': {'controller': 'axi_intc_0',\n",
       "    'index': 0,\n",
       "    'fullpath': 'example_0/interrupt'}},\n",
       "  'parameters': {'C_S_AXI_CONTROL_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_ID_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_GMEM_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_GMEM_AWUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ARUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_WUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_RUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_BUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_USER_VALUE': '0x00000000',\n",
       "   'C_M_AXI_GMEM_PROT_VALUE': '\"000\"',\n",
       "   'C_M_AXI_GMEM_CACHE_VALUE': '\"0011\"',\n",
       "   'C_M_AXI_GMEM_ENABLE_ID_PORTS': 'false',\n",
       "   'C_M_AXI_GMEM_ENABLE_USER_PORTS': 'false',\n",
       "   'Component_Name': 'design_1_example_0_0',\n",
       "   'clk_period': '10',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': '117',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0xB0000000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0xB000FFFF',\n",
       "   'ADDR_WIDTH': '6',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'PROTOCOL': 'AXI4LITE',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'FREQ_HZ': '99999001',\n",
       "   'ID_WIDTH': '0',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'HAS_BURST': '0',\n",
       "   'HAS_LOCK': '0',\n",
       "   'HAS_PROT': '0',\n",
       "   'HAS_CACHE': '0',\n",
       "   'HAS_QOS': '0',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_READ_OUTSTANDING': '1',\n",
       "   'NUM_WRITE_OUTSTANDING': '1',\n",
       "   'MAX_BURST_LENGTH': '1',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'design_1_zynq_ultra_ps_e_0_0_pl_clk0',\n",
       "   'NUM_READ_THREADS': '1',\n",
       "   'NUM_WRITE_THREADS': '1',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0',\n",
       "   'MAX_READ_BURST_LENGTH': '16',\n",
       "   'MAX_WRITE_BURST_LENGTH': '16'},\n",
       "  'registers': {'CTRL': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_START': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': \"Control signal Register for 'ap_start'.\"},\n",
       "     'AP_DONE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_done'.\"},\n",
       "     'AP_IDLE': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_idle'.\"},\n",
       "     'AP_READY': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_ready'.\"},\n",
       "     'RESERVED_1': {'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'},\n",
       "     'AUTO_RESTART': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': \"Control signal Register for 'auto_restart'.\"},\n",
       "     'RESERVED_2': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'},\n",
       "     'INTERRUPT': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'interrupt'.\"},\n",
       "     'RESERVED_3': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'GIER': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled'},\n",
       "     'RESERVED': {'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'IP_IER': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.'},\n",
       "     'CHAN1_INT_EN': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'IP_ISR': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt.'},\n",
       "     'CHAN1_INT_ST': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt.'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'IN_0_1': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of IN_0',\n",
       "    'fields': {'IN_0': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 31 to 0 of IN_0'}}},\n",
       "   'IN_0_2': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of IN_0',\n",
       "    'fields': {'IN_0': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 63 to 32 of IN_0'}}},\n",
       "   'IN_1_1': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of IN_1',\n",
       "    'fields': {'IN_1': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 31 to 0 of IN_1'}}},\n",
       "   'IN_1_2': {'address_offset': 32,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of IN_1',\n",
       "    'fields': {'IN_1': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 63 to 32 of IN_1'}}},\n",
       "   'OUT_Corr_1': {'address_offset': 40,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of OUT_Corr',\n",
       "    'fields': {'OUT_Corr': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 31 to 0 of OUT_Corr'}}},\n",
       "   'OUT_Corr_2': {'address_offset': 44,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of OUT_Corr',\n",
       "    'fields': {'OUT_Corr': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 63 to 32 of OUT_Corr'}}}},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xffffa5edaec0>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 2952790016,\n",
       "  'addr_range': 65536,\n",
       "  'fullpath': 'example_0'},\n",
       " 'zynq_ultra_ps_e_0': {'type': 'xilinx.com:ip:zynq_ultra_ps_e:3.4',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_DP_USE_AUDIO': '0',\n",
       "   'C_DP_USE_VIDEO': '0',\n",
       "   'C_MAXIGP0_DATA_WIDTH': '128',\n",
       "   'C_MAXIGP1_DATA_WIDTH': '128',\n",
       "   'C_MAXIGP2_DATA_WIDTH': '32',\n",
       "   'C_SAXIGP0_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP1_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP2_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP3_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP4_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP5_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP6_DATA_WIDTH': '128',\n",
       "   'C_USE_DIFF_RW_CLK_GP0': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP1': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP2': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP3': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP4': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP5': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP6': '0',\n",
       "   'C_EN_FIFO_ENET0': '0',\n",
       "   'C_EN_FIFO_ENET1': '0',\n",
       "   'C_EN_FIFO_ENET2': '0',\n",
       "   'C_EN_FIFO_ENET3': '0',\n",
       "   'C_PL_CLK0_BUF': 'TRUE',\n",
       "   'C_PL_CLK1_BUF': 'TRUE',\n",
       "   'C_PL_CLK2_BUF': 'FALSE',\n",
       "   'C_PL_CLK3_BUF': 'FALSE',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_TRACE_DATA_WIDTH': '32',\n",
       "   'C_USE_DEBUG_TEST': '0',\n",
       "   'C_SD0_INTERNAL_BUS_WIDTH': '5',\n",
       "   'C_SD1_INTERNAL_BUS_WIDTH': '5',\n",
       "   'C_NUM_F2P_0_INTR_INPUTS': '1',\n",
       "   'C_NUM_F2P_1_INTR_INPUTS': '1',\n",
       "   'C_EMIO_GPIO_WIDTH': '1',\n",
       "   'C_NUM_FABRIC_RESETS': '1',\n",
       "   'PSU_VALUE_SILVERSION': '3',\n",
       "   'PSU__USE__DDR_INTF_REQUESTED': '0',\n",
       "   'PSU__EN_AXI_STATUS_PORTS': '0',\n",
       "   'PSU__PSS_REF_CLK__FREQMHZ': '33.333',\n",
       "   'PSU__PSS_ALT_REF_CLK__FREQMHZ': '33.333',\n",
       "   'PSU__VIDEO_REF_CLK__FREQMHZ': '33.333',\n",
       "   'PSU__AUX_REF_CLK__FREQMHZ': '33.333',\n",
       "   'PSU__GT_REF_CLK__FREQMHZ': '33.333',\n",
       "   'PSU__VIDEO_REF_CLK__ENABLE': '0',\n",
       "   'PSU__VIDEO_REF_CLK__IO': '<Select>',\n",
       "   'PSU__PSS_ALT_REF_CLK__ENABLE': '0',\n",
       "   'PSU__PSS_ALT_REF_CLK__IO': '<Select>',\n",
       "   'PSU__CAN0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__CAN0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__CAN0__GRP_CLK__ENABLE': '0',\n",
       "   'PSU__CAN0__GRP_CLK__IO': '<Select>',\n",
       "   'PSU__CAN1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__CAN1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__CAN1__GRP_CLK__ENABLE': '0',\n",
       "   'PSU__CAN1__GRP_CLK__IO': '<Select>',\n",
       "   'PSU__CAN0_LOOP_CAN1__ENABLE': '0',\n",
       "   'PSU__DPAUX__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__DPAUX__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__ENET0__GRP_MDIO__ENABLE': '0',\n",
       "   'PSU__ACT_DDR_FREQ_MHZ': '1066.656006',\n",
       "   'PSU__ENET0__GRP_MDIO__IO': '<Select>',\n",
       "   'PSU__GEM__TSU__ENABLE': '0',\n",
       "   'PSU__GEM__TSU__IO': '<Select>',\n",
       "   'PSU__ENET0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__ENET0__FIFO__ENABLE': '0',\n",
       "   'PSU__ENET0__PTP__ENABLE': '0',\n",
       "   'PSU__ENET0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__ENET1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__ENET1__FIFO__ENABLE': '0',\n",
       "   'PSU__ENET1__PTP__ENABLE': '0',\n",
       "   'PSU__ENET1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__ENET1__GRP_MDIO__ENABLE': '0',\n",
       "   'PSU__FPGA_PL0_ENABLE': '1',\n",
       "   'PSU__FPGA_PL1_ENABLE': '1',\n",
       "   'PSU__FPGA_PL2_ENABLE': '0',\n",
       "   'PSU__FPGA_PL3_ENABLE': '0',\n",
       "   'PSU__ENET1__GRP_MDIO__IO': '<Select>',\n",
       "   'PSU__ENET2__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__ENET2__FIFO__ENABLE': '0',\n",
       "   'PSU__ENET2__PTP__ENABLE': '0',\n",
       "   'PSU__ENET2__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__ENET2__GRP_MDIO__ENABLE': '0',\n",
       "   'PSU__ENET2__GRP_MDIO__IO': '<Select>',\n",
       "   'PSU__ENET3__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__ENET3__FIFO__ENABLE': '0',\n",
       "   'PSU__ENET3__PTP__ENABLE': '0',\n",
       "   'PSU__ENET3__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__ENET3__GRP_MDIO__ENABLE': '0',\n",
       "   'PSU__ENET3__GRP_MDIO__IO': '<Select>',\n",
       "   'PSU__GPIO_EMIO__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__GPIO_EMIO__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__GPIO0_MIO__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__GPIO0_MIO__IO': 'MIO 0 .. 25',\n",
       "   'PSU__GPIO1_MIO__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__GPIO1_MIO__IO': 'MIO 26 .. 51',\n",
       "   'PSU__GPIO2_MIO__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__GPIO2_MIO__IO': '<Select>',\n",
       "   'PSU__I2C0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__I2C0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__I2C0__GRP_INT__ENABLE': '0',\n",
       "   'PSU__I2C0__GRP_INT__IO': '<Select>',\n",
       "   'PSU__I2C1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__I2C1__PERIPHERAL__IO': 'MIO 24 .. 25',\n",
       "   'PSU__I2C1__GRP_INT__ENABLE': '0',\n",
       "   'PSU__I2C1__GRP_INT__IO': '<Select>',\n",
       "   'PSU__I2C0_LOOP_I2C1__ENABLE': '0',\n",
       "   'PSU__TESTSCAN__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__PCIE__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE': '1',\n",
       "   'PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE': '0',\n",
       "   'PSU__PCIE__PERIPHERAL__ENDPOINT_IO': '<Select>',\n",
       "   'PSU__PCIE__PERIPHERAL__ROOTPORT_IO': '<Select>',\n",
       "   'PSU__PCIE__LANE0__ENABLE': '0',\n",
       "   'PSU__PCIE__LANE0__IO': '<Select>',\n",
       "   'PSU__PCIE__LANE1__ENABLE': '0',\n",
       "   'PSU__PCIE__LANE1__IO': '<Select>',\n",
       "   'PSU__PCIE__LANE2__ENABLE': '0',\n",
       "   'PSU__PCIE__LANE2__IO': '<Select>',\n",
       "   'PSU__PCIE__LANE3__ENABLE': '0',\n",
       "   'PSU__PCIE__LANE3__IO': '<Select>',\n",
       "   'PSU__PCIE__RESET__POLARITY': 'Active Low',\n",
       "   'PSU__GT__LINK_SPEED': '<Select>',\n",
       "   'PSU__GT__VLT_SWNG_LVL_4': None,\n",
       "   'PSU__GT__PRE_EMPH_LVL_4': None,\n",
       "   'PSU__USB0__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__USB0__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__USB1__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__USB1__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__GEM0__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__GEM0__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__GEM1__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__GEM1__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__GEM2__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__GEM2__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__GEM3__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__GEM3__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__DP__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__DP__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__SATA__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__SATA__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__PCIE__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__PCIE__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__DP__LANE_SEL': '<Select>',\n",
       "   'PSU__PCIE__DEVICE_PORT_TYPE': '<Select>',\n",
       "   'PSU__PCIE__MAXIMUM_LINK_WIDTH': '<Select>',\n",
       "   'PSU__PCIE__LINK_SPEED': '<Select>',\n",
       "   'PSU__PCIE__INTERFACE_WIDTH': '<Select>',\n",
       "   'PSU__PCIE__BAR0_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR0_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR0_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR0_64BIT': '0',\n",
       "   'PSU__PCIE__BAR0_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR0_VAL': None,\n",
       "   'PSU__PCIE__BAR0_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR1_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR1_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR1_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR1_64BIT': '0',\n",
       "   'PSU__PCIE__BAR1_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR1_VAL': None,\n",
       "   'PSU__PCIE__BAR1_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR2_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR2_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR2_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR2_64BIT': '0',\n",
       "   'PSU__PCIE__BAR2_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR2_VAL': None,\n",
       "   'PSU__PCIE__BAR2_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR3_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR3_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR3_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR3_64BIT': '0',\n",
       "   'PSU__PCIE__BAR3_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR3_VAL': None,\n",
       "   'PSU__PCIE__BAR3_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR4_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR4_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR4_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR4_64BIT': '0',\n",
       "   'PSU__PCIE__BAR4_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR4_VAL': None,\n",
       "   'PSU__PCIE__BAR4_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR5_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR5_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR5_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR5_64BIT': '0',\n",
       "   'PSU__PCIE__BAR5_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR5_VAL': None,\n",
       "   'PSU__PCIE__BAR5_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__EROM_ENABLE': '0',\n",
       "   'PSU__PCIE__EROM_SCALE': '<Select>',\n",
       "   'PSU__PCIE__EROM_SIZE': '<Select>',\n",
       "   'PSU__PCIE__EROM_VAL': None,\n",
       "   'PSU__PCIE__CAP_SLOT_IMPLEMENTED': '<Select>',\n",
       "   'PSU__PCIE__MAX_PAYLOAD_SIZE': '<Select>',\n",
       "   'PSU__PCIE__LEGACY_INTERRUPT': '<Select>',\n",
       "   'PSU__PCIE__VENDOR_ID': None,\n",
       "   'PSU__PCIE__DEVICE_ID': None,\n",
       "   'PSU__PCIE__REVISION_ID': None,\n",
       "   'PSU__PCIE__SUBSYSTEM_VENDOR_ID': None,\n",
       "   'PSU__PCIE__SUBSYSTEM_ID': None,\n",
       "   'PSU__PCIE__BASE_CLASS_MENU': '<Select>',\n",
       "   'PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT': '<Select>',\n",
       "   'PSU__PCIE__SUB_CLASS_INTERFACE_MENU': '<Select>',\n",
       "   'PSU__PCIE__CLASS_CODE_BASE': None,\n",
       "   'PSU__PCIE__CLASS_CODE_SUB': None,\n",
       "   'PSU__PCIE__CLASS_CODE_INTERFACE': None,\n",
       "   'PSU__PCIE__CLASS_CODE_VALUE': None,\n",
       "   'PSU__PCIE__AER_CAPABILITY': '0',\n",
       "   'PSU__PCIE__CORRECTABLE_INT_ERR': '0',\n",
       "   'PSU__PCIE__HEADER_LOG_OVERFLOW': '0',\n",
       "   'PSU__PCIE__RECEIVER_ERR': '0',\n",
       "   'PSU__PCIE__SURPRISE_DOWN': '0',\n",
       "   'PSU__PCIE__FLOW_CONTROL_ERR': '0',\n",
       "   'PSU__PCIE__COMPLTION_TIMEOUT': '0',\n",
       "   'PSU__PCIE__COMPLETER_ABORT': '0',\n",
       "   'PSU__PCIE__RECEIVER_OVERFLOW': '0',\n",
       "   'PSU__PCIE__ECRC_ERR': '0',\n",
       "   'PSU__PCIE__ACS_VIOLAION': '0',\n",
       "   'PSU__PCIE__UNCORRECTABL_INT_ERR': '0',\n",
       "   'PSU__PCIE__MC_BLOCKED_TLP': '0',\n",
       "   'PSU__PCIE__ATOMICOP_EGRESS_BLOCKED': '0',\n",
       "   'PSU__PCIE__TLP_PREFIX_BLOCKED': '0',\n",
       "   'PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR': '0',\n",
       "   'PSU__PCIE__ACS_VIOLATION': '0',\n",
       "   'PSU__PCIE__MULTIHEADER': '0',\n",
       "   'PSU__PCIE__ECRC_CHECK': '0',\n",
       "   'PSU__PCIE__ECRC_GEN': '0',\n",
       "   'PSU__PCIE__PERM_ROOT_ERR_UPDATE': '0',\n",
       "   'PSU__PCIE__CRS_SW_VISIBILITY': '0',\n",
       "   'PSU__PCIE__INTX_GENERATION': '0',\n",
       "   'PSU__PCIE__INTX_PIN': '<Select>',\n",
       "   'PSU__PCIE__MSI_CAPABILITY': '0',\n",
       "   'PSU__PCIE__MSI_64BIT_ADDR_CAPABLE': '0',\n",
       "   'PSU__PCIE__MSI_MULTIPLE_MSG_CAPABLE': '<Select>',\n",
       "   'PSU__PCIE__MSIX_CAPABILITY': '0',\n",
       "   'PSU__PCIE__MSIX_TABLE_SIZE': '0',\n",
       "   'PSU__PCIE__MSIX_TABLE_OFFSET': '0',\n",
       "   'PSU__PCIE__MSIX_BAR_INDICATOR': None,\n",
       "   'PSU__PCIE__MSIX_PBA_OFFSET': '0',\n",
       "   'PSU__PCIE__MSIX_PBA_BAR_INDICATOR': None,\n",
       "   'PSU__PCIE__BRIDGE_BAR_INDICATOR': '<Select>',\n",
       "   'PSU_IMPORT_BOARD_PRESET': None,\n",
       "   'PSU__PROTECTION__SUBSYSTEMS': 'PMU Firmware:PMU|Secure Subsystem:',\n",
       "   'PSU__PROTECTION__MASTERS_TZ': 'GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure',\n",
       "   'PSU__PROTECTION__MASTERS': 'USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1',\n",
       "   'PSU__PROTECTION__DDR_SEGMENTS': 'NONE',\n",
       "   'PSU__PROTECTION__OCM_SEGMENTS': 'NONE',\n",
       "   'PSU__PROTECTION__LPD_SEGMENTS': 'SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem',\n",
       "   'PSU__PROTECTION__FPD_SEGMENTS': 'SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem',\n",
       "   'PSU__PROTECTION__DEBUG': '0',\n",
       "   'PSU__PROTECTION__SLAVES': 'LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1',\n",
       "   'PSU__PROTECTION__PRESUBSYSTEMS': 'NONE',\n",
       "   'PSU__PROTECTION__ENABLE': '0',\n",
       "   'PSU__DDR_SW_REFRESH_ENABLED': '1',\n",
       "   'PSU__PROTECTION__LOCK_UNUSED_SEGMENTS': '0',\n",
       "   'PSU__EP__IP': '0',\n",
       "   'PSU__ACTUAL__IP': '1',\n",
       "   'SUBPRESET1': 'Custom',\n",
       "   'SUBPRESET2': 'Custom',\n",
       "   'PSU_UIPARAM_GENERATE_SUMMARY': '<Select>',\n",
       "   'PSU_MIO_TREE_PERIPHERALS': 'Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#I2C 1#I2C 1#PMU GPI 0#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#PMU GPI 5#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO##########################',\n",
       "   'PSU_MIO_TREE_SIGNALS': 'sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#gpio0[13]#gpio0[14]#gpio0[15]#gpio0[16]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#scl_out#sda_out#gpi[0]#gpio1[27]#gpio1[28]#gpio1[29]#gpio1[30]#gpi[5]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpio1[36]#gpio1[37]#gpio1[38]#gpio1[39]#gpio1[40]#gpio1[41]#gpio1[42]#gpio1[43]#gpio1[44]#gpio1[45]#gpio1[46]#gpio1[47]#gpio1[48]#gpio1[49]#gpio1[50]#gpio1[51]##########################',\n",
       "   'PSU_PERIPHERAL_BOARD_PRESET': None,\n",
       "   'PSU__NAND__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__NAND__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__NAND__READY_BUSY__ENABLE': '0',\n",
       "   'PSU__NAND__READY0_BUSY__ENABLE': '0',\n",
       "   'PSU__NAND__READY1_BUSY__ENABLE': '0',\n",
       "   'PSU__NAND__READY_BUSY__IO': '<Select>',\n",
       "   'PSU__NAND__READY0_BUSY__IO': '<Select>',\n",
       "   'PSU__NAND__READY1_BUSY__IO': '<Select>',\n",
       "   'PSU__NAND__CHIP_ENABLE__ENABLE': '0',\n",
       "   'PSU__NAND__CHIP_ENABLE__IO': '<Select>',\n",
       "   'PSU__NAND__DATA_STROBE__ENABLE': '0',\n",
       "   'PSU__NAND__DATA_STROBE__IO': '<Select>',\n",
       "   'PSU__PJTAG__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__PJTAG__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__PMU__AIBACK__ENABLE': '0',\n",
       "   'PSU__PMU__PLERROR__ENABLE': '0',\n",
       "   'PSU__PMU__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__PMU__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__PMU__EMIO_GPI__ENABLE': '0',\n",
       "   'PSU__PMU__EMIO_GPO__ENABLE': '0',\n",
       "   'PSU__PMU__GPI0__ENABLE': '1',\n",
       "   'PSU__PMU__GPI1__ENABLE': '0',\n",
       "   'PSU__PMU__GPI2__ENABLE': '0',\n",
       "   'PSU__PMU__GPI3__ENABLE': '0',\n",
       "   'PSU__PMU__GPI4__ENABLE': '0',\n",
       "   'PSU__PMU__GPI5__ENABLE': '1',\n",
       "   'PSU__PMU__GPO0__ENABLE': '1',\n",
       "   'PSU__PMU__GPO1__ENABLE': '1',\n",
       "   'PSU__PMU__GPO2__ENABLE': '1',\n",
       "   'PSU__PMU__GPO3__ENABLE': '1',\n",
       "   'PSU__PMU__GPO4__ENABLE': '0',\n",
       "   'PSU__PMU__GPO5__ENABLE': '0',\n",
       "   'PSU__PMU__GPI0__IO': 'MIO 26',\n",
       "   'PSU__PMU__GPI1__IO': '<Select>',\n",
       "   'PSU__PMU__GPI2__IO': '<Select>',\n",
       "   'PSU__PMU__GPI3__IO': '<Select>',\n",
       "   'PSU__PMU__GPI4__IO': '<Select>',\n",
       "   'PSU__PMU__GPI5__IO': 'MIO 31',\n",
       "   'PSU__PMU__GPO0__IO': 'MIO 32',\n",
       "   'PSU__PMU__GPO1__IO': 'MIO 33',\n",
       "   'PSU__PMU__GPO2__IO': 'MIO 34',\n",
       "   'PSU__PMU__GPO3__IO': 'MIO 35',\n",
       "   'PSU__PMU__GPO4__IO': '<Select>',\n",
       "   'PSU__PMU__GPO5__IO': '<Select>',\n",
       "   'PSU__PMU__GPO2__POLARITY': 'high',\n",
       "   'PSU__PMU__GPO3__POLARITY': 'low',\n",
       "   'PSU__PMU__GPO4__POLARITY': '<Select>',\n",
       "   'PSU__PMU__GPO5__POLARITY': '<Select>',\n",
       "   'PSU__CSU__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__CSU__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__QSPI__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__QSPI__PERIPHERAL__IO': 'MIO 0 .. 5',\n",
       "   'PSU__QSPI__PERIPHERAL__MODE': 'Single',\n",
       "   'PSU__QSPI__PERIPHERAL__DATA_MODE': 'x4',\n",
       "   'PSU__QSPI__GRP_FBCLK__ENABLE': '0',\n",
       "   'PSU__QSPI__GRP_FBCLK__IO': '<Select>',\n",
       "   'PSU__SD0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__SD0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__SD0__GRP_CD__ENABLE': '0',\n",
       "   'PSU__SD0__GRP_CD__IO': '<Select>',\n",
       "   'PSU__SD0__GRP_POW__ENABLE': '0',\n",
       "   'PSU__SD0__GRP_POW__IO': '<Select>',\n",
       "   'PSU__SD0__GRP_WP__ENABLE': '0',\n",
       "   'PSU__SD0__GRP_WP__IO': '<Select>',\n",
       "   'PSU__SD0__SLOT_TYPE': '<Select>',\n",
       "   'PSU__SD0__RESET__ENABLE': '0',\n",
       "   'PSU__SD0__DATA_TRANSFER_MODE': '<Select>',\n",
       "   'PSU__SD0__CLK_50_SDR_ITAP_DLY': '0x00',\n",
       "   'PSU__SD0__CLK_50_SDR_OTAP_DLY': '0x00',\n",
       "   'PSU__SD0__CLK_50_DDR_ITAP_DLY': '0x00',\n",
       "   'PSU__SD0__CLK_50_DDR_OTAP_DLY': '0x00',\n",
       "   'PSU__SD0__CLK_100_SDR_OTAP_DLY': '0x00',\n",
       "   'PSU__SD0__CLK_200_SDR_OTAP_DLY': '0x00',\n",
       "   'PSU__SD1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__SD1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__SD1__GRP_CD__ENABLE': '0',\n",
       "   'PSU__SD1__GRP_CD__IO': '<Select>',\n",
       "   'PSU__SD1__GRP_POW__ENABLE': '0',\n",
       "   'PSU__SD1__GRP_POW__IO': '<Select>',\n",
       "   'PSU__SD1__GRP_WP__ENABLE': '0',\n",
       "   'PSU__SD1__GRP_WP__IO': '<Select>',\n",
       "   'PSU__SD1__SLOT_TYPE': '<Select>',\n",
       "   'PSU__SD1__RESET__ENABLE': '0',\n",
       "   'PSU__SD1__DATA_TRANSFER_MODE': '<Select>',\n",
       "   'PSU__SD1__CLK_50_SDR_ITAP_DLY': '0x00',\n",
       "   'PSU__SD1__CLK_50_SDR_OTAP_DLY': '0x00',\n",
       "   'PSU__SD1__CLK_50_DDR_ITAP_DLY': '0x00',\n",
       "   'PSU__SD1__CLK_50_DDR_OTAP_DLY': '0x00',\n",
       "   'PSU__SD1__CLK_100_SDR_OTAP_DLY': '0x00',\n",
       "   'PSU__SD1__CLK_200_SDR_OTAP_DLY': '0x00',\n",
       "   'PSU__DEVICE_TYPE': 'EV',\n",
       "   'PSU_SMC_CYCLE_T0': 'NA',\n",
       "   'PSU_SMC_CYCLE_T1': 'NA',\n",
       "   'PSU_SMC_CYCLE_T2': 'NA',\n",
       "   'PSU_SMC_CYCLE_T3': 'NA',\n",
       "   'PSU_SMC_CYCLE_T4': 'NA',\n",
       "   'PSU_SMC_CYCLE_T5': 'NA',\n",
       "   'PSU_SMC_CYCLE_T6': 'NA',\n",
       "   'PSU__SPI0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__SPI0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__SPI0__GRP_SS0__ENABLE': '0',\n",
       "   'PSU__SPI0__GRP_SS0__IO': '<Select>',\n",
       "   'PSU__SPI0__GRP_SS1__ENABLE': '0',\n",
       "   'PSU__SPI0__GRP_SS1__IO': '<Select>',\n",
       "   'PSU__SPI0__GRP_SS2__ENABLE': '0',\n",
       "   'PSU__SPI0__GRP_SS2__IO': '<Select>',\n",
       "   'PSU__SPI1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__SPI1__PERIPHERAL__IO': 'MIO 6 .. 11',\n",
       "   'PSU__SPI1__GRP_SS0__ENABLE': '1',\n",
       "   'PSU__SPI1__GRP_SS0__IO': 'MIO 9',\n",
       "   'PSU__SPI1__GRP_SS1__ENABLE': '0',\n",
       "   'PSU__SPI1__GRP_SS1__IO': '<Select>',\n",
       "   'PSU__SPI1__GRP_SS2__ENABLE': '0',\n",
       "   'PSU__SPI1__GRP_SS2__IO': '<Select>',\n",
       "   'PSU__SPI0_LOOP_SPI1__ENABLE': '0',\n",
       "   'PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT': 'APB',\n",
       "   'PSU__SWDT0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__SWDT0__CLOCK__ENABLE': '0',\n",
       "   'PSU__SWDT0__RESET__ENABLE': '0',\n",
       "   'PSU__SWDT0__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__SWDT0__CLOCK__IO': '<Select>',\n",
       "   'PSU__SWDT0__RESET__IO': '<Select>',\n",
       "   'PSU__SWDT1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__SWDT1__CLOCK__ENABLE': '0',\n",
       "   'PSU__SWDT1__RESET__ENABLE': '0',\n",
       "   'PSU__SWDT1__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__SWDT1__CLOCK__IO': '<Select>',\n",
       "   'PSU__SWDT1__RESET__IO': '<Select>',\n",
       "   'PSU__UART0__BAUD_RATE': '<Select>',\n",
       "   'PSU__TRACE__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__TRACE__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__TRACE__WIDTH': '<Select>',\n",
       "   'PSU__TRACE__INTERNAL_WIDTH': '32',\n",
       "   'PSU_SD0_INTERNAL_BUS_WIDTH': '8',\n",
       "   'PSU__TTC0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__TTC0__CLOCK__ENABLE': '0',\n",
       "   'PSU__TTC0__WAVEOUT__ENABLE': '0',\n",
       "   'PSU__TTC0__CLOCK__IO': '<Select>',\n",
       "   'PSU__TTC0__WAVEOUT__IO': '<Select>',\n",
       "   'PSU__TTC0__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__TTC1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__TTC1__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__UART1__BAUD_RATE': '<Select>',\n",
       "   'PSU__TTC1__CLOCK__ENABLE': '0',\n",
       "   'PSU__TTC1__WAVEOUT__ENABLE': '0',\n",
       "   'PSU__TTC1__CLOCK__IO': '<Select>',\n",
       "   'PSU__TTC1__WAVEOUT__IO': '<Select>',\n",
       "   'PSU__TTC2__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__TTC2__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__TTC2__CLOCK__ENABLE': '0',\n",
       "   'PSU__TTC2__WAVEOUT__ENABLE': '0',\n",
       "   'PSU__TTC2__CLOCK__IO': '<Select>',\n",
       "   'PSU__TTC2__WAVEOUT__IO': '<Select>',\n",
       "   'PSU__TTC3__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__TTC3__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__TTC3__CLOCK__ENABLE': '0',\n",
       "   'PSU__TTC3__WAVEOUT__ENABLE': '0',\n",
       "   'PSU__TTC3__CLOCK__IO': '<Select>',\n",
       "   'PSU__TTC3__WAVEOUT__IO': '<Select>',\n",
       "   'PSU__CSUPMU__PERIPHERAL__VALID': '1',\n",
       "   'PSU__DDRC__AL': '0',\n",
       "   'PSU__DDRC__BANK_ADDR_COUNT': '2',\n",
       "   'PSU__DDRC__BUS_WIDTH': '64 Bit',\n",
       "   'PSU__DDRC__CL': '16',\n",
       "   'PSU__DDRC__CLOCK_STOP_EN': '0',\n",
       "   'PSU_DYNAMIC_DDR_CONFIG_EN': '0',\n",
       "   'PSU__DDRC__COL_ADDR_COUNT': '10',\n",
       "   'PSU__DDRC__RANK_ADDR_COUNT': '0',\n",
       "   'PSU__DDRC__CWL': '14',\n",
       "   'PSU__DDRC__BG_ADDR_COUNT': '1',\n",
       "   'PSU__DDRC__DEVICE_CAPACITY': '8192 MBits',\n",
       "   'PSU__DDRC__DRAM_WIDTH': '16 Bits',\n",
       "   'PSU__DDRC__ECC': 'Disabled',\n",
       "   'PSU__DDRC__ECC_SCRUB': '0',\n",
       "   'PSU__DDRC__ENABLE': '1',\n",
       "   'PSU__DDRC__FREQ_MHZ': '1',\n",
       "   'PSU__DDRC__HIGH_TEMP': '<Select>',\n",
       "   'PSU__DDRC__MEMORY_TYPE': 'DDR 4',\n",
       "   'PSU__DDRC__PARTNO': '<Select>',\n",
       "   'PSU__DDRC__ROW_ADDR_COUNT': '16',\n",
       "   'PSU__DDRC__SPEED_BIN': 'DDR4_2400R',\n",
       "   'PSU__DDRC__T_FAW': '30.0',\n",
       "   'PSU__DDRC__T_RAS_MIN': '33',\n",
       "   'PSU__DDRC__T_RC': '47.06',\n",
       "   'PSU__DDRC__T_RCD': '16',\n",
       "   'PSU__DDRC__T_RP': '16',\n",
       "   'PSU__DDRC__TRAIN_DATA_EYE': '1',\n",
       "   'PSU__DDRC__TRAIN_READ_GATE': '1',\n",
       "   'PSU__DDRC__TRAIN_WRITE_LEVEL': '1',\n",
       "   'PSU__DDRC__VREF': '1',\n",
       "   'PSU__DDRC__VIDEO_BUFFER_SIZE': '0',\n",
       "   'PSU__DDRC__BRC_MAPPING': 'ROW_BANK_COL',\n",
       "   'PSU__DDRC__DIMM_ADDR_MIRROR': '0',\n",
       "   'PSU__DDRC__STATIC_RD_MODE': '0',\n",
       "   'PSU__DDRC__DDR4_MAXPWR_SAVING_EN': '0',\n",
       "   'PSU__DDRC__PWR_DOWN_EN': '0',\n",
       "   'PSU__DDRC__DEEP_PWR_DOWN_EN': '0',\n",
       "   'PSU__DDRC__PLL_BYPASS': '0',\n",
       "   'PSU__DDRC__DDR4_T_REF_MODE': '0',\n",
       "   'PSU__DDRC__DDR4_T_REF_RANGE': 'Normal (0-85)',\n",
       "   'PSU__DDRC__DDR3_T_REF_RANGE': 'NA',\n",
       "   'PSU__DDRC__DDR3L_T_REF_RANGE': 'NA',\n",
       "   'PSU__DDRC__LPDDR3_T_REF_RANGE': 'NA',\n",
       "   'PSU__DDRC__LPDDR4_T_REF_RANGE': 'NA',\n",
       "   'PSU__DDRC__PHY_DBI_MODE': '0',\n",
       "   'PSU__DDRC__DM_DBI': 'DM_NO_DBI',\n",
       "   'PSU__DDRC__COMPONENTS': 'Components',\n",
       "   'PSU__DDRC__PARITY_ENABLE': '0',\n",
       "   'PSU__DDRC__DDR4_CAL_MODE_ENABLE': '0',\n",
       "   'PSU__DDRC__DDR4_CRC_CONTROL': '0',\n",
       "   'PSU__DDRC__FGRM': '1X',\n",
       "   'PSU__DDRC__VENDOR_PART': 'OTHERS',\n",
       "   'PSU__DDRC__SB_TARGET': '16-16-16',\n",
       "   'PSU__DDRC__LP_ASR': 'manual normal',\n",
       "   'PSU__DDRC__DDR4_ADDR_MAPPING': '0',\n",
       "   'PSU__DDRC__SELF_REF_ABORT': '0',\n",
       "   'PSU__DDRC__DERATE_INT_D': '<Select>',\n",
       "   'PSU__DDRC__ADDR_MIRROR': '0',\n",
       "   'PSU__DDRC__EN_2ND_CLK': '0',\n",
       "   'PSU__DDRC__LPDDR3_DUALRANK_SDP': '0',\n",
       "   'PSU__DDRC__PER_BANK_REFRESH': '0',\n",
       "   'PSU__DDRC__ENABLE_DP_SWITCH': '0',\n",
       "   'PSU__DDRC__ENABLE_LP4_SLOWBOOT': '0',\n",
       "   'PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP': '0',\n",
       "   'PSU__DDRC__ENABLE_2T_TIMING': '0',\n",
       "   'PSU__DDRC__RD_DQS_CENTER': '0',\n",
       "   'PSU__DDRC__DQMAP_0_3': '0',\n",
       "   'PSU__DDRC__DQMAP_4_7': '0',\n",
       "   'PSU__DDRC__DQMAP_8_11': '0',\n",
       "   'PSU__DDRC__DQMAP_12_15': '0',\n",
       "   'PSU__DDRC__DQMAP_16_19': '0',\n",
       "   'PSU__DDRC__DQMAP_20_23': '0',\n",
       "   'PSU__DDRC__DQMAP_24_27': '0',\n",
       "   'PSU__DDRC__DQMAP_28_31': '0',\n",
       "   'PSU__DDRC__DQMAP_32_35': '0',\n",
       "   'PSU__DDRC__DQMAP_36_39': '0',\n",
       "   'PSU__DDRC__DQMAP_40_43': '0',\n",
       "   'PSU__DDRC__DQMAP_44_47': '0',\n",
       "   'PSU__DDRC__DQMAP_48_51': '0',\n",
       "   'PSU__DDRC__DQMAP_52_55': '0',\n",
       "   'PSU__DDRC__DQMAP_56_59': '0',\n",
       "   'PSU__DDRC__DQMAP_60_63': '0',\n",
       "   'PSU__DDRC__DQMAP_64_67': '0',\n",
       "   'PSU__DDRC__DQMAP_68_71': '0',\n",
       "   'PSU_DDR_RAM_HIGHADDR': '0xFFFFFFFF',\n",
       "   'PSU_DDR_RAM_HIGHADDR_OFFSET': '0x800000000',\n",
       "   'PSU_DDR_RAM_LOWADDR_OFFSET': '0x80000000',\n",
       "   'PSU__DDR_QOS_ENABLE': '0',\n",
       "   'PSU__DDR_QOS_PORT0_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT1_VN1_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT1_VN2_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT2_VN1_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT2_VN2_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT3_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT4_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT5_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_RD_LPR_THRSHLD': None,\n",
       "   'PSU__DDR_QOS_RD_HPR_THRSHLD': None,\n",
       "   'PSU__DDR_QOS_WR_THRSHLD': None,\n",
       "   'PSU__DDR_QOS_HP0_RDQOS': None,\n",
       "   'PSU__DDR_QOS_HP0_WRQOS': None,\n",
       "   'PSU__DDR_QOS_HP1_RDQOS': None,\n",
       "   'PSU__DDR_QOS_HP1_WRQOS': None,\n",
       "   'PSU__DDR_QOS_HP2_RDQOS': None,\n",
       "   'PSU__DDR_QOS_HP2_WRQOS': None,\n",
       "   'PSU__DDR_QOS_HP3_RDQOS': None,\n",
       "   'PSU__DDR_QOS_HP3_WRQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP0_RDQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP0_WRQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP1_RDQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP1_WRQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP2_RDQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP2_WRQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP3_RDQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP3_WRQOS': None,\n",
       "   'PSU__OVERRIDE_HPX_QOS': '0',\n",
       "   'PSU__FP__POWER__ON': '1',\n",
       "   'PSU__PL__POWER__ON': '1',\n",
       "   'PSU__OCM_BANK0__POWER__ON': '1',\n",
       "   'PSU__OCM_BANK1__POWER__ON': '1',\n",
       "   'PSU__OCM_BANK2__POWER__ON': '1',\n",
       "   'PSU__OCM_BANK3__POWER__ON': '1',\n",
       "   'PSU__TCM0A__POWER__ON': '1',\n",
       "   'PSU__TCM0B__POWER__ON': '1',\n",
       "   'PSU__TCM1A__POWER__ON': '1',\n",
       "   'PSU__TCM1B__POWER__ON': '1',\n",
       "   'PSU__RPU__POWER__ON': '1',\n",
       "   'PSU__L2_BANK0__POWER__ON': '1',\n",
       "   'PSU__GPU_PP0__POWER__ON': '1',\n",
       "   'PSU__GPU_PP1__POWER__ON': '1',\n",
       "   'PSU__ACPU0__POWER__ON': '1',\n",
       "   'PSU__ACPU1__POWER__ON': '1',\n",
       "   'PSU__ACPU2__POWER__ON': '1',\n",
       "   'PSU__ACPU3__POWER__ON': '1',\n",
       "   'PSU__UART0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__UART0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__UART0__MODEM__ENABLE': '0',\n",
       "   'PSU__UART1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__UART1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__UART1__MODEM__ENABLE': '0',\n",
       "   'PSU__UART0_LOOP_UART1__ENABLE': '0',\n",
       "   'PSU__USB0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__USB0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__USB0__RESET__ENABLE': '0',\n",
       "   'PSU__USB0__RESET__IO': '<Select>',\n",
       "   'PSU__USB__RESET__MODE': '<Select>',\n",
       "   'PSU__USB__RESET__POLARITY': '<Select>',\n",
       "   'PSU__USB1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__USB1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__USB1__RESET__ENABLE': '0',\n",
       "   'PSU__USB1__RESET__IO': '<Select>',\n",
       "   'PSU__USB3_0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__USB3_0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__USB3_1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__USB3_1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__USB3_0__EMIO__ENABLE': '0',\n",
       "   'PSU__USB2_0__EMIO__ENABLE': '0',\n",
       "   'PSU__USB3_1__EMIO__ENABLE': '0',\n",
       "   'PSU__USB2_1__EMIO__ENABLE': '0',\n",
       "   'PSU__USE__USB3_0_HUB': '0',\n",
       "   'PSU__USE__USB3_1_HUB': '0',\n",
       "   'PSU__USE__ADMA': '0',\n",
       "   'PSU__USE__M_AXI_GP0': '1',\n",
       "   'PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST': '1',\n",
       "   'PSU__MAXIGP0__DATA_WIDTH': '128',\n",
       "   'PSU__USE__M_AXI_GP1': '1',\n",
       "   'PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST': '1',\n",
       "   'PSU__MAXIGP1__DATA_WIDTH': '128',\n",
       "   'PSU__USE__M_AXI_GP2': '0',\n",
       "   'PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST': '1',\n",
       "   'PSU__MAXIGP2__DATA_WIDTH': '32',\n",
       "   'PSU__USE__S_AXI_ACP': '0',\n",
       "   'PSU__USE__S_AXI_GP0': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP0': '0',\n",
       "   'PSU__SAXIGP0__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP1': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP1': '0',\n",
       "   'PSU__SAXIGP1__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP2': '1',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP2': '0',\n",
       "   'PSU__SAXIGP2__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP3': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP3': '0',\n",
       "   'PSU__SAXIGP3__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP4': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP4': '0',\n",
       "   'PSU__SAXIGP4__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP5': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP5': '0',\n",
       "   'PSU__SAXIGP5__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP6': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP6': '0',\n",
       "   'PSU__SAXIGP6__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_ACE': '0',\n",
       "   'PSU__TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PSU__EN_EMIO_TRACE': '0',\n",
       "   'PSU__USE__AUDIO': '0',\n",
       "   'PSU__USE__VIDEO': '0',\n",
       "   'PSU__USE__PROC_EVENT_BUS': '0',\n",
       "   'PSU__USE__FTM': '0',\n",
       "   'PSU__USE__CROSS_TRIGGER': '0',\n",
       "   'PSU__FTM__CTI_IN_0': '0',\n",
       "   'PSU__FTM__CTI_IN_1': '0',\n",
       "   'PSU__FTM__CTI_IN_2': '0',\n",
       "   'PSU__FTM__CTI_IN_3': '0',\n",
       "   'PSU__FTM__CTI_OUT_0': '0',\n",
       "   'PSU__FTM__CTI_OUT_1': '0',\n",
       "   'PSU__FTM__CTI_OUT_2': '0',\n",
       "   'PSU__FTM__CTI_OUT_3': '0',\n",
       "   'PSU__FTM__GPO': '0',\n",
       "   'PSU__FTM__GPI': '0',\n",
       "   'PSU__USE__GDMA': '0',\n",
       "   'PSU__USE__IRQ': '0',\n",
       "   'PSU__USE__IRQ0': '1',\n",
       "   'PSU__USE__IRQ1': '0',\n",
       "   'PSU__USE__CLK0': '0',\n",
       "   'PSU__USE__CLK1': '0',\n",
       "   'PSU__USE__CLK2': '0',\n",
       "   'PSU__USE__CLK3': '0',\n",
       "   'PSU__USE__RST0': '0',\n",
       "   'PSU__USE__RST1': '0',\n",
       "   'PSU__USE__RST2': '0',\n",
       "   'PSU__USE__RST3': '0',\n",
       "   'PSU__USE__FABRIC__RST': '1',\n",
       "   'PSU__USE__RTC': '0',\n",
       "   'PSU__PRESET_APPLIED': '1',\n",
       "   'PSU__USE__EVENT_RPU': '0',\n",
       "   'PSU__USE__APU_LEGACY_INTERRUPT': '0',\n",
       "   'PSU__USE__RPU_LEGACY_INTERRUPT': '0',\n",
       "   'PSU__USE__STM': '0',\n",
       "   'PSU__USE__DEBUG__TEST': '0',\n",
       "   'PSU__HIGH_ADDRESS__ENABLE': '1',\n",
       "   'PSU__DDR_HIGH_ADDRESS_GUI_ENABLE': '1',\n",
       "   'PSU__EXPAND__LOWER_LPS_SLAVES': '0',\n",
       "   'PSU__EXPAND__CORESIGHT': '0',\n",
       "   'PSU__EXPAND__GIC': '0',\n",
       "   'PSU__EXPAND__FPD_SLAVES': '0',\n",
       "   'PSU__EXPAND__UPPER_LPS_SLAVES': '0',\n",
       "   'PSU_MIO_0_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_0_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_0_POLARITY': 'Default',\n",
       "   'PSU_MIO_0_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_0_SLEW': 'slow',\n",
       "   'PSU_MIO_0_DIRECTION': 'out',\n",
       "   'PSU_MIO_1_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_1_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_1_POLARITY': 'Default',\n",
       "   'PSU_MIO_1_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_1_SLEW': 'slow',\n",
       "   'PSU_MIO_1_DIRECTION': 'inout',\n",
       "   'PSU_MIO_2_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_2_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_2_POLARITY': 'Default',\n",
       "   'PSU_MIO_2_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_2_SLEW': 'slow',\n",
       "   'PSU_MIO_2_DIRECTION': 'inout',\n",
       "   'PSU_MIO_3_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_3_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_3_POLARITY': 'Default',\n",
       "   'PSU_MIO_3_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_3_SLEW': 'slow',\n",
       "   'PSU_MIO_3_DIRECTION': 'inout',\n",
       "   'PSU_MIO_4_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_4_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_4_POLARITY': 'Default',\n",
       "   'PSU_MIO_4_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_4_SLEW': 'slow',\n",
       "   'PSU_MIO_4_DIRECTION': 'inout',\n",
       "   'PSU_MIO_5_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_5_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_5_POLARITY': 'Default',\n",
       "   'PSU_MIO_5_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_5_SLEW': 'slow',\n",
       "   'PSU_MIO_5_DIRECTION': 'out',\n",
       "   'PSU_MIO_6_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_6_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_6_POLARITY': 'Default',\n",
       "   'PSU_MIO_6_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_6_SLEW': 'slow',\n",
       "   'PSU_MIO_6_DIRECTION': 'inout',\n",
       "   'PSU_MIO_7_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_7_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_7_POLARITY': 'Default',\n",
       "   'PSU_MIO_7_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_7_SLEW': 'slow',\n",
       "   'PSU_MIO_7_DIRECTION': 'inout',\n",
       "   'PSU_MIO_8_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_8_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_8_POLARITY': 'Default',\n",
       "   'PSU_MIO_8_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_8_SLEW': 'slow',\n",
       "   'PSU_MIO_8_DIRECTION': 'inout',\n",
       "   'PSU_MIO_9_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_9_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_9_POLARITY': 'Default',\n",
       "   'PSU_MIO_9_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_9_SLEW': 'slow',\n",
       "   'PSU_MIO_9_DIRECTION': 'inout',\n",
       "   'PSU_MIO_10_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_10_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_10_POLARITY': 'Default',\n",
       "   'PSU_MIO_10_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_10_SLEW': 'slow',\n",
       "   'PSU_MIO_10_DIRECTION': 'inout',\n",
       "   'PSU_MIO_11_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_11_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_11_POLARITY': 'Default',\n",
       "   'PSU_MIO_11_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_11_SLEW': 'slow',\n",
       "   'PSU_MIO_11_DIRECTION': 'inout',\n",
       "   'PSU_MIO_12_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_12_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_12_POLARITY': 'Default',\n",
       "   'PSU_MIO_12_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_12_SLEW': 'slow',\n",
       "   'PSU_MIO_12_DIRECTION': 'inout',\n",
       "   'PSU_MIO_13_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_13_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_13_POLARITY': 'Default',\n",
       "   'PSU_MIO_13_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_13_SLEW': 'slow',\n",
       "   'PSU_MIO_13_DIRECTION': 'inout',\n",
       "   'PSU_MIO_14_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_14_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_14_POLARITY': 'Default',\n",
       "   'PSU_MIO_14_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_14_SLEW': 'slow',\n",
       "   'PSU_MIO_14_DIRECTION': 'inout',\n",
       "   'PSU_MIO_15_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_15_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_15_POLARITY': 'Default',\n",
       "   'PSU_MIO_15_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_15_SLEW': 'slow',\n",
       "   'PSU_MIO_15_DIRECTION': 'inout',\n",
       "   'PSU_MIO_16_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_16_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_16_POLARITY': 'Default',\n",
       "   'PSU_MIO_16_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_16_SLEW': 'slow',\n",
       "   'PSU_MIO_16_DIRECTION': 'inout',\n",
       "   'PSU_MIO_17_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_17_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_17_POLARITY': 'Default',\n",
       "   'PSU_MIO_17_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_17_SLEW': 'slow',\n",
       "   'PSU_MIO_17_DIRECTION': 'inout',\n",
       "   'PSU_MIO_18_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_18_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_18_POLARITY': 'Default',\n",
       "   'PSU_MIO_18_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_18_SLEW': 'slow',\n",
       "   'PSU_MIO_18_DIRECTION': 'inout',\n",
       "   'PSU_MIO_19_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_19_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_19_POLARITY': 'Default',\n",
       "   'PSU_MIO_19_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_19_SLEW': 'slow',\n",
       "   'PSU_MIO_19_DIRECTION': 'inout',\n",
       "   'PSU_MIO_20_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_20_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_20_POLARITY': 'Default',\n",
       "   'PSU_MIO_20_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_20_SLEW': 'slow',\n",
       "   'PSU_MIO_20_DIRECTION': 'inout',\n",
       "   'PSU_MIO_21_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_21_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_21_POLARITY': 'Default',\n",
       "   'PSU_MIO_21_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_21_SLEW': 'slow',\n",
       "   'PSU_MIO_21_DIRECTION': 'inout',\n",
       "   'PSU_MIO_22_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_22_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_22_POLARITY': 'Default',\n",
       "   'PSU_MIO_22_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_22_SLEW': 'slow',\n",
       "   'PSU_MIO_22_DIRECTION': 'inout',\n",
       "   'PSU_MIO_23_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_23_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_23_POLARITY': 'Default',\n",
       "   'PSU_MIO_23_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_23_SLEW': 'slow',\n",
       "   'PSU_MIO_23_DIRECTION': 'inout',\n",
       "   'PSU_MIO_24_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_24_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_24_POLARITY': 'Default',\n",
       "   'PSU_MIO_24_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_24_SLEW': 'slow',\n",
       "   'PSU_MIO_24_DIRECTION': 'inout',\n",
       "   'PSU_MIO_25_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_25_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_25_POLARITY': 'Default',\n",
       "   'PSU_MIO_25_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_25_SLEW': 'slow',\n",
       "   'PSU_MIO_25_DIRECTION': 'inout',\n",
       "   'PSU_MIO_26_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_26_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_26_POLARITY': 'Default',\n",
       "   'PSU_MIO_26_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_26_SLEW': 'fast',\n",
       "   'PSU_MIO_26_DIRECTION': 'in',\n",
       "   'PSU_MIO_27_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_27_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_27_POLARITY': 'Default',\n",
       "   'PSU_MIO_27_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_27_SLEW': 'slow',\n",
       "   'PSU_MIO_27_DIRECTION': 'inout',\n",
       "   'PSU_MIO_28_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_28_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_28_POLARITY': 'Default',\n",
       "   'PSU_MIO_28_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_28_SLEW': 'fast',\n",
       "   'PSU_MIO_28_DIRECTION': 'inout',\n",
       "   'PSU_MIO_29_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_29_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_29_POLARITY': 'Default',\n",
       "   'PSU_MIO_29_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_29_SLEW': 'slow',\n",
       "   'PSU_MIO_29_DIRECTION': 'inout',\n",
       "   'PSU_MIO_30_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_30_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_30_POLARITY': 'Default',\n",
       "   'PSU_MIO_30_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_30_SLEW': 'fast',\n",
       "   'PSU_MIO_30_DIRECTION': 'inout',\n",
       "   'PSU_MIO_31_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_31_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_31_POLARITY': 'Default',\n",
       "   'PSU_MIO_31_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_31_SLEW': 'fast',\n",
       "   'PSU_MIO_31_DIRECTION': 'in',\n",
       "   'PSU_MIO_32_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_32_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_32_POLARITY': 'Default',\n",
       "   'PSU_MIO_32_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_32_SLEW': 'slow',\n",
       "   'PSU_MIO_32_DIRECTION': 'out',\n",
       "   'PSU_MIO_33_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_33_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_33_POLARITY': 'Default',\n",
       "   'PSU_MIO_33_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_33_SLEW': 'slow',\n",
       "   'PSU_MIO_33_DIRECTION': 'out',\n",
       "   'PSU_MIO_34_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_34_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_34_POLARITY': 'Default',\n",
       "   'PSU_MIO_34_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_34_SLEW': 'slow',\n",
       "   'PSU_MIO_34_DIRECTION': 'out',\n",
       "   'PSU_MIO_35_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_35_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_35_POLARITY': 'Default',\n",
       "   'PSU_MIO_35_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_35_SLEW': 'slow',\n",
       "   'PSU_MIO_35_DIRECTION': 'out',\n",
       "   'PSU_MIO_36_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_36_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_36_POLARITY': 'Default',\n",
       "   'PSU_MIO_36_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_36_SLEW': 'slow',\n",
       "   'PSU_MIO_36_DIRECTION': 'inout',\n",
       "   'PSU_MIO_37_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_37_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_37_POLARITY': 'Default',\n",
       "   'PSU_MIO_37_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_37_SLEW': 'fast',\n",
       "   'PSU_MIO_37_DIRECTION': 'inout',\n",
       "   'PSU_MIO_38_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_38_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_38_POLARITY': 'Default',\n",
       "   'PSU_MIO_38_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_38_SLEW': 'slow',\n",
       "   'PSU_MIO_38_DIRECTION': 'inout',\n",
       "   'PSU_MIO_39_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_39_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_39_POLARITY': 'Default',\n",
       "   'PSU_MIO_39_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_39_SLEW': 'slow',\n",
       "   'PSU_MIO_39_DIRECTION': 'inout',\n",
       "   'PSU_MIO_40_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_40_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_40_POLARITY': 'Default',\n",
       "   'PSU_MIO_40_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_40_SLEW': 'slow',\n",
       "   'PSU_MIO_40_DIRECTION': 'inout',\n",
       "   'PSU_MIO_41_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_41_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_41_POLARITY': 'Default',\n",
       "   'PSU_MIO_41_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_41_SLEW': 'slow',\n",
       "   'PSU_MIO_41_DIRECTION': 'inout',\n",
       "   'PSU_MIO_42_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_42_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_42_POLARITY': 'Default',\n",
       "   'PSU_MIO_42_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_42_SLEW': 'slow',\n",
       "   'PSU_MIO_42_DIRECTION': 'inout',\n",
       "   'PSU_MIO_43_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_43_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_43_POLARITY': 'Default',\n",
       "   'PSU_MIO_43_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_43_SLEW': 'slow',\n",
       "   'PSU_MIO_43_DIRECTION': 'inout',\n",
       "   'PSU_MIO_44_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_44_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_44_POLARITY': 'Default',\n",
       "   'PSU_MIO_44_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_44_SLEW': 'slow',\n",
       "   'PSU_MIO_44_DIRECTION': 'inout',\n",
       "   'PSU_MIO_45_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_45_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_45_POLARITY': 'Default',\n",
       "   'PSU_MIO_45_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_45_SLEW': 'fast',\n",
       "   'PSU_MIO_45_DIRECTION': 'inout',\n",
       "   'PSU_MIO_46_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_46_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_46_POLARITY': 'Default',\n",
       "   'PSU_MIO_46_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_46_SLEW': 'slow',\n",
       "   'PSU_MIO_46_DIRECTION': 'inout',\n",
       "   'PSU_MIO_47_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_47_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_47_POLARITY': 'Default',\n",
       "   'PSU_MIO_47_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_47_SLEW': 'slow',\n",
       "   'PSU_MIO_47_DIRECTION': 'inout',\n",
       "   'PSU_MIO_48_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_48_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_48_POLARITY': 'Default',\n",
       "   'PSU_MIO_48_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_48_SLEW': 'slow',\n",
       "   'PSU_MIO_48_DIRECTION': 'inout',\n",
       "   'PSU_MIO_49_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_49_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_49_POLARITY': 'Default',\n",
       "   'PSU_MIO_49_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_49_SLEW': 'slow',\n",
       "   'PSU_MIO_49_DIRECTION': 'inout',\n",
       "   'PSU_MIO_50_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_50_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_50_POLARITY': 'Default',\n",
       "   'PSU_MIO_50_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_50_SLEW': 'slow',\n",
       "   'PSU_MIO_50_DIRECTION': 'inout',\n",
       "   'PSU_MIO_51_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_51_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_51_POLARITY': 'Default',\n",
       "   'PSU_MIO_51_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_51_SLEW': 'slow',\n",
       "   'PSU_MIO_51_DIRECTION': 'inout',\n",
       "   'PSU_MIO_52_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_52_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_52_POLARITY': 'Default',\n",
       "   'PSU_MIO_52_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_52_SLEW': 'fast',\n",
       "   'PSU_MIO_52_DIRECTION': '<Select>',\n",
       "   'PSU_MIO_53_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_53_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_53_POLARITY': 'Default',\n",
       "   'PSU_MIO_53_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_53_SLEW': 'fast',\n",
       "   'PSU_MIO_53_DIRECTION': '<Select>',\n",
       "   'PSU_MIO_54_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_54_DRIVE_STRENGTH': '4',\n",
       "   'PSU_MIO_54_POLARITY': 'Default',\n",
       "   'PSU_MIO_54_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_54_SLEW': 'slow',\n",
       "   'PSU_MIO_54_DIRECTION': '<Select>',\n",
       "   'PSU_MIO_55_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_55_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_55_POLARITY': 'Default',\n",
       "   'PSU_MIO_55_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_55_SLEW': 'fast',\n",
       "   'PSU_MIO_55_DIRECTION': '<Select>',\n",
       "   ...},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xffffa5edaec0>}}"
      ]
     },
     "execution_count": 3,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# It list all the interface and register for this FPGA design. \n",
    "# In this case, example_0 is the top design that inplemented the getCo function.\n",
    "ol.ip_dict\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "cb7b384b-df3a-4746-89ff-42516509b1ea",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "RegisterMap {\n",
       "  CTRL = Register(AP_START=0, AP_DONE=0, AP_IDLE=1, AP_READY=0, RESERVED_1=0, AUTO_RESTART=0, RESERVED_2=0, INTERRUPT=0, RESERVED_3=0),\n",
       "  GIER = Register(Enable=0, RESERVED=0),\n",
       "  IP_IER = Register(CHAN0_INT_EN=0, CHAN1_INT_EN=0, RESERVED_0=0),\n",
       "  IP_ISR = Register(CHAN0_INT_ST=0, CHAN1_INT_ST=0, RESERVED_0=0),\n",
       "  IN_0_1 = Register(IN_0=write-only),\n",
       "  IN_0_2 = Register(IN_0=write-only),\n",
       "  IN_1_1 = Register(IN_1=write-only),\n",
       "  IN_1_2 = Register(IN_1=write-only),\n",
       "  OUT_Corr_1 = Register(OUT_Corr=write-only),\n",
       "  OUT_Corr_2 = Register(OUT_Corr=write-only)\n",
       "}"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Now we load the design and inspect the register map.\n",
    "# You can also see some user defined input output, in my case are\n",
    "    # IN_O_X used for the first input array\n",
    "    # IN_1_X Used for the second\n",
    "    # Note the interface actually create two subset,e.g. IN_O_1 and IN_0_2, Only work with the port with _1, dont know why\n",
    "    # ALso the returend OUT_Corr_X\n",
    "    \n",
    "my_ip = ol.example_0\n",
    "my_ip.register_map\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "a9d25893-6485-473c-845a-2f8e21fa25fc",
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq import allocate\n",
    "import numpy as np \n",
    "\n",
    "# Now we can allocate a puthonBuffer for our inputs and output, \n",
    "# Here tutorial uses the pythonBuffer data type, modification of python code may required if we want to use numpy type, \n",
    "IN_BUFF_0 = allocate(shape=(5,), dtype=np.double)\n",
    "IN_BUFF_1 = allocate(shape=(5,), dtype=np.double)\n",
    "OUT_BUFF = allocate(shape=(2,), dtype=np.double)\n",
    "\n",
    "LIST_IN_BUFF_0 =[-5.061244639011612, 9.39905932245856, 5.521358200447387, -3.904872069362163, 17.396453218094308]\n",
    "LIST_IN_BUFF_1 =[41.46545312310088, 22.992557140364028, -13.982653668826686, -7.533390612593724, -18.637688038773916]\n",
    "\n",
    "for x in range(5):\n",
    "    IN_BUFF_0[x] = LIST_IN_BUFF_0[x]\n",
    "    IN_BUFF_1[x] = LIST_IN_BUFF_1[x]\n",
    "   \n",
    "\n",
    "for x in range(2):\n",
    "    OUT_BUFF[x] = 0\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "da207d8b-e358-4caf-854c-57b52b9144d1",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "PynqBuffer([-5.06124464,  9.39905932,  5.5213582 , -3.90487207,\n",
       "            17.39645322])"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#check the init of your buffer \n",
    "IN_BUFF_0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "1687a4e2-36ab-4550-9371-b29340abf697",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "PynqBuffer([ 41.46545312,  22.99255714, -13.98265367,  -7.53339061,\n",
       "            -18.63768804])"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "IN_BUFF_1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "b6e52a77-99eb-4e1e-8c71-d145e70aa630",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "PynqBuffer([0., 0.])"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "OUT_BUFF"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "5af1b92e-6d90-4767-9c52-fd2f8924be35",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "IN_BUFF_0 physical address 0x77339000\n",
      "IN_BUFF_1 physical address 0x7733a000\n",
      "OUT_BUFF physical address 0x7733b000\n"
     ]
    }
   ],
   "source": [
    "# We can inspect the address of our buffer\n",
    "# the HLS interface we are using here requires us to get the addess, you can see inthe HLS code,\n",
    "    # pointer had been used, the design will take the inicial addess of the array then start the process\n",
    "print(\"IN_BUFF_0 physical address {}\".format(hex(IN_BUFF_0.physical_address)))\n",
    "print(\"IN_BUFF_1 physical address {}\".format(hex(IN_BUFF_1.physical_address)))\n",
    "print(\"OUT_BUFF physical address {}\".format(hex(OUT_BUFF.physical_address)))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "028ef94b-582a-4dad-acce-2c3077f6824a",
   "metadata": {},
   "outputs": [],
   "source": [
    "# write the address into the registers\n",
    "my_ip.register_map.IN_0_1 = IN_BUFF_0.physical_address\n",
    "my_ip.register_map.IN_1_1 = IN_BUFF_1.physical_address\n",
    "my_ip.register_map.OUT_Corr_1 = OUT_BUFF.physical_address\n",
    "\n",
    "\n",
    "# Important to start the execution,\n",
    "# The incorrect Vivado block design will somehow disable the CTRL signal,\n",
    "    # It means, you can see the CTRL register in the HLS,but you can not see it in python when execute the following code\n",
    "my_ip.register_map.CTRL.AP_START=1\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "d6672e11-7b27-4edc-b709-6549cd13016b",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "1"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# check if execution had done\n",
    "# if 0 , it done\n",
    "my_ip.register_map.CTRL.AP_DONE\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "d2d652fd-ce71-4ccc-9b80-89a1b6e52668",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "PynqBuffer([23.35075403, 24.30427794])"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "OUT_BUFF"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "b98ac9a2-58fd-4b8f-968a-4c5059d9834b",
   "metadata": {},
   "outputs": [],
   "source": [
    "my_ip.register_map.CTRL.AUTO_RESTART=1"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
