
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.206025                       # Number of seconds simulated
sim_ticks                                206024606500                       # Number of ticks simulated
final_tick                               206024606500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152686                       # Simulator instruction rate (inst/s)
host_op_rate                                   172002                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               61807337                       # Simulator tick rate (ticks/s)
host_mem_usage                                 303988                       # Number of bytes of host memory used
host_seconds                                  3333.34                       # Real time elapsed on the host
sim_insts                                   508955238                       # Number of instructions simulated
sim_ops                                     573341798                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            217280                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           9266560                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9483840                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       217280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          217280                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6249216                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6249216                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               3395                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             144790                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                148185                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           97644                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                97644                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1054631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             44977928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46032560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1054631                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1054631                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          30332377                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               30332377                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          30332377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1054631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            44977928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               76364937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs                        148186                       # Total number of read requests seen
system.physmem.writeReqs                        97644                       # Total number of write requests seen
system.physmem.cpureqs                         245841                       # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead                      9483840                       # Total number of bytes read from memory
system.physmem.bytesWritten                   6249216                       # Total number of bytes written to memory
system.physmem.bytesConsumedRd                9483840                       # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr                6249216                       # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ                       83                       # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite                 11                       # Reqs where no action is needed
system.physmem.perBankRdReqs::0                  9219                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::1                  9199                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::2                  9344                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::3                  8811                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::4                  9228                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::5                  8973                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::6                  9239                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::7                  9440                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::8                  9127                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::9                 10272                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::10                 9693                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::11                 9714                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::12                 9129                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::13                 8954                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::14                 9005                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::15                 8756                       # Track reads on a per bank basis
system.physmem.perBankWrReqs::0                  5972                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::1                  6125                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::2                  6116                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::3                  5945                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::4                  6129                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::5                  5951                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::6                  6023                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::7                  6373                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::8                  5964                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::9                  6647                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::10                 6290                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::11                 6322                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::12                 6045                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::13                 6065                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::14                 5899                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::15                 5778                       # Track writes on a per bank basis
system.physmem.numRdRetry                           0                       # Number of times rd buffer was full causing retry
system.physmem.numWrRetry                           0                       # Number of times wr buffer was full causing retry
system.physmem.totGap                    206024585500                       # Total gap between requests
system.physmem.readPktSize::0                       0                       # Categorize read packet sizes
system.physmem.readPktSize::1                       0                       # Categorize read packet sizes
system.physmem.readPktSize::2                       0                       # Categorize read packet sizes
system.physmem.readPktSize::3                       0                       # Categorize read packet sizes
system.physmem.readPktSize::4                       0                       # Categorize read packet sizes
system.physmem.readPktSize::5                       0                       # Categorize read packet sizes
system.physmem.readPktSize::6                  148186                       # Categorize read packet sizes
system.physmem.readPktSize::7                       0                       # Categorize read packet sizes
system.physmem.readPktSize::8                       0                       # Categorize read packet sizes
system.physmem.writePktSize::0                      0                       # categorize write packet sizes
system.physmem.writePktSize::1                      0                       # categorize write packet sizes
system.physmem.writePktSize::2                      0                       # categorize write packet sizes
system.physmem.writePktSize::3                      0                       # categorize write packet sizes
system.physmem.writePktSize::4                      0                       # categorize write packet sizes
system.physmem.writePktSize::5                      0                       # categorize write packet sizes
system.physmem.writePktSize::6                  97644                       # categorize write packet sizes
system.physmem.writePktSize::7                      0                       # categorize write packet sizes
system.physmem.writePktSize::8                      0                       # categorize write packet sizes
system.physmem.neitherpktsize::0                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::1                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::2                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::3                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::4                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::5                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::6                   11                       # categorize neither packet sizes
system.physmem.neitherpktsize::7                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::8                    0                       # categorize neither packet sizes
system.physmem.rdQLenPdf::0                    138148                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1                      9303                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2                       576                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3                        64                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4                        10                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5                         2                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32                        0                       # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0                      4240                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1                      4246                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2                      4246                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3                      4246                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4                      4246                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5                      4246                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6                      4246                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7                      4246                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8                      4246                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9                      4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10                     4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11                     4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12                     4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13                     4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14                     4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15                     4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16                     4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17                     4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18                     4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19                     4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20                     4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21                     4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22                     4245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
system.physmem.totQLat                     1634901672                       # Total cycles spent in queuing delays
system.physmem.totMemAccLat                4710633672                       # Sum of mem lat for all requests
system.physmem.totBusLat                    592412000                       # Total cycles spent in databus access
system.physmem.totBankLat                  2483320000                       # Total cycles spent in bank access
system.physmem.avgQLat                       11038.95                       # Average queueing delay per request
system.physmem.avgBankLat                    16767.52                       # Average bank access latency per request
system.physmem.avgBusLat                      4000.00                       # Average bus latency per request
system.physmem.avgMemAccLat                  31806.47                       # Average memory access latency
system.physmem.avgRdBW                          46.03                       # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW                          30.33                       # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW                  46.03                       # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW                  30.33                       # Average consumed write bandwidth in MB/s
system.physmem.peakBW                        16000.00                       # Theoretical peak bandwidth in MB/s
system.physmem.busUtil                           0.48                       # Data bus utilization in percentage
system.physmem.avgRdQLen                         0.02                       # Average read queue length over time
system.physmem.avgWrQLen                         8.63                       # Average write queue length over time
system.physmem.readRowHits                     128528                       # Number of row buffer hits during reads
system.physmem.writeRowHits                     35061                       # Number of row buffer hits during writes
system.physmem.readRowHitRate                   86.78                       # Row buffer hit rate for reads
system.physmem.writeRowHitRate                  35.91                       # Row buffer hit rate for writes
system.physmem.avgGap                       838077.47                       # Average gap between requests
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  548                       # Number of system calls
system.cpu.numCycles                        412049214                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                182068030                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted          142371650                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect            7270692                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups              93491623                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                 88706856                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                 12684721                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect              116337                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles          117167260                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      763059580                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   182068030                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          101391577                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     170902348                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                35691223                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               89206735                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           447                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 113060023                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2443326                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          404896941                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.113484                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.961332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                234007224     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 14183787      3.50%     61.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 22898202      5.66%     66.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 22746913      5.62%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 20897614      5.16%     77.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 13086335      3.23%     80.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 13059349      3.23%     84.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 11995905      2.96%     87.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 52021612     12.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            404896941                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.441860                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.851865                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                127568061                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              83247236                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 161078099                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5457696                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               27545849                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             26128375                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 76880                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              833033782                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                297363                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               27545849                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                135637511                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9603466                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       58001862                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 158291644                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15816609                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              804360707                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1150                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3056892                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               8825253                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents              274                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           960209661                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3520079656                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       3520077996                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1660                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             672200315                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                288009346                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            3037560                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        3037556                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  48985402                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            170961044                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            74192431                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          27929541                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         15655992                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  757955551                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             4467760                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 669035735                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1391656                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       187243555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    479554620                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         746625                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     404896941                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.652361                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.728633                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           145342748     35.90%     35.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            75751868     18.71%     54.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            69103679     17.07%     71.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            53697004     13.26%     84.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            30880919      7.63%     92.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            16180758      4.00%     96.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             9302044      2.30%     98.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3357601      0.83%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1280320      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       404896941                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  478504      4.99%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6546722     68.33%     73.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2556023     26.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             449967918     67.26%     67.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               383484      0.06%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 116      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            154140670     23.04%     90.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            64543544      9.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              669035735                       # Type of FU issued
system.cpu.iq.rate                           1.623679                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     9581249                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014321                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1753941049                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         950473417                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    649676758                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 267                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                364                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              678616849                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     135                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          8574736                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     44187986                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        40720                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation       810577                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     16588451                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        19568                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4004                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               27545849                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 4988149                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                372803                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           763982304                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1114436                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             170961044                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             74192431                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2979014                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 218503                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11510                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents         810577                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4341639                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      4005453                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              8347092                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             659537182                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             150855099                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9498553                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1558993                       # number of nop insts executed
system.cpu.iew.exec_refs                    214102413                       # number of memory reference insts executed
system.cpu.iew.exec_branches                139198797                       # Number of branches executed
system.cpu.iew.exec_stores                   63247314                       # Number of stores executed
system.cpu.iew.exec_rate                     1.600627                       # Inst execution rate
system.cpu.iew.wb_sent                      654653382                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     649676774                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 375457821                       # num instructions producing a value
system.cpu.iew.wb_consumers                 646369335                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.576697                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.580872                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts       189322511                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         3721135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           7196542                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    377351093                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.522947                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.207142                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    165639440     43.90%     43.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    102355544     27.12%     71.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     34004026      9.01%     80.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     18854456      5.00%     85.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     16118319      4.27%     89.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      7599031      2.01%     91.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      6941679      1.84%     93.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3068571      0.81%     93.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     22770027      6.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    377351093                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            510299122                       # Number of instructions committed
system.cpu.commit.committedOps              574685682                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      184377038                       # Number of memory references committed
system.cpu.commit.loads                     126773058                       # Number of loads committed
system.cpu.commit.membars                     1488542                       # Number of memory barriers committed
system.cpu.commit.branches                  122291804                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 473701705                       # Number of committed integer instructions.
system.cpu.commit.function_calls              9757362                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              22770027                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   1118582121                       # The number of ROB reads
system.cpu.rob.rob_writes                  1555682986                       # The number of ROB writes
system.cpu.timesIdled                          306922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         7152273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   508955238                       # Number of Instructions Simulated
system.cpu.committedOps                     573341798                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             508955238                       # Number of Instructions Simulated
system.cpu.cpi                               0.809598                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.809598                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.235181                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.235181                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               3078487600                       # number of integer regfile reads
system.cpu.int_regfile_writes               757812476                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.misc_regfile_reads               213834943                       # number of misc regfile reads
system.cpu.misc_regfile_writes                4464090                       # number of misc regfile writes
system.cpu.icache.replacements                  14939                       # number of replacements
system.cpu.icache.tagsinuse               1085.691077                       # Cycle average of tags in use
system.cpu.icache.total_refs                113039002                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  16794                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                6730.915922                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst    1085.691077                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.530123                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.530123                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst    113039002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       113039002                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     113039002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        113039002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    113039002                       # number of overall hits
system.cpu.icache.overall_hits::total       113039002                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        21020                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21020                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        21020                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21020                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        21020                       # number of overall misses
system.cpu.icache.overall_misses::total         21020                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    467898499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    467898499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    467898499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    467898499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    467898499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    467898499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    113060022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    113060022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    113060022                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    113060022                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    113060022                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    113060022                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000186                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000186                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000186                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000186                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000186                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000186                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22259.681208                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22259.681208                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 22259.681208                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22259.681208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 22259.681208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22259.681208                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          617                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.071429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4142                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4142                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4142                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4142                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4142                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        16878                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16878                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        16878                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16878                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        16878                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16878                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    345467499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    345467499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    345467499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    345467499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    345467499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    345467499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000149                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000149                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000149                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000149                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20468.509243                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20468.509243                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20468.509243                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20468.509243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20468.509243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20468.509243                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1192636                       # number of replacements
system.cpu.dcache.tagsinuse               4054.758730                       # Cycle average of tags in use
system.cpu.dcache.total_refs                191679858                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1196732                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 160.169410                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             4661028000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    4054.758730                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.989931                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.989931                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data    136223332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       136223332                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     50991136                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       50991136                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data      2233077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      2233077                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data      2232044                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      2232044                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     187214468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        187214468                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    187214468                       # number of overall hits
system.cpu.dcache.overall_hits::total       187214468                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1695528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1695528                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      3248170                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3248170                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           40                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      4943698                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4943698                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4943698                       # number of overall misses
system.cpu.dcache.overall_misses::total       4943698                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  25996744000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25996744000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  58872632949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  58872632949                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       602000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       602000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  84869376949                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  84869376949                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  84869376949                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  84869376949                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    137918860                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    137918860                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     54239306                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     54239306                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data      2233117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      2233117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data      2232044                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      2232044                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    192158166                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    192158166                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    192158166                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    192158166                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012294                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.059886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059886                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.025727                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025727                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.025727                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025727                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15332.535942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15332.535942                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18124.861984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18124.861984                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        15050                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        15050                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17167.184757                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17167.184757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17167.184757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17167.184757                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14786                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        14311                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1668                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             602                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.864508                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    23.772425                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1110847                       # number of writebacks
system.cpu.dcache.writebacks::total           1110847                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       847136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       847136                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      2899743                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2899743                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           40                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           40                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      3746879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3746879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      3746879                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3746879                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       848392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       848392                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       348427                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       348427                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1196819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1196819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1196819                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1196819                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  11475027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11475027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   8270144996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8270144996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  19745172496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19745172496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  19745172496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19745172496                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006228                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006228                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006228                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006228                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13525.619643                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13525.619643                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23735.660543                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23735.660543                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16498.043978                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16498.043978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16498.043978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16498.043978                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements                115436                       # number of replacements
system.cpu.l2cache.tagsinuse             26914.677594                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                 1781438                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs                146695                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                 12.143822                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle          106786835500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 22885.911087                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst    362.909713                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data   3665.856794                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks     0.698423                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst     0.011075                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data     0.111873                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total        0.821371                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst        13377                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data       804311                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total         817688                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks      1110847                       # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total      1110847                       # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data           76                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total           76                       # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data       247608                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       247608                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst        13377                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data      1051919                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         1065296                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst        13377                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data      1051919                       # number of overall hits
system.cpu.l2cache.overall_hits::total        1065296                       # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst         3401                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data        43520                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total        46921                       # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data           11                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total           11                       # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data       101293                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       101293                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst         3401                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data       144813                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        148214                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst         3401                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data       144813                       # number of overall misses
system.cpu.l2cache.overall_misses::total       148214                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst    194270000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data   2545313000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total   2739583000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   5395902500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   5395902500                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst    194270000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data   7941215500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total   8135485500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst    194270000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data   7941215500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total   8135485500                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst        16778                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data       847831                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total       864609                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks      1110847                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total      1110847                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data           87                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total           87                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data       348901                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       348901                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst        16778                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data      1196732                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      1213510                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst        16778                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data      1196732                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      1213510                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst     0.202706                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data     0.051331                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total     0.054268                       # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data     0.126437                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.126437                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.290320                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.290320                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.202706                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.121007                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.122137                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.202706                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.121007                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.122137                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 57121.434872                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 58486.052390                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 58387.140087                       # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 53270.240787                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 53270.240787                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 57121.434872                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 54837.725204                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 54890.128463                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 57121.434872                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 54837.725204                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 54890.128463                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks        97644                       # number of writebacks
system.cpu.l2cache.writebacks::total            97644                       # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst            5                       # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data           23                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst            5                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data           23                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst         3396                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data        43497                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total        46893                       # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data           11                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total           11                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       101293                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       101293                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst         3396                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data       144790                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       148186                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst         3396                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data       144790                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       148186                       # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst    150961260                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data   1989439233                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total   2140400493                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data       110011                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total       110011                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   4107848419                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   4107848419                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    150961260                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   6097287652                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total   6248248912                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    150961260                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   6097287652                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total   6248248912                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst     0.202408                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data     0.051304                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total     0.054236                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.126437                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.126437                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.290320                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.290320                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.202408                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.120988                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.122114                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.202408                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.120988                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.122114                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 44452.667845                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 45737.389544                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 45644.349754                       # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data        10001                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total        10001                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40554.119426                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40554.119426                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 44452.667845                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42111.248374                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42164.907022                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 44452.667845                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42111.248374                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42164.907022                       # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
