$date
	Fri Oct 30 23:19:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ejercicio2_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module T_Flip_Flop $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var wire 1 ! q $end
$scope module t $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
1#
1"
x!
$end
#5
1%
0!
1$
0"
#10
0%
1!
0$
1"
#15
0"
#20
1%
0!
1"
#25
0"
#30
0%
1!
1"
#35
0"
#40
1%
0!
1"
#45
0"
#50
0%
1!
1"
#55
0"
#60
1"
0#
#65
0"
#70
1"
#75
0"
#80
1%
0!
1"
1#
#85
0"
#90
0%
1!
1"
#95
0"
#100
1%
0!
1"
#105
0"
#110
0%
1!
1"
#115
0"
#120
1%
0!
1"
#125
0"
#130
0%
1!
1"
