// Seed: 1217212680
module module_0;
  supply0 id_1;
  supply0 id_2;
  wire id_3;
  tri1 id_4;
  id_5(
      .id_0(1), .id_1(id_4 ^ 1)
  );
  wor id_6 = id_1;
  assign id_2 = 1 ? 1 : id_6;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wor id_3,
    output wire id_4,
    input supply1 id_5,
    input wor id_6,
    output tri0 id_7
);
  wire id_9;
  module_0();
  assign id_1 = 1;
  wire id_10;
endmodule
