Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Procesador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : Procesador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/ArithmeticLogicUnit.vhd" in Library work.
Entity <ArithmeticLogicUnit> compiled.
Entity <ArithmeticLogicUnit> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/ControlUnit.vhd" in Library work.
Entity <ControlUnit> compiled.
Entity <ControlUnit> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/InstructionMemory.vhd" in Library work.
Entity <InstructionMemory> compiled.
Entity <InstructionMemory> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/ProgramCounter.vhd" in Library work.
Entity <ProgramCounter> compiled.
Entity <ProgramCounter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/RegisterFile.vhd" in Library work.
Entity <RegisterFile> compiled.
Entity <RegisterFile> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/incrementador.vhd" in Library work.
Entity <incrementador> compiled.
Entity <incrementador> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/Inst_SEU.vhd" in Library work.
Entity <Inst_SEU> compiled.
Entity <Inst_SEU> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/Inst_Multiplexor21.vhd" in Library work.
Entity <Inst_Multiplexor21> compiled.
Entity <Inst_Multiplexor21> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/Inst_PSRModifier.vhd" in Library work.
Entity <Inst_PSRModifier> compiled.
Entity <Inst_PSRModifier> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/PSR.vhd" in Library work.
Entity <PSR> compiled.
Entity <PSR> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/windowManager.vhd" in Library work.
Entity <windowManager> compiled.
Entity <windowManager> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/SEU22.vhd" in Library work.
Entity <SEU22> compiled.
Entity <SEU22> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/SEU30.vhd" in Library work.
Entity <SEU30> compiled.
Entity <SEU30> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/muxPcSource.vhd" in Library work.
Entity <muxPcSource> compiled.
Entity <muxPcSource> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/dataMemory.vhd" in Library work.
Entity <dataMemory> compiled.
Entity <dataMemory> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/MUXDataMemory.vhd" in Library work.
Entity <MUXDataMemory> compiled.
Entity <MUXDataMemory> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/muxWindowsManager.vhd" in Library work.
Entity <muxWindowsManager> compiled.
Entity <muxWindowsManager> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/Procesador.vhd" in Library work.
Entity <Procesador> compiled.
Entity <Procesador> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Procesador> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ArithmeticLogicUnit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ControlUnit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <InstructionMemory> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ProgramCounter> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <RegisterFile> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <incrementador> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Inst_SEU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Inst_Multiplexor21> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Inst_PSRModifier> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PSR> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <windowManager> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SEU22> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SEU30> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <muxPcSource> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <dataMemory> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MUXDataMemory> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <muxWindowsManager> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Procesador> in library <work> (Architecture <Behavioral>).
Entity <Procesador> analyzed. Unit <Procesador> generated.

Analyzing Entity <ArithmeticLogicUnit> in library <work> (Architecture <Behavioral>).
Entity <ArithmeticLogicUnit> analyzed. Unit <ArithmeticLogicUnit> generated.

Analyzing Entity <ControlUnit> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/ControlUnit.vhd" line 25: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <op2>
Entity <ControlUnit> analyzed. Unit <ControlUnit> generated.

Analyzing Entity <InstructionMemory> in library <work> (Architecture <Behavioral>).
Entity <InstructionMemory> analyzed. Unit <InstructionMemory> generated.

Analyzing Entity <ProgramCounter> in library <work> (Architecture <Behavioral>).
Entity <ProgramCounter> analyzed. Unit <ProgramCounter> generated.

Analyzing Entity <RegisterFile> in library <work> (Architecture <Behavioral>).
WARNING:Xst:790 - "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/RegisterFile.vhd" line 33: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/RegisterFile.vhd" line 34: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/RegisterFile.vhd" line 35: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/RegisterFile.vhd" line 26: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registro>
WARNING:Xst:790 - "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/RegisterFile.vhd" line 43: Index value(s) does not match array range, simulation mismatch.
Entity <RegisterFile> analyzed. Unit <RegisterFile> generated.

Analyzing Entity <incrementador> in library <work> (Architecture <Behavioral>).
Entity <incrementador> analyzed. Unit <incrementador> generated.

Analyzing Entity <Inst_SEU> in library <work> (Architecture <Behavioral>).
Entity <Inst_SEU> analyzed. Unit <Inst_SEU> generated.

Analyzing Entity <Inst_Multiplexor21> in library <work> (Architecture <Behavioral>).
Entity <Inst_Multiplexor21> analyzed. Unit <Inst_Multiplexor21> generated.

Analyzing Entity <Inst_PSRModifier> in library <work> (Architecture <Behavioral>).
Entity <Inst_PSRModifier> analyzed. Unit <Inst_PSRModifier> generated.

Analyzing Entity <PSR> in library <work> (Architecture <Behavioral>).
INFO:Xst:2679 - Register <PSRegister<31>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<30>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<29>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<28>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<27>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<26>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<25>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<24>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<19>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<18>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<17>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<16>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<15>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<14>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<13>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<12>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<11>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<10>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<9>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<8>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<7>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<6>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<5>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<4>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<3>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<2>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<1>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <PSRegister<0>> in unit <PSR> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <PSR> analyzed. Unit <PSR> generated.

Analyzing Entity <windowManager> in library <work> (Architecture <Behavioral>).
Entity <windowManager> analyzed. Unit <windowManager> generated.

Analyzing Entity <SEU22> in library <work> (Architecture <Behavioral>).
Entity <SEU22> analyzed. Unit <SEU22> generated.

Analyzing Entity <SEU30> in library <work> (Architecture <Behavioral>).
Entity <SEU30> analyzed. Unit <SEU30> generated.

Analyzing Entity <muxPcSource> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/muxPcSource.vhd" line 63: Mux is complete : default of case is discarded
Entity <muxPcSource> analyzed. Unit <muxPcSource> generated.

Analyzing Entity <dataMemory> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/dataMemory.vhd" line 53: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ramMemory>
Entity <dataMemory> analyzed. Unit <dataMemory> generated.

Analyzing Entity <MUXDataMemory> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/MUXDataMemory.vhd" line 44: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PC>
Entity <MUXDataMemory> analyzed. Unit <MUXDataMemory> generated.

Analyzing Entity <muxWindowsManager> in library <work> (Architecture <Behavioral>).
Entity <muxWindowsManager> analyzed. Unit <muxWindowsManager> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ArithmeticLogicUnit>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/ArithmeticLogicUnit.vhd".
    Found 32-bit addsub for signal <Salida$addsub0000>.
    Found 32-bit addsub for signal <Salida$addsub0001>.
    Found 32-bit xor2 for signal <Salida$xor0000> created at line 21.
    Found 32-bit xor2 for signal <Salida$xor0001> created at line 21.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ArithmeticLogicUnit> synthesized.


Synthesizing Unit <ControlUnit>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/ControlUnit.vhd".
WARNING:Xst:737 - Found 2-bit latch for signal <DATATORF>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit xor2 for signal <PCSourceOut$xor0000> created at line 80.
    Found 1-bit 4-to-1 multiplexer for signal <WRENRF$mux0001> created at line 43.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ControlUnit> synthesized.


Synthesizing Unit <InstructionMemory>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/InstructionMemory.vhd".
WARNING:Xst:647 - Input <direccion<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instrucciones> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 40.
    Summary:
	inferred   1 ROM(s).
Unit <InstructionMemory> synthesized.


Synthesizing Unit <ProgramCounter>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/ProgramCounter.vhd".
    Found 32-bit register for signal <salida>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ProgramCounter> synthesized.


Synthesizing Unit <RegisterFile>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/RegisterFile.vhd".
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 35.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 33.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0002> created at line 34.
    Found 1280-bit register for signal <registro>.
INFO:Xst:738 - HDL ADVISOR - 1280 flip-flops were inferred for signal <registro>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1280 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <RegisterFile> synthesized.


Synthesizing Unit <incrementador>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/incrementador.vhd".
    Found 32-bit adder for signal <salida>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <incrementador> synthesized.


Synthesizing Unit <Inst_SEU>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/Inst_SEU.vhd".
Unit <Inst_SEU> synthesized.


Synthesizing Unit <Inst_Multiplexor21>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/Inst_Multiplexor21.vhd".
Unit <Inst_Multiplexor21> synthesized.


Synthesizing Unit <Inst_PSRModifier>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/Inst_PSRModifier.vhd".
WARNING:Xst:647 - Input <VALALU1<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VALALU2<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp_V> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <Inst_PSRModifier> synthesized.


Synthesizing Unit <PSR>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/PSR.vhd".
WARNING:Xst:646 - Signal <PSRegister<31:21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PSRegister<19:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <carry>.
    Found 5-bit register for signal <cwp>.
    Found 4-bit register for signal <icc>.
    Found 1-bit register for signal <PSRegister<20>>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <PSR> synthesized.


Synthesizing Unit <windowManager>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/windowManager.vhd".
WARNING:Xst:1780 - Signal <resop> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 6-bit latch for signal <register15Aux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <registerSource2Aux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <registerDestinationAux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <registerSource1Aux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit addsub for signal <ncwp$addsub0000>.
    Found 6-bit adder for signal <register15Aux$add0000> created at line 105.
    Found 5-bit comparator greatequal for signal <registerDestinationAux$cmp_ge0000> created at line 112.
    Found 5-bit comparator greatequal for signal <registerDestinationAux$cmp_ge0001> created at line 115.
    Found 5-bit comparator greatequal for signal <registerDestinationAux$cmp_ge0002> created at line 118.
    Found 5-bit comparator lessequal for signal <registerDestinationAux$cmp_le0000> created at line 109.
    Found 5-bit comparator lessequal for signal <registerDestinationAux$cmp_le0001> created at line 115.
    Found 5-bit comparator lessequal for signal <registerDestinationAux$cmp_le0002> created at line 118.
    Found 6-bit addsub for signal <registerDestinationAux$share0000> created at line 112.
    Found 5-bit comparator greatequal for signal <registerSource1Aux$cmp_ge0000> created at line 74.
    Found 5-bit comparator greatequal for signal <registerSource1Aux$cmp_ge0001> created at line 77.
    Found 5-bit comparator greatequal for signal <registerSource1Aux$cmp_ge0002> created at line 80.
    Found 5-bit comparator lessequal for signal <registerSource1Aux$cmp_le0000> created at line 71.
    Found 5-bit comparator lessequal for signal <registerSource1Aux$cmp_le0001> created at line 77.
    Found 5-bit comparator lessequal for signal <registerSource1Aux$cmp_le0002> created at line 80.
    Found 6-bit addsub for signal <registerSource1Aux$share0000> created at line 74.
    Found 5-bit comparator greatequal for signal <registerSource2Aux$cmp_ge0000> created at line 91.
    Found 5-bit comparator greatequal for signal <registerSource2Aux$cmp_ge0001> created at line 94.
    Found 5-bit comparator greatequal for signal <registerSource2Aux$cmp_ge0002> created at line 97.
    Found 5-bit comparator lessequal for signal <registerSource2Aux$cmp_le0000> created at line 88.
    Found 5-bit comparator lessequal for signal <registerSource2Aux$cmp_le0001> created at line 94.
    Found 5-bit comparator lessequal for signal <registerSource2Aux$cmp_le0002> created at line 97.
    Found 6-bit addsub for signal <registerSource2Aux$share0000> created at line 91.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <windowManager> synthesized.


Synthesizing Unit <SEU22>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/SEU22.vhd".
Unit <SEU22> synthesized.


Synthesizing Unit <SEU30>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/SEU30.vhd".
Unit <SEU30> synthesized.


Synthesizing Unit <muxPcSource>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/muxPcSource.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <PCAddressOut>.
    Found 32-bit adder for signal <tmpSUMDisp22>.
    Found 32-bit adder for signal <tmpSUMDisp30>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <muxPcSource> synthesized.


Synthesizing Unit <dataMemory>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/dataMemory.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 64-to-1 multiplexer for signal <$varindex0000> created at line 60.
    Found 2048-bit register for signal <ramMemory>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <ramMemory>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <dataMemory> synthesized.


Synthesizing Unit <MUXDataMemory>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/MUXDataMemory.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <RFData>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <MUXDataMemory> synthesized.


Synthesizing Unit <muxWindowsManager>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/muxWindowsManager.vhd".
Unit <muxWindowsManager> synthesized.


Synthesizing Unit <Procesador>.
    Related source file is "C:/Users/Smith/Documents/xilinx/ProcesadorMonoSparc8/Procesador.vhd".
Unit <Procesador> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 3
 32-bit addsub                                         : 2
 5-bit addsub                                          : 1
 6-bit adder                                           : 1
 6-bit addsub                                          : 3
# Registers                                            : 110
 1-bit register                                        : 2
 32-bit register                                       : 106
 4-bit register                                        : 1
 5-bit register                                        : 1
# Latches                                              : 9
 1-bit latch                                           : 4
 2-bit latch                                           : 1
 6-bit latch                                           : 4
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 40-to-1 multiplexer                            : 3
 32-bit 64-to-1 multiplexer                            : 1
# Xors                                                 : 3
 1-bit xor2                                            : 1
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 3
 32-bit addsub                                         : 2
 5-bit addsub                                          : 1
 6-bit adder                                           : 1
 6-bit addsub                                          : 3
# Registers                                            : 3403
 Flip-Flops                                            : 3403
# Latches                                              : 9
 1-bit latch                                           : 4
 2-bit latch                                           : 1
 6-bit latch                                           : 4
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 6
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 40-to-1 multiplexer                            : 3
 32-bit 64-to-1 multiplexer                            : 1
# Xors                                                 : 3
 1-bit xor2                                            : 1
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch register15Aux_3 hinder the constant cleaning in the block windowManager.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch register15Aux_2 hinder the constant cleaning in the block windowManager.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch register15Aux_1 hinder the constant cleaning in the block windowManager.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch register15Aux_0 hinder the constant cleaning in the block windowManager.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <register15Aux_0> in Unit <windowManager> is equivalent to the following 3 FFs/Latches, which will be removed : <register15Aux_1> <register15Aux_2> <register15Aux_3> 

Optimizing unit <Procesador> ...

Optimizing unit <ArithmeticLogicUnit> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <Inst_PSRModifier> ...

Optimizing unit <PSR> ...

Optimizing unit <dataMemory> ...

Optimizing unit <ControlUnit> ...

Optimizing unit <windowManager> ...
WARNING:Xst:2677 - Node <Inst_PSR/cwp_4> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PSR/cwp_3> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <Inst_PSR/cwp_2> of sequential type is unconnected in block <Procesador>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_windowManager/registerSource1Aux_3> in Unit <Procesador> is equivalent to the following FF/Latch, which will be removed : <Inst_windowManager/registerSource1Aux_1> 
Found area constraint ratio of 100 (+ 5) on block Procesador, actual ratio is 64.
FlipFlop Inst_ProgramCounter/salida_0 has been replicated 1 time(s)
FlipFlop Inst_ProgramCounter/salida_1 has been replicated 1 time(s)
FlipFlop Inst_ProgramCounter/salida_2 has been replicated 1 time(s)
FlipFlop Inst_ProgramCounter/salida_3 has been replicated 2 time(s)
FlipFlop Inst_ProgramCounter/salida_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3406
 Flip-Flops                                            : 3406

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Procesador.ngr
Top Level Output File Name         : Procesador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 7225
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 113
#      LUT2_D                      : 1
#      LUT3                        : 3191
#      LUT3_D                      : 39
#      LUT3_L                      : 34
#      LUT4                        : 617
#      LUT4_D                      : 69
#      LUT4_L                      : 57
#      MUXCY                       : 164
#      MUXF5                       : 1527
#      MUXF6                       : 737
#      MUXF7                       : 320
#      MUXF8                       : 160
#      VCC                         : 1
#      XORCY                       : 160
# FlipFlops/Latches                : 3432
#      FDC                         : 2
#      FDCE                        : 2
#      FDE                         : 4
#      FDE_1                       : 1280
#      FDR                         : 70
#      FDRE_1                      : 2048
#      LD                          : 26
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                     3806  out of   5888    64%  
 Number of Slice Flip Flops:           3432  out of  11776    29%  
 Number of 4 input LUTs:               4155  out of  11776    35%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    372     9%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                                          | Clock buffer(FF name)                      | Load  |
--------------------------------------------------------------------------------------+--------------------------------------------+-------+
clk                                                                                   | BUFGP                                      | 3406  |
Inst_Inst_PSRModifier/nzvc_0_not0001(Inst_Inst_PSRModifier/nzvc_0_not0001:O)          | NONE(*)(Inst_Inst_PSRModifier/nzvc_0)      | 4     |
Inst_ControlUnit/DATATORF_not0001(Inst_ControlUnit/DATATORF_not00011:O)               | NONE(*)(Inst_ControlUnit/DATATORF_1)       | 2     |
Inst_windowManager/register15Aux_not00011(Inst_windowManager/register15Aux_not00011:O)| BUFG(*)(Inst_windowManager/register15Aux_5)| 20    |
--------------------------------------------------------------------------------------+--------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 38.014ns (Maximum Frequency: 26.306MHz)
   Minimum input arrival time before clock: 19.466ns
   Maximum output required time after clock: 23.695ns
   Maximum combinational path delay: 24.154ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 38.014ns (frequency: 26.306MHz)
  Total number of paths / destination ports: 448695143 / 6731
-------------------------------------------------------------------------
Delay:               19.007ns (Levels of Logic = 17)
  Source:            Inst_ProgramCounter/salida_0_1 (FF)
  Destination:       Inst_RegisterFile/registro_10_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: Inst_ProgramCounter/salida_0_1 to Inst_RegisterFile/registro_10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.591   0.986  Inst_ProgramCounter/salida_0_1 (Inst_ProgramCounter/salida_0_1)
     LUT4:I3->O            1   0.648   0.452  Inst_InstructionMemory/instruccion<14>11_1 (Inst_InstructionMemory/instruccion<14>11)
     LUT3:I2->O           14   0.648   1.003  salidaIM<10>1 (salidaIM<10>)
     LUT4:I3->O            1   0.648   0.423  Inst_ArithmeticLogicUnit/Salida_mux0003_SW1 (N220)
     LUT4:I3->O           21   0.648   1.160  Inst_ArithmeticLogicUnit/Salida_mux0003 (Inst_ArithmeticLogicUnit/Salida_mux0003)
     LUT3:I2->O            1   0.648   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_lut<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_lut<0>)
     XORCY:LI->O           1   0.720   0.452  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_xor<0> (Inst_ArithmeticLogicUnit/Salida_addsub0001<0>)
     LUT3:I2->O            1   0.648   0.452  Inst_ArithmeticLogicUnit/Salida_mux0000<0>1 (Inst_ArithmeticLogicUnit/Salida_mux0000<0>)
     LUT3:I2->O            1   0.648   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_lut<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<0>)
     XORCY:CI->O           2   0.844   0.479  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_xor<1> (Inst_ArithmeticLogicUnit/Salida_addsub0000<1>)
     LUT3:I2->O          527   0.648   1.410  Inst_ArithmeticLogicUnit/Salida<1>88 (resultadoAlu<1>)
     MUXF5:S->O            1   0.756   0.000  Inst_dataMemory/Mmux__varindex0000_8_f5_0 (Inst_dataMemory/Mmux__varindex0000_8_f51)
     MUXF6:I1->O           1   0.291   0.000  Inst_dataMemory/Mmux__varindex0000_7_f6_0 (Inst_dataMemory/Mmux__varindex0000_7_f61)
     MUXF7:I1->O           1   0.291   0.000  Inst_dataMemory/Mmux__varindex0000_6_f7_0 (Inst_dataMemory/Mmux__varindex0000_6_f71)
     MUXF8:I1->O           1   0.291   0.452  Inst_dataMemory/Mmux__varindex0000_5_f8_0 (Inst_dataMemory/Mmux__varindex0000_5_f81)
     LUT4_D:I2->O          4   0.648   0.590  Inst_MUXDataMemory/Mmux_RFData418 (Inst_MUXDataMemory/Mmux_RFData418)
     LUT4:I3->O           19   0.648   0.000  Inst_MUXDataMemory/Mmux_RFData4451_1 (Inst_MUXDataMemory/Mmux_RFData4451)
     FDE_1:D                   0.252          Inst_RegisterFile/registro_31_10
    ----------------------------------------
    Total                     19.007ns (11.148ns logic, 7.859ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 73817313 / 8813
-------------------------------------------------------------------------
Offset:              19.466ns (Levels of Logic = 18)
  Source:            rst (PAD)
  Destination:       Inst_RegisterFile/registro_10_31 (FF)
  Destination Clock: clk falling

  Data Path: rst to Inst_RegisterFile/registro_10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2301   0.849   1.553  rst_IBUF (rst_IBUF)
     LUT4_L:I0->LO         1   0.648   0.132  Inst_InstructionMemory/instruccion<24>2 (Inst_InstructionMemory/instruccion<24>1)
     LUT4:I2->O           10   0.648   0.962  Inst_InstructionMemory/instruccion<24>_f5 (salidaIM<24>)
     LUT4:I1->O            1   0.643   0.423  Inst_ArithmeticLogicUnit/Salida_mux0003_SW1 (N220)
     LUT4:I3->O           21   0.648   1.160  Inst_ArithmeticLogicUnit/Salida_mux0003 (Inst_ArithmeticLogicUnit/Salida_mux0003)
     LUT3:I2->O            1   0.648   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_lut<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_lut<0>)
     XORCY:LI->O           1   0.720   0.452  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_xor<0> (Inst_ArithmeticLogicUnit/Salida_addsub0001<0>)
     LUT3:I2->O            1   0.648   0.452  Inst_ArithmeticLogicUnit/Salida_mux0000<0>1 (Inst_ArithmeticLogicUnit/Salida_mux0000<0>)
     LUT3:I2->O            1   0.648   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_lut<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<0>)
     XORCY:CI->O           2   0.844   0.479  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_xor<1> (Inst_ArithmeticLogicUnit/Salida_addsub0000<1>)
     LUT3:I2->O          527   0.648   1.410  Inst_ArithmeticLogicUnit/Salida<1>88 (resultadoAlu<1>)
     MUXF5:S->O            1   0.756   0.000  Inst_dataMemory/Mmux__varindex0000_8_f5_0 (Inst_dataMemory/Mmux__varindex0000_8_f51)
     MUXF6:I1->O           1   0.291   0.000  Inst_dataMemory/Mmux__varindex0000_7_f6_0 (Inst_dataMemory/Mmux__varindex0000_7_f61)
     MUXF7:I1->O           1   0.291   0.000  Inst_dataMemory/Mmux__varindex0000_6_f7_0 (Inst_dataMemory/Mmux__varindex0000_6_f71)
     MUXF8:I1->O           1   0.291   0.452  Inst_dataMemory/Mmux__varindex0000_5_f8_0 (Inst_dataMemory/Mmux__varindex0000_5_f81)
     LUT4_D:I2->O          4   0.648   0.590  Inst_MUXDataMemory/Mmux_RFData418 (Inst_MUXDataMemory/Mmux_RFData418)
     LUT4:I3->O           19   0.648   0.000  Inst_MUXDataMemory/Mmux_RFData4451_1 (Inst_MUXDataMemory/Mmux_RFData4451)
     FDE_1:D                   0.252          Inst_RegisterFile/registro_31_10
    ----------------------------------------
    Total                     19.466ns (11.401ns logic, 8.065ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Inst_PSRModifier/nzvc_0_not0001'
  Total number of paths / destination ports: 494870 / 4
-------------------------------------------------------------------------
Offset:              18.812ns (Levels of Logic = 44)
  Source:            rst (PAD)
  Destination:       Inst_Inst_PSRModifier/nzvc_0 (LATCH)
  Destination Clock: Inst_Inst_PSRModifier/nzvc_0_not0001 falling

  Data Path: rst to Inst_Inst_PSRModifier/nzvc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2301   0.849   1.553  rst_IBUF (rst_IBUF)
     LUT4_L:I0->LO         1   0.648   0.132  Inst_InstructionMemory/instruccion<24>2 (Inst_InstructionMemory/instruccion<24>1)
     LUT4:I2->O           10   0.648   0.962  Inst_InstructionMemory/instruccion<24>_f5 (salidaIM<24>)
     LUT4:I1->O            1   0.643   0.423  Inst_ArithmeticLogicUnit/Salida_mux0003_SW1 (N220)
     LUT4:I3->O           21   0.648   1.160  Inst_ArithmeticLogicUnit/Salida_mux0003 (Inst_ArithmeticLogicUnit/Salida_mux0003)
     LUT3:I2->O            1   0.648   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_lut<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_lut<0>)
     XORCY:LI->O           1   0.720   0.452  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_xor<0> (Inst_ArithmeticLogicUnit/Salida_addsub0001<0>)
     LUT3:I2->O            1   0.648   0.452  Inst_ArithmeticLogicUnit/Salida_mux0000<0>1 (Inst_ArithmeticLogicUnit/Salida_mux0000<0>)
     LUT3:I2->O            1   0.648   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_lut<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<1> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<2> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<3> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<4> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<5> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<6> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<7> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<8> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<9> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<10> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<11> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<12> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<13> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<14> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<15> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<16> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<17> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<18> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<19> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<20> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<21> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<22> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<23> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<24> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<25> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<26> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<27> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<28> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<29> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<30> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<30>)
     XORCY:CI->O           5   0.844   0.665  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_xor<31> (Inst_ArithmeticLogicUnit/Salida_addsub0000<31>)
     LUT3_D:I2->O          6   0.648   0.701  Inst_ArithmeticLogicUnit/Salida<31>88 (resultadoAlu<31>)
     LUT3:I2->O            2   0.648   0.590  Inst_Inst_PSRModifier/nzvc_0_mux000311 (Inst_Inst_PSRModifier/N01)
     LUT4:I0->O            1   0.648   0.000  Inst_Inst_PSRModifier/nzvc_0_mux00031 (Inst_Inst_PSRModifier/nzvc_0_mux0003)
     LD:D                      0.252          Inst_Inst_PSRModifier/nzvc_0
    ----------------------------------------
    Total                     18.812ns (11.722ns logic, 7.090ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_ControlUnit/DATATORF_not0001'
  Total number of paths / destination ports: 31 / 2
-------------------------------------------------------------------------
Offset:              8.646ns (Levels of Logic = 7)
  Source:            rst (PAD)
  Destination:       Inst_ControlUnit/DATATORF_0 (LATCH)
  Destination Clock: Inst_ControlUnit/DATATORF_not0001 falling

  Data Path: rst to Inst_ControlUnit/DATATORF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2301   0.849   1.553  rst_IBUF (rst_IBUF)
     LUT4:I0->O            1   0.648   0.000  Inst_InstructionMemory/instruccion<0>41_F (N597)
     MUXF5:I0->O           4   0.276   0.619  Inst_InstructionMemory/instruccion<0>41 (N48)
     LUT4:I2->O            8   0.648   0.900  Inst_InstructionMemory/instruccion<23> (salidaIM<23>)
     LUT3:I0->O            1   0.648   0.423  Inst_ControlUnit/PCSourceOut_cmp_eq0016_SW0 (N58)
     LUT4:I3->O            3   0.648   0.534  Inst_ControlUnit/PCSourceOut_cmp_eq0016 (Inst_ControlUnit/PCSourceOut_cmp_eq0016)
     LUT4:I3->O            1   0.648   0.000  Inst_ControlUnit/DATATORF_mux0005<0>1 (Inst_ControlUnit/DATATORF_mux0005<0>)
     LD:D                      0.252          Inst_ControlUnit/DATATORF_0
    ----------------------------------------
    Total                      8.646ns (4.617ns logic, 4.029ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_windowManager/register15Aux_not00011'
  Total number of paths / destination ports: 37 / 17
-------------------------------------------------------------------------
Offset:              6.138ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       Inst_windowManager/registerSource2Aux_2 (LATCH)
  Destination Clock: Inst_windowManager/register15Aux_not00011 falling

  Data Path: rst to Inst_windowManager/registerSource2Aux_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2301   0.849   1.553  rst_IBUF (rst_IBUF)
     LUT4:I0->O            1   0.648   0.000  Inst_InstructionMemory/instruccion<0>41_F (N597)
     MUXF5:I0->O           4   0.276   0.590  Inst_InstructionMemory/instruccion<0>41 (N48)
     LUT4:I3->O            3   0.648   0.674  Inst_InstructionMemory/instruccion<2>20_SW0 (N607)
     LUT4:I0->O            1   0.648   0.000  Inst_InstructionMemory/instruccion<2>20 (salidaIM<2>)
     LD:D                      0.252          Inst_windowManager/registerSource2Aux_2
    ----------------------------------------
    Total                      6.138ns (3.321ns logic, 2.817ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_ControlUnit/DATATORF_not0001'
  Total number of paths / destination ports: 96 / 32
-------------------------------------------------------------------------
Offset:              10.960ns (Levels of Logic = 4)
  Source:            Inst_ControlUnit/DATATORF_1 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_ControlUnit/DATATORF_not0001 falling

  Data Path: Inst_ControlUnit/DATATORF_1 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              81   0.728   1.358  Inst_ControlUnit/DATATORF_1 (Inst_ControlUnit/DATATORF_1)
     LUT2:I1->O           32   0.643   1.405  Inst_MUXDataMemory/Mmux_RFData5613 (Inst_MUXDataMemory/Mmux_RFData1013)
     LUT4_D:I0->O          4   0.648   0.590  Inst_MUXDataMemory/Mmux_RFData5618 (Inst_MUXDataMemory/Mmux_RFData5618)
     LUT4:I3->O            1   0.648   0.420  Inst_MUXDataMemory/Mmux_RFData5645 (ALUout_5_OBUF)
     OBUF:I->O                 4.520          ALUout_5_OBUF (ALUout<5>)
    ----------------------------------------
    Total                     10.960ns (7.187ns logic, 3.773ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9130076 / 32
-------------------------------------------------------------------------
Offset:              23.695ns (Levels of Logic = 18)
  Source:            Inst_ProgramCounter/salida_0_1 (FF)
  Destination:       ALUout<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_ProgramCounter/salida_0_1 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.591   0.986  Inst_ProgramCounter/salida_0_1 (Inst_ProgramCounter/salida_0_1)
     LUT4:I3->O            1   0.648   0.452  Inst_InstructionMemory/instruccion<14>11_1 (Inst_InstructionMemory/instruccion<14>11)
     LUT3:I2->O           14   0.648   1.003  salidaIM<10>1 (salidaIM<10>)
     LUT4:I3->O            1   0.648   0.423  Inst_ArithmeticLogicUnit/Salida_mux0003_SW1 (N220)
     LUT4:I3->O           21   0.648   1.160  Inst_ArithmeticLogicUnit/Salida_mux0003 (Inst_ArithmeticLogicUnit/Salida_mux0003)
     LUT3:I2->O            1   0.648   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_lut<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_lut<0>)
     XORCY:LI->O           1   0.720   0.452  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_xor<0> (Inst_ArithmeticLogicUnit/Salida_addsub0001<0>)
     LUT3:I2->O            1   0.648   0.452  Inst_ArithmeticLogicUnit/Salida_mux0000<0>1 (Inst_ArithmeticLogicUnit/Salida_mux0000<0>)
     LUT3:I2->O            1   0.648   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_lut<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<0>)
     XORCY:CI->O           2   0.844   0.479  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_xor<1> (Inst_ArithmeticLogicUnit/Salida_addsub0000<1>)
     LUT3:I2->O          527   0.648   1.410  Inst_ArithmeticLogicUnit/Salida<1>88 (resultadoAlu<1>)
     MUXF5:S->O            1   0.756   0.000  Inst_dataMemory/Mmux__varindex0000_8_f5_0 (Inst_dataMemory/Mmux__varindex0000_8_f51)
     MUXF6:I1->O           1   0.291   0.000  Inst_dataMemory/Mmux__varindex0000_7_f6_0 (Inst_dataMemory/Mmux__varindex0000_7_f61)
     MUXF7:I1->O           1   0.291   0.000  Inst_dataMemory/Mmux__varindex0000_6_f7_0 (Inst_dataMemory/Mmux__varindex0000_6_f71)
     MUXF8:I1->O           1   0.291   0.452  Inst_dataMemory/Mmux__varindex0000_5_f8_0 (Inst_dataMemory/Mmux__varindex0000_5_f81)
     LUT4_D:I2->O          4   0.648   0.590  Inst_MUXDataMemory/Mmux_RFData418 (Inst_MUXDataMemory/Mmux_RFData418)
     LUT4:I3->O            1   0.648   0.420  Inst_MUXDataMemory/Mmux_RFData4451 (ALUout_10_OBUF)
     OBUF:I->O                 4.520          ALUout_10_OBUF (ALUout<10>)
    ----------------------------------------
    Total                     23.695ns (15.416ns logic, 8.279ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_windowManager/register15Aux_not00011'
  Total number of paths / destination ports: 3201456 / 32
-------------------------------------------------------------------------
Offset:              22.889ns (Levels of Logic = 19)
  Source:            Inst_windowManager/registerSource2Aux_0 (LATCH)
  Destination:       ALUout<31> (PAD)
  Source Clock:      Inst_windowManager/register15Aux_not00011 falling

  Data Path: Inst_windowManager/registerSource2Aux_0 to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             256   0.728   1.476  Inst_windowManager/registerSource2Aux_0 (Inst_windowManager/registerSource2Aux_0)
     LUT3:I0->O            1   0.648   0.000  Inst_RegisterFile/Mmux__varindex0002_8 (Inst_RegisterFile/Mmux__varindex0002_8)
     MUXF5:I1->O           1   0.276   0.000  Inst_RegisterFile/Mmux__varindex0002_7_f5 (Inst_RegisterFile/Mmux__varindex0002_7_f5)
     MUXF6:I1->O           2   0.291   0.447  Inst_RegisterFile/Mmux__varindex0002_6_f6 (Inst_RegisterFile/Mmux__varindex0002_6_f6)
     MUXF5:S->O            1   0.756   0.423  Inst_Inst_Multiplexor21/Salida<0>52_SW1 (N508)
     LUT4:I3->O            5   0.648   0.713  Inst_Inst_Multiplexor21/Salida<0>77 (salidamultSEU_RF<0>)
     LUT3:I1->O            1   0.643   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_lut<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_lut<0>)
     XORCY:LI->O           1   0.720   0.452  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_xor<0> (Inst_ArithmeticLogicUnit/Salida_addsub0001<0>)
     LUT3:I2->O            1   0.648   0.452  Inst_ArithmeticLogicUnit/Salida_mux0000<0>1 (Inst_ArithmeticLogicUnit/Salida_mux0000<0>)
     LUT3:I2->O            1   0.648   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_lut<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<0>)
     XORCY:CI->O           2   0.844   0.479  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_xor<1> (Inst_ArithmeticLogicUnit/Salida_addsub0000<1>)
     LUT3:I2->O          527   0.648   1.410  Inst_ArithmeticLogicUnit/Salida<1>88 (resultadoAlu<1>)
     MUXF5:S->O            1   0.756   0.000  Inst_dataMemory/Mmux__varindex0000_8_f5_0 (Inst_dataMemory/Mmux__varindex0000_8_f51)
     MUXF6:I1->O           1   0.291   0.000  Inst_dataMemory/Mmux__varindex0000_7_f6_0 (Inst_dataMemory/Mmux__varindex0000_7_f61)
     MUXF7:I1->O           1   0.291   0.000  Inst_dataMemory/Mmux__varindex0000_6_f7_0 (Inst_dataMemory/Mmux__varindex0000_6_f71)
     MUXF8:I1->O           1   0.291   0.452  Inst_dataMemory/Mmux__varindex0000_5_f8_0 (Inst_dataMemory/Mmux__varindex0000_5_f81)
     LUT4_D:I2->O          4   0.648   0.590  Inst_MUXDataMemory/Mmux_RFData418 (Inst_MUXDataMemory/Mmux_RFData418)
     LUT4:I3->O            1   0.648   0.420  Inst_MUXDataMemory/Mmux_RFData4451 (ALUout_10_OBUF)
     OBUF:I->O                 4.520          ALUout_10_OBUF (ALUout<10>)
    ----------------------------------------
    Total                     22.889ns (15.575ns logic, 7.314ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1503566 / 32
-------------------------------------------------------------------------
Delay:               24.154ns (Levels of Logic = 19)
  Source:            rst (PAD)
  Destination:       ALUout<31> (PAD)

  Data Path: rst to ALUout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2301   0.849   1.553  rst_IBUF (rst_IBUF)
     LUT4_L:I0->LO         1   0.648   0.132  Inst_InstructionMemory/instruccion<24>2 (Inst_InstructionMemory/instruccion<24>1)
     LUT4:I2->O           10   0.648   0.962  Inst_InstructionMemory/instruccion<24>_f5 (salidaIM<24>)
     LUT4:I1->O            1   0.643   0.423  Inst_ArithmeticLogicUnit/Salida_mux0003_SW1 (N220)
     LUT4:I3->O           21   0.648   1.160  Inst_ArithmeticLogicUnit/Salida_mux0003 (Inst_ArithmeticLogicUnit/Salida_mux0003)
     LUT3:I2->O            1   0.648   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_lut<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_lut<0>)
     XORCY:LI->O           1   0.720   0.452  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0001_xor<0> (Inst_ArithmeticLogicUnit/Salida_addsub0001<0>)
     LUT3:I2->O            1   0.648   0.452  Inst_ArithmeticLogicUnit/Salida_mux0000<0>1 (Inst_ArithmeticLogicUnit/Salida_mux0000<0>)
     LUT3:I2->O            1   0.648   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_lut<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<0> (Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_cy<0>)
     XORCY:CI->O           2   0.844   0.479  Inst_ArithmeticLogicUnit/Maddsub_Salida_addsub0000_xor<1> (Inst_ArithmeticLogicUnit/Salida_addsub0000<1>)
     LUT3:I2->O          527   0.648   1.410  Inst_ArithmeticLogicUnit/Salida<1>88 (resultadoAlu<1>)
     MUXF5:S->O            1   0.756   0.000  Inst_dataMemory/Mmux__varindex0000_8_f5_0 (Inst_dataMemory/Mmux__varindex0000_8_f51)
     MUXF6:I1->O           1   0.291   0.000  Inst_dataMemory/Mmux__varindex0000_7_f6_0 (Inst_dataMemory/Mmux__varindex0000_7_f61)
     MUXF7:I1->O           1   0.291   0.000  Inst_dataMemory/Mmux__varindex0000_6_f7_0 (Inst_dataMemory/Mmux__varindex0000_6_f71)
     MUXF8:I1->O           1   0.291   0.452  Inst_dataMemory/Mmux__varindex0000_5_f8_0 (Inst_dataMemory/Mmux__varindex0000_5_f81)
     LUT4_D:I2->O          4   0.648   0.590  Inst_MUXDataMemory/Mmux_RFData418 (Inst_MUXDataMemory/Mmux_RFData418)
     LUT4:I3->O            1   0.648   0.420  Inst_MUXDataMemory/Mmux_RFData4451 (ALUout_10_OBUF)
     OBUF:I->O                 4.520          ALUout_10_OBUF (ALUout<10>)
    ----------------------------------------
    Total                     24.154ns (15.669ns logic, 8.485ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================


Total REAL time to Xst completion: 55.00 secs
Total CPU time to Xst completion: 55.27 secs
 
--> 

Total memory usage is 302164 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :   40 (   0 filtered)

