#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Aug 14 15:51:22 2017
# Process ID: 14284
# Current directory: C:/Users/pedro/Documents/arm7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6088 C:\Users\pedro\Documents\arm7\tcc-arm7.xpr
# Log file: C:/Users/pedro/Documents/arm7/vivado.log
# Journal file: C:/Users/pedro/Documents/arm7\vivado.jou
#-----------------------------------------------------------
sstart_guiopen_project C:/Users/pedro/Documents/arm7/tcc-arm7.xpr
SScanning sources...FFinished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.oopen_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 976.699 ; gain = 202.234launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/webtalk.jou
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/webtalk.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav'
"xvlog -m64 --relax -L xil_defaultlib -prj adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/adder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/multiplex_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplex_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/register_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/sqrt_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/square_root_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_root_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/div_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 13c7beef8cba47ffa90589701ec6fe4f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_tb_behav xil_defaultlib.adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <adder> not found while processing module instance <a> [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/adder_tb.sv:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project C:/Users/pedro/Documents/arm7/tcc-arm7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1028.645 ; gain = 51.719
add_files -norecurse {C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/multiplex.sv C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/sqrt.sv C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/register.sv C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/division.sv C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/Datapath.sv C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/adder.sv C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/square_root.sv C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/div.sv}
set_property top div_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav'
"xvlog -m64 --relax -L xil_defaultlib -prj div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/multiplex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/sqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/division.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module division
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/square_root.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_root
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/adder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/multiplex_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplex_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/register_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/sqrt_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/square_root_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_root_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/div_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 13c7beef8cba47ffa90589701ec6fe4f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot div_tb_behav xil_defaultlib.div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.div_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot div_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/xsim.dir/div_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/xsim.dir/div_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 14 16:07:13 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 14 16:07:13 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1028.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "div_tb_behav -key {Behavioral:sim_1:Functional:div_tb} -tclbatch {div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1028.645 ; gain = 0.000
remove_files  C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/division.sv
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1028.645 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 14 19:13:51 2017...
