<!doctype html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />

    <title>simulator.register_file_utility API documentation</title>
    <meta name="description" content="" />

  <link href='http://fonts.googleapis.com/css?family=Source+Sans+Pro:400,300' rel='stylesheet' type='text/css'>
  
  <style type="text/css">
  
* {
  box-sizing: border-box;
}
/*! normalize.css v1.1.1 | MIT License | git.io/normalize */

/* ==========================================================================
   HTML5 display definitions
   ========================================================================== */

/**
 * Correct `block` display not defined in IE 6/7/8/9 and Firefox 3.
 */

article,
aside,
details,
figcaption,
figure,
footer,
header,
hgroup,
main,
nav,
section,
summary {
    display: block;
}

/**
 * Correct `inline-block` display not defined in IE 6/7/8/9 and Firefox 3.
 */

audio,
canvas,
video {
    display: inline-block;
    *display: inline;
    *zoom: 1;
}

/**
 * Prevent modern browsers from displaying `audio` without controls.
 * Remove excess height in iOS 5 devices.
 */

audio:not([controls]) {
    display: none;
    height: 0;
}

/**
 * Address styling not present in IE 7/8/9, Firefox 3, and Safari 4.
 * Known issue: no IE 6 support.
 */

[hidden] {
    display: none;
}

/* ==========================================================================
   Base
   ========================================================================== */

/**
 * 1. Prevent system color scheme's background color being used in Firefox, IE,
 *    and Opera.
 * 2. Prevent system color scheme's text color being used in Firefox, IE, and
 *    Opera.
 * 3. Correct text resizing oddly in IE 6/7 when body `font-size` is set using
 *    `em` units.
 * 4. Prevent iOS text size adjust after orientation change, without disabling
 *    user zoom.
 */

html {
    background: #fff; /* 1 */
    color: #000; /* 2 */
    font-size: 100%; /* 3 */
    -webkit-text-size-adjust: 100%; /* 4 */
    -ms-text-size-adjust: 100%; /* 4 */
}

/**
 * Address `font-family` inconsistency between `textarea` and other form
 * elements.
 */

html,
button,
input,
select,
textarea {
    font-family: sans-serif;
}

/**
 * Address margins handled incorrectly in IE 6/7.
 */

body {
    margin: 0;
}

/* ==========================================================================
   Links
   ========================================================================== */

/**
 * Address `outline` inconsistency between Chrome and other browsers.
 */

a:focus {
    outline: thin dotted;
}

/**
 * Improve readability when focused and also mouse hovered in all browsers.
 */

a:active,
a:hover {
    outline: 0;
}

/* ==========================================================================
   Typography
   ========================================================================== */

/**
 * Address font sizes and margins set differently in IE 6/7.
 * Address font sizes within `section` and `article` in Firefox 4+, Safari 5,
 * and Chrome.
 */

h1 {
    font-size: 2em;
    margin: 0.67em 0;
}

h2 {
    font-size: 1.5em;
    margin: 0.83em 0;
}

h3 {
    font-size: 1.17em;
    margin: 1em 0;
}

h4 {
    font-size: 1em;
    margin: 1.33em 0;
}

h5 {
    font-size: 0.83em;
    margin: 1.67em 0;
}

h6 {
    font-size: 0.67em;
    margin: 2.33em 0;
}

/**
 * Address styling not present in IE 7/8/9, Safari 5, and Chrome.
 */

abbr[title] {
    border-bottom: 1px dotted;
}

/**
 * Address style set to `bolder` in Firefox 3+, Safari 4/5, and Chrome.
 */

b,
strong {
    font-weight: bold;
}

blockquote {
    margin: 1em 40px;
}

/**
 * Address styling not present in Safari 5 and Chrome.
 */

dfn {
    font-style: italic;
}

/**
 * Address differences between Firefox and other browsers.
 * Known issue: no IE 6/7 normalization.
 */

hr {
    -moz-box-sizing: content-box;
    box-sizing: content-box;
    height: 0;
}

/**
 * Address styling not present in IE 6/7/8/9.
 */

mark {
    background: #ff0;
    color: #000;
}

/**
 * Address margins set differently in IE 6/7.
 */

p,
pre {
    margin: 1em 0;
}

/**
 * Correct font family set oddly in IE 6, Safari 4/5, and Chrome.
 */

code,
kbd,
pre,
samp {
    font-family: monospace, serif;
    _font-family: 'courier new', monospace;
    font-size: 1em;
}

/**
 * Improve readability of pre-formatted text in all browsers.
 */

pre {
    white-space: pre;
    white-space: pre-wrap;
    word-wrap: break-word;
}

/**
 * Address CSS quotes not supported in IE 6/7.
 */

q {
    quotes: none;
}

/**
 * Address `quotes` property not supported in Safari 4.
 */

q:before,
q:after {
    content: '';
    content: none;
}

/**
 * Address inconsistent and variable font size in all browsers.
 */

small {
    font-size: 80%;
}

/**
 * Prevent `sub` and `sup` affecting `line-height` in all browsers.
 */

sub,
sup {
    font-size: 75%;
    line-height: 0;
    position: relative;
    vertical-align: baseline;
}

sup {
    top: -0.5em;
}

sub {
    bottom: -0.25em;
}

/* ==========================================================================
   Lists
   ========================================================================== */

/**
 * Address margins set differently in IE 6/7.
 */

dl,
menu,
ol,
ul {
    margin: 1em 0;
}

dd {
    margin: 0 0 0 40px;
}

/**
 * Address paddings set differently in IE 6/7.
 */

menu,
ol,
ul {
    padding: 0 0 0 40px;
}

/**
 * Correct list images handled incorrectly in IE 7.
 */

nav ul,
nav ol {
    list-style: none;
    list-style-image: none;
}

/* ==========================================================================
   Embedded content
   ========================================================================== */

/**
 * 1. Remove border when inside `a` element in IE 6/7/8/9 and Firefox 3.
 * 2. Improve image quality when scaled in IE 7.
 */

img {
    border: 0; /* 1 */
    -ms-interpolation-mode: bicubic; /* 2 */
}

/**
 * Correct overflow displayed oddly in IE 9.
 */

svg:not(:root) {
    overflow: hidden;
}

/* ==========================================================================
   Figures
   ========================================================================== */

/**
 * Address margin not present in IE 6/7/8/9, Safari 5, and Opera 11.
 */

figure {
    margin: 0;
}

/* ==========================================================================
   Forms
   ========================================================================== */

/**
 * Correct margin displayed oddly in IE 6/7.
 */

form {
    margin: 0;
}

/**
 * Define consistent border, margin, and padding.
 */

fieldset {
    border: 1px solid #c0c0c0;
    margin: 0 2px;
    padding: 0.35em 0.625em 0.75em;
}

/**
 * 1. Correct color not being inherited in IE 6/7/8/9.
 * 2. Correct text not wrapping in Firefox 3.
 * 3. Correct alignment displayed oddly in IE 6/7.
 */

legend {
    border: 0; /* 1 */
    padding: 0;
    white-space: normal; /* 2 */
    *margin-left: -7px; /* 3 */
}

/**
 * 1. Correct font size not being inherited in all browsers.
 * 2. Address margins set differently in IE 6/7, Firefox 3+, Safari 5,
 *    and Chrome.
 * 3. Improve appearance and consistency in all browsers.
 */

button,
input,
select,
textarea {
    font-size: 100%; /* 1 */
    margin: 0; /* 2 */
    vertical-align: baseline; /* 3 */
    *vertical-align: middle; /* 3 */
}

/**
 * Address Firefox 3+ setting `line-height` on `input` using `!important` in
 * the UA stylesheet.
 */

button,
input {
    line-height: normal;
}

/**
 * Address inconsistent `text-transform` inheritance for `button` and `select`.
 * All other form control elements do not inherit `text-transform` values.
 * Correct `button` style inheritance in Chrome, Safari 5+, and IE 6+.
 * Correct `select` style inheritance in Firefox 4+ and Opera.
 */

button,
select {
    text-transform: none;
}

/**
 * 1. Avoid the WebKit bug in Android 4.0.* where (2) destroys native `audio`
 *    and `video` controls.
 * 2. Correct inability to style clickable `input` types in iOS.
 * 3. Improve usability and consistency of cursor style between image-type
 *    `input` and others.
 * 4. Remove inner spacing in IE 7 without affecting normal text inputs.
 *    Known issue: inner spacing remains in IE 6.
 */

button,
html input[type="button"], /* 1 */
input[type="reset"],
input[type="submit"] {
    -webkit-appearance: button; /* 2 */
    cursor: pointer; /* 3 */
    *overflow: visible;  /* 4 */
}

/**
 * Re-set default cursor for disabled elements.
 */

button[disabled],
html input[disabled] {
    cursor: default;
}

/**
 * 1. Address box sizing set to content-box in IE 8/9.
 * 2. Remove excess padding in IE 8/9.
 * 3. Remove excess padding in IE 7.
 *    Known issue: excess padding remains in IE 6.
 */

input[type="checkbox"],
input[type="radio"] {
    box-sizing: border-box; /* 1 */
    padding: 0; /* 2 */
    *height: 13px; /* 3 */
    *width: 13px; /* 3 */
}

/**
 * 1. Address `appearance` set to `searchfield` in Safari 5 and Chrome.
 * 2. Address `box-sizing` set to `border-box` in Safari 5 and Chrome
 *    (include `-moz` to future-proof).
 */

input[type="search"] {
    -webkit-appearance: textfield; /* 1 */
    -moz-box-sizing: content-box;
    -webkit-box-sizing: content-box; /* 2 */
    box-sizing: content-box;
}

/**
 * Remove inner padding and search cancel button in Safari 5 and Chrome
 * on OS X.
 */

input[type="search"]::-webkit-search-cancel-button,
input[type="search"]::-webkit-search-decoration {
    -webkit-appearance: none;
}

/**
 * Remove inner padding and border in Firefox 3+.
 */

button::-moz-focus-inner,
input::-moz-focus-inner {
    border: 0;
    padding: 0;
}

/**
 * 1. Remove default vertical scrollbar in IE 6/7/8/9.
 * 2. Improve readability and alignment in all browsers.
 */

textarea {
    overflow: auto; /* 1 */
    vertical-align: top; /* 2 */
}

/* ==========================================================================
   Tables
   ========================================================================== */

/**
 * Remove most spacing between table cells.
 */

table {
    border-collapse: collapse;
    border-spacing: 0;
}

  </style>

  <style type="text/css">
  
  html, body {
    margin: 0;
    padding: 0;
    min-height: 100%;
  }
  body {
    background: #fff;
    font-family: "Source Sans Pro", "Helvetica Neueue", Helvetica, sans;
    font-weight: 300;
    font-size: 16px;
    line-height: 1.6em;
  }
  #content {
    width: 70%;
    max-width: 850px;
    float: left;
    padding: 30px 60px;
    border-left: 1px solid #ddd;
  }
  #sidebar {
    width: 25%;
    float: left;
    padding: 30px;
    overflow: hidden;
  }
  #nav {
    font-size: 130%;
    margin: 0 0 15px 0;
  }

  #top {
    display: block;
    position: fixed;
    bottom: 5px;
    left: 5px;
    font-size: .85em;
    text-transform: uppercase;
  }

  #footer {
    font-size: .75em;
    padding: 5px 30px;
    border-top: 1px solid #ddd;
    text-align: right;
  }
    #footer p {
      margin: 0 0 0 30px;
      display: inline-block;
    }

  h1, h2, h3, h4, h5 {
    font-weight: 300;
  }
  h1 {
    font-size: 2.5em;
    line-height: 1.1em;
    margin: 0 0 .50em 0;
  }

  h2 {
    font-size: 1.75em;
    margin: 1em 0 .50em 0;
  }

  h3 {
    margin: 25px 0 10px 0;
  }

  h4 {
    margin: 0;
    font-size: 105%;
  }

  a {
    color: #058;
    text-decoration: none;
    transition: color .3s ease-in-out;
  }

  a:hover {
    color: #e08524;
    transition: color .3s ease-in-out;
  }

  pre, code, .mono, .name {
    font-family: "Ubuntu Mono", "Cousine", "DejaVu Sans Mono", monospace;
  }

  .title .name {
    font-weight: bold;
  }
  .section-title {
    margin-top: 2em;
  }
  .ident {
    color: #900;
  }

  code {
    background: #f9f9f9;
  } 

  pre {
    background: #fefefe;
    border: 1px solid #ddd;
    box-shadow: 2px 2px 0 #f3f3f3;
    margin: 0 30px;
    padding: 15px 30px;
  }

  .codehilite {
    margin: 0 30px 10px 30px;
  }

    .codehilite pre {
      margin: 0;
    }
    .codehilite .err { background: #ff3300; color: #fff !important; } 

  table#module-list {
    font-size: 110%;
  }

    table#module-list tr td:first-child {
      padding-right: 10px;
      white-space: nowrap;
    }

    table#module-list td {
      vertical-align: top;
      padding-bottom: 8px;
    }

      table#module-list td p {
        margin: 0 0 7px 0;
      }

  .def {
    display: table;
  }

    .def p {
      display: table-cell;
      vertical-align: top;
      text-align: left;
    }

    .def p:first-child {
      white-space: nowrap;
    }

    .def p:last-child {
      width: 100%;
    }


  #index {
    list-style-type: none;
    margin: 0;
    padding: 0;
  }
    ul#index .class_name {
      /* font-size: 110%; */
      font-weight: bold;
    }
    #index ul {
      margin: 0;
    }

  .item {
    margin: 0 0 15px 0;
  }

    .item .class {
      margin: 0 0 25px 30px;
    }

      .item .class ul.class_list {
        margin: 0 0 20px 0;
      }

    .item .name {
      background: #fafafa;
      margin: 0;
      font-weight: bold;
      padding: 5px 10px;
      border-radius: 3px;
      display: inline-block;
      min-width: 40%;
    }
      .item .name:hover {
        background: #f6f6f6;
      }

    .item .empty_desc {
      margin: 0 0 5px 0;
      padding: 0;
    }

    .item .inheritance {
      margin: 3px 0 0 30px;
    }

    .item .inherited {
      color: #666;
    }

    .item .desc {
      padding: 0 8px;
      margin: 0;
    }

      .item .desc p {
        margin: 0 0 10px 0;
      }

    .source_cont {
      margin: 0;
      padding: 0;
    }

    .source_link a {
      background: #ffc300;
      font-weight: 400;
      font-size: .75em;
      text-transform: uppercase;
      color: #fff;
      text-shadow: 1px 1px 0 #f4b700;
      
      padding: 3px 8px;
      border-radius: 2px;
      transition: background .3s ease-in-out;
    }
      .source_link a:hover {
        background: #FF7200;
        text-shadow: none;
        transition: background .3s ease-in-out;
      }

    .source {
      display: none;
      max-height: 600px;
      overflow-y: scroll;
      margin-bottom: 15px;
    }

      .source .codehilite {
        margin: 0;
      }

  .desc h1, .desc h2, .desc h3 {
    font-size: 100% !important;
  }
  .clear {
    clear: both;
  }

  @media all and (max-width: 950px) {
    #sidebar {
      width: 35%;
    }
    #content {
      width: 65%;
    }
  }
  @media all and (max-width: 650px) {
    #top {
      display: none;
    }
    #sidebar {
      float: none;
      width: auto;
    }
    #content {
      float: none;
      width: auto;
      padding: 30px;
    }

    #index ul {
      padding: 0;
      margin-bottom: 15px;
    }
    #index ul li {
      display: inline-block;
      margin-right: 30px;
    }
    #footer {
      text-align: left;
    }
    #footer p {
      display: block;
      margin: inherit;
    }
  }

  /*****************************/

  </style>


  <style type="text/css">
  
/* ==========================================================================
   EXAMPLE Media Queries for Responsive Design.
   These examples override the primary ('mobile first') styles.
   Modify as content requires.
   ========================================================================== */

@media only screen and (min-width: 35em) {
    /* Style adjustments for viewports that meet the condition */
}

@media print,
       (-o-min-device-pixel-ratio: 5/4),
       (-webkit-min-device-pixel-ratio: 1.25),
       (min-resolution: 120dpi) {
    /* Style adjustments for high resolution devices */
}

/* ==========================================================================
   Print styles.
   Inlined to avoid required HTTP connection: h5bp.com/r
   ========================================================================== */

@media print {
    * {
        background: transparent !important;
        color: #000 !important; /* Black prints faster: h5bp.com/s */
        box-shadow: none !important;
        text-shadow: none !important;
    }

    a,
    a:visited {
        text-decoration: underline;
    }

    a[href]:after {
        content: " (" attr(href) ")";
    }

    abbr[title]:after {
        content: " (" attr(title) ")";
    }

    /*
     * Don't show links for images, or javascript/internal links
     */

    .ir a:after,
    a[href^="javascript:"]:after,
    a[href^="#"]:after {
        content: "";
    }

    pre,
    blockquote {
        border: 1px solid #999;
        page-break-inside: avoid;
    }

    thead {
        display: table-header-group; /* h5bp.com/t */
    }

    tr,
    img {
        page-break-inside: avoid;
    }

    img {
        max-width: 100% !important;
    }

    @page {
        margin: 0.5cm;
    }

    p,
    h2,
    h3 {
        orphans: 3;
        widows: 3;
    }

    h2,
    h3 {
        page-break-after: avoid;
    }
}

  </style>

  <script type="text/javascript">
  function toggle(id, $link) {
    $node = document.getElementById(id);
    if (!$node)
    return;
    if (!$node.style.display || $node.style.display == 'none') {
    $node.style.display = 'block';
    $link.innerHTML = 'Hide source &nequiv;';
    } else {
    $node.style.display = 'none';
    $link.innerHTML = 'Show source &equiv;';
    }
  }
  </script>
</head>
<body>
<a href="#" id="top">Top</a>

<div id="container">
    
  
  <div id="sidebar">
    <h1>Index</h1>
    <ul id="index">


    <li class="set"><h3><a href="#header-classes">Classes</a></h3>
      <ul>
        <li class="mono">
        <span class="class_name"><a href="#simulator.register_file_utility.OperandReadReq">OperandReadReq</a></span>
        
          
  <ul>
    <li class="mono"><a href="#simulator.register_file_utility.OperandReadReq.__init__">__init__</a></li>
  </ul>

        </li>
        <li class="mono">
        <span class="class_name"><a href="#simulator.register_file_utility.OperandReadResp">OperandReadResp</a></span>
        
          
  <ul>
    <li class="mono"><a href="#simulator.register_file_utility.OperandReadResp.__init__">__init__</a></li>
  </ul>

        </li>
        <li class="mono">
        <span class="class_name"><a href="#simulator.register_file_utility.OperandWriteReq">OperandWriteReq</a></span>
        
          
  <ul>
    <li class="mono"><a href="#simulator.register_file_utility.OperandWriteReq.__init__">__init__</a></li>
  </ul>

        </li>
        <li class="mono">
        <span class="class_name"><a href="#simulator.register_file_utility.OperandWriteResp">OperandWriteResp</a></span>
        
          
  <ul>
    <li class="mono"><a href="#simulator.register_file_utility.OperandWriteResp.__init__">__init__</a></li>
  </ul>

        </li>
        <li class="mono">
        <span class="class_name"><a href="#simulator.register_file_utility.RegFileOperandIOInterface">RegFileOperandIOInterface</a></span>
        
          
  <ul>
    <li class="mono"><a href="#simulator.register_file_utility.RegFileOperandIOInterface.__init__">__init__</a></li>
  </ul>

        </li>
      </ul>
    </li>

    </ul>
  </div>

    <article id="content">
      
  

  


  <header id="section-intro">
  <h1 class="title"><span class="name">simulator.register_file_utility</span> module</h1>
  
  
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.register_file_utility', this);">Show source &equiv;</a></p>
  <div id="source-simulator.register_file_utility" class="source">
    <pre><code>import simpy
from copy import deepcopy

from simulator.register_file import RegReadReq, RegWriteReq, \
    RegReadResp, RegWriteAck


class OperandReadReq:
    def __init__(self, operand_id, 
                 base_reg_addr, total_reg_size):
        self.operand_id = operand_id
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size


class OperandReadResp:
    def __init__(self, operand_id, 
                 base_reg_addr, total_reg_size, data):
        self.operand_id = operand_id
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size
        self.data = data


class OperandWriteReq:
    def __init__(self, base_reg_addr, total_reg_size,
                 simt_mask, data):
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size
        self.simt_mask = simt_mask
        self.data = data


class OperandWriteResp:
    def __init__(self, base_reg_addr, total_reg_size):
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size


class RegFileOperandIOInterface:
    """Operand reading / writing interface for register file
    """
    
    def __init__(self, env, log, config, clock_unit, reg_file, interface_type):
        self.env = env
        self.log = log
        self.config = config
        self.clock_unit = clock_unit
        self.reg_file = reg_file
        self.interface_type = interface_type
        self.simt_len = self.config["num_threads_per_warp"]
        self.alignment = self.reg_file.alignment
        self.all_1s = int("1" * self.simt_len, 2)
        
        # the following read queues also contains queues for 
        # read-modify-write's read request
        self.read_req_queue = {}
        self.read_resp_queue = {}
        #  write queues
        self.write_req_queue = {}
        if interface_type == "far-bank":
            for i in range(self.config["num_subcore_reg_file_read_port"]):
                self.read_req_queue[i] = simpy.Store(env, capacity=1)
                self.read_resp_queue[i] = simpy.Store(env, capacity=1)
            for i in range(self.config["num_subcore_reg_file_read_port"]):
                self.env.process(self._handle_operand_read_req(i))
            # for read-modify-write read ports only
            self.rmw_base_read_port_id = \
                self.config["base_regfile_read_port_id_fb_rmw"]
            for i in range(self.config["num_subcore_reg_file_write_port"]):
                self.write_req_queue[i] = simpy.Store(env, capacity=1)
            # TODO: model write response queue more accurate
            self.write_resp_queue = simpy.FilterStore(env, capacity=1)
            for i in range(self.config["num_subcore_reg_file_write_port"]):
                self.env.process(self._handle_operand_write_req(i))
        elif interface_type == "near-bank":
            for i in range(self.config["num_pg_reg_file_read_port"]):
                self.read_req_queue[i] = simpy.Store(env, capacity=1)
                self.read_resp_queue[i] = simpy.Store(env, capacity=1)
            for i in range(self.config["num_pg_reg_file_read_port"]):
                self.env.process(self._handle_operand_read_req(i))
            # for read-modify-write read ports only
            self.rmw_base_read_port_id = \
                self.config["base_regfile_read_port_id_nb_rmw"]
            for i in range(self.config["num_pg_reg_file_write_port"]):
                self.write_req_queue[i] = simpy.Store(env, capacity=1)
            # TODO: model write response queue more accurate
            self.write_resp_queue = simpy.FilterStore(env, capacity=1)
            for i in range(self.config["num_pg_reg_file_write_port"]):
                self.env.process(self._handle_operand_write_req(i))
        else:
            raise NotImplementedError(
                "Unknown register file interface type:{}"
                .format(interface_type)
            )

    def _receive_reg_read_resp(self, regfile_read_port_id, operand_read_req, 
                               aligned_start_addr, num_req):
        cur_start_addr = aligned_start_addr
        temp_buf = bytearray(num_req * self.alignment)
        buf_start_addr = 0
        for i in range(num_req):
            resp = yield self.reg_file.read_resp_queue.get(
                lambda x: x.reg_addr == cur_start_addr
            )
            assert isinstance(resp, RegReadResp), "The incorrect type" \
                " from the response queue"
            temp_buf[buf_start_addr: buf_start_addr + self.alignment] = \
                deepcopy(resp.data)
            cur_start_addr = cur_start_addr + self.alignment
            buf_start_addr = buf_start_addr + self.alignment
        # calculate correct index into the array
        buf_start_addr = operand_read_req.base_reg_addr \
            % self.alignment
        buf_end_addr = buf_start_addr \
            + operand_read_req.total_reg_size
        assert buf_end_addr <= num_req * self.alignment
        # prepare a read response
        operand_read_resp = OperandReadResp(
            operand_id=operand_read_req.operand_id,
            base_reg_addr=operand_read_req.base_reg_addr,
            total_reg_size=operand_read_req.total_reg_size,
            data=deepcopy(temp_buf[buf_start_addr: buf_end_addr])
        )
        yield self.read_resp_queue[regfile_read_port_id].put(operand_read_resp)

    def _handle_operand_read_req(self, regfile_read_port_id):
        while True:
            operand_read_req = \
                yield self.read_req_queue[regfile_read_port_id].get()
            assert isinstance(operand_read_req, OperandReadReq)
            ori_start_addr = operand_read_req.base_reg_addr
            ori_end_addr = ori_start_addr + operand_read_req.total_reg_size
            # calculate aligned address
            aligned_start_addr = self.reg_file._align_down(ori_start_addr)
            aligned_end_addr = self.reg_file._align_up(ori_end_addr)
            num_req = (aligned_end_addr - aligned_start_addr) \
                // self.alignment
            cur_start_addr = aligned_start_addr
            for i in range(num_req):
                # compose and issue reg file req
                bank_index = self.reg_file.calc_bank_index(cur_start_addr)
                req = RegReadReq(reg_addr=cur_start_addr)
                yield self.reg_file.read_req_queue[bank_index].put(req)
                cur_start_addr = cur_start_addr + self.alignment
            # spawn a process to handle returned read response
            self.env.process(
                self._receive_reg_read_resp(
                    regfile_read_port_id=regfile_read_port_id,
                    operand_read_req=operand_read_req,
                    aligned_start_addr=aligned_start_addr,
                    num_req=num_req
                )
            )

    def _receive_reg_write_resp(self, operand_write_req, aligned_start_addr,
                                num_req):
        cur_start_addr = aligned_start_addr
        for i in range(num_req):
            resp = yield self.reg_file.write_resp_queue.get(
                lambda x: x.reg_addr == cur_start_addr
            )
            assert isinstance(resp, RegWriteAck), "The incorrect type" \
                " from the response queue"
            cur_start_addr = cur_start_addr + self.alignment
        # prepare a write response
        operand_write_resp = OperandWriteResp(
            base_reg_addr=operand_write_req.base_reg_addr,
            total_reg_size=operand_write_req.total_reg_size
        )
        yield self.write_resp_queue.put(operand_write_resp)

    def _issue_aligned_uniform_write(self, operand_write_req, 
                                     aligned_start_addr, num_req,
                                     aligned_data):
        """This function assumes: (1) write data and address are already 
        aligned to register file bank; (2) simt_mask are all 1s
        """
        assert aligned_start_addr % self.alignment == 0
        cur_start_addr = aligned_start_addr
        buf_start_addr = 0
        for i in range(num_req):
            # compose and issue reg file req
            bank_index = self.reg_file.calc_bank_index(cur_start_addr)
            req = RegWriteReq(
                reg_addr=cur_start_addr,
                data=deepcopy(
                    aligned_data[buf_start_addr: 
                                 buf_start_addr + self.alignment]
                )
            )
            yield self.reg_file.write_req_queue[bank_index].put(req)
            cur_start_addr = cur_start_addr + self.alignment
            buf_start_addr = buf_start_addr + self.alignment
        # spawn a process to handle returned write response
        self.env.process(
            self._receive_reg_write_resp(
                operand_write_req=operand_write_req,
                aligned_start_addr=aligned_start_addr,
                num_req=num_req
            )
        )

    def _is_write_req_aligned(self, reg_addr, reg_size):
        if reg_addr % self.alignment != 0:
            return False
        if reg_size % self.alignment != 0:
            return False
        return True

    def _compose_preload_req(self, operand_write_req):
        # calculate aligned access addresses
        aligned_start_addr = self.reg_file._align_down(
            operand_write_req.base_reg_addr
        )
        aligned_end_addr = self.reg_file._align_up(
            operand_write_req.base_reg_addr
            + operand_write_req.total_reg_size
        )
        aligned_reg_size = aligned_end_addr\
            - aligned_start_addr
        # compose a read request
        operand_read_req = OperandReadReq(
            operand_id=None,
            base_reg_addr=aligned_start_addr,
            total_reg_size=aligned_reg_size
        )
        return operand_read_req

    def _handle_operand_write_req(self, regfile_write_port_id):
        regfile_rmw_read_port_id = self.rmw_base_read_port_id \
            + regfile_write_port_id
        while True:
            operand_write_req = \
                yield self.write_req_queue[regfile_write_port_id].get()
            assert isinstance(operand_write_req, OperandWriteReq)
            simt_mask = operand_write_req.simt_mask
            if simt_mask == self.all_1s:
                # uniform write
                if self._is_write_req_aligned(
                    reg_addr=operand_write_req.base_reg_addr,
                    reg_size=operand_write_req.total_reg_size
                ) is False:
                    # unaligned access
                    # read then modify: get original data first
                    operand_read_req = self._compose_preload_req(
                        operand_write_req=operand_write_req
                    )
                    # issue this to read interface
                    yield self.read_req_queue[regfile_rmw_read_port_id]\
                        .put(operand_read_req)
                    # get original data
                    operand_read_resp = yield self\
                        .read_resp_queue[regfile_rmw_read_port_id]\
                        .get()
                    # compose write data
                    write_data = deepcopy(operand_read_resp.data)
                    buf_start_addr = operand_write_req.base_reg_addr\
                        % self.alignment
                    buf_end_addr = buf_start_addr \
                        + operand_write_req.total_reg_size
                    assert buf_end_addr <= len(write_data)
                    write_data[buf_start_addr: buf_end_addr] = \
                        deepcopy(operand_write_req.data)
                    # issue write request
                    num_req = len(write_data) // self.alignment
                    self.env.process(
                        self._issue_aligned_uniform_write(
                            operand_write_req=operand_write_req,
                            aligned_start_addr=operand_read_resp.base_reg_addr,
                            num_req=num_req,
                            aligned_data=write_data
                        )
                    )
                else:
                    # aligned access
                    # issue write request
                    num_req = operand_write_req.total_reg_size\
                        // self.alignment
                    # compose write data
                    write_data = deepcopy(operand_write_req.data)
                    self.env.process(
                        self._issue_aligned_uniform_write(
                            operand_write_req=operand_write_req,
                            aligned_start_addr=operand_write_req.base_reg_addr,
                            num_req=num_req,
                            aligned_data=write_data
                        )
                    )
            elif simt_mask > 0:
                # divergent write
                # read then modify: get original data first
                operand_read_req = self._compose_preload_req(
                    operand_write_req=operand_write_req
                )
                # issue this to read interface
                yield self.read_req_queue[regfile_rmw_read_port_id]\
                    .put(operand_read_req)
                # get original data
                operand_read_resp = \
                    yield self.read_resp_queue[regfile_rmw_read_port_id].get()
                # compose write data
                write_data = deepcopy(operand_read_resp.data)
                assert operand_write_req.total_reg_size % self.simt_len == 0
                data_width = operand_write_req.total_reg_size // self.simt_len
                buf_start_addr = operand_write_req.base_reg_addr\
                    % self.alignment
                for i in range(self.simt_len):
                    valid = (simt_mask >> i) & 1
                    base = data_width * i
                    buf_base = buf_start_addr + base
                    if valid:
                        write_data[buf_base: buf_base + data_width] = deepcopy(
                            operand_write_req.data[base: base + data_width]
                        )
                # issue write request
                num_req = len(write_data) // self.alignment
                self.env.process(
                    self._issue_aligned_uniform_write(
                        operand_write_req=operand_write_req,
                        aligned_start_addr=operand_read_resp.base_reg_addr,
                        num_req=num_req,
                        aligned_data=write_data
                    )
                )
            else:
                # empty request
                assert False, "write simt mask is not allowed to be zero!"

</code></pre>
  </div>

  </header>

  <section id="section-items">


    <h2 class="section-title" id="header-classes">Classes</h2>
      
      <div class="item">
      <p id="simulator.register_file_utility.OperandReadReq" class="name">class <span class="ident">OperandReadReq</span></p>
      
  
  <div class="source_cont">
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.register_file_utility.OperandReadReq', this);">Show source &equiv;</a></p>
  <div id="source-simulator.register_file_utility.OperandReadReq" class="source">
    <pre><code>class OperandReadReq:
    def __init__(self, operand_id, 
                 base_reg_addr, total_reg_size):
        self.operand_id = operand_id
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size
</code></pre>
  </div>
</div>


      <div class="class">
          <h3>Ancestors (in MRO)</h3>
          <ul class="class_list">
          <li><a href="#simulator.register_file_utility.OperandReadReq">OperandReadReq</a></li>
          <li>builtins.object</li>
          </ul>
          <h3>Static methods</h3>
            
  <div class="item">
    <div class="name def" id="simulator.register_file_utility.OperandReadReq.__init__">
    <p>def <span class="ident">__init__</span>(</p><p>self, operand_id, base_reg_addr, total_reg_size)</p>
    </div>
    

    
  
    <div class="desc"><p>Initialize self.  See help(type(self)) for accurate signature.</p></div>
  <div class="source_cont">
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.register_file_utility.OperandReadReq.__init__', this);">Show source &equiv;</a></p>
  <div id="source-simulator.register_file_utility.OperandReadReq.__init__" class="source">
    <pre><code>def __init__(self, operand_id, 
             base_reg_addr, total_reg_size):
    self.operand_id = operand_id
    self.base_reg_addr = base_reg_addr
    self.total_reg_size = total_reg_size
</code></pre>
  </div>
</div>

  </div>
  
          <h3>Instance variables</h3>
            <div class="item">
            <p id="simulator.register_file_utility.OperandReadReq.base_reg_addr" class="name">var <span class="ident">base_reg_addr</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.OperandReadReq.operand_id" class="name">var <span class="ident">operand_id</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.OperandReadReq.total_reg_size" class="name">var <span class="ident">total_reg_size</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
      </div>
      </div>
      
      <div class="item">
      <p id="simulator.register_file_utility.OperandReadResp" class="name">class <span class="ident">OperandReadResp</span></p>
      
  
  <div class="source_cont">
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.register_file_utility.OperandReadResp', this);">Show source &equiv;</a></p>
  <div id="source-simulator.register_file_utility.OperandReadResp" class="source">
    <pre><code>class OperandReadResp:
    def __init__(self, operand_id, 
                 base_reg_addr, total_reg_size, data):
        self.operand_id = operand_id
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size
        self.data = data
</code></pre>
  </div>
</div>


      <div class="class">
          <h3>Ancestors (in MRO)</h3>
          <ul class="class_list">
          <li><a href="#simulator.register_file_utility.OperandReadResp">OperandReadResp</a></li>
          <li>builtins.object</li>
          </ul>
          <h3>Static methods</h3>
            
  <div class="item">
    <div class="name def" id="simulator.register_file_utility.OperandReadResp.__init__">
    <p>def <span class="ident">__init__</span>(</p><p>self, operand_id, base_reg_addr, total_reg_size, data)</p>
    </div>
    

    
  
    <div class="desc"><p>Initialize self.  See help(type(self)) for accurate signature.</p></div>
  <div class="source_cont">
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.register_file_utility.OperandReadResp.__init__', this);">Show source &equiv;</a></p>
  <div id="source-simulator.register_file_utility.OperandReadResp.__init__" class="source">
    <pre><code>def __init__(self, operand_id, 
             base_reg_addr, total_reg_size, data):
    self.operand_id = operand_id
    self.base_reg_addr = base_reg_addr
    self.total_reg_size = total_reg_size
    self.data = data
</code></pre>
  </div>
</div>

  </div>
  
          <h3>Instance variables</h3>
            <div class="item">
            <p id="simulator.register_file_utility.OperandReadResp.base_reg_addr" class="name">var <span class="ident">base_reg_addr</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.OperandReadResp.data" class="name">var <span class="ident">data</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.OperandReadResp.operand_id" class="name">var <span class="ident">operand_id</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.OperandReadResp.total_reg_size" class="name">var <span class="ident">total_reg_size</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
      </div>
      </div>
      
      <div class="item">
      <p id="simulator.register_file_utility.OperandWriteReq" class="name">class <span class="ident">OperandWriteReq</span></p>
      
  
  <div class="source_cont">
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.register_file_utility.OperandWriteReq', this);">Show source &equiv;</a></p>
  <div id="source-simulator.register_file_utility.OperandWriteReq" class="source">
    <pre><code>class OperandWriteReq:
    def __init__(self, base_reg_addr, total_reg_size,
                 simt_mask, data):
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size
        self.simt_mask = simt_mask
        self.data = data
</code></pre>
  </div>
</div>


      <div class="class">
          <h3>Ancestors (in MRO)</h3>
          <ul class="class_list">
          <li><a href="#simulator.register_file_utility.OperandWriteReq">OperandWriteReq</a></li>
          <li>builtins.object</li>
          </ul>
          <h3>Static methods</h3>
            
  <div class="item">
    <div class="name def" id="simulator.register_file_utility.OperandWriteReq.__init__">
    <p>def <span class="ident">__init__</span>(</p><p>self, base_reg_addr, total_reg_size, simt_mask, data)</p>
    </div>
    

    
  
    <div class="desc"><p>Initialize self.  See help(type(self)) for accurate signature.</p></div>
  <div class="source_cont">
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.register_file_utility.OperandWriteReq.__init__', this);">Show source &equiv;</a></p>
  <div id="source-simulator.register_file_utility.OperandWriteReq.__init__" class="source">
    <pre><code>def __init__(self, base_reg_addr, total_reg_size,
             simt_mask, data):
    self.base_reg_addr = base_reg_addr
    self.total_reg_size = total_reg_size
    self.simt_mask = simt_mask
    self.data = data
</code></pre>
  </div>
</div>

  </div>
  
          <h3>Instance variables</h3>
            <div class="item">
            <p id="simulator.register_file_utility.OperandWriteReq.base_reg_addr" class="name">var <span class="ident">base_reg_addr</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.OperandWriteReq.data" class="name">var <span class="ident">data</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.OperandWriteReq.simt_mask" class="name">var <span class="ident">simt_mask</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.OperandWriteReq.total_reg_size" class="name">var <span class="ident">total_reg_size</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
      </div>
      </div>
      
      <div class="item">
      <p id="simulator.register_file_utility.OperandWriteResp" class="name">class <span class="ident">OperandWriteResp</span></p>
      
  
  <div class="source_cont">
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.register_file_utility.OperandWriteResp', this);">Show source &equiv;</a></p>
  <div id="source-simulator.register_file_utility.OperandWriteResp" class="source">
    <pre><code>class OperandWriteResp:
    def __init__(self, base_reg_addr, total_reg_size):
        self.base_reg_addr = base_reg_addr
        self.total_reg_size = total_reg_size
</code></pre>
  </div>
</div>


      <div class="class">
          <h3>Ancestors (in MRO)</h3>
          <ul class="class_list">
          <li><a href="#simulator.register_file_utility.OperandWriteResp">OperandWriteResp</a></li>
          <li>builtins.object</li>
          </ul>
          <h3>Static methods</h3>
            
  <div class="item">
    <div class="name def" id="simulator.register_file_utility.OperandWriteResp.__init__">
    <p>def <span class="ident">__init__</span>(</p><p>self, base_reg_addr, total_reg_size)</p>
    </div>
    

    
  
    <div class="desc"><p>Initialize self.  See help(type(self)) for accurate signature.</p></div>
  <div class="source_cont">
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.register_file_utility.OperandWriteResp.__init__', this);">Show source &equiv;</a></p>
  <div id="source-simulator.register_file_utility.OperandWriteResp.__init__" class="source">
    <pre><code>def __init__(self, base_reg_addr, total_reg_size):
    self.base_reg_addr = base_reg_addr
    self.total_reg_size = total_reg_size
</code></pre>
  </div>
</div>

  </div>
  
          <h3>Instance variables</h3>
            <div class="item">
            <p id="simulator.register_file_utility.OperandWriteResp.base_reg_addr" class="name">var <span class="ident">base_reg_addr</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.OperandWriteResp.total_reg_size" class="name">var <span class="ident">total_reg_size</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
      </div>
      </div>
      
      <div class="item">
      <p id="simulator.register_file_utility.RegFileOperandIOInterface" class="name">class <span class="ident">RegFileOperandIOInterface</span></p>
      
  
    <div class="desc"><p>Operand reading / writing interface for register file</p></div>
  <div class="source_cont">
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.register_file_utility.RegFileOperandIOInterface', this);">Show source &equiv;</a></p>
  <div id="source-simulator.register_file_utility.RegFileOperandIOInterface" class="source">
    <pre><code>class RegFileOperandIOInterface:
    """Operand reading / writing interface for register file
    """
    
    def __init__(self, env, log, config, clock_unit, reg_file, interface_type):
        self.env = env
        self.log = log
        self.config = config
        self.clock_unit = clock_unit
        self.reg_file = reg_file
        self.interface_type = interface_type
        self.simt_len = self.config["num_threads_per_warp"]
        self.alignment = self.reg_file.alignment
        self.all_1s = int("1" * self.simt_len, 2)
        
        # the following read queues also contains queues for 
        # read-modify-write's read request
        self.read_req_queue = {}
        self.read_resp_queue = {}
        #  write queues
        self.write_req_queue = {}
        if interface_type == "far-bank":
            for i in range(self.config["num_subcore_reg_file_read_port"]):
                self.read_req_queue[i] = simpy.Store(env, capacity=1)
                self.read_resp_queue[i] = simpy.Store(env, capacity=1)
            for i in range(self.config["num_subcore_reg_file_read_port"]):
                self.env.process(self._handle_operand_read_req(i))
            # for read-modify-write read ports only
            self.rmw_base_read_port_id = \
                self.config["base_regfile_read_port_id_fb_rmw"]
            for i in range(self.config["num_subcore_reg_file_write_port"]):
                self.write_req_queue[i] = simpy.Store(env, capacity=1)
            # TODO: model write response queue more accurate
            self.write_resp_queue = simpy.FilterStore(env, capacity=1)
            for i in range(self.config["num_subcore_reg_file_write_port"]):
                self.env.process(self._handle_operand_write_req(i))
        elif interface_type == "near-bank":
            for i in range(self.config["num_pg_reg_file_read_port"]):
                self.read_req_queue[i] = simpy.Store(env, capacity=1)
                self.read_resp_queue[i] = simpy.Store(env, capacity=1)
            for i in range(self.config["num_pg_reg_file_read_port"]):
                self.env.process(self._handle_operand_read_req(i))
            # for read-modify-write read ports only
            self.rmw_base_read_port_id = \
                self.config["base_regfile_read_port_id_nb_rmw"]
            for i in range(self.config["num_pg_reg_file_write_port"]):
                self.write_req_queue[i] = simpy.Store(env, capacity=1)
            # TODO: model write response queue more accurate
            self.write_resp_queue = simpy.FilterStore(env, capacity=1)
            for i in range(self.config["num_pg_reg_file_write_port"]):
                self.env.process(self._handle_operand_write_req(i))
        else:
            raise NotImplementedError(
                "Unknown register file interface type:{}"
                .format(interface_type)
            )

    def _receive_reg_read_resp(self, regfile_read_port_id, operand_read_req, 
                               aligned_start_addr, num_req):
        cur_start_addr = aligned_start_addr
        temp_buf = bytearray(num_req * self.alignment)
        buf_start_addr = 0
        for i in range(num_req):
            resp = yield self.reg_file.read_resp_queue.get(
                lambda x: x.reg_addr == cur_start_addr
            )
            assert isinstance(resp, RegReadResp), "The incorrect type" \
                " from the response queue"
            temp_buf[buf_start_addr: buf_start_addr + self.alignment] = \
                deepcopy(resp.data)
            cur_start_addr = cur_start_addr + self.alignment
            buf_start_addr = buf_start_addr + self.alignment
        # calculate correct index into the array
        buf_start_addr = operand_read_req.base_reg_addr \
            % self.alignment
        buf_end_addr = buf_start_addr \
            + operand_read_req.total_reg_size
        assert buf_end_addr <= num_req * self.alignment
        # prepare a read response
        operand_read_resp = OperandReadResp(
            operand_id=operand_read_req.operand_id,
            base_reg_addr=operand_read_req.base_reg_addr,
            total_reg_size=operand_read_req.total_reg_size,
            data=deepcopy(temp_buf[buf_start_addr: buf_end_addr])
        )
        yield self.read_resp_queue[regfile_read_port_id].put(operand_read_resp)

    def _handle_operand_read_req(self, regfile_read_port_id):
        while True:
            operand_read_req = \
                yield self.read_req_queue[regfile_read_port_id].get()
            assert isinstance(operand_read_req, OperandReadReq)
            ori_start_addr = operand_read_req.base_reg_addr
            ori_end_addr = ori_start_addr + operand_read_req.total_reg_size
            # calculate aligned address
            aligned_start_addr = self.reg_file._align_down(ori_start_addr)
            aligned_end_addr = self.reg_file._align_up(ori_end_addr)
            num_req = (aligned_end_addr - aligned_start_addr) \
                // self.alignment
            cur_start_addr = aligned_start_addr
            for i in range(num_req):
                # compose and issue reg file req
                bank_index = self.reg_file.calc_bank_index(cur_start_addr)
                req = RegReadReq(reg_addr=cur_start_addr)
                yield self.reg_file.read_req_queue[bank_index].put(req)
                cur_start_addr = cur_start_addr + self.alignment
            # spawn a process to handle returned read response
            self.env.process(
                self._receive_reg_read_resp(
                    regfile_read_port_id=regfile_read_port_id,
                    operand_read_req=operand_read_req,
                    aligned_start_addr=aligned_start_addr,
                    num_req=num_req
                )
            )

    def _receive_reg_write_resp(self, operand_write_req, aligned_start_addr,
                                num_req):
        cur_start_addr = aligned_start_addr
        for i in range(num_req):
            resp = yield self.reg_file.write_resp_queue.get(
                lambda x: x.reg_addr == cur_start_addr
            )
            assert isinstance(resp, RegWriteAck), "The incorrect type" \
                " from the response queue"
            cur_start_addr = cur_start_addr + self.alignment
        # prepare a write response
        operand_write_resp = OperandWriteResp(
            base_reg_addr=operand_write_req.base_reg_addr,
            total_reg_size=operand_write_req.total_reg_size
        )
        yield self.write_resp_queue.put(operand_write_resp)

    def _issue_aligned_uniform_write(self, operand_write_req, 
                                     aligned_start_addr, num_req,
                                     aligned_data):
        """This function assumes: (1) write data and address are already 
        aligned to register file bank; (2) simt_mask are all 1s
        """
        assert aligned_start_addr % self.alignment == 0
        cur_start_addr = aligned_start_addr
        buf_start_addr = 0
        for i in range(num_req):
            # compose and issue reg file req
            bank_index = self.reg_file.calc_bank_index(cur_start_addr)
            req = RegWriteReq(
                reg_addr=cur_start_addr,
                data=deepcopy(
                    aligned_data[buf_start_addr: 
                                 buf_start_addr + self.alignment]
                )
            )
            yield self.reg_file.write_req_queue[bank_index].put(req)
            cur_start_addr = cur_start_addr + self.alignment
            buf_start_addr = buf_start_addr + self.alignment
        # spawn a process to handle returned write response
        self.env.process(
            self._receive_reg_write_resp(
                operand_write_req=operand_write_req,
                aligned_start_addr=aligned_start_addr,
                num_req=num_req
            )
        )

    def _is_write_req_aligned(self, reg_addr, reg_size):
        if reg_addr % self.alignment != 0:
            return False
        if reg_size % self.alignment != 0:
            return False
        return True

    def _compose_preload_req(self, operand_write_req):
        # calculate aligned access addresses
        aligned_start_addr = self.reg_file._align_down(
            operand_write_req.base_reg_addr
        )
        aligned_end_addr = self.reg_file._align_up(
            operand_write_req.base_reg_addr
            + operand_write_req.total_reg_size
        )
        aligned_reg_size = aligned_end_addr\
            - aligned_start_addr
        # compose a read request
        operand_read_req = OperandReadReq(
            operand_id=None,
            base_reg_addr=aligned_start_addr,
            total_reg_size=aligned_reg_size
        )
        return operand_read_req

    def _handle_operand_write_req(self, regfile_write_port_id):
        regfile_rmw_read_port_id = self.rmw_base_read_port_id \
            + regfile_write_port_id
        while True:
            operand_write_req = \
                yield self.write_req_queue[regfile_write_port_id].get()
            assert isinstance(operand_write_req, OperandWriteReq)
            simt_mask = operand_write_req.simt_mask
            if simt_mask == self.all_1s:
                # uniform write
                if self._is_write_req_aligned(
                    reg_addr=operand_write_req.base_reg_addr,
                    reg_size=operand_write_req.total_reg_size
                ) is False:
                    # unaligned access
                    # read then modify: get original data first
                    operand_read_req = self._compose_preload_req(
                        operand_write_req=operand_write_req
                    )
                    # issue this to read interface
                    yield self.read_req_queue[regfile_rmw_read_port_id]\
                        .put(operand_read_req)
                    # get original data
                    operand_read_resp = yield self\
                        .read_resp_queue[regfile_rmw_read_port_id]\
                        .get()
                    # compose write data
                    write_data = deepcopy(operand_read_resp.data)
                    buf_start_addr = operand_write_req.base_reg_addr\
                        % self.alignment
                    buf_end_addr = buf_start_addr \
                        + operand_write_req.total_reg_size
                    assert buf_end_addr <= len(write_data)
                    write_data[buf_start_addr: buf_end_addr] = \
                        deepcopy(operand_write_req.data)
                    # issue write request
                    num_req = len(write_data) // self.alignment
                    self.env.process(
                        self._issue_aligned_uniform_write(
                            operand_write_req=operand_write_req,
                            aligned_start_addr=operand_read_resp.base_reg_addr,
                            num_req=num_req,
                            aligned_data=write_data
                        )
                    )
                else:
                    # aligned access
                    # issue write request
                    num_req = operand_write_req.total_reg_size\
                        // self.alignment
                    # compose write data
                    write_data = deepcopy(operand_write_req.data)
                    self.env.process(
                        self._issue_aligned_uniform_write(
                            operand_write_req=operand_write_req,
                            aligned_start_addr=operand_write_req.base_reg_addr,
                            num_req=num_req,
                            aligned_data=write_data
                        )
                    )
            elif simt_mask > 0:
                # divergent write
                # read then modify: get original data first
                operand_read_req = self._compose_preload_req(
                    operand_write_req=operand_write_req
                )
                # issue this to read interface
                yield self.read_req_queue[regfile_rmw_read_port_id]\
                    .put(operand_read_req)
                # get original data
                operand_read_resp = \
                    yield self.read_resp_queue[regfile_rmw_read_port_id].get()
                # compose write data
                write_data = deepcopy(operand_read_resp.data)
                assert operand_write_req.total_reg_size % self.simt_len == 0
                data_width = operand_write_req.total_reg_size // self.simt_len
                buf_start_addr = operand_write_req.base_reg_addr\
                    % self.alignment
                for i in range(self.simt_len):
                    valid = (simt_mask >> i) & 1
                    base = data_width * i
                    buf_base = buf_start_addr + base
                    if valid:
                        write_data[buf_base: buf_base + data_width] = deepcopy(
                            operand_write_req.data[base: base + data_width]
                        )
                # issue write request
                num_req = len(write_data) // self.alignment
                self.env.process(
                    self._issue_aligned_uniform_write(
                        operand_write_req=operand_write_req,
                        aligned_start_addr=operand_read_resp.base_reg_addr,
                        num_req=num_req,
                        aligned_data=write_data
                    )
                )
            else:
                # empty request
                assert False, "write simt mask is not allowed to be zero!"
</code></pre>
  </div>
</div>


      <div class="class">
          <h3>Ancestors (in MRO)</h3>
          <ul class="class_list">
          <li><a href="#simulator.register_file_utility.RegFileOperandIOInterface">RegFileOperandIOInterface</a></li>
          <li>builtins.object</li>
          </ul>
          <h3>Static methods</h3>
            
  <div class="item">
    <div class="name def" id="simulator.register_file_utility.RegFileOperandIOInterface.__init__">
    <p>def <span class="ident">__init__</span>(</p><p>self, env, log, config, clock_unit, reg_file, interface_type)</p>
    </div>
    

    
  
    <div class="desc"><p>Initialize self.  See help(type(self)) for accurate signature.</p></div>
  <div class="source_cont">
  <p class="source_link"><a href="javascript:void(0);" onclick="toggle('source-simulator.register_file_utility.RegFileOperandIOInterface.__init__', this);">Show source &equiv;</a></p>
  <div id="source-simulator.register_file_utility.RegFileOperandIOInterface.__init__" class="source">
    <pre><code>def __init__(self, env, log, config, clock_unit, reg_file, interface_type):
    self.env = env
    self.log = log
    self.config = config
    self.clock_unit = clock_unit
    self.reg_file = reg_file
    self.interface_type = interface_type
    self.simt_len = self.config["num_threads_per_warp"]
    self.alignment = self.reg_file.alignment
    self.all_1s = int("1" * self.simt_len, 2)
    
    # the following read queues also contains queues for 
    # read-modify-write's read request
    self.read_req_queue = {}
    self.read_resp_queue = {}
    #  write queues
    self.write_req_queue = {}
    if interface_type == "far-bank":
        for i in range(self.config["num_subcore_reg_file_read_port"]):
            self.read_req_queue[i] = simpy.Store(env, capacity=1)
            self.read_resp_queue[i] = simpy.Store(env, capacity=1)
        for i in range(self.config["num_subcore_reg_file_read_port"]):
            self.env.process(self._handle_operand_read_req(i))
        # for read-modify-write read ports only
        self.rmw_base_read_port_id = \
            self.config["base_regfile_read_port_id_fb_rmw"]
        for i in range(self.config["num_subcore_reg_file_write_port"]):
            self.write_req_queue[i] = simpy.Store(env, capacity=1)
        # TODO: model write response queue more accurate
        self.write_resp_queue = simpy.FilterStore(env, capacity=1)
        for i in range(self.config["num_subcore_reg_file_write_port"]):
            self.env.process(self._handle_operand_write_req(i))
    elif interface_type == "near-bank":
        for i in range(self.config["num_pg_reg_file_read_port"]):
            self.read_req_queue[i] = simpy.Store(env, capacity=1)
            self.read_resp_queue[i] = simpy.Store(env, capacity=1)
        for i in range(self.config["num_pg_reg_file_read_port"]):
            self.env.process(self._handle_operand_read_req(i))
        # for read-modify-write read ports only
        self.rmw_base_read_port_id = \
            self.config["base_regfile_read_port_id_nb_rmw"]
        for i in range(self.config["num_pg_reg_file_write_port"]):
            self.write_req_queue[i] = simpy.Store(env, capacity=1)
        # TODO: model write response queue more accurate
        self.write_resp_queue = simpy.FilterStore(env, capacity=1)
        for i in range(self.config["num_pg_reg_file_write_port"]):
            self.env.process(self._handle_operand_write_req(i))
    else:
        raise NotImplementedError(
            "Unknown register file interface type:{}"
            .format(interface_type)
        )
</code></pre>
  </div>
</div>

  </div>
  
          <h3>Instance variables</h3>
            <div class="item">
            <p id="simulator.register_file_utility.RegFileOperandIOInterface.alignment" class="name">var <span class="ident">alignment</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.RegFileOperandIOInterface.all_1s" class="name">var <span class="ident">all_1s</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.RegFileOperandIOInterface.clock_unit" class="name">var <span class="ident">clock_unit</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.RegFileOperandIOInterface.config" class="name">var <span class="ident">config</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.RegFileOperandIOInterface.env" class="name">var <span class="ident">env</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.RegFileOperandIOInterface.interface_type" class="name">var <span class="ident">interface_type</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.RegFileOperandIOInterface.log" class="name">var <span class="ident">log</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.RegFileOperandIOInterface.read_req_queue" class="name">var <span class="ident">read_req_queue</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.RegFileOperandIOInterface.read_resp_queue" class="name">var <span class="ident">read_resp_queue</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.RegFileOperandIOInterface.reg_file" class="name">var <span class="ident">reg_file</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.RegFileOperandIOInterface.simt_len" class="name">var <span class="ident">simt_len</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
            <div class="item">
            <p id="simulator.register_file_utility.RegFileOperandIOInterface.write_req_queue" class="name">var <span class="ident">write_req_queue</span></p>
            

            
  
  <div class="source_cont">
</div>

            </div>
      </div>
      </div>

  </section>

    </article>
  <div class="clear"> </div>
  <footer id="footer">
    <p>
      Documentation generated by
      <a href="https://github.com/BurntSushi/pdoc">pdoc 0.3.2</a>
    </p>

    <p>pdoc is in the public domain with the
      <a href="http://unlicense.org">UNLICENSE</a></p>

    <p>Design by <a href="http://nadh.in">Kailash Nadh</a></p>
  </footer>
</div>
</body>
</html>
