<stg><name>cmult</name>


<trans_list>

<trans id="257" from="1" to="2">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="2" to="2">
<condition id="91">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="2" to="3">
<condition id="93">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="3" to="3">
<condition id="96">
<or_exp><and_exp><literal name="tmp_833" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="3" to="4">
<condition id="94">
<or_exp><and_exp><literal name="tmp_833" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="4" to="5">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="5" to="5">
<condition id="102">
<or_exp><and_exp><literal name="tmp_835" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="5" to="6">
<condition id="100">
<or_exp><and_exp><literal name="tmp_835" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="6" to="7">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="7" to="7">
<condition id="107">
<or_exp><and_exp><literal name="tmp_837" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="7" to="8">
<condition id="109">
<or_exp><and_exp><literal name="tmp_837" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="8" to="8">
<condition id="111">
<or_exp><and_exp><literal name="tmp_839" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="8" to="9">
<condition id="113">
<or_exp><and_exp><literal name="tmp_839" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="9" to="9">
<condition id="115">
<or_exp><and_exp><literal name="tmp_841" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="9" to="10">
<condition id="117">
<or_exp><and_exp><literal name="tmp_841" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="10" to="10">
<condition id="120">
<or_exp><and_exp><literal name="tmp_843" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="10" to="11">
<condition id="118">
<or_exp><and_exp><literal name="tmp_843" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="11" to="12">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="12" to="12">
<condition id="125">
<or_exp><and_exp><literal name="tmp_845" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="12" to="13">
<condition id="127">
<or_exp><and_exp><literal name="tmp_845" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="13" to="13">
<condition id="130">
<or_exp><and_exp><literal name="tmp_847" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="13" to="14">
<condition id="128">
<or_exp><and_exp><literal name="tmp_847" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="14" to="15">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="15" to="16">
<condition id="134">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="15" to="17">
<condition id="139">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="16" to="15">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="17" to="18">
<condition id="140">
<or_exp><and_exp><literal name="tmp_848" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="17" to="47">
<condition id="177">
<or_exp><and_exp><literal name="tmp_848" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="18" to="19">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="19" to="20">
<condition id="144">
<or_exp><and_exp><literal name="tmp_851" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="19" to="17">
<condition id="175">
<or_exp><and_exp><literal name="tmp_851" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="20" to="21">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="21" to="22">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="22" to="23">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="23" to="24">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="24" to="25">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="25" to="26">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="26" to="27">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="27" to="28">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="28" to="29">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="29" to="30">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="30" to="31">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="31" to="32">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="32" to="33">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="33" to="34">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="34" to="35">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="35" to="36">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="36" to="37">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="37" to="38">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="38" to="39">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="39" to="40">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="40" to="41">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="41" to="42">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="42" to="43">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="43" to="44">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="44" to="45">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="45" to="46">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="46" to="19">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="47" to="48">
<condition id="178">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="47" to="49">
<condition id="183">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="48" to="47">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="49" to="50">
<condition id="184">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="50" to="49">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64">
<![CDATA[
:0  %nqpqx = alloca [19 x i64], align 16

]]></Node>
<StgValue><ssdm name="nqpqx"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
:1  %nqpqz = alloca [19 x i64], align 16

]]></Node>
<StgValue><ssdm name="nqpqz"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
:2  %nqx = alloca [19 x i64], align 16

]]></Node>
<StgValue><ssdm name="nqx"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64">
<![CDATA[
:3  %nqz = alloca [19 x i64], align 16

]]></Node>
<StgValue><ssdm name="nqz"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
:4  %t = alloca [19 x i64], align 16

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64">
<![CDATA[
:5  %nqpqx2 = alloca [19 x i64], align 16

]]></Node>
<StgValue><ssdm name="nqpqx2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
:6  %nqpqz2 = alloca [19 x i64], align 16

]]></Node>
<StgValue><ssdm name="nqpqz2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
:7  %nqx2 = alloca [19 x i64], align 16

]]></Node>
<StgValue><ssdm name="nqx2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
:8  %nqz2 = alloca [19 x i64], align 16

]]></Node>
<StgValue><ssdm name="nqz2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst:0  %invdar = phi i5 [ 0, %0 ], [ %indvarinc, %meminst ]

]]></Node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst:1  %indvarinc = add i5 %invdar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
meminst:2  %tmp = zext i5 %invdar to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %nqpqx_addr = getelementptr [19 x i64]* %nqpqx, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="nqpqx_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
meminst:4  store i64 0, i64* %nqpqx_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst:5  %tmp_s = icmp eq i5 %invdar, -14

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_nqpqx_str) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %tmp_s, label %meminst2.preheader, label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
meminst2.preheader:0  br label %meminst2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst2:0  %invdar3 = phi i5 [ %indvarinc4, %meminst2 ], [ 0, %meminst2.preheader ]

]]></Node>
<StgValue><ssdm name="invdar3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst2:1  %indvarinc4 = add i5 %invdar3, 1

]]></Node>
<StgValue><ssdm name="indvarinc4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="5">
<![CDATA[
meminst2:2  %tmp_832 = zext i5 %invdar3 to i64

]]></Node>
<StgValue><ssdm name="tmp_832"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2:3  %nqpqz_addr = getelementptr [19 x i64]* %nqpqz, i64 0, i64 %tmp_832

]]></Node>
<StgValue><ssdm name="nqpqz_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
meminst2:4  store i64 0, i64* %nqpqz_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst2:5  %tmp_833 = icmp eq i5 %invdar3, -14

]]></Node>
<StgValue><ssdm name="tmp_833"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst2:6  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_nqpqz_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst2:7  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst2:8  br i1 %tmp_833, label %1, label %meminst2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %nqpqz_addr_1 = getelementptr [19 x i64]* %nqpqz, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="nqpqz_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:1  store i64 1, i64* %nqpqz_addr_1, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %meminst5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst5:0  %invdar6 = phi i5 [ 0, %1 ], [ %indvarinc7, %meminst5 ]

]]></Node>
<StgValue><ssdm name="invdar6"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst5:1  %indvarinc7 = add i5 %invdar6, 1

]]></Node>
<StgValue><ssdm name="indvarinc7"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
meminst5:2  %tmp_834 = zext i5 %invdar6 to i64

]]></Node>
<StgValue><ssdm name="tmp_834"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst5:3  %nqx_addr = getelementptr [19 x i64]* %nqx, i64 0, i64 %tmp_834

]]></Node>
<StgValue><ssdm name="nqx_addr"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
meminst5:4  store i64 0, i64* %nqx_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst5:5  %tmp_835 = icmp eq i5 %invdar6, -14

]]></Node>
<StgValue><ssdm name="tmp_835"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst5:6  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_nqx_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst5:7  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst5:8  br i1 %tmp_835, label %2, label %meminst5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %nqx_addr_1 = getelementptr [19 x i64]* %nqx, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="nqx_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:1  store i64 1, i64* %nqx_addr_1, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %meminst8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst8:0  %invdar9 = phi i5 [ 0, %2 ], [ %indvarinc1, %meminst8 ]

]]></Node>
<StgValue><ssdm name="invdar9"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst8:1  %indvarinc1 = add i5 %invdar9, 1

]]></Node>
<StgValue><ssdm name="indvarinc1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="5">
<![CDATA[
meminst8:2  %tmp_836 = zext i5 %invdar9 to i64

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst8:3  %nqz_addr = getelementptr [19 x i64]* %nqz, i64 0, i64 %tmp_836

]]></Node>
<StgValue><ssdm name="nqz_addr"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
meminst8:4  store i64 0, i64* %nqz_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst8:5  %tmp_837 = icmp eq i5 %invdar9, -14

]]></Node>
<StgValue><ssdm name="tmp_837"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst8:6  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memset_nqz_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst8:7  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst8:8  br i1 %tmp_837, label %meminst11.preheader, label %meminst8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_837" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
meminst11.preheader:0  br label %meminst11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst11:0  %invdar1 = phi i5 [ %indvarinc2, %meminst11 ], [ 0, %meminst11.preheader ]

]]></Node>
<StgValue><ssdm name="invdar1"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst11:1  %indvarinc2 = add i5 %invdar1, 1

]]></Node>
<StgValue><ssdm name="indvarinc2"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="5">
<![CDATA[
meminst11:2  %tmp_838 = zext i5 %invdar1 to i64

]]></Node>
<StgValue><ssdm name="tmp_838"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst11:3  %t_addr = getelementptr [19 x i64]* %t, i64 0, i64 %tmp_838

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
meminst11:4  store i64 0, i64* %t_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst11:5  %tmp_839 = icmp eq i5 %invdar1, -14

]]></Node>
<StgValue><ssdm name="tmp_839"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst11:6  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst11:7  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst11:8  br i1 %tmp_839, label %meminst14.preheader, label %meminst11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_839" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
meminst14.preheader:0  br label %meminst14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst14:0  %invdar2 = phi i5 [ %indvarinc3, %meminst14 ], [ 0, %meminst14.preheader ]

]]></Node>
<StgValue><ssdm name="invdar2"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst14:1  %indvarinc3 = add i5 %invdar2, 1

]]></Node>
<StgValue><ssdm name="indvarinc3"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="5">
<![CDATA[
meminst14:2  %tmp_840 = zext i5 %invdar2 to i64

]]></Node>
<StgValue><ssdm name="tmp_840"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst14:3  %nqpqx2_addr = getelementptr [19 x i64]* %nqpqx2, i64 0, i64 %tmp_840

]]></Node>
<StgValue><ssdm name="nqpqx2_addr"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
meminst14:4  store i64 0, i64* %nqpqx2_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst14:5  %tmp_841 = icmp eq i5 %invdar2, -14

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst14:6  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_nqpqx2_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst14:7  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst14:8  br i1 %tmp_841, label %meminst17.preheader, label %meminst14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_841" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
meminst17.preheader:0  br label %meminst17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst17:0  %invdar4 = phi i5 [ %indvarinc5, %meminst17 ], [ 0, %meminst17.preheader ]

]]></Node>
<StgValue><ssdm name="invdar4"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst17:1  %indvarinc5 = add i5 %invdar4, 1

]]></Node>
<StgValue><ssdm name="indvarinc5"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="5">
<![CDATA[
meminst17:2  %tmp_842 = zext i5 %invdar4 to i64

]]></Node>
<StgValue><ssdm name="tmp_842"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst17:3  %nqpqz2_addr = getelementptr [19 x i64]* %nqpqz2, i64 0, i64 %tmp_842

]]></Node>
<StgValue><ssdm name="nqpqz2_addr"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
meminst17:4  store i64 0, i64* %nqpqz2_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst17:5  %tmp_843 = icmp eq i5 %invdar4, -14

]]></Node>
<StgValue><ssdm name="tmp_843"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst17:6  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_nqpqz2_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst17:7  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst17:8  br i1 %tmp_843, label %3, label %meminst17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %nqpqz2_addr_1 = getelementptr [19 x i64]* %nqpqz2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="nqpqz2_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:1  store i64 1, i64* %nqpqz2_addr_1, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %meminst20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst20:0  %invdar5 = phi i5 [ 0, %3 ], [ %indvarinc6, %meminst20 ]

]]></Node>
<StgValue><ssdm name="invdar5"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst20:1  %indvarinc6 = add i5 %invdar5, 1

]]></Node>
<StgValue><ssdm name="indvarinc6"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="5">
<![CDATA[
meminst20:2  %tmp_844 = zext i5 %invdar5 to i64

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst20:3  %nqx2_addr = getelementptr [19 x i64]* %nqx2, i64 0, i64 %tmp_844

]]></Node>
<StgValue><ssdm name="nqx2_addr"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
meminst20:4  store i64 0, i64* %nqx2_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst20:5  %tmp_845 = icmp eq i5 %invdar5, -14

]]></Node>
<StgValue><ssdm name="tmp_845"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst20:6  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_nqx2_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst20:7  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst20:8  br i1 %tmp_845, label %meminst23.preheader, label %meminst20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_845" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
meminst23.preheader:0  br label %meminst23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
meminst23:0  %invdar7 = phi i5 [ %indvarinc8, %meminst23 ], [ 0, %meminst23.preheader ]

]]></Node>
<StgValue><ssdm name="invdar7"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst23:1  %indvarinc8 = add i5 %invdar7, 1

]]></Node>
<StgValue><ssdm name="indvarinc8"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="5">
<![CDATA[
meminst23:2  %tmp_846 = zext i5 %invdar7 to i64

]]></Node>
<StgValue><ssdm name="tmp_846"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst23:3  %nqz2_addr = getelementptr [19 x i64]* %nqz2, i64 0, i64 %tmp_846

]]></Node>
<StgValue><ssdm name="nqz2_addr"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
meminst23:4  store i64 0, i64* %nqz2_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
meminst23:5  %tmp_847 = icmp eq i5 %invdar7, -14

]]></Node>
<StgValue><ssdm name="tmp_847"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst23:6  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_nqz2_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst23:7  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst23:8  br i1 %tmp_847, label %4, label %meminst23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %nqz2_addr_1 = getelementptr [19 x i64]* %nqz2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="nqz2_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:1  store i64 1, i64* %nqz2_addr_1, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i4 [ 0, %4 ], [ %i_21, %6 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_i = icmp eq i4 %i_i, -6

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_21 = add i4 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %_memcpy.3.exit.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_i = zext i4 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %q_addr = getelementptr [10 x i26]* %q, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="q_addr"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="4">
<![CDATA[
:2  %q_load = load i26* %q_addr, align 4

]]></Node>
<StgValue><ssdm name="q_load"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
_memcpy.3.exit.preheader:0  br label %_memcpy.3.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="170" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="4">
<![CDATA[
:2  %q_load = load i26* %q_addr, align 4

]]></Node>
<StgValue><ssdm name="q_load"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="26">
<![CDATA[
:3  %extLd = zext i26 %q_load to i64

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %nqpqx_addr_1 = getelementptr [19 x i64]* %nqpqx, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="nqpqx_addr_1"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:5  store i64 %extLd, i64* %nqpqx_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
_memcpy.3.exit:0  %i = phi i6 [ %i_23, %_memcpy.3.exit.loopexit ], [ 0, %_memcpy.3.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_memcpy.3.exit:1  %tmp_848 = icmp eq i6 %i, -32

]]></Node>
<StgValue><ssdm name="tmp_848"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_memcpy.3.exit:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_memcpy.3.exit:3  %i_23 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_memcpy.3.exit:4  br i1 %tmp_848, label %.preheader.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_848" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %tmp_849 = sub i6 31, %i

]]></Node>
<StgValue><ssdm name="tmp_849"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_848" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_850 = zext i6 %tmp_849 to i64

]]></Node>
<StgValue><ssdm name="tmp_850"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_848" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %n_addr = getelementptr [32 x i8]* %n, i64 0, i64 %tmp_850

]]></Node>
<StgValue><ssdm name="n_addr"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_848" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="5">
<![CDATA[
:3  %byte = load i8* %n_addr, align 1

]]></Node>
<StgValue><ssdm name="byte"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_848" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="185" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="5">
<![CDATA[
:3  %byte = load i8* %n_addr, align 1

]]></Node>
<StgValue><ssdm name="byte"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %j = phi i4 [ 0, %7 ], [ %j_4, %9 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %byte1 = phi i8 [ %byte, %7 ], [ %byte_1, %9 ]

]]></Node>
<StgValue><ssdm name="byte1"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_851 = icmp eq i4 %j, -8

]]></Node>
<StgValue><ssdm name="tmp_851"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %j_4 = add i4 %j, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_851, label %_memcpy.3.exit.loopexit, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_851" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %tmp_926 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %byte1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_926"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_851" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
:1  call fastcc void @swap_conditional([19 x i64]* %nqx, [19 x i64]* %nqpqx, i1 %tmp_926)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_851" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
:2  call fastcc void @swap_conditional([19 x i64]* %nqz, [19 x i64]* %nqpqz, i1 %tmp_926)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_851" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %byte_1 = shl i8 %byte1, 1

]]></Node>
<StgValue><ssdm name="byte_1"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_851" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
_memcpy.3.exit.loopexit:0  br label %_memcpy.3.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="198" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
:1  call fastcc void @swap_conditional([19 x i64]* %nqx, [19 x i64]* %nqpqx, i1 %tmp_926)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
:2  call fastcc void @swap_conditional([19 x i64]* %nqz, [19 x i64]* %nqpqz, i1 %tmp_926)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="200" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="26">
<![CDATA[
:3  call fastcc void @fmonty([19 x i64]* %nqx2, [19 x i64]* %nqz2, [19 x i64]* %nqpqx2, [19 x i64]* %nqpqz2, [19 x i64]* %nqx, [19 x i64]* %nqz, [19 x i64]* %nqpqx, [19 x i64]* %nqpqz, [10 x i26]* %q)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="201" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="26">
<![CDATA[
:3  call fastcc void @fmonty([19 x i64]* %nqx2, [19 x i64]* %nqz2, [19 x i64]* %nqpqx2, [19 x i64]* %nqpqz2, [19 x i64]* %nqx, [19 x i64]* %nqz, [19 x i64]* %nqpqx, [19 x i64]* %nqpqz, [10 x i26]* %q)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="202" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
:4  call fastcc void @swap_conditional([19 x i64]* %nqx2, [19 x i64]* %nqpqx2, i1 %tmp_926)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  call fastcc void @_memcpy.1([19 x i64]* %t, [19 x i64]* %nqx)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="204" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
:4  call fastcc void @swap_conditional([19 x i64]* %nqx2, [19 x i64]* %nqpqx2, i1 %tmp_926)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  call fastcc void @_memcpy.1([19 x i64]* %t, [19 x i64]* %nqx)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="206" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
:5  call fastcc void @swap_conditional([19 x i64]* %nqz2, [19 x i64]* %nqpqz2, i1 %tmp_926)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  call fastcc void @_memcpy.1([19 x i64]* %nqx, [19 x i64]* %nqx2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="208" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
:5  call fastcc void @swap_conditional([19 x i64]* %nqz2, [19 x i64]* %nqpqz2, i1 %tmp_926)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  call fastcc void @_memcpy.1([19 x i64]* %nqx, [19 x i64]* %nqx2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="210" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  call fastcc void @_memcpy.1([19 x i64]* %nqx2, [19 x i64]* %t)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="211" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  call fastcc void @_memcpy.1([19 x i64]* %nqx2, [19 x i64]* %t)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="212" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  call fastcc void @_memcpy.1([19 x i64]* %t, [19 x i64]* %nqz)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="213" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  call fastcc void @_memcpy.1([19 x i64]* %t, [19 x i64]* %nqz)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="214" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  call fastcc void @_memcpy.1([19 x i64]* %nqz, [19 x i64]* %nqz2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="215" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  call fastcc void @_memcpy.1([19 x i64]* %nqz, [19 x i64]* %nqz2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="216" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  call fastcc void @_memcpy.1([19 x i64]* %nqz2, [19 x i64]* %t)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="217" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  call fastcc void @_memcpy.1([19 x i64]* %nqz2, [19 x i64]* %t)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="218" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  call fastcc void @_memcpy.1([19 x i64]* %t, [19 x i64]* %nqpqx)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="219" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  call fastcc void @_memcpy.1([19 x i64]* %t, [19 x i64]* %nqpqx)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="220" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  call fastcc void @_memcpy.1([19 x i64]* %nqpqx, [19 x i64]* %nqpqx2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="221" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  call fastcc void @_memcpy.1([19 x i64]* %nqpqx, [19 x i64]* %nqpqx2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="222" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  call fastcc void @_memcpy.1([19 x i64]* %nqpqx2, [19 x i64]* %t)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="223" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  call fastcc void @_memcpy.1([19 x i64]* %nqpqx2, [19 x i64]* %t)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="224" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  call fastcc void @_memcpy.1([19 x i64]* %t, [19 x i64]* %nqpqz)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="225" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  call fastcc void @_memcpy.1([19 x i64]* %t, [19 x i64]* %nqpqz)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="226" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  call fastcc void @_memcpy.1([19 x i64]* %nqpqz, [19 x i64]* %nqpqz2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="227" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  call fastcc void @_memcpy.1([19 x i64]* %nqpqz, [19 x i64]* %nqpqz2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="228" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  call fastcc void @_memcpy.1([19 x i64]* %nqpqz2, [19 x i64]* %t)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="229" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  call fastcc void @_memcpy.1([19 x i64]* %nqpqz2, [19 x i64]* %t)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="231" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %i_i5 = phi i4 [ %i_25, %10 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_i5"/></StgValue>
</operation>

<operation id="232" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond_i6 = icmp eq i4 %i_i5, -6

]]></Node>
<StgValue><ssdm name="exitcond_i6"/></StgValue>
</operation>

<operation id="233" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="234" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_25 = add i4 %i_i5, 1

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="235" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond_i6, label %_memcpy.exit.preheader, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_i7 = zext i4 %i_i5 to i64

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="237" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %nqx_addr_2 = getelementptr [19 x i64]* %nqx, i64 0, i64 %tmp_i7

]]></Node>
<StgValue><ssdm name="nqx_addr_2"/></StgValue>
</operation>

<operation id="238" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="5">
<![CDATA[
:2  %nqx_load = load i64* %nqx_addr_2, align 8

]]></Node>
<StgValue><ssdm name="nqx_load"/></StgValue>
</operation>

<operation id="239" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
_memcpy.exit.preheader:0  br label %_memcpy.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="240" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="5">
<![CDATA[
:2  %nqx_load = load i64* %nqx_addr_2, align 8

]]></Node>
<StgValue><ssdm name="nqx_load"/></StgValue>
</operation>

<operation id="241" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %resultx_addr = getelementptr [10 x i64]* %resultx, i64 0, i64 %tmp_i7

]]></Node>
<StgValue><ssdm name="resultx_addr"/></StgValue>
</operation>

<operation id="242" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
:4  store i64 %nqx_load, i64* %resultx_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="244" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_memcpy.exit:0  %i_i4 = phi i4 [ %i_26, %11 ], [ 0, %_memcpy.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_i4"/></StgValue>
</operation>

<operation id="245" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_memcpy.exit:1  %exitcond_i3 = icmp eq i4 %i_i4, -6

]]></Node>
<StgValue><ssdm name="exitcond_i3"/></StgValue>
</operation>

<operation id="246" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_memcpy.exit:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="247" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_memcpy.exit:3  %i_26 = add i4 %i_i4, 1

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="248" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_memcpy.exit:4  br i1 %exitcond_i3, label %_memcpy.2.exit, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_i6 = zext i4 %i_i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="250" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %nqz_addr_1 = getelementptr [19 x i64]* %nqz, i64 0, i64 %tmp_i6

]]></Node>
<StgValue><ssdm name="nqz_addr_1"/></StgValue>
</operation>

<operation id="251" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="5">
<![CDATA[
:2  %nqz_load = load i64* %nqz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="nqz_load"/></StgValue>
</operation>

<operation id="252" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0">
<![CDATA[
_memcpy.2.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="253" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="5">
<![CDATA[
:2  %nqz_load = load i64* %nqz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="nqz_load"/></StgValue>
</operation>

<operation id="254" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %resultz_addr = getelementptr [11 x i64]* %resultz, i64 0, i64 %tmp_i6

]]></Node>
<StgValue><ssdm name="resultz_addr"/></StgValue>
</operation>

<operation id="255" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
:4  store i64 %nqz_load, i64* %resultz_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %_memcpy.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
