# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../week9_3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../week9_3.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" --include "../../../../week9_3.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog" --include "../../../../week9_3.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog" --include "D:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"C:/Users/soongyu/Downloads/SOURCE/2/AHB_Mul.v" \
"../../../../week9_3.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
