<stg><name>compute_tile</name>


<trans_list>

<trans id="449" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="2" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="131" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha

]]></Node>
<StgValue><ssdm name="alpha_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln30 = br void

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i9 0, void, i9 %add_ln30_1, void %.split4

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %i = phi i5 0, void, i5 %select_ln30_1, void %.split4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %j = phi i5 0, void, i5 %add_ln31, void %.split4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln30_1 = add i9 %indvar_flatten, i9 1

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4 %icmp_ln30 = icmp_eq  i9 %indvar_flatten, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln30 = br i1 %icmp_ln30, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4:0 %add_ln30 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4:3 %icmp_ln31 = icmp_eq  i5 %j, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split4:4 %select_ln30 = select i1 %icmp_ln31, i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split4:5 %select_ln30_1 = select i1 %icmp_ln31, i5 %add_ln30, i5 %i

]]></Node>
<StgValue><ssdm name="select_ln30_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="5">
<![CDATA[
.split4:6 %trunc_ln39 = trunc i5 %select_ln30_1

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split4:7 %tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln39, i4 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="5">
<![CDATA[
.split4:8 %trunc_ln30 = trunc i5 %add_ln30

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="5">
<![CDATA[
.split4:9 %trunc_ln30_1 = trunc i5 %i

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split4:10 %select_ln30_3 = select i1 %icmp_ln31, i4 %trunc_ln30, i4 %trunc_ln30_1

]]></Node>
<StgValue><ssdm name="select_ln30_3"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="4">
<![CDATA[
.split4:11 %zext_ln30 = zext i4 %select_ln30_3

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:12 %buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_0_addr"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
.split4:13 %buff_A_0_load = load i4 %buff_A_0_addr

]]></Node>
<StgValue><ssdm name="buff_A_0_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="5">
<![CDATA[
.split4:44 %zext_ln31 = zext i5 %select_ln30

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="5">
<![CDATA[
.split4:45 %zext_ln39 = zext i5 %select_ln30

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:46 %add_ln39 = add i8 %tmp_cast, i8 %zext_ln39

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:51 %buff_B_0_addr = getelementptr i32 %buff_B_0, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_0_addr"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
.split4:52 %buff_B_0_load = load i4 %buff_B_0_addr

]]></Node>
<StgValue><ssdm name="buff_B_0_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split4:119 %add_ln31 = add i5 %select_ln30, i5 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
.split4:13 %buff_A_0_load = load i4 %buff_A_0_addr

]]></Node>
<StgValue><ssdm name="buff_A_0_load"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
.split4:52 %buff_B_0_load = load i4 %buff_B_0_addr

]]></Node>
<StgValue><ssdm name="buff_B_0_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="161" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:53 %mul = fmul i32 %buff_A_0_load, i32 %buff_B_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="162" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:53 %mul = fmul i32 %buff_A_0_load, i32 %buff_B_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="163" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:53 %mul = fmul i32 %buff_A_0_load, i32 %buff_B_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="164" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:53 %mul = fmul i32 %buff_A_0_load, i32 %buff_B_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="165" st_id="8" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:54 %sum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:14 %buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_1_addr"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
.split4:15 %buff_A_1_load = load i4 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="buff_A_1_load"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:54 %sum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:55 %buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_1_addr"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
.split4:56 %buff_B_1_load = load i4 %buff_B_1_addr

]]></Node>
<StgValue><ssdm name="buff_B_1_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="171" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
.split4:15 %buff_A_1_load = load i4 %buff_A_1_addr

]]></Node>
<StgValue><ssdm name="buff_A_1_load"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:54 %sum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
.split4:56 %buff_B_1_load = load i4 %buff_B_1_addr

]]></Node>
<StgValue><ssdm name="buff_B_1_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="174" st_id="11" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:54 %sum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:57 %mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="176" st_id="12" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:54 %sum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:57 %mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="178" st_id="13" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:54 %sum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:57 %mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="180" st_id="14" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:54 %sum_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:57 %mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="182" st_id="15" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:58 %sum_1_1 = fadd i32 %sum_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:16 %buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_2_addr"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
.split4:17 %buff_A_2_load = load i4 %buff_A_2_addr

]]></Node>
<StgValue><ssdm name="buff_A_2_load"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:58 %sum_1_1 = fadd i32 %sum_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:59 %buff_B_2_addr = getelementptr i32 %buff_B_2, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_2_addr"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
.split4:60 %buff_B_2_load = load i4 %buff_B_2_addr

]]></Node>
<StgValue><ssdm name="buff_B_2_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="188" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
.split4:17 %buff_A_2_load = load i4 %buff_A_2_addr

]]></Node>
<StgValue><ssdm name="buff_A_2_load"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:58 %sum_1_1 = fadd i32 %sum_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
.split4:60 %buff_B_2_load = load i4 %buff_B_2_addr

]]></Node>
<StgValue><ssdm name="buff_B_2_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="191" st_id="18" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:58 %sum_1_1 = fadd i32 %sum_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:61 %mul_2 = fmul i32 %buff_A_2_load, i32 %buff_B_2_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="193" st_id="19" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:58 %sum_1_1 = fadd i32 %sum_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:61 %mul_2 = fmul i32 %buff_A_2_load, i32 %buff_B_2_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="195" st_id="20" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:58 %sum_1_1 = fadd i32 %sum_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:61 %mul_2 = fmul i32 %buff_A_2_load, i32 %buff_B_2_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="197" st_id="21" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:58 %sum_1_1 = fadd i32 %sum_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:61 %mul_2 = fmul i32 %buff_A_2_load, i32 %buff_B_2_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="199" st_id="22" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:62 %sum_1_2 = fadd i32 %sum_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="200" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:18 %buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_3_addr"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
.split4:19 %buff_A_3_load = load i4 %buff_A_3_addr

]]></Node>
<StgValue><ssdm name="buff_A_3_load"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:62 %sum_1_2 = fadd i32 %sum_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:63 %buff_B_3_addr = getelementptr i32 %buff_B_3, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_3_addr"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="4">
<![CDATA[
.split4:64 %buff_B_3_load = load i4 %buff_B_3_addr

]]></Node>
<StgValue><ssdm name="buff_B_3_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="205" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
.split4:19 %buff_A_3_load = load i4 %buff_A_3_addr

]]></Node>
<StgValue><ssdm name="buff_A_3_load"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:62 %sum_1_2 = fadd i32 %sum_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="4">
<![CDATA[
.split4:64 %buff_B_3_load = load i4 %buff_B_3_addr

]]></Node>
<StgValue><ssdm name="buff_B_3_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="208" st_id="25" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:62 %sum_1_2 = fadd i32 %sum_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:65 %mul_3 = fmul i32 %buff_A_3_load, i32 %buff_B_3_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="210" st_id="26" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:62 %sum_1_2 = fadd i32 %sum_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:65 %mul_3 = fmul i32 %buff_A_3_load, i32 %buff_B_3_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="212" st_id="27" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:62 %sum_1_2 = fadd i32 %sum_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="213" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:65 %mul_3 = fmul i32 %buff_A_3_load, i32 %buff_B_3_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="214" st_id="28" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:62 %sum_1_2 = fadd i32 %sum_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="215" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:65 %mul_3 = fmul i32 %buff_A_3_load, i32 %buff_B_3_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="216" st_id="29" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:66 %sum_1_3 = fadd i32 %sum_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="217" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:20 %buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_4_addr"/></StgValue>
</operation>

<operation id="218" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
.split4:21 %buff_A_4_load = load i4 %buff_A_4_addr

]]></Node>
<StgValue><ssdm name="buff_A_4_load"/></StgValue>
</operation>

<operation id="219" st_id="30" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:66 %sum_1_3 = fadd i32 %sum_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:67 %buff_B_4_addr = getelementptr i32 %buff_B_4, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_4_addr"/></StgValue>
</operation>

<operation id="221" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="4">
<![CDATA[
.split4:68 %buff_B_4_load = load i4 %buff_B_4_addr

]]></Node>
<StgValue><ssdm name="buff_B_4_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="222" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
.split4:21 %buff_A_4_load = load i4 %buff_A_4_addr

]]></Node>
<StgValue><ssdm name="buff_A_4_load"/></StgValue>
</operation>

<operation id="223" st_id="31" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:66 %sum_1_3 = fadd i32 %sum_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="224" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="4">
<![CDATA[
.split4:68 %buff_B_4_load = load i4 %buff_B_4_addr

]]></Node>
<StgValue><ssdm name="buff_B_4_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="225" st_id="32" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:66 %sum_1_3 = fadd i32 %sum_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="226" st_id="32" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:69 %mul_4 = fmul i32 %buff_A_4_load, i32 %buff_B_4_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="227" st_id="33" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:66 %sum_1_3 = fadd i32 %sum_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="228" st_id="33" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:69 %mul_4 = fmul i32 %buff_A_4_load, i32 %buff_B_4_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="229" st_id="34" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:66 %sum_1_3 = fadd i32 %sum_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="230" st_id="34" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:69 %mul_4 = fmul i32 %buff_A_4_load, i32 %buff_B_4_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="231" st_id="35" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:66 %sum_1_3 = fadd i32 %sum_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="232" st_id="35" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:69 %mul_4 = fmul i32 %buff_A_4_load, i32 %buff_B_4_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="233" st_id="36" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:70 %sum_1_4 = fadd i32 %sum_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="234" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:22 %buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_5_addr"/></StgValue>
</operation>

<operation id="235" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
.split4:23 %buff_A_5_load = load i4 %buff_A_5_addr

]]></Node>
<StgValue><ssdm name="buff_A_5_load"/></StgValue>
</operation>

<operation id="236" st_id="37" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:70 %sum_1_4 = fadd i32 %sum_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="237" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:71 %buff_B_5_addr = getelementptr i32 %buff_B_5, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_5_addr"/></StgValue>
</operation>

<operation id="238" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
.split4:72 %buff_B_5_load = load i4 %buff_B_5_addr

]]></Node>
<StgValue><ssdm name="buff_B_5_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="239" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
.split4:23 %buff_A_5_load = load i4 %buff_A_5_addr

]]></Node>
<StgValue><ssdm name="buff_A_5_load"/></StgValue>
</operation>

<operation id="240" st_id="38" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:70 %sum_1_4 = fadd i32 %sum_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="241" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
.split4:72 %buff_B_5_load = load i4 %buff_B_5_addr

]]></Node>
<StgValue><ssdm name="buff_B_5_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="242" st_id="39" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:70 %sum_1_4 = fadd i32 %sum_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="243" st_id="39" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:73 %mul_5 = fmul i32 %buff_A_5_load, i32 %buff_B_5_load

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="244" st_id="40" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:70 %sum_1_4 = fadd i32 %sum_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="245" st_id="40" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:73 %mul_5 = fmul i32 %buff_A_5_load, i32 %buff_B_5_load

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="246" st_id="41" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:70 %sum_1_4 = fadd i32 %sum_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="247" st_id="41" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:73 %mul_5 = fmul i32 %buff_A_5_load, i32 %buff_B_5_load

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="248" st_id="42" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:70 %sum_1_4 = fadd i32 %sum_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="249" st_id="42" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:73 %mul_5 = fmul i32 %buff_A_5_load, i32 %buff_B_5_load

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="250" st_id="43" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:74 %sum_1_5 = fadd i32 %sum_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="251" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:24 %buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_6_addr"/></StgValue>
</operation>

<operation id="252" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
.split4:25 %buff_A_6_load = load i4 %buff_A_6_addr

]]></Node>
<StgValue><ssdm name="buff_A_6_load"/></StgValue>
</operation>

<operation id="253" st_id="44" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:74 %sum_1_5 = fadd i32 %sum_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="254" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:75 %buff_B_6_addr = getelementptr i32 %buff_B_6, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_6_addr"/></StgValue>
</operation>

<operation id="255" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
.split4:76 %buff_B_6_load = load i4 %buff_B_6_addr

]]></Node>
<StgValue><ssdm name="buff_B_6_load"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="256" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
.split4:25 %buff_A_6_load = load i4 %buff_A_6_addr

]]></Node>
<StgValue><ssdm name="buff_A_6_load"/></StgValue>
</operation>

<operation id="257" st_id="45" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:74 %sum_1_5 = fadd i32 %sum_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="258" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
.split4:76 %buff_B_6_load = load i4 %buff_B_6_addr

]]></Node>
<StgValue><ssdm name="buff_B_6_load"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="259" st_id="46" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:74 %sum_1_5 = fadd i32 %sum_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="260" st_id="46" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:77 %mul_6 = fmul i32 %buff_A_6_load, i32 %buff_B_6_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="261" st_id="47" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:74 %sum_1_5 = fadd i32 %sum_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="262" st_id="47" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:77 %mul_6 = fmul i32 %buff_A_6_load, i32 %buff_B_6_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="263" st_id="48" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:74 %sum_1_5 = fadd i32 %sum_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="264" st_id="48" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:77 %mul_6 = fmul i32 %buff_A_6_load, i32 %buff_B_6_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="265" st_id="49" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:74 %sum_1_5 = fadd i32 %sum_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="266" st_id="49" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:77 %mul_6 = fmul i32 %buff_A_6_load, i32 %buff_B_6_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="267" st_id="50" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:78 %sum_1_6 = fadd i32 %sum_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="268" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:26 %buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_7_addr"/></StgValue>
</operation>

<operation id="269" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
.split4:27 %buff_A_7_load = load i4 %buff_A_7_addr

]]></Node>
<StgValue><ssdm name="buff_A_7_load"/></StgValue>
</operation>

<operation id="270" st_id="51" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:78 %sum_1_6 = fadd i32 %sum_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="271" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:79 %buff_B_7_addr = getelementptr i32 %buff_B_7, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_7_addr"/></StgValue>
</operation>

<operation id="272" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
.split4:80 %buff_B_7_load = load i4 %buff_B_7_addr

]]></Node>
<StgValue><ssdm name="buff_B_7_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="273" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
.split4:27 %buff_A_7_load = load i4 %buff_A_7_addr

]]></Node>
<StgValue><ssdm name="buff_A_7_load"/></StgValue>
</operation>

<operation id="274" st_id="52" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:78 %sum_1_6 = fadd i32 %sum_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="275" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
.split4:80 %buff_B_7_load = load i4 %buff_B_7_addr

]]></Node>
<StgValue><ssdm name="buff_B_7_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="276" st_id="53" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:78 %sum_1_6 = fadd i32 %sum_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="277" st_id="53" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:81 %mul_7 = fmul i32 %buff_A_7_load, i32 %buff_B_7_load

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="278" st_id="54" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:78 %sum_1_6 = fadd i32 %sum_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="279" st_id="54" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:81 %mul_7 = fmul i32 %buff_A_7_load, i32 %buff_B_7_load

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="280" st_id="55" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:78 %sum_1_6 = fadd i32 %sum_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="281" st_id="55" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:81 %mul_7 = fmul i32 %buff_A_7_load, i32 %buff_B_7_load

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="282" st_id="56" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:78 %sum_1_6 = fadd i32 %sum_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="283" st_id="56" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:81 %mul_7 = fmul i32 %buff_A_7_load, i32 %buff_B_7_load

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="284" st_id="57" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:82 %sum_1_7 = fadd i32 %sum_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="285" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:28 %buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_8_addr"/></StgValue>
</operation>

<operation id="286" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
.split4:29 %buff_A_8_load = load i4 %buff_A_8_addr

]]></Node>
<StgValue><ssdm name="buff_A_8_load"/></StgValue>
</operation>

<operation id="287" st_id="58" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:82 %sum_1_7 = fadd i32 %sum_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="288" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:83 %buff_B_8_addr = getelementptr i32 %buff_B_8, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_8_addr"/></StgValue>
</operation>

<operation id="289" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="4">
<![CDATA[
.split4:84 %buff_B_8_load = load i4 %buff_B_8_addr

]]></Node>
<StgValue><ssdm name="buff_B_8_load"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="290" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
.split4:29 %buff_A_8_load = load i4 %buff_A_8_addr

]]></Node>
<StgValue><ssdm name="buff_A_8_load"/></StgValue>
</operation>

<operation id="291" st_id="59" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:82 %sum_1_7 = fadd i32 %sum_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="292" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="4">
<![CDATA[
.split4:84 %buff_B_8_load = load i4 %buff_B_8_addr

]]></Node>
<StgValue><ssdm name="buff_B_8_load"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="293" st_id="60" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:82 %sum_1_7 = fadd i32 %sum_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="294" st_id="60" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:85 %mul_8 = fmul i32 %buff_A_8_load, i32 %buff_B_8_load

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="295" st_id="61" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:82 %sum_1_7 = fadd i32 %sum_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="296" st_id="61" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:85 %mul_8 = fmul i32 %buff_A_8_load, i32 %buff_B_8_load

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="297" st_id="62" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:82 %sum_1_7 = fadd i32 %sum_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="298" st_id="62" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:85 %mul_8 = fmul i32 %buff_A_8_load, i32 %buff_B_8_load

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="299" st_id="63" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:82 %sum_1_7 = fadd i32 %sum_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="300" st_id="63" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:85 %mul_8 = fmul i32 %buff_A_8_load, i32 %buff_B_8_load

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="301" st_id="64" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:86 %sum_1_8 = fadd i32 %sum_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="302" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:30 %buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_9_addr"/></StgValue>
</operation>

<operation id="303" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
.split4:31 %buff_A_9_load = load i4 %buff_A_9_addr

]]></Node>
<StgValue><ssdm name="buff_A_9_load"/></StgValue>
</operation>

<operation id="304" st_id="65" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:86 %sum_1_8 = fadd i32 %sum_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="305" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:87 %buff_B_9_addr = getelementptr i32 %buff_B_9, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_9_addr"/></StgValue>
</operation>

<operation id="306" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4">
<![CDATA[
.split4:88 %buff_B_9_load = load i4 %buff_B_9_addr

]]></Node>
<StgValue><ssdm name="buff_B_9_load"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="307" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
.split4:31 %buff_A_9_load = load i4 %buff_A_9_addr

]]></Node>
<StgValue><ssdm name="buff_A_9_load"/></StgValue>
</operation>

<operation id="308" st_id="66" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:86 %sum_1_8 = fadd i32 %sum_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="309" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4">
<![CDATA[
.split4:88 %buff_B_9_load = load i4 %buff_B_9_addr

]]></Node>
<StgValue><ssdm name="buff_B_9_load"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="310" st_id="67" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:86 %sum_1_8 = fadd i32 %sum_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="311" st_id="67" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:89 %mul_9 = fmul i32 %buff_A_9_load, i32 %buff_B_9_load

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="312" st_id="68" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:86 %sum_1_8 = fadd i32 %sum_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="313" st_id="68" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:89 %mul_9 = fmul i32 %buff_A_9_load, i32 %buff_B_9_load

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="314" st_id="69" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:86 %sum_1_8 = fadd i32 %sum_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="315" st_id="69" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:89 %mul_9 = fmul i32 %buff_A_9_load, i32 %buff_B_9_load

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="316" st_id="70" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:86 %sum_1_8 = fadd i32 %sum_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="317" st_id="70" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:89 %mul_9 = fmul i32 %buff_A_9_load, i32 %buff_B_9_load

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="318" st_id="71" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:90 %sum_1_9 = fadd i32 %sum_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="319" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:32 %buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_10_addr"/></StgValue>
</operation>

<operation id="320" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
.split4:33 %buff_A_10_load = load i4 %buff_A_10_addr

]]></Node>
<StgValue><ssdm name="buff_A_10_load"/></StgValue>
</operation>

<operation id="321" st_id="72" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:90 %sum_1_9 = fadd i32 %sum_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="322" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:91 %buff_B_10_addr = getelementptr i32 %buff_B_10, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_10_addr"/></StgValue>
</operation>

<operation id="323" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
.split4:92 %buff_B_10_load = load i4 %buff_B_10_addr

]]></Node>
<StgValue><ssdm name="buff_B_10_load"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="324" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
.split4:33 %buff_A_10_load = load i4 %buff_A_10_addr

]]></Node>
<StgValue><ssdm name="buff_A_10_load"/></StgValue>
</operation>

<operation id="325" st_id="73" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:90 %sum_1_9 = fadd i32 %sum_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="326" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
.split4:92 %buff_B_10_load = load i4 %buff_B_10_addr

]]></Node>
<StgValue><ssdm name="buff_B_10_load"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="327" st_id="74" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:90 %sum_1_9 = fadd i32 %sum_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="328" st_id="74" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:93 %mul_s = fmul i32 %buff_A_10_load, i32 %buff_B_10_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="329" st_id="75" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:90 %sum_1_9 = fadd i32 %sum_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="330" st_id="75" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:93 %mul_s = fmul i32 %buff_A_10_load, i32 %buff_B_10_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="331" st_id="76" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:90 %sum_1_9 = fadd i32 %sum_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="332" st_id="76" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:93 %mul_s = fmul i32 %buff_A_10_load, i32 %buff_B_10_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="333" st_id="77" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:90 %sum_1_9 = fadd i32 %sum_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="334" st_id="77" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:93 %mul_s = fmul i32 %buff_A_10_load, i32 %buff_B_10_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="335" st_id="78" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:94 %sum_1_s = fadd i32 %sum_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="336" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:34 %buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_11_addr"/></StgValue>
</operation>

<operation id="337" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
.split4:35 %buff_A_11_load = load i4 %buff_A_11_addr

]]></Node>
<StgValue><ssdm name="buff_A_11_load"/></StgValue>
</operation>

<operation id="338" st_id="79" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:94 %sum_1_s = fadd i32 %sum_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="339" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:95 %buff_B_11_addr = getelementptr i32 %buff_B_11, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_11_addr"/></StgValue>
</operation>

<operation id="340" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
.split4:96 %buff_B_11_load = load i4 %buff_B_11_addr

]]></Node>
<StgValue><ssdm name="buff_B_11_load"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="341" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
.split4:35 %buff_A_11_load = load i4 %buff_A_11_addr

]]></Node>
<StgValue><ssdm name="buff_A_11_load"/></StgValue>
</operation>

<operation id="342" st_id="80" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:94 %sum_1_s = fadd i32 %sum_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="343" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4">
<![CDATA[
.split4:96 %buff_B_11_load = load i4 %buff_B_11_addr

]]></Node>
<StgValue><ssdm name="buff_B_11_load"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="344" st_id="81" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:94 %sum_1_s = fadd i32 %sum_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="345" st_id="81" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:97 %mul_10 = fmul i32 %buff_A_11_load, i32 %buff_B_11_load

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="346" st_id="82" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:94 %sum_1_s = fadd i32 %sum_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="347" st_id="82" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:97 %mul_10 = fmul i32 %buff_A_11_load, i32 %buff_B_11_load

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="348" st_id="83" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:94 %sum_1_s = fadd i32 %sum_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="349" st_id="83" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:97 %mul_10 = fmul i32 %buff_A_11_load, i32 %buff_B_11_load

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="350" st_id="84" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:94 %sum_1_s = fadd i32 %sum_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="351" st_id="84" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:97 %mul_10 = fmul i32 %buff_A_11_load, i32 %buff_B_11_load

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="352" st_id="85" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:98 %sum_1_10 = fadd i32 %sum_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="353" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:36 %buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_12_addr"/></StgValue>
</operation>

<operation id="354" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
.split4:37 %buff_A_12_load = load i4 %buff_A_12_addr

]]></Node>
<StgValue><ssdm name="buff_A_12_load"/></StgValue>
</operation>

<operation id="355" st_id="86" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:98 %sum_1_10 = fadd i32 %sum_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="356" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:99 %buff_B_12_addr = getelementptr i32 %buff_B_12, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_12_addr"/></StgValue>
</operation>

<operation id="357" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="4">
<![CDATA[
.split4:100 %buff_B_12_load = load i4 %buff_B_12_addr

]]></Node>
<StgValue><ssdm name="buff_B_12_load"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="358" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
.split4:37 %buff_A_12_load = load i4 %buff_A_12_addr

]]></Node>
<StgValue><ssdm name="buff_A_12_load"/></StgValue>
</operation>

<operation id="359" st_id="87" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:98 %sum_1_10 = fadd i32 %sum_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="360" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="4">
<![CDATA[
.split4:100 %buff_B_12_load = load i4 %buff_B_12_addr

]]></Node>
<StgValue><ssdm name="buff_B_12_load"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="361" st_id="88" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:98 %sum_1_10 = fadd i32 %sum_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="362" st_id="88" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:101 %mul_11 = fmul i32 %buff_A_12_load, i32 %buff_B_12_load

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="363" st_id="89" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:98 %sum_1_10 = fadd i32 %sum_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="364" st_id="89" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:101 %mul_11 = fmul i32 %buff_A_12_load, i32 %buff_B_12_load

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="365" st_id="90" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:98 %sum_1_10 = fadd i32 %sum_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="366" st_id="90" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:101 %mul_11 = fmul i32 %buff_A_12_load, i32 %buff_B_12_load

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="367" st_id="91" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:98 %sum_1_10 = fadd i32 %sum_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="368" st_id="91" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:101 %mul_11 = fmul i32 %buff_A_12_load, i32 %buff_B_12_load

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="369" st_id="92" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:102 %sum_1_11 = fadd i32 %sum_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="370" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:38 %buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_13_addr"/></StgValue>
</operation>

<operation id="371" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
.split4:39 %buff_A_13_load = load i4 %buff_A_13_addr

]]></Node>
<StgValue><ssdm name="buff_A_13_load"/></StgValue>
</operation>

<operation id="372" st_id="93" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:102 %sum_1_11 = fadd i32 %sum_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="373" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:103 %buff_B_13_addr = getelementptr i32 %buff_B_13, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_13_addr"/></StgValue>
</operation>

<operation id="374" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="4">
<![CDATA[
.split4:104 %buff_B_13_load = load i4 %buff_B_13_addr

]]></Node>
<StgValue><ssdm name="buff_B_13_load"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="375" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
.split4:39 %buff_A_13_load = load i4 %buff_A_13_addr

]]></Node>
<StgValue><ssdm name="buff_A_13_load"/></StgValue>
</operation>

<operation id="376" st_id="94" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:102 %sum_1_11 = fadd i32 %sum_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="377" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="4">
<![CDATA[
.split4:104 %buff_B_13_load = load i4 %buff_B_13_addr

]]></Node>
<StgValue><ssdm name="buff_B_13_load"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="378" st_id="95" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:102 %sum_1_11 = fadd i32 %sum_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="379" st_id="95" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:105 %mul_12 = fmul i32 %buff_A_13_load, i32 %buff_B_13_load

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="380" st_id="96" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:102 %sum_1_11 = fadd i32 %sum_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="381" st_id="96" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:105 %mul_12 = fmul i32 %buff_A_13_load, i32 %buff_B_13_load

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="382" st_id="97" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:102 %sum_1_11 = fadd i32 %sum_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="383" st_id="97" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:105 %mul_12 = fmul i32 %buff_A_13_load, i32 %buff_B_13_load

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="384" st_id="98" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:102 %sum_1_11 = fadd i32 %sum_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="385" st_id="98" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:105 %mul_12 = fmul i32 %buff_A_13_load, i32 %buff_B_13_load

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="386" st_id="99" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:106 %sum_1_12 = fadd i32 %sum_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="387" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:40 %buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_14_addr"/></StgValue>
</operation>

<operation id="388" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
.split4:41 %buff_A_14_load = load i4 %buff_A_14_addr

]]></Node>
<StgValue><ssdm name="buff_A_14_load"/></StgValue>
</operation>

<operation id="389" st_id="100" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:106 %sum_1_12 = fadd i32 %sum_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="390" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:107 %buff_B_14_addr = getelementptr i32 %buff_B_14, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_14_addr"/></StgValue>
</operation>

<operation id="391" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4">
<![CDATA[
.split4:108 %buff_B_14_load = load i4 %buff_B_14_addr

]]></Node>
<StgValue><ssdm name="buff_B_14_load"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="392" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
.split4:41 %buff_A_14_load = load i4 %buff_A_14_addr

]]></Node>
<StgValue><ssdm name="buff_A_14_load"/></StgValue>
</operation>

<operation id="393" st_id="101" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:106 %sum_1_12 = fadd i32 %sum_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="394" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4">
<![CDATA[
.split4:108 %buff_B_14_load = load i4 %buff_B_14_addr

]]></Node>
<StgValue><ssdm name="buff_B_14_load"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="395" st_id="102" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:106 %sum_1_12 = fadd i32 %sum_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="396" st_id="102" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:109 %mul_13 = fmul i32 %buff_A_14_load, i32 %buff_B_14_load

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="397" st_id="103" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:106 %sum_1_12 = fadd i32 %sum_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="398" st_id="103" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:109 %mul_13 = fmul i32 %buff_A_14_load, i32 %buff_B_14_load

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="399" st_id="104" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:106 %sum_1_12 = fadd i32 %sum_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="400" st_id="104" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:109 %mul_13 = fmul i32 %buff_A_14_load, i32 %buff_B_14_load

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="401" st_id="105" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:106 %sum_1_12 = fadd i32 %sum_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="402" st_id="105" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:109 %mul_13 = fmul i32 %buff_A_14_load, i32 %buff_B_14_load

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="403" st_id="106" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:110 %sum_1_13 = fadd i32 %sum_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="404" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:42 %buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="buff_A_15_addr"/></StgValue>
</operation>

<operation id="405" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
.split4:43 %buff_A_15_load = load i4 %buff_A_15_addr

]]></Node>
<StgValue><ssdm name="buff_A_15_load"/></StgValue>
</operation>

<operation id="406" st_id="107" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:110 %sum_1_13 = fadd i32 %sum_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="407" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:111 %buff_B_15_addr = getelementptr i32 %buff_B_15, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buff_B_15_addr"/></StgValue>
</operation>

<operation id="408" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4">
<![CDATA[
.split4:112 %buff_B_15_load = load i4 %buff_B_15_addr

]]></Node>
<StgValue><ssdm name="buff_B_15_load"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="409" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
.split4:43 %buff_A_15_load = load i4 %buff_A_15_addr

]]></Node>
<StgValue><ssdm name="buff_A_15_load"/></StgValue>
</operation>

<operation id="410" st_id="108" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:110 %sum_1_13 = fadd i32 %sum_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="411" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4">
<![CDATA[
.split4:112 %buff_B_15_load = load i4 %buff_B_15_addr

]]></Node>
<StgValue><ssdm name="buff_B_15_load"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="412" st_id="109" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:110 %sum_1_13 = fadd i32 %sum_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="413" st_id="109" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:113 %mul_14 = fmul i32 %buff_A_15_load, i32 %buff_B_15_load

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="414" st_id="110" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:110 %sum_1_13 = fadd i32 %sum_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="415" st_id="110" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:113 %mul_14 = fmul i32 %buff_A_15_load, i32 %buff_B_15_load

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="416" st_id="111" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:110 %sum_1_13 = fadd i32 %sum_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="417" st_id="111" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:113 %mul_14 = fmul i32 %buff_A_15_load, i32 %buff_B_15_load

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="418" st_id="112" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:110 %sum_1_13 = fadd i32 %sum_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="419" st_id="112" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:113 %mul_14 = fmul i32 %buff_A_15_load, i32 %buff_B_15_load

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="420" st_id="113" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:114 %sum_1_14 = fadd i32 %sum_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="421" st_id="114" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:114 %sum_1_14 = fadd i32 %sum_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="422" st_id="115" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:114 %sum_1_14 = fadd i32 %sum_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="423" st_id="116" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:114 %sum_1_14 = fadd i32 %sum_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="424" st_id="117" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:114 %sum_1_14 = fadd i32 %sum_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="425" st_id="118" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:114 %sum_1_14 = fadd i32 %sum_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="426" st_id="119" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:114 %sum_1_14 = fadd i32 %sum_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="427" st_id="120" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:115 %mul9 = fmul i32 %sum_1_14, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="428" st_id="121" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:115 %mul9 = fmul i32 %sum_1_14, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="429" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
.split4:47 %zext_ln39_1 = zext i8 %add_ln39

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="430" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:48 %buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="buff_C_addr"/></StgValue>
</operation>

<operation id="431" st_id="122" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:115 %mul9 = fmul i32 %sum_1_14, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="432" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="8">
<![CDATA[
.split4:116 %buff_C_load = load i8 %buff_C_addr

]]></Node>
<StgValue><ssdm name="buff_C_load"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="433" st_id="123" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:115 %mul9 = fmul i32 %sum_1_14, i32 %alpha_read

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="434" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="8">
<![CDATA[
.split4:116 %buff_C_load = load i8 %buff_C_addr

]]></Node>
<StgValue><ssdm name="buff_C_load"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="435" st_id="124" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:117 %add1 = fadd i32 %buff_C_load, i32 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="436" st_id="125" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:117 %add1 = fadd i32 %buff_C_load, i32 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="437" st_id="126" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:117 %add1 = fadd i32 %buff_C_load, i32 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="438" st_id="127" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:117 %add1 = fadd i32 %buff_C_load, i32 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="439" st_id="128" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:117 %add1 = fadd i32 %buff_C_load, i32 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="440" st_id="129" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:117 %add1 = fadd i32 %buff_C_load, i32 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="441" st_id="130" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:117 %add1 = fadd i32 %buff_C_load, i32 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="442" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_1_VITIS_LOOP_31_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="443" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split4:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="444" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:49 %specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln34"/></StgValue>
</operation>

<operation id="445" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:50 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="446" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
.split4:118 %store_ln39 = store i32 %add1, i8 %buff_C_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="447" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.split4:120 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="448" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0">
<![CDATA[
:0 %ret_ln42 = ret

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
