// Seed: 825643799
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6,
    output tri id_7,
    output wor id_8,
    input tri0 id_9,
    input wor id_10,
    input supply0 id_11,
    output tri0 id_12,
    output tri0 id_13
);
  wire id_15;
  assign id_12 = id_3;
  assign id_7  = id_3;
  tri1  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  tri0 id_38 = id_17 ? (1) : id_21 - id_28 - id_24 >= id_27 || 1 * 1'b0 < "";
  assign id_12 = 1'b0;
  real id_39;
  wire id_40;
  assign id_22 = id_36;
  wire id_41;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    input supply0 id_3,
    input wor id_4,
    output tri0 id_5
);
  wire id_7;
  module_0(
      id_3, id_5, id_4, id_2, id_3, id_0, id_1, id_5, id_5, id_4, id_3, id_2, id_5, id_5
  );
  generate
    for (id_8 = id_4; id_4; id_8 = id_4) begin : id_9
      assign id_9 = 1;
    end
  endgenerate
  wire id_10;
  always @(*) id_5 = 1;
endmodule
