$date
	Mon Apr 22 20:05:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_half_adder $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module dut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000
1!
1$
#20000
0$
1#
#30000
0!
1"
1$
#40000
