TimeQuest Timing Analyzer report for mic1
Mon Dec 02 16:09:19 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK'
 12. Slow Model Hold: 'CLOCK'
 13. Slow Model Minimum Pulse Width: 'CLOCK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLOCK'
 26. Fast Model Hold: 'CLOCK'
 27. Fast Model Minimum Pulse Width: 'CLOCK'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mic1                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLOCK      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 246.67 MHz ; 246.67 MHz      ; CLOCK      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -2.164 ; -133.060      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 1.311 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -209.292              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24] ; CLOCK        ; CLOCK       ; 1.000        ; -0.026     ; 3.103      ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.311 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[6]                           ; inst6                                                                                                              ; CLOCK        ; CLOCK       ; -0.500       ; -0.038     ; 1.039      ;
; 1.612 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 1.872      ;
; 1.661 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.023      ; 1.918      ;
; 1.809 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.069      ;
; 1.818 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.078      ;
; 1.823 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.083      ;
; 1.841 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.029      ; 2.104      ;
; 1.842 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 2.098      ;
; 1.850 ; MPC:inst|inst                                                                                                      ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 1.644      ;
; 1.856 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.116      ;
; 1.865 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.125      ;
; 1.869 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.129      ;
; 1.870 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; 0.027      ; 2.131      ;
; 1.883 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.029      ; 2.146      ;
; 1.884 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.023      ; 2.141      ;
; 1.890 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; 0.030      ; 2.154      ;
; 1.916 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 2.169      ;
; 1.916 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.023      ; 2.173      ;
; 1.921 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.023      ; 2.178      ;
; 1.926 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 2.182      ;
; 1.932 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.192      ;
; 1.941 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 0.000        ; 0.027      ; 2.202      ;
; 1.954 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 2.207      ;
; 1.978 ; MPC:inst|inst1                                                                                                     ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 1.772      ;
; 2.078 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.023      ; 2.335      ;
; 2.080 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.029      ; 2.343      ;
; 2.081 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; 0.030      ; 2.345      ;
; 2.083 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.029      ; 2.346      ;
; 2.089 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 0.000        ; 0.030      ; 2.353      ;
; 2.090 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.030      ; 2.354      ;
; 2.099 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.023      ; 2.356      ;
; 2.105 ; MPC:inst|inst                                                                                                      ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 1.895      ;
; 2.114 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 2.370      ;
; 2.117 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; 0.030      ; 2.381      ;
; 2.120 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.029      ; 2.383      ;
; 2.121 ; MPC:inst|inst                                                                                                      ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.063      ; 1.918      ;
; 2.126 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.023      ; 2.383      ;
; 2.126 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.023      ; 2.383      ;
; 2.127 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.030      ; 2.391      ;
; 2.127 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 2.383      ;
; 2.128 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.029      ; 2.391      ;
; 2.128 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 2.384      ;
; 2.130 ; MPC:inst|inst                                                                                                      ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.064      ; 1.928      ;
; 2.131 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 2.384      ;
; 2.132 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.029      ; 2.395      ;
; 2.139 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 2.395      ;
; 2.141 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 0.000        ; 0.030      ; 2.405      ;
; 2.144 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.404      ;
; 2.155 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.415      ;
; 2.162 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; 0.027      ; 2.423      ;
; 2.181 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.441      ;
; 2.182 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.442      ;
; 2.185 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.023      ; 2.442      ;
; 2.187 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 0.000        ; 0.027      ; 2.448      ;
; 2.198 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 2.451      ;
; 2.212 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 2.465      ;
; 2.219 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.479      ;
; 2.233 ; MPC:inst|inst1                                                                                                     ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 2.023      ;
; 2.244 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.504      ;
; 2.249 ; MPC:inst|inst1                                                                                                     ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.063      ; 2.046      ;
; 2.253 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 0.000        ; 0.027      ; 2.514      ;
; 2.258 ; MPC:inst|inst1                                                                                                     ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.064      ; 2.056      ;
; 2.259 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.519      ;
; 2.319 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 0.000        ; 0.027      ; 2.580      ;
; 2.328 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.588      ;
; 2.339 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; 0.027      ; 2.600      ;
; 2.340 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg5  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 2.593      ;
; 2.342 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.602      ;
; 2.342 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 2.598      ;
; 2.350 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 2.603      ;
; 2.388 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.027      ; 2.649      ;
; 2.389 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.649      ;
; 2.393 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.027      ; 2.654      ;
; 2.396 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.026      ; 2.656      ;
; 2.400 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 2.653      ;
; 2.402 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 0.000        ; 0.030      ; 2.666      ;
; 2.411 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.029      ; 2.674      ;
; 2.423 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg5  ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 2.679      ;
; 2.430 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 2.683      ;
; 2.474 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 2.730      ;
; 2.490 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.029      ; 2.753      ;
; 2.499 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 0.000        ; 0.030      ; 2.763      ;
; 2.514 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 0.000        ; 0.022      ; 2.770      ;
; 2.530 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.029      ; 2.793      ;
; 2.539 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 0.000        ; 0.030      ; 2.803      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.026     ; 3.103      ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[0]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[0]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[10]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[10]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[11]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[11]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[12]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[12]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[13]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[13]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[14]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[14]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[15]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[15]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[16]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[16]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[17]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[17]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[18]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[18]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[19]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[19]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[1]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[1]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[20]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[20]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[21]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[21]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[22]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[22]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[23]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[23]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[2]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[2]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[3]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[3]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[5]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[5]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[6]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[6]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[7]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[7]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[8]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[8]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[9]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[9]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg4 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 4.235 ; 4.235 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 4.423 ; 4.423 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 5.714 ; 5.714 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 5.133 ; 5.133 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 5.532 ; 5.532 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 5.608 ; 5.608 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 5.692 ; 5.692 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 5.289 ; 5.289 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 5.409 ; 5.409 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 4.938 ; 4.938 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 5.714 ; 5.714 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -4.005 ; -4.005 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -4.193 ; -4.193 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -4.355 ; -4.355 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -4.592 ; -4.592 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -4.989 ; -4.989 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -5.043 ; -5.043 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -5.107 ; -5.107 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -4.688 ; -4.688 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -4.899 ; -4.899 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -4.355 ; -4.355 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -5.141 ; -5.141 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 6.873 ; 6.873 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.873 ; 6.873 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 6.564 ; 6.564 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 7.534 ; 7.534 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 6.942 ; 6.942 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 7.252 ; 7.252 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 7.209 ; 7.209 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 7.021 ; 7.021 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 7.019 ; 7.019 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 7.021 ; 7.021 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 7.312 ; 7.312 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 7.475 ; 7.475 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 6.654 ; 6.654 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 6.958 ; 6.958 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 6.749 ; 6.749 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 6.620 ; 6.620 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 6.701 ; 6.701 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 6.502 ; 6.502 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 7.514 ; 7.514 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 7.534 ; 7.534 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 6.731 ; 6.731 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 7.075 ; 7.075 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 7.466 ; 7.466 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 7.322 ; 7.322 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 6.959 ; 6.959 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 7.320 ; 7.320 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 7.099 ; 7.099 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 7.116 ; 7.116 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 7.332 ; 7.332 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 6.529 ; 6.529 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 7.496 ; 7.496 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 6.531 ; 6.531 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 6.969 ; 6.969 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.875 ; 6.875 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 6.445 ; 6.445 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 6.741 ; 6.741 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 6.656 ; 6.656 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 6.620 ; 6.620 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 6.980 ; 6.980 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 7.173 ; 7.173 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 8.213 ; 8.213 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 8.213 ; 8.213 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 7.528 ; 7.528 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 7.313 ; 7.313 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 7.205 ; 7.205 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 7.312 ; 7.312 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 7.518 ; 7.518 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 7.279 ; 7.279 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 7.527 ; 7.527 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.654 ; 7.654 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 6.745 ; 6.745 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.745 ; 6.745 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 6.564 ; 6.564 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 6.445 ; 6.445 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 6.942 ; 6.942 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 7.252 ; 7.252 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 7.209 ; 7.209 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 7.021 ; 7.021 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 7.019 ; 7.019 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 7.021 ; 7.021 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 7.312 ; 7.312 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 7.475 ; 7.475 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 6.654 ; 6.654 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 6.958 ; 6.958 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 6.749 ; 6.749 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 6.620 ; 6.620 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 6.701 ; 6.701 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 6.502 ; 6.502 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 7.514 ; 7.514 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 7.534 ; 7.534 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 6.731 ; 6.731 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 7.075 ; 7.075 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 7.466 ; 7.466 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 7.322 ; 7.322 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 6.959 ; 6.959 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 7.320 ; 7.320 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 7.099 ; 7.099 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 7.116 ; 7.116 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 7.332 ; 7.332 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 6.529 ; 6.529 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 7.496 ; 7.496 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 6.531 ; 6.531 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 6.969 ; 6.969 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.875 ; 6.875 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 6.445 ; 6.445 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 6.741 ; 6.741 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 6.656 ; 6.656 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 6.620 ; 6.620 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 6.980 ; 6.980 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 7.173 ; 7.173 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 6.994 ; 6.994 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 7.991 ; 7.991 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 7.267 ; 7.267 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 7.215 ; 7.215 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 6.994 ; 6.994 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 7.200 ; 7.200 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 7.435 ; 7.435 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 7.007 ; 7.007 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 7.224 ; 7.224 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.056 ; 7.056 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 10.727 ;    ;    ; 10.727 ;
; MBR_IN[1]  ; MPC[1]      ; 10.391 ;    ;    ; 10.391 ;
; MBR_IN[2]  ; MPC[2]      ; 10.440 ;    ;    ; 10.440 ;
; MBR_IN[3]  ; MPC[3]      ; 10.232 ;    ;    ; 10.232 ;
; MBR_IN[4]  ; MPC[4]      ; 10.079 ;    ;    ; 10.079 ;
; MBR_IN[5]  ; MPC[5]      ; 10.235 ;    ;    ; 10.235 ;
; MBR_IN[6]  ; MPC[6]      ; 9.750  ;    ;    ; 9.750  ;
; MBR_IN[7]  ; MPC[7]      ; 10.542 ;    ;    ; 10.542 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 10.727 ;    ;    ; 10.727 ;
; MBR_IN[1]  ; MPC[1]      ; 10.391 ;    ;    ; 10.391 ;
; MBR_IN[2]  ; MPC[2]      ; 10.440 ;    ;    ; 10.440 ;
; MBR_IN[3]  ; MPC[3]      ; 10.232 ;    ;    ; 10.232 ;
; MBR_IN[4]  ; MPC[4]      ; 10.079 ;    ;    ; 10.079 ;
; MBR_IN[5]  ; MPC[5]      ; 10.235 ;    ;    ; 10.235 ;
; MBR_IN[6]  ; MPC[6]      ; 9.750  ;    ;    ; 9.750  ;
; MBR_IN[7]  ; MPC[7]      ; 10.542 ;    ;    ; 10.542 ;
+------------+-------------+--------+----+----+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -0.979 ; -41.653       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 0.718 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -209.292              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24] ; CLOCK        ; CLOCK       ; 1.000        ; -0.018     ; 1.960      ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.718 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 0.874      ;
; 0.750 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.016      ; 0.904      ;
; 0.828 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 0.984      ;
; 0.833 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 0.989      ;
; 0.835 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 0.991      ;
; 0.838 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 0.994      ;
; 0.839 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 0.995      ;
; 0.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.020      ; 0.998      ;
; 0.846 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK        ; CLOCK       ; 0.000        ; 0.015      ; 0.999      ;
; 0.847 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.020      ; 1.005      ;
; 0.847 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 1.003      ;
; 0.847 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; 0.021      ; 1.006      ;
; 0.849 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 1.006      ;
; 0.864 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; 0.015      ; 1.017      ;
; 0.864 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.016      ; 1.018      ;
; 0.871 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.016      ; 1.025      ;
; 0.873 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 1.029      ;
; 0.873 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 0.000        ; 0.013      ; 1.024      ;
; 0.873 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.016      ; 1.027      ;
; 0.880 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 1.037      ;
; 0.891 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK        ; CLOCK       ; 0.000        ; 0.013      ; 1.042      ;
; 0.933 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[6]                           ; inst6                                                                                                              ; CLOCK        ; CLOCK       ; -0.500       ; -0.043     ; 0.542      ;
; 0.945 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.020      ; 1.103      ;
; 0.947 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; 0.021      ; 1.106      ;
; 0.949 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.016      ; 1.103      ;
; 0.950 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.020      ; 1.108      ;
; 0.951 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.020      ; 1.109      ;
; 0.952 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; 0.021      ; 1.111      ;
; 0.954 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; 0.015      ; 1.107      ;
; 0.955 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.016      ; 1.109      ;
; 0.956 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.020      ; 1.114      ;
; 0.957 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 0.000        ; 0.021      ; 1.116      ;
; 0.959 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.021      ; 1.118      ;
; 0.959 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.021      ; 1.118      ;
; 0.962 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.015      ; 1.115      ;
; 0.968 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 0.000        ; 0.015      ; 1.121      ;
; 0.971 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; 0.013      ; 1.122      ;
; 0.978 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.016      ; 1.132      ;
; 0.980 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.020      ; 1.138      ;
; 0.980 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.016      ; 1.134      ;
; 0.981 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.015      ; 1.134      ;
; 0.986 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 1.142      ;
; 0.987 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 0.000        ; 0.021      ; 1.146      ;
; 0.987 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 1.143      ;
; 0.988 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 1.144      ;
; 0.990 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 1.146      ;
; 0.993 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 1.150      ;
; 0.995 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 1.152      ;
; 0.998 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 1.154      ;
; 0.999 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.016      ; 1.153      ;
; 1.006 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; 0.000        ; 0.013      ; 1.157      ;
; 1.006 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 1.162      ;
; 1.010 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg6  ; CLOCK        ; CLOCK       ; 0.000        ; 0.013      ; 1.161      ;
; 1.025 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 1.181      ;
; 1.032 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 1.189      ;
; 1.049 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 1.206      ;
; 1.050 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 1.206      ;
; 1.057 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg5  ; CLOCK        ; CLOCK       ; 0.000        ; 0.013      ; 1.208      ;
; 1.065 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 1.221      ;
; 1.066 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 1.223      ;
; 1.068 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; 0.000        ; 0.013      ; 1.219      ;
; 1.069 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK        ; CLOCK       ; 0.000        ; 0.015      ; 1.222      ;
; 1.092 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; 0.000        ; 0.021      ; 1.251      ;
; 1.093 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; 0.000        ; 0.020      ; 1.251      ;
; 1.097 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 1.253      ;
; 1.097 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; 0.000        ; 0.018      ; 1.253      ;
; 1.098 ; MPC:inst|inst                                                                                                      ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.058      ; 0.794      ;
; 1.099 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 1.256      ;
; 1.100 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.019      ; 1.257      ;
; 1.100 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg5  ; CLOCK        ; CLOCK       ; 0.000        ; 0.015      ; 1.253      ;
; 1.103 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; 0.000        ; 0.013      ; 1.254      ;
; 1.113 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.020      ; 1.271      ;
; 1.113 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 0.000        ; 0.015      ; 1.266      ;
; 1.120 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 0.000        ; 0.021      ; 1.279      ;
; 1.121 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; 0.000        ; 0.013      ; 1.272      ;
; 1.122 ; MPC:inst|inst1                                                                                                     ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.058      ; 0.818      ;
; 1.129 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; 0.000        ; 0.020      ; 1.287      ;
; 1.129 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; 0.000        ; 0.015      ; 1.282      ;
; 1.136 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24]                          ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; 0.000        ; 0.021      ; 1.295      ;
; 1.221 ; MPC:inst|inst                                                                                                      ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 0.919      ;
; 1.221 ; MPC:inst|inst                                                                                                      ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 0.914      ;
; 1.228 ; MPC:inst|inst                                                                                                      ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 0.927      ;
; 1.245 ; MPC:inst|inst1                                                                                                     ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 0.943      ;
; 1.245 ; MPC:inst|inst1                                                                                                     ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 0.938      ;
; 1.252 ; MPC:inst|inst1                                                                                                     ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 0.951      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg6 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg7 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg8 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg0 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg1 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg2 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg3 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg4 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a27~porta_address_reg5 ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ; CLOCK        ; CLOCK       ; 0.000        ; -0.018     ; 1.960      ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[0]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[0]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[10]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[10]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[11]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[11]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[12]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[12]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[13]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[13]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[14]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[14]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[15]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[15]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[16]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[16]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[17]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[17]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[18]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[18]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[19]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[19]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[1]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[1]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[20]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[20]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[21]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[21]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[22]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[22]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[23]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[23]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[24]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[25]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[26]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[27]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[28]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[29]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[2]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[2]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[30]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[31]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[32]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[33]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[34]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[35]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[3]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[3]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[5]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[5]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[6]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[6]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[7]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[7]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[8]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[8]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[9]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[9]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROLSTORE:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|ram_block1a18~porta_address_reg4 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 2.323 ; 2.323 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 2.448 ; 2.448 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 2.962 ; 2.962 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 2.670 ; 2.670 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 2.938 ; 2.938 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 2.919 ; 2.919 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 2.947 ; 2.947 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 2.776 ; 2.776 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 2.829 ; 2.829 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 2.620 ; 2.620 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 2.962 ; 2.962 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -2.203 ; -2.203 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -2.328 ; -2.328 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -2.335 ; -2.335 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -2.412 ; -2.412 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.676 ; -2.676 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -2.645 ; -2.645 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.656 ; -2.656 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -2.478 ; -2.478 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -2.588 ; -2.588 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -2.335 ; -2.335 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -2.680 ; -2.680 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.775 ; 3.775 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.775 ; 3.775 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 3.673 ; 3.673 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 4.178 ; 4.178 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 3.845 ; 3.845 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 3.985 ; 3.985 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 3.985 ; 3.985 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 3.942 ; 3.942 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 3.942 ; 3.942 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 3.940 ; 3.940 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 4.007 ; 4.007 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 4.144 ; 4.144 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 3.762 ; 3.762 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 3.897 ; 3.897 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 3.744 ; 3.744 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 3.740 ; 3.740 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 3.747 ; 3.747 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 3.664 ; 3.664 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 4.164 ; 4.164 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 4.178 ; 4.178 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 3.732 ; 3.732 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 3.969 ; 3.969 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 4.161 ; 4.161 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 4.067 ; 4.067 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 3.901 ; 3.901 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 4.066 ; 4.066 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 3.958 ; 3.958 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 3.999 ; 3.999 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 4.033 ; 4.033 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 3.682 ; 3.682 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 4.101 ; 4.101 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 3.684 ; 3.684 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 3.908 ; 3.908 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 3.822 ; 3.822 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 3.596 ; 3.596 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 3.733 ; 3.733 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 3.750 ; 3.750 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 3.725 ; 3.725 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 3.915 ; 3.915 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 3.924 ; 3.924 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 4.446 ; 4.446 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 4.446 ; 4.446 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 4.129 ; 4.129 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 4.026 ; 4.026 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 3.973 ; 3.973 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 4.025 ; 4.025 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 4.115 ; 4.115 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 4.017 ; 4.017 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 4.135 ; 4.135 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 4.159 ; 4.159 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.751 ; 3.751 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.751 ; 3.751 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 3.673 ; 3.673 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 3.596 ; 3.596 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 3.845 ; 3.845 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 3.985 ; 3.985 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 3.985 ; 3.985 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 3.942 ; 3.942 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 3.942 ; 3.942 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 3.940 ; 3.940 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 4.007 ; 4.007 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 4.144 ; 4.144 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 3.762 ; 3.762 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 3.897 ; 3.897 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 3.744 ; 3.744 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 3.740 ; 3.740 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 3.747 ; 3.747 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 3.664 ; 3.664 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 4.164 ; 4.164 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 4.178 ; 4.178 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 3.732 ; 3.732 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 3.969 ; 3.969 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 4.161 ; 4.161 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 4.067 ; 4.067 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 3.901 ; 3.901 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 4.066 ; 4.066 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 3.958 ; 3.958 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 3.999 ; 3.999 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 4.033 ; 4.033 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 3.682 ; 3.682 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 4.101 ; 4.101 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 3.684 ; 3.684 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 3.908 ; 3.908 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 3.822 ; 3.822 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 3.596 ; 3.596 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 3.733 ; 3.733 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 3.750 ; 3.750 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 3.725 ; 3.725 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 3.915 ; 3.915 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 3.924 ; 3.924 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 3.871 ; 3.871 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 4.332 ; 4.332 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 3.988 ; 3.988 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 3.988 ; 3.988 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 3.875 ; 3.875 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 3.980 ; 3.980 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 4.072 ; 4.072 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 3.871 ; 3.871 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 3.995 ; 3.995 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.903 ; 3.903 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.909 ;    ;    ; 5.909 ;
; MBR_IN[1]  ; MPC[1]      ; 5.825 ;    ;    ; 5.825 ;
; MBR_IN[2]  ; MPC[2]      ; 5.800 ;    ;    ; 5.800 ;
; MBR_IN[3]  ; MPC[3]      ; 5.684 ;    ;    ; 5.684 ;
; MBR_IN[4]  ; MPC[4]      ; 5.630 ;    ;    ; 5.630 ;
; MBR_IN[5]  ; MPC[5]      ; 5.705 ;    ;    ; 5.705 ;
; MBR_IN[6]  ; MPC[6]      ; 5.488 ;    ;    ; 5.488 ;
; MBR_IN[7]  ; MPC[7]      ; 5.837 ;    ;    ; 5.837 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.909 ;    ;    ; 5.909 ;
; MBR_IN[1]  ; MPC[1]      ; 5.825 ;    ;    ; 5.825 ;
; MBR_IN[2]  ; MPC[2]      ; 5.800 ;    ;    ; 5.800 ;
; MBR_IN[3]  ; MPC[3]      ; 5.684 ;    ;    ; 5.684 ;
; MBR_IN[4]  ; MPC[4]      ; 5.630 ;    ;    ; 5.630 ;
; MBR_IN[5]  ; MPC[5]      ; 5.705 ;    ;    ; 5.705 ;
; MBR_IN[6]  ; MPC[6]      ; 5.488 ;    ;    ; 5.488 ;
; MBR_IN[7]  ; MPC[7]      ; 5.837 ;    ;    ; 5.837 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.164   ; 0.718 ; N/A      ; N/A     ; -1.423              ;
;  CLOCK           ; -2.164   ; 0.718 ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS  ; -133.06  ; 0.0   ; 0.0      ; 0.0     ; -209.292            ;
;  CLOCK           ; -133.060 ; 0.000 ; N/A      ; N/A     ; -209.292            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; N          ; CLOCK      ; 4.235 ; 4.235 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 4.423 ; 4.423 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; 5.714 ; 5.714 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 5.133 ; 5.133 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 5.532 ; 5.532 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 5.608 ; 5.608 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 5.692 ; 5.692 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 5.289 ; 5.289 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 5.409 ; 5.409 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 4.938 ; 4.938 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 5.714 ; 5.714 ; Fall       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; N          ; CLOCK      ; -2.203 ; -2.203 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -2.328 ; -2.328 ; Rise       ; CLOCK           ;
; MBR_IN[*]  ; CLOCK      ; -2.335 ; -2.335 ; Fall       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -2.412 ; -2.412 ; Fall       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.676 ; -2.676 ; Fall       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -2.645 ; -2.645 ; Fall       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.656 ; -2.656 ; Fall       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -2.478 ; -2.478 ; Fall       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -2.588 ; -2.588 ; Fall       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -2.335 ; -2.335 ; Fall       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -2.680 ; -2.680 ; Fall       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 6.873 ; 6.873 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 6.873 ; 6.873 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 6.564 ; 6.564 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 7.534 ; 7.534 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 6.942 ; 6.942 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 7.252 ; 7.252 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 7.209 ; 7.209 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 7.021 ; 7.021 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 7.019 ; 7.019 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 7.021 ; 7.021 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 7.312 ; 7.312 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 7.475 ; 7.475 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 6.654 ; 6.654 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 6.958 ; 6.958 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 6.749 ; 6.749 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 6.620 ; 6.620 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 6.701 ; 6.701 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 6.502 ; 6.502 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 7.514 ; 7.514 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 7.534 ; 7.534 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 6.731 ; 6.731 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 7.075 ; 7.075 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 7.466 ; 7.466 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 7.322 ; 7.322 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 6.959 ; 6.959 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 7.320 ; 7.320 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 7.099 ; 7.099 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 7.116 ; 7.116 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 7.332 ; 7.332 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 6.529 ; 6.529 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 7.496 ; 7.496 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 6.531 ; 6.531 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 6.969 ; 6.969 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 6.875 ; 6.875 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 6.445 ; 6.445 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 6.741 ; 6.741 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 6.656 ; 6.656 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 6.620 ; 6.620 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 6.980 ; 6.980 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 7.173 ; 7.173 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 8.213 ; 8.213 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 8.213 ; 8.213 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 7.528 ; 7.528 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 7.313 ; 7.313 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 7.205 ; 7.205 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 7.312 ; 7.312 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 7.518 ; 7.518 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 7.279 ; 7.279 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 7.527 ; 7.527 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.654 ; 7.654 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.751 ; 3.751 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.751 ; 3.751 ; Rise       ; CLOCK           ;
; write_enable ; CLOCK      ; 3.673 ; 3.673 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 3.596 ; 3.596 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 3.845 ; 3.845 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 3.985 ; 3.985 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 3.985 ; 3.985 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 3.942 ; 3.942 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 3.942 ; 3.942 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 3.940 ; 3.940 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 4.007 ; 4.007 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 4.144 ; 4.144 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 3.762 ; 3.762 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 3.897 ; 3.897 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 3.744 ; 3.744 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 3.740 ; 3.740 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 3.747 ; 3.747 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 3.664 ; 3.664 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 4.164 ; 4.164 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 4.178 ; 4.178 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 3.732 ; 3.732 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 3.969 ; 3.969 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 4.161 ; 4.161 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 4.067 ; 4.067 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 3.901 ; 3.901 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 4.066 ; 4.066 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 3.958 ; 3.958 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 3.999 ; 3.999 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 4.033 ; 4.033 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 3.682 ; 3.682 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 4.101 ; 4.101 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 3.684 ; 3.684 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 3.908 ; 3.908 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 3.822 ; 3.822 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 3.596 ; 3.596 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 3.733 ; 3.733 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 3.750 ; 3.750 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 3.725 ; 3.725 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 3.915 ; 3.915 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 3.924 ; 3.924 ; Fall       ; CLOCK           ;
; MPC[*]       ; CLOCK      ; 3.871 ; 3.871 ; Fall       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 4.332 ; 4.332 ; Fall       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 3.988 ; 3.988 ; Fall       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 3.988 ; 3.988 ; Fall       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 3.875 ; 3.875 ; Fall       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 3.980 ; 3.980 ; Fall       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 4.072 ; 4.072 ; Fall       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 3.871 ; 3.871 ; Fall       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 3.995 ; 3.995 ; Fall       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.903 ; 3.903 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; MBR_IN[0]  ; MPC[0]      ; 10.727 ;    ;    ; 10.727 ;
; MBR_IN[1]  ; MPC[1]      ; 10.391 ;    ;    ; 10.391 ;
; MBR_IN[2]  ; MPC[2]      ; 10.440 ;    ;    ; 10.440 ;
; MBR_IN[3]  ; MPC[3]      ; 10.232 ;    ;    ; 10.232 ;
; MBR_IN[4]  ; MPC[4]      ; 10.079 ;    ;    ; 10.079 ;
; MBR_IN[5]  ; MPC[5]      ; 10.235 ;    ;    ; 10.235 ;
; MBR_IN[6]  ; MPC[6]      ; 9.750  ;    ;    ; 9.750  ;
; MBR_IN[7]  ; MPC[7]      ; 10.542 ;    ;    ; 10.542 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; MBR_IN[0]  ; MPC[0]      ; 5.909 ;    ;    ; 5.909 ;
; MBR_IN[1]  ; MPC[1]      ; 5.825 ;    ;    ; 5.825 ;
; MBR_IN[2]  ; MPC[2]      ; 5.800 ;    ;    ; 5.800 ;
; MBR_IN[3]  ; MPC[3]      ; 5.684 ;    ;    ; 5.684 ;
; MBR_IN[4]  ; MPC[4]      ; 5.630 ;    ;    ; 5.630 ;
; MBR_IN[5]  ; MPC[5]      ; 5.705 ;    ;    ; 5.705 ;
; MBR_IN[6]  ; MPC[6]      ; 5.488 ;    ;    ; 5.488 ;
; MBR_IN[7]  ; MPC[7]      ; 5.837 ;    ;    ; 5.837 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 1        ; 8        ; 400      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 0        ; 1        ; 8        ; 400      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 66    ; 66   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 02 16:09:17 2024
Info: Command: quartus_sta mic1 -c mic1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mic1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.164      -133.060 CLOCK 
Info (332146): Worst-case hold slack is 1.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.311         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -209.292 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.979       -41.653 CLOCK 
Info (332146): Worst-case hold slack is 0.718
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.718         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -209.292 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4534 megabytes
    Info: Processing ended: Mon Dec 02 16:09:19 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


