FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * intc2.c  -- support for the 2nd INTC controller of the 5249
 *
 * (C) Copyright 2009, Greg Ungerer <gerg@snapgear.com>
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file COPYING in the main directory of this archive
 * for more details.
 */

#include <linux/types.h>
#include <linux/init.h>
#include <linux/kernel.h>
/* bench 18790.0.0 8d8e22b432d9 */
/* bench 18790.0.1 2c9b3aad6d00 */
/* bench 18790.0.2 05d0adfc0b3f */
/* bench 18790.0.3 2290ea2aa32e */
/* bench 18790.0.4 4f4af857a7cb */
/* bench 18790.0.5 8b3c9dda99a6 */
/* bench 18790.0.6 101b231b5402 */
/* bench 18790.0.7 82b14acfe011 */
/* bench 18790.0.8 fa2c43225b90 */
/* bench 18790.0.9 a1283cb4006b */
/* bench 18790.0.10 8f68f769a735 */
/* bench 18790.0.11 9ccc87d531ff */
/* bench 18790.0.12 92b1b36f08c5 */
/* bench 18790.0.13 c626167253fa */
/* bench 18790.0.14 d35381dc4772 */
/* bench 18790.0.15 048b7d3f23e4 */
#include <asm/coldfire.h>
#include <asm/mcfsim.h>

static void intc2_irq_gpio_mask(struct irq_data *d)
{
	u32 imr;
	imr = readl(MCFSIM2_GPIOINTENABLE);
	imr &= ~(0x1 << (d->irq - MCF_IRQ_GPIO0));
	writel(imr, MCFSIM2_GPIOINTENABLE);
}

static void intc2_irq_gpio_unmask(struct irq_data *d)
{
	u32 imr;
	imr = readl(MCFSIM2_GPIOINTENABLE);
	imr |= (0x1 << (d->irq - MCF_IRQ_GPIO0));
	writel(imr, MCFSIM2_GPIOINTENABLE);
}

static void intc2_irq_gpio_ack(struct irq_data *d)
{
	writel(0x1 << (d->irq - MCF_IRQ_GPIO0), MCFSIM2_GPIOINTCLEAR);
}

static struct irq_chip intc2_irq_gpio_chip = {
	.name		= "CF-INTC2",
	.irq_mask	= intc2_irq_gpio_mask,
	.irq_unmask	= intc2_irq_gpio_unmask,
	.irq_ack	= intc2_irq_gpio_ack,
};

static int __init mcf_intc2_init(void)
{
	int irq;

	/* GPIO interrupt sources */
	for (irq = MCF_IRQ_GPIO0; (irq <= MCF_IRQ_GPIO7); irq++) {
		irq_set_chip(irq, &intc2_irq_gpio_chip);
		irq_set_handler(irq, handle_edge_irq);
	}

	return 0;
/* bench 17390.4.0 3cb4cf5fbee7 */
/* bench 17390.4.1 37bb80d81d98 */
/* bench 1576.0.0 f522c1101aab */
/* bench 1576.0.1 461cc5ca20f5 */
/* bench 1576.0.2 6f01fdd14f5d */
/* bench 1576.0.3 52e2477bd7ea */
/* bench 1576.0.4 9719d1f486e5 */
