

================================================================
== Vivado HLS Report for 'sum'
================================================================
* Date:           Tue Dec 11 22:56:05 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8BitFloatMod
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    30.995|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   60|   60|   60|   60|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   10|   10|         2|          -|          -|     5|    no    |
        |- Loop 2     |   48|   48|        12|          -|          -|     4|    no    |
        | + Loop 2.1  |   10|   10|         2|          -|          -|     5|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	4  / (exitcond2)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (1.66ns)   --->   "br label %1" [../Desktop/buildTest/sum.c:164]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %0 ], [ %k_2, %2 ]"   --->   Operation 8 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.18ns)   --->   "%exitcond2 = icmp eq i3 %k, -3" [../Desktop/buildTest/sum.c:164]   --->   Operation 9 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.68ns)   --->   "%k_2 = add i3 %k, 1" [../Desktop/buildTest/sum.c:164]   --->   Operation 11 'add' 'k_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader3.preheader, label %2" [../Desktop/buildTest/sum.c:164]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = zext i3 %k to i64" [../Desktop/buildTest/sum.c:165]   --->   Operation 13 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [25 x float]* %x, i64 0, i64 %tmp" [../Desktop/buildTest/sum.c:165]   --->   Operation 14 'getelementptr' 'x_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.15ns)   --->   "%x_load = load float* %x_addr, align 4" [../Desktop/buildTest/sum.c:165]   --->   Operation 15 'load' 'x_load' <Predicate = (!exitcond2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 16 [1/1] (1.66ns)   --->   "br label %.preheader3" [../Desktop/buildTest/sum.c:168]   --->   Operation 16 'br' <Predicate = (exitcond2)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 17 [1/2] (2.15ns)   --->   "%x_load = load float* %x_addr, align 4" [../Desktop/buildTest/sum.c:165]   --->   Operation 17 'load' 'x_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%y_addr = getelementptr [5 x float]* %y, i64 0, i64 %tmp" [../Desktop/buildTest/sum.c:165]   --->   Operation 18 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (2.15ns)   --->   "store float %x_load, float* %y_addr, align 4" [../Desktop/buildTest/sum.c:165]   --->   Operation 19 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "br label %1" [../Desktop/buildTest/sum.c:164]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.77>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%k_1 = phi i3 [ %k_3, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 21 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%k_1_cast = zext i3 %k_1 to i4" [../Desktop/buildTest/sum.c:168]   --->   Operation 22 'zext' 'k_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %k_1, -4" [../Desktop/buildTest/sum.c:168]   --->   Operation 23 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 24 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (1.68ns)   --->   "%k_3 = add i3 %k_1, 1" [../Desktop/buildTest/sum.c:168]   --->   Operation 25 'add' 'k_3' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %.preheader.preheader" [../Desktop/buildTest/sum.c:168]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i3 %k_1 to i2" [../Desktop/buildTest/sum.c:168]   --->   Operation 27 'trunc' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1, i2 0)" [../Desktop/buildTest/sum.c:170]   --->   Operation 28 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.77ns)   --->   "%tmp1 = add i4 %k_1_cast, %p_shl" [../Desktop/buildTest/sum.c:170]   --->   Operation 29 'add' 'tmp1' <Predicate = (!exitcond1)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1 to i5" [../Desktop/buildTest/sum.c:170]   --->   Operation 30 'zext' 'tmp1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.66ns)   --->   "br label %.preheader" [../Desktop/buildTest/sum.c:169]   --->   Operation 31 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [../Desktop/buildTest/sum.c:173]   --->   Operation 32 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.70>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%b_k = phi i3 [ %b_k_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 33 'phi' 'b_k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%b_k_cast = zext i3 %b_k to i4" [../Desktop/buildTest/sum.c:169]   --->   Operation 34 'zext' 'b_k_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.18ns)   --->   "%exitcond = icmp eq i3 %b_k, -3" [../Desktop/buildTest/sum.c:169]   --->   Operation 35 'icmp' 'exitcond' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 36 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.68ns)   --->   "%b_k_1 = add i3 %b_k, 1" [../Desktop/buildTest/sum.c:169]   --->   Operation 37 'add' 'b_k_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %3" [../Desktop/buildTest/sum.c:169]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.77ns)   --->   "%tmp2 = add i4 %b_k_cast, 5" [../Desktop/buildTest/sum.c:170]   --->   Operation 39 'add' 'tmp2' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i4 %tmp2 to i5" [../Desktop/buildTest/sum.c:170]   --->   Operation 40 'zext' 'tmp2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.77ns)   --->   "%tmp_5 = add i5 %tmp2_cast, %tmp1_cast" [../Desktop/buildTest/sum.c:170]   --->   Operation 41 'add' 'tmp_5' <Predicate = (!exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = zext i5 %tmp_5 to i64" [../Desktop/buildTest/sum.c:170]   --->   Operation 42 'zext' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr [25 x float]* %x, i64 0, i64 %tmp_6" [../Desktop/buildTest/sum.c:170]   --->   Operation 43 'getelementptr' 'x_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 44 [2/2] (2.15ns)   --->   "%x_load_1 = load float* %x_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 44 'load' 'x_load_1' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = zext i3 %b_k to i64" [../Desktop/buildTest/sum.c:170]   --->   Operation 45 'zext' 'tmp_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%y_addr_1 = getelementptr [5 x float]* %y, i64 0, i64 %tmp_7" [../Desktop/buildTest/sum.c:170]   --->   Operation 46 'getelementptr' 'y_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (2.15ns)   --->   "%y_load = load float* %y_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 47 'load' 'y_load' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 48 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 30.9>
ST_6 : Operation 49 [1/2] (2.15ns)   --->   "%x_load_1 = load float* %x_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 49 'load' 'x_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 50 [1/2] (2.15ns)   --->   "%y_load = load float* %y_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 50 'load' 'y_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 51 [1/1] (26.6ns)   --->   "%tmp_8 = fadd float %y_load, %x_load_1" [../Desktop/buildTest/sum.c:170]   --->   Operation 51 'fadd' 'tmp_8' <Predicate = true> <Delay = 26.6> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (2.15ns)   --->   "store float %tmp_8, float* %y_addr_1, align 4" [../Desktop/buildTest/sum.c:170]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader" [../Desktop/buildTest/sum.c:169]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 12.5ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/sum.c:164) [5]  (1.66 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/sum.c:164) [5]  (0 ns)
	'getelementptr' operation ('x_addr', ../Desktop/buildTest/sum.c:165) [12]  (0 ns)
	'load' operation ('x_load', ../Desktop/buildTest/sum.c:165) on array 'x' [13]  (2.15 ns)

 <State 3>: 4.3ns
The critical path consists of the following:
	'load' operation ('x_load', ../Desktop/buildTest/sum.c:165) on array 'x' [13]  (2.15 ns)
	'store' operation (../Desktop/buildTest/sum.c:165) of variable 'x_load', ../Desktop/buildTest/sum.c:165 on array 'y' [15]  (2.15 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/sum.c:168) [20]  (0 ns)
	'add' operation ('tmp1', ../Desktop/buildTest/sum.c:170) [29]  (1.78 ns)

 <State 5>: 5.71ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../Desktop/buildTest/sum.c:169) [33]  (0 ns)
	'add' operation ('tmp2', ../Desktop/buildTest/sum.c:170) [40]  (1.78 ns)
	'add' operation ('tmp_5', ../Desktop/buildTest/sum.c:170) [42]  (1.78 ns)
	'getelementptr' operation ('x_addr_1', ../Desktop/buildTest/sum.c:170) [44]  (0 ns)
	'load' operation ('x_load_1', ../Desktop/buildTest/sum.c:170) on array 'x' [45]  (2.15 ns)

 <State 6>: 31ns
The critical path consists of the following:
	'load' operation ('x_load_1', ../Desktop/buildTest/sum.c:170) on array 'x' [45]  (2.15 ns)
	'fadd' operation ('tmp_8', ../Desktop/buildTest/sum.c:170) [49]  (26.7 ns)
	'store' operation (../Desktop/buildTest/sum.c:170) of variable 'tmp_8', ../Desktop/buildTest/sum.c:170 on array 'y' [50]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
