#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 19 17:23:05 2024
# Process ID: 32748
# Current directory: D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27224 D:\01_my_document\desktop\01_contest_about\07_FPGA_files\CT137Xilinx\my_code\009_at24c02_WandR_error\009_at24c02.xpr
# Log file: D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/vivado.log
# Journal file: D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/02_SDK2/Vivado/Vivado/2018.3/scripts/Vivado_init.tcl'
start_gui
open_project D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error'
INFO: [Project 1-313] Project file moved from 'D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/009_at24c02_WandR' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/02_SDK2/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 809.676 ; gain = 171.359
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Dec 19 17:28:06 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 19 17:28:34 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/883210A5A5322
set_property PROGRAM.FILE {D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.runs/impl_1/top.bit} [get_hw_devices xc7s6_0]
current_hw_device [get_hw_devices xc7s6_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s6_0] -mem_dev [lindex [get_cfgmem_parts {w25q128bv-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property PROGRAM.FILE {D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.runs/impl_1/top.bit} [get_hw_devices xc7s6_0]
program_hw_devices [get_hw_devices xc7s6_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 19 17:33:35 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.runs/synth_1/runme.log
[Thu Dec 19 17:33:35 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property PROGRAM.FILE {D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.runs/impl_1/top.bit} [get_hw_devices xc7s6_0]
program_hw_devices [get_hw_devices xc7s6_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/883210A5A5322
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/883210A5A5322
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 19 17:41:53 2024] Launched synth_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.runs/synth_1/runme.log
[Thu Dec 19 17:41:53 2024] Launched impl_1...
Run output will be captured here: D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property PROGRAM.FILE {D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR_error/009_at24c02.runs/impl_1/top.bit} [get_hw_devices xc7s6_0]
program_hw_devices [get_hw_devices xc7s6_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 17:43:51 2024...
