{
  "module_name": "stm32f4-rcc.h",
  "hash_id": "45b52a39567913ff4b18a538c3fc75b2d49a7d099b1b1ca009f4107e223c4b1f",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/mfd/stm32f4-rcc.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_MFD_STM32F4_RCC_H\n#define _DT_BINDINGS_MFD_STM32F4_RCC_H\n\n \n#define STM32F4_RCC_AHB1_GPIOA\t0\n#define STM32F4_RCC_AHB1_GPIOB\t1\n#define STM32F4_RCC_AHB1_GPIOC\t2\n#define STM32F4_RCC_AHB1_GPIOD\t3\n#define STM32F4_RCC_AHB1_GPIOE\t4\n#define STM32F4_RCC_AHB1_GPIOF\t5\n#define STM32F4_RCC_AHB1_GPIOG\t6\n#define STM32F4_RCC_AHB1_GPIOH\t7\n#define STM32F4_RCC_AHB1_GPIOI\t8\n#define STM32F4_RCC_AHB1_GPIOJ\t9\n#define STM32F4_RCC_AHB1_GPIOK\t10\n#define STM32F4_RCC_AHB1_CRC\t12\n#define STM32F4_RCC_AHB1_BKPSRAM\t18\n#define STM32F4_RCC_AHB1_CCMDATARAM\t20\n#define STM32F4_RCC_AHB1_DMA1\t21\n#define STM32F4_RCC_AHB1_DMA2\t22\n#define STM32F4_RCC_AHB1_DMA2D\t23\n#define STM32F4_RCC_AHB1_ETHMAC\t25\n#define STM32F4_RCC_AHB1_ETHMACTX\t26\n#define STM32F4_RCC_AHB1_ETHMACRX\t27\n#define STM32F4_RCC_AHB1_ETHMACPTP\t28\n#define STM32F4_RCC_AHB1_OTGHS\t\t29\n#define STM32F4_RCC_AHB1_OTGHSULPI\t30\n\n#define STM32F4_AHB1_RESET(bit) (STM32F4_RCC_AHB1_##bit + (0x10 * 8))\n#define STM32F4_AHB1_CLOCK(bit) (STM32F4_RCC_AHB1_##bit)\n\n \n#define STM32F4_RCC_AHB2_DCMI\t0\n#define STM32F4_RCC_AHB2_CRYP\t4\n#define STM32F4_RCC_AHB2_HASH\t5\n#define STM32F4_RCC_AHB2_RNG\t6\n#define STM32F4_RCC_AHB2_OTGFS\t7\n\n#define STM32F4_AHB2_RESET(bit)\t(STM32F4_RCC_AHB2_##bit + (0x14 * 8))\n#define STM32F4_AHB2_CLOCK(bit)\t(STM32F4_RCC_AHB2_##bit + 0x20)\n\n \n#define STM32F4_RCC_AHB3_FMC\t0\n#define STM32F4_RCC_AHB3_QSPI\t1\n\n#define STM32F4_AHB3_RESET(bit)\t(STM32F4_RCC_AHB3_##bit + (0x18 * 8))\n#define STM32F4_AHB3_CLOCK(bit)\t(STM32F4_RCC_AHB3_##bit + 0x40)\n\n \n#define STM32F4_RCC_APB1_TIM2\t0\n#define STM32F4_RCC_APB1_TIM3\t1\n#define STM32F4_RCC_APB1_TIM4\t2\n#define STM32F4_RCC_APB1_TIM5\t3\n#define STM32F4_RCC_APB1_TIM6\t4\n#define STM32F4_RCC_APB1_TIM7\t5\n#define STM32F4_RCC_APB1_TIM12\t6\n#define STM32F4_RCC_APB1_TIM13\t7\n#define STM32F4_RCC_APB1_TIM14\t8\n#define STM32F4_RCC_APB1_WWDG\t11\n#define STM32F4_RCC_APB1_SPI2\t14\n#define STM32F4_RCC_APB1_SPI3\t15\n#define STM32F4_RCC_APB1_UART2\t17\n#define STM32F4_RCC_APB1_UART3\t18\n#define STM32F4_RCC_APB1_UART4\t19\n#define STM32F4_RCC_APB1_UART5\t20\n#define STM32F4_RCC_APB1_I2C1\t21\n#define STM32F4_RCC_APB1_I2C2\t22\n#define STM32F4_RCC_APB1_I2C3\t23\n#define STM32F4_RCC_APB1_CAN1\t25\n#define STM32F4_RCC_APB1_CAN2\t26\n#define STM32F4_RCC_APB1_PWR\t28\n#define STM32F4_RCC_APB1_DAC\t29\n#define STM32F4_RCC_APB1_UART7\t30\n#define STM32F4_RCC_APB1_UART8\t31\n\n#define STM32F4_APB1_RESET(bit)\t(STM32F4_RCC_APB1_##bit + (0x20 * 8))\n#define STM32F4_APB1_CLOCK(bit)\t(STM32F4_RCC_APB1_##bit + 0x80)\n\n \n#define STM32F4_RCC_APB2_TIM1\t0\n#define STM32F4_RCC_APB2_TIM8\t1\n#define STM32F4_RCC_APB2_USART1\t4\n#define STM32F4_RCC_APB2_USART6\t5\n#define STM32F4_RCC_APB2_ADC1\t8\n#define STM32F4_RCC_APB2_ADC2\t9\n#define STM32F4_RCC_APB2_ADC3\t10\n#define STM32F4_RCC_APB2_SDIO\t11\n#define STM32F4_RCC_APB2_SPI1\t12\n#define STM32F4_RCC_APB2_SPI4\t13\n#define STM32F4_RCC_APB2_SYSCFG\t14\n#define STM32F4_RCC_APB2_TIM9\t16\n#define STM32F4_RCC_APB2_TIM10\t17\n#define STM32F4_RCC_APB2_TIM11\t18\n#define STM32F4_RCC_APB2_SPI5\t20\n#define STM32F4_RCC_APB2_SPI6\t21\n#define STM32F4_RCC_APB2_SAI1\t22\n#define STM32F4_RCC_APB2_LTDC\t26\n#define STM32F4_RCC_APB2_DSI\t27\n\n#define STM32F4_APB2_RESET(bit)\t(STM32F4_RCC_APB2_##bit + (0x24 * 8))\n#define STM32F4_APB2_CLOCK(bit)\t(STM32F4_RCC_APB2_##bit + 0xA0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}