{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544369831018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544369831019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 23:37:10 2018 " "Processing started: Sun Dec 09 23:37:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544369831019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544369831019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544369831020 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544369833498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipelined_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipelined_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_computer_sim " "Found entity 1: pipe_computer_sim" {  } { { "source/pipelined_sim.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipelined_sim.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369833910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369833910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_main_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_main_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_main_sim " "Found entity 1: pipe_main_sim" {  } { { "pipe_main_sim.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/pipe_main_sim.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369833926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369833926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer " "Found entity 1: pipelined_computer" {  } { { "pipelined_computer.bdf" "" { Schematic "C:/Learning/DigitalDesign/LAB3_new/pipelined_computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369833941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369833941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "source/sevenseg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369833959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369833959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "source/sc_instmen.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369833977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369833977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "source/sc_datamem.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "source/sc_cu.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file source/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "source/regfile.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Found entity 1: pipepc" {  } { { "source/pipepc.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Found entity 1: pipemwreg" {  } { { "source/pipemwreg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipemwreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Found entity 1: pipemem" {  } { { "source/pipemem.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipelined_computer_main.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipelined_computer_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer_main " "Found entity 1: pipelined_computer_main" {  } { { "source/pipelined_computer_main.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipelined_computer_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeir.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Found entity 1: pipeir" {  } { { "source/pipeir.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Found entity 1: pipeif" {  } { { "source/pipeif.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeid.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Found entity 1: pipeid" {  } { { "source/pipeid.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E_ALU e_alu pipeexe.v(14) " "Verilog HDL Declaration information at pipeexe.v(14): object \"E_ALU\" differs only in case from object \"e_alu\" in the same scope" {  } { { "source/pipeexe.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeexe.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1544369834170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeexe.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Found entity 1: pipeexe" {  } { { "source/pipeexe.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeexe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Found entity 1: pipeemreg" {  } { { "source/pipeemreg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeemreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipedereg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Found entity 1: pipedereg" {  } { { "source/pipedereg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipedereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file source/out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port " "Found entity 1: out_port" {  } { { "source/out_port.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "source/mux4x32.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "source/mux2x32.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "source/mux2x5.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "source/lpm_rom_irom.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Found entity 1: io_output_reg" {  } { { "source/io_output_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_input_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file source/io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Found entity 1: io_input_reg" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834329 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file source/in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "source/in_port.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "source/dffe32.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dff32.v 4 4 " "Found 4 design units, including 4 entities, in source file source/dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "source/dff32.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834371 ""} { "Info" "ISGN_ENTITY_NAME" "2 dff1 " "Found entity 2: dff1" {  } { { "source/dff32.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/dff32.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834371 ""} { "Info" "ISGN_ENTITY_NAME" "3 dff4 " "Found entity 3: dff4" {  } { { "source/dff32.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/dff32.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834371 ""} { "Info" "ISGN_ENTITY_NAME" "4 dff5 " "Found entity 4: dff5" {  } { { "source/dff32.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/dff32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "source/cla32.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "source/alu.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_and_memclock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_and_memclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_and_memclock " "Found entity 1: clock_and_memclock" {  } { { "clock_and_memclock.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/clock_and_memclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369834430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369834430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_computer " "Elaborating entity \"pipelined_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544369834930 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED8 " "Pin \"LED8\" is missing source" {  } { { "pipelined_computer.bdf" "" { Schematic "C:/Learning/DigitalDesign/LAB3_new/pipelined_computer.bdf" { { 640 920 1096 656 "LED8" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1544369834959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_computer_main pipelined_computer_main:computer " "Elaborating entity \"pipelined_computer_main\" for hierarchy \"pipelined_computer_main:computer\"" {  } { { "pipelined_computer.bdf" "computer" { Schematic "C:/Learning/DigitalDesign/LAB3_new/pipelined_computer.bdf" { { 200 560 800 504 "computer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipelined_computer_main:computer\|pipepc:prog_cnt " "Elaborating entity \"pipepc\" for hierarchy \"pipelined_computer_main:computer\|pipepc:prog_cnt\"" {  } { { "source/pipelined_computer_main.v" "prog_cnt" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipelined_computer_main.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 pipelined_computer_main:computer\|pipepc:prog_cnt\|dffe32:pc_counter " "Elaborating entity \"dffe32\" for hierarchy \"pipelined_computer_main:computer\|pipepc:prog_cnt\|dffe32:pc_counter\"" {  } { { "source/pipepc.v" "pc_counter" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipepc.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipelined_computer_main:computer\|pipeif:if_stage " "Elaborating entity \"pipeif\" for hierarchy \"pipelined_computer_main:computer\|pipeif:if_stage\"" {  } { { "source/pipelined_computer_main.v" "if_stage" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipelined_computer_main.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 pipelined_computer_main:computer\|pipeif:if_stage\|cla32:pc_plus4 " "Elaborating entity \"cla32\" for hierarchy \"pipelined_computer_main:computer\|pipeif:if_stage\|cla32:pc_plus4\"" {  } { { "source/pipeif.v" "pc_plus4" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeif.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipelined_computer_main:computer\|pipeif:if_stage\|mux4x32:next_pc_switch " "Elaborating entity \"mux4x32\" for hierarchy \"pipelined_computer_main:computer\|pipeif:if_stage\|mux4x32:next_pc_switch\"" {  } { { "source/pipeif.v" "next_pc_switch" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeif.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_instmem pipelined_computer_main:computer\|pipeif:if_stage\|sc_instmem:inst_mem " "Elaborating entity \"sc_instmem\" for hierarchy \"pipelined_computer_main:computer\|pipeif:if_stage\|sc_instmem:inst_mem\"" {  } { { "source/pipeif.v" "inst_mem" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeif.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipelined_computer_main:computer\|pipeif:if_stage\|sc_instmem:inst_mem\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipelined_computer_main:computer\|pipeif:if_stage\|sc_instmem:inst_mem\|lpm_rom_irom:irom\"" {  } { { "source/sc_instmen.v" "irom" { Text "C:/Learning/DigitalDesign/LAB3_new/source/sc_instmen.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer_main:computer\|pipeif:if_stage\|sc_instmem:inst_mem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer_main:computer\|pipeif:if_stage\|sc_instmem:inst_mem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "C:/Learning/DigitalDesign/LAB3_new/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer_main:computer\|pipeif:if_stage\|sc_instmem:inst_mem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer_main:computer\|pipeif:if_stage\|sc_instmem:inst_mem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369835474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer_main:computer\|pipeif:if_stage\|sc_instmem:inst_mem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer_main:computer\|pipeif:if_stage\|sc_instmem:inst_mem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Learning/DigitalDesign/LAB2/source/sc_instmem_03_instmem.mif " "Parameter \"init_file\" = \"C:/Learning/DigitalDesign/LAB2/source/sc_instmem_03_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835476 ""}  } { { "source/lpm_rom_irom.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544369835476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ok1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ok1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ok1 " "Found entity 1: altsyncram_3ok1" {  } { { "db/altsyncram_3ok1.tdf" "" { Text "C:/Learning/DigitalDesign/LAB3_new/db/altsyncram_3ok1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369835748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369835748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ok1 pipelined_computer_main:computer\|pipeif:if_stage\|sc_instmem:inst_mem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_3ok1:auto_generated " "Elaborating entity \"altsyncram_3ok1\" for hierarchy \"pipelined_computer_main:computer\|pipeif:if_stage\|sc_instmem:inst_mem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_3ok1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipelined_computer_main:computer\|pipeir:inst_reg " "Elaborating entity \"pipeir\" for hierarchy \"pipelined_computer_main:computer\|pipeir:inst_reg\"" {  } { { "source/pipelined_computer_main.v" "inst_reg" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipelined_computer_main.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipelined_computer_main:computer\|pipeid:id_stage " "Elaborating entity \"pipeid\" for hierarchy \"pipelined_computer_main:computer\|pipeid:id_stage\"" {  } { { "source/pipelined_computer_main.v" "id_stage" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipelined_computer_main.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu pipelined_computer_main:computer\|pipeid:id_stage\|sc_cu:control_unit " "Elaborating entity \"sc_cu\" for hierarchy \"pipelined_computer_main:computer\|pipeid:id_stage\|sc_cu:control_unit\"" {  } { { "source/pipeid.v" "control_unit" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeid.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipelined_computer_main:computer\|pipeid:id_stage\|regfile:reg_file " "Elaborating entity \"regfile\" for hierarchy \"pipelined_computer_main:computer\|pipeid:id_stage\|regfile:reg_file\"" {  } { { "source/pipeid.v" "reg_file" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeid.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipelined_computer_main:computer\|pipeid:id_stage\|mux2x5:rn_switch " "Elaborating entity \"mux2x5\" for hierarchy \"pipelined_computer_main:computer\|pipeid:id_stage\|mux2x5:rn_switch\"" {  } { { "source/pipeid.v" "rn_switch" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeid.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipelined_computer_main:computer\|pipedereg:de_reg " "Elaborating entity \"pipedereg\" for hierarchy \"pipelined_computer_main:computer\|pipedereg:de_reg\"" {  } { { "source/pipelined_computer_main.v" "de_reg" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipelined_computer_main.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff1 pipelined_computer_main:computer\|pipedereg:de_reg\|dff1:e_wreg " "Elaborating entity \"dff1\" for hierarchy \"pipelined_computer_main:computer\|pipedereg:de_reg\|dff1:e_wreg\"" {  } { { "source/pipedereg.v" "e_wreg" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipedereg.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff4 pipelined_computer_main:computer\|pipedereg:de_reg\|dff4:e_aluc " "Elaborating entity \"dff4\" for hierarchy \"pipelined_computer_main:computer\|pipedereg:de_reg\|dff4:e_aluc\"" {  } { { "source/pipedereg.v" "e_aluc" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipedereg.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff5 pipelined_computer_main:computer\|pipedereg:de_reg\|dff5:e_ern0 " "Elaborating entity \"dff5\" for hierarchy \"pipelined_computer_main:computer\|pipedereg:de_reg\|dff5:e_ern0\"" {  } { { "source/pipedereg.v" "e_ern0" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipedereg.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 pipelined_computer_main:computer\|pipedereg:de_reg\|dff32:e_pc4 " "Elaborating entity \"dff32\" for hierarchy \"pipelined_computer_main:computer\|pipedereg:de_reg\|dff32:e_pc4\"" {  } { { "source/pipedereg.v" "e_pc4" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipedereg.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipelined_computer_main:computer\|pipeexe:exe_stage " "Elaborating entity \"pipeexe\" for hierarchy \"pipelined_computer_main:computer\|pipeexe:exe_stage\"" {  } { { "source/pipelined_computer_main.v" "exe_stage" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipelined_computer_main.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369835986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipelined_computer_main:computer\|pipeexe:exe_stage\|mux2x32:e_alua " "Elaborating entity \"mux2x32\" for hierarchy \"pipelined_computer_main:computer\|pipeexe:exe_stage\|mux2x32:e_alua\"" {  } { { "source/pipeexe.v" "e_alua" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeexe.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipelined_computer_main:computer\|pipeexe:exe_stage\|alu:E_ALU " "Elaborating entity \"alu\" for hierarchy \"pipelined_computer_main:computer\|pipeexe:exe_stage\|alu:E_ALU\"" {  } { { "source/pipeexe.v" "E_ALU" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipeexe.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipelined_computer_main:computer\|pipeemreg:em_reg " "Elaborating entity \"pipeemreg\" for hierarchy \"pipelined_computer_main:computer\|pipeemreg:em_reg\"" {  } { { "source/pipelined_computer_main.v" "em_reg" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipelined_computer_main.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipelined_computer_main:computer\|pipemem:mem_stage " "Elaborating entity \"pipemem\" for hierarchy \"pipelined_computer_main:computer\|pipemem:mem_stage\"" {  } { { "source/pipelined_computer_main.v" "mem_stage" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipelined_computer_main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_datamem pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem " "Elaborating entity \"sc_datamem\" for hierarchy \"pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\"" {  } { { "source/pipemem.v" "datamem" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipemem.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmem_clk sc_datamem.v(18) " "Verilog HDL or VHDL warning at sc_datamem.v(18): object \"dmem_clk\" assigned a value but never read" {  } { { "source/sc_datamem.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/sc_datamem.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1544369836116 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|lpm_ram_dq_dram:dram\"" {  } { { "source/sc_datamem.v" "dram" { Text "C:/Learning/DigitalDesign/LAB3_new/source/sc_datamem.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "C:/Learning/DigitalDesign/LAB3_new/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Learning/DigitalDesign/LAB2/source/sc_instmem_03_datamem.mif " "Parameter \"init_file\" = \"C:/Learning/DigitalDesign/LAB2/source/sc_instmem_03_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836187 ""}  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544369836187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6o1 " "Found entity 1: altsyncram_g6o1" {  } { { "db/altsyncram_g6o1.tdf" "" { Text "C:/Learning/DigitalDesign/LAB3_new/db/altsyncram_g6o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369836415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369836415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g6o1 pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_g6o1:auto_generated " "Elaborating entity \"altsyncram_g6o1\" for hierarchy \"pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_g6o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_output_reg:io_output_regx2 " "Elaborating entity \"io_output_reg\" for hierarchy \"pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_output_reg:io_output_regx2\"" {  } { { "source/sc_datamem.v" "io_output_regx2" { Text "C:/Learning/DigitalDesign/LAB3_new/source/sc_datamem.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2 " "Elaborating entity \"io_input_reg\" for hierarchy \"pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2\"" {  } { { "source/sc_datamem.v" "io_input_regx2" { Text "C:/Learning/DigitalDesign/LAB3_new/source/sc_datamem.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\"" {  } { { "source/io_input_reg.v" "io_imput_mux2x32" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836458 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(22) " "Verilog HDL Case Statement warning at io_input_reg.v(22): incomplete case statement has no default case item" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1544369836460 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(22) " "Verilog HDL Always Construct warning at io_input_reg.v(22): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544369836461 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(22) " "Inferred latch for \"y\[0\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836461 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(22) " "Inferred latch for \"y\[1\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836461 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(22) " "Inferred latch for \"y\[2\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836461 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(22) " "Inferred latch for \"y\[3\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836461 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(22) " "Inferred latch for \"y\[4\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836461 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(22) " "Inferred latch for \"y\[5\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836461 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(22) " "Inferred latch for \"y\[6\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836461 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(22) " "Inferred latch for \"y\[7\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836462 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(22) " "Inferred latch for \"y\[8\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836462 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(22) " "Inferred latch for \"y\[9\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836462 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(22) " "Inferred latch for \"y\[10\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836462 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(22) " "Inferred latch for \"y\[11\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836462 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(22) " "Inferred latch for \"y\[12\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836463 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(22) " "Inferred latch for \"y\[13\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836463 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(22) " "Inferred latch for \"y\[14\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836463 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(22) " "Inferred latch for \"y\[15\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836463 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(22) " "Inferred latch for \"y\[16\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836463 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(22) " "Inferred latch for \"y\[17\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836463 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(22) " "Inferred latch for \"y\[18\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836464 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(22) " "Inferred latch for \"y\[19\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836464 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(22) " "Inferred latch for \"y\[20\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836465 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(22) " "Inferred latch for \"y\[21\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836466 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(22) " "Inferred latch for \"y\[22\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836466 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(22) " "Inferred latch for \"y\[23\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836466 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(22) " "Inferred latch for \"y\[24\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836467 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(22) " "Inferred latch for \"y\[25\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836467 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(22) " "Inferred latch for \"y\[26\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836467 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(22) " "Inferred latch for \"y\[27\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836467 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(22) " "Inferred latch for \"y\[28\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836467 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(22) " "Inferred latch for \"y\[29\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836468 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(22) " "Inferred latch for \"y\[30\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836468 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(22) " "Inferred latch for \"y\[31\]\" at io_input_reg.v(22)" {  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544369836468 "|pipelined_computer|pipelined_computer_main:computer|pipemem:mem_stage|sc_datamem:datamem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipelined_computer_main:computer\|pipemwreg:mw_reg " "Elaborating entity \"pipemwreg\" for hierarchy \"pipelined_computer_main:computer\|pipemwreg:mw_reg\"" {  } { { "source/pipelined_computer_main.v" "mw_reg" { Text "C:/Learning/DigitalDesign/LAB3_new/source/pipelined_computer_main.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_and_memclock clock_and_memclock:Clocks " "Elaborating entity \"clock_and_memclock\" for hierarchy \"clock_and_memclock:Clocks\"" {  } { { "pipelined_computer.bdf" "Clocks" { Schematic "C:/Learning/DigitalDesign/LAB3_new/pipelined_computer.bdf" { { 144 224 392 224 "Clocks" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_port in_port:in1 " "Elaborating entity \"in_port\" for hierarchy \"in_port:in1\"" {  } { { "pipelined_computer.bdf" "in1" { Schematic "C:/Learning/DigitalDesign/LAB3_new/pipelined_computer.bdf" { { 240 272 424 384 "in1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port out_port:out3 " "Elaborating entity \"out_port\" for hierarchy \"out_port:out3\"" {  } { { "pipelined_computer.bdf" "out3" { Schematic "C:/Learning/DigitalDesign/LAB3_new/pipelined_computer.bdf" { { 440 1024 1192 520 "out3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port.v(12) " "Verilog HDL assignment warning at out_port.v(12): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544369836538 "|pipelined_computer|out_port:out3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port.v(13) " "Verilog HDL assignment warning at out_port.v(13): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544369836539 "|pipelined_computer|out_port:out3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg out_port:out3\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"out_port:out3\|sevenseg:display_1\"" {  } { { "source/out_port.v" "display_1" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369836543 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:out3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:out3\|Mod1\"" {  } { { "source/out_port.v" "Mod1" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369841329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:out3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:out3\|Div0\"" {  } { { "source/out_port.v" "Div0" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369841329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:out3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:out3\|Mod0\"" {  } { { "source/out_port.v" "Mod0" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369841329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:out2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:out2\|Mod1\"" {  } { { "source/out_port.v" "Mod1" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369841329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:out2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:out2\|Div0\"" {  } { { "source/out_port.v" "Div0" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369841329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:out2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:out2\|Mod0\"" {  } { { "source/out_port.v" "Mod0" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369841329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:out1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:out1\|Mod1\"" {  } { { "source/out_port.v" "Mod1" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369841329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:out1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:out1\|Div0\"" {  } { { "source/out_port.v" "Div0" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369841329 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port:out1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port:out1\|Mod0\"" {  } { { "source/out_port.v" "Mod0" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369841329 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1544369841329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port:out3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"out_port:out3\|lpm_divide:Mod1\"" {  } { { "source/out_port.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369841612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port:out3\|lpm_divide:Mod1 " "Instantiated megafunction \"out_port:out3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369841613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369841613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369841613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369841613 ""}  } { { "source/out_port.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544369841613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Learning/DigitalDesign/LAB3_new/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369841855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369841855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Learning/DigitalDesign/LAB3_new/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369841953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369841953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Learning/DigitalDesign/LAB3_new/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369842137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369842137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port:out3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"out_port:out3\|lpm_divide:Div0\"" {  } { { "source/out_port.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369842208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port:out3\|lpm_divide:Div0 " "Instantiated megafunction \"out_port:out3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369842208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369842208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369842208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544369842208 ""}  } { { "source/out_port.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/out_port.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544369842208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Learning/DigitalDesign/LAB3_new/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544369842466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544369842466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Latch pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_main:computer\|pipeemreg:em_reg\|dff32:m_alu\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_main:computer\|pipeemreg:em_reg\|dff32:m_alu\|q\[7\]" {  } { { "source/dff32.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/dff32.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544369845836 ""}  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544369845836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Latch pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_main:computer\|pipeemreg:em_reg\|dff32:m_alu\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_main:computer\|pipeemreg:em_reg\|dff32:m_alu\|q\[7\]" {  } { { "source/dff32.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/dff32.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544369845837 ""}  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544369845837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Latch pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_main:computer\|pipeemreg:em_reg\|dff32:m_alu\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_main:computer\|pipeemreg:em_reg\|dff32:m_alu\|q\[7\]" {  } { { "source/dff32.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/dff32.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544369845837 ""}  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544369845837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Latch pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_main:computer\|pipeemreg:em_reg\|dff32:m_alu\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_main:computer\|pipeemreg:em_reg\|dff32:m_alu\|q\[7\]" {  } { { "source/dff32.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/dff32.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544369845837 ""}  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544369845837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Latch pipelined_computer_main:computer\|pipemem:mem_stage\|sc_datamem:datamem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_main:computer\|pipeemreg:em_reg\|dff32:m_alu\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_main:computer\|pipeemreg:em_reg\|dff32:m_alu\|q\[7\]" {  } { { "source/dff32.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/dff32.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1544369845838 ""}  } { { "source/io_input_reg.v" "" { Text "C:/Learning/DigitalDesign/LAB3_new/source/io_input_reg.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1544369845838 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED8 GND " "Pin \"LED8\" is stuck at GND" {  } { { "pipelined_computer.bdf" "" { Schematic "C:/Learning/DigitalDesign/LAB3_new/pipelined_computer.bdf" { { 640 920 1096 656 "LED8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544369863607 "|pipelined_computer|LED8"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544369863607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1544369868784 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Learning/DigitalDesign/LAB3_new/output_files/pipelined_computer.map.smsg " "Generated suppressed messages file C:/Learning/DigitalDesign/LAB3_new/output_files/pipelined_computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1544369887661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544369889101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544369889101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6104 " "Implemented 6104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544369891077 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544369891077 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5984 " "Implemented 5984 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544369891077 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1544369891077 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544369891077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544369891202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 23:38:11 2018 " "Processing ended: Sun Dec 09 23:38:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544369891202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544369891202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544369891202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544369891202 ""}
