

================================================================
== Vivado HLS Report for 'mnist_lstm_Loop_2_pr'
================================================================
* Date:           Fri Mar 28 13:00:18 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     69|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     81|
|Register         |        -|      -|      75|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      75|    150|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_125_p2                    |     +    |      0|  0|  10|           2|           1|
    |ap_block_pp0_stage0_11001      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io             |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_fu_119_p2           |   icmp   |      0|  0|   9|           2|           3|
    |last_assign_fu_131_p2          |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |v_assign_load_phi_i_fu_141_p3  |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  69|          13|          43|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i1_i_reg_108             |   9|          2|    2|          4|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |res_0_blk_n              |   9|          2|    1|          2|
    |res_1_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17|    8|         19|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_i_reg_161       |   1|   0|    1|          0|
    |i1_i_reg_108             |   2|   0|    2|          0|
    |last_assign_reg_170      |   1|   0|    1|          0|
    |res_0_read_reg_151       |  32|   0|   32|          0|
    |res_1_read_reg_156       |  32|   0|   32|          0|
    |tmp_reg_175              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  75|   0|   75|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------+-----+-----+------------+----------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|ap_start       |  in |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|ap_done        | out |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|ap_idle        | out |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|ap_ready       | out |    1| ap_ctrl_hs | mnist_lstm_Loop_2_pr | return value |
|res_0_dout     |  in |   32|   ap_fifo  |         res_0        |    pointer   |
|res_0_empty_n  |  in |    1|   ap_fifo  |         res_0        |    pointer   |
|res_0_read     | out |    1|   ap_fifo  |         res_0        |    pointer   |
|res_1_dout     |  in |   32|   ap_fifo  |         res_1        |    pointer   |
|res_1_empty_n  |  in |    1|   ap_fifo  |         res_1        |    pointer   |
|res_1_read     | out |    1|   ap_fifo  |         res_1        |    pointer   |
|out_r_TDATA    | out |   32|    axis    |      out_data_V      |    pointer   |
|out_r_TVALID   | out |    1|    axis    |      out_data_V      |    pointer   |
|out_r_TREADY   |  in |    1|    axis    |      out_dest_V      |    pointer   |
|out_r_TDEST    | out |    1|    axis    |      out_dest_V      |    pointer   |
|out_r_TKEEP    | out |    4|    axis    |      out_keep_V      |    pointer   |
|out_r_TSTRB    | out |    4|    axis    |      out_strb_V      |    pointer   |
|out_r_TUSER    | out |    1|    axis    |      out_user_V      |    pointer   |
|out_r_TLAST    | out |    1|    axis    |      out_last_V      |    pointer   |
|out_r_TID      | out |    1|    axis    |       out_id_V       |    pointer   |
+---------------+-----+-----+------------+----------------------+--------------+

