<profile>

<section name = "Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_34_1'" level="0">
<item name = "Date">Tue Feb  8 11:02:41 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">ban</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.016 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_34_1">5, 5, 4, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 19, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 14, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 301, 32, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_32_32_1_1_U774">mux_32_32_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln34_fu_151_p2">+, 0, 0, 9, 2, 1</column>
<column name="icmp_ln34_fu_145_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 2, 4</column>
<column name="i_6_fu_50">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="eps_1_2_fu_58">32, 0, 32, 0</column>
<column name="eps_1_3_fu_62">32, 0, 32, 0</column>
<column name="eps_1_4_fu_66">32, 0, 32, 0</column>
<column name="eps_1_5_fu_70">32, 0, 32, 0</column>
<column name="eps_1_6_fu_74">32, 0, 32, 0</column>
<column name="eps_1_fu_54">32, 0, 32, 0</column>
<column name="i_6_fu_50">2, 0, 2, 0</column>
<column name="i_reg_271">2, 0, 2, 0</column>
<column name="icmp_ln34_reg_275">1, 0, 1, 0</column>
<column name="icmp_ln34_reg_275_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_29_reg_279">32, 0, 32, 0</column>
<column name="i_reg_271">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, operator/.1_Pipeline_VITIS_LOOP_34_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, operator/.1_Pipeline_VITIS_LOOP_34_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, operator/.1_Pipeline_VITIS_LOOP_34_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, operator/.1_Pipeline_VITIS_LOOP_34_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, operator/.1_Pipeline_VITIS_LOOP_34_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, operator/.1_Pipeline_VITIS_LOOP_34_1, return value</column>
<column name="grp_fu_1024_p_din0">out, 32, ap_ctrl_hs, operator/.1_Pipeline_VITIS_LOOP_34_1, return value</column>
<column name="grp_fu_1024_p_din1">out, 32, ap_ctrl_hs, operator/.1_Pipeline_VITIS_LOOP_34_1, return value</column>
<column name="grp_fu_1024_p_dout0">in, 32, ap_ctrl_hs, operator/.1_Pipeline_VITIS_LOOP_34_1, return value</column>
<column name="grp_fu_1024_p_ce">out, 1, ap_ctrl_hs, operator/.1_Pipeline_VITIS_LOOP_34_1, return value</column>
<column name="b_norm_1_02_reload">in, 32, ap_none, b_norm_1_02_reload, scalar</column>
<column name="b_norm_2_03_reload">in, 32, ap_none, b_norm_2_03_reload, scalar</column>
<column name="eps_2_0_out">out, 32, ap_vld, eps_2_0_out, pointer</column>
<column name="eps_2_0_out_ap_vld">out, 1, ap_vld, eps_2_0_out, pointer</column>
<column name="eps_1_0_out">out, 32, ap_vld, eps_1_0_out, pointer</column>
<column name="eps_1_0_out_ap_vld">out, 1, ap_vld, eps_1_0_out, pointer</column>
<column name="eps_0_0_out">out, 32, ap_vld, eps_0_0_out, pointer</column>
<column name="eps_0_0_out_ap_vld">out, 1, ap_vld, eps_0_0_out, pointer</column>
<column name="eps_load_2_out">out, 32, ap_vld, eps_load_2_out, pointer</column>
<column name="eps_load_2_out_ap_vld">out, 1, ap_vld, eps_load_2_out, pointer</column>
<column name="eps_load_1_out">out, 32, ap_vld, eps_load_1_out, pointer</column>
<column name="eps_load_1_out_ap_vld">out, 1, ap_vld, eps_load_1_out, pointer</column>
<column name="eps_load_out">out, 32, ap_vld, eps_load_out, pointer</column>
<column name="eps_load_out_ap_vld">out, 1, ap_vld, eps_load_out, pointer</column>
</table>
</item>
</section>
</profile>
