|IMG
P1[0] <= <GND>
P1[1] <= <GND>
P1[2] <= <VCC>
P1[3] <= <VCC>
P1[4] <= <GND>
P1[5] <= <VCC>
P1[6] <= <VCC>
P1[7] <= <VCC>
clk50MHz => main_entity:i_main_entity.clk50MHz
clk50MHz => clk25MHz.CLK
clk50MHz => receiver:i_receiver.clock0
clk12MHz => COLOR:UU.CLK
hs1 <= hs1$latch.DB_MAX_OUTPUT_PORT_TYPE
vs1 <= vs1$latch.DB_MAX_OUTPUT_PORT_TYPE
r1 <= r1$latch.DB_MAX_OUTPUT_PORT_TYPE
g1 <= g1$latch.DB_MAX_OUTPUT_PORT_TYPE
b1 <= b1$latch.DB_MAX_OUTPUT_PORT_TYPE
MD1 => COLOR:UU.MD
MS => ms1[1].CLK
MS => ms1[0].CLK
FANGDA => mid:i_mid.fangda_temp
MODE => mode1[1].CLK
MODE => mode1[0].CLK
key_clk => receiver:i_receiver.key_clk
key_data => receiver:i_receiver.key_data


|IMG|vga640480:i_vga640480
clk => hcnt[9].CLK
clk => hcnt[8].CLK
clk => hcnt[7].CLK
clk => hcnt[6].CLK
clk => hcnt[5].CLK
clk => hcnt[4].CLK
clk => hcnt[3].CLK
clk => hcnt[2].CLK
clk => hcnt[1].CLK
clk => hcnt[0].CLK
clk => vcnt[9].CLK
clk => vcnt[8].CLK
clk => vcnt[7].CLK
clk => vcnt[6].CLK
clk => vcnt[5].CLK
clk => vcnt[4].CLK
clk => vcnt[3].CLK
clk => vcnt[2].CLK
clk => vcnt[1].CLK
clk => vcnt[0].CLK
clk => hs~reg0.CLK
clk => r~reg0.CLK
clk => g~reg0.CLK
clk => b~reg0.CLK
hs <= hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs <= process_3~0.DB_MAX_OUTPUT_PORT_TYPE
r <= r~reg0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~reg0.DB_MAX_OUTPUT_PORT_TYPE
b <= b~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbin[0] => b~reg0.DATAIN
rgbin[1] => g~reg0.DATAIN
rgbin[2] => r~reg0.DATAIN
hcntout[0] <= hcnt[0].DB_MAX_OUTPUT_PORT_TYPE
hcntout[1] <= hcnt[1].DB_MAX_OUTPUT_PORT_TYPE
hcntout[2] <= hcnt[2].DB_MAX_OUTPUT_PORT_TYPE
hcntout[3] <= hcnt[3].DB_MAX_OUTPUT_PORT_TYPE
hcntout[4] <= hcnt[4].DB_MAX_OUTPUT_PORT_TYPE
hcntout[5] <= hcnt[5].DB_MAX_OUTPUT_PORT_TYPE
hcntout[6] <= hcnt[6].DB_MAX_OUTPUT_PORT_TYPE
hcntout[7] <= hcnt[7].DB_MAX_OUTPUT_PORT_TYPE
hcntout[8] <= hcnt[8].DB_MAX_OUTPUT_PORT_TYPE
hcntout[9] <= hcnt[9].DB_MAX_OUTPUT_PORT_TYPE
vcntout[0] <= vcnt[0].DB_MAX_OUTPUT_PORT_TYPE
vcntout[1] <= vcnt[1].DB_MAX_OUTPUT_PORT_TYPE
vcntout[2] <= vcnt[2].DB_MAX_OUTPUT_PORT_TYPE
vcntout[3] <= vcnt[3].DB_MAX_OUTPUT_PORT_TYPE
vcntout[4] <= vcnt[4].DB_MAX_OUTPUT_PORT_TYPE
vcntout[5] <= vcnt[5].DB_MAX_OUTPUT_PORT_TYPE
vcntout[6] <= vcnt[6].DB_MAX_OUTPUT_PORT_TYPE
vcntout[7] <= vcnt[7].DB_MAX_OUTPUT_PORT_TYPE
vcntout[8] <= vcnt[8].DB_MAX_OUTPUT_PORT_TYPE
vcntout[9] <= vcnt[9].DB_MAX_OUTPUT_PORT_TYPE


|IMG|hfut:i_rom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]


|IMG|hfut:i_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v491:auto_generated.address_a[0]
address_a[1] => altsyncram_v491:auto_generated.address_a[1]
address_a[2] => altsyncram_v491:auto_generated.address_a[2]
address_a[3] => altsyncram_v491:auto_generated.address_a[3]
address_a[4] => altsyncram_v491:auto_generated.address_a[4]
address_a[5] => altsyncram_v491:auto_generated.address_a[5]
address_a[6] => altsyncram_v491:auto_generated.address_a[6]
address_a[7] => altsyncram_v491:auto_generated.address_a[7]
address_a[8] => altsyncram_v491:auto_generated.address_a[8]
address_a[9] => altsyncram_v491:auto_generated.address_a[9]
address_a[10] => altsyncram_v491:auto_generated.address_a[10]
address_a[11] => altsyncram_v491:auto_generated.address_a[11]
address_a[12] => altsyncram_v491:auto_generated.address_a[12]
address_a[13] => altsyncram_v491:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v491:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v491:auto_generated.q_a[0]
q_a[1] <= altsyncram_v491:auto_generated.q_a[1]
q_a[2] <= altsyncram_v491:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|IMG|hfut:i_rom|altsyncram:altsyncram_component|altsyncram_v491:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_37a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_llb:mux2.result[0]
q_a[1] <= mux_llb:mux2.result[1]
q_a[2] <= mux_llb:mux2.result[2]


|IMG|hfut:i_rom|altsyncram:altsyncram_component|altsyncram_v491:auto_generated|decode_37a:rden_decode
data[0] => eq_node[1].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|IMG|hfut:i_rom|altsyncram:altsyncram_component|altsyncram_v491:auto_generated|mux_llb:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE


|IMG|COLOR:UU
CLK => FS[3].CLK
CLK => FS[2].CLK
CLK => FS[1].CLK
CLK => FS[0].CLK
MD => GRB~6.IN0
MD => GRB~3.IN0
MD => GRB~0.IN0
MD => MMD[1].CLK
MD => MMD[0].CLK
HS <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
VS <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
R <= GRB~2.DB_MAX_OUTPUT_PORT_TYPE
G <= GRB~5.DB_MAX_OUTPUT_PORT_TYPE
B <= GRB~8.DB_MAX_OUTPUT_PORT_TYPE


|IMG|mid:i_mid
clk => ~NO_FANOUT~
fangda_temp => Add17.IN11
fangda_temp => Add18.IN11
fangda_temp => Add16.IN11
fangda_temp => Add19.IN11
fangda_temp => romaddr_control~0.OUTPUTSELECT
fangda_temp => romaddr_control~1.OUTPUTSELECT
fangda_temp => romaddr_control~2.OUTPUTSELECT
fangda_temp => romaddr_control~3.OUTPUTSELECT
fangda_temp => romaddr_control~4.OUTPUTSELECT
fangda_temp => romaddr_control~5.OUTPUTSELECT
fangda_temp => romaddr_control~6.OUTPUTSELECT
fangda_temp => romaddr_control~7.OUTPUTSELECT
fangda_temp => romaddr_control~8.OUTPUTSELECT
fangda_temp => romaddr_control~9.OUTPUTSELECT
fangda_temp => romaddr_control~10.OUTPUTSELECT
fangda_temp => romaddr_control~11.OUTPUTSELECT
fangda_temp => romaddr_control~12.OUTPUTSELECT
fangda_temp => romaddr_control~13.OUTPUTSELECT
fangda_temp => romaddr_control~14.OUTPUTSELECT
fangda_temp => romaddr_control~15.OUTPUTSELECT
fangda_temp => romaddr_control~16.OUTPUTSELECT
fangda_temp => romaddr_control~17.OUTPUTSELECT
fangda_temp => romaddr_control~18.OUTPUTSELECT
fangda_temp => romaddr_control~19.OUTPUTSELECT
fangda_temp => romaddr_control~20.OUTPUTSELECT
fangda_temp => romaddr_control~21.OUTPUTSELECT
fangda_temp => romaddr_control~22.OUTPUTSELECT
fangda_temp => romaddr_control~23.OUTPUTSELECT
fangda_temp => romaddr_control~24.OUTPUTSELECT
fangda_temp => romaddr_control~25.OUTPUTSELECT
fangda_temp => romaddr_control~26.OUTPUTSELECT
fangda_temp => romaddr_control~27.OUTPUTSELECT
fangda_temp => romaddr_control~28.OUTPUTSELECT
fangda_temp => romaddr_control~29.OUTPUTSELECT
fangda_temp => romaddr_control~30.OUTPUTSELECT
fangda_temp => romaddr_control~31.OUTPUTSELECT
fangda_temp => romaddr_control~32.OUTPUTSELECT
fangda_temp => romaddr_control~33.OUTPUTSELECT
fangda_temp => romaddr_control~34.OUTPUTSELECT
fangda_temp => romaddr_control~35.OUTPUTSELECT
fangda_temp => romaddr_control~36.OUTPUTSELECT
fangda_temp => romaddr_control~37.OUTPUTSELECT
fangda_temp => romaddr_control~38.OUTPUTSELECT
fangda_temp => romaddr_control~39.OUTPUTSELECT
fangda_temp => romaddr_control~40.OUTPUTSELECT
fangda_temp => romaddr_control~41.OUTPUTSELECT
fangda_temp => romaddr_control~42.OUTPUTSELECT
fangda_temp => romaddr_control~43.OUTPUTSELECT
fangda_temp => romaddr_control~44.OUTPUTSELECT
fangda_temp => romaddr_control~45.OUTPUTSELECT
fangda_temp => romaddr_control~46.OUTPUTSELECT
fangda_temp => romaddr_control~47.OUTPUTSELECT
fangda_temp => romaddr_control~48.OUTPUTSELECT
fangda_temp => romaddr_control~49.OUTPUTSELECT
fangda_temp => romaddr_control~50.OUTPUTSELECT
fangda_temp => romaddr_control~51.OUTPUTSELECT
fangda_temp => romaddr_control~52.OUTPUTSELECT
fangda_temp => romaddr_control~53.OUTPUTSELECT
fangda_temp => romaddr_control~54.OUTPUTSELECT
fangda_temp => romaddr_control~55.OUTPUTSELECT
fangda_temp => Add17.IN22
fangda_temp => Add18.IN22
fangda_temp => Add19.IN22
fangda_temp => Add16.IN22
mode[0] => Equal3.IN5
mode[0] => Equal2.IN5
mode[0] => Mux13.IN5
mode[0] => Mux12.IN5
mode[0] => Mux11.IN5
mode[0] => Mux10.IN5
mode[0] => Mux9.IN5
mode[0] => Mux8.IN5
mode[0] => Mux7.IN5
mode[0] => Mux6.IN5
mode[0] => Mux5.IN5
mode[0] => Mux4.IN5
mode[0] => Mux3.IN5
mode[0] => Mux2.IN5
mode[0] => Mux1.IN5
mode[0] => Mux0.IN5
mode[1] => Equal3.IN4
mode[1] => Equal2.IN4
mode[1] => Mux13.IN4
mode[1] => Mux12.IN4
mode[1] => Mux11.IN4
mode[1] => Mux10.IN4
mode[1] => Mux9.IN4
mode[1] => Mux8.IN4
mode[1] => Mux7.IN4
mode[1] => Mux6.IN4
mode[1] => Mux5.IN4
mode[1] => Mux4.IN4
mode[1] => Mux3.IN4
mode[1] => Mux2.IN4
mode[1] => Mux1.IN4
mode[1] => Mux0.IN4
qin[0] => qout_temp~8.DATAB
qin[0] => qout_temp~2.DATAB
qin[1] => qout_temp~7.DATAB
qin[1] => qout_temp~1.DATAB
qin[2] => qout_temp~6.DATAB
qin[2] => qout_temp~0.DATAB
xx[0] => count_temph[0].DATAIN
xx[0] => Add19.IN21
xx[0] => LessThan5.IN10
xx[0] => Add17.IN21
xx[0] => LessThan1.IN10
xx[0] => Equal1.IN9
xx[1] => count_temph[1].DATAIN
xx[1] => Add19.IN20
xx[1] => LessThan5.IN9
xx[1] => Add17.IN20
xx[1] => LessThan1.IN9
xx[1] => Equal1.IN8
xx[2] => count_temph[2].DATAIN
xx[2] => Add19.IN19
xx[2] => LessThan5.IN8
xx[2] => Add17.IN19
xx[2] => LessThan1.IN8
xx[2] => Equal1.IN7
xx[3] => count_temph[3].DATAIN
xx[3] => Add19.IN18
xx[3] => LessThan5.IN7
xx[3] => Add17.IN18
xx[3] => LessThan1.IN7
xx[3] => Equal1.IN6
xx[4] => count_temph[4].DATAIN
xx[4] => Add19.IN17
xx[4] => LessThan5.IN6
xx[4] => Add17.IN17
xx[4] => LessThan1.IN6
xx[4] => Equal1.IN5
xx[5] => count_temph[5].DATAIN
xx[5] => Add19.IN16
xx[5] => LessThan5.IN5
xx[5] => Add17.IN16
xx[5] => LessThan1.IN5
xx[5] => Equal1.IN4
xx[6] => count_temph[6].DATAIN
xx[6] => Add19.IN15
xx[6] => LessThan5.IN4
xx[6] => Add17.IN15
xx[6] => LessThan1.IN4
xx[6] => Equal1.IN3
xx[7] => count_temph[7].DATAIN
xx[7] => Add19.IN14
xx[7] => LessThan5.IN3
xx[7] => Add17.IN14
xx[7] => LessThan1.IN3
xx[7] => Equal1.IN2
xx[8] => count_temph[8].DATAIN
xx[8] => Add19.IN13
xx[8] => LessThan5.IN2
xx[8] => Add17.IN13
xx[8] => LessThan1.IN2
xx[8] => Equal1.IN1
xx[9] => Add19.IN12
xx[9] => LessThan5.IN1
xx[9] => Add17.IN12
xx[9] => LessThan1.IN1
xx[9] => Equal1.IN0
yy[0] => count_tempv[0].DATAIN
yy[0] => Add18.IN21
yy[0] => LessThan3.IN10
yy[0] => Add16.IN21
yy[0] => Equal0.IN9
yy[1] => count_tempv[1].DATAIN
yy[1] => Add18.IN20
yy[1] => LessThan3.IN9
yy[1] => Add16.IN20
yy[1] => Equal0.IN8
yy[2] => count_tempv[2].DATAIN
yy[2] => Add18.IN19
yy[2] => LessThan3.IN8
yy[2] => Add16.IN19
yy[2] => Equal0.IN7
yy[3] => count_tempv[3].DATAIN
yy[3] => Add18.IN18
yy[3] => LessThan3.IN7
yy[3] => Add16.IN18
yy[3] => Equal0.IN6
yy[4] => count_tempv[4].DATAIN
yy[4] => Add18.IN17
yy[4] => LessThan3.IN6
yy[4] => Add16.IN17
yy[4] => Equal0.IN5
yy[5] => count_tempv[5].DATAIN
yy[5] => Add18.IN16
yy[5] => LessThan3.IN5
yy[5] => Add16.IN16
yy[5] => Equal0.IN4
yy[6] => count_tempv[6].DATAIN
yy[6] => Add18.IN15
yy[6] => LessThan3.IN4
yy[6] => Add16.IN15
yy[6] => Equal0.IN3
yy[7] => count_tempv[7].DATAIN
yy[7] => Add18.IN14
yy[7] => LessThan3.IN3
yy[7] => Add16.IN14
yy[7] => Equal0.IN2
yy[8] => count_tempv[8].DATAIN
yy[8] => Add18.IN13
yy[8] => LessThan3.IN2
yy[8] => Add16.IN13
yy[8] => Equal0.IN1
yy[9] => Add18.IN12
yy[9] => LessThan3.IN1
yy[9] => Add16.IN12
yy[9] => Equal0.IN0
hcntin[0] => LessThan6.IN20
hcntin[0] => LessThan5.IN20
hcntin[0] => LessThan2.IN20
hcntin[0] => LessThan1.IN20
hcntin[0] => Equal1.IN19
hcntin[0] => Add10.IN12
hcntin[0] => Add4.IN16
hcntin[1] => LessThan6.IN19
hcntin[1] => LessThan5.IN19
hcntin[1] => LessThan2.IN19
hcntin[1] => LessThan1.IN19
hcntin[1] => Equal1.IN18
hcntin[1] => Add13.IN12
hcntin[1] => Add10.IN11
hcntin[1] => Add8.IN16
hcntin[1] => Add4.IN15
hcntin[2] => LessThan6.IN18
hcntin[2] => LessThan5.IN18
hcntin[2] => LessThan2.IN18
hcntin[2] => LessThan1.IN18
hcntin[2] => Equal1.IN17
hcntin[2] => Add13.IN11
hcntin[2] => Add10.IN10
hcntin[2] => Add8.IN15
hcntin[2] => Add4.IN14
hcntin[3] => LessThan6.IN17
hcntin[3] => LessThan5.IN17
hcntin[3] => LessThan2.IN17
hcntin[3] => LessThan1.IN17
hcntin[3] => Equal1.IN16
hcntin[3] => Add13.IN10
hcntin[3] => Add10.IN9
hcntin[3] => Add8.IN14
hcntin[3] => Add4.IN13
hcntin[4] => LessThan6.IN16
hcntin[4] => LessThan5.IN16
hcntin[4] => LessThan2.IN16
hcntin[4] => LessThan1.IN16
hcntin[4] => Equal1.IN15
hcntin[4] => Add13.IN9
hcntin[4] => Add10.IN8
hcntin[4] => Add8.IN13
hcntin[4] => Add4.IN12
hcntin[5] => LessThan6.IN15
hcntin[5] => LessThan5.IN15
hcntin[5] => LessThan2.IN15
hcntin[5] => LessThan1.IN15
hcntin[5] => Equal1.IN14
hcntin[5] => Add13.IN8
hcntin[5] => Add10.IN7
hcntin[5] => Add8.IN12
hcntin[5] => Add4.IN11
hcntin[6] => LessThan6.IN14
hcntin[6] => LessThan5.IN14
hcntin[6] => LessThan2.IN14
hcntin[6] => LessThan1.IN14
hcntin[6] => Equal1.IN13
hcntin[6] => Add13.IN7
hcntin[6] => Add8.IN11
hcntin[6] => Add4.IN10
hcntin[7] => LessThan6.IN13
hcntin[7] => LessThan5.IN13
hcntin[7] => LessThan2.IN13
hcntin[7] => LessThan1.IN13
hcntin[7] => Equal1.IN12
hcntin[7] => Add8.IN10
hcntin[7] => Add4.IN9
hcntin[8] => LessThan6.IN12
hcntin[8] => LessThan5.IN12
hcntin[8] => LessThan2.IN12
hcntin[8] => LessThan1.IN12
hcntin[8] => Equal1.IN11
hcntin[8] => Add8.IN9
hcntin[9] => LessThan6.IN11
hcntin[9] => LessThan5.IN11
hcntin[9] => LessThan2.IN11
hcntin[9] => LessThan1.IN11
hcntin[9] => Equal1.IN10
vcntin[0] => LessThan4.IN20
vcntin[0] => LessThan3.IN20
vcntin[0] => LessThan0.IN20
vcntin[0] => Equal0.IN19
vcntin[0] => Add11.IN16
vcntin[0] => Add2.IN12
vcntin[1] => LessThan4.IN19
vcntin[1] => LessThan3.IN19
vcntin[1] => LessThan0.IN19
vcntin[1] => Equal0.IN18
vcntin[1] => Add14.IN16
vcntin[1] => Add11.IN15
vcntin[1] => Add6.IN12
vcntin[1] => Add2.IN11
vcntin[2] => LessThan4.IN18
vcntin[2] => LessThan3.IN18
vcntin[2] => LessThan0.IN18
vcntin[2] => Equal0.IN17
vcntin[2] => Add14.IN15
vcntin[2] => Add11.IN14
vcntin[2] => Add6.IN11
vcntin[2] => Add2.IN10
vcntin[3] => LessThan4.IN17
vcntin[3] => LessThan3.IN17
vcntin[3] => LessThan0.IN17
vcntin[3] => Equal0.IN16
vcntin[3] => Add14.IN14
vcntin[3] => Add11.IN13
vcntin[3] => Add6.IN10
vcntin[3] => Add2.IN9
vcntin[4] => LessThan4.IN16
vcntin[4] => LessThan3.IN16
vcntin[4] => LessThan0.IN16
vcntin[4] => Equal0.IN15
vcntin[4] => Add14.IN13
vcntin[4] => Add11.IN12
vcntin[4] => Add6.IN9
vcntin[4] => Add2.IN8
vcntin[5] => LessThan4.IN15
vcntin[5] => LessThan3.IN15
vcntin[5] => LessThan0.IN15
vcntin[5] => Equal0.IN14
vcntin[5] => Add14.IN12
vcntin[5] => Add11.IN11
vcntin[5] => Add6.IN8
vcntin[5] => Add2.IN7
vcntin[6] => LessThan4.IN14
vcntin[6] => LessThan3.IN14
vcntin[6] => LessThan0.IN14
vcntin[6] => Equal0.IN13
vcntin[6] => Add14.IN11
vcntin[6] => Add11.IN10
vcntin[6] => Add6.IN7
vcntin[7] => LessThan4.IN13
vcntin[7] => LessThan3.IN13
vcntin[7] => LessThan0.IN13
vcntin[7] => Equal0.IN12
vcntin[7] => Add14.IN10
vcntin[7] => Add11.IN9
vcntin[8] => LessThan4.IN12
vcntin[8] => LessThan3.IN12
vcntin[8] => LessThan0.IN12
vcntin[8] => Equal0.IN11
vcntin[8] => Add14.IN9
vcntin[9] => LessThan4.IN11
vcntin[9] => LessThan3.IN11
vcntin[9] => LessThan0.IN11
vcntin[9] => Equal0.IN10
qout[0] <= qout_temp~14.DB_MAX_OUTPUT_PORT_TYPE
qout[1] <= qout_temp~13.DB_MAX_OUTPUT_PORT_TYPE
qout[2] <= qout_temp~12.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[7] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[8] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[9] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[10] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[11] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[12] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
romaddr_control[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|receiver:i_receiver
clock0 => key_clk_filter[7].CLK
clock0 => key_clk_filter[6].CLK
clock0 => key_clk_filter[5].CLK
clock0 => key_clk_filter[4].CLK
clock0 => key_clk_filter[3].CLK
clock0 => key_clk_filter[2].CLK
clock0 => key_clk_filter[1].CLK
clock0 => key_clk_filter[0].CLK
clock0 => key_clk_f.CLK
clock0 => key_clk_f_old.CLK
clock0 => receive_flag.CLK
clock0 => bit_count[3].CLK
clock0 => bit_count[2].CLK
clock0 => bit_count[1].CLK
clock0 => bit_count[0].CLK
clock0 => rec_shift_reg[8].CLK
clock0 => rec_shift_reg[7].CLK
clock0 => rec_shift_reg[6].CLK
clock0 => rec_shift_reg[5].CLK
clock0 => rec_shift_reg[4].CLK
clock0 => rec_shift_reg[3].CLK
clock0 => rec_shift_reg[2].CLK
clock0 => rec_shift_reg[1].CLK
clock0 => rec_shift_reg[0].CLK
key_clk => key_clk_filter[0].DATAIN
key_data => rec_shift_reg~0.DATAA
key_data => process_3~0.IN1
key_code[0] <= key_code[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_code[1] <= key_code[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_code[2] <= key_code[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_code[3] <= key_code[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_code[4] <= key_code[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_code[5] <= key_code[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_code[6] <= key_code[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
key_code[7] <= <GND>


|IMG|main_entity:i_main_entity
clk50MHz => clk25MHz.CLK
change[0] => Mux4.IN1
change[0] => Mux3.IN1
change[0] => Mux2.IN1
change[0] => Mux1.IN1
change[0] => Mux0.IN1
change[1] => Mux4.IN0
change[1] => Mux3.IN0
change[1] => Mux2.IN0
change[1] => Mux1.IN0
change[1] => Mux0.IN0
frequence => RAMvga640480:v4.frequence
frequence => RAMvga640480:v3.frequence
frequence => RAMvga640480:v2.frequence
frequence => RAMvga640480:v1.frequence
frequence => signal_generator:s4.frequence
frequence => signal_generator:s3.frequence
frequence => signal_generator:s2.frequence
frequence => signal_generator:s1.frequence
temp_wren => RAMvga640480:v4.en
temp_wren => RAMvga640480:v3.en
temp_wren => RAMvga640480:v2.en
temp_wren => RAMvga640480:v1.en
temp_wren => ram_test:r44.wren
temp_wren => ram_test:r33.wren
temp_wren => ram_test:r22.wren
temp_wren => ram_test:r11.wren
temp_wren => temp_data3[4].ENA
temp_wren => temp_data3[3].ENA
temp_wren => temp_data3[2].ENA
temp_wren => temp_data3[1].ENA
temp_wren => temp_data1[0].ENA
temp_wren => wraddr4[7].ENA
temp_wren => wraddr4[6].ENA
temp_wren => temp_data2[0].ENA
temp_wren => wraddr4[5].ENA
temp_wren => wraddr4[4].ENA
temp_wren => temp_data3[0].ENA
temp_wren => wraddr4[3].ENA
temp_wren => wraddr4[2].ENA
temp_wren => wraddr4[1].ENA
temp_wren => wraddr4[0].ENA
temp_wren => temp_data4[7].ENA
temp_wren => temp_data4[6].ENA
temp_wren => temp_data4[5].ENA
temp_wren => temp_data4[4].ENA
temp_wren => temp_data4[3].ENA
temp_wren => temp_data4[2].ENA
temp_wren => temp_data4[1].ENA
temp_wren => temp_data4[0].ENA
temp_wren => temp_data3[5].ENA
temp_wren => temp_data3[6].ENA
temp_wren => temp_data3[7].ENA
temp_wren => wraddr3[0].ENA
temp_wren => wraddr3[1].ENA
temp_wren => wraddr3[2].ENA
temp_wren => wraddr3[3].ENA
temp_wren => wraddr3[4].ENA
temp_wren => wraddr3[5].ENA
temp_wren => wraddr3[6].ENA
temp_wren => wraddr3[7].ENA
temp_wren => temp_data2[1].ENA
temp_wren => temp_data2[2].ENA
temp_wren => temp_data2[3].ENA
temp_wren => temp_data2[4].ENA
temp_wren => temp_data2[5].ENA
temp_wren => temp_data2[6].ENA
temp_wren => temp_data2[7].ENA
temp_wren => wraddr2[0].ENA
temp_wren => wraddr2[1].ENA
temp_wren => wraddr2[2].ENA
temp_wren => wraddr2[3].ENA
temp_wren => wraddr2[4].ENA
temp_wren => wraddr2[5].ENA
temp_wren => wraddr2[6].ENA
temp_wren => wraddr2[7].ENA
temp_wren => temp_data1[1].ENA
temp_wren => temp_data1[2].ENA
temp_wren => temp_data1[3].ENA
temp_wren => temp_data1[4].ENA
temp_wren => temp_data1[5].ENA
temp_wren => temp_data1[6].ENA
temp_wren => temp_data1[7].ENA
temp_wren => wraddr1[0].ENA
temp_wren => wraddr1[1].ENA
temp_wren => wraddr1[2].ENA
temp_wren => wraddr1[3].ENA
temp_wren => wraddr1[4].ENA
temp_wren => wraddr1[5].ENA
temp_wren => wraddr1[6].ENA
temp_wren => wraddr1[7].ENA
hs <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
vs <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
g <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
b <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s1
main_clk => sin2:u6.clock
main_clk => sanjiao:u5.clock
main_clk => jieti:u4.clock
main_clk => fangbo:u3.clock
frequence => sin2:u6.frequence
frequence => sanjiao:u5.frequence
frequence => jieti:u4.frequence
frequence => fangbo:u3.frequence
sel_ect[0] => xzq:u7.sel[0]
sel_ect[1] => xzq:u7.sel[1]
y_out[0] <= xzq:u7.yout[0]
y_out[1] <= xzq:u7.yout[1]
y_out[2] <= xzq:u7.yout[2]
y_out[3] <= xzq:u7.yout[3]
y_out[4] <= xzq:u7.yout[4]
y_out[5] <= xzq:u7.yout[5]
y_out[6] <= xzq:u7.yout[6]
y_out[7] <= xzq:u7.yout[7]


|IMG|main_entity:i_main_entity|signal_generator:s1|fangbo:u3
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout1[7]~reg0.CLK
clock => dout1[6]~reg0.CLK
clock => dout1[5]~reg0.CLK
clock => dout1[4]~reg0.CLK
clock => dout1[3]~reg0.CLK
clock => dout1[2]~reg0.CLK
clock => dout1[1]~reg0.CLK
clock => dout1[0]~reg0.CLK
frequence => dout1~23.OUTPUTSELECT
frequence => dout1~22.OUTPUTSELECT
frequence => dout1~21.OUTPUTSELECT
frequence => dout1~20.OUTPUTSELECT
frequence => dout1~19.OUTPUTSELECT
frequence => dout1~18.OUTPUTSELECT
frequence => dout1~17.OUTPUTSELECT
frequence => dout1~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout1[0] <= dout1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[1] <= dout1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[2] <= dout1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[3] <= dout1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[4] <= dout1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[5] <= dout1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[6] <= dout1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[7] <= dout1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s1|jieti:u4
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout2[7]~reg0.CLK
clock => dout2[6]~reg0.CLK
clock => dout2[5]~reg0.CLK
clock => dout2[4]~reg0.CLK
clock => dout2[3]~reg0.CLK
clock => dout2[2]~reg0.CLK
clock => dout2[1]~reg0.CLK
clock => dout2[0]~reg0.CLK
frequence => dout2~23.OUTPUTSELECT
frequence => dout2~22.OUTPUTSELECT
frequence => dout2~21.OUTPUTSELECT
frequence => dout2~20.OUTPUTSELECT
frequence => dout2~19.OUTPUTSELECT
frequence => dout2~18.OUTPUTSELECT
frequence => dout2~17.OUTPUTSELECT
frequence => dout2~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout2[0] <= dout2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[1] <= dout2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[2] <= dout2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[3] <= dout2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[4] <= dout2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[5] <= dout2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[6] <= dout2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[7] <= dout2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s1|sanjiao:u5
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout3[7]~reg0.CLK
clock => dout3[6]~reg0.CLK
clock => dout3[5]~reg0.CLK
clock => dout3[4]~reg0.CLK
clock => dout3[3]~reg0.CLK
clock => dout3[2]~reg0.CLK
clock => dout3[1]~reg0.CLK
clock => dout3[0]~reg0.CLK
frequence => dout3~23.OUTPUTSELECT
frequence => dout3~22.OUTPUTSELECT
frequence => dout3~21.OUTPUTSELECT
frequence => dout3~20.OUTPUTSELECT
frequence => dout3~19.OUTPUTSELECT
frequence => dout3~18.OUTPUTSELECT
frequence => dout3~17.OUTPUTSELECT
frequence => dout3~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout3[0] <= dout3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[1] <= dout3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[2] <= dout3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[3] <= dout3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[4] <= dout3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[5] <= dout3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[6] <= dout3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[7] <= dout3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s1|sin2:u6
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout4[7]~reg0.CLK
clock => dout4[6]~reg0.CLK
clock => dout4[5]~reg0.CLK
clock => dout4[4]~reg0.CLK
clock => dout4[3]~reg0.CLK
clock => dout4[2]~reg0.CLK
clock => dout4[1]~reg0.CLK
clock => dout4[0]~reg0.CLK
frequence => dout4~23.OUTPUTSELECT
frequence => dout4~22.OUTPUTSELECT
frequence => dout4~21.OUTPUTSELECT
frequence => dout4~20.OUTPUTSELECT
frequence => dout4~19.OUTPUTSELECT
frequence => dout4~18.OUTPUTSELECT
frequence => dout4~17.OUTPUTSELECT
frequence => dout4~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout4[0] <= dout4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[1] <= dout4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[2] <= dout4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[3] <= dout4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[4] <= dout4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[5] <= dout4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[6] <= dout4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[7] <= dout4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s1|xzq:u7
a[0] => yout[0]~2.DATAB
a[1] => yout[1]~5.DATAB
a[2] => yout[2]~8.DATAB
a[3] => yout[3]~11.DATAB
a[4] => yout[4]~14.DATAB
a[5] => yout[5]~17.DATAB
a[6] => yout[6]~20.DATAB
a[7] => yout[7]~25.DATAB
b[0] => yout[0]~1.DATAB
b[1] => yout[1]~4.DATAB
b[2] => yout[2]~7.DATAB
b[3] => yout[3]~10.DATAB
b[4] => yout[4]~13.DATAB
b[5] => yout[5]~16.DATAB
b[6] => yout[6]~19.DATAB
b[7] => yout[7]~23.DATAB
c[0] => yout[0]~0.DATAB
c[1] => yout[1]~3.DATAB
c[2] => yout[2]~6.DATAB
c[3] => yout[3]~9.DATAB
c[4] => yout[4]~12.DATAB
c[5] => yout[5]~15.DATAB
c[6] => yout[6]~18.DATAB
c[7] => yout[7]~21.DATAB
d[0] => yout[0]~0.DATAA
d[1] => yout[1]~3.DATAA
d[2] => yout[2]~6.DATAA
d[3] => yout[3]~9.DATAA
d[4] => yout[4]~12.DATAA
d[5] => yout[5]~15.DATAA
d[6] => yout[6]~18.DATAA
d[7] => yout[7]~21.DATAA
sel[0] => Equal0.IN0
sel[0] => Equal1.IN0
sel[0] => Equal2.IN1
sel[0] => Equal3.IN0
sel[1] => Equal0.IN1
sel[1] => Equal1.IN1
sel[1] => Equal2.IN0
sel[1] => Equal3.IN1
yout[0] <= yout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[1] <= yout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[2] <= yout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[3] <= yout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[4] <= yout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[5] <= yout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[6] <= yout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[7] <= yout[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s2
main_clk => sin2:u6.clock
main_clk => sanjiao:u5.clock
main_clk => jieti:u4.clock
main_clk => fangbo:u3.clock
frequence => sin2:u6.frequence
frequence => sanjiao:u5.frequence
frequence => jieti:u4.frequence
frequence => fangbo:u3.frequence
sel_ect[0] => xzq:u7.sel[0]
sel_ect[1] => xzq:u7.sel[1]
y_out[0] <= xzq:u7.yout[0]
y_out[1] <= xzq:u7.yout[1]
y_out[2] <= xzq:u7.yout[2]
y_out[3] <= xzq:u7.yout[3]
y_out[4] <= xzq:u7.yout[4]
y_out[5] <= xzq:u7.yout[5]
y_out[6] <= xzq:u7.yout[6]
y_out[7] <= xzq:u7.yout[7]


|IMG|main_entity:i_main_entity|signal_generator:s2|fangbo:u3
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout1[7]~reg0.CLK
clock => dout1[6]~reg0.CLK
clock => dout1[5]~reg0.CLK
clock => dout1[4]~reg0.CLK
clock => dout1[3]~reg0.CLK
clock => dout1[2]~reg0.CLK
clock => dout1[1]~reg0.CLK
clock => dout1[0]~reg0.CLK
frequence => dout1~23.OUTPUTSELECT
frequence => dout1~22.OUTPUTSELECT
frequence => dout1~21.OUTPUTSELECT
frequence => dout1~20.OUTPUTSELECT
frequence => dout1~19.OUTPUTSELECT
frequence => dout1~18.OUTPUTSELECT
frequence => dout1~17.OUTPUTSELECT
frequence => dout1~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout1[0] <= dout1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[1] <= dout1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[2] <= dout1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[3] <= dout1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[4] <= dout1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[5] <= dout1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[6] <= dout1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[7] <= dout1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s2|jieti:u4
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout2[7]~reg0.CLK
clock => dout2[6]~reg0.CLK
clock => dout2[5]~reg0.CLK
clock => dout2[4]~reg0.CLK
clock => dout2[3]~reg0.CLK
clock => dout2[2]~reg0.CLK
clock => dout2[1]~reg0.CLK
clock => dout2[0]~reg0.CLK
frequence => dout2~23.OUTPUTSELECT
frequence => dout2~22.OUTPUTSELECT
frequence => dout2~21.OUTPUTSELECT
frequence => dout2~20.OUTPUTSELECT
frequence => dout2~19.OUTPUTSELECT
frequence => dout2~18.OUTPUTSELECT
frequence => dout2~17.OUTPUTSELECT
frequence => dout2~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout2[0] <= dout2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[1] <= dout2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[2] <= dout2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[3] <= dout2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[4] <= dout2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[5] <= dout2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[6] <= dout2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[7] <= dout2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s2|sanjiao:u5
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout3[7]~reg0.CLK
clock => dout3[6]~reg0.CLK
clock => dout3[5]~reg0.CLK
clock => dout3[4]~reg0.CLK
clock => dout3[3]~reg0.CLK
clock => dout3[2]~reg0.CLK
clock => dout3[1]~reg0.CLK
clock => dout3[0]~reg0.CLK
frequence => dout3~23.OUTPUTSELECT
frequence => dout3~22.OUTPUTSELECT
frequence => dout3~21.OUTPUTSELECT
frequence => dout3~20.OUTPUTSELECT
frequence => dout3~19.OUTPUTSELECT
frequence => dout3~18.OUTPUTSELECT
frequence => dout3~17.OUTPUTSELECT
frequence => dout3~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout3[0] <= dout3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[1] <= dout3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[2] <= dout3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[3] <= dout3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[4] <= dout3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[5] <= dout3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[6] <= dout3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[7] <= dout3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s2|sin2:u6
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout4[7]~reg0.CLK
clock => dout4[6]~reg0.CLK
clock => dout4[5]~reg0.CLK
clock => dout4[4]~reg0.CLK
clock => dout4[3]~reg0.CLK
clock => dout4[2]~reg0.CLK
clock => dout4[1]~reg0.CLK
clock => dout4[0]~reg0.CLK
frequence => dout4~23.OUTPUTSELECT
frequence => dout4~22.OUTPUTSELECT
frequence => dout4~21.OUTPUTSELECT
frequence => dout4~20.OUTPUTSELECT
frequence => dout4~19.OUTPUTSELECT
frequence => dout4~18.OUTPUTSELECT
frequence => dout4~17.OUTPUTSELECT
frequence => dout4~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout4[0] <= dout4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[1] <= dout4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[2] <= dout4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[3] <= dout4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[4] <= dout4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[5] <= dout4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[6] <= dout4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[7] <= dout4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s2|xzq:u7
a[0] => yout[0]~2.DATAB
a[1] => yout[1]~5.DATAB
a[2] => yout[2]~8.DATAB
a[3] => yout[3]~11.DATAB
a[4] => yout[4]~14.DATAB
a[5] => yout[5]~17.DATAB
a[6] => yout[6]~20.DATAB
a[7] => yout[7]~25.DATAB
b[0] => yout[0]~1.DATAB
b[1] => yout[1]~4.DATAB
b[2] => yout[2]~7.DATAB
b[3] => yout[3]~10.DATAB
b[4] => yout[4]~13.DATAB
b[5] => yout[5]~16.DATAB
b[6] => yout[6]~19.DATAB
b[7] => yout[7]~23.DATAB
c[0] => yout[0]~0.DATAB
c[1] => yout[1]~3.DATAB
c[2] => yout[2]~6.DATAB
c[3] => yout[3]~9.DATAB
c[4] => yout[4]~12.DATAB
c[5] => yout[5]~15.DATAB
c[6] => yout[6]~18.DATAB
c[7] => yout[7]~21.DATAB
d[0] => yout[0]~0.DATAA
d[1] => yout[1]~3.DATAA
d[2] => yout[2]~6.DATAA
d[3] => yout[3]~9.DATAA
d[4] => yout[4]~12.DATAA
d[5] => yout[5]~15.DATAA
d[6] => yout[6]~18.DATAA
d[7] => yout[7]~21.DATAA
sel[0] => Equal0.IN0
sel[0] => Equal1.IN0
sel[0] => Equal2.IN1
sel[0] => Equal3.IN0
sel[1] => Equal0.IN1
sel[1] => Equal1.IN1
sel[1] => Equal2.IN0
sel[1] => Equal3.IN1
yout[0] <= yout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[1] <= yout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[2] <= yout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[3] <= yout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[4] <= yout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[5] <= yout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[6] <= yout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[7] <= yout[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s3
main_clk => sin2:u6.clock
main_clk => sanjiao:u5.clock
main_clk => jieti:u4.clock
main_clk => fangbo:u3.clock
frequence => sin2:u6.frequence
frequence => sanjiao:u5.frequence
frequence => jieti:u4.frequence
frequence => fangbo:u3.frequence
sel_ect[0] => xzq:u7.sel[0]
sel_ect[1] => xzq:u7.sel[1]
y_out[0] <= xzq:u7.yout[0]
y_out[1] <= xzq:u7.yout[1]
y_out[2] <= xzq:u7.yout[2]
y_out[3] <= xzq:u7.yout[3]
y_out[4] <= xzq:u7.yout[4]
y_out[5] <= xzq:u7.yout[5]
y_out[6] <= xzq:u7.yout[6]
y_out[7] <= xzq:u7.yout[7]


|IMG|main_entity:i_main_entity|signal_generator:s3|fangbo:u3
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout1[7]~reg0.CLK
clock => dout1[6]~reg0.CLK
clock => dout1[5]~reg0.CLK
clock => dout1[4]~reg0.CLK
clock => dout1[3]~reg0.CLK
clock => dout1[2]~reg0.CLK
clock => dout1[1]~reg0.CLK
clock => dout1[0]~reg0.CLK
frequence => dout1~23.OUTPUTSELECT
frequence => dout1~22.OUTPUTSELECT
frequence => dout1~21.OUTPUTSELECT
frequence => dout1~20.OUTPUTSELECT
frequence => dout1~19.OUTPUTSELECT
frequence => dout1~18.OUTPUTSELECT
frequence => dout1~17.OUTPUTSELECT
frequence => dout1~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout1[0] <= dout1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[1] <= dout1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[2] <= dout1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[3] <= dout1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[4] <= dout1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[5] <= dout1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[6] <= dout1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[7] <= dout1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s3|jieti:u4
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout2[7]~reg0.CLK
clock => dout2[6]~reg0.CLK
clock => dout2[5]~reg0.CLK
clock => dout2[4]~reg0.CLK
clock => dout2[3]~reg0.CLK
clock => dout2[2]~reg0.CLK
clock => dout2[1]~reg0.CLK
clock => dout2[0]~reg0.CLK
frequence => dout2~23.OUTPUTSELECT
frequence => dout2~22.OUTPUTSELECT
frequence => dout2~21.OUTPUTSELECT
frequence => dout2~20.OUTPUTSELECT
frequence => dout2~19.OUTPUTSELECT
frequence => dout2~18.OUTPUTSELECT
frequence => dout2~17.OUTPUTSELECT
frequence => dout2~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout2[0] <= dout2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[1] <= dout2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[2] <= dout2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[3] <= dout2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[4] <= dout2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[5] <= dout2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[6] <= dout2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[7] <= dout2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s3|sanjiao:u5
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout3[7]~reg0.CLK
clock => dout3[6]~reg0.CLK
clock => dout3[5]~reg0.CLK
clock => dout3[4]~reg0.CLK
clock => dout3[3]~reg0.CLK
clock => dout3[2]~reg0.CLK
clock => dout3[1]~reg0.CLK
clock => dout3[0]~reg0.CLK
frequence => dout3~23.OUTPUTSELECT
frequence => dout3~22.OUTPUTSELECT
frequence => dout3~21.OUTPUTSELECT
frequence => dout3~20.OUTPUTSELECT
frequence => dout3~19.OUTPUTSELECT
frequence => dout3~18.OUTPUTSELECT
frequence => dout3~17.OUTPUTSELECT
frequence => dout3~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout3[0] <= dout3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[1] <= dout3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[2] <= dout3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[3] <= dout3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[4] <= dout3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[5] <= dout3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[6] <= dout3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[7] <= dout3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s3|sin2:u6
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout4[7]~reg0.CLK
clock => dout4[6]~reg0.CLK
clock => dout4[5]~reg0.CLK
clock => dout4[4]~reg0.CLK
clock => dout4[3]~reg0.CLK
clock => dout4[2]~reg0.CLK
clock => dout4[1]~reg0.CLK
clock => dout4[0]~reg0.CLK
frequence => dout4~23.OUTPUTSELECT
frequence => dout4~22.OUTPUTSELECT
frequence => dout4~21.OUTPUTSELECT
frequence => dout4~20.OUTPUTSELECT
frequence => dout4~19.OUTPUTSELECT
frequence => dout4~18.OUTPUTSELECT
frequence => dout4~17.OUTPUTSELECT
frequence => dout4~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout4[0] <= dout4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[1] <= dout4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[2] <= dout4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[3] <= dout4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[4] <= dout4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[5] <= dout4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[6] <= dout4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[7] <= dout4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s3|xzq:u7
a[0] => yout[0]~2.DATAB
a[1] => yout[1]~5.DATAB
a[2] => yout[2]~8.DATAB
a[3] => yout[3]~11.DATAB
a[4] => yout[4]~14.DATAB
a[5] => yout[5]~17.DATAB
a[6] => yout[6]~20.DATAB
a[7] => yout[7]~25.DATAB
b[0] => yout[0]~1.DATAB
b[1] => yout[1]~4.DATAB
b[2] => yout[2]~7.DATAB
b[3] => yout[3]~10.DATAB
b[4] => yout[4]~13.DATAB
b[5] => yout[5]~16.DATAB
b[6] => yout[6]~19.DATAB
b[7] => yout[7]~23.DATAB
c[0] => yout[0]~0.DATAB
c[1] => yout[1]~3.DATAB
c[2] => yout[2]~6.DATAB
c[3] => yout[3]~9.DATAB
c[4] => yout[4]~12.DATAB
c[5] => yout[5]~15.DATAB
c[6] => yout[6]~18.DATAB
c[7] => yout[7]~21.DATAB
d[0] => yout[0]~0.DATAA
d[1] => yout[1]~3.DATAA
d[2] => yout[2]~6.DATAA
d[3] => yout[3]~9.DATAA
d[4] => yout[4]~12.DATAA
d[5] => yout[5]~15.DATAA
d[6] => yout[6]~18.DATAA
d[7] => yout[7]~21.DATAA
sel[0] => Equal0.IN0
sel[0] => Equal1.IN0
sel[0] => Equal2.IN1
sel[0] => Equal3.IN0
sel[1] => Equal0.IN1
sel[1] => Equal1.IN1
sel[1] => Equal2.IN0
sel[1] => Equal3.IN1
yout[0] <= yout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[1] <= yout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[2] <= yout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[3] <= yout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[4] <= yout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[5] <= yout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[6] <= yout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[7] <= yout[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s4
main_clk => sin2:u6.clock
main_clk => sanjiao:u5.clock
main_clk => jieti:u4.clock
main_clk => fangbo:u3.clock
frequence => sin2:u6.frequence
frequence => sanjiao:u5.frequence
frequence => jieti:u4.frequence
frequence => fangbo:u3.frequence
sel_ect[0] => xzq:u7.sel[0]
sel_ect[1] => xzq:u7.sel[1]
y_out[0] <= xzq:u7.yout[0]
y_out[1] <= xzq:u7.yout[1]
y_out[2] <= xzq:u7.yout[2]
y_out[3] <= xzq:u7.yout[3]
y_out[4] <= xzq:u7.yout[4]
y_out[5] <= xzq:u7.yout[5]
y_out[6] <= xzq:u7.yout[6]
y_out[7] <= xzq:u7.yout[7]


|IMG|main_entity:i_main_entity|signal_generator:s4|fangbo:u3
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout1[7]~reg0.CLK
clock => dout1[6]~reg0.CLK
clock => dout1[5]~reg0.CLK
clock => dout1[4]~reg0.CLK
clock => dout1[3]~reg0.CLK
clock => dout1[2]~reg0.CLK
clock => dout1[1]~reg0.CLK
clock => dout1[0]~reg0.CLK
frequence => dout1~23.OUTPUTSELECT
frequence => dout1~22.OUTPUTSELECT
frequence => dout1~21.OUTPUTSELECT
frequence => dout1~20.OUTPUTSELECT
frequence => dout1~19.OUTPUTSELECT
frequence => dout1~18.OUTPUTSELECT
frequence => dout1~17.OUTPUTSELECT
frequence => dout1~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout1[0] <= dout1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[1] <= dout1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[2] <= dout1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[3] <= dout1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[4] <= dout1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[5] <= dout1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[6] <= dout1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[7] <= dout1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s4|jieti:u4
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout2[7]~reg0.CLK
clock => dout2[6]~reg0.CLK
clock => dout2[5]~reg0.CLK
clock => dout2[4]~reg0.CLK
clock => dout2[3]~reg0.CLK
clock => dout2[2]~reg0.CLK
clock => dout2[1]~reg0.CLK
clock => dout2[0]~reg0.CLK
frequence => dout2~23.OUTPUTSELECT
frequence => dout2~22.OUTPUTSELECT
frequence => dout2~21.OUTPUTSELECT
frequence => dout2~20.OUTPUTSELECT
frequence => dout2~19.OUTPUTSELECT
frequence => dout2~18.OUTPUTSELECT
frequence => dout2~17.OUTPUTSELECT
frequence => dout2~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout2[0] <= dout2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[1] <= dout2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[2] <= dout2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[3] <= dout2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[4] <= dout2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[5] <= dout2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[6] <= dout2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[7] <= dout2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s4|sanjiao:u5
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout3[7]~reg0.CLK
clock => dout3[6]~reg0.CLK
clock => dout3[5]~reg0.CLK
clock => dout3[4]~reg0.CLK
clock => dout3[3]~reg0.CLK
clock => dout3[2]~reg0.CLK
clock => dout3[1]~reg0.CLK
clock => dout3[0]~reg0.CLK
frequence => dout3~23.OUTPUTSELECT
frequence => dout3~22.OUTPUTSELECT
frequence => dout3~21.OUTPUTSELECT
frequence => dout3~20.OUTPUTSELECT
frequence => dout3~19.OUTPUTSELECT
frequence => dout3~18.OUTPUTSELECT
frequence => dout3~17.OUTPUTSELECT
frequence => dout3~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout3[0] <= dout3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[1] <= dout3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[2] <= dout3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[3] <= dout3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[4] <= dout3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[5] <= dout3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[6] <= dout3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout3[7] <= dout3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s4|sin2:u6
clock => address[7].CLK
clock => address[6].CLK
clock => address[5].CLK
clock => address[4].CLK
clock => address[3].CLK
clock => address[2].CLK
clock => address[1].CLK
clock => address[0].CLK
clock => dout4[7]~reg0.CLK
clock => dout4[6]~reg0.CLK
clock => dout4[5]~reg0.CLK
clock => dout4[4]~reg0.CLK
clock => dout4[3]~reg0.CLK
clock => dout4[2]~reg0.CLK
clock => dout4[1]~reg0.CLK
clock => dout4[0]~reg0.CLK
frequence => dout4~23.OUTPUTSELECT
frequence => dout4~22.OUTPUTSELECT
frequence => dout4~21.OUTPUTSELECT
frequence => dout4~20.OUTPUTSELECT
frequence => dout4~19.OUTPUTSELECT
frequence => dout4~18.OUTPUTSELECT
frequence => dout4~17.OUTPUTSELECT
frequence => dout4~16.OUTPUTSELECT
frequence => address~23.OUTPUTSELECT
frequence => address~22.OUTPUTSELECT
frequence => address~21.OUTPUTSELECT
frequence => address~20.OUTPUTSELECT
frequence => address~19.OUTPUTSELECT
frequence => address~18.OUTPUTSELECT
frequence => address~17.OUTPUTSELECT
frequence => address~16.OUTPUTSELECT
dout4[0] <= dout4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[1] <= dout4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[2] <= dout4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[3] <= dout4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[4] <= dout4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[5] <= dout4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[6] <= dout4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout4[7] <= dout4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|signal_generator:s4|xzq:u7
a[0] => yout[0]~2.DATAB
a[1] => yout[1]~5.DATAB
a[2] => yout[2]~8.DATAB
a[3] => yout[3]~11.DATAB
a[4] => yout[4]~14.DATAB
a[5] => yout[5]~17.DATAB
a[6] => yout[6]~20.DATAB
a[7] => yout[7]~25.DATAB
b[0] => yout[0]~1.DATAB
b[1] => yout[1]~4.DATAB
b[2] => yout[2]~7.DATAB
b[3] => yout[3]~10.DATAB
b[4] => yout[4]~13.DATAB
b[5] => yout[5]~16.DATAB
b[6] => yout[6]~19.DATAB
b[7] => yout[7]~23.DATAB
c[0] => yout[0]~0.DATAB
c[1] => yout[1]~3.DATAB
c[2] => yout[2]~6.DATAB
c[3] => yout[3]~9.DATAB
c[4] => yout[4]~12.DATAB
c[5] => yout[5]~15.DATAB
c[6] => yout[6]~18.DATAB
c[7] => yout[7]~21.DATAB
d[0] => yout[0]~0.DATAA
d[1] => yout[1]~3.DATAA
d[2] => yout[2]~6.DATAA
d[3] => yout[3]~9.DATAA
d[4] => yout[4]~12.DATAA
d[5] => yout[5]~15.DATAA
d[6] => yout[6]~18.DATAA
d[7] => yout[7]~21.DATAA
sel[0] => Equal0.IN0
sel[0] => Equal1.IN0
sel[0] => Equal2.IN1
sel[0] => Equal3.IN0
sel[1] => Equal0.IN1
sel[1] => Equal1.IN1
sel[1] => Equal2.IN0
sel[1] => Equal3.IN1
yout[0] <= yout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[1] <= yout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[2] <= yout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[3] <= yout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[4] <= yout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[5] <= yout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[6] <= yout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
yout[7] <= yout[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|IMG|main_entity:i_main_entity|ram_test:r11
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|IMG|main_entity:i_main_entity|ram_test:r11|altsyncram:altsyncram_component
wren_a => altsyncram_len1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_len1:auto_generated.data_a[0]
data_a[1] => altsyncram_len1:auto_generated.data_a[1]
data_a[2] => altsyncram_len1:auto_generated.data_a[2]
data_a[3] => altsyncram_len1:auto_generated.data_a[3]
data_a[4] => altsyncram_len1:auto_generated.data_a[4]
data_a[5] => altsyncram_len1:auto_generated.data_a[5]
data_a[6] => altsyncram_len1:auto_generated.data_a[6]
data_a[7] => altsyncram_len1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_len1:auto_generated.address_a[0]
address_a[1] => altsyncram_len1:auto_generated.address_a[1]
address_a[2] => altsyncram_len1:auto_generated.address_a[2]
address_a[3] => altsyncram_len1:auto_generated.address_a[3]
address_a[4] => altsyncram_len1:auto_generated.address_a[4]
address_a[5] => altsyncram_len1:auto_generated.address_a[5]
address_a[6] => altsyncram_len1:auto_generated.address_a[6]
address_a[7] => altsyncram_len1:auto_generated.address_a[7]
address_b[0] => altsyncram_len1:auto_generated.address_b[0]
address_b[1] => altsyncram_len1:auto_generated.address_b[1]
address_b[2] => altsyncram_len1:auto_generated.address_b[2]
address_b[3] => altsyncram_len1:auto_generated.address_b[3]
address_b[4] => altsyncram_len1:auto_generated.address_b[4]
address_b[5] => altsyncram_len1:auto_generated.address_b[5]
address_b[6] => altsyncram_len1:auto_generated.address_b[6]
address_b[7] => altsyncram_len1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_len1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_len1:auto_generated.q_b[0]
q_b[1] <= altsyncram_len1:auto_generated.q_b[1]
q_b[2] <= altsyncram_len1:auto_generated.q_b[2]
q_b[3] <= altsyncram_len1:auto_generated.q_b[3]
q_b[4] <= altsyncram_len1:auto_generated.q_b[4]
q_b[5] <= altsyncram_len1:auto_generated.q_b[5]
q_b[6] <= altsyncram_len1:auto_generated.q_b[6]
q_b[7] <= altsyncram_len1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|IMG|main_entity:i_main_entity|ram_test:r11|altsyncram:altsyncram_component|altsyncram_len1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|IMG|main_entity:i_main_entity|ram_test:r22
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|IMG|main_entity:i_main_entity|ram_test:r22|altsyncram:altsyncram_component
wren_a => altsyncram_len1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_len1:auto_generated.data_a[0]
data_a[1] => altsyncram_len1:auto_generated.data_a[1]
data_a[2] => altsyncram_len1:auto_generated.data_a[2]
data_a[3] => altsyncram_len1:auto_generated.data_a[3]
data_a[4] => altsyncram_len1:auto_generated.data_a[4]
data_a[5] => altsyncram_len1:auto_generated.data_a[5]
data_a[6] => altsyncram_len1:auto_generated.data_a[6]
data_a[7] => altsyncram_len1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_len1:auto_generated.address_a[0]
address_a[1] => altsyncram_len1:auto_generated.address_a[1]
address_a[2] => altsyncram_len1:auto_generated.address_a[2]
address_a[3] => altsyncram_len1:auto_generated.address_a[3]
address_a[4] => altsyncram_len1:auto_generated.address_a[4]
address_a[5] => altsyncram_len1:auto_generated.address_a[5]
address_a[6] => altsyncram_len1:auto_generated.address_a[6]
address_a[7] => altsyncram_len1:auto_generated.address_a[7]
address_b[0] => altsyncram_len1:auto_generated.address_b[0]
address_b[1] => altsyncram_len1:auto_generated.address_b[1]
address_b[2] => altsyncram_len1:auto_generated.address_b[2]
address_b[3] => altsyncram_len1:auto_generated.address_b[3]
address_b[4] => altsyncram_len1:auto_generated.address_b[4]
address_b[5] => altsyncram_len1:auto_generated.address_b[5]
address_b[6] => altsyncram_len1:auto_generated.address_b[6]
address_b[7] => altsyncram_len1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_len1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_len1:auto_generated.q_b[0]
q_b[1] <= altsyncram_len1:auto_generated.q_b[1]
q_b[2] <= altsyncram_len1:auto_generated.q_b[2]
q_b[3] <= altsyncram_len1:auto_generated.q_b[3]
q_b[4] <= altsyncram_len1:auto_generated.q_b[4]
q_b[5] <= altsyncram_len1:auto_generated.q_b[5]
q_b[6] <= altsyncram_len1:auto_generated.q_b[6]
q_b[7] <= altsyncram_len1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|IMG|main_entity:i_main_entity|ram_test:r22|altsyncram:altsyncram_component|altsyncram_len1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|IMG|main_entity:i_main_entity|ram_test:r33
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|IMG|main_entity:i_main_entity|ram_test:r33|altsyncram:altsyncram_component
wren_a => altsyncram_len1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_len1:auto_generated.data_a[0]
data_a[1] => altsyncram_len1:auto_generated.data_a[1]
data_a[2] => altsyncram_len1:auto_generated.data_a[2]
data_a[3] => altsyncram_len1:auto_generated.data_a[3]
data_a[4] => altsyncram_len1:auto_generated.data_a[4]
data_a[5] => altsyncram_len1:auto_generated.data_a[5]
data_a[6] => altsyncram_len1:auto_generated.data_a[6]
data_a[7] => altsyncram_len1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_len1:auto_generated.address_a[0]
address_a[1] => altsyncram_len1:auto_generated.address_a[1]
address_a[2] => altsyncram_len1:auto_generated.address_a[2]
address_a[3] => altsyncram_len1:auto_generated.address_a[3]
address_a[4] => altsyncram_len1:auto_generated.address_a[4]
address_a[5] => altsyncram_len1:auto_generated.address_a[5]
address_a[6] => altsyncram_len1:auto_generated.address_a[6]
address_a[7] => altsyncram_len1:auto_generated.address_a[7]
address_b[0] => altsyncram_len1:auto_generated.address_b[0]
address_b[1] => altsyncram_len1:auto_generated.address_b[1]
address_b[2] => altsyncram_len1:auto_generated.address_b[2]
address_b[3] => altsyncram_len1:auto_generated.address_b[3]
address_b[4] => altsyncram_len1:auto_generated.address_b[4]
address_b[5] => altsyncram_len1:auto_generated.address_b[5]
address_b[6] => altsyncram_len1:auto_generated.address_b[6]
address_b[7] => altsyncram_len1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_len1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_len1:auto_generated.q_b[0]
q_b[1] <= altsyncram_len1:auto_generated.q_b[1]
q_b[2] <= altsyncram_len1:auto_generated.q_b[2]
q_b[3] <= altsyncram_len1:auto_generated.q_b[3]
q_b[4] <= altsyncram_len1:auto_generated.q_b[4]
q_b[5] <= altsyncram_len1:auto_generated.q_b[5]
q_b[6] <= altsyncram_len1:auto_generated.q_b[6]
q_b[7] <= altsyncram_len1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|IMG|main_entity:i_main_entity|ram_test:r33|altsyncram:altsyncram_component|altsyncram_len1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|IMG|main_entity:i_main_entity|ram_test:r44
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|IMG|main_entity:i_main_entity|ram_test:r44|altsyncram:altsyncram_component
wren_a => altsyncram_len1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_len1:auto_generated.data_a[0]
data_a[1] => altsyncram_len1:auto_generated.data_a[1]
data_a[2] => altsyncram_len1:auto_generated.data_a[2]
data_a[3] => altsyncram_len1:auto_generated.data_a[3]
data_a[4] => altsyncram_len1:auto_generated.data_a[4]
data_a[5] => altsyncram_len1:auto_generated.data_a[5]
data_a[6] => altsyncram_len1:auto_generated.data_a[6]
data_a[7] => altsyncram_len1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_len1:auto_generated.address_a[0]
address_a[1] => altsyncram_len1:auto_generated.address_a[1]
address_a[2] => altsyncram_len1:auto_generated.address_a[2]
address_a[3] => altsyncram_len1:auto_generated.address_a[3]
address_a[4] => altsyncram_len1:auto_generated.address_a[4]
address_a[5] => altsyncram_len1:auto_generated.address_a[5]
address_a[6] => altsyncram_len1:auto_generated.address_a[6]
address_a[7] => altsyncram_len1:auto_generated.address_a[7]
address_b[0] => altsyncram_len1:auto_generated.address_b[0]
address_b[1] => altsyncram_len1:auto_generated.address_b[1]
address_b[2] => altsyncram_len1:auto_generated.address_b[2]
address_b[3] => altsyncram_len1:auto_generated.address_b[3]
address_b[4] => altsyncram_len1:auto_generated.address_b[4]
address_b[5] => altsyncram_len1:auto_generated.address_b[5]
address_b[6] => altsyncram_len1:auto_generated.address_b[6]
address_b[7] => altsyncram_len1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_len1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_len1:auto_generated.q_b[0]
q_b[1] <= altsyncram_len1:auto_generated.q_b[1]
q_b[2] <= altsyncram_len1:auto_generated.q_b[2]
q_b[3] <= altsyncram_len1:auto_generated.q_b[3]
q_b[4] <= altsyncram_len1:auto_generated.q_b[4]
q_b[5] <= altsyncram_len1:auto_generated.q_b[5]
q_b[6] <= altsyncram_len1:auto_generated.q_b[6]
q_b[7] <= altsyncram_len1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|IMG|main_entity:i_main_entity|ram_test:r44|altsyncram:altsyncram_component|altsyncram_len1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|IMG|main_entity:i_main_entity|RAMvga640480:v1
clk => hcnt[9].CLK
clk => hcnt[8].CLK
clk => hcnt[7].CLK
clk => hcnt[6].CLK
clk => hcnt[5].CLK
clk => hcnt[4].CLK
clk => hcnt[3].CLK
clk => hcnt[2].CLK
clk => hcnt[1].CLK
clk => hcnt[0].CLK
clk => vcnt[9].CLK
clk => vcnt[8].CLK
clk => vcnt[7].CLK
clk => vcnt[6].CLK
clk => vcnt[5].CLK
clk => vcnt[4].CLK
clk => vcnt[3].CLK
clk => vcnt[2].CLK
clk => vcnt[1].CLK
clk => vcnt[0].CLK
clk => hs~reg0.CLK
clk => r~reg0.CLK
clk => g~reg0.CLK
clk => b~reg0.CLK
frequence => ~NO_FANOUT~
hs <= hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs <= process_3~0.DB_MAX_OUTPUT_PORT_TYPE
r <= r~reg0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~reg0.DB_MAX_OUTPUT_PORT_TYPE
b <= b~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbin[0] => Equal1.IN11
rgbin[1] => Equal1.IN10
rgbin[2] => Equal1.IN9
rgbin[3] => Equal1.IN8
rgbin[4] => Equal1.IN7
rgbin[5] => Equal1.IN6
rgbin[6] => Equal1.IN5
rgbin[7] => Equal1.IN4
hcntout[0] <= hcnt[0].DB_MAX_OUTPUT_PORT_TYPE
hcntout[1] <= hcnt[1].DB_MAX_OUTPUT_PORT_TYPE
hcntout[2] <= hcnt[2].DB_MAX_OUTPUT_PORT_TYPE
hcntout[3] <= hcnt[3].DB_MAX_OUTPUT_PORT_TYPE
hcntout[4] <= hcnt[4].DB_MAX_OUTPUT_PORT_TYPE
hcntout[5] <= hcnt[5].DB_MAX_OUTPUT_PORT_TYPE
hcntout[6] <= hcnt[6].DB_MAX_OUTPUT_PORT_TYPE
hcntout[7] <= hcnt[7].DB_MAX_OUTPUT_PORT_TYPE
hcntout[8] <= hcnt[8].DB_MAX_OUTPUT_PORT_TYPE
hcntout[9] <= hcnt[9].DB_MAX_OUTPUT_PORT_TYPE
vcntout[0] <= vcnt[0].DB_MAX_OUTPUT_PORT_TYPE
vcntout[1] <= vcnt[1].DB_MAX_OUTPUT_PORT_TYPE
vcntout[2] <= vcnt[2].DB_MAX_OUTPUT_PORT_TYPE
vcntout[3] <= vcnt[3].DB_MAX_OUTPUT_PORT_TYPE
vcntout[4] <= vcnt[4].DB_MAX_OUTPUT_PORT_TYPE
vcntout[5] <= vcnt[5].DB_MAX_OUTPUT_PORT_TYPE
vcntout[6] <= vcnt[6].DB_MAX_OUTPUT_PORT_TYPE
vcntout[7] <= vcnt[7].DB_MAX_OUTPUT_PORT_TYPE
vcntout[8] <= vcnt[8].DB_MAX_OUTPUT_PORT_TYPE
vcntout[9] <= vcnt[9].DB_MAX_OUTPUT_PORT_TYPE
en => process_4~1.IN1


|IMG|main_entity:i_main_entity|RAMvga640480:v2
clk => hcnt[9].CLK
clk => hcnt[8].CLK
clk => hcnt[7].CLK
clk => hcnt[6].CLK
clk => hcnt[5].CLK
clk => hcnt[4].CLK
clk => hcnt[3].CLK
clk => hcnt[2].CLK
clk => hcnt[1].CLK
clk => hcnt[0].CLK
clk => vcnt[9].CLK
clk => vcnt[8].CLK
clk => vcnt[7].CLK
clk => vcnt[6].CLK
clk => vcnt[5].CLK
clk => vcnt[4].CLK
clk => vcnt[3].CLK
clk => vcnt[2].CLK
clk => vcnt[1].CLK
clk => vcnt[0].CLK
clk => hs~reg0.CLK
clk => r~reg0.CLK
clk => g~reg0.CLK
clk => b~reg0.CLK
frequence => ~NO_FANOUT~
hs <= hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs <= process_3~0.DB_MAX_OUTPUT_PORT_TYPE
r <= r~reg0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~reg0.DB_MAX_OUTPUT_PORT_TYPE
b <= b~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbin[0] => Equal1.IN11
rgbin[1] => Equal1.IN10
rgbin[2] => Equal1.IN9
rgbin[3] => Equal1.IN8
rgbin[4] => Equal1.IN7
rgbin[5] => Equal1.IN6
rgbin[6] => Equal1.IN5
rgbin[7] => Equal1.IN4
hcntout[0] <= hcnt[0].DB_MAX_OUTPUT_PORT_TYPE
hcntout[1] <= hcnt[1].DB_MAX_OUTPUT_PORT_TYPE
hcntout[2] <= hcnt[2].DB_MAX_OUTPUT_PORT_TYPE
hcntout[3] <= hcnt[3].DB_MAX_OUTPUT_PORT_TYPE
hcntout[4] <= hcnt[4].DB_MAX_OUTPUT_PORT_TYPE
hcntout[5] <= hcnt[5].DB_MAX_OUTPUT_PORT_TYPE
hcntout[6] <= hcnt[6].DB_MAX_OUTPUT_PORT_TYPE
hcntout[7] <= hcnt[7].DB_MAX_OUTPUT_PORT_TYPE
hcntout[8] <= hcnt[8].DB_MAX_OUTPUT_PORT_TYPE
hcntout[9] <= hcnt[9].DB_MAX_OUTPUT_PORT_TYPE
vcntout[0] <= vcnt[0].DB_MAX_OUTPUT_PORT_TYPE
vcntout[1] <= vcnt[1].DB_MAX_OUTPUT_PORT_TYPE
vcntout[2] <= vcnt[2].DB_MAX_OUTPUT_PORT_TYPE
vcntout[3] <= vcnt[3].DB_MAX_OUTPUT_PORT_TYPE
vcntout[4] <= vcnt[4].DB_MAX_OUTPUT_PORT_TYPE
vcntout[5] <= vcnt[5].DB_MAX_OUTPUT_PORT_TYPE
vcntout[6] <= vcnt[6].DB_MAX_OUTPUT_PORT_TYPE
vcntout[7] <= vcnt[7].DB_MAX_OUTPUT_PORT_TYPE
vcntout[8] <= vcnt[8].DB_MAX_OUTPUT_PORT_TYPE
vcntout[9] <= vcnt[9].DB_MAX_OUTPUT_PORT_TYPE
en => process_4~1.IN1


|IMG|main_entity:i_main_entity|RAMvga640480:v3
clk => hcnt[9].CLK
clk => hcnt[8].CLK
clk => hcnt[7].CLK
clk => hcnt[6].CLK
clk => hcnt[5].CLK
clk => hcnt[4].CLK
clk => hcnt[3].CLK
clk => hcnt[2].CLK
clk => hcnt[1].CLK
clk => hcnt[0].CLK
clk => vcnt[9].CLK
clk => vcnt[8].CLK
clk => vcnt[7].CLK
clk => vcnt[6].CLK
clk => vcnt[5].CLK
clk => vcnt[4].CLK
clk => vcnt[3].CLK
clk => vcnt[2].CLK
clk => vcnt[1].CLK
clk => vcnt[0].CLK
clk => hs~reg0.CLK
clk => r~reg0.CLK
clk => g~reg0.CLK
clk => b~reg0.CLK
frequence => ~NO_FANOUT~
hs <= hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs <= process_3~0.DB_MAX_OUTPUT_PORT_TYPE
r <= r~reg0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~reg0.DB_MAX_OUTPUT_PORT_TYPE
b <= b~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbin[0] => Equal1.IN11
rgbin[1] => Equal1.IN10
rgbin[2] => Equal1.IN9
rgbin[3] => Equal1.IN8
rgbin[4] => Equal1.IN7
rgbin[5] => Equal1.IN6
rgbin[6] => Equal1.IN5
rgbin[7] => Equal1.IN4
hcntout[0] <= hcnt[0].DB_MAX_OUTPUT_PORT_TYPE
hcntout[1] <= hcnt[1].DB_MAX_OUTPUT_PORT_TYPE
hcntout[2] <= hcnt[2].DB_MAX_OUTPUT_PORT_TYPE
hcntout[3] <= hcnt[3].DB_MAX_OUTPUT_PORT_TYPE
hcntout[4] <= hcnt[4].DB_MAX_OUTPUT_PORT_TYPE
hcntout[5] <= hcnt[5].DB_MAX_OUTPUT_PORT_TYPE
hcntout[6] <= hcnt[6].DB_MAX_OUTPUT_PORT_TYPE
hcntout[7] <= hcnt[7].DB_MAX_OUTPUT_PORT_TYPE
hcntout[8] <= hcnt[8].DB_MAX_OUTPUT_PORT_TYPE
hcntout[9] <= hcnt[9].DB_MAX_OUTPUT_PORT_TYPE
vcntout[0] <= vcnt[0].DB_MAX_OUTPUT_PORT_TYPE
vcntout[1] <= vcnt[1].DB_MAX_OUTPUT_PORT_TYPE
vcntout[2] <= vcnt[2].DB_MAX_OUTPUT_PORT_TYPE
vcntout[3] <= vcnt[3].DB_MAX_OUTPUT_PORT_TYPE
vcntout[4] <= vcnt[4].DB_MAX_OUTPUT_PORT_TYPE
vcntout[5] <= vcnt[5].DB_MAX_OUTPUT_PORT_TYPE
vcntout[6] <= vcnt[6].DB_MAX_OUTPUT_PORT_TYPE
vcntout[7] <= vcnt[7].DB_MAX_OUTPUT_PORT_TYPE
vcntout[8] <= vcnt[8].DB_MAX_OUTPUT_PORT_TYPE
vcntout[9] <= vcnt[9].DB_MAX_OUTPUT_PORT_TYPE
en => process_4~1.IN1


|IMG|main_entity:i_main_entity|RAMvga640480:v4
clk => hcnt[9].CLK
clk => hcnt[8].CLK
clk => hcnt[7].CLK
clk => hcnt[6].CLK
clk => hcnt[5].CLK
clk => hcnt[4].CLK
clk => hcnt[3].CLK
clk => hcnt[2].CLK
clk => hcnt[1].CLK
clk => hcnt[0].CLK
clk => vcnt[9].CLK
clk => vcnt[8].CLK
clk => vcnt[7].CLK
clk => vcnt[6].CLK
clk => vcnt[5].CLK
clk => vcnt[4].CLK
clk => vcnt[3].CLK
clk => vcnt[2].CLK
clk => vcnt[1].CLK
clk => vcnt[0].CLK
clk => hs~reg0.CLK
clk => r~reg0.CLK
clk => g~reg0.CLK
clk => b~reg0.CLK
frequence => ~NO_FANOUT~
hs <= hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs <= process_3~0.DB_MAX_OUTPUT_PORT_TYPE
r <= r~reg0.DB_MAX_OUTPUT_PORT_TYPE
g <= g~reg0.DB_MAX_OUTPUT_PORT_TYPE
b <= b~reg0.DB_MAX_OUTPUT_PORT_TYPE
rgbin[0] => Equal1.IN11
rgbin[1] => Equal1.IN10
rgbin[2] => Equal1.IN9
rgbin[3] => Equal1.IN8
rgbin[4] => Equal1.IN7
rgbin[5] => Equal1.IN6
rgbin[6] => Equal1.IN5
rgbin[7] => Equal1.IN4
hcntout[0] <= hcnt[0].DB_MAX_OUTPUT_PORT_TYPE
hcntout[1] <= hcnt[1].DB_MAX_OUTPUT_PORT_TYPE
hcntout[2] <= hcnt[2].DB_MAX_OUTPUT_PORT_TYPE
hcntout[3] <= hcnt[3].DB_MAX_OUTPUT_PORT_TYPE
hcntout[4] <= hcnt[4].DB_MAX_OUTPUT_PORT_TYPE
hcntout[5] <= hcnt[5].DB_MAX_OUTPUT_PORT_TYPE
hcntout[6] <= hcnt[6].DB_MAX_OUTPUT_PORT_TYPE
hcntout[7] <= hcnt[7].DB_MAX_OUTPUT_PORT_TYPE
hcntout[8] <= hcnt[8].DB_MAX_OUTPUT_PORT_TYPE
hcntout[9] <= hcnt[9].DB_MAX_OUTPUT_PORT_TYPE
vcntout[0] <= vcnt[0].DB_MAX_OUTPUT_PORT_TYPE
vcntout[1] <= vcnt[1].DB_MAX_OUTPUT_PORT_TYPE
vcntout[2] <= vcnt[2].DB_MAX_OUTPUT_PORT_TYPE
vcntout[3] <= vcnt[3].DB_MAX_OUTPUT_PORT_TYPE
vcntout[4] <= vcnt[4].DB_MAX_OUTPUT_PORT_TYPE
vcntout[5] <= vcnt[5].DB_MAX_OUTPUT_PORT_TYPE
vcntout[6] <= vcnt[6].DB_MAX_OUTPUT_PORT_TYPE
vcntout[7] <= vcnt[7].DB_MAX_OUTPUT_PORT_TYPE
vcntout[8] <= vcnt[8].DB_MAX_OUTPUT_PORT_TYPE
vcntout[9] <= vcnt[9].DB_MAX_OUTPUT_PORT_TYPE
en => process_4~1.IN1


