// Seed: 3905190579
module module_0 (
    input  tri0 id_0,
    output tri1 id_1,
    input  wor  id_2
);
  assign id_1 = id_0;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_18 = 32'd37,
    parameter id_4  = 32'd40
) (
    output supply0 id_0,
    input uwire id_1,
    input wire id_2,
    input tri1 id_3,
    input tri0 _id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wire id_7,
    input wire id_8,
    input wand id_9,
    input tri1 id_10,
    output wor id_11,
    output tri id_12,
    input supply1 id_13,
    input supply0 id_14,
    output wand id_15,
    input tri id_16,
    input wand id_17,
    input supply0 _id_18,
    input uwire id_19,
    input uwire id_20,
    input uwire id_21,
    output wire id_22
);
  logic [1 : id_18] id_24 = 1;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20
  );
  assign id_15 = id_18 ? id_18 : !id_4;
  logic [1 'b0 : id_4] id_25;
  ;
endmodule
