# RISCV-Microarchitecture-Pipeline
"A Verilog-based RISC-V RV32I Pipelined Processor implementing 5-stage architecture (IF, ID, EX, MEM, WB) with hazard detection, forwarding, and support for R/I/S/B-type instructions. Includes detailed instruction encoding, modular design, and simulation waveforms."
