`begin_keywords "1364-2001"
module axis_latch ( q, d, c, s, r );
output reg q ;
input wire  d ;
input wire  c ;
input wire  s ;
input wire  r ;
endmodule
`end_keywords
/**portGenericDumpBegin q d c s r portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
