Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Wed Feb  7 16:19:38 2024
| Host         : LAPTOP-QPQJ1PK0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.200        0.000                      0                   40        0.263        0.000                      0                   40        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.701        0.000                      0                   20        0.263        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.200        0.000                      0                   20        0.685        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.806ns (78.604%)  route 0.492ns (21.396%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seven_seg_module/refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.492     6.095    seven_seg_module/refresh_counter_reg_n_0_[1]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  seven_seg_module/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    seven_seg_module/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  seven_seg_module/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    seven_seg_module/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  seven_seg_module/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    seven_seg_module/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  seven_seg_module/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    seven_seg_module/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.445 r  seven_seg_module/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.445    seven_seg_module/refresh_counter_reg[16]_i_1_n_6
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.062    15.146    seven_seg_module/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.785ns (78.407%)  route 0.492ns (21.593%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seven_seg_module/refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.492     6.095    seven_seg_module/refresh_counter_reg_n_0_[1]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  seven_seg_module/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    seven_seg_module/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  seven_seg_module/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    seven_seg_module/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  seven_seg_module/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    seven_seg_module/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  seven_seg_module/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    seven_seg_module/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.424 r  seven_seg_module/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.424    seven_seg_module/refresh_counter_reg[16]_i_1_n_4
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[19]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.062    15.146    seven_seg_module/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 1.711ns (77.681%)  route 0.492ns (22.319%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seven_seg_module/refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.492     6.095    seven_seg_module/refresh_counter_reg_n_0_[1]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  seven_seg_module/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    seven_seg_module/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  seven_seg_module/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    seven_seg_module/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  seven_seg_module/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    seven_seg_module/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  seven_seg_module/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    seven_seg_module/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.350 r  seven_seg_module/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.350    seven_seg_module/refresh_counter_reg[16]_i_1_n_5
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.062    15.146    seven_seg_module/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 1.695ns (77.518%)  route 0.492ns (22.482%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seven_seg_module/refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.492     6.095    seven_seg_module/refresh_counter_reg_n_0_[1]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  seven_seg_module/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    seven_seg_module/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  seven_seg_module/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    seven_seg_module/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  seven_seg_module/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    seven_seg_module/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  seven_seg_module/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    seven_seg_module/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.334 r  seven_seg_module/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.334    seven_seg_module/refresh_counter_reg[16]_i_1_n_7
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.062    15.146    seven_seg_module/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.692ns (77.487%)  route 0.492ns (22.513%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seven_seg_module/refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.492     6.095    seven_seg_module/refresh_counter_reg_n_0_[1]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  seven_seg_module/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    seven_seg_module/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  seven_seg_module/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    seven_seg_module/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  seven_seg_module/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    seven_seg_module/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.331 r  seven_seg_module/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.331    seven_seg_module/refresh_counter_reg[12]_i_1_n_6
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[13]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)        0.062    15.147    seven_seg_module/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                  7.816    

Slack (MET) :             7.837ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 1.671ns (77.268%)  route 0.492ns (22.732%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seven_seg_module/refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.492     6.095    seven_seg_module/refresh_counter_reg_n_0_[1]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  seven_seg_module/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    seven_seg_module/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  seven_seg_module/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    seven_seg_module/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  seven_seg_module/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    seven_seg_module/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.310 r  seven_seg_module/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.310    seven_seg_module/refresh_counter_reg[12]_i_1_n_4
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[15]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)        0.062    15.147    seven_seg_module/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  7.837    

Slack (MET) :             7.911ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 1.597ns (76.463%)  route 0.492ns (23.537%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seven_seg_module/refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.492     6.095    seven_seg_module/refresh_counter_reg_n_0_[1]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  seven_seg_module/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    seven_seg_module/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  seven_seg_module/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    seven_seg_module/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  seven_seg_module/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    seven_seg_module/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.236 r  seven_seg_module/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.236    seven_seg_module/refresh_counter_reg[12]_i_1_n_5
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[14]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)        0.062    15.147    seven_seg_module/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                  7.911    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 1.581ns (76.281%)  route 0.492ns (23.719%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seven_seg_module/refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.492     6.095    seven_seg_module/refresh_counter_reg_n_0_[1]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  seven_seg_module/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    seven_seg_module/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  seven_seg_module/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    seven_seg_module/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  seven_seg_module/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    seven_seg_module/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.220 r  seven_seg_module/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.220    seven_seg_module/refresh_counter_reg[12]_i_1_n_7
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[12]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)        0.062    15.147    seven_seg_module/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.578ns (76.247%)  route 0.492ns (23.753%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seven_seg_module/refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.492     6.095    seven_seg_module/refresh_counter_reg_n_0_[1]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  seven_seg_module/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    seven_seg_module/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  seven_seg_module/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    seven_seg_module/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.217 r  seven_seg_module/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.217    seven_seg_module/refresh_counter_reg[8]_i_1_n_6
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDCE (Setup_fdce_C_D)        0.062    15.149    seven_seg_module/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 1.557ns (76.003%)  route 0.492ns (23.997%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seven_seg_module/refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.492     6.095    seven_seg_module/refresh_counter_reg_n_0_[1]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.769 r  seven_seg_module/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    seven_seg_module/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  seven_seg_module/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.883    seven_seg_module/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.196 r  seven_seg_module/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.196    seven_seg_module/refresh_counter_reg[8]_i_1_n_4
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDCE (Setup_fdce_C_D)        0.062    15.149    seven_seg_module/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  7.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seven_seg_module/refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.728    seven_seg_module/refresh_counter_reg_n_0_[11]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  seven_seg_module/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    seven_seg_module/refresh_counter_reg[8]_i_1_n_4
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDCE (Hold_fdce_C_D)         0.105     1.573    seven_seg_module/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seven_seg_module/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.728    seven_seg_module/refresh_counter_reg_n_0_[15]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  seven_seg_module/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    seven_seg_module/refresh_counter_reg[12]_i_1_n_4
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    seven_seg_module/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.470    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  seven_seg_module/refresh_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.730    seven_seg_module/refresh_counter_reg_n_0_[3]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  seven_seg_module/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    seven_seg_module/refresh_counter_reg[0]_i_1_n_4
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.105     1.575    seven_seg_module/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    seven_seg_module/clk
    SLICE_X65Y20         FDCE                                         r  seven_seg_module/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  seven_seg_module/refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.729    seven_seg_module/refresh_counter_reg_n_0_[7]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  seven_seg_module/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    seven_seg_module/refresh_counter_reg[4]_i_1_n_4
    SLICE_X65Y20         FDCE                                         r  seven_seg_module/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    seven_seg_module/clk
    SLICE_X65Y20         FDCE                                         r  seven_seg_module/refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDCE (Hold_fdce_C_D)         0.105     1.574    seven_seg_module/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  seven_seg_module/refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.116     1.723    seven_seg_module/refresh_counter_reg_n_0_[16]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  seven_seg_module/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    seven_seg_module/refresh_counter_reg[16]_i_1_n_7
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[16]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.105     1.571    seven_seg_module/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seven_seg_module/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.730    seven_seg_module/refresh_counter_reg_n_0_[10]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  seven_seg_module/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    seven_seg_module/refresh_counter_reg[8]_i_1_n_5
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDCE (Hold_fdce_C_D)         0.105     1.573    seven_seg_module/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seven_seg_module/refresh_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.730    seven_seg_module/refresh_counter_reg_n_0_[14]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  seven_seg_module/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    seven_seg_module/refresh_counter_reg[12]_i_1_n_5
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    seven_seg_module/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.470    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  seven_seg_module/refresh_counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.732    seven_seg_module/refresh_counter_reg_n_0_[2]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  seven_seg_module/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    seven_seg_module/refresh_counter_reg[0]_i_1_n_5
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.105     1.575    seven_seg_module/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    seven_seg_module/clk
    SLICE_X65Y20         FDCE                                         r  seven_seg_module/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  seven_seg_module/refresh_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.731    seven_seg_module/refresh_counter_reg_n_0_[6]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  seven_seg_module/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    seven_seg_module/refresh_counter_reg[4]_i_1_n_5
    SLICE_X65Y20         FDCE                                         r  seven_seg_module/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    seven_seg_module/clk
    SLICE_X65Y20         FDCE                                         r  seven_seg_module/refresh_counter_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDCE (Hold_fdce_C_D)         0.105     1.574    seven_seg_module/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  seven_seg_module/refresh_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.726    seven_seg_module/refresh_counter_reg_n_0_[12]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  seven_seg_module/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    seven_seg_module/refresh_counter_reg[12]_i_1_n_7
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    seven_seg_module/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y19   seven_seg_module/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   seven_seg_module/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   seven_seg_module/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   seven_seg_module/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   seven_seg_module/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   seven_seg_module/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   seven_seg_module/refresh_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   seven_seg_module/refresh_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   seven_seg_module/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19   seven_seg_module/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19   seven_seg_module/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   seven_seg_module/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   seven_seg_module/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   seven_seg_module/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   seven_seg_module/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   seven_seg_module/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   seven_seg_module/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   seven_seg_module/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   seven_seg_module/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19   seven_seg_module/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19   seven_seg_module/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   seven_seg_module/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   seven_seg_module/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   seven_seg_module/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   seven_seg_module/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   seven_seg_module/refresh_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   seven_seg_module/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   seven_seg_module/refresh_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   seven_seg_module/refresh_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.704ns (21.113%)  route 2.630ns (78.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  seven_seg_module/refresh_counter_reg[0]/Q
                         net (fo=2, routed)           0.958     6.562    seven_seg_module/refresh_counter_reg_n_0_[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.686 r  seven_seg_module/refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.806     7.491    seven_seg_module/refresh_counter[0]_i_6_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.615 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.866     8.482    seven_seg_module/geqOp
    SLICE_X65Y21         FDCE                                         f  seven_seg_module/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.682    seven_seg_module/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.704ns (21.113%)  route 2.630ns (78.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  seven_seg_module/refresh_counter_reg[0]/Q
                         net (fo=2, routed)           0.958     6.562    seven_seg_module/refresh_counter_reg_n_0_[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.686 r  seven_seg_module/refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.806     7.491    seven_seg_module/refresh_counter[0]_i_6_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.615 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.866     8.482    seven_seg_module/geqOp
    SLICE_X65Y21         FDCE                                         f  seven_seg_module/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.682    seven_seg_module/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.704ns (21.113%)  route 2.630ns (78.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  seven_seg_module/refresh_counter_reg[0]/Q
                         net (fo=2, routed)           0.958     6.562    seven_seg_module/refresh_counter_reg_n_0_[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.686 r  seven_seg_module/refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.806     7.491    seven_seg_module/refresh_counter[0]_i_6_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.615 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.866     8.482    seven_seg_module/geqOp
    SLICE_X65Y21         FDCE                                         f  seven_seg_module/refresh_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.682    seven_seg_module/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.704ns (21.113%)  route 2.630ns (78.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  seven_seg_module/refresh_counter_reg[0]/Q
                         net (fo=2, routed)           0.958     6.562    seven_seg_module/refresh_counter_reg_n_0_[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.686 r  seven_seg_module/refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.806     7.491    seven_seg_module/refresh_counter[0]_i_6_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.615 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.866     8.482    seven_seg_module/geqOp
    SLICE_X65Y21         FDCE                                         f  seven_seg_module/refresh_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.682    seven_seg_module/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.704ns (22.046%)  route 2.489ns (77.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  seven_seg_module/refresh_counter_reg[0]/Q
                         net (fo=2, routed)           0.958     6.562    seven_seg_module/refresh_counter_reg_n_0_[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.686 r  seven_seg_module/refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.806     7.491    seven_seg_module/refresh_counter[0]_i_6_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.615 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.725     8.341    seven_seg_module/geqOp
    SLICE_X65Y23         FDCE                                         f  seven_seg_module/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.679    seven_seg_module/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.704ns (22.046%)  route 2.489ns (77.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  seven_seg_module/refresh_counter_reg[0]/Q
                         net (fo=2, routed)           0.958     6.562    seven_seg_module/refresh_counter_reg_n_0_[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.686 r  seven_seg_module/refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.806     7.491    seven_seg_module/refresh_counter[0]_i_6_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.615 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.725     8.341    seven_seg_module/geqOp
    SLICE_X65Y23         FDCE                                         f  seven_seg_module/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.679    seven_seg_module/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.704ns (22.046%)  route 2.489ns (77.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  seven_seg_module/refresh_counter_reg[0]/Q
                         net (fo=2, routed)           0.958     6.562    seven_seg_module/refresh_counter_reg_n_0_[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.686 r  seven_seg_module/refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.806     7.491    seven_seg_module/refresh_counter[0]_i_6_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.615 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.725     8.341    seven_seg_module/geqOp
    SLICE_X65Y23         FDCE                                         f  seven_seg_module/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.679    seven_seg_module/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.704ns (22.046%)  route 2.489ns (77.954%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  seven_seg_module/refresh_counter_reg[0]/Q
                         net (fo=2, routed)           0.958     6.562    seven_seg_module/refresh_counter_reg_n_0_[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.686 r  seven_seg_module/refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.806     7.491    seven_seg_module/refresh_counter[0]_i_6_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.615 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.725     8.341    seven_seg_module/geqOp
    SLICE_X65Y23         FDCE                                         f  seven_seg_module/refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[19]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.679    seven_seg_module/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.704ns (22.027%)  route 2.492ns (77.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  seven_seg_module/refresh_counter_reg[0]/Q
                         net (fo=2, routed)           0.958     6.562    seven_seg_module/refresh_counter_reg_n_0_[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.686 r  seven_seg_module/refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.806     7.491    seven_seg_module/refresh_counter[0]_i_6_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.615 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.728     8.343    seven_seg_module/geqOp
    SLICE_X65Y20         FDCE                                         f  seven_seg_module/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    seven_seg_module/clk
    SLICE_X65Y20         FDCE                                         r  seven_seg_module/refresh_counter_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.683    seven_seg_module/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 seven_seg_module/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.704ns (22.027%)  route 2.492ns (77.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  seven_seg_module/refresh_counter_reg[0]/Q
                         net (fo=2, routed)           0.958     6.562    seven_seg_module/refresh_counter_reg_n_0_[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.686 r  seven_seg_module/refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.806     7.491    seven_seg_module/refresh_counter[0]_i_6_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.615 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.728     8.343    seven_seg_module/geqOp
    SLICE_X65Y20         FDCE                                         f  seven_seg_module/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    seven_seg_module/clk
    SLICE_X65Y20         FDCE                                         r  seven_seg_module/refresh_counter_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.683    seven_seg_module/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  6.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.231ns (37.951%)  route 0.378ns (62.049%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  seven_seg_module/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.065     1.674    seven_seg_module/refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  seven_seg_module/refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.140     1.859    seven_seg_module/refresh_counter[0]_i_8_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.904 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.173     2.077    seven_seg_module/geqOp
    SLICE_X65Y19         FDCE                                         f  seven_seg_module/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.392    seven_seg_module/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.231ns (37.951%)  route 0.378ns (62.049%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  seven_seg_module/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.065     1.674    seven_seg_module/refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  seven_seg_module/refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.140     1.859    seven_seg_module/refresh_counter[0]_i_8_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.904 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.173     2.077    seven_seg_module/geqOp
    SLICE_X65Y19         FDCE                                         f  seven_seg_module/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.392    seven_seg_module/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.231ns (37.951%)  route 0.378ns (62.049%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  seven_seg_module/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.065     1.674    seven_seg_module/refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  seven_seg_module/refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.140     1.859    seven_seg_module/refresh_counter[0]_i_8_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.904 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.173     2.077    seven_seg_module/geqOp
    SLICE_X65Y19         FDCE                                         f  seven_seg_module/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.392    seven_seg_module/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.231ns (37.951%)  route 0.378ns (62.049%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  seven_seg_module/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.065     1.674    seven_seg_module/refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  seven_seg_module/refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.140     1.859    seven_seg_module/refresh_counter[0]_i_8_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.904 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.173     2.077    seven_seg_module/geqOp
    SLICE_X65Y19         FDCE                                         f  seven_seg_module/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    seven_seg_module/clk
    SLICE_X65Y19         FDCE                                         r  seven_seg_module/refresh_counter_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.392    seven_seg_module/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.231ns (34.793%)  route 0.433ns (65.207%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  seven_seg_module/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.065     1.674    seven_seg_module/refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  seven_seg_module/refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.140     1.859    seven_seg_module/refresh_counter[0]_i_8_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.904 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.228     2.132    seven_seg_module/geqOp
    SLICE_X65Y22         FDCE                                         f  seven_seg_module/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[12]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    seven_seg_module/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.231ns (34.793%)  route 0.433ns (65.207%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  seven_seg_module/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.065     1.674    seven_seg_module/refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  seven_seg_module/refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.140     1.859    seven_seg_module/refresh_counter[0]_i_8_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.904 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.228     2.132    seven_seg_module/geqOp
    SLICE_X65Y22         FDCE                                         f  seven_seg_module/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[13]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    seven_seg_module/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.231ns (34.793%)  route 0.433ns (65.207%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  seven_seg_module/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.065     1.674    seven_seg_module/refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  seven_seg_module/refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.140     1.859    seven_seg_module/refresh_counter[0]_i_8_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.904 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.228     2.132    seven_seg_module/geqOp
    SLICE_X65Y22         FDCE                                         f  seven_seg_module/refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[14]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    seven_seg_module/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.231ns (34.793%)  route 0.433ns (65.207%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  seven_seg_module/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.065     1.674    seven_seg_module/refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  seven_seg_module/refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.140     1.859    seven_seg_module/refresh_counter[0]_i_8_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.904 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.228     2.132    seven_seg_module/geqOp
    SLICE_X65Y22         FDCE                                         f  seven_seg_module/refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    seven_seg_module/clk
    SLICE_X65Y22         FDCE                                         r  seven_seg_module/refresh_counter_reg[15]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    seven_seg_module/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.231ns (32.203%)  route 0.486ns (67.797%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  seven_seg_module/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.065     1.674    seven_seg_module/refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  seven_seg_module/refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.140     1.859    seven_seg_module/refresh_counter[0]_i_8_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.904 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.281     2.185    seven_seg_module/geqOp
    SLICE_X65Y23         FDCE                                         f  seven_seg_module/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[16]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    seven_seg_module/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 seven_seg_module/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_module/refresh_counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.231ns (32.203%)  route 0.486ns (67.797%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    seven_seg_module/clk
    SLICE_X65Y21         FDCE                                         r  seven_seg_module/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  seven_seg_module/refresh_counter_reg[10]/Q
                         net (fo=2, routed)           0.065     1.674    seven_seg_module/refresh_counter_reg_n_0_[10]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  seven_seg_module/refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.140     1.859    seven_seg_module/refresh_counter[0]_i_8_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.904 f  seven_seg_module/refresh_counter[0]_i_2/O
                         net (fo=20, routed)          0.281     2.185    seven_seg_module/geqOp
    SLICE_X65Y23         FDCE                                         f  seven_seg_module/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[17]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    seven_seg_module/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.798    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.190ns  (logic 5.455ns (44.752%)  route 6.735ns (55.248%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.840     5.290    seven_seg_module/sw_IBUF[6]
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.414 r  seven_seg_module/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.971     6.385    seven_seg_module/LED_BCD__29[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.146     6.531 r  seven_seg_module/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.923     8.455    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735    12.190 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.190    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.097ns  (logic 5.485ns (45.346%)  route 6.611ns (54.654%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.840     5.290    seven_seg_module/sw_IBUF[6]
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.414 r  seven_seg_module/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.963     6.377    seven_seg_module/LED_BCD__29[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.152     6.529 r  seven_seg_module/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.337    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    12.097 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.097    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.887ns  (logic 5.218ns (43.892%)  route 6.670ns (56.108%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.840     5.290    seven_seg_module/sw_IBUF[6]
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.414 r  seven_seg_module/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.963     6.377    seven_seg_module/LED_BCD__29[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.501 r  seven_seg_module/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.866     8.368    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.887 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.887    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.867ns  (logic 5.202ns (43.837%)  route 6.665ns (56.163%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.840     5.290    seven_seg_module/sw_IBUF[6]
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.414 r  seven_seg_module/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.971     6.385    seven_seg_module/LED_BCD__29[2]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.509 r  seven_seg_module/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.853     8.363    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.867 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.867    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.806ns  (logic 5.480ns (46.416%)  route 6.326ns (53.584%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.848     5.299    seven_seg_module/sw_IBUF[4]
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.423 r  seven_seg_module/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.815     6.238    seven_seg_module/LED_BCD__29[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.390 r  seven_seg_module/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.663     8.053    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.753    11.806 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.806    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.564ns  (logic 5.234ns (45.261%)  route 6.330ns (54.739%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.848     5.299    seven_seg_module/sw_IBUF[4]
    SLICE_X64Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.423 f  seven_seg_module/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.815     6.238    seven_seg_module/LED_BCD__29[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.362 r  seven_seg_module/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.667     8.029    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.564 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.564    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.407ns  (logic 5.218ns (45.741%)  route 6.189ns (54.259%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.599     5.058    seven_seg_module/sw_IBUF[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.182 r  seven_seg_module/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.927     6.109    seven_seg_module/LED_BCD__29[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.233 r  seven_seg_module/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663     7.896    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.407 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.407    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.538ns (59.049%)  route 1.067ns (40.951%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.609     0.846    seven_seg_module/sw_IBUF[12]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.891 r  seven_seg_module/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.127     1.018    seven_seg_module/LED_BCD__29[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.063 r  seven_seg_module/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.394    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.605 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.605    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.532ns (55.291%)  route 1.239ns (44.709%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.609     0.846    seven_seg_module/sw_IBUF[12]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.891 r  seven_seg_module/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.221     1.112    seven_seg_module/LED_BCD__29[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.157 r  seven_seg_module/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.408     1.566    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.771 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.771    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.782ns  (logic 1.548ns (55.619%)  route 1.235ns (44.381%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.609     0.846    seven_seg_module/sw_IBUF[12]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.891 r  seven_seg_module/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.220     1.111    seven_seg_module/LED_BCD__29[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.156 r  seven_seg_module/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.561    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.782 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.782    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.788ns  (logic 1.552ns (55.664%)  route 1.236ns (44.336%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.687     0.913    seven_seg_module/sw_IBUF[10]
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.958 r  seven_seg_module/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.214     1.172    seven_seg_module/LED_BCD__29[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.217 r  seven_seg_module/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.552    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.788 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.788    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.621ns (56.827%)  route 1.232ns (43.173%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.687     0.913    seven_seg_module/sw_IBUF[10]
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.958 r  seven_seg_module/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.214     1.172    seven_seg_module/LED_BCD__29[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.047     1.219 r  seven_seg_module/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.330     1.549    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.303     2.853 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.853    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.638ns (57.230%)  route 1.224ns (42.770%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.609     0.846    seven_seg_module/sw_IBUF[12]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.891 r  seven_seg_module/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.220     1.111    seven_seg_module/LED_BCD__29[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.047     1.158 r  seven_seg_module/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.553    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     2.862 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.862    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.902ns  (logic 1.626ns (56.035%)  route 1.276ns (43.965%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.609     0.846    seven_seg_module/sw_IBUF[12]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.891 r  seven_seg_module/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.221     1.112    seven_seg_module/LED_BCD__29[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.046     1.158 r  seven_seg_module/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.445     1.603    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.298     2.902 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.902    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.236ns  (logic 4.465ns (54.222%)  route 3.770ns (45.778%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.846     6.443    seven_seg_module/part_counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.567 r  seven_seg_module/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.001     7.568    seven_seg_module/LED_BCD__29[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.150     7.718 r  seven_seg_module/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.923     9.641    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735    13.377 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.377    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.136ns  (logic 4.492ns (55.205%)  route 3.645ns (44.795%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.846     6.443    seven_seg_module/part_counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.567 r  seven_seg_module/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.991     7.558    seven_seg_module/LED_BCD__29[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.152     7.710 r  seven_seg_module/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     9.518    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.277 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.277    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 4.224ns (53.284%)  route 3.703ns (46.716%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.846     6.443    seven_seg_module/part_counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.567 r  seven_seg_module/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.991     7.558    seven_seg_module/LED_BCD__29[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.682 r  seven_seg_module/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.866     9.548    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.068 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.068    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.909ns  (logic 4.208ns (53.212%)  route 3.700ns (46.788%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.846     6.443    seven_seg_module/part_counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.567 r  seven_seg_module/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.001     7.568    seven_seg_module/LED_BCD__29[1]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.124     7.692 r  seven_seg_module/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.853     9.546    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.050 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.050    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.826ns  (logic 4.485ns (57.310%)  route 3.341ns (42.690%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.846     6.443    seven_seg_module/part_counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.567 r  seven_seg_module/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.832     7.399    seven_seg_module/LED_BCD__29[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.152     7.551 r  seven_seg_module/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.663     9.214    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.753    12.967 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.967    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.584ns  (logic 4.239ns (55.898%)  route 3.345ns (44.102%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.846     6.443    seven_seg_module/part_counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.567 r  seven_seg_module/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.832     7.399    seven_seg_module/LED_BCD__29[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.523 r  seven_seg_module/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.667     9.190    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.725 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.725    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.555ns  (logic 4.215ns (55.785%)  route 3.341ns (44.215%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.846     6.443    seven_seg_module/part_counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.567 r  seven_seg_module/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.832     7.399    seven_seg_module/LED_BCD__29[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.523 r  seven_seg_module/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663     9.186    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.697 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.697    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.063ns  (logic 4.313ns (61.065%)  route 2.750ns (38.935%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  seven_seg_module/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.885     6.482    seven_seg_module/part_counter[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.152     6.634 r  seven_seg_module/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.499    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.204 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.204    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 4.305ns (62.000%)  route 2.639ns (38.000%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.885     6.482    seven_seg_module/part_counter[0]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.146     6.628 r  seven_seg_module/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.753     8.382    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    12.085 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.085    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 4.103ns (60.390%)  route 2.691ns (39.610%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  seven_seg_module/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.885     6.482    seven_seg_module/part_counter[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.606 r  seven_seg_module/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.412    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.935 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.935    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.397ns (72.074%)  route 0.541ns (27.926%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  seven_seg_module/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.261     1.868    seven_seg_module/part_counter[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.913 r  seven_seg_module/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.194    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.405 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.405    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.443ns (70.015%)  route 0.618ns (29.985%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.160     1.767    seven_seg_module/part_counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  seven_seg_module/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.127     1.939    seven_seg_module/LED_BCD__29[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.984 r  seven_seg_module/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.315    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.527 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.527    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.410ns (67.789%)  route 0.670ns (32.211%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.278     1.886    seven_seg_module/part_counter[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.931 r  seven_seg_module/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.322    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.546 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.546    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.451ns (68.250%)  route 0.675ns (31.750%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  seven_seg_module/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.277     1.884    seven_seg_module/part_counter[1]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.044     1.928 r  seven_seg_module/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.326    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     3.593 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.593    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.467ns (68.797%)  route 0.665ns (31.203%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  seven_seg_module/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.137     1.744    seven_seg_module/part_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.789 r  seven_seg_module/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.194     1.983    seven_seg_module/LED_BCD__29[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.045     2.028 r  seven_seg_module/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.362    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.598 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.598    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.455ns (67.559%)  route 0.699ns (32.441%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.278     1.886    seven_seg_module/part_counter[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.048     1.934 r  seven_seg_module/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.354    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.620 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.620    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.537ns (69.935%)  route 0.661ns (30.065%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  seven_seg_module/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.137     1.744    seven_seg_module/part_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.789 r  seven_seg_module/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.194     1.983    seven_seg_module/LED_BCD__29[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.048     2.031 r  seven_seg_module/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.361    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.303     3.664 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.664    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.437ns (64.520%)  route 0.790ns (35.480%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.160     1.767    seven_seg_module/part_counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  seven_seg_module/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.221     2.034    seven_seg_module/LED_BCD__29[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.079 r  seven_seg_module/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.487    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.693 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.693    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.452ns (64.883%)  route 0.786ns (35.117%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.160     1.767    seven_seg_module/part_counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  seven_seg_module/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.220     2.033    seven_seg_module/LED_BCD__29[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.078 r  seven_seg_module/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.483    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.704 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.704    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_module/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.542ns (66.552%)  route 0.775ns (33.448%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    seven_seg_module/clk
    SLICE_X65Y23         FDCE                                         r  seven_seg_module/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  seven_seg_module/refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.160     1.767    seven_seg_module/part_counter[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  seven_seg_module/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.220     2.033    seven_seg_module/LED_BCD__29[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.047     2.080 r  seven_seg_module/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.474    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     3.784 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.784    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





