Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan 11 19:10:26 2022
| Host         : DESKTOP-MSQB66V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_final_timing_summary_routed.rpt -pb UART_final_timing_summary_routed.pb -rpx UART_final_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.652        0.000                      0                  262        0.129        0.000                      0                  262        4.020        0.000                       0                   143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.652        0.000                      0                  262        0.129        0.000                      0                  262        4.020        0.000                       0                   143  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/flipflop_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.802ns (44.767%)  route 2.223ns (55.233%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.633     5.154    tx_button_controller/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  tx_button_controller/pause_counter.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  tx_button_controller/pause_counter.count_reg[6]/Q
                         net (fo=2, routed)           0.649     6.259    tx_button_controller/pause_counter.count_reg[6]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     6.383 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.383    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.933 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.933    tx_button_controller/count0_carry_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.204 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          1.003     8.207    tx_button_controller/count0_carry__0_n_3
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.401     8.608 r  tx_button_controller/flipflop_3_i_1/O
                         net (fo=1, routed)           0.572     9.180    tx_button_controller/flipflop_3_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  tx_button_controller/flipflop_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.515    14.856    tx_button_controller/clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  tx_button_controller/flipflop_3_reg/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)       -0.263    14.832    tx_button_controller/flipflop_3_reg
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 uart/flt/rb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/yn_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.222ns (31.564%)  route 2.649ns (68.436%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.632     5.153    uart/flt/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  uart/flt/rb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.419     5.572 r  uart/flt/rb_reg[2]/Q
                         net (fo=3, routed)           0.692     6.264    uart/flt/rb_reg_n_0_[2]
    SLICE_X4Y11          LUT6 (Prop_lut6_I3_O)        0.299     6.563 r  uart/flt/yn_reg[5]_srl2_i_2/O
                         net (fo=3, routed)           0.685     7.248    uart/flt/rippleCarryAdder1/c4
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.152     7.400 r  uart/flt/yn_reg[7]_srl2_i_2/O
                         net (fo=2, routed)           0.650     8.050    uart/flt/rippleCarryAdder1/c6
    SLICE_X4Y12          LUT3 (Prop_lut3_I2_O)        0.352     8.402 r  uart/flt/yn_reg[6]_srl2_i_1/O
                         net (fo=1, routed)           0.623     9.025    uart/flt/sum[6]
    SLICE_X2Y11          SRL16E                                       r  uart/flt/yn_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.516    14.857    uart/flt/clk_IBUF_BUFG
    SLICE_X2Y11          SRL16E                                       r  uart/flt/yn_reg[6]_srl2/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y11          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    14.850    uart/flt/yn_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 uart/flt/rb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/yn_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.196ns (30.036%)  route 2.786ns (69.964%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.632     5.153    uart/flt/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  uart/flt/rb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.419     5.572 r  uart/flt/rb_reg[2]/Q
                         net (fo=3, routed)           0.692     6.264    uart/flt/rb_reg_n_0_[2]
    SLICE_X4Y11          LUT6 (Prop_lut6_I3_O)        0.299     6.563 r  uart/flt/yn_reg[5]_srl2_i_2/O
                         net (fo=3, routed)           0.685     7.248    uart/flt/rippleCarryAdder1/c4
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.152     7.400 r  uart/flt/yn_reg[7]_srl2_i_2/O
                         net (fo=2, routed)           0.650     8.050    uart/flt/rippleCarryAdder1/c6
    SLICE_X4Y12          LUT5 (Prop_lut5_I2_O)        0.326     8.376 r  uart/flt/yn_reg[7]_srl2_i_1/O
                         net (fo=1, routed)           0.760     9.135    uart/flt/sum[7]
    SLICE_X2Y11          SRL16E                                       r  uart/flt/yn_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.516    14.857    uart/flt/clk_IBUF_BUFG
    SLICE_X2Y11          SRL16E                                       r  uart/flt/yn_reg[7]_srl2/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y11          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    15.063    uart/flt/yn_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 uart/receiver/UART_rx_FSM.bit_duration_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/receiver/rx_stored_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.021ns (27.335%)  route 2.714ns (72.665%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    uart/receiver/clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  uart/receiver/UART_rx_FSM.bit_duration_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.478     5.629 r  uart/receiver/UART_rx_FSM.bit_duration_count_reg[2]/Q
                         net (fo=6, routed)           0.914     6.543    uart/receiver/UART_rx_FSM.bit_duration_count_reg_n_0_[2]
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.295     6.838 f  uart/receiver/UART_rx_FSM.bit_duration_count[3]_i_3/O
                         net (fo=4, routed)           0.617     7.455    uart/receiver/UART_rx_FSM.bit_duration_count[3]_i_3_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I3_O)        0.124     7.579 r  uart/receiver/rx_stored_data[3]_i_2/O
                         net (fo=4, routed)           1.183     8.762    uart/receiver/rx_stored_data[3]_i_2_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.886 r  uart/receiver/rx_stored_data[3]_i_1/O
                         net (fo=1, routed)           0.000     8.886    uart/receiver/rx_stored_data[3]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  uart/receiver/rx_stored_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.445    14.786    uart/receiver/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  uart/receiver/rx_stored_data_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y13          FDRE (Setup_fdre_C_D)        0.077    15.088    uart/receiver/rx_stored_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 uart/flt/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/rb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.828ns (24.137%)  route 2.602ns (75.863%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.632     5.153    uart/flt/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  uart/flt/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  uart/flt/c_reg[0]/Q
                         net (fo=13, routed)          1.098     6.708    uart/flt/c_reg[0]_0
    SLICE_X5Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.832 f  uart/flt/rb[6]_i_2/O
                         net (fo=3, routed)           0.822     7.654    uart/flt/rb[6]_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.778 r  uart/flt/ovf_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.682     8.460    uart/flt/ovf_OBUF_inst_i_2_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124     8.584 r  uart/flt/rb[7]_i_1/O
                         net (fo=1, routed)           0.000     8.584    uart/flt/product2[7]
    SLICE_X6Y11          FDRE                                         r  uart/flt/rb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.514    14.855    uart/flt/clk_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  uart/flt/rb_reg[7]/C
                         clock pessimism              0.276    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.081    15.177    uart/flt/rb_reg[7]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 uart/receiver/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/receiver/rx_stored_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.940ns (28.889%)  route 2.314ns (71.111%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    uart/receiver/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  uart/receiver/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  uart/receiver/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=15, routed)          0.879     6.486    uart/receiver/rx_state__0[1]
    SLICE_X5Y14          LUT3 (Prop_lut3_I1_O)        0.152     6.638 r  uart/receiver/UART_rx_FSM.bit_count[2]_i_2/O
                         net (fo=11, routed)          1.435     8.073    uart/receiver/UART_rx_FSM.bit_count[2]_i_2_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.332     8.405 r  uart/receiver/rx_stored_data[7]_i_1/O
                         net (fo=1, routed)           0.000     8.405    uart/receiver/rx_stored_data[7]_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  uart/receiver/rx_stored_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.446    14.787    uart/receiver/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  uart/receiver/rx_stored_data_reg[7]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.031    15.043    uart/receiver/rx_stored_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 uart/receiver/UART_rx_FSM.bit_duration_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/receiver/rx_stored_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 1.251ns (39.179%)  route 1.942ns (60.821%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    uart/receiver/clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  uart/receiver/UART_rx_FSM.bit_duration_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.478     5.629 r  uart/receiver/UART_rx_FSM.bit_duration_count_reg[2]/Q
                         net (fo=6, routed)           0.914     6.543    uart/receiver/UART_rx_FSM.bit_duration_count_reg_n_0_[2]
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.295     6.838 f  uart/receiver/UART_rx_FSM.bit_duration_count[3]_i_3/O
                         net (fo=4, routed)           0.617     7.455    uart/receiver/UART_rx_FSM.bit_duration_count[3]_i_3_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I3_O)        0.150     7.605 r  uart/receiver/rx_stored_data[7]_i_3/O
                         net (fo=4, routed)           0.411     8.016    uart/receiver/rx_stored_data[7]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.328     8.344 r  uart/receiver/rx_stored_data[5]_i_1/O
                         net (fo=1, routed)           0.000     8.344    uart/receiver/rx_stored_data[5]_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  uart/receiver/rx_stored_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.446    14.787    uart/receiver/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  uart/receiver/rx_stored_data_reg[5]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.029    15.041    uart/receiver/rx_stored_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 uart/receiver/UART_rx_FSM.bit_duration_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/receiver/rx_stored_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 1.251ns (38.646%)  route 1.986ns (61.354%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.630     5.151    uart/receiver/clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  uart/receiver/UART_rx_FSM.bit_duration_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.478     5.629 r  uart/receiver/UART_rx_FSM.bit_duration_count_reg[2]/Q
                         net (fo=6, routed)           0.914     6.543    uart/receiver/UART_rx_FSM.bit_duration_count_reg_n_0_[2]
    SLICE_X7Y14          LUT3 (Prop_lut3_I2_O)        0.295     6.838 f  uart/receiver/UART_rx_FSM.bit_duration_count[3]_i_3/O
                         net (fo=4, routed)           0.617     7.455    uart/receiver/UART_rx_FSM.bit_duration_count[3]_i_3_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I3_O)        0.150     7.605 r  uart/receiver/rx_stored_data[7]_i_3/O
                         net (fo=4, routed)           0.455     8.060    uart/receiver/rx_stored_data[7]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.328     8.388 r  uart/receiver/rx_stored_data[6]_i_1/O
                         net (fo=1, routed)           0.000     8.388    uart/receiver/rx_stored_data[6]_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  uart/receiver/rx_stored_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.512    14.853    uart/receiver/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  uart/receiver/rx_stored_data_reg[6]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)        0.029    15.120    uart/receiver/rx_stored_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.732    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 uart/transmitter/baud_rate_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/transmitter/FSM_onehot_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.642ns (20.816%)  route 2.442ns (79.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.566     5.087    uart/transmitter/clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  uart/transmitter/baud_rate_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  uart/transmitter/baud_rate_clk_reg/Q
                         net (fo=7, routed)           2.043     7.648    uart/transmitter/baud_rate_clk_reg_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.772 r  uart/transmitter/FSM_onehot_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.399     8.171    uart/transmitter/FSM_onehot_tx_state[3]_i_1_n_0
    SLICE_X2Y14          FDSE                                         r  uart/transmitter/FSM_onehot_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.514    14.855    uart/transmitter/clk_IBUF_BUFG
    SLICE_X2Y14          FDSE                                         r  uart/transmitter/FSM_onehot_tx_state_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y14          FDSE (Setup_fdse_C_CE)      -0.169    14.911    uart/transmitter/FSM_onehot_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 uart/transmitter/baud_rate_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/transmitter/FSM_onehot_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.642ns (20.816%)  route 2.442ns (79.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.566     5.087    uart/transmitter/clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  uart/transmitter/baud_rate_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  uart/transmitter/baud_rate_clk_reg/Q
                         net (fo=7, routed)           2.043     7.648    uart/transmitter/baud_rate_clk_reg_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.772 r  uart/transmitter/FSM_onehot_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.399     8.171    uart/transmitter/FSM_onehot_tx_state[3]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  uart/transmitter/FSM_onehot_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.514    14.855    uart/transmitter/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  uart/transmitter/FSM_onehot_tx_state_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y14          FDRE (Setup_fdre_C_CE)      -0.169    14.911    uart/transmitter/FSM_onehot_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  6.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart/flt/d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/rb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.591     1.474    uart/flt/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  uart/flt/d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart/flt/d_reg[5]/Q
                         net (fo=5, routed)           0.077     1.692    uart/flt/d[5]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.737 r  uart/flt/rb[7]_i_1/O
                         net (fo=1, routed)           0.000     1.737    uart/flt/product2[7]
    SLICE_X6Y11          FDRE                                         r  uart/flt/rb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     1.989    uart/flt/clk_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  uart/flt/rb_reg[7]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     1.608    uart/flt/rb_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart/transmitter/baud_rate_clk_generator.baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/transmitter/baud_rate_clk_generator.baud_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.563     1.446    uart/transmitter/clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  uart/transmitter/baud_rate_clk_generator.baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/transmitter/baud_rate_clk_generator.baud_count_reg[4]/Q
                         net (fo=5, routed)           0.089     1.676    uart/transmitter/baud_rate_clk_generator.baud_count_reg_n_0_[4]
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.721 r  uart/transmitter/baud_rate_clk_generator.baud_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.721    uart/transmitter/baud_count[5]
    SLICE_X10Y12         FDSE                                         r  uart/transmitter/baud_rate_clk_generator.baud_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.832     1.959    uart/transmitter/clk_IBUF_BUFG
    SLICE_X10Y12         FDSE                                         r  uart/transmitter/baud_rate_clk_generator.baud_count_reg[5]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X10Y12         FDSE (Hold_fdse_C_D)         0.120     1.579    uart/transmitter/baud_rate_clk_generator.baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart/flt/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/rb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.482%)  route 0.112ns (37.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.591     1.474    uart/flt/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  uart/flt/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart/flt/c_reg[0]/Q
                         net (fo=13, routed)          0.112     1.727    uart/flt/c_reg[0]_0
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.045     1.772 r  uart/flt/rb[5]_i_1/O
                         net (fo=1, routed)           0.000     1.772    uart/flt/product2[5]
    SLICE_X6Y11          FDRE                                         r  uart/flt/rb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     1.989    uart/flt/clk_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  uart/flt/rb_reg[5]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.121     1.608    uart/flt/rb_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart/receiver/rx_data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/b_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.633%)  route 0.160ns (49.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.590     1.473    uart/receiver/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  uart/receiver/rx_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  uart/receiver/rx_data_out_reg[7]/Q
                         net (fo=1, routed)           0.160     1.797    uart/flt/Q[7]
    SLICE_X2Y12          SRL16E                                       r  uart/flt/b_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     1.989    uart/flt/clk_IBUF_BUFG
    SLICE_X2Y12          SRL16E                                       r  uart/flt/b_reg[7]_srl2/CLK
                         clock pessimism             -0.478     1.511    
    SLICE_X2Y12          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.628    uart/flt/b_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart/flt/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/transmitter/stored_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.593     1.476    uart/flt/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  uart/flt/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.148     1.624 r  uart/flt/y_reg[6]/Q
                         net (fo=1, routed)           0.059     1.683    uart/transmitter/D[6]
    SLICE_X3Y10          FDRE                                         r  uart/transmitter/stored_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.864     1.991    uart/transmitter/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  uart/transmitter/stored_data_reg[6]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.023     1.512    uart/transmitter/stored_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart/receiver/rx_stored_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/receiver/rx_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.589     1.472    uart/receiver/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  uart/receiver/rx_stored_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart/receiver/rx_stored_data_reg[6]/Q
                         net (fo=2, routed)           0.112     1.725    uart/receiver/rx_stored_data_reg_n_0_[6]
    SLICE_X6Y12          FDRE                                         r  uart/receiver/rx_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.860     1.987    uart/receiver/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  uart/receiver/rx_data_out_reg[6]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.063     1.551    uart/receiver/rx_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart/receiver/rx_data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/xn_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.206%)  route 0.104ns (38.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.590     1.473    uart/receiver/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  uart/receiver/rx_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  uart/receiver/rx_data_out_reg[6]/Q
                         net (fo=1, routed)           0.104     1.741    uart/flt/Q[6]
    SLICE_X4Y12          FDRE                                         r  uart/flt/xn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.860     1.987    uart/flt/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  uart/flt/xn_reg[6]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.078     1.566    uart/flt/xn_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart/receiver/rx_stored_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/receiver/rx_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.589     1.472    uart/receiver/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  uart/receiver/rx_stored_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart/receiver/rx_stored_data_reg[1]/Q
                         net (fo=2, routed)           0.121     1.734    uart/receiver/rx_stored_data_reg_n_0_[1]
    SLICE_X7Y12          FDRE                                         r  uart/receiver/rx_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.860     1.987    uart/receiver/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  uart/receiver/rx_data_out_reg[1]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.070     1.558    uart/receiver/rx_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.589     1.472    uart/receiver/clk_IBUF_BUFG
    SLICE_X5Y14          FDSE                                         r  uart/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  uart/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[2]/Q
                         net (fo=6, routed)           0.102     1.715    uart/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg_n_0_[2]
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  uart/receiver/baud_rate_x16_clk_generator.baud_x16_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    uart/receiver/baud_rate_x16_clk_generator.baud_x16_count[1]_i_1_n_0
    SLICE_X4Y14          FDRE                                         r  uart/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.859     1.986    uart/receiver/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  uart/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[1]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.092     1.577    uart/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart/transmitter/baud_rate_clk_generator.baud_count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/transmitter/baud_rate_clk_generator.baud_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.564     1.447    uart/transmitter/clk_IBUF_BUFG
    SLICE_X13Y11         FDSE                                         r  uart/transmitter/baud_rate_clk_generator.baud_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  uart/transmitter/baud_rate_clk_generator.baud_count_reg[6]/Q
                         net (fo=6, routed)           0.132     1.720    uart/transmitter/baud_rate_clk_generator.baud_count_reg_n_0_[6]
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  uart/transmitter/baud_rate_clk_generator.baud_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.765    uart/transmitter/baud_count[7]
    SLICE_X12Y11         FDRE                                         r  uart/transmitter/baud_rate_clk_generator.baud_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.834     1.961    uart/transmitter/clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  uart/transmitter/baud_rate_clk_generator.baud_count_reg[7]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.120     1.580    uart/transmitter/baud_rate_clk_generator.baud_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y12    tx_button_controller/flipflop_1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y12    tx_button_controller/flipflop_2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y12    tx_button_controller/flipflop_3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y12    tx_button_controller/flipflop_4_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y12    tx_button_controller/pause_counter.count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y14    tx_button_controller/pause_counter.count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y14    tx_button_controller/pause_counter.count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y15    tx_button_controller/pause_counter.count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y15    tx_button_controller/pause_counter.count_reg[13]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y12    uart/flt/b_reg[7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y12    uart/flt/yn_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    uart/flt/yn_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    uart/flt/yn_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    uart/flt/yn_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    uart/flt/yn_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    uart/flt/yn_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    uart/flt/yn_reg[6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    uart/flt/yn_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y12    uart/flt/b_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y12    uart/flt/b_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y12    uart/flt/b_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y12    uart/flt/yn_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y12    uart/flt/yn_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    uart/flt/yn_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    uart/flt/yn_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    uart/flt/yn_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    uart/flt/yn_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    uart/flt/yn_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y11    uart/flt/yn_reg[3]_srl2/CLK



