{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570437690303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570437690313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 10:41:30 2019 " "Processing started: Mon Oct 07 10:41:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570437690313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570437690313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L4_klokke_Simen_Fuglestad -c L4_klokke_Simen_Fuglestad " "Command: quartus_map --read_settings_files=on --write_settings_files=off L4_klokke_Simen_Fuglestad -c L4_klokke_Simen_Fuglestad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570437690314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570437691044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570437691044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l4_klokke_simen_fuglestad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file l4_klokke_simen_fuglestad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 L4_klokke_Simen_Fuglestad-RTL " "Found design unit 1: L4_klokke_Simen_Fuglestad-RTL" {  } { { "L4_klokke_Simen_Fuglestad.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad/L4_klokke_Simen_Fuglestad.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570437702471 ""} { "Info" "ISGN_ENTITY_NAME" "1 L4_klokke_Simen_Fuglestad " "Found entity 1: L4_klokke_Simen_Fuglestad" {  } { { "L4_klokke_Simen_Fuglestad.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad/L4_klokke_Simen_Fuglestad.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570437702471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570437702471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enable_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Enable_gen-rtl " "Found design unit 1: Enable_gen-rtl" {  } { { "Enable_gen.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad/Enable_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570437702476 ""} { "Info" "ISGN_ENTITY_NAME" "1 Enable_gen " "Found entity 1: Enable_gen" {  } { { "Enable_gen.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad/Enable_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570437702476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570437702476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-rtl " "Found design unit 1: bin2bcd-rtl" {  } { { "bin2bcd.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad/bin2bcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570437702480 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad/bin2bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570437702480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570437702480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_7_seg-behavior " "Found design unit 1: ROM_7_seg-behavior" {  } { { "ROM_7_seg.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad/ROM_7_seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570437702485 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_7_seg " "Found entity 1: ROM_7_seg" {  } { { "ROM_7_seg.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad/ROM_7_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570437702485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570437702485 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "std_logic_vector L4_klokke_Simen_Fuglestad.vhd(59) " "VHDL Type Mismatch error at L4_klokke_Simen_Fuglestad.vhd(59): indexed name returns a value whose type does not match \"std_logic_vector\", the type of the target expression" {  } { { "L4_klokke_Simen_Fuglestad.vhd" "" { Text "C:/Dev/ele111/Lab4/L4_klokke_Simen_Fuglestad/L4_klokke_Simen_Fuglestad.vhd" 59 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "Analysis & Synthesis" 0 -1 1570437702490 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570437702683 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 10:41:42 2019 " "Processing ended: Mon Oct 07 10:41:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570437702683 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570437702683 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570437702683 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570437702683 ""}
