

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Fri Apr 26 02:25:38 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution12 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_436  |equalizer_Pipeline_Shift_Accumulate_Loop  |      110|      110|  1.100 us|  1.100 us|  110|  110|       no|
        |grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_446        |equalizer_Pipeline_VITIS_LOOP_48_1        |      115|      115|  1.150 us|  1.150 us|  115|  115|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop      |        ?|        ?|  2 ~ 1151|          -|          -|     ?|        no|
        | + Coef_Clear_Loop  |      792|      792|         8|          -|          -|    99|        no|
        | + Coef_Read_Loop   |      354|      354|       118|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 27 16 15 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 28 2 
16 --> 17 24 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 16 
24 --> 25 27 
25 --> 26 
26 --> 24 
27 --> 15 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_out_data_V = alloca i32 1"   --->   Operation 29 'alloca' 'tmp_out_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_out_keep_V = alloca i32 1"   --->   Operation 30 'alloca' 'tmp_out_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_out_strb_V = alloca i32 1"   --->   Operation 31 'alloca' 'tmp_out_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_out_user_V = alloca i32 1"   --->   Operation 32 'alloca' 'tmp_out_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_out_id_V = alloca i32 1"   --->   Operation 33 'alloca' 'tmp_out_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_out_dest_V = alloca i32 1"   --->   Operation 34 'alloca' 'tmp_out_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%read_coefs = alloca i32 1"   --->   Operation 35 'alloca' 'read_coefs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%state = alloca i32 1"   --->   Operation 36 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 37 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%accumulate_loc = alloca i64 1"   --->   Operation 38 'alloca' 'accumulate_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [equalizer.cpp:3]   --->   Operation 39 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 40 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:80]   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i62 %trunc_ln" [equalizer.cpp:80]   --->   Operation 62 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln80" [equalizer.cpp:80]   --->   Operation 63 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.82ns)   --->   "%store_ln27 = store i32 0, i32 %state" [equalizer.cpp:27]   --->   Operation 64 'store' 'store_ln27' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln27 = store i1 0, i1 %read_coefs" [equalizer.cpp:27]   --->   Operation 65 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln27 = br void %while.body" [equalizer.cpp:27]   --->   Operation 66 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.48>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1 = load i32 %tmp_out_data_V"   --->   Operation 67 'load' 'tmp_out_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1 = load i4 %tmp_out_keep_V"   --->   Operation 68 'load' 'tmp_out_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1 = load i4 %tmp_out_strb_V"   --->   Operation 69 'load' 'tmp_out_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1 = load i1 %tmp_out_user_V"   --->   Operation 70 'load' 'tmp_out_user_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1 = load i1 %tmp_out_id_V"   --->   Operation 71 'load' 'tmp_out_id_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1 = load i1 %tmp_out_dest_V"   --->   Operation 72 'load' 'tmp_out_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%state_1 = load i32 %state"   --->   Operation 73 'load' 'state_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [equalizer.cpp:18]   --->   Operation 74 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 75 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 76 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 77 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 78 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 79 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 80 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 81 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 82 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.95ns)   --->   "%switch_ln30 = switch i32 %state_1, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %sw.bb2, i32 4096, void %for.inc44.preheader" [equalizer.cpp:30]   --->   Operation 83 'switch' 'switch_ln30' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 84 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 84 'call' 'call_ln0' <Predicate = (state_1 == 4096)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%read_coefs_load = load i1 %read_coefs" [equalizer.cpp:38]   --->   Operation 85 'load' 'read_coefs_load' <Predicate = (state_1 == 17)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln38 = br i1 %read_coefs_load, void %for.inc.preheader, void %if.end24" [equalizer.cpp:38]   --->   Operation 86 'br' 'br_ln38' <Predicate = (state_1 == 17)> <Delay = 1.58>
ST_2 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln40 = br void %for.inc" [equalizer.cpp:40]   --->   Operation 87 'br' 'br_ln40' <Predicate = (state_1 == 17 & !read_coefs_load)> <Delay = 1.58>
ST_2 : Operation 88 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_eq  i32 %tmp_data_V, i32 48879" [equalizer.cpp:32]   --->   Operation 88 'icmp' 'icmp_ln32' <Predicate = (state_1 == 0)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.18ns)   --->   "%select_ln17 = select i1 %icmp_ln32, i32 17, i32 0" [equalizer.cpp:17]   --->   Operation 89 'select' 'select_ln17' <Predicate = (state_1 == 0)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.58ns)   --->   "%br_ln96 = br i1 %tmp_last_V, void %sw.bb.if.end67_crit_edge, void %while.end" [equalizer.cpp:96]   --->   Operation 90 'br' 'br_ln96' <Predicate = (state_1 == 0)> <Delay = 1.58>
ST_2 : Operation 91 [1/1] (1.82ns)   --->   "%store_ln96 = store i32 %select_ln17, i32 %state" [equalizer.cpp:96]   --->   Operation 91 'store' 'store_ln96' <Predicate = (state_1 == 0 & !tmp_last_V)> <Delay = 1.82>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln96 = br void %if.end67" [equalizer.cpp:96]   --->   Operation 92 'br' 'br_ln96' <Predicate = (state_1 == 0 & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.58ns)   --->   "%br_ln96 = br i1 %tmp_last_V, void %if.end67, void %while.end" [equalizer.cpp:96]   --->   Operation 93 'br' 'br_ln96' <Predicate = (state_1 != 0 & state_1 != 17 & state_1 != 4096)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 94 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 95 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:80]   --->   Operation 95 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln81 = store i32 %tmp_data_V, i32 0" [equalizer.cpp:81]   --->   Operation 96 'store' 'store_ln81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 97 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:80]   --->   Operation 97 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 98 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:80]   --->   Operation 98 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 99 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:80]   --->   Operation 99 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 100 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:80]   --->   Operation 100 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 101 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:80]   --->   Operation 101 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 102 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [equalizer.cpp:80]   --->   Operation 102 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 103 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [equalizer.cpp:80]   --->   Operation 103 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 104 [2/2] (6.91ns)   --->   "%mul_ln80 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:80]   --->   Operation 104 'mul' 'mul_ln80' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 105 [1/2] (6.91ns)   --->   "%mul_ln80 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:80]   --->   Operation 105 'mul' 'mul_ln80' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.55>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%accumulate_loc_load = load i32 %accumulate_loc"   --->   Operation 106 'load' 'accumulate_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (2.55ns)   --->   "%accumulate = add i32 %mul_ln80, i32 %accumulate_loc_load" [equalizer.cpp:80]   --->   Operation 107 'add' 'accumulate' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 108 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 1.82>
ST_15 : Operation 109 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 109 'write' 'write_ln304' <Predicate = (state_1 == 4096)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 110 [1/1] (1.58ns)   --->   "%br_ln96 = br i1 %tmp_last_V, void %for.inc44.preheader.if.end67_crit_edge, void %while.end" [equalizer.cpp:96]   --->   Operation 110 'br' 'br_ln96' <Predicate = (state_1 == 4096)> <Delay = 1.58>
ST_15 : Operation 111 [1/1] (1.82ns)   --->   "%store_ln96 = store i32 4096, i32 %state" [equalizer.cpp:96]   --->   Operation 111 'store' 'store_ln96' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 1.82>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln96 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V" [equalizer.cpp:96]   --->   Operation 112 'store' 'store_ln96' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln96 = store i1 %tmp_id_V, i1 %tmp_out_id_V" [equalizer.cpp:96]   --->   Operation 113 'store' 'store_ln96' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln96 = store i1 %tmp_user_V, i1 %tmp_out_user_V" [equalizer.cpp:96]   --->   Operation 114 'store' 'store_ln96' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln96 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V" [equalizer.cpp:96]   --->   Operation 115 'store' 'store_ln96' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln96 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V" [equalizer.cpp:96]   --->   Operation 116 'store' 'store_ln96' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln96 = store i32 %accumulate, i32 %tmp_out_data_V" [equalizer.cpp:96]   --->   Operation 117 'store' 'store_ln96' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln96 = br void %if.end67" [equalizer.cpp:96]   --->   Operation 118 'br' 'br_ln96' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln27 = br void %while.body" [equalizer.cpp:27]   --->   Operation 119 'br' 'br_ln27' <Predicate = (state_1 != 17 & !tmp_last_V) | (state_1 == 17 & !tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i1 %tmp_out_dest_V_1, void %sw.bb, i1 %tmp_out_dest_V_1, void %if.end24, i1 %tmp_dest_V, void %for.inc44.preheader, i1 %tmp_out_dest_V_1, void %sw.epilog"   --->   Operation 120 'phi' 'tmp_dest_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i1 %tmp_out_id_V_1, void %sw.bb, i1 %tmp_out_id_V_1, void %if.end24, i1 %tmp_id_V, void %for.inc44.preheader, i1 %tmp_out_id_V_1, void %sw.epilog"   --->   Operation 121 'phi' 'tmp_id_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i1 %tmp_out_user_V_1, void %sw.bb, i1 %tmp_out_user_V_1, void %if.end24, i1 %tmp_user_V, void %for.inc44.preheader, i1 %tmp_out_user_V_1, void %sw.epilog"   --->   Operation 122 'phi' 'tmp_user_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i4 %tmp_out_strb_V_1, void %sw.bb, i4 %tmp_out_strb_V_1, void %if.end24, i4 %tmp_strb_V, void %for.inc44.preheader, i4 %tmp_out_strb_V_1, void %sw.epilog"   --->   Operation 123 'phi' 'tmp_strb_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i4 %tmp_out_keep_V_1, void %sw.bb, i4 %tmp_out_keep_V_1, void %if.end24, i4 %tmp_keep_V, void %for.inc44.preheader, i4 %tmp_out_keep_V_1, void %sw.epilog"   --->   Operation 124 'phi' 'tmp_keep_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = phi i32 %tmp_out_data_V_1, void %sw.bb, i32 %tmp_out_data_V_1, void %if.end24, i32 %accumulate, void %for.inc44.preheader, i32 %tmp_out_data_V_1, void %sw.epilog"   --->   Operation 125 'phi' 'tmp_data_V_5' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 126 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 126 'write' 'write_ln304' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & tmp_last_V_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 2> <Delay = 3.52>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%i_1 = phi i8 %add_ln40, void %for.inc.split, i8 98, void %for.inc.preheader" [equalizer.cpp:40]   --->   Operation 127 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [equalizer.cpp:40]   --->   Operation 128 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 99, i64 99, i64 99"   --->   Operation 129 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %tmp, void %for.inc.split, void %VITIS_LOOP_48_1.preheader" [equalizer.cpp:40]   --->   Operation 130 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i8 %i_1" [equalizer.cpp:41]   --->   Operation 131 'trunc' 'trunc_ln41' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln41, i2 0" [equalizer.cpp:41]   --->   Operation 132 'bitconcatenate' 'shl_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i9 %shl_ln1" [equalizer.cpp:41]   --->   Operation 133 'zext' 'zext_ln41' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (3.52ns)   --->   "%add_ln41 = add i64 %zext_ln41, i64 %coefs_read" [equalizer.cpp:41]   --->   Operation 134 'add' 'add_ln41' <Predicate = (!tmp)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln41, i32 2, i32 63" [equalizer.cpp:41]   --->   Operation 135 'partselect' 'trunc_ln2' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i62 %trunc_ln2" [equalizer.cpp:41]   --->   Operation 136 'sext' 'sext_ln41' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln41" [equalizer.cpp:41]   --->   Operation 137 'getelementptr' 'gmem_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (1.91ns)   --->   "%add_ln40 = add i8 %i_1, i8 255" [equalizer.cpp:40]   --->   Operation 138 'add' 'add_ln40' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (1.58ns)   --->   "%br_ln45 = br void %VITIS_LOOP_48_1" [equalizer.cpp:45]   --->   Operation 139 'br' 'br_ln45' <Predicate = (tmp)> <Delay = 1.58>

State 17 <SV = 3> <Delay = 7.30>
ST_17 : Operation 140 [1/1] (7.30ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [equalizer.cpp:41]   --->   Operation 140 'writereq' 'gmem_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 4> <Delay = 7.30>
ST_18 : Operation 141 [1/1] (7.30ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 0, i4 15" [equalizer.cpp:41]   --->   Operation 141 'write' 'write_ln41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 142 [5/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [equalizer.cpp:41]   --->   Operation 142 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 143 [4/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [equalizer.cpp:41]   --->   Operation 143 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 144 [3/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [equalizer.cpp:41]   --->   Operation 144 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 145 [2/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [equalizer.cpp:41]   --->   Operation 145 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 9> <Delay = 7.30>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [equalizer.cpp:9]   --->   Operation 146 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1" [equalizer.cpp:41]   --->   Operation 147 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [equalizer.cpp:40]   --->   Operation 148 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>

State 24 <SV = 3> <Delay = 4.47>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%j = phi i2 %j_1, void %VITIS_LOOP_48_1.split, i2 0, void %VITIS_LOOP_48_1.preheader"   --->   Operation 149 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%coef_scale = phi i32 %tmp_data_V_4, void %VITIS_LOOP_48_1.split, i32 %tmp_data_V, void %VITIS_LOOP_48_1.preheader"   --->   Operation 150 'phi' 'coef_scale' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%p_4_0_0_0132_phi = phi i1 %tmp_last_V_2, void %VITIS_LOOP_48_1.split, i1 0, void %VITIS_LOOP_48_1.preheader"   --->   Operation 151 'phi' 'p_4_0_0_0132_phi' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.95ns)   --->   "%icmp_ln45 = icmp_eq  i2 %j, i2 3" [equalizer.cpp:45]   --->   Operation 152 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 153 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (1.56ns)   --->   "%j_1 = add i2 %j, i2 1" [equalizer.cpp:45]   --->   Operation 154 'add' 'j_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %VITIS_LOOP_48_1.split, void %if.end24.loopexit" [equalizer.cpp:45]   --->   Operation 155 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 156 'wait' 'empty_25' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_24 : Operation 157 [2/2] (3.52ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_48_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read"   --->   Operation 157 'call' 'call_ln283' <Predicate = (!icmp_ln45)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 158 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end24"   --->   Operation 158 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 1.58>

State 25 <SV = 4> <Delay = 0.00>
ST_25 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_48_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read"   --->   Operation 159 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 5> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [equalizer.cpp:15]   --->   Operation 160 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%empty_26 = wait i32 @_ssdm_op_Wait"   --->   Operation 161 'wait' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%empty_27 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 162 'read' 'empty_27' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue i44 %empty_27"   --->   Operation 163 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue i44 %empty_27"   --->   Operation 164 'extractvalue' 'tmp_last_V_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln45 = br void %VITIS_LOOP_48_1" [equalizer.cpp:45]   --->   Operation 165 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 27 <SV = 4> <Delay = 5.00>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 %tmp_last_V, void %sw.bb2, i1 %p_4_0_0_0132_phi, void %if.end24.loopexit"   --->   Operation 166 'phi' 'tmp_last_V_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln63)   --->   "%tmp_data_V_2 = phi i32 %tmp_data_V, void %sw.bb2, i32 %coef_scale, void %if.end24.loopexit"   --->   Operation 167 'phi' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln63 = icmp_eq  i32 %tmp_data_V_2, i32 43962" [equalizer.cpp:63]   --->   Operation 168 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 169 [1/1] (0.70ns)   --->   "%select_ln17_1 = select i1 %icmp_ln63, i32 4096, i32 17" [equalizer.cpp:17]   --->   Operation 169 'select' 'select_ln17_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 170 [1/1] (1.58ns)   --->   "%br_ln96 = br i1 %tmp_last_V_1, void %if.end24.if.end67_crit_edge, void %while.end" [equalizer.cpp:96]   --->   Operation 170 'br' 'br_ln96' <Predicate = true> <Delay = 1.58>
ST_27 : Operation 171 [1/1] (1.82ns)   --->   "%store_ln96 = store i32 %select_ln17_1, i32 %state" [equalizer.cpp:96]   --->   Operation 171 'store' 'store_ln96' <Predicate = (!tmp_last_V_1)> <Delay = 1.82>
ST_27 : Operation 172 [1/1] (1.58ns)   --->   "%store_ln96 = store i1 1, i1 %read_coefs" [equalizer.cpp:96]   --->   Operation 172 'store' 'store_ln96' <Predicate = (!tmp_last_V_1)> <Delay = 1.58>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln96 = br void %if.end67" [equalizer.cpp:96]   --->   Operation 173 'br' 'br_ln96' <Predicate = (!tmp_last_V_1)> <Delay = 0.00>

State 28 <SV = 15> <Delay = 0.00>
ST_28 : Operation 174 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_5, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 174 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_28 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln102 = ret" [equalizer.cpp:102]   --->   Operation 175 'ret' 'ret_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ signal_shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_out_data_V      (alloca           ) [ 00111111111111111111111111110]
tmp_out_keep_V      (alloca           ) [ 00111111111111111111111111110]
tmp_out_strb_V      (alloca           ) [ 00111111111111111111111111110]
tmp_out_user_V      (alloca           ) [ 00111111111111111111111111110]
tmp_out_id_V        (alloca           ) [ 00111111111111111111111111110]
tmp_out_dest_V      (alloca           ) [ 00111111111111111111111111110]
read_coefs          (alloca           ) [ 01111111111111111111111111110]
state               (alloca           ) [ 01111111111111111111111111110]
coefs_read          (read             ) [ 00111111111111111111111111110]
accumulate_loc      (alloca           ) [ 00111111111111111111111111110]
spectopmodule_ln3   (spectopmodule    ) [ 00000000000000000000000000000]
specinterface_ln3   (specinterface    ) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000000000000]
trunc_ln            (partselect       ) [ 00000000000000000000000000000]
sext_ln80           (sext             ) [ 00000000000000000000000000000]
gmem_addr           (getelementptr    ) [ 00111111111111111111111111110]
store_ln27          (store            ) [ 00000000000000000000000000000]
store_ln27          (store            ) [ 00000000000000000000000000000]
br_ln27             (br               ) [ 00000000000000000000000000000]
tmp_out_data_V_1    (load             ) [ 00111111111111111111111111110]
tmp_out_keep_V_1    (load             ) [ 00111111111111111111111111110]
tmp_out_strb_V_1    (load             ) [ 00111111111111111111111111110]
tmp_out_user_V_1    (load             ) [ 00111111111111111111111111110]
tmp_out_id_V_1      (load             ) [ 00111111111111111111111111110]
tmp_out_dest_V_1    (load             ) [ 00111111111111111111111111110]
state_1             (load             ) [ 00111111111111111111111111110]
specloopname_ln18   (specloopname     ) [ 00000000000000000000000000000]
empty               (read             ) [ 00000000000000000000000000000]
tmp_data_V          (extractvalue     ) [ 00111111111111111111111111110]
tmp_keep_V          (extractvalue     ) [ 00111111111111111111111111110]
tmp_strb_V          (extractvalue     ) [ 00111111111111111111111111110]
tmp_user_V          (extractvalue     ) [ 00111111111111111111111111110]
tmp_last_V          (extractvalue     ) [ 00111111111111111111111111110]
tmp_id_V            (extractvalue     ) [ 00111111111111111111111111110]
tmp_dest_V          (extractvalue     ) [ 00111111111111111111111111110]
switch_ln30         (switch           ) [ 00000000000000000000000000000]
read_coefs_load     (load             ) [ 00111111111111111111111111110]
br_ln38             (br               ) [ 00111111111111111111111111110]
br_ln40             (br               ) [ 00111111111111111111111111110]
icmp_ln32           (icmp             ) [ 00000000000000000000000000000]
select_ln17         (select           ) [ 00000000000000000000000000000]
br_ln96             (br               ) [ 00111111111111111111111111110]
store_ln96          (store            ) [ 00000000000000000000000000000]
br_ln96             (br               ) [ 00000000000000000000000000000]
br_ln96             (br               ) [ 00111111111111111111111111110]
call_ln0            (call             ) [ 00000000000000000000000000000]
store_ln81          (store            ) [ 00000000000000000000000000000]
gmem_load_1_req     (readreq          ) [ 00000000000000000000000000000]
gmem_addr_read      (read             ) [ 00000000000011000000000000000]
mul_ln80            (mul              ) [ 00000000000000100000000000000]
accumulate_loc_load (load             ) [ 00000000000000000000000000000]
accumulate          (add              ) [ 00100000000000011111111111110]
write_ln304         (write            ) [ 00000000000000000000000000000]
br_ln96             (br               ) [ 00000000000000000000000000000]
store_ln96          (store            ) [ 00000000000000000000000000000]
store_ln96          (store            ) [ 00000000000000000000000000000]
store_ln96          (store            ) [ 00000000000000000000000000000]
store_ln96          (store            ) [ 00000000000000000000000000000]
store_ln96          (store            ) [ 00000000000000000000000000000]
store_ln96          (store            ) [ 00000000000000000000000000000]
store_ln96          (store            ) [ 00000000000000000000000000000]
br_ln96             (br               ) [ 00000000000000000000000000000]
br_ln27             (br               ) [ 00000000000000000000000000000]
tmp_dest_V_1        (phi              ) [ 00011111111111110000000000001]
tmp_id_V_1          (phi              ) [ 00011111111111110000000000001]
tmp_user_V_1        (phi              ) [ 00011111111111110000000000001]
tmp_strb_V_1        (phi              ) [ 00011111111111110000000000001]
tmp_keep_V_1        (phi              ) [ 00011111111111110000000000001]
tmp_data_V_5        (phi              ) [ 00011111111111110000000000001]
i_1                 (phi              ) [ 00000000000000001000000000000]
tmp                 (bitselect        ) [ 00111111111111111111111111110]
empty_23            (speclooptripcount) [ 00000000000000000000000000000]
br_ln40             (br               ) [ 00000000000000000000000000000]
trunc_ln41          (trunc            ) [ 00000000000000000000000000000]
shl_ln1             (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln41           (zext             ) [ 00000000000000000000000000000]
add_ln41            (add              ) [ 00000000000000000000000000000]
trunc_ln2           (partselect       ) [ 00000000000000000000000000000]
sext_ln41           (sext             ) [ 00000000000000000000000000000]
gmem_addr_1         (getelementptr    ) [ 00000000000000000111111100000]
add_ln40            (add              ) [ 00111111111111111111111111110]
br_ln45             (br               ) [ 00111111111111111111111111110]
gmem_addr_2_req     (writereq         ) [ 00000000000000000000000000000]
write_ln41          (write            ) [ 00000000000000000000000000000]
specloopname_ln9    (specloopname     ) [ 00000000000000000000000000000]
gmem_addr_2_resp    (writeresp        ) [ 00000000000000000000000000000]
br_ln40             (br               ) [ 00111111111111111111111111110]
j                   (phi              ) [ 00000000000000000000000010000]
coef_scale          (phi              ) [ 00111111111111110000000011010]
p_4_0_0_0132_phi    (phi              ) [ 00111111111111110000000010010]
icmp_ln45           (icmp             ) [ 00111111111111111111111111110]
empty_24            (speclooptripcount) [ 00000000000000000000000000000]
j_1                 (add              ) [ 00111111111111111111111111110]
br_ln45             (br               ) [ 00000000000000000000000000000]
empty_25            (wait             ) [ 00000000000000000000000000000]
br_ln0              (br               ) [ 00111111111111111111111111110]
call_ln283          (call             ) [ 00000000000000000000000000000]
specloopname_ln15   (specloopname     ) [ 00000000000000000000000000000]
empty_26            (wait             ) [ 00000000000000000000000000000]
empty_27            (read             ) [ 00000000000000000000000000000]
tmp_data_V_4        (extractvalue     ) [ 00111111111111111111111111110]
tmp_last_V_2        (extractvalue     ) [ 00111111111111111111111111110]
br_ln45             (br               ) [ 00111111111111111111111111110]
tmp_last_V_1        (phi              ) [ 00111111111111111111111111110]
tmp_data_V_2        (phi              ) [ 00000000000000000000000000010]
icmp_ln63           (icmp             ) [ 00000000000000000000000000000]
select_ln17_1       (select           ) [ 00000000000000000000000000000]
br_ln96             (br               ) [ 00111111111111111111111111110]
store_ln96          (store            ) [ 00000000000000000000000000000]
store_ln96          (store            ) [ 00000000000000000000000000000]
br_ln96             (br               ) [ 00000000000000000000000000000]
write_ln304         (write            ) [ 00000000000000000000000000000]
ret_ln102           (ret              ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coefs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_r_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_r_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_r_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="signal_shift_reg">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_VITIS_LOOP_48_1"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_out_data_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_data_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_out_keep_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_keep_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_out_strb_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_strb_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_out_user_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_user_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_out_id_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_id_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_out_dest_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_dest_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="read_coefs_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_coefs/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="state_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="accumulate_loc_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accumulate_loc/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="coefs_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coefs_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="44" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="4" slack="0"/>
<pin id="201" dir="0" index="4" bw="1" slack="0"/>
<pin id="202" dir="0" index="5" bw="1" slack="0"/>
<pin id="203" dir="0" index="6" bw="1" slack="0"/>
<pin id="204" dir="0" index="7" bw="1" slack="0"/>
<pin id="205" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_27/26 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_readreq_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="3"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="gmem_addr_read_read_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="10"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="0" index="3" bw="4" slack="0"/>
<pin id="231" dir="0" index="4" bw="1" slack="0"/>
<pin id="232" dir="0" index="5" bw="1" slack="0"/>
<pin id="233" dir="0" index="6" bw="1" slack="0"/>
<pin id="234" dir="0" index="7" bw="1" slack="0"/>
<pin id="235" dir="0" index="8" bw="32" slack="0"/>
<pin id="236" dir="0" index="9" bw="4" slack="0"/>
<pin id="237" dir="0" index="10" bw="4" slack="0"/>
<pin id="238" dir="0" index="11" bw="1" slack="0"/>
<pin id="239" dir="0" index="12" bw="1" slack="0"/>
<pin id="240" dir="0" index="13" bw="1" slack="0"/>
<pin id="241" dir="0" index="14" bw="1" slack="0"/>
<pin id="242" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/14 write_ln304/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_writeresp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_2_req/17 gmem_addr_2_resp/19 "/>
</bind>
</comp>

<comp id="259" class="1004" name="write_ln41_write_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="0" index="3" bw="1" slack="0"/>
<pin id="264" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/18 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln81_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="2"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/4 "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_dest_V_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_dest_V_1_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="4" bw="1" slack="13"/>
<pin id="285" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="287" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_dest_V_1/15 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_id_V_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_id_V_1_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="4" bw="1" slack="13"/>
<pin id="301" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="303" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_1/15 "/>
</bind>
</comp>

<comp id="307" class="1005" name="tmp_user_V_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_user_V_1_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="4" bw="1" slack="13"/>
<pin id="317" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="319" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_1/15 "/>
</bind>
</comp>

<comp id="323" class="1005" name="tmp_strb_V_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="1"/>
<pin id="325" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_strb_V_1_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="4" bw="4" slack="13"/>
<pin id="333" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="335" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="8" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_strb_V_1/15 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_keep_V_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="1"/>
<pin id="341" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_keep_V_1_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="4" bw="4" slack="13"/>
<pin id="349" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="351" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="8" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_1/15 "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_data_V_5_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_data_V_5_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="4" bw="32" slack="1"/>
<pin id="365" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_5/15 "/>
</bind>
</comp>

<comp id="371" class="1005" name="i_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="i_1_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="8" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/16 "/>
</bind>
</comp>

<comp id="382" class="1005" name="j_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="1"/>
<pin id="384" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="j_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/24 "/>
</bind>
</comp>

<comp id="393" class="1005" name="coef_scale_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coef_scale (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="coef_scale_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="32" slack="2"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="coef_scale/24 "/>
</bind>
</comp>

<comp id="403" class="1005" name="p_4_0_0_0132_phi_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_4_0_0_0132_phi (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_4_0_0_0132_phi_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="1" slack="1"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_4_0_0_0132_phi/24 "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_last_V_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="10"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_last_V_1_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="3"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="1" slack="1"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_1/27 "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_data_V_2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="428" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_data_V_2_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="3"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="32" slack="1"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_2/27 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="0" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="64" slack="1"/>
<pin id="440" dir="0" index="3" bw="32" slack="1"/>
<pin id="441" dir="0" index="4" bw="32" slack="0"/>
<pin id="442" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="0" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="32" slack="0"/>
<pin id="450" dir="0" index="3" bw="4" slack="0"/>
<pin id="451" dir="0" index="4" bw="4" slack="0"/>
<pin id="452" dir="0" index="5" bw="1" slack="0"/>
<pin id="453" dir="0" index="6" bw="1" slack="0"/>
<pin id="454" dir="0" index="7" bw="1" slack="0"/>
<pin id="455" dir="0" index="8" bw="1" slack="0"/>
<pin id="456" dir="0" index="9" bw="32" slack="0"/>
<pin id="457" dir="0" index="10" bw="64" slack="3"/>
<pin id="458" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln283/24 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="44" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_4/26 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="44" slack="0"/>
<pin id="475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_2/26 "/>
</bind>
</comp>

<comp id="477" class="1004" name="trunc_ln_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="62" slack="0"/>
<pin id="479" dir="0" index="1" bw="64" slack="0"/>
<pin id="480" dir="0" index="2" bw="3" slack="0"/>
<pin id="481" dir="0" index="3" bw="7" slack="0"/>
<pin id="482" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln80_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="62" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="gmem_addr_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="62" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln27_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln27_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_out_data_V_1_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_data_V_1/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_out_keep_V_1_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="1"/>
<pin id="512" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_keep_V_1/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_out_strb_V_1_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="1"/>
<pin id="515" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_strb_V_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_out_user_V_1_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_user_V_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_out_id_V_1_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_id_V_1/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_out_dest_V_1_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_dest_V_1/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="state_1_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_1/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_keep_V_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="44" slack="0"/>
<pin id="530" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_strb_V_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="44" slack="0"/>
<pin id="534" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_user_V_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="44" slack="0"/>
<pin id="538" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_id_V_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="44" slack="0"/>
<pin id="542" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_dest_V_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="44" slack="0"/>
<pin id="546" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="read_coefs_load_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_coefs_load/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln32_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="17" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln17_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="6" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln96_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="1"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="grp_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="0" index="1" bw="32" slack="10"/>
<pin id="573" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80/12 "/>
</bind>
</comp>

<comp id="574" class="1004" name="accumulate_loc_load_load_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="13"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulate_loc_load/14 "/>
</bind>
</comp>

<comp id="577" class="1004" name="accumulate_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulate/14 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln96_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="14" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="14"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/15 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln96_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="13"/>
<pin id="590" dir="0" index="1" bw="1" slack="14"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/15 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln96_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="13"/>
<pin id="594" dir="0" index="1" bw="1" slack="14"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/15 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln96_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="13"/>
<pin id="598" dir="0" index="1" bw="1" slack="14"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/15 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln96_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="13"/>
<pin id="602" dir="0" index="1" bw="4" slack="14"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/15 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln96_store_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="13"/>
<pin id="606" dir="0" index="1" bw="4" slack="14"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/15 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln96_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="0" index="1" bw="32" slack="14"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/15 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="0" index="2" bw="4" slack="0"/>
<pin id="616" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln41_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/16 "/>
</bind>
</comp>

<comp id="624" class="1004" name="shl_ln1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="0"/>
<pin id="626" dir="0" index="1" bw="7" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/16 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln41_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="9" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/16 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln41_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="2"/>
<pin id="639" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/16 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="62" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="0"/>
<pin id="644" dir="0" index="2" bw="3" slack="0"/>
<pin id="645" dir="0" index="3" bw="7" slack="0"/>
<pin id="646" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/16 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln41_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="62" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/16 "/>
</bind>
</comp>

<comp id="655" class="1004" name="gmem_addr_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="62" slack="0"/>
<pin id="658" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/16 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln40_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/16 "/>
</bind>
</comp>

<comp id="667" class="1004" name="icmp_ln45_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/24 "/>
</bind>
</comp>

<comp id="673" class="1004" name="j_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/24 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln63_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="17" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/27 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln17_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="14" slack="0"/>
<pin id="688" dir="0" index="2" bw="6" slack="0"/>
<pin id="689" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/27 "/>
</bind>
</comp>

<comp id="693" class="1004" name="store_ln96_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="14" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="4"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/27 "/>
</bind>
</comp>

<comp id="698" class="1004" name="store_ln96_store_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="4"/>
<pin id="701" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/27 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_out_data_V_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_data_V "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp_out_keep_V_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="1"/>
<pin id="711" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_keep_V "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_out_strb_V_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="1"/>
<pin id="717" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_strb_V "/>
</bind>
</comp>

<comp id="721" class="1005" name="tmp_out_user_V_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_user_V "/>
</bind>
</comp>

<comp id="727" class="1005" name="tmp_out_id_V_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_id_V "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_out_dest_V_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_dest_V "/>
</bind>
</comp>

<comp id="739" class="1005" name="read_coefs_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="read_coefs "/>
</bind>
</comp>

<comp id="746" class="1005" name="state_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state "/>
</bind>
</comp>

<comp id="755" class="1005" name="coefs_read_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="1"/>
<pin id="757" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coefs_read "/>
</bind>
</comp>

<comp id="762" class="1005" name="accumulate_loc_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate_loc "/>
</bind>
</comp>

<comp id="768" class="1005" name="gmem_addr_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="3"/>
<pin id="770" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="792" class="1005" name="state_1_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="13"/>
<pin id="794" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="tmp_data_V_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="2"/>
<pin id="798" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_keep_V_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="4" slack="12"/>
<pin id="806" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_strb_V_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="12"/>
<pin id="813" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_user_V_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="12"/>
<pin id="820" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_last_V_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="3"/>
<pin id="827" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_id_V_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="12"/>
<pin id="833" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_dest_V_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="12"/>
<pin id="840" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="848" class="1005" name="gmem_addr_read_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="853" class="1005" name="mul_ln80_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln80 "/>
</bind>
</comp>

<comp id="858" class="1005" name="accumulate_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate "/>
</bind>
</comp>

<comp id="868" class="1005" name="gmem_addr_1_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="874" class="1005" name="add_ln40_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="882" class="1005" name="j_1_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="2" slack="0"/>
<pin id="884" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_data_V_4_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_last_V_2_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="206"><net_src comp="92" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="196" pin=5"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="196" pin=6"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="219"><net_src comp="102" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="106" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="243"><net_src comp="108" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="226" pin=6"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="226" pin=7"/></net>

<net id="251"><net_src comp="110" pin="0"/><net_sink comp="226" pin=12"/></net>

<net id="257"><net_src comp="128" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="130" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="267"><net_src comp="132" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="268"><net_src comp="134" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="274"><net_src comp="104" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="226" pin=14"/></net>

<net id="289"><net_src comp="279" pin="8"/><net_sink comp="226" pin=14"/></net>

<net id="290"><net_src comp="279" pin="8"/><net_sink comp="275" pin=0"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="226" pin=13"/></net>

<net id="305"><net_src comp="295" pin="8"/><net_sink comp="226" pin=13"/></net>

<net id="306"><net_src comp="295" pin="8"/><net_sink comp="291" pin=0"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="226" pin=11"/></net>

<net id="321"><net_src comp="311" pin="8"/><net_sink comp="226" pin=11"/></net>

<net id="322"><net_src comp="311" pin="8"/><net_sink comp="307" pin=0"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="226" pin=10"/></net>

<net id="337"><net_src comp="327" pin="8"/><net_sink comp="226" pin=10"/></net>

<net id="338"><net_src comp="327" pin="8"/><net_sink comp="323" pin=0"/></net>

<net id="342"><net_src comp="339" pin="1"/><net_sink comp="226" pin=9"/></net>

<net id="353"><net_src comp="343" pin="8"/><net_sink comp="226" pin=9"/></net>

<net id="354"><net_src comp="343" pin="8"/><net_sink comp="339" pin=0"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="226" pin=8"/></net>

<net id="369"><net_src comp="359" pin="8"/><net_sink comp="226" pin=8"/></net>

<net id="370"><net_src comp="359" pin="8"/><net_sink comp="355" pin=0"/></net>

<net id="374"><net_src comp="112" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="124" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="402"><net_src comp="396" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="406"><net_src comp="138" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="414"><net_src comp="407" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="424"><net_src comp="403" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="425"><net_src comp="418" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="435"><net_src comp="393" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="443"><net_src comp="98" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="0" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="32" pin="0"/><net_sink comp="436" pin=4"/></net>

<net id="459"><net_src comp="148" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="460"><net_src comp="0" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="461"><net_src comp="18" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="462"><net_src comp="20" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="463"><net_src comp="22" pin="0"/><net_sink comp="446" pin=4"/></net>

<net id="464"><net_src comp="24" pin="0"/><net_sink comp="446" pin=5"/></net>

<net id="465"><net_src comp="26" pin="0"/><net_sink comp="446" pin=6"/></net>

<net id="466"><net_src comp="28" pin="0"/><net_sink comp="446" pin=7"/></net>

<net id="467"><net_src comp="30" pin="0"/><net_sink comp="446" pin=8"/></net>

<net id="468"><net_src comp="396" pin="4"/><net_sink comp="446" pin=9"/></net>

<net id="472"><net_src comp="196" pin="8"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="196" pin="8"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="80" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="190" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="82" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="84" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="490"><net_src comp="477" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="0" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="46" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="86" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="531"><net_src comp="196" pin="8"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="196" pin="8"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="196" pin="8"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="196" pin="8"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="196" pin="8"/><net_sink comp="544" pin=0"/></net>

<net id="555"><net_src comp="469" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="100" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="562"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="94" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="46" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="581"><net_src comp="574" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="582"><net_src comp="577" pin="2"/><net_sink comp="226" pin=8"/></net>

<net id="587"><net_src comp="96" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="617"><net_src comp="114" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="375" pin="4"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="116" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="375" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="122" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="620" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="124" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="647"><net_src comp="80" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="636" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="82" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="84" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="654"><net_src comp="641" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="0" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="651" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="375" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="126" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="386" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="140" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="386" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="144" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="429" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="152" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="96" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="94" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="685" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="110" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="154" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="712"><net_src comp="158" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="718"><net_src comp="162" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="724"><net_src comp="166" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="730"><net_src comp="170" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="736"><net_src comp="174" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="742"><net_src comp="178" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="749"><net_src comp="182" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="754"><net_src comp="746" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="758"><net_src comp="190" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="446" pin=10"/></net>

<net id="765"><net_src comp="186" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="436" pin=3"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="771"><net_src comp="491" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="795"><net_src comp="525" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="469" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="803"><net_src comp="796" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="807"><net_src comp="528" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="226" pin=9"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="343" pin=4"/></net>

<net id="814"><net_src comp="532" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="226" pin=10"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="817"><net_src comp="811" pin="1"/><net_sink comp="327" pin=4"/></net>

<net id="821"><net_src comp="536" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="226" pin=11"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="824"><net_src comp="818" pin="1"/><net_sink comp="311" pin=4"/></net>

<net id="828"><net_src comp="473" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="226" pin=12"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="834"><net_src comp="540" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="226" pin=13"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="837"><net_src comp="831" pin="1"/><net_sink comp="295" pin=4"/></net>

<net id="841"><net_src comp="544" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="226" pin=14"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="279" pin=4"/></net>

<net id="851"><net_src comp="221" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="856"><net_src comp="570" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="861"><net_src comp="577" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="226" pin=8"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="359" pin=4"/></net>

<net id="871"><net_src comp="655" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="877"><net_src comp="661" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="885"><net_src comp="673" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="890"><net_src comp="469" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="895"><net_src comp="473" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="407" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {17 18 19 20 21 22 23 24 25 }
	Port: output_r_V_data_V | {15 28 }
	Port: output_r_V_keep_V | {15 28 }
	Port: output_r_V_strb_V | {15 28 }
	Port: output_r_V_user_V | {15 28 }
	Port: output_r_V_last_V | {15 28 }
	Port: output_r_V_id_V | {15 28 }
	Port: output_r_V_dest_V | {15 28 }
	Port: signal_shift_reg | {2 3 4 }
 - Input state : 
	Port: equalizer : gmem | {2 3 4 5 6 7 8 9 10 11 24 25 }
	Port: equalizer : coefs | {1 }
	Port: equalizer : input_r_V_data_V | {2 24 25 26 }
	Port: equalizer : input_r_V_keep_V | {2 24 25 26 }
	Port: equalizer : input_r_V_strb_V | {2 24 25 26 }
	Port: equalizer : input_r_V_user_V | {2 24 25 26 }
	Port: equalizer : input_r_V_last_V | {2 24 25 26 }
	Port: equalizer : input_r_V_id_V | {2 24 25 26 }
	Port: equalizer : input_r_V_dest_V | {2 24 25 26 }
	Port: equalizer : signal_shift_reg | {2 3 }
  - Chain level:
	State 1
		sext_ln80 : 1
		gmem_addr : 2
		store_ln27 : 1
		store_ln27 : 1
	State 2
		switch_ln30 : 1
		br_ln38 : 1
		icmp_ln32 : 1
		select_ln17 : 2
		br_ln96 : 1
		store_ln96 : 3
		br_ln96 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		accumulate : 1
		write_ln304 : 2
	State 15
		tmp_dest_V_1 : 1
		tmp_id_V_1 : 1
		tmp_user_V_1 : 1
		tmp_strb_V_1 : 1
		tmp_keep_V_1 : 1
		tmp_data_V_5 : 1
		write_ln304 : 2
	State 16
		tmp : 1
		br_ln40 : 2
		trunc_ln41 : 1
		shl_ln1 : 2
		zext_ln41 : 3
		add_ln41 : 4
		trunc_ln2 : 5
		sext_ln41 : 6
		gmem_addr_1 : 7
		add_ln40 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		icmp_ln45 : 1
		j_1 : 1
		br_ln45 : 2
		call_ln283 : 1
	State 25
	State 26
	State 27
		icmp_ln63 : 1
		select_ln17_1 : 2
		br_ln96 : 1
		store_ln96 : 3
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_436 |    3    |  1.588  |   347   |   193   |
|          |    grp_equalizer_Pipeline_VITIS_LOOP_48_1_fu_446    |    3    |  1.7073 |   365   |   184   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    mul   |                      grp_fu_570                     |    3    |    0    |   165   |    50   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                  accumulate_fu_577                  |    0    |    0    |    0    |    39   |
|    add   |                   add_ln41_fu_636                   |    0    |    0    |    0    |    71   |
|          |                   add_ln40_fu_661                   |    0    |    0    |    0    |    15   |
|          |                      j_1_fu_673                     |    0    |    0    |    0    |    10   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                   icmp_ln32_fu_551                  |    0    |    0    |    0    |    18   |
|   icmp   |                   icmp_ln45_fu_667                  |    0    |    0    |    0    |    8    |
|          |                   icmp_ln63_fu_679                  |    0    |    0    |    0    |    18   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  select  |                  select_ln17_fu_557                 |    0    |    0    |    0    |    6    |
|          |                 select_ln17_1_fu_685                |    0    |    0    |    0    |    14   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                coefs_read_read_fu_190               |    0    |    0    |    0    |    0    |
|   read   |                   grp_read_fu_196                   |    0    |    0    |    0    |    0    |
|          |              gmem_addr_read_read_fu_221             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  readreq |                  grp_readreq_fu_214                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   write  |                   grp_write_fu_226                  |    0    |    0    |    0    |    0    |
|          |               write_ln41_write_fu_259               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| writeresp|                 grp_writeresp_fu_252                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                      grp_fu_469                     |    0    |    0    |    0    |    0    |
|          |                      grp_fu_473                     |    0    |    0    |    0    |    0    |
|          |                  tmp_keep_V_fu_528                  |    0    |    0    |    0    |    0    |
|extractvalue|                  tmp_strb_V_fu_532                  |    0    |    0    |    0    |    0    |
|          |                  tmp_user_V_fu_536                  |    0    |    0    |    0    |    0    |
|          |                   tmp_id_V_fu_540                   |    0    |    0    |    0    |    0    |
|          |                  tmp_dest_V_fu_544                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|partselect|                   trunc_ln_fu_477                   |    0    |    0    |    0    |    0    |
|          |                   trunc_ln2_fu_641                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   sext   |                   sext_ln80_fu_487                  |    0    |    0    |    0    |    0    |
|          |                   sext_ln41_fu_651                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| bitselect|                      tmp_fu_612                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                  trunc_ln41_fu_620                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    shl_ln1_fu_624                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   zext   |                   zext_ln41_fu_632                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    9    |  3.2953 |   877   |   626   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|signal_shift_reg|    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| accumulate_loc_reg_762 |   32   |
|   accumulate_reg_858   |   32   |
|    add_ln40_reg_874    |    8   |
|   coef_scale_reg_393   |   32   |
|   coefs_read_reg_755   |   64   |
|   gmem_addr_1_reg_868  |   32   |
| gmem_addr_read_reg_848 |   32   |
|    gmem_addr_reg_768   |   32   |
|       i_1_reg_371      |    8   |
|       j_1_reg_882      |    2   |
|        j_reg_382       |    2   |
|    mul_ln80_reg_853    |   32   |
|p_4_0_0_0132_phi_reg_403|    1   |
|   read_coefs_reg_739   |    1   |
|     state_1_reg_792    |   32   |
|      state_reg_746     |   32   |
|  tmp_data_V_2_reg_426  |   32   |
|  tmp_data_V_4_reg_887  |   32   |
|  tmp_data_V_5_reg_355  |   32   |
|   tmp_data_V_reg_796   |   32   |
|  tmp_dest_V_1_reg_275  |    1   |
|   tmp_dest_V_reg_838   |    1   |
|   tmp_id_V_1_reg_291   |    1   |
|    tmp_id_V_reg_831    |    1   |
|  tmp_keep_V_1_reg_339  |    4   |
|   tmp_keep_V_reg_804   |    4   |
|  tmp_last_V_1_reg_415  |    1   |
|  tmp_last_V_2_reg_892  |    1   |
|   tmp_last_V_reg_825   |    1   |
| tmp_out_data_V_reg_703 |   32   |
| tmp_out_dest_V_reg_733 |    1   |
|  tmp_out_id_V_reg_727  |    1   |
| tmp_out_keep_V_reg_709 |    4   |
| tmp_out_strb_V_reg_715 |    4   |
| tmp_out_user_V_reg_721 |    1   |
|  tmp_strb_V_1_reg_323  |    4   |
|   tmp_strb_V_reg_811   |    4   |
|  tmp_user_V_1_reg_307  |    1   |
|   tmp_user_V_reg_818   |    1   |
+------------------------+--------+
|          Total         |   570  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_226     |  p8  |   4  |  32  |   128  ||    20   |
|     grp_write_fu_226     |  p9  |   3  |   4  |   12   ||    14   |
|     grp_write_fu_226     |  p10 |   3  |   4  |   12   ||    14   |
|     grp_write_fu_226     |  p11 |   3  |   1  |    3   ||    14   |
|     grp_write_fu_226     |  p12 |   2  |   1  |    2   ||    9    |
|     grp_write_fu_226     |  p13 |   3  |   1  |    3   ||    14   |
|     grp_write_fu_226     |  p14 |   3  |   1  |    3   ||    14   |
|   grp_writeresp_fu_252   |  p0  |   2  |   1  |    2   |
| p_4_0_0_0132_phi_reg_403 |  p0  |   2  |   1  |    2   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   167  || 15.1271 ||   108   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    3   |   877  |   626  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   108  |    -   |
|  Register |    -   |    -   |    -   |   570  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    9   |   18   |  1447  |   734  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
