
*** Running vivado
    with args -log top_mobileRemoteRobotArm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_mobileRemoteRobotArm.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_mobileRemoteRobotArm.tcl -notrace
Command: synth_design -top top_mobileRemoteRobotArm -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 961.691 ; gain = 233.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_mobileRemoteRobotArm' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:1]
	Parameter GRIP_MAX_DUTY bound to: 260 - type: integer 
	Parameter GRIP_MIN_DUTY bound to: 80 - type: integer 
	Parameter GRIP_INC_AMOUNT bound to: 3 - type: integer 
	Parameter BASE_MAX_DUTY bound to: 1000 - type: integer 
	Parameter BASE_MIN_DUTY bound to: 0 - type: integer 
	Parameter BASE_CW_SPEED bound to: 260 - type: integer 
	Parameter BASE_CCW_SPEED bound to: 350 - type: integer 
	Parameter BASE_DELAY_PER_STEP_US bound to: 950 - type: integer 
	Parameter BODY_INNER_LINK_LENGTH_CM bound to: 8 - type: integer 
	Parameter BODY_OUTER_LINK_LENGTH_CM bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_MRRA_rx' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:120]
INFO: [Synth 8-6157] synthesizing module 'commandDecoder' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:335]
	Parameter DEBUG bound to: 1 - type: integer 
	Parameter IDLE bound to: 6'b000001 
	Parameter SET_X_COORD bound to: 6'b000010 
	Parameter SET_Y_COORD bound to: 6'b000100 
	Parameter SET_HEIGHT bound to: 6'b001000 
	Parameter SET_ROTATION bound to: 6'b010000 
	Parameter SET_GRIP bound to: 6'b100000 
	Parameter GRIP bound to: 8'b01000111 
	Parameter RELEASE bound to: 8'b01100111 
	Parameter INC_H bound to: 8'b01011010 
	Parameter DEC_H bound to: 8'b01111010 
	Parameter ROT_CW bound to: 8'b01010010 
	Parameter ROT_CCW bound to: 8'b01001100 
	Parameter INC_X bound to: 8'b01011000 
	Parameter INC_Y bound to: 8'b01011001 
	Parameter DEC_X bound to: 8'b01111000 
	Parameter DEC_Y bound to: 8'b01111001 
	Parameter ESC bound to: 8'b01001111 
INFO: [Synth 8-6157] synthesizing module 'rx_uart_3_fix' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:584]
	Parameter B_rate bound to: 9600 - type: integer 
	Parameter sys_clk bound to: 100000000 - type: integer 
	Parameter T_rate bound to: 10416 - type: integer 
	Parameter IDLE bound to: 3'b001 
	Parameter RX_MODE bound to: 3'b010 
	Parameter DONE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n_LSW' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:746]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n_LSW' (1#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:746]
WARNING: [Synth 8-5788] Register led_reg in module rx_uart_3_fix is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:681]
INFO: [Synth 8-6155] done synthesizing module 'rx_uart_3_fix' (2#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:584]
INFO: [Synth 8-6157] synthesizing module 'clock_div_100_LSW' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:693]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n_LSW' has 5 connections declared, but only 4 given [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:710]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100_LSW' (3#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:693]
WARNING: [Synth 8-7023] instance 'i_us_clk' of module 'clock_div_100_LSW' has 4 connections declared, but only 3 given [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:400]
INFO: [Synth 8-6157] synthesizing module 'clock_div_1000_LSW' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:716]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n_LSW' has 5 connections declared, but only 4 given [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:725]
WARNING: [Synth 8-7023] instance 'ed1000' of module 'edge_detector_n_LSW' has 5 connections declared, but only 4 given [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:741]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_1000_LSW' (4#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:716]
INFO: [Synth 8-6155] done synthesizing module 'commandDecoder' (5#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:335]
INFO: [Synth 8-6157] synthesizing module 'bin2Dec' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/CombinationalLogics.v:74]
INFO: [Synth 8-6155] done synthesizing module 'bin2Dec' (6#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/CombinationalLogics.v:74]
INFO: [Synth 8-6157] synthesizing module 'fndControl' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:4]
INFO: [Synth 8-6157] synthesizing module 'decoder7Seg' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/CombinationalLogics.v:4]
INFO: [Synth 8-226] default block is never used [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/CombinationalLogics.v:13]
INFO: [Synth 8-6155] done synthesizing module 'decoder7Seg' (7#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/CombinationalLogics.v:4]
INFO: [Synth 8-6157] synthesizing module 'ringCounterFnd' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/SequentialLogics.v:216]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/SequentialLogics.v:164]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (8#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/SequentialLogics.v:164]
INFO: [Synth 8-6155] done synthesizing module 'ringCounterFnd' (9#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/SequentialLogics.v:216]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:27]
INFO: [Synth 8-6155] done synthesizing module 'fndControl' (10#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_MRRA_rx' (11#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:120]
INFO: [Synth 8-6157] synthesizing module 'top_MRRA_grip' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:186]
	Parameter MAX_DUTY bound to: 260 - type: integer 
	Parameter MIN_DUTY bound to: 80 - type: integer 
	Parameter INC_AMOUNT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SG90_Grap' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:767]
	Parameter MAX_DUTY bound to: 260 - type: integer 
	Parameter MIN_DUTY bound to: 80 - type: integer 
	Parameter INC_AMOUNT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SG90_Control' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:812]
	Parameter SERVO_PWM_FREQ bound to: 50 - type: integer 
	Parameter SERVO_PWM_RESOLUTION bound to: 4096 - type: integer 
	Parameter SERVO_BIT_RESOLUTION bound to: 12 - type: integer 
	Parameter SERVO_MAX bound to: 12'b000110011010 
	Parameter SERVO_NEUTRAL bound to: 12'b000100110100 
	Parameter SERVO_MIN bound to: 12'b000011001101 
	Parameter SERVO_1_DEGREE bound to: 12'b000000000001 
	Parameter SERVO_10_DEGREE bound to: 12'b000000001011 
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/ClockLibrary.v:606]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter PWM_FREQ bound to: 50 - type: integer 
	Parameter PWM_RESOLUTION bound to: 4096 - type: integer 
	Parameter BIT_RESOLUTION bound to: 12 - type: integer 
	Parameter CLK_DIV_FREQ bound to: 204800 - type: integer 
	Parameter CLK_DIV_TH bound to: 488 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (12#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/ClockLibrary.v:606]
INFO: [Synth 8-6155] done synthesizing module 'SG90_Control' (13#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:812]
INFO: [Synth 8-6155] done synthesizing module 'SG90_Grap' (14#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:767]
INFO: [Synth 8-6155] done synthesizing module 'top_MRRA_grip' (15#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:186]
INFO: [Synth 8-6157] synthesizing module 'top_MRRA_base' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:212]
	Parameter MAX_DUTY bound to: 1000 - type: integer 
	Parameter MIN_DUTY bound to: 0 - type: integer 
	Parameter CW_SPEED bound to: 260 - type: integer 
	Parameter CCW_SPEED bound to: 350 - type: integer 
	Parameter DELAY_PER_STEP_US bound to: 950 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stepperMotorControl' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:1718]
	Parameter DELAY_PER_STEP_US bound to: 950 - type: integer 
	Parameter SEQ_0 bound to: 4'b1000 
	Parameter SEQ_1 bound to: 4'b1100 
	Parameter SEQ_2 bound to: 4'b0100 
	Parameter SEQ_3 bound to: 4'b0110 
	Parameter SEQ_4 bound to: 4'b0010 
	Parameter SEQ_5 bound to: 4'b0011 
	Parameter SEQ_6 bound to: 4'b0001 
	Parameter SEQ_7 bound to: 4'b1001 
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/ClockLibrary.v:52]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (16#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/ClockLibrary.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:1790]
INFO: [Synth 8-6155] done synthesizing module 'stepperMotorControl' (17#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:1718]
INFO: [Synth 8-6157] synthesizing module 'MG90S_360degree' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:834]
	Parameter MAX_DUTY bound to: 1000 - type: integer 
	Parameter MIN_DUTY bound to: 0 - type: integer 
	Parameter CW_SPEED bound to: 260 - type: integer 
	Parameter CCW_SPEED bound to: 350 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MG90S_360degree' (18#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:834]
INFO: [Synth 8-6155] done synthesizing module 'top_MRRA_base' (19#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:212]
INFO: [Synth 8-6157] synthesizing module 'top_MRRA_body' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:254]
	Parameter INNER_LINK_LENGTH_CM bound to: 8 - type: integer 
	Parameter OUTER_LINK_LENGTH_CM bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'manipulatorSolver' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:2026]
	Parameter L1 bound to: 8 - type: integer 
	Parameter L2 bound to: 8 - type: integer 
	Parameter Q_RAD_2_DEG bound to: 16'sb0011100101001011 
	Parameter Q_2PI bound to: 16'sb0000011001001000 
INFO: [Synth 8-6157] synthesizing module 'Q8_8_Mapper' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:469]
INFO: [Synth 8-6155] done synthesizing module 'Q8_8_Mapper' (20#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:469]
INFO: [Synth 8-6157] synthesizing module 'arccos_LUT' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:1511]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:1523]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:1523]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:1523]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000011111111 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:1523]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000011111111 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:1523]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000011111110 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:1523]
INFO: [Synth 8-6155] done synthesizing module 'arccos_LUT' (21#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:1511]
INFO: [Synth 8-6157] synthesizing module 'sin_LUT' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:490]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000000111111 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:502]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000001100100000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:502]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000001100100000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:502]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000001100100000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:502]
INFO: [Synth 8-6155] done synthesizing module 'sin_LUT' (22#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:490]
INFO: [Synth 8-6157] synthesizing module 'arctan_LUT' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2050]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000000001101 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001010101 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000000110011 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000000101011 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000000100101 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000000100000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000000011100 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000000011010 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001010101 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000000110011 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000000101011 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000001000000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010101011 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001100110 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001010101 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001001001 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000000111001 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000000110011 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001010101 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000001100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000001000000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000110000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000011000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010101011 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010011010 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001101110 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001100110 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001100000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001010101 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001001101 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001011010 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000010000000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000001000000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000101010101 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000011001101 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010101011 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010010010 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001110010 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000001100110 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000001100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000110000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000011000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010011010 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000010100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000001010000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000001000000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000110101011 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000101000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000011010101 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010110111 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010101011 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010100000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010001110 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000011000000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000010000000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000001100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000001000000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000110000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000101010101 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100110011 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000011011011 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000011001101 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000011000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010101011 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000010011010 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
WARNING: [Synth 8-151] case item 32'sb00000000000000000000000100000000 is unreachable [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2062]
INFO: [Common 17-14] Message 'Synth 8-151' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'arctan_LUT' (23#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2050]
INFO: [Synth 8-6157] synthesizing module 'BIN_Mapper' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:478]
	Parameter INTEGER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BIN_Mapper' (24#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:478]
INFO: [Synth 8-6155] done synthesizing module 'manipulatorSolver' (25#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:2026]
WARNING: [Synth 8-7023] instance 'SOLVER' of module 'manipulatorSolver' has 6 connections declared, but only 5 given [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:279]
INFO: [Synth 8-6157] synthesizing module 'SG90_angle2Duty' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:847]
	Parameter X_OFFSET_TRUE bound to: 0 - type: integer 
	Parameter UP_DOWN_INVERT bound to: 0 - type: integer 
	Parameter SERVO_MAX bound to: 12'b000111100000 
	Parameter SERVO_NEUTRAL bound to: 12'b000100001110 
	Parameter SERVO_MIN bound to: 12'b000000111100 
	Parameter Q_SCALE bound to: 16'sb0000001001010101 
	Parameter Y_OFFSET bound to: 16'sb0000000100001110 
	Parameter X_OFFSET bound to: 16'sb0000000011010010 
INFO: [Synth 8-6155] done synthesizing module 'SG90_angle2Duty' (26#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:847]
INFO: [Synth 8-6157] synthesizing module 'SG90_dutyTracker' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:906]
INFO: [Synth 8-6155] done synthesizing module 'SG90_dutyTracker' (27#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:906]
INFO: [Synth 8-6157] synthesizing module 'SG90_angle2Duty__parameterized0' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:847]
	Parameter X_OFFSET_TRUE bound to: 1 - type: integer 
	Parameter UP_DOWN_INVERT bound to: 1 - type: integer 
	Parameter SERVO_MAX bound to: 12'b000111100000 
	Parameter SERVO_NEUTRAL bound to: 12'b000100001110 
	Parameter SERVO_MIN bound to: 12'b000000111100 
	Parameter Q_SCALE bound to: 16'sb0000001001010101 
	Parameter Y_OFFSET bound to: 16'sb0000000100001110 
	Parameter X_OFFSET bound to: 16'sb0000000011010010 
INFO: [Synth 8-6155] done synthesizing module 'SG90_angle2Duty__parameterized0' (27#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:847]
INFO: [Synth 8-6155] done synthesizing module 'top_MRRA_body' (28#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:254]
INFO: [Synth 8-6155] done synthesizing module 'top_mobileRemoteRobotArm' (29#1) [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:1]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[15]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[14]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[13]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[12]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[11]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[10]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[9]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[8]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[7]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[6]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[5]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[4]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[3]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[2]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[1]
WARNING: [Synth 8-3331] design BIN_Mapper has unconnected port i_qVal[0]
WARNING: [Synth 8-3331] design manipulatorSolver has unconnected port i_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.012 ; gain = 308.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.012 ; gain = 308.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.012 ; gain = 308.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1037.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/constrs_1/imports/Vivado_BoardFiles/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/constrs_1/imports/Vivado_BoardFiles/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/constrs_1/imports/Vivado_BoardFiles/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_mobileRemoteRobotArm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_mobileRemoteRobotArm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1149.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1149.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1149.684 ; gain = 421.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1149.684 ; gain = 421.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1149.684 ; gain = 421.352
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx_uart_3_fix'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:503]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:481]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'stepperMotorControl'
INFO: [Synth 8-5546] ROM "r_radVal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_sinVal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_radVal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:941]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                 RX_MODE |                              010 |                              010
                    DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'rx_uart_3_fix'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   SEQ_0 |                              000 |                             1000
                   SEQ_7 |                              001 |                             1001
                   SEQ_6 |                              010 |                             0001
                   SEQ_5 |                              011 |                             0011
                   SEQ_4 |                              100 |                             0010
                   SEQ_3 |                              101 |                             0110
                   SEQ_2 |                              110 |                             0100
                   SEQ_1 |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'stepperMotorControl'
WARNING: [Synth 8-327] inferring latch for variable 'r_radVal_reg' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:1520]
WARNING: [Synth 8-327] inferring latch for variable 'r_sinVal_reg' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:499]
WARNING: [Synth 8-327] inferring latch for variable 'r_radVal_reg' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/LookUpTable.v:2059]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1149.684 ; gain = 421.352
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'MRRA_BODY/SOLVER/Q_L1' (Q8_8_Mapper) to 'MRRA_BODY/SOLVER/Q_L2'

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |manipulatorSolver__GB0             |           1|     21788|
|2     |manipulatorSolver__GB1             |           1|      8073|
|3     |datapath__73_manipulatorSolver__GD |           1|     16576|
|4     |top_MRRA_body__GC0                 |           1|      1860|
|5     |top_mobileRemoteRobotArm__GC0      |           1|      3557|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 53    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 55    
+---Multipliers : 
	                19x32  Multipliers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	 513 Input     16 Bit        Muxes := 1     
	 794 Input     16 Bit        Muxes := 1     
	 383 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 43    
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	 513 Input      1 Bit        Muxes := 1     
	 794 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	 383 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arccos_LUT 
Detailed RTL Component Info : 
+---Muxes : 
	 513 Input     16 Bit        Muxes := 1     
	 513 Input      1 Bit        Muxes := 1     
Module sin_LUT 
Detailed RTL Component Info : 
+---Muxes : 
	 794 Input     16 Bit        Muxes := 1     
	 794 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module arctan_LUT__1 
Detailed RTL Component Info : 
+---Muxes : 
	 383 Input     16 Bit        Muxes := 1     
	 383 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module arctan_LUT 
Detailed RTL Component Info : 
+---Muxes : 
	 383 Input     16 Bit        Muxes := 1     
	 383 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module manipulatorSolver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
Module SG90_angle2Duty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Multipliers : 
	                19x32  Multipliers := 1     
Module edge_detector_n__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SG90_dutyTracker__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module edge_detector_n__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pwm__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SG90_angle2Duty__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Multipliers : 
	                19x32  Multipliers := 1     
Module edge_detector_n__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SG90_dutyTracker 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module edge_detector_n__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pwm__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module edge_detector_n_LSW__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module edge_detector_n_LSW 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module rx_uart_3_fix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 5     
Module edge_detector_n_LSW__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_div_100_LSW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module edge_detector_n_LSW__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module edge_detector_n_LSW__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_div_1000_LSW__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module edge_detector_n_LSW__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module edge_detector_n_LSW__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_div_1000_LSW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module commandDecoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 12    
Module bin2Dec__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
Module bin2Dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
Module edge_detector_n 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ringCounterFnd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fndControl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module edge_detector_n__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module edge_detector_n__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pwm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SG90_Grap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module edge_detector_n__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clock_div_100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module stepperMotorControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
Module edge_detector_n__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module edge_detector_n__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pwm__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MG90S_360degree 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ARCCOS/r_radVal" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP w_q_coord_y_sq, operation Mode is: A*B.
DSP Report: operator w_q_coord_y_sq is absorbed into DSP w_q_coord_y_sq.
DSP Report: Generating DSP w_sq_numerator, operation Mode is: PCIN+A*B.
DSP Report: operator w_sq_numerator is absorbed into DSP w_sq_numerator.
DSP Report: operator w_q_coord_x_sq is absorbed into DSP w_sq_numerator.
DSP Report: Generating DSP w_sq_numerator, operation Mode is: PCIN-A:B-C.
DSP Report: operator w_sq_numerator is absorbed into DSP w_sq_numerator.
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
DSP Report: Generating DSP w_q_theta_2_deg_temp0, operation Mode is: A*(B:0x394b).
DSP Report: operator w_q_theta_2_deg_temp0 is absorbed into DSP w_q_theta_2_deg_temp0.
INFO: [Synth 8-5546] ROM "ARCTAN_T2/r_radVal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ARCTAN_Y_OVER_X/r_radVal" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP w_q_theta_1_deg_temp0, operation Mode is: A*(B:0x394b).
DSP Report: operator w_q_theta_1_deg_temp0 is absorbed into DSP w_q_theta_1_deg_temp0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:868]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Controllers.v:868]
INFO: [Synth 8-4471] merging register 'ELBOW_DT/ED_DELAY_COUNTER/r_cp_reg' into 'SHOULDER_DT/ED_DELAY_COUNTER/r_cp_reg' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/SequentialLogics.v:177]
INFO: [Synth 8-4471] merging register 'ELBOW_DT/ED_DELAY_COUNTER/r_cp_z_reg' into 'SHOULDER_DT/ED_DELAY_COUNTER/r_cp_z_reg' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/SequentialLogics.v:178]
DSP Report: Generating DSP SHOULDER_A2D/w_q_duty_extended, operation Mode is: (A:0x25500)*B.
DSP Report: operator SHOULDER_A2D/w_q_duty_extended is absorbed into DSP SHOULDER_A2D/w_q_duty_extended.
DSP Report: operator SHOULDER_A2D/w_q_duty_extended is absorbed into DSP SHOULDER_A2D/w_q_duty_extended.
DSP Report: Generating DSP SHOULDER_A2D/w_q_duty_extended, operation Mode is: (PCIN>>17)+(A:0x25500)*B.
DSP Report: operator SHOULDER_A2D/w_q_duty_extended is absorbed into DSP SHOULDER_A2D/w_q_duty_extended.
DSP Report: operator SHOULDER_A2D/w_q_duty_extended is absorbed into DSP SHOULDER_A2D/w_q_duty_extended.
DSP Report: Generating DSP ELBOW_A2D/w_q_duty_extended, operation Mode is: (A:0x25500)*B.
DSP Report: operator ELBOW_A2D/w_q_duty_extended is absorbed into DSP ELBOW_A2D/w_q_duty_extended.
DSP Report: operator ELBOW_A2D/w_q_duty_extended is absorbed into DSP ELBOW_A2D/w_q_duty_extended.
DSP Report: Generating DSP ELBOW_A2D/w_q_duty_extended, operation Mode is: (PCIN>>17)+(A:0x25500)*B.
DSP Report: operator ELBOW_A2D/w_q_duty_extended is absorbed into DSP ELBOW_A2D/w_q_duty_extended.
DSP Report: operator ELBOW_A2D/w_q_duty_extended is absorbed into DSP ELBOW_A2D/w_q_duty_extended.
INFO: [Synth 8-4471] merging register 'MRRA_RX/CMD_DECODER/i_ms_clk/ed/ff_cur_reg' into 'MRRA_RX/CMD_DECODER/i_us_clk/ed/ff_cur_reg' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:754]
INFO: [Synth 8-4471] merging register 'MRRA_RX/CMD_DECODER/i_ms_clk/ed/ff_old_reg' into 'MRRA_RX/CMD_DECODER/i_us_clk/ed/ff_old_reg' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:755]
INFO: [Synth 8-4471] merging register 'MRRA_BASE/BASE_ROTATION_CTRL/ed/r_cp_reg' into 'MRRA_END_EFFECTOR/GRIP_CTRL/ed/r_cp_reg' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/SequentialLogics.v:177]
INFO: [Synth 8-4471] merging register 'MRRA_BASE/BASE_ROTATION_CTRL/ed/r_cp_z_reg' into 'MRRA_END_EFFECTOR/GRIP_CTRL/ed/r_cp_z_reg' [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/SequentialLogics.v:178]
INFO: [Synth 8-3886] merging instance 'SOLVERi_1/ARCCOS/r_radVal_reg[15]' (LDC) to 'SOLVERi_1/ARCCOS/r_radVal_reg[10]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_1/ARCCOS/r_radVal_reg[14]' (LDC) to 'SOLVERi_1/ARCCOS/r_radVal_reg[10]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_1/ARCCOS/r_radVal_reg[13]' (LDC) to 'SOLVERi_1/ARCCOS/r_radVal_reg[10]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_1/ARCCOS/r_radVal_reg[12]' (LDC) to 'SOLVERi_1/ARCCOS/r_radVal_reg[10]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_1/ARCCOS/r_radVal_reg[11]' (LDC) to 'SOLVERi_1/ARCCOS/r_radVal_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SOLVERi_1/\ARCCOS/r_radVal_reg[10] )
INFO: [Synth 8-3886] merging instance 'SOLVERi_1/SIN/r_sinVal_reg[9]' (LDC) to 'SOLVERi_1/SIN/r_sinVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_1/SIN/r_sinVal_reg[10]' (LDC) to 'SOLVERi_1/SIN/r_sinVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_1/SIN/r_sinVal_reg[11]' (LDC) to 'SOLVERi_1/SIN/r_sinVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_1/SIN/r_sinVal_reg[12]' (LDC) to 'SOLVERi_1/SIN/r_sinVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_1/SIN/r_sinVal_reg[13]' (LDC) to 'SOLVERi_1/SIN/r_sinVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_1/SIN/r_sinVal_reg[14]' (LDC) to 'SOLVERi_1/SIN/r_sinVal_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SOLVERi_1/\SIN/r_sinVal_reg[15] )
INFO: [Synth 8-3886] merging instance 'SOLVERi_2/ARCTAN_Y_OVER_X/r_radVal_reg[9]' (LDC) to 'SOLVERi_2/ARCTAN_Y_OVER_X/r_radVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_2/ARCTAN_T2/r_radVal_reg[9]' (LDC) to 'SOLVERi_2/ARCTAN_T2/r_radVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_2/ARCTAN_Y_OVER_X/r_radVal_reg[10]' (LDC) to 'SOLVERi_2/ARCTAN_Y_OVER_X/r_radVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_2/ARCTAN_T2/r_radVal_reg[10]' (LDC) to 'SOLVERi_2/ARCTAN_T2/r_radVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_2/ARCTAN_Y_OVER_X/r_radVal_reg[11]' (LDC) to 'SOLVERi_2/ARCTAN_Y_OVER_X/r_radVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_2/ARCTAN_T2/r_radVal_reg[11]' (LDC) to 'SOLVERi_2/ARCTAN_T2/r_radVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_2/ARCTAN_Y_OVER_X/r_radVal_reg[12]' (LDC) to 'SOLVERi_2/ARCTAN_Y_OVER_X/r_radVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_2/ARCTAN_T2/r_radVal_reg[12]' (LDC) to 'SOLVERi_2/ARCTAN_T2/r_radVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_2/ARCTAN_Y_OVER_X/r_radVal_reg[13]' (LDC) to 'SOLVERi_2/ARCTAN_Y_OVER_X/r_radVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_2/ARCTAN_T2/r_radVal_reg[13]' (LDC) to 'SOLVERi_2/ARCTAN_T2/r_radVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_2/ARCTAN_Y_OVER_X/r_radVal_reg[14]' (LDC) to 'SOLVERi_2/ARCTAN_Y_OVER_X/r_radVal_reg[15]'
INFO: [Synth 8-3886] merging instance 'SOLVERi_2/ARCTAN_T2/r_radVal_reg[14]' (LDC) to 'SOLVERi_2/ARCTAN_T2/r_radVal_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SOLVERi_2/\ARCTAN_Y_OVER_X/r_radVal_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SOLVERi_2/\ARCTAN_T2/r_radVal_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_0/MRRA_RX/CMD_DECODER/UART/count_reg[13]' (FDC) to 'i_0/MRRA_RX/CMD_DECODER/UART/count_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/MRRA_RX/CMD_DECODER/UART/count_reg[14]' (FDC) to 'i_0/MRRA_RX/CMD_DECODER/UART/count_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\MRRA_RX/CMD_DECODER/UART/count_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[0]' (FDCE) to 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[1]' (FDCE) to 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[2]' (FDCE) to 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[3]' (FDCE) to 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[4]' (FDCE) to 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[5]' (FDCE) to 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[7]' (FDCE) to 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[9]' (FDCE) to 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[10]' (FDCE) to 'i_0/MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\MRRA_BASE/BASE_ROTATION_CTRL/r_duty_angle_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_9/\MRRA_RX/CMD_DECODER/i_ms_clk/cnt_clk_source_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/i_9/\MRRA_RX/CMD_DECODER/i_s_clk/cnt_clk_source_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1149.684 ; gain = 421.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+--------------+---------------+----------------+
|Module Name              | RTL Object   | Depth x Width | Implemented As | 
+-------------------------+--------------+---------------+----------------+
|top_mobileRemoteRobotArm | SIN/r_sinVal | 1024x16       | LUT            | 
|top_mobileRemoteRobotArm | SIN/r_sinVal | 1024x1        | LUT            | 
+-------------------------+--------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+-------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|manipulatorSolver        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manipulatorSolver        | PCIN+A*B                 | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_mobileRemoteRobotArm | PCIN-A:B-C               | 9      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|manipulatorSolver        | A*(B:0x394b)             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|manipulatorSolver        | A*(B:0x394b)             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_mobileRemoteRobotArm | (A:0x25500)*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_mobileRemoteRobotArm | (PCIN>>17)+(A:0x25500)*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_mobileRemoteRobotArm | (A:0x25500)*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_mobileRemoteRobotArm | (PCIN>>17)+(A:0x25500)*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |manipulatorSolver__GB0             |           1|      4952|
|2     |manipulatorSolver__GB1             |           1|      3334|
|3     |datapath__73_manipulatorSolver__GD |           1|      5919|
|4     |top_MRRA_body__GC0                 |           1|       799|
|5     |top_mobileRemoteRobotArm__GC0      |           1|      1227|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1192.879 ; gain = 464.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1233.992 ; gain = 505.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |manipulatorSolver__GB0             |           1|      4952|
|2     |manipulatorSolver__GB1             |           1|      3334|
|3     |datapath__73_manipulatorSolver__GD |           1|      5919|
|4     |top_MRRA_body__GC0                 |           1|       799|
|5     |top_mobileRemoteRobotArm__GC0      |           1|      1333|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:433]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:433]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:432]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/harman/vivado/works/basys3_24_2/basys3_24_2.srcs/sources_1/new/Top_Robot_Arm.v:432]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1333.391 ; gain = 605.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1338.180 ; gain = 609.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1338.180 ; gain = 609.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1338.180 ; gain = 609.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1338.180 ; gain = 609.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1338.180 ; gain = 609.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1338.180 ; gain = 609.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |  1420|
|3     |DSP48E1   |     8|
|4     |DSP48E1_1 |     1|
|5     |LUT1      |   146|
|6     |LUT2      |  1753|
|7     |LUT3      |   229|
|8     |LUT4      |  2608|
|9     |LUT5      |  1157|
|10    |LUT6      |   710|
|11    |MUXF7     |    86|
|12    |MUXF8     |     5|
|13    |FDCE      |   371|
|14    |FDPE      |    11|
|15    |FDRE      |    51|
|16    |LDC       |    37|
|17    |IBUF      |     4|
|18    |OBUF      |    21|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------+--------------------------------+------+
|      |Instance                 |Module                          |Cells |
+------+-------------------------+--------------------------------+------+
|1     |top                      |                                |  8619|
|2     |  MRRA_BASE              |top_MRRA_base                   |   227|
|3     |    BASE_HEIGHT_CTRL     |stepperMotorControl             |    60|
|4     |      USEC               |clock_div_100                   |    21|
|5     |        ED_OUTPUT_TICK   |edge_detector_n_20              |     5|
|6     |    BASE_ROTATION_CTRL   |MG90S_360degree                 |   167|
|7     |      rotate             |SG90_Control_17                 |   161|
|8     |        SERVO_DRIVER     |pwm_18                          |   161|
|9     |          ED_COUNT_freq  |edge_detector_n_19              |     3|
|10    |  MRRA_BODY              |top_MRRA_body                   |  7524|
|11    |    ELBOW_A2D            |SG90_angle2Duty__parameterized0 |    17|
|12    |    ELBOW_DT             |SG90_dutyTracker                |    66|
|13    |    ELBOW_JOINT          |SG90_Control_8                  |   151|
|14    |      SERVO_DRIVER       |pwm_15                          |   151|
|15    |        ED_COUNT_freq    |edge_detector_n_16              |     4|
|16    |    SHOULDER_A2D         |SG90_angle2Duty                 |    21|
|17    |    SHOULDER_DT          |SG90_dutyTracker_9              |    83|
|18    |      ED_DELAY_COUNTER   |edge_detector_n_14              |     4|
|19    |    SHOULDER_JOINT       |SG90_Control_10                 |   150|
|20    |      SERVO_DRIVER       |pwm_12                          |   150|
|21    |        ED_COUNT_freq    |edge_detector_n_13              |     3|
|22    |    SOLVER               |manipulatorSolver               |  7036|
|23    |      ARCCOS             |arccos_LUT                      |   206|
|24    |      ARCTAN_T2          |arctan_LUT                      |   343|
|25    |      ARCTAN_Y_OVER_X    |arctan_LUT_11                   |    57|
|26    |      SIN                |sin_LUT                         |   147|
|27    |  MRRA_END_EFFECTOR      |top_MRRA_grip                   |   239|
|28    |    GRIP_CTRL            |SG90_Grap                       |   239|
|29    |      ed                 |edge_detector_n_6               |     4|
|30    |      grap               |SG90_Control                    |   162|
|31    |        SERVO_DRIVER     |pwm                             |   162|
|32    |          ED_COUNT_freq  |edge_detector_n_7               |     3|
|33    |  MRRA_RX                |top_MRRA_rx                     |   603|
|34    |    CMD_DECODER          |commandDecoder                  |   556|
|35    |      UART               |rx_uart_3_fix                   |   139|
|36    |        T_rate_ed        |edge_detector_n_LSW_4           |    11|
|37    |        i_data_ed        |edge_detector_n_LSW_5           |     6|
|38    |      i_ms_clk           |clock_div_1000_LSW              |    25|
|39    |        ed1000           |edge_detector_n_LSW_3           |     5|
|40    |      i_s_clk            |clock_div_1000_LSW_0            |    30|
|41    |        ed               |edge_detector_n_LSW_1           |     3|
|42    |        ed1000           |edge_detector_n_LSW_2           |     7|
|43    |      i_us_clk           |clock_div_100_LSW               |    20|
|44    |        ed               |edge_detector_n_LSW             |     4|
|45    |    DISPLAY_COORD        |fndControl                      |    47|
|46    |      FND_SELECT         |ringCounterFnd                  |    36|
|47    |        ED_DELAY_COUNTER |edge_detector_n                 |     3|
|48    |      FND_VALUE          |decoder7Seg                     |     7|
+------+-------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1338.180 ; gain = 609.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1338.180 ; gain = 497.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1338.180 ; gain = 609.848
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1338.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1557 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1338.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  LDC => LDCE: 37 instances

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1338.180 ; gain = 901.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1338.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/harman/vivado/works/basys3_24_2/basys3_24_2.runs/synth_1/top_mobileRemoteRobotArm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_mobileRemoteRobotArm_utilization_synth.rpt -pb top_mobileRemoteRobotArm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  2 18:27:48 2024...
