// Seed: 785987742
module module_0 (
    input tri1 module_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input supply0 id_5
    , id_18,
    input supply1 id_6,
    output supply0 id_7,
    input tri0 id_8
    , id_19,
    output wire id_9,
    output tri0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    output wor id_13,
    output supply0 id_14,
    output wire id_15,
    input wor id_16
);
  assign id_18 = id_6;
  id_20(
      .id_0(id_18),
      .id_1(id_14),
      .id_2(1),
      .id_3(1),
      .id_4(1'b0),
      .id_5(1),
      .id_6(1),
      .id_7(1 - 1'd0),
      .id_8(id_4),
      .id_9(1),
      .id_10(1),
      .id_11(""),
      .id_12(1),
      .id_13(id_4),
      .id_14((1)),
      .id_15(id_0),
      .id_16(1'h0),
      .id_17(id_19),
      .id_18(1 - id_8),
      .id_19(id_19)
  );
  wire id_21;
  assign id_4  = id_1 & id_3;
  assign id_15 = 1;
  assign id_11 = 1 ? 1 : (1);
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input tri0 id_2
);
  wire id_4;
  module_0(
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0
  );
endmodule
