NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v5.sv","mvau_tb_v5.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v5.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[290,0,3,"Module","Module"],[291,0,5,"<span class=\"Qualifier\">mvau_tb_v5.</span>&#8203;sv (testbench)","mvau_tb_v5.sv"],[292,0,3,"Signals","Signals"],[293,0,6,"aresetn","aresetn"],[294,0,6,"rready","rready"],[295,0,6,"wready","wready"],[296,0,6,"out_v","out_v"],[297,0,6,"out","out"],[298,0,6,"out_packed","out_packed"],[299,0,6,"in_v","in_v"],[300,0,6,"in_mat","in_mat"],[301,0,6,"in","in"],[302,0,6,"mvau_beh","mvau_beh"],[303,0,6,"test_count","test_count"],[304,0,6,"latency","latency"],[305,0,6,"sim_start","sim_start"],[306,0,6,"do_comp","do_comp"],[307,0,3,"Initial blocks","Initial_blocks"],[308,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[309,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[310,0,0,"CLK_GEN","CLK_GEN"],[311,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[312,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[313,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[314,0,2,"CALC_LATENCY","CALC_LATENCY"],[315,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[316,0,1,"Input Ready","Input_Ready"],[317,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[318,0,0,"Counters","Counters"],[319,0,0,"INP_GEN","INP_GEN"],[320,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[321,0,2,"INP_V_GEN","INP_V_GEN"]]);