<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: duodef.h Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>duodef.h</h1><a href="../../d4/d3/duodef_8h.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++ BUILD Version: 0005    // Increment this if a change has global effects</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1990  Microsoft Corporation</span>
00004 <span class="comment"></span>
00005 <span class="comment">Module Name:</span>
00006 <span class="comment"></span>
00007 <span class="comment">    duodef.h</span>
00008 <span class="comment"></span>
00009 <span class="comment">Abstract:</span>
00010 <span class="comment"></span>
00011 <span class="comment">    This module is the header file that describes hardware addresses</span>
00012 <span class="comment">    for the Duo system.</span>
00013 <span class="comment"></span>
00014 <span class="comment">Author:</span>
00015 <span class="comment"></span>
00016 <span class="comment">    Lluis Abello (lluis)  7-Apr-1993</span>
00017 <span class="comment"></span>
00018 <span class="comment">Revision History:</span>
00019 <span class="comment"></span>
00020 <span class="comment">--*/</span>
00021 
00022 <span class="preprocessor">#ifndef _DUODEF_</span>
00023 <span class="preprocessor"></span><span class="preprocessor">#define _DUODEF_</span>
00024 <span class="preprocessor"></span>
00025 <span class="comment">//</span>
00026 <span class="comment">// Define physical base addresses for system mapping.</span>
00027 <span class="comment">//</span>
00028 
<a name="l00029"></a><a class="code" href="../../d4/d3/duodef_8h.html#a0">00029</a> <span class="preprocessor">#define VIDEO_MEMORY_PHYSICAL_BASE 0x40000000 // physical base of video memory</span>
<a name="l00030"></a><a class="code" href="../../d4/d3/duodef_8h.html#a1">00030</a> <span class="preprocessor"></span><span class="preprocessor">#define VIDEO_CONTROL_PHYSICAL_BASE 0x60000000 // physical base of video control</span>
<a name="l00031"></a><a class="code" href="../../d4/d3/duodef_8h.html#a2">00031</a> <span class="preprocessor"></span><span class="preprocessor">#define CURSOR_CONTROL_PHYSICAL_BASE 0x60008000 // physical base of cursor control</span>
<a name="l00032"></a><a class="code" href="../../d4/d3/duodef_8h.html#a3">00032</a> <span class="preprocessor"></span><span class="preprocessor">#define VIDEO_ID_PHYSICAL_BASE 0x60010000 // physical base of video id register</span>
<a name="l00033"></a><a class="code" href="../../d4/d3/duodef_8h.html#a4">00033</a> <span class="preprocessor"></span><span class="preprocessor">#define VIDEO_RESET_PHYSICAL_BASE 0x60020000 // physical base of reset register</span>
<a name="l00034"></a><a class="code" href="../../d4/d3/duodef_8h.html#a5">00034</a> <span class="preprocessor"></span><span class="preprocessor">#define DEVICE_PHYSICAL_BASE 0x80000000 // physical base of device space</span>
<a name="l00035"></a><a class="code" href="../../d4/d3/duodef_8h.html#a6">00035</a> <span class="preprocessor"></span><span class="preprocessor">#define NET_PHYSICAL_BASE 0x80001000    // physical base of ethernet control</span>
<a name="l00036"></a><a class="code" href="../../d4/d3/duodef_8h.html#a7">00036</a> <span class="preprocessor"></span><span class="preprocessor">#define SCSI1_PHYSICAL_BASE 0x80002000  // physical base of SCSI1 control</span>
<a name="l00037"></a><a class="code" href="../../d4/d3/duodef_8h.html#a8">00037</a> <span class="preprocessor"></span><span class="preprocessor">#define SCSI2_PHYSICAL_BASE 0x80003000  // physical base of SCSI2 control</span>
<a name="l00038"></a><a class="code" href="../../d4/d3/duodef_8h.html#a9">00038</a> <span class="preprocessor"></span><span class="preprocessor">#define RTCLOCK_PHYSICAL_BASE 0x80004000 // physical base of realtime clock</span>
<a name="l00039"></a><a class="code" href="../../d4/d3/duodef_8h.html#a10">00039</a> <span class="preprocessor"></span><span class="preprocessor">#define KEYBOARD_PHYSICAL_BASE 0x80005000 // physical base of keyboard control</span>
<a name="l00040"></a><a class="code" href="../../d4/d3/duodef_8h.html#a11">00040</a> <span class="preprocessor"></span><span class="preprocessor">#define MOUSE_PHYSICAL_BASE 0x80005000  // physical base of mouse control</span>
<a name="l00041"></a><a class="code" href="../../d4/d3/duodef_8h.html#a12">00041</a> <span class="preprocessor"></span><span class="preprocessor">#define SERIAL0_PHYSICAL_BASE 0x80006000 // physical base of serial port 0</span>
<a name="l00042"></a><a class="code" href="../../d4/d3/duodef_8h.html#a13">00042</a> <span class="preprocessor"></span><span class="preprocessor">#define SERIAL1_PHYSICAL_BASE 0x80007000 // physical base of serial port 1</span>
<a name="l00043"></a><a class="code" href="../../d4/d3/duodef_8h.html#a14">00043</a> <span class="preprocessor"></span><span class="preprocessor">#define PARALLEL_PHYSICAL_BASE 0x80008000 // physical base of parallel port</span>
<a name="l00044"></a><a class="code" href="../../d4/d3/duodef_8h.html#a15">00044</a> <span class="preprocessor"></span><span class="preprocessor">#define EISA_CONTROL_PHYSICAL_BASE 0x90000000 // physical base of EISA control</span>
<a name="l00045"></a><a class="code" href="../../d4/d3/duodef_8h.html#a16">00045</a> <span class="preprocessor"></span><span class="preprocessor">#define EISA_MEMORY_PHYSICAL_BASE 0x91000000 // physical base of EISA memory</span>
<a name="l00046"></a><a class="code" href="../../d4/d3/duodef_8h.html#a17">00046</a> <span class="preprocessor"></span><span class="preprocessor">#define EISA_MEMORY_VERSION2_LOW 0x00000000 // physical base of EISA memory</span>
<a name="l00047"></a><a class="code" href="../../d4/d3/duodef_8h.html#a18">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define EISA_MEMORY_VERSION2_HIGH 0x00000001 // with version 2 address chip</span>
<a name="l00048"></a><a class="code" href="../../d4/d3/duodef_8h.html#a19">00048</a> <span class="preprocessor"></span><span class="preprocessor">#define PROM_PHYSICAL_BASE 0xfff00000   // physical base of boot PROM</span>
<a name="l00049"></a><a class="code" href="../../d4/d3/duodef_8h.html#a20">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_PHYSICAL_BASE 0xfff40000 // physical base of FLASH PROM</span>
00050 <span class="preprocessor"></span>
00051 <span class="comment">//</span>
00052 <span class="comment">// Define virtual/physical base addresses for system mapping.</span>
00053 <span class="comment">//</span>
00054 
<a name="l00055"></a><a class="code" href="../../d4/d3/duodef_8h.html#a21">00055</a> <span class="preprocessor">#define NVRAM_VIRTUAL_BASE 0xffff8000   // virtual base of nonvolatile RAM</span>
<a name="l00056"></a><a class="code" href="../../d4/d3/duodef_8h.html#a22">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define NVRAM_PHYSICAL_BASE 0x80009000  // physical base of nonvolatile RAM</span>
00057 <span class="preprocessor"></span>
<a name="l00058"></a><a class="code" href="../../d4/d3/duodef_8h.html#a23">00058</a> <span class="preprocessor">#define SP_VIRTUAL_BASE 0xffffa000      // virtual base of serial port 0</span>
<a name="l00059"></a><a class="code" href="../../d4/d3/duodef_8h.html#a24">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define SP_PHYSICAL_BASE SERIAL0_PHYSICAL_BASE // physical base of serial port 0</span>
00060 <span class="preprocessor"></span>
<a name="l00061"></a><a class="code" href="../../d4/d3/duodef_8h.html#a25">00061</a> <span class="preprocessor">#define DMA_VIRTUAL_BASE 0xffffc000     // virtual base of DMA control</span>
<a name="l00062"></a><a class="code" href="../../d4/d3/duodef_8h.html#a26">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_PHYSICAL_BASE DEVICE_PHYSICAL_BASE // physical base of DMA control</span>
00063 <span class="preprocessor"></span>
<a name="l00064"></a><a class="code" href="../../d4/d3/duodef_8h.html#a27">00064</a> <span class="preprocessor">#define INTERRUPT_VIRTUAL_BASE 0xffffd000 // virtual base of interrupt source</span>
<a name="l00065"></a><a class="code" href="../../d4/d3/duodef_8h.html#a28">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define INTERRUPT_PHYSICAL_BASE 0x8000f000 // physical base of interrupt source</span>
00066 <span class="preprocessor"></span>
00067 <span class="comment">//</span>
00068 <span class="comment">// Define the size of the DMA translation table.</span>
00069 <span class="comment">//</span>
<a name="l00070"></a><a class="code" href="../../d4/d3/duodef_8h.html#a29">00070</a> <span class="preprocessor">#define DMA_TRANSLATION_LIMIT 0x2000    // translation table limit</span>
00071 <span class="preprocessor"></span>
00072 <span class="comment">//</span>
00073 <span class="comment">// Define the maximum number of map registers allowed per allocation.</span>
00074 <span class="comment">//</span>
00075 
<a name="l00076"></a><a class="code" href="../../d4/d3/duodef_8h.html#a30">00076</a> <span class="preprocessor">#define DMA_REQUEST_LIMIT (DMA_TRANSLATION_LIMIT/(sizeof(TRANSLATION_ENTRY) * 8))</span>
00077 <span class="preprocessor"></span>
00078 <span class="comment">//</span>
00079 <span class="comment">// Define pointer to DMA control registers.</span>
00080 <span class="comment">//</span>
00081 
<a name="l00082"></a><a class="code" href="../../d4/d3/duodef_8h.html#a31">00082</a> <span class="preprocessor">#define DMA_CONTROL ((volatile PDMA_REGISTERS)(DMA_VIRTUAL_BASE))</span>
00083 <span class="preprocessor"></span>
00084 <span class="comment">//</span>
00085 <span class="comment">// Define DMA channel interrupt level.</span>
00086 <span class="comment">//</span>
00087 
<a name="l00088"></a><a class="code" href="../../d4/d3/duodef_8h.html#a32">00088</a> <span class="preprocessor">#define DMA_LEVEL       3</span>
00089 <span class="preprocessor"></span>
00090 <span class="comment">//</span>
00091 <span class="comment">// Define the minimum and maximum system time increment values in 100ns units.</span>
00092 <span class="comment">//</span>
00093 
<a name="l00094"></a><a class="code" href="../../d4/d3/duodef_8h.html#a33">00094</a> <span class="preprocessor">#define MAXIMUM_INCREMENT (10 * 1000 * 10)</span>
<a name="l00095"></a><a class="code" href="../../d4/d3/duodef_8h.html#a34">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define MINIMUM_INCREMENT (1 * 1000 * 10)</span>
00096 <span class="preprocessor"></span>
00097 <span class="comment">//</span>
00098 <span class="comment">// Define Duo clock level.</span>
00099 <span class="comment">//</span>
00100 
<a name="l00101"></a><a class="code" href="../../d4/d3/duodef_8h.html#a35">00101</a> <span class="preprocessor">#define CLOCK_LEVEL 6                   // Interval clock level</span>
<a name="l00102"></a><a class="code" href="../../d4/d3/duodef_8h.html#a36">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define CLOCK_INTERVAL ((MAXIMUM_INCREMENT / (10 * 1000)) - 1) // Ms minus 1</span>
<a name="l00103"></a><a class="code" href="../../d4/d3/duodef_8h.html#a37">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define CLOCK2_LEVEL CLOCK_LEVEL        //</span>
00104 <span class="preprocessor"></span>
00105 <span class="comment">//</span>
00106 <span class="comment">// Define EISA device level.</span>
00107 <span class="comment">//</span>
00108 
<a name="l00109"></a><a class="code" href="../../d4/d3/duodef_8h.html#a38">00109</a> <span class="preprocessor">#define EISA_DEVICE_LEVEL  5            // EISA bus interrupt level</span>
00110 <span class="preprocessor"></span>
00111 <span class="comment">//</span>
00112 <span class="comment">// Define EISA device interrupt vectors.</span>
00113 <span class="comment">//</span>
00114 
<a name="l00115"></a><a class="code" href="../../d4/d3/duodef_8h.html#a39">00115</a> <span class="preprocessor">#define EISA_VECTORS 32</span>
00116 <span class="preprocessor"></span>
<a name="l00117"></a><a class="code" href="../../d4/d3/duodef_8h.html#a40">00117</a> <span class="preprocessor">#define IRQL10_VECTOR (10 + EISA_VECTORS) // Eisa interrupt request level 10</span>
<a name="l00118"></a><a class="code" href="../../d4/d3/duodef_8h.html#a41">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define IRQL11_VECTOR (11 + EISA_VECTORS) // Eisa interrupt request level 11</span>
<a name="l00119"></a><a class="code" href="../../d4/d3/duodef_8h.html#a42">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define IRQL12_VECTOR (12 + EISA_VECTORS) // Eisa interrupt request level 12</span>
<a name="l00120"></a><a class="code" href="../../d4/d3/duodef_8h.html#a43">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define IRQL13_VECTOR (13 + EISA_VECTORS) // Eisa interrupt request level 13</span>
00121 <span class="preprocessor"></span>
<a name="l00122"></a><a class="code" href="../../d4/d3/duodef_8h.html#a44">00122</a> <span class="preprocessor">#define MAXIMUM_EISA_VECTOR (15 + EISA_VECTORS) // maximum EISA vector</span>
00123 <span class="preprocessor"></span>
00124 <span class="comment">//</span>
00125 <span class="comment">// Define I/O device interrupt level.</span>
00126 <span class="comment">//</span>
00127 
<a name="l00128"></a><a class="code" href="../../d4/d3/duodef_8h.html#a45">00128</a> <span class="preprocessor">#define DEVICE_LEVEL 4                  // I/O device interrupt level</span>
00129 <span class="preprocessor"></span>
00130 <span class="comment">//</span>
00131 <span class="comment">// Define device interrupt vectors.</span>
00132 <span class="comment">//</span>
00133 
<a name="l00134"></a><a class="code" href="../../d4/d3/duodef_8h.html#a46">00134</a> <span class="preprocessor">#define DEVICE_VECTORS 16               // starting builtin device vector</span>
00135 <span class="preprocessor"></span>
<a name="l00136"></a><a class="code" href="../../d4/d3/duodef_8h.html#a47">00136</a> <span class="preprocessor">#define PARALLEL_VECTOR (1 + DEVICE_VECTORS) // Parallel device interrupt vector</span>
<a name="l00137"></a><a class="code" href="../../d4/d3/duodef_8h.html#a48">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define VIDEO_VECTOR (3 + DEVICE_VECTORS) // video device interrupt vector</span>
<a name="l00138"></a><a class="code" href="../../d4/d3/duodef_8h.html#a49">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define NET_VECTOR (4 + DEVICE_VECTORS)  // ethernet device interrupt vector</span>
<a name="l00139"></a><a class="code" href="../../d4/d3/duodef_8h.html#a50">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define SCSI1_VECTOR (5 + DEVICE_VECTORS) // SCSI device interrupt vector</span>
<a name="l00140"></a><a class="code" href="../../d4/d3/duodef_8h.html#a51">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define SCSI2_VECTOR (6 + DEVICE_VECTORS) // SCSI device interrupt vector</span>
<a name="l00141"></a><a class="code" href="../../d4/d3/duodef_8h.html#a52">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define KEYBOARD_VECTOR (7 + DEVICE_VECTORS) // Keyboard device interrupt vector</span>
<a name="l00142"></a><a class="code" href="../../d4/d3/duodef_8h.html#a53">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define MOUSE_VECTOR (8 + DEVICE_VECTORS) // Mouse device interrupt vector</span>
<a name="l00143"></a><a class="code" href="../../d4/d3/duodef_8h.html#a54">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define SERIAL0_VECTOR (9 + DEVICE_VECTORS) // Serial device 0 interrupt vector</span>
<a name="l00144"></a><a class="code" href="../../d4/d3/duodef_8h.html#a55">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define SERIAL1_VECTOR (10 + DEVICE_VECTORS) // Serial device 1 interrupt vector</span>
00145 <span class="preprocessor"></span>
<a name="l00146"></a><a class="code" href="../../d4/d3/duodef_8h.html#a56">00146</a> <span class="preprocessor">#define MAXIMUM_BUILTIN_VECTOR SERIAL1_VECTOR // maximum builtin vector</span>
00147 <span class="preprocessor"></span>
00148 <span class="comment">//</span>
00149 <span class="comment">// Define the clock speed in megahetz for the SCSI protocol chips.</span>
00150 <span class="comment">//</span>
00151 
<a name="l00152"></a><a class="code" href="../../d4/d3/duodef_8h.html#a57">00152</a> <span class="preprocessor">#define NCR_SCSI_CLOCK_SPEED 24</span>
00153 <span class="preprocessor"></span>
00154 <span class="comment">//</span>
00155 <span class="comment">// PROM entry point definitions.</span>
00156 <span class="comment">//</span>
00157 <span class="comment">// Define base address of prom entry vector and prom entry macro.</span>
00158 <span class="comment">//</span>
00159 
<a name="l00160"></a><a class="code" href="../../d4/d3/duodef_8h.html#a58">00160</a> <span class="preprocessor">#define PROM_BASE (KSEG1_BASE | 0x1fc00000)</span>
<a name="l00161"></a><a class="code" href="../../d4/d3/duodef_8h.html#a59">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define PROM_ENTRY(x) (PROM_BASE + ((x) * 8))</span>
00162 <span class="preprocessor"></span>
00163 <span class="preprocessor">#endif // _DUODEF_</span>
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:39:47 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
