verilog xil_defaultlib  \
"../../../../my_static_pipeline_CPU.srcs/sources_1/ip/DMEM/sim/DMEM.v" \

verilog xil_defaultlib "glbl.v"

nosort
