#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jan 24 17:21:16 2024
# Process ID: 28716
# Current directory: C:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.runs/impl_1
# Command line: vivado.exe -log rhd_rhs_tb_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rhd_rhs_tb_wrapper.tcl -notrace
# Log file: C:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.runs/impl_1/rhd_rhs_tb_wrapper.vdi
# Journal file: C:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.runs/impl_1\vivado.jou
# Running On: DESKTOP-JS8NSUT, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34266 MB
#-----------------------------------------------------------
source rhd_rhs_tb_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 454.691 ; gain = 161.297
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top rhd_rhs_tb_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/rhd_rhs_tb/ip/rhd_rhs_tb_axi_vip_0_0/rhd_rhs_tb_axi_vip_0_0.dcp' for cell 'rhd_rhs_tb_i/axi_vip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/rhd_rhs_tb/ip/rhd_rhs_tb_axi_vip_0_1/rhd_rhs_tb_axi_vip_0_1.dcp' for cell 'rhd_rhs_tb_i/axi_vip_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/rhd_rhs_tb/ip/rhd_rhs_tb_seeg_0_0/rhd_rhs_tb_seeg_0_0.dcp' for cell 'rhd_rhs_tb_i/seeg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'rhd_rhs_tb_i/seeg_0/inst/recorder/rhd_S00_AXI/rhd/fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0.dcp' for cell 'rhd_rhs_tb_i/seeg_0/inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0.dcp' for cell 'rhd_rhs_tb_i/seeg_0/inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0.dcp' for cell 'rhd_rhs_tb_i/seeg_0/inst/recorder/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'rhd_rhs_tb_i/seeg_0/inst/stimulator/rhs_S00_AXI/rhs/fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0.dcp' for cell 'rhd_rhs_tb_i/seeg_0/inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_1/xpm_cdc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0.dcp' for cell 'rhd_rhs_tb_i/seeg_0/inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_1bit_inst_2/xpm_cdc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0.dcp' for cell 'rhd_rhs_tb_i/seeg_0/inst/stimulator/rhs_S00_AXI/rhs/xpm_cdc_5bit_inst_3/xpm_cdc_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1507.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 358 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_I_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_I_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_J_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_J_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_K_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_K_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_L_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_L_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_M_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_M_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_N_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_N_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_O_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_O_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_P_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO1_P_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_I_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_I_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_J_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_J_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_K_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_K_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_L_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_L_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_M_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_M_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_N_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_N_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_O_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_O_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_P_N' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rhd_rhs_tb_i/seeg_0/RHD_MISO2_P_P' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'rhd_rhs_tb_i/seeg_0/inst/recorder/rhd_S00_AXI/rhd/fifo_inst/U0'
Finished Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'rhd_rhs_tb_i/seeg_0/inst/recorder/rhd_S00_AXI/rhd/fifo_inst/U0'
Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'rhd_rhs_tb_i/seeg_0/inst/stimulator/rhs_S00_AXI/rhs/fifo_inst/U0'
Finished Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'rhd_rhs_tb_i/seeg_0/inst/stimulator/rhs_S00_AXI/rhs/fifo_inst/U0'
Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'rhd_rhs_tb_i/seeg_0/inst/recorder/rhd_S00_AXI/rhd/fifo_inst/U0'
Finished Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'rhd_rhs_tb_i/seeg_0/inst/recorder/rhd_S00_AXI/rhd/fifo_inst/U0'
Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'rhd_rhs_tb_i/seeg_0/inst/stimulator/rhs_S00_AXI/rhs/fifo_inst/U0'
Finished Parsing XDC File [c:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'rhd_rhs_tb_i/seeg_0/inst/stimulator/rhs_S00_AXI/rhs/fifo_inst/U0'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1942.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 6 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 16 instances

22 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1942.637 ; gain = 1414.570
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1942.637 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d41c3e31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 1942.637 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 9 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3721 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1706e52ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 2240.465 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 88 cells and removed 110 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 193d29924

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2240.465 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 356 cells and removed 10868 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1849b045b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2240.465 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5855 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1849b045b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2240.465 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 9cea40d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2240.465 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9cea40d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2240.465 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              88  |             110  |                                              0  |
|  Constant propagation         |             356  |           10868  |                                              0  |
|  Sweep                        |               0  |            5855  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2240.465 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 9cea40d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2240.465 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9cea40d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2240.465 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9cea40d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.465 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2240.465 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 9cea40d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2240.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2240.465 ; gain = 297.828
INFO: [runtcl-4] Executing : report_drc -file rhd_rhs_tb_wrapper_drc_opted.rpt -pb rhd_rhs_tb_wrapper_drc_opted.pb -rpx rhd_rhs_tb_wrapper_drc_opted.rpx
Command: report_drc -file rhd_rhs_tb_wrapper_drc_opted.rpt -pb rhd_rhs_tb_wrapper_drc_opted.pb -rpx rhd_rhs_tb_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.runs/impl_1/rhd_rhs_tb_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/UG3-HeadWornUnit-V2-Firmware/seeg_tb/seeg_tb.runs/impl_1/rhd_rhs_tb_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.465 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2240.465 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2240.465 ; gain = 0.000
ERROR: [Place 30-494] The design is empty
Resolution: Check if opt_design has removed all the leaf cells of your design.  Check whether you have instantiated and connected all of the top level ports.
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2240.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 32 Warnings, 0 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Jan 24 17:21:56 2024...
