============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 28 2024  10:39:36 pm
  Module:                 UART
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                   Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock RX_CLK)                launch                                    0 R 
(constraint.sdc_line_32)      ext delay                     +1000    1000 F 
RX_IN_S                       in port           6  1.6  100    +0    1000 F 
U0_UART_RX/RX_IN 
  g1989__6417/A1                                               +0    1000   
  g1989__6417/Y               OAI21X1HVT        6  2.0  171  +171    1171 R 
  g1987__1666/AN                                               +0    1171   
  g1987__1666/Y               NAND2BX1HVT       5  1.4  100  +200    1371 R 
  U0_data_sampling/Enable 
    g1495/A                                                    +0    1371   
    g1495/Y                   INVX1HVT          2  0.6   60  +103    1474 F 
    g1458__7098/A                                              +0    1474   
    g1458__7098/Y             NOR3X1HVT         1  0.3   98  +133    1607 R 
    g1456__5122/C0                                             +0    1607   
    g1456__5122/Y             OAI211X1HVT       2  0.6  246  +244    1850 F 
    g1453__1617/B                                              +0    1850   
    g1453__1617/Y             NOR2BX1HVT        1  0.3   73  +188    2038 R 
    g1451__6783/B0                                             +0    2038   
    g1451__6783/Y             AOI31X1HVT        1  0.2  169   +78    2116 F 
    g1450/A                                                    +0    2116   
    g1450/Y                   INVXLHVT          1  0.3   50  +137    2253 R 
    Samples_reg[1]/D     <<<  DFFRHQX1HVT                      +0    2253   
    Samples_reg[1]/CK         setup                     100  +179    2432 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock RX_CLK)                capture                                2500 R 
                              uncertainty                     -10    2490 R 
----------------------------------------------------------------------------
Cost Group   : 'RX_CLK' (path_group 'RX_CLK')
Timing slack :      58ps 
Start-point  : RX_IN_S
End-point    : U0_UART_RX/U0_data_sampling/Samples_reg[1]/D

