-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--D1_Frame_Cont[0] is CCD_Capture:u3|Frame_Cont[0]
D1_Frame_Cont[0] = DFFEAS(D1L3, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[1] is CCD_Capture:u3|Frame_Cont[1]
D1_Frame_Cont[1] = DFFEAS(D1L6, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[2] is CCD_Capture:u3|Frame_Cont[2]
D1_Frame_Cont[2] = DFFEAS(D1L9, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[3] is CCD_Capture:u3|Frame_Cont[3]
D1_Frame_Cont[3] = DFFEAS(D1L12, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--T1L1 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[0]~70
T1L1 = D1_Frame_Cont[2] & !D1_Frame_Cont[1] & (D1_Frame_Cont[0] $ !D1_Frame_Cont[3]) # !D1_Frame_Cont[2] & D1_Frame_Cont[0] & (D1_Frame_Cont[1] $ !D1_Frame_Cont[3]);


--T1L2 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[1]~71
T1L2 = D1_Frame_Cont[1] & (D1_Frame_Cont[0] & (D1_Frame_Cont[3]) # !D1_Frame_Cont[0] & D1_Frame_Cont[2]) # !D1_Frame_Cont[1] & D1_Frame_Cont[2] & (D1_Frame_Cont[0] $ D1_Frame_Cont[3]);


--T1L3 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[2]~72
T1L3 = D1_Frame_Cont[2] & D1_Frame_Cont[3] & (D1_Frame_Cont[1] # !D1_Frame_Cont[0]) # !D1_Frame_Cont[2] & !D1_Frame_Cont[0] & D1_Frame_Cont[1] & !D1_Frame_Cont[3];


--T1L4 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[3]~73
T1L4 = D1_Frame_Cont[0] & (D1_Frame_Cont[1] $ !D1_Frame_Cont[2]) # !D1_Frame_Cont[0] & (D1_Frame_Cont[1] & !D1_Frame_Cont[2] & D1_Frame_Cont[3] # !D1_Frame_Cont[1] & D1_Frame_Cont[2] & !D1_Frame_Cont[3]);


--T1L5 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[4]~74
T1L5 = D1_Frame_Cont[1] & D1_Frame_Cont[0] & (!D1_Frame_Cont[3]) # !D1_Frame_Cont[1] & (D1_Frame_Cont[2] & (!D1_Frame_Cont[3]) # !D1_Frame_Cont[2] & D1_Frame_Cont[0]);


--T1L6 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[5]~75
T1L6 = D1_Frame_Cont[0] & (D1_Frame_Cont[3] $ (D1_Frame_Cont[1] # !D1_Frame_Cont[2])) # !D1_Frame_Cont[0] & D1_Frame_Cont[1] & !D1_Frame_Cont[2] & !D1_Frame_Cont[3];


--T1L7 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[6]~76
T1L7 = D1_Frame_Cont[0] & (D1_Frame_Cont[3] # D1_Frame_Cont[1] $ D1_Frame_Cont[2]) # !D1_Frame_Cont[0] & (D1_Frame_Cont[1] # D1_Frame_Cont[2] $ D1_Frame_Cont[3]);


--D1_Frame_Cont[4] is CCD_Capture:u3|Frame_Cont[4]
D1_Frame_Cont[4] = DFFEAS(D1L15, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[5] is CCD_Capture:u3|Frame_Cont[5]
D1_Frame_Cont[5] = DFFEAS(D1L18, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[6] is CCD_Capture:u3|Frame_Cont[6]
D1_Frame_Cont[6] = DFFEAS(D1L21, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[7] is CCD_Capture:u3|Frame_Cont[7]
D1_Frame_Cont[7] = DFFEAS(D1L24, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--T2L1 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[0]~70
T2L1 = D1_Frame_Cont[6] & !D1_Frame_Cont[5] & (D1_Frame_Cont[4] $ !D1_Frame_Cont[7]) # !D1_Frame_Cont[6] & D1_Frame_Cont[4] & (D1_Frame_Cont[5] $ !D1_Frame_Cont[7]);


--T2L2 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[1]~71
T2L2 = D1_Frame_Cont[5] & (D1_Frame_Cont[4] & (D1_Frame_Cont[7]) # !D1_Frame_Cont[4] & D1_Frame_Cont[6]) # !D1_Frame_Cont[5] & D1_Frame_Cont[6] & (D1_Frame_Cont[4] $ D1_Frame_Cont[7]);


--T2L3 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[2]~72
T2L3 = D1_Frame_Cont[6] & D1_Frame_Cont[7] & (D1_Frame_Cont[5] # !D1_Frame_Cont[4]) # !D1_Frame_Cont[6] & !D1_Frame_Cont[4] & D1_Frame_Cont[5] & !D1_Frame_Cont[7];


--T2L4 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[3]~73
T2L4 = D1_Frame_Cont[4] & (D1_Frame_Cont[5] $ !D1_Frame_Cont[6]) # !D1_Frame_Cont[4] & (D1_Frame_Cont[5] & !D1_Frame_Cont[6] & D1_Frame_Cont[7] # !D1_Frame_Cont[5] & D1_Frame_Cont[6] & !D1_Frame_Cont[7]);


--T2L5 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[4]~74
T2L5 = D1_Frame_Cont[5] & D1_Frame_Cont[4] & (!D1_Frame_Cont[7]) # !D1_Frame_Cont[5] & (D1_Frame_Cont[6] & (!D1_Frame_Cont[7]) # !D1_Frame_Cont[6] & D1_Frame_Cont[4]);


--T2L6 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[5]~75
T2L6 = D1_Frame_Cont[4] & (D1_Frame_Cont[7] $ (D1_Frame_Cont[5] # !D1_Frame_Cont[6])) # !D1_Frame_Cont[4] & D1_Frame_Cont[5] & !D1_Frame_Cont[6] & !D1_Frame_Cont[7];


--T2L7 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[6]~76
T2L7 = D1_Frame_Cont[4] & (D1_Frame_Cont[7] # D1_Frame_Cont[5] $ D1_Frame_Cont[6]) # !D1_Frame_Cont[4] & (D1_Frame_Cont[5] # D1_Frame_Cont[6] $ D1_Frame_Cont[7]);


--D1_Frame_Cont[8] is CCD_Capture:u3|Frame_Cont[8]
D1_Frame_Cont[8] = DFFEAS(D1L27, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[9] is CCD_Capture:u3|Frame_Cont[9]
D1_Frame_Cont[9] = DFFEAS(D1L30, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[10] is CCD_Capture:u3|Frame_Cont[10]
D1_Frame_Cont[10] = DFFEAS(D1L33, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[11] is CCD_Capture:u3|Frame_Cont[11]
D1_Frame_Cont[11] = DFFEAS(D1L36, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--T3L1 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[0]~70
T3L1 = D1_Frame_Cont[10] & !D1_Frame_Cont[9] & (D1_Frame_Cont[8] $ !D1_Frame_Cont[11]) # !D1_Frame_Cont[10] & D1_Frame_Cont[8] & (D1_Frame_Cont[9] $ !D1_Frame_Cont[11]);


--T3L2 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[1]~71
T3L2 = D1_Frame_Cont[9] & (D1_Frame_Cont[8] & (D1_Frame_Cont[11]) # !D1_Frame_Cont[8] & D1_Frame_Cont[10]) # !D1_Frame_Cont[9] & D1_Frame_Cont[10] & (D1_Frame_Cont[8] $ D1_Frame_Cont[11]);


--T3L3 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[2]~72
T3L3 = D1_Frame_Cont[10] & D1_Frame_Cont[11] & (D1_Frame_Cont[9] # !D1_Frame_Cont[8]) # !D1_Frame_Cont[10] & !D1_Frame_Cont[8] & D1_Frame_Cont[9] & !D1_Frame_Cont[11];


--T3L4 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[3]~73
T3L4 = D1_Frame_Cont[8] & (D1_Frame_Cont[9] $ !D1_Frame_Cont[10]) # !D1_Frame_Cont[8] & (D1_Frame_Cont[9] & !D1_Frame_Cont[10] & D1_Frame_Cont[11] # !D1_Frame_Cont[9] & D1_Frame_Cont[10] & !D1_Frame_Cont[11]);


--T3L5 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[4]~74
T3L5 = D1_Frame_Cont[9] & D1_Frame_Cont[8] & (!D1_Frame_Cont[11]) # !D1_Frame_Cont[9] & (D1_Frame_Cont[10] & (!D1_Frame_Cont[11]) # !D1_Frame_Cont[10] & D1_Frame_Cont[8]);


--T3L6 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[5]~75
T3L6 = D1_Frame_Cont[8] & (D1_Frame_Cont[11] $ (D1_Frame_Cont[9] # !D1_Frame_Cont[10])) # !D1_Frame_Cont[8] & D1_Frame_Cont[9] & !D1_Frame_Cont[10] & !D1_Frame_Cont[11];


--T3L7 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[6]~76
T3L7 = D1_Frame_Cont[8] & (D1_Frame_Cont[11] # D1_Frame_Cont[9] $ D1_Frame_Cont[10]) # !D1_Frame_Cont[8] & (D1_Frame_Cont[9] # D1_Frame_Cont[10] $ D1_Frame_Cont[11]);


--D1_Frame_Cont[12] is CCD_Capture:u3|Frame_Cont[12]
D1_Frame_Cont[12] = DFFEAS(D1L39, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[13] is CCD_Capture:u3|Frame_Cont[13]
D1_Frame_Cont[13] = DFFEAS(D1L42, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[14] is CCD_Capture:u3|Frame_Cont[14]
D1_Frame_Cont[14] = DFFEAS(D1L45, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[15] is CCD_Capture:u3|Frame_Cont[15]
D1_Frame_Cont[15] = DFFEAS(D1L48, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--T4L1 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[0]~70
T4L1 = D1_Frame_Cont[14] & !D1_Frame_Cont[13] & (D1_Frame_Cont[12] $ !D1_Frame_Cont[15]) # !D1_Frame_Cont[14] & D1_Frame_Cont[12] & (D1_Frame_Cont[13] $ !D1_Frame_Cont[15]);


--T4L2 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[1]~71
T4L2 = D1_Frame_Cont[13] & (D1_Frame_Cont[12] & (D1_Frame_Cont[15]) # !D1_Frame_Cont[12] & D1_Frame_Cont[14]) # !D1_Frame_Cont[13] & D1_Frame_Cont[14] & (D1_Frame_Cont[12] $ D1_Frame_Cont[15]);


--T4L3 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[2]~72
T4L3 = D1_Frame_Cont[14] & D1_Frame_Cont[15] & (D1_Frame_Cont[13] # !D1_Frame_Cont[12]) # !D1_Frame_Cont[14] & !D1_Frame_Cont[12] & D1_Frame_Cont[13] & !D1_Frame_Cont[15];


--T4L4 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[3]~73
T4L4 = D1_Frame_Cont[12] & (D1_Frame_Cont[13] $ !D1_Frame_Cont[14]) # !D1_Frame_Cont[12] & (D1_Frame_Cont[13] & !D1_Frame_Cont[14] & D1_Frame_Cont[15] # !D1_Frame_Cont[13] & D1_Frame_Cont[14] & !D1_Frame_Cont[15]);


--T4L5 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[4]~74
T4L5 = D1_Frame_Cont[13] & D1_Frame_Cont[12] & (!D1_Frame_Cont[15]) # !D1_Frame_Cont[13] & (D1_Frame_Cont[14] & (!D1_Frame_Cont[15]) # !D1_Frame_Cont[14] & D1_Frame_Cont[12]);


--T4L6 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[5]~75
T4L6 = D1_Frame_Cont[12] & (D1_Frame_Cont[15] $ (D1_Frame_Cont[13] # !D1_Frame_Cont[14])) # !D1_Frame_Cont[12] & D1_Frame_Cont[13] & !D1_Frame_Cont[14] & !D1_Frame_Cont[15];


--T4L7 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[6]~76
T4L7 = D1_Frame_Cont[12] & (D1_Frame_Cont[15] # D1_Frame_Cont[13] $ D1_Frame_Cont[14]) # !D1_Frame_Cont[12] & (D1_Frame_Cont[13] # D1_Frame_Cont[14] $ D1_Frame_Cont[15]);


--D1_Frame_Cont[16] is CCD_Capture:u3|Frame_Cont[16]
D1_Frame_Cont[16] = DFFEAS(D1L51, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[17] is CCD_Capture:u3|Frame_Cont[17]
D1_Frame_Cont[17] = DFFEAS(D1L54, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[18] is CCD_Capture:u3|Frame_Cont[18]
D1_Frame_Cont[18] = DFFEAS(D1L57, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[19] is CCD_Capture:u3|Frame_Cont[19]
D1_Frame_Cont[19] = DFFEAS(D1L60, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--T5L1 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[0]~70
T5L1 = D1_Frame_Cont[18] & !D1_Frame_Cont[17] & (D1_Frame_Cont[16] $ !D1_Frame_Cont[19]) # !D1_Frame_Cont[18] & D1_Frame_Cont[16] & (D1_Frame_Cont[17] $ !D1_Frame_Cont[19]);


--T5L2 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[1]~71
T5L2 = D1_Frame_Cont[17] & (D1_Frame_Cont[16] & (D1_Frame_Cont[19]) # !D1_Frame_Cont[16] & D1_Frame_Cont[18]) # !D1_Frame_Cont[17] & D1_Frame_Cont[18] & (D1_Frame_Cont[16] $ D1_Frame_Cont[19]);


--T5L3 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[2]~72
T5L3 = D1_Frame_Cont[18] & D1_Frame_Cont[19] & (D1_Frame_Cont[17] # !D1_Frame_Cont[16]) # !D1_Frame_Cont[18] & !D1_Frame_Cont[16] & D1_Frame_Cont[17] & !D1_Frame_Cont[19];


--T5L4 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[3]~73
T5L4 = D1_Frame_Cont[16] & (D1_Frame_Cont[17] $ !D1_Frame_Cont[18]) # !D1_Frame_Cont[16] & (D1_Frame_Cont[17] & !D1_Frame_Cont[18] & D1_Frame_Cont[19] # !D1_Frame_Cont[17] & D1_Frame_Cont[18] & !D1_Frame_Cont[19]);


--T5L5 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[4]~74
T5L5 = D1_Frame_Cont[17] & D1_Frame_Cont[16] & (!D1_Frame_Cont[19]) # !D1_Frame_Cont[17] & (D1_Frame_Cont[18] & (!D1_Frame_Cont[19]) # !D1_Frame_Cont[18] & D1_Frame_Cont[16]);


--T5L6 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[5]~75
T5L6 = D1_Frame_Cont[16] & (D1_Frame_Cont[19] $ (D1_Frame_Cont[17] # !D1_Frame_Cont[18])) # !D1_Frame_Cont[16] & D1_Frame_Cont[17] & !D1_Frame_Cont[18] & !D1_Frame_Cont[19];


--T5L7 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[6]~76
T5L7 = D1_Frame_Cont[16] & (D1_Frame_Cont[19] # D1_Frame_Cont[17] $ D1_Frame_Cont[18]) # !D1_Frame_Cont[16] & (D1_Frame_Cont[17] # D1_Frame_Cont[18] $ D1_Frame_Cont[19]);


--D1_Frame_Cont[20] is CCD_Capture:u3|Frame_Cont[20]
D1_Frame_Cont[20] = DFFEAS(D1L63, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[21] is CCD_Capture:u3|Frame_Cont[21]
D1_Frame_Cont[21] = DFFEAS(D1L66, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[22] is CCD_Capture:u3|Frame_Cont[22]
D1_Frame_Cont[22] = DFFEAS(D1L69, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[23] is CCD_Capture:u3|Frame_Cont[23]
D1_Frame_Cont[23] = DFFEAS(D1L72, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--T6L1 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[0]~70
T6L1 = D1_Frame_Cont[22] & !D1_Frame_Cont[21] & (D1_Frame_Cont[20] $ !D1_Frame_Cont[23]) # !D1_Frame_Cont[22] & D1_Frame_Cont[20] & (D1_Frame_Cont[21] $ !D1_Frame_Cont[23]);


--T6L2 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[1]~71
T6L2 = D1_Frame_Cont[21] & (D1_Frame_Cont[20] & (D1_Frame_Cont[23]) # !D1_Frame_Cont[20] & D1_Frame_Cont[22]) # !D1_Frame_Cont[21] & D1_Frame_Cont[22] & (D1_Frame_Cont[20] $ D1_Frame_Cont[23]);


--T6L3 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[2]~72
T6L3 = D1_Frame_Cont[22] & D1_Frame_Cont[23] & (D1_Frame_Cont[21] # !D1_Frame_Cont[20]) # !D1_Frame_Cont[22] & !D1_Frame_Cont[20] & D1_Frame_Cont[21] & !D1_Frame_Cont[23];


--T6L4 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[3]~73
T6L4 = D1_Frame_Cont[20] & (D1_Frame_Cont[21] $ !D1_Frame_Cont[22]) # !D1_Frame_Cont[20] & (D1_Frame_Cont[21] & !D1_Frame_Cont[22] & D1_Frame_Cont[23] # !D1_Frame_Cont[21] & D1_Frame_Cont[22] & !D1_Frame_Cont[23]);


--T6L5 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[4]~74
T6L5 = D1_Frame_Cont[21] & D1_Frame_Cont[20] & (!D1_Frame_Cont[23]) # !D1_Frame_Cont[21] & (D1_Frame_Cont[22] & (!D1_Frame_Cont[23]) # !D1_Frame_Cont[22] & D1_Frame_Cont[20]);


--T6L6 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[5]~75
T6L6 = D1_Frame_Cont[20] & (D1_Frame_Cont[23] $ (D1_Frame_Cont[21] # !D1_Frame_Cont[22])) # !D1_Frame_Cont[20] & D1_Frame_Cont[21] & !D1_Frame_Cont[22] & !D1_Frame_Cont[23];


--T6L7 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[6]~76
T6L7 = D1_Frame_Cont[20] & (D1_Frame_Cont[23] # D1_Frame_Cont[21] $ D1_Frame_Cont[22]) # !D1_Frame_Cont[20] & (D1_Frame_Cont[21] # D1_Frame_Cont[22] $ D1_Frame_Cont[23]);


--D1_Frame_Cont[24] is CCD_Capture:u3|Frame_Cont[24]
D1_Frame_Cont[24] = DFFEAS(D1L75, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[25] is CCD_Capture:u3|Frame_Cont[25]
D1_Frame_Cont[25] = DFFEAS(D1L78, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[26] is CCD_Capture:u3|Frame_Cont[26]
D1_Frame_Cont[26] = DFFEAS(D1L81, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[27] is CCD_Capture:u3|Frame_Cont[27]
D1_Frame_Cont[27] = DFFEAS(D1L84, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--T7L1 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[0]~70
T7L1 = D1_Frame_Cont[26] & !D1_Frame_Cont[25] & (D1_Frame_Cont[24] $ !D1_Frame_Cont[27]) # !D1_Frame_Cont[26] & D1_Frame_Cont[24] & (D1_Frame_Cont[25] $ !D1_Frame_Cont[27]);


--T7L2 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[1]~71
T7L2 = D1_Frame_Cont[25] & (D1_Frame_Cont[24] & (D1_Frame_Cont[27]) # !D1_Frame_Cont[24] & D1_Frame_Cont[26]) # !D1_Frame_Cont[25] & D1_Frame_Cont[26] & (D1_Frame_Cont[24] $ D1_Frame_Cont[27]);


--T7L3 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[2]~72
T7L3 = D1_Frame_Cont[26] & D1_Frame_Cont[27] & (D1_Frame_Cont[25] # !D1_Frame_Cont[24]) # !D1_Frame_Cont[26] & !D1_Frame_Cont[24] & D1_Frame_Cont[25] & !D1_Frame_Cont[27];


--T7L4 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[3]~73
T7L4 = D1_Frame_Cont[24] & (D1_Frame_Cont[25] $ !D1_Frame_Cont[26]) # !D1_Frame_Cont[24] & (D1_Frame_Cont[25] & !D1_Frame_Cont[26] & D1_Frame_Cont[27] # !D1_Frame_Cont[25] & D1_Frame_Cont[26] & !D1_Frame_Cont[27]);


--T7L5 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[4]~74
T7L5 = D1_Frame_Cont[25] & D1_Frame_Cont[24] & (!D1_Frame_Cont[27]) # !D1_Frame_Cont[25] & (D1_Frame_Cont[26] & (!D1_Frame_Cont[27]) # !D1_Frame_Cont[26] & D1_Frame_Cont[24]);


--T7L6 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[5]~75
T7L6 = D1_Frame_Cont[24] & (D1_Frame_Cont[27] $ (D1_Frame_Cont[25] # !D1_Frame_Cont[26])) # !D1_Frame_Cont[24] & D1_Frame_Cont[25] & !D1_Frame_Cont[26] & !D1_Frame_Cont[27];


--T7L7 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[6]~76
T7L7 = D1_Frame_Cont[24] & (D1_Frame_Cont[27] # D1_Frame_Cont[25] $ D1_Frame_Cont[26]) # !D1_Frame_Cont[24] & (D1_Frame_Cont[25] # D1_Frame_Cont[26] $ D1_Frame_Cont[27]);


--D1_Frame_Cont[28] is CCD_Capture:u3|Frame_Cont[28]
D1_Frame_Cont[28] = DFFEAS(D1L87, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[29] is CCD_Capture:u3|Frame_Cont[29]
D1_Frame_Cont[29] = DFFEAS(D1L90, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[30] is CCD_Capture:u3|Frame_Cont[30]
D1_Frame_Cont[30] = DFFEAS(D1L93, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[31] is CCD_Capture:u3|Frame_Cont[31]
D1_Frame_Cont[31] = DFFEAS(D1L96, CCD_PIXCLK, C1_oRST_1,  , D1L167,  ,  ,  ,  );


--T8L1 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[0]~70
T8L1 = D1_Frame_Cont[30] & !D1_Frame_Cont[29] & (D1_Frame_Cont[28] $ !D1_Frame_Cont[31]) # !D1_Frame_Cont[30] & D1_Frame_Cont[28] & (D1_Frame_Cont[29] $ !D1_Frame_Cont[31]);


--T8L2 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[1]~71
T8L2 = D1_Frame_Cont[29] & (D1_Frame_Cont[28] & (D1_Frame_Cont[31]) # !D1_Frame_Cont[28] & D1_Frame_Cont[30]) # !D1_Frame_Cont[29] & D1_Frame_Cont[30] & (D1_Frame_Cont[28] $ D1_Frame_Cont[31]);


--T8L3 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[2]~72
T8L3 = D1_Frame_Cont[30] & D1_Frame_Cont[31] & (D1_Frame_Cont[29] # !D1_Frame_Cont[28]) # !D1_Frame_Cont[30] & !D1_Frame_Cont[28] & D1_Frame_Cont[29] & !D1_Frame_Cont[31];


--T8L4 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[3]~73
T8L4 = D1_Frame_Cont[28] & (D1_Frame_Cont[29] $ !D1_Frame_Cont[30]) # !D1_Frame_Cont[28] & (D1_Frame_Cont[29] & !D1_Frame_Cont[30] & D1_Frame_Cont[31] # !D1_Frame_Cont[29] & D1_Frame_Cont[30] & !D1_Frame_Cont[31]);


--T8L5 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[4]~74
T8L5 = D1_Frame_Cont[29] & D1_Frame_Cont[28] & (!D1_Frame_Cont[31]) # !D1_Frame_Cont[29] & (D1_Frame_Cont[30] & (!D1_Frame_Cont[31]) # !D1_Frame_Cont[30] & D1_Frame_Cont[28]);


--T8L6 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[5]~75
T8L6 = D1_Frame_Cont[28] & (D1_Frame_Cont[31] $ (D1_Frame_Cont[29] # !D1_Frame_Cont[30])) # !D1_Frame_Cont[28] & D1_Frame_Cont[29] & !D1_Frame_Cont[30] & !D1_Frame_Cont[31];


--T8L7 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[6]~76
T8L7 = D1_Frame_Cont[28] & (D1_Frame_Cont[31] # D1_Frame_Cont[29] $ D1_Frame_Cont[30]) # !D1_Frame_Cont[28] & (D1_Frame_Cont[29] # D1_Frame_Cont[30] $ D1_Frame_Cont[31]);


--D1_Y_Cont[0] is CCD_Capture:u3|Y_Cont[0]
D1_Y_Cont[0] = DFFEAS(D1L140, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[1] is CCD_Capture:u3|Y_Cont[1]
D1_Y_Cont[1] = DFFEAS(D1L144, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[2] is CCD_Capture:u3|Y_Cont[2]
D1_Y_Cont[2] = DFFEAS(D1L147, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[3] is CCD_Capture:u3|Y_Cont[3]
D1_Y_Cont[3] = DFFEAS(D1L150, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[4] is CCD_Capture:u3|Y_Cont[4]
D1_Y_Cont[4] = DFFEAS(D1L153, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[5] is CCD_Capture:u3|Y_Cont[5]
D1_Y_Cont[5] = DFFEAS(D1L156, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[6] is CCD_Capture:u3|Y_Cont[6]
D1_Y_Cont[6] = DFFEAS(D1L159, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[7] is CCD_Capture:u3|Y_Cont[7]
D1_Y_Cont[7] = DFFEAS(D1L162, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[8] is CCD_Capture:u3|Y_Cont[8]
D1_Y_Cont[8] = DFFEAS(D1L165, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--G1_SA[0] is Sdram_Control_4Port:u6|SA[0]
G1_SA[0] = DFFEAS(G1L65, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[1] is Sdram_Control_4Port:u6|SA[1]
G1_SA[1] = DFFEAS(G1L66, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[2] is Sdram_Control_4Port:u6|SA[2]
G1_SA[2] = DFFEAS(G1L67, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[3] is Sdram_Control_4Port:u6|SA[3]
G1_SA[3] = DFFEAS(G1L68, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[4] is Sdram_Control_4Port:u6|SA[4]
G1_SA[4] = DFFEAS(G1L69, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[5] is Sdram_Control_4Port:u6|SA[5]
G1_SA[5] = DFFEAS(G1L70, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[6] is Sdram_Control_4Port:u6|SA[6]
G1_SA[6] = DFFEAS(G1L71, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[7] is Sdram_Control_4Port:u6|SA[7]
G1_SA[7] = DFFEAS(G1L72, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[8] is Sdram_Control_4Port:u6|SA[8]
G1_SA[8] = DFFEAS(G1L73, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[9] is Sdram_Control_4Port:u6|SA[9]
G1_SA[9] = DFFEAS(G1L74, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[10] is Sdram_Control_4Port:u6|SA[10]
G1_SA[10] = DFFEAS(G1L75, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_SA[11] is Sdram_Control_4Port:u6|SA[11]
G1_SA[11] = DFFEAS(G1L76, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_DQM[1] is Sdram_Control_4Port:u6|DQM[1]
G1_DQM[1] = DFFEAS(G1L14, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_WE_N is Sdram_Control_4Port:u6|WE_N
G1_WE_N = DFFEAS(G1L105, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_CAS_N is Sdram_Control_4Port:u6|CAS_N
G1_CAS_N = DFFEAS(G1L5, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_RAS_N is Sdram_Control_4Port:u6|RAS_N
G1_RAS_N = DFFEAS(G1L42, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_CS_N[0] is Sdram_Control_4Port:u6|CS_N[0]
G1_CS_N[0] = DFFEAS(U1_CS_N[0], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_BA[0] is Sdram_Control_4Port:u6|BA[0]
G1_BA[0] = DFFEAS(U1_BA[0], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_BA[1] is Sdram_Control_4Port:u6|BA[1]
G1_BA[1] = DFFEAS(U1_BA[1], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--NB1__clk0 is Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
NB1__clk0 = PLL.CLK0(.ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .INCLK(CLOCK_50), .INCLK());

--NB1__clk1 is Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1
NB1__clk1 = PLL.CLK1(.ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .INCLK(CLOCK_50), .INCLK());


--PB2L40Q is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[0]~reg0
PB2L40Q = DFFEAS(PB2L38, J1_mI2C_CTRL_CLK, KEY[0],  ,  , VCC,  ,  , !J1_mI2C_GO);


--PB2L46Q is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[2]~reg0
PB2L46Q = DFFEAS(PB2L44, J1_mI2C_CTRL_CLK, KEY[0],  ,  , VCC,  ,  , !J1_mI2C_GO);


--PB2L49Q is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[3]~reg0
PB2L49Q = DFFEAS(PB2L47, J1_mI2C_CTRL_CLK, KEY[0],  ,  , VCC,  ,  , !J1_mI2C_GO);


--PB2L43Q is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[1]~reg0
PB2L43Q = DFFEAS(PB2L41, J1_mI2C_CTRL_CLK, KEY[0],  ,  , VCC,  ,  , !J1_mI2C_GO);


--PB2L15 is I2C_AV_Config:u8|I2C_Controller:u0|I2C_SCLK~253
PB2L15 = PB2L40Q # PB2L46Q # PB2L49Q # PB2L43Q;


--PB2L52Q is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[4]~reg0
PB2L52Q = DFFEAS(PB2L50, J1_mI2C_CTRL_CLK, KEY[0],  ,  , VCC,  ,  , !J1_mI2C_GO);


--PB2L16 is I2C_AV_Config:u8|I2C_Controller:u0|I2C_SCLK~254
PB2L16 = PB2L52Q & (!PB2L49Q # !PB2L46Q) # !PB2L52Q & PB2L15;


--PB2L55Q is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[5]~reg0
PB2L55Q = DFFEAS(PB2L53, J1_mI2C_CTRL_CLK, KEY[0],  ,  , VCC,  ,  , !J1_mI2C_GO);


--J1_mI2C_CTRL_CLK is I2C_AV_Config:u8|mI2C_CTRL_CLK
J1_mI2C_CTRL_CLK = DFFEAS(J1L73, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--PB2_SCLK is I2C_AV_Config:u8|I2C_Controller:u0|SCLK
PB2_SCLK = DFFEAS(PB2L23, J1_mI2C_CTRL_CLK, KEY[0],  ,  ,  ,  ,  ,  );


--PB2L17 is I2C_AV_Config:u8|I2C_Controller:u0|I2C_SCLK~255
PB2L17 = PB2L16 & PB2L55Q & !J1_mI2C_CTRL_CLK # !PB2_SCLK;


--CCD_MCLK is CCD_MCLK
CCD_MCLK = DFFEAS(A1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--B1_oVGA_H_SYNC is VGA_Controller:u1|oVGA_H_SYNC
B1_oVGA_H_SYNC = DFFEAS(B1L42, CCD_MCLK, C1_oRST_2,  ,  ,  ,  ,  ,  );


--B1_oVGA_V_SYNC is VGA_Controller:u1|oVGA_V_SYNC
B1_oVGA_V_SYNC = DFFEAS(B1L160, CCD_MCLK, C1_oRST_2,  ,  ,  ,  ,  ,  );


--B1_oVGA_BLANK is VGA_Controller:u1|oVGA_BLANK
B1_oVGA_BLANK = B1_oVGA_H_SYNC & B1_oVGA_V_SYNC;


--B1_V_Cont[6] is VGA_Controller:u1|V_Cont[6]
B1_V_Cont[6] = DFFEAS(B1L68, CCD_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L45,  );


--B1_V_Cont[7] is VGA_Controller:u1|V_Cont[7]
B1_V_Cont[7] = DFFEAS(B1L71, CCD_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L45,  );


--B1_V_Cont[8] is VGA_Controller:u1|V_Cont[8]
B1_V_Cont[8] = DFFEAS(B1L74, CCD_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L45,  );


--B1L38 is VGA_Controller:u1|LessThan~1087
B1L38 = !B1_V_Cont[6] & !B1_V_Cont[7] & !B1_V_Cont[8];


--B1_V_Cont[1] is VGA_Controller:u1|V_Cont[1]
B1_V_Cont[1] = DFFEAS(B1L53, CCD_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L45,  );


--B1_V_Cont[2] is VGA_Controller:u1|V_Cont[2]
B1_V_Cont[2] = DFFEAS(B1L56, CCD_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L45,  );


--B1_V_Cont[3] is VGA_Controller:u1|V_Cont[3]
B1_V_Cont[3] = DFFEAS(B1L59, CCD_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L45,  );


--B1L39 is VGA_Controller:u1|LessThan~1088
B1L39 = !B1_V_Cont[1] & !B1_V_Cont[2] & !B1_V_Cont[3];


--B1_V_Cont[4] is VGA_Controller:u1|V_Cont[4]
B1_V_Cont[4] = DFFEAS(B1L62, CCD_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L45,  );


--B1_V_Cont[5] is VGA_Controller:u1|V_Cont[5]
B1_V_Cont[5] = DFFEAS(B1L65, CCD_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L45,  );


--B1L40 is VGA_Controller:u1|LessThan~1089
B1L40 = B1L39 & !B1_V_Cont[4] # !B1_V_Cont[5];


--B1_V_Cont[9] is VGA_Controller:u1|V_Cont[9]
B1_V_Cont[9] = DFFEAS(B1L77, CCD_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L45,  );


--B1L41 is VGA_Controller:u1|LessThan~1090
B1L41 = B1_V_Cont[4] # B1_V_Cont[5] # !B1L39 # !B1L38;


--B1L157 is VGA_Controller:u1|oVGA_R~413
B1L157 = B1_V_Cont[9] & (!B1L41) # !B1_V_Cont[9] & (!B1L40 # !B1L38);


--B1_H_Cont[4] is VGA_Controller:u1|H_Cont[4]
B1_H_Cont[4] = DFFEAS(B1L20, CCD_MCLK, C1_oRST_2,  ,  ,  ,  , B1L46,  );


--B1_H_Cont[5] is VGA_Controller:u1|H_Cont[5]
B1_H_Cont[5] = DFFEAS(B1L23, CCD_MCLK, C1_oRST_2,  ,  ,  ,  , B1L46,  );


--B1_H_Cont[6] is VGA_Controller:u1|H_Cont[6]
B1_H_Cont[6] = DFFEAS(B1L27, CCD_MCLK, C1_oRST_2,  ,  ,  ,  , B1L46,  );


--B1L1 is VGA_Controller:u1|Equal~115
B1L1 = !B1_H_Cont[4] & !B1_H_Cont[5] & !B1_H_Cont[6];


--B1_H_Cont[7] is VGA_Controller:u1|H_Cont[7]
B1_H_Cont[7] = DFFEAS(B1L30, CCD_MCLK, C1_oRST_2,  ,  ,  ,  , B1L46,  );


--B1_H_Cont[8] is VGA_Controller:u1|H_Cont[8]
B1_H_Cont[8] = DFFEAS(B1L33, CCD_MCLK, C1_oRST_2,  ,  ,  ,  , B1L46,  );


--B1_H_Cont[9] is VGA_Controller:u1|H_Cont[9]
B1_H_Cont[9] = DFFEAS(B1L36, CCD_MCLK, C1_oRST_2,  ,  ,  ,  , B1L46,  );


--B1L158 is VGA_Controller:u1|oVGA_R~414
B1L158 = B1_H_Cont[8] & (B1L1 & !B1_H_Cont[7] # !B1_H_Cont[9]) # !B1_H_Cont[8] & (B1_H_Cont[9] # !B1L1 & B1_H_Cont[7]);


--B1_oCoord_X[7] is VGA_Controller:u1|oCoord_X[7]
B1_oCoord_X[7] = DFFEAS(B1L98, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[8] is VGA_Controller:u1|oCoord_X[8]
B1_oCoord_X[8] = DFFEAS(B1L101, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--A1L407 is LessThan~1098
A1L407 = !B1_oCoord_X[7] & !B1_oCoord_X[8];


--B1_oCoord_X[2] is VGA_Controller:u1|oCoord_X[2]
B1_oCoord_X[2] = DFFEAS(B1L83, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[3] is VGA_Controller:u1|oCoord_X[3]
B1_oCoord_X[3] = DFFEAS(B1L86, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[4] is VGA_Controller:u1|oCoord_X[4]
B1_oCoord_X[4] = DFFEAS(B1L89, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[5] is VGA_Controller:u1|oCoord_X[5]
B1_oCoord_X[5] = DFFEAS(B1L92, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--A1L408 is LessThan~1099
A1L408 = !B1_oCoord_X[4] & (!B1_oCoord_X[3] # !B1_oCoord_X[2]) # !B1_oCoord_X[5];


--B1_oCoord_X[6] is VGA_Controller:u1|oCoord_X[6]
B1_oCoord_X[6] = DFFEAS(B1L95, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[9] is VGA_Controller:u1|oCoord_X[9]
B1_oCoord_X[9] = DFFEAS(B1L104, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--A1L409 is LessThan~1100
A1L409 = A1L407 & (A1L408 # !B1_oCoord_X[6]) # !B1_oCoord_X[9];


--A1L410 is LessThan~1101
A1L410 = A1L407 & !B1_oCoord_X[9] & !B1_oCoord_X[6] & !B1_oCoord_X[5];


--B1L146 is VGA_Controller:u1|oVGA_R[0]~415
B1L146 = B1_oCoord_X[4] & (B1_oCoord_X[2] # B1_oCoord_X[3]) # !A1L410;


--Y is Y
Y = DFFEAS(A1L697, CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--Z is Z
Z = DFFEAS(A1L738, CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--B1_oCoord_Y[9] is VGA_Controller:u1|oCoord_Y[9]
B1_oCoord_Y[9] = DFFEAS(B1L131, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[5] is VGA_Controller:u1|oCoord_Y[5]
B1_oCoord_Y[5] = DFFEAS(B1L119, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[6] is VGA_Controller:u1|oCoord_Y[6]
B1_oCoord_Y[6] = DFFEAS(B1L122, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[8] is VGA_Controller:u1|oCoord_Y[8]
B1_oCoord_Y[8] = DFFEAS(B1L128, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[2] is VGA_Controller:u1|oCoord_Y[2]
B1_oCoord_Y[2] = DFFEAS(B1L110, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[3] is VGA_Controller:u1|oCoord_Y[3]
B1_oCoord_Y[3] = DFFEAS(B1L113, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[7] is VGA_Controller:u1|oCoord_Y[7]
B1_oCoord_Y[7] = DFFEAS(B1L125, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[4] is VGA_Controller:u1|oCoord_Y[4]
B1_oCoord_Y[4] = DFFEAS(B1L116, CCD_MCLK, C1_oRST_2,  , B1L80,  ,  ,  ,  );


--B1L147 is VGA_Controller:u1|oVGA_R[0]~416
B1L147 = B1_oCoord_Y[7] # B1_oCoord_Y[4] & (B1_oCoord_Y[2] # B1_oCoord_Y[3]);


--B1L148 is VGA_Controller:u1|oVGA_R[0]~417
B1L148 = B1_oCoord_Y[5] # B1_oCoord_Y[6] # B1_oCoord_Y[8] # B1L147;


--B1L149 is VGA_Controller:u1|oVGA_R[0]~418
B1L149 = !B1_oCoord_Y[9] & B1L148 & (Y # Z);


--A1L411 is LessThan~1102
A1L411 = !B1_oCoord_Y[4] & !B1_oCoord_Y[5] & (!B1_oCoord_Y[3] # !B1_oCoord_Y[2]);


--A1L412 is LessThan~1103
A1L412 = A1L411 # !B1_oCoord_Y[8] # !B1_oCoord_Y[7] # !B1_oCoord_Y[6];


--B1L150 is VGA_Controller:u1|oVGA_R[0]~419
B1L150 = A1L409 & B1L146 & B1L149 & A1L412;


--B1L151 is VGA_Controller:u1|oVGA_R[0]~420
B1L151 = B1L157 & B1L158 & B1L150;


--KB3_q_a[10] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[10]_PORT_A_data_in = VCC;
KB3_q_a[10]_PORT_A_data_in_reg = DFFE(KB3_q_a[10]_PORT_A_data_in, KB3_q_a[10]_clock_0, , , KB3_q_a[10]_clock_enable_0);
KB3_q_a[10]_PORT_B_data_in = G1_mDATAOUT[10];
KB3_q_a[10]_PORT_B_data_in_reg = DFFE(KB3_q_a[10]_PORT_B_data_in, KB3_q_a[10]_clock_1, , , KB3_q_a[10]_clock_enable_1);
KB3_q_a[10]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[10]_PORT_A_address_reg = DFFE(KB3_q_a[10]_PORT_A_address, KB3_q_a[10]_clock_0, , , KB3_q_a[10]_clock_enable_0);
KB3_q_a[10]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[10]_PORT_B_address_reg = DFFE(KB3_q_a[10]_PORT_B_address, KB3_q_a[10]_clock_1, , , KB3_q_a[10]_clock_enable_1);
KB3_q_a[10]_PORT_A_write_enable = GND;
KB3_q_a[10]_PORT_A_write_enable_reg = DFFE(KB3_q_a[10]_PORT_A_write_enable, KB3_q_a[10]_clock_0, , , KB3_q_a[10]_clock_enable_0);
KB3_q_a[10]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[10]_PORT_B_write_enable_reg = DFFE(KB3_q_a[10]_PORT_B_write_enable, KB3_q_a[10]_clock_1, , , KB3_q_a[10]_clock_enable_1);
KB3_q_a[10]_clock_0 = CCD_MCLK;
KB3_q_a[10]_clock_1 = NB1__clk0;
KB3_q_a[10]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[10]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[10]_clear_1 = !C1_oRST_0;
KB3_q_a[10]_PORT_A_data_out = MEMORY(KB3_q_a[10]_PORT_A_data_in_reg, KB3_q_a[10]_PORT_B_data_in_reg, KB3_q_a[10]_PORT_A_address_reg, KB3_q_a[10]_PORT_B_address_reg, KB3_q_a[10]_PORT_A_write_enable_reg, KB3_q_a[10]_PORT_B_write_enable_reg, , , KB3_q_a[10]_clock_0, KB3_q_a[10]_clock_1, KB3_q_a[10]_clock_enable_0, KB3_q_a[10]_clock_enable_1, , KB3_q_a[10]_clear_1);
KB3_q_a[10]_PORT_A_data_out_reg = DFFE(KB3_q_a[10]_PORT_A_data_out, KB3_q_a[10]_clock_0, KB3_q_a[10]_clear_1, , KB3_q_a[10]_clock_enable_0);
KB3_q_a[10] = KB3_q_a[10]_PORT_A_data_out_reg[0];


--B1L152 is VGA_Controller:u1|oVGA_R[5]~421
B1L152 = B1L157 & B1L158 & (KB3_q_a[10] # B1L150);


--KB3_q_a[11] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[11]_PORT_A_data_in = VCC;
KB3_q_a[11]_PORT_A_data_in_reg = DFFE(KB3_q_a[11]_PORT_A_data_in, KB3_q_a[11]_clock_0, , , KB3_q_a[11]_clock_enable_0);
KB3_q_a[11]_PORT_B_data_in = G1_mDATAOUT[11];
KB3_q_a[11]_PORT_B_data_in_reg = DFFE(KB3_q_a[11]_PORT_B_data_in, KB3_q_a[11]_clock_1, , , KB3_q_a[11]_clock_enable_1);
KB3_q_a[11]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[11]_PORT_A_address_reg = DFFE(KB3_q_a[11]_PORT_A_address, KB3_q_a[11]_clock_0, , , KB3_q_a[11]_clock_enable_0);
KB3_q_a[11]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[11]_PORT_B_address_reg = DFFE(KB3_q_a[11]_PORT_B_address, KB3_q_a[11]_clock_1, , , KB3_q_a[11]_clock_enable_1);
KB3_q_a[11]_PORT_A_write_enable = GND;
KB3_q_a[11]_PORT_A_write_enable_reg = DFFE(KB3_q_a[11]_PORT_A_write_enable, KB3_q_a[11]_clock_0, , , KB3_q_a[11]_clock_enable_0);
KB3_q_a[11]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[11]_PORT_B_write_enable_reg = DFFE(KB3_q_a[11]_PORT_B_write_enable, KB3_q_a[11]_clock_1, , , KB3_q_a[11]_clock_enable_1);
KB3_q_a[11]_clock_0 = CCD_MCLK;
KB3_q_a[11]_clock_1 = NB1__clk0;
KB3_q_a[11]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[11]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[11]_clear_1 = !C1_oRST_0;
KB3_q_a[11]_PORT_A_data_out = MEMORY(KB3_q_a[11]_PORT_A_data_in_reg, KB3_q_a[11]_PORT_B_data_in_reg, KB3_q_a[11]_PORT_A_address_reg, KB3_q_a[11]_PORT_B_address_reg, KB3_q_a[11]_PORT_A_write_enable_reg, KB3_q_a[11]_PORT_B_write_enable_reg, , , KB3_q_a[11]_clock_0, KB3_q_a[11]_clock_1, KB3_q_a[11]_clock_enable_0, KB3_q_a[11]_clock_enable_1, , KB3_q_a[11]_clear_1);
KB3_q_a[11]_PORT_A_data_out_reg = DFFE(KB3_q_a[11]_PORT_A_data_out, KB3_q_a[11]_clock_0, KB3_q_a[11]_clear_1, , KB3_q_a[11]_clock_enable_0);
KB3_q_a[11] = KB3_q_a[11]_PORT_A_data_out_reg[0];


--B1L153 is VGA_Controller:u1|oVGA_R[6]~422
B1L153 = B1L157 & B1L158 & (KB3_q_a[11] # B1L150);


--KB3_q_a[12] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[12]_PORT_A_data_in = VCC;
KB3_q_a[12]_PORT_A_data_in_reg = DFFE(KB3_q_a[12]_PORT_A_data_in, KB3_q_a[12]_clock_0, , , KB3_q_a[12]_clock_enable_0);
KB3_q_a[12]_PORT_B_data_in = G1_mDATAOUT[12];
KB3_q_a[12]_PORT_B_data_in_reg = DFFE(KB3_q_a[12]_PORT_B_data_in, KB3_q_a[12]_clock_1, , , KB3_q_a[12]_clock_enable_1);
KB3_q_a[12]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[12]_PORT_A_address_reg = DFFE(KB3_q_a[12]_PORT_A_address, KB3_q_a[12]_clock_0, , , KB3_q_a[12]_clock_enable_0);
KB3_q_a[12]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[12]_PORT_B_address_reg = DFFE(KB3_q_a[12]_PORT_B_address, KB3_q_a[12]_clock_1, , , KB3_q_a[12]_clock_enable_1);
KB3_q_a[12]_PORT_A_write_enable = GND;
KB3_q_a[12]_PORT_A_write_enable_reg = DFFE(KB3_q_a[12]_PORT_A_write_enable, KB3_q_a[12]_clock_0, , , KB3_q_a[12]_clock_enable_0);
KB3_q_a[12]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[12]_PORT_B_write_enable_reg = DFFE(KB3_q_a[12]_PORT_B_write_enable, KB3_q_a[12]_clock_1, , , KB3_q_a[12]_clock_enable_1);
KB3_q_a[12]_clock_0 = CCD_MCLK;
KB3_q_a[12]_clock_1 = NB1__clk0;
KB3_q_a[12]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[12]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[12]_clear_1 = !C1_oRST_0;
KB3_q_a[12]_PORT_A_data_out = MEMORY(KB3_q_a[12]_PORT_A_data_in_reg, KB3_q_a[12]_PORT_B_data_in_reg, KB3_q_a[12]_PORT_A_address_reg, KB3_q_a[12]_PORT_B_address_reg, KB3_q_a[12]_PORT_A_write_enable_reg, KB3_q_a[12]_PORT_B_write_enable_reg, , , KB3_q_a[12]_clock_0, KB3_q_a[12]_clock_1, KB3_q_a[12]_clock_enable_0, KB3_q_a[12]_clock_enable_1, , KB3_q_a[12]_clear_1);
KB3_q_a[12]_PORT_A_data_out_reg = DFFE(KB3_q_a[12]_PORT_A_data_out, KB3_q_a[12]_clock_0, KB3_q_a[12]_clear_1, , KB3_q_a[12]_clock_enable_0);
KB3_q_a[12] = KB3_q_a[12]_PORT_A_data_out_reg[0];


--B1L154 is VGA_Controller:u1|oVGA_R[7]~423
B1L154 = B1L157 & B1L158 & (KB3_q_a[12] # B1L150);


--KB3_q_a[13] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[13]_PORT_A_data_in = VCC;
KB3_q_a[13]_PORT_A_data_in_reg = DFFE(KB3_q_a[13]_PORT_A_data_in, KB3_q_a[13]_clock_0, , , KB3_q_a[13]_clock_enable_0);
KB3_q_a[13]_PORT_B_data_in = G1_mDATAOUT[13];
KB3_q_a[13]_PORT_B_data_in_reg = DFFE(KB3_q_a[13]_PORT_B_data_in, KB3_q_a[13]_clock_1, , , KB3_q_a[13]_clock_enable_1);
KB3_q_a[13]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[13]_PORT_A_address_reg = DFFE(KB3_q_a[13]_PORT_A_address, KB3_q_a[13]_clock_0, , , KB3_q_a[13]_clock_enable_0);
KB3_q_a[13]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[13]_PORT_B_address_reg = DFFE(KB3_q_a[13]_PORT_B_address, KB3_q_a[13]_clock_1, , , KB3_q_a[13]_clock_enable_1);
KB3_q_a[13]_PORT_A_write_enable = GND;
KB3_q_a[13]_PORT_A_write_enable_reg = DFFE(KB3_q_a[13]_PORT_A_write_enable, KB3_q_a[13]_clock_0, , , KB3_q_a[13]_clock_enable_0);
KB3_q_a[13]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[13]_PORT_B_write_enable_reg = DFFE(KB3_q_a[13]_PORT_B_write_enable, KB3_q_a[13]_clock_1, , , KB3_q_a[13]_clock_enable_1);
KB3_q_a[13]_clock_0 = CCD_MCLK;
KB3_q_a[13]_clock_1 = NB1__clk0;
KB3_q_a[13]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[13]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[13]_clear_1 = !C1_oRST_0;
KB3_q_a[13]_PORT_A_data_out = MEMORY(KB3_q_a[13]_PORT_A_data_in_reg, KB3_q_a[13]_PORT_B_data_in_reg, KB3_q_a[13]_PORT_A_address_reg, KB3_q_a[13]_PORT_B_address_reg, KB3_q_a[13]_PORT_A_write_enable_reg, KB3_q_a[13]_PORT_B_write_enable_reg, , , KB3_q_a[13]_clock_0, KB3_q_a[13]_clock_1, KB3_q_a[13]_clock_enable_0, KB3_q_a[13]_clock_enable_1, , KB3_q_a[13]_clear_1);
KB3_q_a[13]_PORT_A_data_out_reg = DFFE(KB3_q_a[13]_PORT_A_data_out, KB3_q_a[13]_clock_0, KB3_q_a[13]_clear_1, , KB3_q_a[13]_clock_enable_0);
KB3_q_a[13] = KB3_q_a[13]_PORT_A_data_out_reg[0];


--B1L155 is VGA_Controller:u1|oVGA_R[8]~424
B1L155 = B1L157 & B1L158 & (KB3_q_a[13] # B1L150);


--KB3_q_a[14] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[14]_PORT_A_data_in = VCC;
KB3_q_a[14]_PORT_A_data_in_reg = DFFE(KB3_q_a[14]_PORT_A_data_in, KB3_q_a[14]_clock_0, , , KB3_q_a[14]_clock_enable_0);
KB3_q_a[14]_PORT_B_data_in = G1_mDATAOUT[14];
KB3_q_a[14]_PORT_B_data_in_reg = DFFE(KB3_q_a[14]_PORT_B_data_in, KB3_q_a[14]_clock_1, , , KB3_q_a[14]_clock_enable_1);
KB3_q_a[14]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[14]_PORT_A_address_reg = DFFE(KB3_q_a[14]_PORT_A_address, KB3_q_a[14]_clock_0, , , KB3_q_a[14]_clock_enable_0);
KB3_q_a[14]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[14]_PORT_B_address_reg = DFFE(KB3_q_a[14]_PORT_B_address, KB3_q_a[14]_clock_1, , , KB3_q_a[14]_clock_enable_1);
KB3_q_a[14]_PORT_A_write_enable = GND;
KB3_q_a[14]_PORT_A_write_enable_reg = DFFE(KB3_q_a[14]_PORT_A_write_enable, KB3_q_a[14]_clock_0, , , KB3_q_a[14]_clock_enable_0);
KB3_q_a[14]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[14]_PORT_B_write_enable_reg = DFFE(KB3_q_a[14]_PORT_B_write_enable, KB3_q_a[14]_clock_1, , , KB3_q_a[14]_clock_enable_1);
KB3_q_a[14]_clock_0 = CCD_MCLK;
KB3_q_a[14]_clock_1 = NB1__clk0;
KB3_q_a[14]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[14]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[14]_clear_1 = !C1_oRST_0;
KB3_q_a[14]_PORT_A_data_out = MEMORY(KB3_q_a[14]_PORT_A_data_in_reg, KB3_q_a[14]_PORT_B_data_in_reg, KB3_q_a[14]_PORT_A_address_reg, KB3_q_a[14]_PORT_B_address_reg, KB3_q_a[14]_PORT_A_write_enable_reg, KB3_q_a[14]_PORT_B_write_enable_reg, , , KB3_q_a[14]_clock_0, KB3_q_a[14]_clock_1, KB3_q_a[14]_clock_enable_0, KB3_q_a[14]_clock_enable_1, , KB3_q_a[14]_clear_1);
KB3_q_a[14]_PORT_A_data_out_reg = DFFE(KB3_q_a[14]_PORT_A_data_out, KB3_q_a[14]_clock_0, KB3_q_a[14]_clear_1, , KB3_q_a[14]_clock_enable_0);
KB3_q_a[14] = KB3_q_a[14]_PORT_A_data_out_reg[0];


--B1L156 is VGA_Controller:u1|oVGA_R[9]~425
B1L156 = B1L157 & B1L158 & (KB3_q_a[14] # B1L150);


--KB3_q_a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[5]_PORT_A_data_in = VCC;
KB3_q_a[5]_PORT_A_data_in_reg = DFFE(KB3_q_a[5]_PORT_A_data_in, KB3_q_a[5]_clock_0, , , KB3_q_a[5]_clock_enable_0);
KB3_q_a[5]_PORT_B_data_in = G1_mDATAOUT[5];
KB3_q_a[5]_PORT_B_data_in_reg = DFFE(KB3_q_a[5]_PORT_B_data_in, KB3_q_a[5]_clock_1, , , KB3_q_a[5]_clock_enable_1);
KB3_q_a[5]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[5]_PORT_A_address_reg = DFFE(KB3_q_a[5]_PORT_A_address, KB3_q_a[5]_clock_0, , , KB3_q_a[5]_clock_enable_0);
KB3_q_a[5]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[5]_PORT_B_address_reg = DFFE(KB3_q_a[5]_PORT_B_address, KB3_q_a[5]_clock_1, , , KB3_q_a[5]_clock_enable_1);
KB3_q_a[5]_PORT_A_write_enable = GND;
KB3_q_a[5]_PORT_A_write_enable_reg = DFFE(KB3_q_a[5]_PORT_A_write_enable, KB3_q_a[5]_clock_0, , , KB3_q_a[5]_clock_enable_0);
KB3_q_a[5]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[5]_PORT_B_write_enable_reg = DFFE(KB3_q_a[5]_PORT_B_write_enable, KB3_q_a[5]_clock_1, , , KB3_q_a[5]_clock_enable_1);
KB3_q_a[5]_clock_0 = CCD_MCLK;
KB3_q_a[5]_clock_1 = NB1__clk0;
KB3_q_a[5]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[5]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[5]_clear_1 = !C1_oRST_0;
KB3_q_a[5]_PORT_A_data_out = MEMORY(KB3_q_a[5]_PORT_A_data_in_reg, KB3_q_a[5]_PORT_B_data_in_reg, KB3_q_a[5]_PORT_A_address_reg, KB3_q_a[5]_PORT_B_address_reg, KB3_q_a[5]_PORT_A_write_enable_reg, KB3_q_a[5]_PORT_B_write_enable_reg, , , KB3_q_a[5]_clock_0, KB3_q_a[5]_clock_1, KB3_q_a[5]_clock_enable_0, KB3_q_a[5]_clock_enable_1, , KB3_q_a[5]_clear_1);
KB3_q_a[5]_PORT_A_data_out_reg = DFFE(KB3_q_a[5]_PORT_A_data_out, KB3_q_a[5]_clock_0, KB3_q_a[5]_clear_1, , KB3_q_a[5]_clock_enable_0);
KB3_q_a[5] = KB3_q_a[5]_PORT_A_data_out_reg[0];


--B1L140 is VGA_Controller:u1|oVGA_G[5]~60
B1L140 = KB3_q_a[5] & B1L157 & B1L158;


--KB3_q_a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[6]_PORT_A_data_in = VCC;
KB3_q_a[6]_PORT_A_data_in_reg = DFFE(KB3_q_a[6]_PORT_A_data_in, KB3_q_a[6]_clock_0, , , KB3_q_a[6]_clock_enable_0);
KB3_q_a[6]_PORT_B_data_in = G1_mDATAOUT[6];
KB3_q_a[6]_PORT_B_data_in_reg = DFFE(KB3_q_a[6]_PORT_B_data_in, KB3_q_a[6]_clock_1, , , KB3_q_a[6]_clock_enable_1);
KB3_q_a[6]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[6]_PORT_A_address_reg = DFFE(KB3_q_a[6]_PORT_A_address, KB3_q_a[6]_clock_0, , , KB3_q_a[6]_clock_enable_0);
KB3_q_a[6]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[6]_PORT_B_address_reg = DFFE(KB3_q_a[6]_PORT_B_address, KB3_q_a[6]_clock_1, , , KB3_q_a[6]_clock_enable_1);
KB3_q_a[6]_PORT_A_write_enable = GND;
KB3_q_a[6]_PORT_A_write_enable_reg = DFFE(KB3_q_a[6]_PORT_A_write_enable, KB3_q_a[6]_clock_0, , , KB3_q_a[6]_clock_enable_0);
KB3_q_a[6]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[6]_PORT_B_write_enable_reg = DFFE(KB3_q_a[6]_PORT_B_write_enable, KB3_q_a[6]_clock_1, , , KB3_q_a[6]_clock_enable_1);
KB3_q_a[6]_clock_0 = CCD_MCLK;
KB3_q_a[6]_clock_1 = NB1__clk0;
KB3_q_a[6]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[6]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[6]_clear_1 = !C1_oRST_0;
KB3_q_a[6]_PORT_A_data_out = MEMORY(KB3_q_a[6]_PORT_A_data_in_reg, KB3_q_a[6]_PORT_B_data_in_reg, KB3_q_a[6]_PORT_A_address_reg, KB3_q_a[6]_PORT_B_address_reg, KB3_q_a[6]_PORT_A_write_enable_reg, KB3_q_a[6]_PORT_B_write_enable_reg, , , KB3_q_a[6]_clock_0, KB3_q_a[6]_clock_1, KB3_q_a[6]_clock_enable_0, KB3_q_a[6]_clock_enable_1, , KB3_q_a[6]_clear_1);
KB3_q_a[6]_PORT_A_data_out_reg = DFFE(KB3_q_a[6]_PORT_A_data_out, KB3_q_a[6]_clock_0, KB3_q_a[6]_clear_1, , KB3_q_a[6]_clock_enable_0);
KB3_q_a[6] = KB3_q_a[6]_PORT_A_data_out_reg[0];


--B1L141 is VGA_Controller:u1|oVGA_G[6]~61
B1L141 = KB3_q_a[6] & B1L157 & B1L158;


--KB3_q_a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[7]_PORT_A_data_in = VCC;
KB3_q_a[7]_PORT_A_data_in_reg = DFFE(KB3_q_a[7]_PORT_A_data_in, KB3_q_a[7]_clock_0, , , KB3_q_a[7]_clock_enable_0);
KB3_q_a[7]_PORT_B_data_in = G1_mDATAOUT[7];
KB3_q_a[7]_PORT_B_data_in_reg = DFFE(KB3_q_a[7]_PORT_B_data_in, KB3_q_a[7]_clock_1, , , KB3_q_a[7]_clock_enable_1);
KB3_q_a[7]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[7]_PORT_A_address_reg = DFFE(KB3_q_a[7]_PORT_A_address, KB3_q_a[7]_clock_0, , , KB3_q_a[7]_clock_enable_0);
KB3_q_a[7]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[7]_PORT_B_address_reg = DFFE(KB3_q_a[7]_PORT_B_address, KB3_q_a[7]_clock_1, , , KB3_q_a[7]_clock_enable_1);
KB3_q_a[7]_PORT_A_write_enable = GND;
KB3_q_a[7]_PORT_A_write_enable_reg = DFFE(KB3_q_a[7]_PORT_A_write_enable, KB3_q_a[7]_clock_0, , , KB3_q_a[7]_clock_enable_0);
KB3_q_a[7]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[7]_PORT_B_write_enable_reg = DFFE(KB3_q_a[7]_PORT_B_write_enable, KB3_q_a[7]_clock_1, , , KB3_q_a[7]_clock_enable_1);
KB3_q_a[7]_clock_0 = CCD_MCLK;
KB3_q_a[7]_clock_1 = NB1__clk0;
KB3_q_a[7]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[7]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[7]_clear_1 = !C1_oRST_0;
KB3_q_a[7]_PORT_A_data_out = MEMORY(KB3_q_a[7]_PORT_A_data_in_reg, KB3_q_a[7]_PORT_B_data_in_reg, KB3_q_a[7]_PORT_A_address_reg, KB3_q_a[7]_PORT_B_address_reg, KB3_q_a[7]_PORT_A_write_enable_reg, KB3_q_a[7]_PORT_B_write_enable_reg, , , KB3_q_a[7]_clock_0, KB3_q_a[7]_clock_1, KB3_q_a[7]_clock_enable_0, KB3_q_a[7]_clock_enable_1, , KB3_q_a[7]_clear_1);
KB3_q_a[7]_PORT_A_data_out_reg = DFFE(KB3_q_a[7]_PORT_A_data_out, KB3_q_a[7]_clock_0, KB3_q_a[7]_clear_1, , KB3_q_a[7]_clock_enable_0);
KB3_q_a[7] = KB3_q_a[7]_PORT_A_data_out_reg[0];


--B1L142 is VGA_Controller:u1|oVGA_G[7]~62
B1L142 = KB3_q_a[7] & B1L157 & B1L158;


--KB3_q_a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[8]_PORT_A_data_in = VCC;
KB3_q_a[8]_PORT_A_data_in_reg = DFFE(KB3_q_a[8]_PORT_A_data_in, KB3_q_a[8]_clock_0, , , KB3_q_a[8]_clock_enable_0);
KB3_q_a[8]_PORT_B_data_in = G1_mDATAOUT[8];
KB3_q_a[8]_PORT_B_data_in_reg = DFFE(KB3_q_a[8]_PORT_B_data_in, KB3_q_a[8]_clock_1, , , KB3_q_a[8]_clock_enable_1);
KB3_q_a[8]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[8]_PORT_A_address_reg = DFFE(KB3_q_a[8]_PORT_A_address, KB3_q_a[8]_clock_0, , , KB3_q_a[8]_clock_enable_0);
KB3_q_a[8]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[8]_PORT_B_address_reg = DFFE(KB3_q_a[8]_PORT_B_address, KB3_q_a[8]_clock_1, , , KB3_q_a[8]_clock_enable_1);
KB3_q_a[8]_PORT_A_write_enable = GND;
KB3_q_a[8]_PORT_A_write_enable_reg = DFFE(KB3_q_a[8]_PORT_A_write_enable, KB3_q_a[8]_clock_0, , , KB3_q_a[8]_clock_enable_0);
KB3_q_a[8]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[8]_PORT_B_write_enable_reg = DFFE(KB3_q_a[8]_PORT_B_write_enable, KB3_q_a[8]_clock_1, , , KB3_q_a[8]_clock_enable_1);
KB3_q_a[8]_clock_0 = CCD_MCLK;
KB3_q_a[8]_clock_1 = NB1__clk0;
KB3_q_a[8]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[8]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[8]_clear_1 = !C1_oRST_0;
KB3_q_a[8]_PORT_A_data_out = MEMORY(KB3_q_a[8]_PORT_A_data_in_reg, KB3_q_a[8]_PORT_B_data_in_reg, KB3_q_a[8]_PORT_A_address_reg, KB3_q_a[8]_PORT_B_address_reg, KB3_q_a[8]_PORT_A_write_enable_reg, KB3_q_a[8]_PORT_B_write_enable_reg, , , KB3_q_a[8]_clock_0, KB3_q_a[8]_clock_1, KB3_q_a[8]_clock_enable_0, KB3_q_a[8]_clock_enable_1, , KB3_q_a[8]_clear_1);
KB3_q_a[8]_PORT_A_data_out_reg = DFFE(KB3_q_a[8]_PORT_A_data_out, KB3_q_a[8]_clock_0, KB3_q_a[8]_clear_1, , KB3_q_a[8]_clock_enable_0);
KB3_q_a[8] = KB3_q_a[8]_PORT_A_data_out_reg[0];


--B1L143 is VGA_Controller:u1|oVGA_G[8]~63
B1L143 = KB3_q_a[8] & B1L157 & B1L158;


--KB3_q_a[9] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[9]_PORT_A_data_in = VCC;
KB3_q_a[9]_PORT_A_data_in_reg = DFFE(KB3_q_a[9]_PORT_A_data_in, KB3_q_a[9]_clock_0, , , KB3_q_a[9]_clock_enable_0);
KB3_q_a[9]_PORT_B_data_in = G1_mDATAOUT[9];
KB3_q_a[9]_PORT_B_data_in_reg = DFFE(KB3_q_a[9]_PORT_B_data_in, KB3_q_a[9]_clock_1, , , KB3_q_a[9]_clock_enable_1);
KB3_q_a[9]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[9]_PORT_A_address_reg = DFFE(KB3_q_a[9]_PORT_A_address, KB3_q_a[9]_clock_0, , , KB3_q_a[9]_clock_enable_0);
KB3_q_a[9]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[9]_PORT_B_address_reg = DFFE(KB3_q_a[9]_PORT_B_address, KB3_q_a[9]_clock_1, , , KB3_q_a[9]_clock_enable_1);
KB3_q_a[9]_PORT_A_write_enable = GND;
KB3_q_a[9]_PORT_A_write_enable_reg = DFFE(KB3_q_a[9]_PORT_A_write_enable, KB3_q_a[9]_clock_0, , , KB3_q_a[9]_clock_enable_0);
KB3_q_a[9]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[9]_PORT_B_write_enable_reg = DFFE(KB3_q_a[9]_PORT_B_write_enable, KB3_q_a[9]_clock_1, , , KB3_q_a[9]_clock_enable_1);
KB3_q_a[9]_clock_0 = CCD_MCLK;
KB3_q_a[9]_clock_1 = NB1__clk0;
KB3_q_a[9]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[9]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[9]_clear_1 = !C1_oRST_0;
KB3_q_a[9]_PORT_A_data_out = MEMORY(KB3_q_a[9]_PORT_A_data_in_reg, KB3_q_a[9]_PORT_B_data_in_reg, KB3_q_a[9]_PORT_A_address_reg, KB3_q_a[9]_PORT_B_address_reg, KB3_q_a[9]_PORT_A_write_enable_reg, KB3_q_a[9]_PORT_B_write_enable_reg, , , KB3_q_a[9]_clock_0, KB3_q_a[9]_clock_1, KB3_q_a[9]_clock_enable_0, KB3_q_a[9]_clock_enable_1, , KB3_q_a[9]_clear_1);
KB3_q_a[9]_PORT_A_data_out_reg = DFFE(KB3_q_a[9]_PORT_A_data_out, KB3_q_a[9]_clock_0, KB3_q_a[9]_clear_1, , KB3_q_a[9]_clock_enable_0);
KB3_q_a[9] = KB3_q_a[9]_PORT_A_data_out_reg[0];


--B1L144 is VGA_Controller:u1|oVGA_G[9]~64
B1L144 = KB3_q_a[9] & B1L157 & B1L158;


--KB3_q_a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[0]_PORT_A_data_in = VCC;
KB3_q_a[0]_PORT_A_data_in_reg = DFFE(KB3_q_a[0]_PORT_A_data_in, KB3_q_a[0]_clock_0, , , KB3_q_a[0]_clock_enable_0);
KB3_q_a[0]_PORT_B_data_in = G1_mDATAOUT[0];
KB3_q_a[0]_PORT_B_data_in_reg = DFFE(KB3_q_a[0]_PORT_B_data_in, KB3_q_a[0]_clock_1, , , KB3_q_a[0]_clock_enable_1);
KB3_q_a[0]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[0]_PORT_A_address_reg = DFFE(KB3_q_a[0]_PORT_A_address, KB3_q_a[0]_clock_0, , , KB3_q_a[0]_clock_enable_0);
KB3_q_a[0]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[0]_PORT_B_address_reg = DFFE(KB3_q_a[0]_PORT_B_address, KB3_q_a[0]_clock_1, , , KB3_q_a[0]_clock_enable_1);
KB3_q_a[0]_PORT_A_write_enable = GND;
KB3_q_a[0]_PORT_A_write_enable_reg = DFFE(KB3_q_a[0]_PORT_A_write_enable, KB3_q_a[0]_clock_0, , , KB3_q_a[0]_clock_enable_0);
KB3_q_a[0]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[0]_PORT_B_write_enable_reg = DFFE(KB3_q_a[0]_PORT_B_write_enable, KB3_q_a[0]_clock_1, , , KB3_q_a[0]_clock_enable_1);
KB3_q_a[0]_clock_0 = CCD_MCLK;
KB3_q_a[0]_clock_1 = NB1__clk0;
KB3_q_a[0]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[0]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[0]_clear_1 = !C1_oRST_0;
KB3_q_a[0]_PORT_A_data_out = MEMORY(KB3_q_a[0]_PORT_A_data_in_reg, KB3_q_a[0]_PORT_B_data_in_reg, KB3_q_a[0]_PORT_A_address_reg, KB3_q_a[0]_PORT_B_address_reg, KB3_q_a[0]_PORT_A_write_enable_reg, KB3_q_a[0]_PORT_B_write_enable_reg, , , KB3_q_a[0]_clock_0, KB3_q_a[0]_clock_1, KB3_q_a[0]_clock_enable_0, KB3_q_a[0]_clock_enable_1, , KB3_q_a[0]_clear_1);
KB3_q_a[0]_PORT_A_data_out_reg = DFFE(KB3_q_a[0]_PORT_A_data_out, KB3_q_a[0]_clock_0, KB3_q_a[0]_clear_1, , KB3_q_a[0]_clock_enable_0);
KB3_q_a[0] = KB3_q_a[0]_PORT_A_data_out_reg[0];


--B1L135 is VGA_Controller:u1|oVGA_B[5]~60
B1L135 = KB3_q_a[0] & B1L157 & B1L158;


--KB3_q_a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[1]_PORT_A_data_in = VCC;
KB3_q_a[1]_PORT_A_data_in_reg = DFFE(KB3_q_a[1]_PORT_A_data_in, KB3_q_a[1]_clock_0, , , KB3_q_a[1]_clock_enable_0);
KB3_q_a[1]_PORT_B_data_in = G1_mDATAOUT[1];
KB3_q_a[1]_PORT_B_data_in_reg = DFFE(KB3_q_a[1]_PORT_B_data_in, KB3_q_a[1]_clock_1, , , KB3_q_a[1]_clock_enable_1);
KB3_q_a[1]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[1]_PORT_A_address_reg = DFFE(KB3_q_a[1]_PORT_A_address, KB3_q_a[1]_clock_0, , , KB3_q_a[1]_clock_enable_0);
KB3_q_a[1]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[1]_PORT_B_address_reg = DFFE(KB3_q_a[1]_PORT_B_address, KB3_q_a[1]_clock_1, , , KB3_q_a[1]_clock_enable_1);
KB3_q_a[1]_PORT_A_write_enable = GND;
KB3_q_a[1]_PORT_A_write_enable_reg = DFFE(KB3_q_a[1]_PORT_A_write_enable, KB3_q_a[1]_clock_0, , , KB3_q_a[1]_clock_enable_0);
KB3_q_a[1]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[1]_PORT_B_write_enable_reg = DFFE(KB3_q_a[1]_PORT_B_write_enable, KB3_q_a[1]_clock_1, , , KB3_q_a[1]_clock_enable_1);
KB3_q_a[1]_clock_0 = CCD_MCLK;
KB3_q_a[1]_clock_1 = NB1__clk0;
KB3_q_a[1]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[1]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[1]_clear_1 = !C1_oRST_0;
KB3_q_a[1]_PORT_A_data_out = MEMORY(KB3_q_a[1]_PORT_A_data_in_reg, KB3_q_a[1]_PORT_B_data_in_reg, KB3_q_a[1]_PORT_A_address_reg, KB3_q_a[1]_PORT_B_address_reg, KB3_q_a[1]_PORT_A_write_enable_reg, KB3_q_a[1]_PORT_B_write_enable_reg, , , KB3_q_a[1]_clock_0, KB3_q_a[1]_clock_1, KB3_q_a[1]_clock_enable_0, KB3_q_a[1]_clock_enable_1, , KB3_q_a[1]_clear_1);
KB3_q_a[1]_PORT_A_data_out_reg = DFFE(KB3_q_a[1]_PORT_A_data_out, KB3_q_a[1]_clock_0, KB3_q_a[1]_clear_1, , KB3_q_a[1]_clock_enable_0);
KB3_q_a[1] = KB3_q_a[1]_PORT_A_data_out_reg[0];


--B1L136 is VGA_Controller:u1|oVGA_B[6]~61
B1L136 = KB3_q_a[1] & B1L157 & B1L158;


--KB3_q_a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[2]_PORT_A_data_in = VCC;
KB3_q_a[2]_PORT_A_data_in_reg = DFFE(KB3_q_a[2]_PORT_A_data_in, KB3_q_a[2]_clock_0, , , KB3_q_a[2]_clock_enable_0);
KB3_q_a[2]_PORT_B_data_in = G1_mDATAOUT[2];
KB3_q_a[2]_PORT_B_data_in_reg = DFFE(KB3_q_a[2]_PORT_B_data_in, KB3_q_a[2]_clock_1, , , KB3_q_a[2]_clock_enable_1);
KB3_q_a[2]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[2]_PORT_A_address_reg = DFFE(KB3_q_a[2]_PORT_A_address, KB3_q_a[2]_clock_0, , , KB3_q_a[2]_clock_enable_0);
KB3_q_a[2]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[2]_PORT_B_address_reg = DFFE(KB3_q_a[2]_PORT_B_address, KB3_q_a[2]_clock_1, , , KB3_q_a[2]_clock_enable_1);
KB3_q_a[2]_PORT_A_write_enable = GND;
KB3_q_a[2]_PORT_A_write_enable_reg = DFFE(KB3_q_a[2]_PORT_A_write_enable, KB3_q_a[2]_clock_0, , , KB3_q_a[2]_clock_enable_0);
KB3_q_a[2]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[2]_PORT_B_write_enable_reg = DFFE(KB3_q_a[2]_PORT_B_write_enable, KB3_q_a[2]_clock_1, , , KB3_q_a[2]_clock_enable_1);
KB3_q_a[2]_clock_0 = CCD_MCLK;
KB3_q_a[2]_clock_1 = NB1__clk0;
KB3_q_a[2]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[2]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[2]_clear_1 = !C1_oRST_0;
KB3_q_a[2]_PORT_A_data_out = MEMORY(KB3_q_a[2]_PORT_A_data_in_reg, KB3_q_a[2]_PORT_B_data_in_reg, KB3_q_a[2]_PORT_A_address_reg, KB3_q_a[2]_PORT_B_address_reg, KB3_q_a[2]_PORT_A_write_enable_reg, KB3_q_a[2]_PORT_B_write_enable_reg, , , KB3_q_a[2]_clock_0, KB3_q_a[2]_clock_1, KB3_q_a[2]_clock_enable_0, KB3_q_a[2]_clock_enable_1, , KB3_q_a[2]_clear_1);
KB3_q_a[2]_PORT_A_data_out_reg = DFFE(KB3_q_a[2]_PORT_A_data_out, KB3_q_a[2]_clock_0, KB3_q_a[2]_clear_1, , KB3_q_a[2]_clock_enable_0);
KB3_q_a[2] = KB3_q_a[2]_PORT_A_data_out_reg[0];


--B1L137 is VGA_Controller:u1|oVGA_B[7]~62
B1L137 = KB3_q_a[2] & B1L157 & B1L158;


--KB3_q_a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[3]_PORT_A_data_in = VCC;
KB3_q_a[3]_PORT_A_data_in_reg = DFFE(KB3_q_a[3]_PORT_A_data_in, KB3_q_a[3]_clock_0, , , KB3_q_a[3]_clock_enable_0);
KB3_q_a[3]_PORT_B_data_in = G1_mDATAOUT[3];
KB3_q_a[3]_PORT_B_data_in_reg = DFFE(KB3_q_a[3]_PORT_B_data_in, KB3_q_a[3]_clock_1, , , KB3_q_a[3]_clock_enable_1);
KB3_q_a[3]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[3]_PORT_A_address_reg = DFFE(KB3_q_a[3]_PORT_A_address, KB3_q_a[3]_clock_0, , , KB3_q_a[3]_clock_enable_0);
KB3_q_a[3]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[3]_PORT_B_address_reg = DFFE(KB3_q_a[3]_PORT_B_address, KB3_q_a[3]_clock_1, , , KB3_q_a[3]_clock_enable_1);
KB3_q_a[3]_PORT_A_write_enable = GND;
KB3_q_a[3]_PORT_A_write_enable_reg = DFFE(KB3_q_a[3]_PORT_A_write_enable, KB3_q_a[3]_clock_0, , , KB3_q_a[3]_clock_enable_0);
KB3_q_a[3]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[3]_PORT_B_write_enable_reg = DFFE(KB3_q_a[3]_PORT_B_write_enable, KB3_q_a[3]_clock_1, , , KB3_q_a[3]_clock_enable_1);
KB3_q_a[3]_clock_0 = CCD_MCLK;
KB3_q_a[3]_clock_1 = NB1__clk0;
KB3_q_a[3]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[3]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[3]_clear_1 = !C1_oRST_0;
KB3_q_a[3]_PORT_A_data_out = MEMORY(KB3_q_a[3]_PORT_A_data_in_reg, KB3_q_a[3]_PORT_B_data_in_reg, KB3_q_a[3]_PORT_A_address_reg, KB3_q_a[3]_PORT_B_address_reg, KB3_q_a[3]_PORT_A_write_enable_reg, KB3_q_a[3]_PORT_B_write_enable_reg, , , KB3_q_a[3]_clock_0, KB3_q_a[3]_clock_1, KB3_q_a[3]_clock_enable_0, KB3_q_a[3]_clock_enable_1, , KB3_q_a[3]_clear_1);
KB3_q_a[3]_PORT_A_data_out_reg = DFFE(KB3_q_a[3]_PORT_A_data_out, KB3_q_a[3]_clock_0, KB3_q_a[3]_clear_1, , KB3_q_a[3]_clock_enable_0);
KB3_q_a[3] = KB3_q_a[3]_PORT_A_data_out_reg[0];


--B1L138 is VGA_Controller:u1|oVGA_B[8]~63
B1L138 = KB3_q_a[3] & B1L157 & B1L158;


--KB3_q_a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_a[4]_PORT_A_data_in = VCC;
KB3_q_a[4]_PORT_A_data_in_reg = DFFE(KB3_q_a[4]_PORT_A_data_in, KB3_q_a[4]_clock_0, , , KB3_q_a[4]_clock_enable_0);
KB3_q_a[4]_PORT_B_data_in = G1_mDATAOUT[4];
KB3_q_a[4]_PORT_B_data_in_reg = DFFE(KB3_q_a[4]_PORT_B_data_in, KB3_q_a[4]_clock_1, , , KB3_q_a[4]_clock_enable_1);
KB3_q_a[4]_PORT_A_address = BUS(CB3_power_modified_counter_values[0], CB3_power_modified_counter_values[1], CB3_power_modified_counter_values[2], CB3_power_modified_counter_values[3], CB3_power_modified_counter_values[4], CB3_power_modified_counter_values[5], CB3_power_modified_counter_values[6], CB3_power_modified_counter_values[7], CB3_power_modified_counter_values[8]);
KB3_q_a[4]_PORT_A_address_reg = DFFE(KB3_q_a[4]_PORT_A_address, KB3_q_a[4]_clock_0, , , KB3_q_a[4]_clock_enable_0);
KB3_q_a[4]_PORT_B_address = BUS(AB3_wrptr_g[0], AB3_wrptr_g[1], AB3_wrptr_g[2], AB3_wrptr_g[3], AB3_wrptr_g[4], AB3_wrptr_g[5], AB3_wrptr_g[6], AB3_wrptr_g[7], AB3_wrptr_g[8]);
KB3_q_a[4]_PORT_B_address_reg = DFFE(KB3_q_a[4]_PORT_B_address, KB3_q_a[4]_clock_1, , , KB3_q_a[4]_clock_enable_1);
KB3_q_a[4]_PORT_A_write_enable = GND;
KB3_q_a[4]_PORT_A_write_enable_reg = DFFE(KB3_q_a[4]_PORT_A_write_enable, KB3_q_a[4]_clock_0, , , KB3_q_a[4]_clock_enable_0);
KB3_q_a[4]_PORT_B_write_enable = AB3_valid_wrreq;
KB3_q_a[4]_PORT_B_write_enable_reg = DFFE(KB3_q_a[4]_PORT_B_write_enable, KB3_q_a[4]_clock_1, , , KB3_q_a[4]_clock_enable_1);
KB3_q_a[4]_clock_0 = CCD_MCLK;
KB3_q_a[4]_clock_1 = NB1__clk0;
KB3_q_a[4]_clock_enable_0 = AB3_valid_rdreq;
KB3_q_a[4]_clock_enable_1 = AB3_valid_wrreq;
KB3_q_a[4]_clear_1 = !C1_oRST_0;
KB3_q_a[4]_PORT_A_data_out = MEMORY(KB3_q_a[4]_PORT_A_data_in_reg, KB3_q_a[4]_PORT_B_data_in_reg, KB3_q_a[4]_PORT_A_address_reg, KB3_q_a[4]_PORT_B_address_reg, KB3_q_a[4]_PORT_A_write_enable_reg, KB3_q_a[4]_PORT_B_write_enable_reg, , , KB3_q_a[4]_clock_0, KB3_q_a[4]_clock_1, KB3_q_a[4]_clock_enable_0, KB3_q_a[4]_clock_enable_1, , KB3_q_a[4]_clear_1);
KB3_q_a[4]_PORT_A_data_out_reg = DFFE(KB3_q_a[4]_PORT_A_data_out, KB3_q_a[4]_clock_0, KB3_q_a[4]_clear_1, , KB3_q_a[4]_clock_enable_0);
KB3_q_a[4] = KB3_q_a[4]_PORT_A_data_out_reg[0];


--B1L139 is VGA_Controller:u1|oVGA_B[9]~64
B1L139 = KB3_q_a[4] & B1L157 & B1L158;


--SP is SP
SP = DFFEAS(A1L538, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[21] is SP_cont[21]
SP_cont[21] = DFFEAS(A1L536, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--K1L133Q is AUDIO_DAC:u9|rom~47
K1L133Q = DFFEAS(K1L143, !K1_LRCK_1X, C1_oRST_1,  ,  ,  ,  , K1L39,  );


--K1L125 is AUDIO_DAC:u9|oAUD_DATA~57
K1L125 = SP & SP_cont[21] & !K1L133Q;


--K1_SEL_Cont[0] is AUDIO_DAC:u9|SEL_Cont[0]
K1_SEL_Cont[0] = DFFEAS(K1L116, !K1_oAUD_BCK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--K1_SEL_Cont[1] is AUDIO_DAC:u9|SEL_Cont[1]
K1_SEL_Cont[1] = DFFEAS(K1L118, !K1_oAUD_BCK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--K1_SEL_Cont[3] is AUDIO_DAC:u9|SEL_Cont[3]
K1_SEL_Cont[3] = DFFEAS(K1L122, !K1_oAUD_BCK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--K1L132Q is AUDIO_DAC:u9|rom~46
K1L132Q = DFFEAS(K1L141, !K1_LRCK_1X, C1_oRST_1,  ,  ,  ,  , K1L39,  );


--K1L43 is AUDIO_DAC:u9|Mux~1850
K1L43 = K1_SEL_Cont[1] & (K1L132Q # !K1_SEL_Cont[3] # !K1_SEL_Cont[0]) # !K1_SEL_Cont[1] & (K1_SEL_Cont[3] # K1_SEL_Cont[0] & !K1L132Q);


--K1L131Q is AUDIO_DAC:u9|rom~45
K1L131Q = DFFEAS(K1L139, !K1_LRCK_1X, C1_oRST_1,  ,  ,  ,  , K1L39,  );


--K1L44 is AUDIO_DAC:u9|Mux~1851
K1L44 = K1_SEL_Cont[3] & K1L132Q & (K1_SEL_Cont[1] # !K1_SEL_Cont[0]) # !K1_SEL_Cont[3] & (K1_SEL_Cont[0] $ (K1_SEL_Cont[1] & !K1L132Q));


--K1_SEL_Cont[2] is AUDIO_DAC:u9|SEL_Cont[2]
K1_SEL_Cont[2] = DFFEAS(K1L120, !K1_oAUD_BCK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--K1L45 is AUDIO_DAC:u9|Mux~1852
K1L45 = K1_SEL_Cont[1] & !K1_SEL_Cont[3] & (!K1L132Q # !K1_SEL_Cont[0]) # !K1_SEL_Cont[1] & (K1_SEL_Cont[0] $ (K1_SEL_Cont[3] & K1L132Q));


--K1L46 is AUDIO_DAC:u9|Mux~1853
K1L46 = K1L131Q & (K1_SEL_Cont[2]) # !K1L131Q & (K1_SEL_Cont[2] & !K1L44 # !K1_SEL_Cont[2] & (!K1L45));


--K1L47 is AUDIO_DAC:u9|Mux~1854
K1L47 = K1_SEL_Cont[0] & (K1_SEL_Cont[1] # K1L132Q) # !K1_SEL_Cont[0] & (K1_SEL_Cont[3] & !K1_SEL_Cont[1] & !K1L132Q # !K1_SEL_Cont[3] & (K1L132Q));


--K1L48 is AUDIO_DAC:u9|Mux~1855
K1L48 = K1L131Q & (K1L46 & (K1L47) # !K1L46 & !K1L43) # !K1L131Q & (K1L46);


--K1L129Q is AUDIO_DAC:u9|rom~43
K1L129Q = DFFEAS(K1L135, !K1_LRCK_1X, C1_oRST_1,  ,  ,  ,  , K1L39,  );


--K1L49 is AUDIO_DAC:u9|Mux~1856
K1L49 = K1_SEL_Cont[3] & (K1L131Q & (K1_SEL_Cont[2]) # !K1L131Q & !K1_SEL_Cont[0] & !K1_SEL_Cont[2]) # !K1_SEL_Cont[3] & !K1L131Q & (K1_SEL_Cont[0] $ K1_SEL_Cont[2]);


--K1L50 is AUDIO_DAC:u9|Mux~1857
K1L50 = K1_SEL_Cont[0] & (K1_SEL_Cont[3] & (K1_SEL_Cont[1]) # !K1_SEL_Cont[3] & !K1_SEL_Cont[2] & !K1_SEL_Cont[1]) # !K1_SEL_Cont[0] & !K1_SEL_Cont[1] & (K1_SEL_Cont[3] $ K1_SEL_Cont[2]);


--K1L51 is AUDIO_DAC:u9|Mux~1858
K1L51 = K1_SEL_Cont[1] $ (!K1L132Q & !K1L50);


--K1L52 is AUDIO_DAC:u9|Mux~1859
K1L52 = K1_SEL_Cont[3] & (K1_SEL_Cont[0] & (K1L131Q # K1_SEL_Cont[2]) # !K1_SEL_Cont[0] & K1L131Q & K1_SEL_Cont[2]) # !K1_SEL_Cont[3] & (K1_SEL_Cont[0] $ K1L131Q $ K1_SEL_Cont[2]);


--K1L53 is AUDIO_DAC:u9|Mux~1860
K1L53 = K1L132Q & (K1L51 & (!K1L52) # !K1L51 & !K1L49) # !K1L132Q & (K1L51);


--K1L130Q is AUDIO_DAC:u9|rom~44
K1L130Q = DFFEAS(K1L137, !K1_LRCK_1X, C1_oRST_1,  ,  ,  ,  , K1L39,  );


--K1L54 is AUDIO_DAC:u9|Mux~1861
K1L54 = K1_SEL_Cont[0] & (K1_SEL_Cont[3] & K1_SEL_Cont[2] # !K1_SEL_Cont[3] & (K1_SEL_Cont[1])) # !K1_SEL_Cont[0] & (K1_SEL_Cont[1] & (K1_SEL_Cont[3]) # !K1_SEL_Cont[1] & !K1_SEL_Cont[2] & !K1_SEL_Cont[3]);


--K1L55 is AUDIO_DAC:u9|Mux~1862
K1L55 = K1_SEL_Cont[2] # K1_SEL_Cont[3] # K1_SEL_Cont[0] & !K1L132Q;


--K1L56 is AUDIO_DAC:u9|Mux~1863
K1L56 = K1L131Q & (!K1_SEL_Cont[1] & !K1L55) # !K1L131Q & K1L54;


--K1L57 is AUDIO_DAC:u9|Mux~1864
K1L57 = K1L129Q & (K1L130Q) # !K1L129Q & (K1L130Q & K1L53 # !K1L130Q & (K1L56));


--K1L58 is AUDIO_DAC:u9|Mux~1865
K1L58 = K1L132Q & (K1_SEL_Cont[0] & K1_SEL_Cont[1] # !K1_SEL_Cont[0] & (K1_SEL_Cont[3])) # !K1L132Q & (K1_SEL_Cont[1] & (!K1_SEL_Cont[3]) # !K1_SEL_Cont[1] & K1_SEL_Cont[0]);


--K1L59 is AUDIO_DAC:u9|Mux~1866
K1L59 = K1_SEL_Cont[1] & (K1_SEL_Cont[0] $ (!K1_SEL_Cont[3] & K1L132Q)) # !K1_SEL_Cont[1] & K1_SEL_Cont[3] & (K1_SEL_Cont[0] $ !K1L132Q);


--K1L60 is AUDIO_DAC:u9|Mux~1867
K1L60 = K1_SEL_Cont[1] & (K1_SEL_Cont[3] & !K1_SEL_Cont[0] # !K1_SEL_Cont[3] & (!K1L132Q)) # !K1_SEL_Cont[1] & (K1_SEL_Cont[0] # K1_SEL_Cont[3]);


--K1L61 is AUDIO_DAC:u9|Mux~1868
K1L61 = K1L131Q & (K1_SEL_Cont[2]) # !K1L131Q & (K1_SEL_Cont[2] & K1L59 # !K1_SEL_Cont[2] & (!K1L60));


--K1L62 is AUDIO_DAC:u9|Mux~1869
K1L62 = K1_SEL_Cont[0] & !K1_SEL_Cont[1] & (K1_SEL_Cont[3] $ !K1L132Q) # !K1_SEL_Cont[0] & K1_SEL_Cont[1] & !K1_SEL_Cont[3] & !K1L132Q;


--K1L63 is AUDIO_DAC:u9|Mux~1870
K1L63 = K1L131Q & (K1L61 & (!K1L62) # !K1L61 & !K1L58) # !K1L131Q & (K1L61);


--K1L64 is AUDIO_DAC:u9|Mux~1871
K1L64 = K1L129Q & (K1L57 & (K1L63) # !K1L57 & K1L48) # !K1L129Q & (K1L57);


--K1L65 is AUDIO_DAC:u9|Mux~1872
K1L65 = K1_SEL_Cont[0] & (K1_SEL_Cont[1] $ (!K1L129Q & K1L130Q)) # !K1_SEL_Cont[0] & K1L129Q & !K1L130Q & !K1_SEL_Cont[1];


--K1L66 is AUDIO_DAC:u9|Mux~1873
K1L66 = K1_SEL_Cont[0] & (K1L129Q & (K1_SEL_Cont[1]) # !K1L129Q & K1L130Q) # !K1_SEL_Cont[0] & !K1L130Q & (K1L129Q # K1_SEL_Cont[1]);


--K1L67 is AUDIO_DAC:u9|Mux~1874
K1L67 = K1_SEL_Cont[1] & (K1L129Q # K1L130Q # !K1_SEL_Cont[0]) # !K1_SEL_Cont[1] & (K1_SEL_Cont[0]);


--K1L68 is AUDIO_DAC:u9|Mux~1875
K1L68 = K1_SEL_Cont[2] & (K1_SEL_Cont[3]) # !K1_SEL_Cont[2] & (K1_SEL_Cont[3] & !K1L66 # !K1_SEL_Cont[3] & (K1L67));


--K1L69 is AUDIO_DAC:u9|Mux~1876
K1L69 = K1L130Q & (K1_SEL_Cont[1] & (K1_SEL_Cont[0]) # !K1_SEL_Cont[1] & (!K1_SEL_Cont[0] # !K1L129Q)) # !K1L130Q & (K1L129Q # K1_SEL_Cont[1] $ K1_SEL_Cont[0]);


--K1L70 is AUDIO_DAC:u9|Mux~1877
K1L70 = K1_SEL_Cont[2] & (K1L68 & (!K1L69) # !K1L68 & !K1L65) # !K1_SEL_Cont[2] & (K1L68);


--K1L71 is AUDIO_DAC:u9|Mux~1878
K1L71 = K1_SEL_Cont[3] & (!K1_SEL_Cont[1] & !K1_SEL_Cont[0]) # !K1_SEL_Cont[3] & (K1_SEL_Cont[0] $ (K1L129Q & K1_SEL_Cont[1]));


--K1L72 is AUDIO_DAC:u9|Mux~1879
K1L72 = K1L129Q & (K1_SEL_Cont[3] & !K1_SEL_Cont[1] & K1_SEL_Cont[0] # !K1_SEL_Cont[3] & K1_SEL_Cont[1] & !K1_SEL_Cont[0]);


--K1L73 is AUDIO_DAC:u9|Mux~1880
K1L73 = K1L129Q & (K1_SEL_Cont[0] & (!K1_SEL_Cont[1]) # !K1_SEL_Cont[0] & K1_SEL_Cont[3]) # !K1L129Q & (K1_SEL_Cont[3] # K1_SEL_Cont[1]);


--K1L74 is AUDIO_DAC:u9|Mux~1881
K1L74 = K1L130Q & (K1_SEL_Cont[2]) # !K1L130Q & (K1_SEL_Cont[2] & !K1L72 # !K1_SEL_Cont[2] & (K1L73));


--K1L75 is AUDIO_DAC:u9|Mux~1882
K1L75 = K1_SEL_Cont[3] & (K1_SEL_Cont[0] & (!K1_SEL_Cont[1]) # !K1_SEL_Cont[0] & !K1L129Q) # !K1_SEL_Cont[3] & (K1L129Q $ (K1_SEL_Cont[0]));


--K1L76 is AUDIO_DAC:u9|Mux~1883
K1L76 = K1L130Q & (K1L74 & (!K1L75) # !K1L74 & K1L71) # !K1L130Q & (K1L74);


--K1L77 is AUDIO_DAC:u9|Mux~1884
K1L77 = K1L130Q & (K1_SEL_Cont[3] # K1_SEL_Cont[1]) # !K1L130Q & (K1_SEL_Cont[0] & (K1_SEL_Cont[1]) # !K1_SEL_Cont[0] & K1_SEL_Cont[3]);


--K1L78 is AUDIO_DAC:u9|Mux~1885
K1L78 = K1L130Q & (K1_SEL_Cont[0] & !K1_SEL_Cont[3] & K1_SEL_Cont[2] # !K1_SEL_Cont[0] & (!K1_SEL_Cont[2]));


--K1L79 is AUDIO_DAC:u9|Mux~1886
K1L79 = K1L129Q & (K1_SEL_Cont[2]) # !K1L129Q & K1_SEL_Cont[1] & (K1L78);


--K1L80 is AUDIO_DAC:u9|Mux~1887
K1L80 = K1_SEL_Cont[3] & (K1L130Q $ (!K1_SEL_Cont[1] & K1_SEL_Cont[0]));


--K1L81 is AUDIO_DAC:u9|Mux~1888
K1L81 = K1L129Q & (K1L79 & (K1L80) # !K1L79 & K1L77) # !K1L129Q & (K1L79);


--K1L82 is AUDIO_DAC:u9|Mux~1889
K1L82 = K1L132Q & (K1L131Q) # !K1L132Q & (K1L131Q & K1L76 # !K1L131Q & (K1L81));


--K1L83 is AUDIO_DAC:u9|Mux~1890
K1L83 = K1_SEL_Cont[1] & (!K1_SEL_Cont[0] # !K1_SEL_Cont[2] # !K1L129Q) # !K1_SEL_Cont[1] & (K1_SEL_Cont[0] $ (!K1L129Q & K1_SEL_Cont[2]));


--K1L84 is AUDIO_DAC:u9|Mux~1891
K1L84 = K1L129Q & (K1_SEL_Cont[1] & (K1_SEL_Cont[0]) # !K1_SEL_Cont[1] & K1_SEL_Cont[2] & !K1_SEL_Cont[0]);


--K1L85 is AUDIO_DAC:u9|Mux~1892
K1L85 = K1_SEL_Cont[2] & (!K1_SEL_Cont[0] # !K1_SEL_Cont[1] # !K1L129Q) # !K1_SEL_Cont[2] & (K1_SEL_Cont[1] # K1_SEL_Cont[0]);


--K1L86 is AUDIO_DAC:u9|Mux~1893
K1L86 = K1L130Q & (K1_SEL_Cont[3]) # !K1L130Q & (K1_SEL_Cont[3] & !K1L84 # !K1_SEL_Cont[3] & (K1L85));


--K1L87 is AUDIO_DAC:u9|Mux~1894
K1L87 = K1_SEL_Cont[1] & (K1L129Q # K1_SEL_Cont[0]) # !K1_SEL_Cont[1] & (K1_SEL_Cont[2] # K1L129Q $ K1_SEL_Cont[0]);


--K1L88 is AUDIO_DAC:u9|Mux~1895
K1L88 = K1L130Q & (K1L86 & (!K1L87) # !K1L86 & K1L83) # !K1L130Q & (K1L86);


--K1L89 is AUDIO_DAC:u9|Mux~1896
K1L89 = K1L132Q & (K1L82 & (K1L88) # !K1L82 & K1L70) # !K1L132Q & (K1L82);


--K1L134Q is AUDIO_DAC:u9|rom~48
K1L134Q = DFFEAS(K1L145, !K1_LRCK_1X, C1_oRST_1,  ,  ,  ,  , K1L39,  );


--K1L126 is AUDIO_DAC:u9|oAUD_DATA~58
K1L126 = K1L125 & (K1L134Q & K1L64 # !K1L134Q & (K1L89));


--K1L127 is AUDIO_DAC:u9|oAUD_DATA~59
K1L127 = K1L133Q & SP & SP_cont[21] & !K1L134Q;


--K1L90 is AUDIO_DAC:u9|Mux~1897
K1L90 = K1L131Q & (K1_SEL_Cont[3] & !K1_SEL_Cont[1] & !K1_SEL_Cont[0] # !K1_SEL_Cont[3] & (K1_SEL_Cont[0])) # !K1L131Q & K1_SEL_Cont[1] & (K1_SEL_Cont[3] $ !K1_SEL_Cont[0]);


--K1L91 is AUDIO_DAC:u9|Mux~1898
K1L91 = K1L131Q & (K1_SEL_Cont[1] & K1_SEL_Cont[3] & K1_SEL_Cont[2] # !K1_SEL_Cont[1] & !K1_SEL_Cont[3] & !K1_SEL_Cont[2]);


--K1L92 is AUDIO_DAC:u9|Mux~1899
K1L92 = K1L130Q & (K1_SEL_Cont[2]) # !K1L130Q & K1L91 & (K1_SEL_Cont[0] # !K1_SEL_Cont[2]);


--K1L93 is AUDIO_DAC:u9|Mux~1900
K1L93 = K1_SEL_Cont[3] & (K1_SEL_Cont[1] & K1_SEL_Cont[0] # !K1L131Q) # !K1_SEL_Cont[3] & (K1L131Q & (!K1_SEL_Cont[0]) # !K1L131Q & K1_SEL_Cont[1] & K1_SEL_Cont[0]);


--K1L94 is AUDIO_DAC:u9|Mux~1901
K1L94 = K1L130Q & (K1L92 & (!K1L93) # !K1L92 & !K1L90) # !K1L130Q & (K1L92);


--K1L95 is AUDIO_DAC:u9|Mux~1902
K1L95 = K1_SEL_Cont[1] & !K1_SEL_Cont[2] & (K1_SEL_Cont[0] # !K1L130Q);


--K1L96 is AUDIO_DAC:u9|Mux~1903
K1L96 = K1_SEL_Cont[1] & !K1_SEL_Cont[2] & (K1_SEL_Cont[0] # !K1L130Q) # !K1_SEL_Cont[1] & K1_SEL_Cont[0] & (K1_SEL_Cont[2] # !K1L130Q);


--K1L97 is AUDIO_DAC:u9|Mux~1904
K1L97 = K1_SEL_Cont[1] & (K1_SEL_Cont[2] & (K1_SEL_Cont[0]) # !K1_SEL_Cont[2] & !K1L130Q & !K1_SEL_Cont[0]) # !K1_SEL_Cont[1] & (K1_SEL_Cont[0] # K1L130Q & K1_SEL_Cont[2]);


--K1L98 is AUDIO_DAC:u9|Mux~1905
K1L98 = K1L131Q & (K1_SEL_Cont[3]) # !K1L131Q & (K1_SEL_Cont[3] & !K1L96 # !K1_SEL_Cont[3] & (K1L97));


--K1L99 is AUDIO_DAC:u9|Mux~1906
K1L99 = K1L130Q & (K1_SEL_Cont[2] $ (!K1_SEL_Cont[1] & K1_SEL_Cont[0])) # !K1L130Q & !K1_SEL_Cont[1] & K1_SEL_Cont[2] & K1_SEL_Cont[0];


--K1L100 is AUDIO_DAC:u9|Mux~1907
K1L100 = K1L131Q & (K1L98 & (!K1L99) # !K1L98 & K1L95) # !K1L131Q & (K1L98);


--K1L101 is AUDIO_DAC:u9|Mux~1908
K1L101 = !K1L131Q & (K1_SEL_Cont[2] & !K1_SEL_Cont[3] & !K1_SEL_Cont[0] # !K1_SEL_Cont[2] & (K1_SEL_Cont[3] $ K1_SEL_Cont[0]));


--K1L102 is AUDIO_DAC:u9|Mux~1909
K1L102 = K1L131Q # K1_SEL_Cont[0] $ !K1_SEL_Cont[3];


--K1L103 is AUDIO_DAC:u9|Mux~1910
K1L103 = K1_SEL_Cont[2] & (K1L131Q # !K1_SEL_Cont[0] # !K1_SEL_Cont[3]) # !K1_SEL_Cont[2] & (K1_SEL_Cont[3] # !K1L131Q & K1_SEL_Cont[0]);


--K1L104 is AUDIO_DAC:u9|Mux~1911
K1L104 = K1L130Q & (K1_SEL_Cont[1]) # !K1L130Q & (K1_SEL_Cont[1] & K1L102 # !K1_SEL_Cont[1] & (K1L103));


--K1L105 is AUDIO_DAC:u9|Mux~1912
K1L105 = K1_SEL_Cont[3] & (K1_SEL_Cont[2] & !K1L131Q & K1_SEL_Cont[0] # !K1_SEL_Cont[2] & K1L131Q & !K1_SEL_Cont[0]) # !K1_SEL_Cont[3] & (K1_SEL_Cont[2] $ K1L131Q $ K1_SEL_Cont[0]);


--K1L106 is AUDIO_DAC:u9|Mux~1913
K1L106 = K1L130Q & (K1L104 & (K1L105) # !K1L104 & K1L101) # !K1L130Q & (K1L104);


--K1L107 is AUDIO_DAC:u9|Mux~1914
K1L107 = K1L132Q & (K1L129Q) # !K1L132Q & (K1L129Q & K1L100 # !K1L129Q & (K1L106));


--K1L108 is AUDIO_DAC:u9|Mux~1915
K1L108 = K1_SEL_Cont[0] & (K1_SEL_Cont[1] $ (K1L130Q & K1_SEL_Cont[2])) # !K1_SEL_Cont[0] & K1_SEL_Cont[1] & (K1L130Q $ K1_SEL_Cont[2]);


--K1L109 is AUDIO_DAC:u9|Mux~1916
K1L109 = K1L130Q & !K1_SEL_Cont[1] & K1_SEL_Cont[0] # !K1L130Q & (K1_SEL_Cont[2]);


--K1L110 is AUDIO_DAC:u9|Mux~1917
K1L110 = K1L131Q & (K1L109 & K1_SEL_Cont[0] # !K1L109 & (K1L108)) # !K1L131Q & (K1L109 $ (K1_SEL_Cont[0] & !K1L108));


--K1L111 is AUDIO_DAC:u9|Mux~1918
K1L111 = K1L108 & (K1L109 $ (!K1_SEL_Cont[0] # !K1L131Q)) # !K1L108 & K1L131Q & (K1_SEL_Cont[0] # K1L109);


--K1L112 is AUDIO_DAC:u9|Mux~1919
K1L112 = K1_SEL_Cont[3] & K1L110 # !K1_SEL_Cont[3] & (!K1L111);


--K1L113 is AUDIO_DAC:u9|Mux~1920
K1L113 = K1L132Q & (K1L107 & (K1L112) # !K1L107 & K1L94) # !K1L132Q & (K1L107);


--K1L128 is AUDIO_DAC:u9|oAUD_DATA~60
K1L128 = K1L126 # K1L127 & K1L113;


--NB2__clk0 is Audio_PLL:u10|altpll:altpll_component|_clk0
NB2__clk0 = PLL.CLK0(.ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .INCLK(CLOCK_27), .INCLK());


--D1L3 is CCD_Capture:u3|Frame_Cont[0]~1192
D1L3 = D1_Frame_Cont[0] $ VCC;

--D1L4 is CCD_Capture:u3|Frame_Cont[0]~1193
D1L4 = CARRY(D1_Frame_Cont[0]);


--C1_oRST_1 is Reset_Delay:u2|oRST_1
C1_oRST_1 = DFFEAS(C1L79, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D1_mSTART is CCD_Capture:u3|mSTART
D1_mSTART = DFFEAS(D1L183, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--rCCD_FVAL is rCCD_FVAL
rCCD_FVAL = DFFEAS(A1L267, CCD_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--D1_Pre_FVAL is CCD_Capture:u3|Pre_FVAL
D1_Pre_FVAL = DFFEAS(rCCD_FVAL, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1L167 is CCD_Capture:u3|always2~28
D1L167 = D1_mSTART & rCCD_FVAL & !D1_Pre_FVAL;


--D1L6 is CCD_Capture:u3|Frame_Cont[1]~1194
D1L6 = D1_Frame_Cont[1] & !D1L4 # !D1_Frame_Cont[1] & (D1L4 # GND);

--D1L7 is CCD_Capture:u3|Frame_Cont[1]~1195
D1L7 = CARRY(!D1L4 # !D1_Frame_Cont[1]);


--D1L9 is CCD_Capture:u3|Frame_Cont[2]~1196
D1L9 = D1_Frame_Cont[2] & (D1L7 $ GND) # !D1_Frame_Cont[2] & !D1L7 & VCC;

--D1L10 is CCD_Capture:u3|Frame_Cont[2]~1197
D1L10 = CARRY(D1_Frame_Cont[2] & !D1L7);


--D1L12 is CCD_Capture:u3|Frame_Cont[3]~1198
D1L12 = D1_Frame_Cont[3] & !D1L10 # !D1_Frame_Cont[3] & (D1L10 # GND);

--D1L13 is CCD_Capture:u3|Frame_Cont[3]~1199
D1L13 = CARRY(!D1L10 # !D1_Frame_Cont[3]);


--D1L15 is CCD_Capture:u3|Frame_Cont[4]~1200
D1L15 = D1_Frame_Cont[4] & (D1L13 $ GND) # !D1_Frame_Cont[4] & !D1L13 & VCC;

--D1L16 is CCD_Capture:u3|Frame_Cont[4]~1201
D1L16 = CARRY(D1_Frame_Cont[4] & !D1L13);


--D1L18 is CCD_Capture:u3|Frame_Cont[5]~1202
D1L18 = D1_Frame_Cont[5] & !D1L16 # !D1_Frame_Cont[5] & (D1L16 # GND);

--D1L19 is CCD_Capture:u3|Frame_Cont[5]~1203
D1L19 = CARRY(!D1L16 # !D1_Frame_Cont[5]);


--D1L21 is CCD_Capture:u3|Frame_Cont[6]~1204
D1L21 = D1_Frame_Cont[6] & (D1L19 $ GND) # !D1_Frame_Cont[6] & !D1L19 & VCC;

--D1L22 is CCD_Capture:u3|Frame_Cont[6]~1205
D1L22 = CARRY(D1_Frame_Cont[6] & !D1L19);


--D1L24 is CCD_Capture:u3|Frame_Cont[7]~1206
D1L24 = D1_Frame_Cont[7] & !D1L22 # !D1_Frame_Cont[7] & (D1L22 # GND);

--D1L25 is CCD_Capture:u3|Frame_Cont[7]~1207
D1L25 = CARRY(!D1L22 # !D1_Frame_Cont[7]);


--D1L27 is CCD_Capture:u3|Frame_Cont[8]~1208
D1L27 = D1_Frame_Cont[8] & (D1L25 $ GND) # !D1_Frame_Cont[8] & !D1L25 & VCC;

--D1L28 is CCD_Capture:u3|Frame_Cont[8]~1209
D1L28 = CARRY(D1_Frame_Cont[8] & !D1L25);


--D1L30 is CCD_Capture:u3|Frame_Cont[9]~1210
D1L30 = D1_Frame_Cont[9] & !D1L28 # !D1_Frame_Cont[9] & (D1L28 # GND);

--D1L31 is CCD_Capture:u3|Frame_Cont[9]~1211
D1L31 = CARRY(!D1L28 # !D1_Frame_Cont[9]);


--D1L33 is CCD_Capture:u3|Frame_Cont[10]~1212
D1L33 = D1_Frame_Cont[10] & (D1L31 $ GND) # !D1_Frame_Cont[10] & !D1L31 & VCC;

--D1L34 is CCD_Capture:u3|Frame_Cont[10]~1213
D1L34 = CARRY(D1_Frame_Cont[10] & !D1L31);


--D1L36 is CCD_Capture:u3|Frame_Cont[11]~1214
D1L36 = D1_Frame_Cont[11] & !D1L34 # !D1_Frame_Cont[11] & (D1L34 # GND);

--D1L37 is CCD_Capture:u3|Frame_Cont[11]~1215
D1L37 = CARRY(!D1L34 # !D1_Frame_Cont[11]);


--D1L39 is CCD_Capture:u3|Frame_Cont[12]~1216
D1L39 = D1_Frame_Cont[12] & (D1L37 $ GND) # !D1_Frame_Cont[12] & !D1L37 & VCC;

--D1L40 is CCD_Capture:u3|Frame_Cont[12]~1217
D1L40 = CARRY(D1_Frame_Cont[12] & !D1L37);


--D1L42 is CCD_Capture:u3|Frame_Cont[13]~1218
D1L42 = D1_Frame_Cont[13] & !D1L40 # !D1_Frame_Cont[13] & (D1L40 # GND);

--D1L43 is CCD_Capture:u3|Frame_Cont[13]~1219
D1L43 = CARRY(!D1L40 # !D1_Frame_Cont[13]);


--D1L45 is CCD_Capture:u3|Frame_Cont[14]~1220
D1L45 = D1_Frame_Cont[14] & (D1L43 $ GND) # !D1_Frame_Cont[14] & !D1L43 & VCC;

--D1L46 is CCD_Capture:u3|Frame_Cont[14]~1221
D1L46 = CARRY(D1_Frame_Cont[14] & !D1L43);


--D1L48 is CCD_Capture:u3|Frame_Cont[15]~1222
D1L48 = D1_Frame_Cont[15] & !D1L46 # !D1_Frame_Cont[15] & (D1L46 # GND);

--D1L49 is CCD_Capture:u3|Frame_Cont[15]~1223
D1L49 = CARRY(!D1L46 # !D1_Frame_Cont[15]);


--D1L51 is CCD_Capture:u3|Frame_Cont[16]~1224
D1L51 = D1_Frame_Cont[16] & (D1L49 $ GND) # !D1_Frame_Cont[16] & !D1L49 & VCC;

--D1L52 is CCD_Capture:u3|Frame_Cont[16]~1225
D1L52 = CARRY(D1_Frame_Cont[16] & !D1L49);


--D1L54 is CCD_Capture:u3|Frame_Cont[17]~1226
D1L54 = D1_Frame_Cont[17] & !D1L52 # !D1_Frame_Cont[17] & (D1L52 # GND);

--D1L55 is CCD_Capture:u3|Frame_Cont[17]~1227
D1L55 = CARRY(!D1L52 # !D1_Frame_Cont[17]);


--D1L57 is CCD_Capture:u3|Frame_Cont[18]~1228
D1L57 = D1_Frame_Cont[18] & (D1L55 $ GND) # !D1_Frame_Cont[18] & !D1L55 & VCC;

--D1L58 is CCD_Capture:u3|Frame_Cont[18]~1229
D1L58 = CARRY(D1_Frame_Cont[18] & !D1L55);


--D1L60 is CCD_Capture:u3|Frame_Cont[19]~1230
D1L60 = D1_Frame_Cont[19] & !D1L58 # !D1_Frame_Cont[19] & (D1L58 # GND);

--D1L61 is CCD_Capture:u3|Frame_Cont[19]~1231
D1L61 = CARRY(!D1L58 # !D1_Frame_Cont[19]);


--D1L63 is CCD_Capture:u3|Frame_Cont[20]~1232
D1L63 = D1_Frame_Cont[20] & (D1L61 $ GND) # !D1_Frame_Cont[20] & !D1L61 & VCC;

--D1L64 is CCD_Capture:u3|Frame_Cont[20]~1233
D1L64 = CARRY(D1_Frame_Cont[20] & !D1L61);


--D1L66 is CCD_Capture:u3|Frame_Cont[21]~1234
D1L66 = D1_Frame_Cont[21] & !D1L64 # !D1_Frame_Cont[21] & (D1L64 # GND);

--D1L67 is CCD_Capture:u3|Frame_Cont[21]~1235
D1L67 = CARRY(!D1L64 # !D1_Frame_Cont[21]);


--D1L69 is CCD_Capture:u3|Frame_Cont[22]~1236
D1L69 = D1_Frame_Cont[22] & (D1L67 $ GND) # !D1_Frame_Cont[22] & !D1L67 & VCC;

--D1L70 is CCD_Capture:u3|Frame_Cont[22]~1237
D1L70 = CARRY(D1_Frame_Cont[22] & !D1L67);


--D1L72 is CCD_Capture:u3|Frame_Cont[23]~1238
D1L72 = D1_Frame_Cont[23] & !D1L70 # !D1_Frame_Cont[23] & (D1L70 # GND);

--D1L73 is CCD_Capture:u3|Frame_Cont[23]~1239
D1L73 = CARRY(!D1L70 # !D1_Frame_Cont[23]);


--D1L75 is CCD_Capture:u3|Frame_Cont[24]~1240
D1L75 = D1_Frame_Cont[24] & (D1L73 $ GND) # !D1_Frame_Cont[24] & !D1L73 & VCC;

--D1L76 is CCD_Capture:u3|Frame_Cont[24]~1241
D1L76 = CARRY(D1_Frame_Cont[24] & !D1L73);


--D1L78 is CCD_Capture:u3|Frame_Cont[25]~1242
D1L78 = D1_Frame_Cont[25] & !D1L76 # !D1_Frame_Cont[25] & (D1L76 # GND);

--D1L79 is CCD_Capture:u3|Frame_Cont[25]~1243
D1L79 = CARRY(!D1L76 # !D1_Frame_Cont[25]);


--D1L81 is CCD_Capture:u3|Frame_Cont[26]~1244
D1L81 = D1_Frame_Cont[26] & (D1L79 $ GND) # !D1_Frame_Cont[26] & !D1L79 & VCC;

--D1L82 is CCD_Capture:u3|Frame_Cont[26]~1245
D1L82 = CARRY(D1_Frame_Cont[26] & !D1L79);


--D1L84 is CCD_Capture:u3|Frame_Cont[27]~1246
D1L84 = D1_Frame_Cont[27] & !D1L82 # !D1_Frame_Cont[27] & (D1L82 # GND);

--D1L85 is CCD_Capture:u3|Frame_Cont[27]~1247
D1L85 = CARRY(!D1L82 # !D1_Frame_Cont[27]);


--D1L87 is CCD_Capture:u3|Frame_Cont[28]~1248
D1L87 = D1_Frame_Cont[28] & (D1L85 $ GND) # !D1_Frame_Cont[28] & !D1L85 & VCC;

--D1L88 is CCD_Capture:u3|Frame_Cont[28]~1249
D1L88 = CARRY(D1_Frame_Cont[28] & !D1L85);


--D1L90 is CCD_Capture:u3|Frame_Cont[29]~1250
D1L90 = D1_Frame_Cont[29] & !D1L88 # !D1_Frame_Cont[29] & (D1L88 # GND);

--D1L91 is CCD_Capture:u3|Frame_Cont[29]~1251
D1L91 = CARRY(!D1L88 # !D1_Frame_Cont[29]);


--D1L93 is CCD_Capture:u3|Frame_Cont[30]~1252
D1L93 = D1_Frame_Cont[30] & (D1L91 $ GND) # !D1_Frame_Cont[30] & !D1L91 & VCC;

--D1L94 is CCD_Capture:u3|Frame_Cont[30]~1253
D1L94 = CARRY(D1_Frame_Cont[30] & !D1L91);


--D1L96 is CCD_Capture:u3|Frame_Cont[31]~1254
D1L96 = D1_Frame_Cont[31] $ D1L94;


--D1_X_Cont[8] is CCD_Capture:u3|X_Cont[8]
D1_X_Cont[8] = DFFEAS(D1L130, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L116,  );


--D1_X_Cont[9] is CCD_Capture:u3|X_Cont[9]
D1_X_Cont[9] = DFFEAS(D1L133, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L116,  );


--D1L98 is CCD_Capture:u3|LessThan~137
D1L98 = !D1_X_Cont[8] & !D1_X_Cont[9];


--D1_X_Cont[0] is CCD_Capture:u3|X_Cont[0]
D1_X_Cont[0] = DFFEAS(D1L105, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L116,  );


--D1_X_Cont[1] is CCD_Capture:u3|X_Cont[1]
D1_X_Cont[1] = DFFEAS(D1L108, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L116,  );


--D1_X_Cont[2] is CCD_Capture:u3|X_Cont[2]
D1_X_Cont[2] = DFFEAS(D1L111, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L116,  );


--D1_X_Cont[3] is CCD_Capture:u3|X_Cont[3]
D1_X_Cont[3] = DFFEAS(D1L114, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L116,  );


--D1L99 is CCD_Capture:u3|LessThan~138
D1L99 = !D1_X_Cont[3] # !D1_X_Cont[2] # !D1_X_Cont[1] # !D1_X_Cont[0];


--D1_X_Cont[4] is CCD_Capture:u3|X_Cont[4]
D1_X_Cont[4] = DFFEAS(D1L118, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L116,  );


--D1_X_Cont[5] is CCD_Capture:u3|X_Cont[5]
D1_X_Cont[5] = DFFEAS(D1L121, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L116,  );


--D1_X_Cont[6] is CCD_Capture:u3|X_Cont[6]
D1_X_Cont[6] = DFFEAS(D1L124, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L116,  );


--D1_X_Cont[7] is CCD_Capture:u3|X_Cont[7]
D1_X_Cont[7] = DFFEAS(D1L127, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L116,  );


--D1L100 is CCD_Capture:u3|LessThan~139
D1L100 = !D1_X_Cont[7] # !D1_X_Cont[6] # !D1_X_Cont[5] # !D1_X_Cont[4];


--D1_X_Cont[10] is CCD_Capture:u3|X_Cont[10]
D1_X_Cont[10] = DFFEAS(D1L136, CCD_PIXCLK, C1_oRST_1,  , D1L142,  ,  , D1L116,  );


--D1L101 is CCD_Capture:u3|LessThan~140
D1L101 = D1L98 & (D1L99 # D1L100) # !D1_X_Cont[10];


--D1L140 is CCD_Capture:u3|Y_Cont[0]~822
D1L140 = D1L101 & D1_Y_Cont[0] & VCC # !D1L101 & (D1_Y_Cont[0] $ VCC);

--D1L141 is CCD_Capture:u3|Y_Cont[0]~823
D1L141 = CARRY(!D1L101 & D1_Y_Cont[0]);


--D1_mCCD_FVAL is CCD_Capture:u3|mCCD_FVAL
D1_mCCD_FVAL = DFFEAS(D1L180, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_LVAL is CCD_Capture:u3|mCCD_LVAL
D1_mCCD_LVAL = DFFEAS(rCCD_LVAL, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1L142 is CCD_Capture:u3|Y_Cont[0]~824
D1L142 = D1_mCCD_LVAL # !D1_mCCD_FVAL;


--D1L144 is CCD_Capture:u3|Y_Cont[1]~825
D1L144 = D1_Y_Cont[1] & !D1L141 # !D1_Y_Cont[1] & (D1L141 # GND);

--D1L145 is CCD_Capture:u3|Y_Cont[1]~826
D1L145 = CARRY(!D1L141 # !D1_Y_Cont[1]);


--D1L147 is CCD_Capture:u3|Y_Cont[2]~827
D1L147 = D1_Y_Cont[2] & (D1L145 $ GND) # !D1_Y_Cont[2] & !D1L145 & VCC;

--D1L148 is CCD_Capture:u3|Y_Cont[2]~828
D1L148 = CARRY(D1_Y_Cont[2] & !D1L145);


--D1L150 is CCD_Capture:u3|Y_Cont[3]~829
D1L150 = D1_Y_Cont[3] & !D1L148 # !D1_Y_Cont[3] & (D1L148 # GND);

--D1L151 is CCD_Capture:u3|Y_Cont[3]~830
D1L151 = CARRY(!D1L148 # !D1_Y_Cont[3]);


--D1L153 is CCD_Capture:u3|Y_Cont[4]~831
D1L153 = D1_Y_Cont[4] & (D1L151 $ GND) # !D1_Y_Cont[4] & !D1L151 & VCC;

--D1L154 is CCD_Capture:u3|Y_Cont[4]~832
D1L154 = CARRY(D1_Y_Cont[4] & !D1L151);


--D1L156 is CCD_Capture:u3|Y_Cont[5]~833
D1L156 = D1_Y_Cont[5] & !D1L154 # !D1_Y_Cont[5] & (D1L154 # GND);

--D1L157 is CCD_Capture:u3|Y_Cont[5]~834
D1L157 = CARRY(!D1L154 # !D1_Y_Cont[5]);


--D1L159 is CCD_Capture:u3|Y_Cont[6]~835
D1L159 = D1_Y_Cont[6] & (D1L157 $ GND) # !D1_Y_Cont[6] & !D1L157 & VCC;

--D1L160 is CCD_Capture:u3|Y_Cont[6]~836
D1L160 = CARRY(D1_Y_Cont[6] & !D1L157);


--D1L162 is CCD_Capture:u3|Y_Cont[7]~837
D1L162 = D1_Y_Cont[7] & !D1L160 # !D1_Y_Cont[7] & (D1L160 # GND);

--D1L163 is CCD_Capture:u3|Y_Cont[7]~838
D1L163 = CARRY(!D1L160 # !D1_Y_Cont[7]);


--D1L165 is CCD_Capture:u3|Y_Cont[8]~839
D1L165 = D1_Y_Cont[8] $ !D1L163;


--U1_SA[0] is Sdram_Control_4Port:u6|command:command1|SA[0]
U1_SA[0] = DFFEAS(U1L33, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[2] is Sdram_Control_4Port:u6|ST[2]
G1_ST[2] = DFFEAS(G1L87, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[0] is Sdram_Control_4Port:u6|ST[0]
G1_ST[0] = DFFEAS(G1L82, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[9] is Sdram_Control_4Port:u6|ST[9]
G1_ST[9] = DFFEAS(G1L101, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[7] is Sdram_Control_4Port:u6|ST[7]
G1_ST[7] = DFFEAS(G1L97, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[6] is Sdram_Control_4Port:u6|ST[6]
G1_ST[6] = DFFEAS(G1L95, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[5] is Sdram_Control_4Port:u6|ST[5]
G1_ST[5] = DFFEAS(G1L93, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L15 is Sdram_Control_4Port:u6|Equal~1112
G1L15 = !G1_ST[9] & !G1_ST[7] & !G1_ST[6] & !G1_ST[5];


--G1_ST[4] is Sdram_Control_4Port:u6|ST[4]
G1_ST[4] = DFFEAS(G1L91, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[3] is Sdram_Control_4Port:u6|ST[3]
G1_ST[3] = DFFEAS(G1L89, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L16 is Sdram_Control_4Port:u6|Equal~1113
G1L16 = !G1_ST[4] & !G1_ST[3];


--G1_ST[8] is Sdram_Control_4Port:u6|ST[8]
G1_ST[8] = DFFEAS(G1L99, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_ST[1] is Sdram_Control_4Port:u6|ST[1]
G1_ST[1] = DFFEAS(G1L85, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L17 is Sdram_Control_4Port:u6|Equal~1114
G1L17 = G1L15 & G1L16 & G1_ST[8] & G1_ST[1];


--G1L65 is Sdram_Control_4Port:u6|SA~484
G1L65 = U1_SA[0] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--U1_SA[1] is Sdram_Control_4Port:u6|command:command1|SA[1]
U1_SA[1] = DFFEAS(U1L34, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L66 is Sdram_Control_4Port:u6|SA~485
G1L66 = U1_SA[1] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--U1_SA[2] is Sdram_Control_4Port:u6|command:command1|SA[2]
U1_SA[2] = DFFEAS(U1L35, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L67 is Sdram_Control_4Port:u6|SA~486
G1L67 = U1_SA[2] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--U1_SA[3] is Sdram_Control_4Port:u6|command:command1|SA[3]
U1_SA[3] = DFFEAS(U1L36, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L68 is Sdram_Control_4Port:u6|SA~487
G1L68 = U1_SA[3] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--U1_SA[4] is Sdram_Control_4Port:u6|command:command1|SA[4]
U1_SA[4] = DFFEAS(U1L37, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L69 is Sdram_Control_4Port:u6|SA~488
G1L69 = U1_SA[4] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--U1_SA[5] is Sdram_Control_4Port:u6|command:command1|SA[5]
U1_SA[5] = DFFEAS(U1L38, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L70 is Sdram_Control_4Port:u6|SA~489
G1L70 = U1_SA[5] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--U1_SA[6] is Sdram_Control_4Port:u6|command:command1|SA[6]
U1_SA[6] = DFFEAS(U1L39, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L71 is Sdram_Control_4Port:u6|SA~490
G1L71 = U1_SA[6] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--U1_SA[7] is Sdram_Control_4Port:u6|command:command1|SA[7]
U1_SA[7] = DFFEAS(U1L40, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L72 is Sdram_Control_4Port:u6|SA~491
G1L72 = U1_SA[7] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--U1_SA[8] is Sdram_Control_4Port:u6|command:command1|SA[8]
U1_SA[8] = DFFEAS(U1L41, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L73 is Sdram_Control_4Port:u6|SA~492
G1L73 = U1_SA[8] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--U1_SA[9] is Sdram_Control_4Port:u6|command:command1|SA[9]
U1_SA[9] = DFFEAS(U1L42, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L74 is Sdram_Control_4Port:u6|SA~493
G1L74 = U1_SA[9] # G1_ST[0] & G1L17 & !G1_ST[2];


--U1_SA[10] is Sdram_Control_4Port:u6|command:command1|SA[10]
U1_SA[10] = DFFEAS(U1L43, NB1__clk0,  ,  ,  ,  ,  , U1_do_load_mode,  );


--G1L75 is Sdram_Control_4Port:u6|SA~494
G1L75 = U1_SA[10] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--U1_SA[11] is Sdram_Control_4Port:u6|command:command1|SA[11]
U1_SA[11] = DFFEAS(U1L44, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L76 is Sdram_Control_4Port:u6|SA~495
G1L76 = U1_SA[11] & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--G1L18 is Sdram_Control_4Port:u6|Equal~1115
G1L18 = G1L15 & G1L16 & !G1_ST[2] & !G1_ST[8];


--G1L19 is Sdram_Control_4Port:u6|Equal~1116
G1L19 = G1_ST[0] & G1L17 & !G1_ST[2];


--G1_Write is Sdram_Control_4Port:u6|Write
G1_Write = DFFEAS(G1L109, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_Read is Sdram_Control_4Port:u6|Read
G1_Read = DFFEAS(G1L51, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L14 is Sdram_Control_4Port:u6|DQM~82
G1L14 = G1L35 # G1_Write & G1L19 # !G1_Write & (!G1_Read);


--U1_WE_N is Sdram_Control_4Port:u6|command:command1|WE_N
U1_WE_N = DFFEAS(U1L47, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L105 is Sdram_Control_4Port:u6|WE_N~43
G1L105 = U1_WE_N & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--U1_CAS_N is Sdram_Control_4Port:u6|command:command1|CAS_N
U1_CAS_N = DFFEAS(U1L7, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L5 is Sdram_Control_4Port:u6|CAS_N~9
G1L5 = U1_CAS_N # G1_ST[0] & G1L17 & !G1_ST[2];


--U1_RAS_N is Sdram_Control_4Port:u6|command:command1|RAS_N
U1_RAS_N = DFFEAS(U1L16, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L42 is Sdram_Control_4Port:u6|RAS_N~43
G1L42 = U1_RAS_N & (G1_ST[2] # !G1L17 # !G1_ST[0]);


--U1_CS_N[0] is Sdram_Control_4Port:u6|command:command1|CS_N[0]
U1_CS_N[0] = DFFEAS(U1L12, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1_BA[0] is Sdram_Control_4Port:u6|command:command1|BA[0]
U1_BA[0] = DFFEAS(U1L4, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1_BA[1] is Sdram_Control_4Port:u6|command:command1|BA[1]
U1_BA[1] = DFFEAS(U1L5, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--PB2L56 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1103
PB2L56 = !PB2L52Q & !PB2L46Q & !PB2L49Q & !PB2L43Q;


--PB2L18 is I2C_AV_Config:u8|I2C_Controller:u0|LessThan~163
PB2L18 = PB2L40Q # PB2L55Q # !PB2L56;


--PB2L38 is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[0]~280
PB2L38 = PB2L18 & !PB2L40Q # !PB2L18 & PB2L40Q & VCC;

--PB2L39 is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[0]~281
PB2L39 = CARRY(PB2L18 & !PB2L40Q);


--J1_mI2C_GO is I2C_AV_Config:u8|mI2C_GO
J1_mI2C_GO = DFFEAS(J1L20, J1_mI2C_CTRL_CLK, KEY[0],  , J1L19,  ,  ,  ,  );


--PB2L41 is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[1]~282
PB2L41 = PB2L43Q & (GND # !PB2L39) # !PB2L43Q & (PB2L39 $ GND);

--PB2L42 is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[1]~283
PB2L42 = CARRY(PB2L43Q # !PB2L39);


--PB2L44 is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[2]~284
PB2L44 = PB2L46Q & PB2L42 & VCC # !PB2L46Q & !PB2L42;

--PB2L45 is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[2]~285
PB2L45 = CARRY(!PB2L46Q & !PB2L42);


--PB2L47 is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[3]~286
PB2L47 = PB2L49Q & (GND # !PB2L45) # !PB2L49Q & (PB2L45 $ GND);

--PB2L48 is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[3]~287
PB2L48 = CARRY(PB2L49Q # !PB2L45);


--PB2L50 is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[4]~288
PB2L50 = PB2L52Q & PB2L48 & VCC # !PB2L52Q & !PB2L48;

--PB2L51 is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[4]~289
PB2L51 = CARRY(!PB2L52Q & !PB2L48);


--PB2L53 is I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[5]~290
PB2L53 = PB2L55Q $ PB2L51;


--J1_mI2C_CLK_DIV[12] is I2C_AV_Config:u8|mI2C_CLK_DIV[12]
J1_mI2C_CLK_DIV[12] = DFFEAS(J1L61, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1_mI2C_CLK_DIV[13] is I2C_AV_Config:u8|mI2C_CLK_DIV[13]
J1_mI2C_CLK_DIV[13] = DFFEAS(J1L64, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1_mI2C_CLK_DIV[14] is I2C_AV_Config:u8|mI2C_CLK_DIV[14]
J1_mI2C_CLK_DIV[14] = DFFEAS(J1L67, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1_mI2C_CLK_DIV[15] is I2C_AV_Config:u8|mI2C_CLK_DIV[15]
J1_mI2C_CLK_DIV[15] = DFFEAS(J1L70, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1L14 is I2C_AV_Config:u8|LessThan~279
J1L14 = !J1_mI2C_CLK_DIV[12] & !J1_mI2C_CLK_DIV[13] & !J1_mI2C_CLK_DIV[14] & !J1_mI2C_CLK_DIV[15];


--J1_mI2C_CLK_DIV[2] is I2C_AV_Config:u8|mI2C_CLK_DIV[2]
J1_mI2C_CLK_DIV[2] = DFFEAS(J1L31, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1_mI2C_CLK_DIV[3] is I2C_AV_Config:u8|mI2C_CLK_DIV[3]
J1_mI2C_CLK_DIV[3] = DFFEAS(J1L34, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1_mI2C_CLK_DIV[4] is I2C_AV_Config:u8|mI2C_CLK_DIV[4]
J1_mI2C_CLK_DIV[4] = DFFEAS(J1L37, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1_mI2C_CLK_DIV[5] is I2C_AV_Config:u8|mI2C_CLK_DIV[5]
J1_mI2C_CLK_DIV[5] = DFFEAS(J1L40, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1L15 is I2C_AV_Config:u8|LessThan~280
J1L15 = !J1_mI2C_CLK_DIV[2] & !J1_mI2C_CLK_DIV[3] & !J1_mI2C_CLK_DIV[4] & !J1_mI2C_CLK_DIV[5];


--J1_mI2C_CLK_DIV[6] is I2C_AV_Config:u8|mI2C_CLK_DIV[6]
J1_mI2C_CLK_DIV[6] = DFFEAS(J1L43, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1_mI2C_CLK_DIV[7] is I2C_AV_Config:u8|mI2C_CLK_DIV[7]
J1_mI2C_CLK_DIV[7] = DFFEAS(J1L46, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1_mI2C_CLK_DIV[8] is I2C_AV_Config:u8|mI2C_CLK_DIV[8]
J1_mI2C_CLK_DIV[8] = DFFEAS(J1L49, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1L16 is I2C_AV_Config:u8|LessThan~281
J1L16 = J1L15 # !J1_mI2C_CLK_DIV[8] # !J1_mI2C_CLK_DIV[7] # !J1_mI2C_CLK_DIV[6];


--J1_mI2C_CLK_DIV[9] is I2C_AV_Config:u8|mI2C_CLK_DIV[9]
J1_mI2C_CLK_DIV[9] = DFFEAS(J1L52, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1_mI2C_CLK_DIV[10] is I2C_AV_Config:u8|mI2C_CLK_DIV[10]
J1_mI2C_CLK_DIV[10] = DFFEAS(J1L55, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1L17 is I2C_AV_Config:u8|LessThan~282
J1L17 = !J1_mI2C_CLK_DIV[9] & !J1_mI2C_CLK_DIV[10];


--J1_mI2C_CLK_DIV[11] is I2C_AV_Config:u8|mI2C_CLK_DIV[11]
J1_mI2C_CLK_DIV[11] = DFFEAS(J1L58, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1L18 is I2C_AV_Config:u8|LessThan~283
J1L18 = J1_mI2C_CLK_DIV[11] & (!J1L17 # !J1L16) # !J1L14;


--J1L73 is I2C_AV_Config:u8|mI2C_CTRL_CLK~79
J1L73 = J1_mI2C_CTRL_CLK $ J1L18;


--PB2L20 is I2C_AV_Config:u8|I2C_Controller:u0|SCLK~145
PB2L20 = PB2L43Q & !PB2L49Q # !PB2L43Q & (PB2L46Q);


--PB2L21 is I2C_AV_Config:u8|I2C_Controller:u0|SCLK~146
PB2L21 = PB2L52Q & (!PB2L20 # !PB2L49Q # !PB2L40Q) # !PB2L52Q & (PB2L49Q # PB2L20);


--PB2L37 is I2C_AV_Config:u8|I2C_Controller:u0|SD[12]~717
PB2L37 = PB2L52Q & PB2L46Q & PB2L49Q & PB2L43Q;


--PB2L22 is I2C_AV_Config:u8|I2C_Controller:u0|SCLK~147
PB2L22 = PB2L40Q & (PB2L37 $ !PB2L21);


--PB2L23 is I2C_AV_Config:u8|I2C_Controller:u0|SCLK~148
PB2L23 = PB2L55Q & (PB2L21 & PB2_SCLK & !PB2L22 # !PB2L21 & (PB2L22)) # !PB2L55Q & PB2_SCLK;


--B1L2 is VGA_Controller:u1|Equal~116
B1L2 = !B1_H_Cont[8] & !B1_H_Cont[9];


--B1L42 is VGA_Controller:u1|LessThan~1091
B1L42 = B1_H_Cont[7] # B1_H_Cont[5] & B1_H_Cont[6] # !B1L2;


--C1_oRST_2 is Reset_Delay:u2|oRST_2
C1_oRST_2 = DFFEAS(C1L81, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--B1_H_Cont[0] is VGA_Controller:u1|H_Cont[0]
B1_H_Cont[0] = DFFEAS(B1L8, CCD_MCLK, C1_oRST_2,  ,  ,  ,  , B1L46,  );


--B1_H_Cont[1] is VGA_Controller:u1|H_Cont[1]
B1_H_Cont[1] = DFFEAS(B1L11, CCD_MCLK, C1_oRST_2,  ,  ,  ,  , B1L46,  );


--B1L3 is VGA_Controller:u1|Equal~117
B1L3 = !B1_H_Cont[8] & !B1_H_Cont[9] & !B1_H_Cont[0] & !B1_H_Cont[1];


--B1_H_Cont[2] is VGA_Controller:u1|H_Cont[2]
B1_H_Cont[2] = DFFEAS(B1L14, CCD_MCLK, C1_oRST_2,  ,  ,  ,  , B1L46,  );


--B1_H_Cont[3] is VGA_Controller:u1|H_Cont[3]
B1_H_Cont[3] = DFFEAS(B1L17, CCD_MCLK, C1_oRST_2,  ,  ,  ,  , B1L46,  );


--B1L4 is VGA_Controller:u1|Equal~118
B1L4 = !B1_H_Cont[2] & !B1_H_Cont[3];


--B1L5 is VGA_Controller:u1|Equal~119
B1L5 = B1L1 & B1L3 & B1L4 & !B1_H_Cont[7];


--B1L160 is VGA_Controller:u1|oVGA_V_SYNC~174
B1L160 = B1L5 & (B1_V_Cont[9] # B1L41) # !B1L5 & B1_oVGA_V_SYNC;


--B1_V_Cont[0] is VGA_Controller:u1|V_Cont[0]
B1_V_Cont[0] = DFFEAS(B1L50, CCD_MCLK, C1_oRST_2,  , B1L5,  ,  , B1L45,  );


--B1L50 is VGA_Controller:u1|V_Cont[0]~900
B1L50 = B1_V_Cont[0] $ VCC;

--B1L51 is VGA_Controller:u1|V_Cont[0]~901
B1L51 = CARRY(B1_V_Cont[0]);


--B1L53 is VGA_Controller:u1|V_Cont[1]~902
B1L53 = B1_V_Cont[1] & !B1L51 # !B1_V_Cont[1] & (B1L51 # GND);

--B1L54 is VGA_Controller:u1|V_Cont[1]~903
B1L54 = CARRY(!B1L51 # !B1_V_Cont[1]);


--B1L56 is VGA_Controller:u1|V_Cont[2]~904
B1L56 = B1_V_Cont[2] & (B1L54 $ GND) # !B1_V_Cont[2] & !B1L54 & VCC;

--B1L57 is VGA_Controller:u1|V_Cont[2]~905
B1L57 = CARRY(B1_V_Cont[2] & !B1L54);


--B1L59 is VGA_Controller:u1|V_Cont[3]~906
B1L59 = B1_V_Cont[3] & !B1L57 # !B1_V_Cont[3] & (B1L57 # GND);

--B1L60 is VGA_Controller:u1|V_Cont[3]~907
B1L60 = CARRY(!B1L57 # !B1_V_Cont[3]);


--B1L62 is VGA_Controller:u1|V_Cont[4]~908
B1L62 = B1_V_Cont[4] & (B1L60 $ GND) # !B1_V_Cont[4] & !B1L60 & VCC;

--B1L63 is VGA_Controller:u1|V_Cont[4]~909
B1L63 = CARRY(B1_V_Cont[4] & !B1L60);


--B1L65 is VGA_Controller:u1|V_Cont[5]~910
B1L65 = B1_V_Cont[5] & !B1L63 # !B1_V_Cont[5] & (B1L63 # GND);

--B1L66 is VGA_Controller:u1|V_Cont[5]~911
B1L66 = CARRY(!B1L63 # !B1_V_Cont[5]);


--B1L68 is VGA_Controller:u1|V_Cont[6]~912
B1L68 = B1_V_Cont[6] & (B1L66 $ GND) # !B1_V_Cont[6] & !B1L66 & VCC;

--B1L69 is VGA_Controller:u1|V_Cont[6]~913
B1L69 = CARRY(B1_V_Cont[6] & !B1L66);


--B1L43 is VGA_Controller:u1|LessThan~1092
B1L43 = B1L38 & !B1_V_Cont[4] & !B1_V_Cont[5];


--B1L44 is VGA_Controller:u1|LessThan~1093
B1L44 = !B1_V_Cont[1] & !B1_V_Cont[0] # !B1_V_Cont[3] # !B1_V_Cont[2];


--B1L45 is VGA_Controller:u1|LessThan~1094
B1L45 = B1_V_Cont[9] & (!B1L44 # !B1L43);


--B1L71 is VGA_Controller:u1|V_Cont[7]~914
B1L71 = B1_V_Cont[7] & !B1L69 # !B1_V_Cont[7] & (B1L69 # GND);

--B1L72 is VGA_Controller:u1|V_Cont[7]~915
B1L72 = CARRY(!B1L69 # !B1_V_Cont[7]);


--B1L74 is VGA_Controller:u1|V_Cont[8]~916
B1L74 = B1_V_Cont[8] & (B1L72 $ GND) # !B1_V_Cont[8] & !B1L72 & VCC;

--B1L75 is VGA_Controller:u1|V_Cont[8]~917
B1L75 = CARRY(B1_V_Cont[8] & !B1L72);


--B1L77 is VGA_Controller:u1|V_Cont[9]~918
B1L77 = B1_V_Cont[9] $ B1L75;


--B1L8 is VGA_Controller:u1|H_Cont[0]~246
B1L8 = B1_H_Cont[0] $ VCC;

--B1L9 is VGA_Controller:u1|H_Cont[0]~247
B1L9 = CARRY(B1_H_Cont[0]);


--B1L11 is VGA_Controller:u1|H_Cont[1]~248
B1L11 = B1_H_Cont[1] & !B1L9 # !B1_H_Cont[1] & (B1L9 # GND);

--B1L12 is VGA_Controller:u1|H_Cont[1]~249
B1L12 = CARRY(!B1L9 # !B1_H_Cont[1]);


--B1L14 is VGA_Controller:u1|H_Cont[2]~250
B1L14 = B1_H_Cont[2] & (B1L12 $ GND) # !B1_H_Cont[2] & !B1L12 & VCC;

--B1L15 is VGA_Controller:u1|H_Cont[2]~251
B1L15 = CARRY(B1_H_Cont[2] & !B1L12);


--B1L17 is VGA_Controller:u1|H_Cont[3]~252
B1L17 = B1_H_Cont[3] & !B1L15 # !B1_H_Cont[3] & (B1L15 # GND);

--B1L18 is VGA_Controller:u1|H_Cont[3]~253
B1L18 = CARRY(!B1L15 # !B1_H_Cont[3]);


--B1L20 is VGA_Controller:u1|H_Cont[4]~254
B1L20 = B1_H_Cont[4] & (B1L18 $ GND) # !B1_H_Cont[4] & !B1L18 & VCC;

--B1L21 is VGA_Controller:u1|H_Cont[4]~255
B1L21 = CARRY(B1_H_Cont[4] & !B1L18);


--B1L26 is VGA_Controller:u1|H_Cont[6]~256
B1L26 = !B1_H_Cont[5] & !B1_H_Cont[6];


--B1L46 is VGA_Controller:u1|LessThan~1095
B1L46 = B1_H_Cont[8] & B1_H_Cont[9] & (B1_H_Cont[7] # !B1L26);


--B1L23 is VGA_Controller:u1|H_Cont[5]~257
B1L23 = B1_H_Cont[5] & !B1L21 # !B1_H_Cont[5] & (B1L21 # GND);

--B1L24 is VGA_Controller:u1|H_Cont[5]~258
B1L24 = CARRY(!B1L21 # !B1_H_Cont[5]);


--B1L27 is VGA_Controller:u1|H_Cont[6]~259
B1L27 = B1_H_Cont[6] & (B1L24 $ GND) # !B1_H_Cont[6] & !B1L24 & VCC;

--B1L28 is VGA_Controller:u1|H_Cont[6]~260
B1L28 = CARRY(B1_H_Cont[6] & !B1L24);


--B1L30 is VGA_Controller:u1|H_Cont[7]~261
B1L30 = B1_H_Cont[7] & !B1L28 # !B1_H_Cont[7] & (B1L28 # GND);

--B1L31 is VGA_Controller:u1|H_Cont[7]~262
B1L31 = CARRY(!B1L28 # !B1_H_Cont[7]);


--B1L33 is VGA_Controller:u1|H_Cont[8]~263
B1L33 = B1_H_Cont[8] & (B1L31 $ GND) # !B1_H_Cont[8] & !B1L31 & VCC;

--B1L34 is VGA_Controller:u1|H_Cont[8]~264
B1L34 = CARRY(B1_H_Cont[8] & !B1L31);


--B1L36 is VGA_Controller:u1|H_Cont[9]~265
B1L36 = B1_H_Cont[9] $ B1L34;


--B1L83 is VGA_Controller:u1|oCoord_X[2]~826
B1L83 = B1_H_Cont[1] & (B1_H_Cont[2] $ VCC) # !B1_H_Cont[1] & B1_H_Cont[2] & VCC;

--B1L84 is VGA_Controller:u1|oCoord_X[2]~827
B1L84 = CARRY(B1_H_Cont[1] & B1_H_Cont[2]);


--B1L86 is VGA_Controller:u1|oCoord_X[3]~828
B1L86 = B1_H_Cont[3] & !B1L84 # !B1_H_Cont[3] & (B1L84 # GND);

--B1L87 is VGA_Controller:u1|oCoord_X[3]~829
B1L87 = CARRY(!B1L84 # !B1_H_Cont[3]);


--B1L89 is VGA_Controller:u1|oCoord_X[4]~830
B1L89 = B1_H_Cont[4] & (GND # !B1L87) # !B1_H_Cont[4] & (B1L87 $ GND);

--B1L90 is VGA_Controller:u1|oCoord_X[4]~831
B1L90 = CARRY(B1_H_Cont[4] # !B1L87);


--B1L92 is VGA_Controller:u1|oCoord_X[5]~832
B1L92 = B1_H_Cont[5] & B1L90 & VCC # !B1_H_Cont[5] & !B1L90;

--B1L93 is VGA_Controller:u1|oCoord_X[5]~833
B1L93 = CARRY(!B1_H_Cont[5] & !B1L90);


--B1L95 is VGA_Controller:u1|oCoord_X[6]~834
B1L95 = B1_H_Cont[6] & (GND # !B1L93) # !B1_H_Cont[6] & (B1L93 $ GND);

--B1L96 is VGA_Controller:u1|oCoord_X[6]~835
B1L96 = CARRY(B1_H_Cont[6] # !B1L93);


--B1L98 is VGA_Controller:u1|oCoord_X[7]~836
B1L98 = B1_H_Cont[7] & !B1L96 # !B1_H_Cont[7] & (B1L96 # GND);

--B1L99 is VGA_Controller:u1|oCoord_X[7]~837
B1L99 = CARRY(!B1L96 # !B1_H_Cont[7]);


--B1L47 is VGA_Controller:u1|LessThan~1096
B1L47 = B1L1 & (!B1_H_Cont[3] # !B1_H_Cont[2] # !B1_H_Cont[1]);


--B1L79 is VGA_Controller:u1|always0~225
B1L79 = B1_H_Cont[8] & (B1L47 & !B1_H_Cont[7] # !B1_H_Cont[9]) # !B1_H_Cont[8] & (B1_H_Cont[9] # !B1L47 & B1_H_Cont[7]);


--B1L80 is VGA_Controller:u1|always0~226
B1L80 = B1L157 & B1L79;


--B1L101 is VGA_Controller:u1|oCoord_X[8]~838
B1L101 = B1_H_Cont[8] & (GND # !B1L99) # !B1_H_Cont[8] & (B1L99 $ GND);

--B1L102 is VGA_Controller:u1|oCoord_X[8]~839
B1L102 = CARRY(B1_H_Cont[8] # !B1L99);


--B1L104 is VGA_Controller:u1|oCoord_X[9]~840
B1L104 = B1_H_Cont[9] $ !B1L102;


--RB2_q_b[0] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[0]_PORT_A_data_in = X;
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , RB2_q_b[0]_clock_enable_0);
RB2_q_b[0]_PORT_A_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , RB2_q_b[0]_clock_enable_0);
RB2_q_b[0]_PORT_B_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_0, , , RB2_q_b[0]_clock_enable_0);
RB2_q_b[0]_PORT_A_write_enable = VCC;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , RB2_q_b[0]_clock_enable_0);
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_0, , , RB2_q_b[0]_clock_enable_0);
RB2_q_b[0]_clock_0 = CCD_MCLK;
RB2_q_b[0]_clock_enable_0 = Read_d[5];
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, , RB2_q_b[0]_clock_enable_0, , , );
RB2_q_b[0]_PORT_B_data_out_reg = DFFE(RB2_q_b[0]_PORT_B_data_out, RB2_q_b[0]_clock_0, , , RB2_q_b[0]_clock_enable_0);
RB2_q_b[0] = RB2_q_b[0]_PORT_B_data_out_reg[0];


--RB2_q_b[1] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[1]_PORT_A_data_in = RB2_q_b[0];
RB2_q_b[1]_PORT_A_data_in_reg = DFFE(RB2_q_b[1]_PORT_A_data_in, RB2_q_b[1]_clock_0, , , RB2_q_b[1]_clock_enable_0);
RB2_q_b[1]_PORT_A_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[1]_PORT_A_address_reg = DFFE(RB2_q_b[1]_PORT_A_address, RB2_q_b[1]_clock_0, , , RB2_q_b[1]_clock_enable_0);
RB2_q_b[1]_PORT_B_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[1]_PORT_B_address_reg = DFFE(RB2_q_b[1]_PORT_B_address, RB2_q_b[1]_clock_0, , , RB2_q_b[1]_clock_enable_0);
RB2_q_b[1]_PORT_A_write_enable = VCC;
RB2_q_b[1]_PORT_A_write_enable_reg = DFFE(RB2_q_b[1]_PORT_A_write_enable, RB2_q_b[1]_clock_0, , , RB2_q_b[1]_clock_enable_0);
RB2_q_b[1]_PORT_B_read_enable = VCC;
RB2_q_b[1]_PORT_B_read_enable_reg = DFFE(RB2_q_b[1]_PORT_B_read_enable, RB2_q_b[1]_clock_0, , , RB2_q_b[1]_clock_enable_0);
RB2_q_b[1]_clock_0 = CCD_MCLK;
RB2_q_b[1]_clock_enable_0 = Read_d[5];
RB2_q_b[1]_PORT_B_data_out = MEMORY(RB2_q_b[1]_PORT_A_data_in_reg, , RB2_q_b[1]_PORT_A_address_reg, RB2_q_b[1]_PORT_B_address_reg, RB2_q_b[1]_PORT_A_write_enable_reg, RB2_q_b[1]_PORT_B_read_enable_reg, , , RB2_q_b[1]_clock_0, , RB2_q_b[1]_clock_enable_0, , , );
RB2_q_b[1]_PORT_B_data_out_reg = DFFE(RB2_q_b[1]_PORT_B_data_out, RB2_q_b[1]_clock_0, , , RB2_q_b[1]_clock_enable_0);
RB2_q_b[1] = RB2_q_b[1]_PORT_B_data_out_reg[0];


--RB2_q_b[2] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[2]_PORT_A_data_in = RB2_q_b[1];
RB2_q_b[2]_PORT_A_data_in_reg = DFFE(RB2_q_b[2]_PORT_A_data_in, RB2_q_b[2]_clock_0, , , RB2_q_b[2]_clock_enable_0);
RB2_q_b[2]_PORT_A_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[2]_PORT_A_address_reg = DFFE(RB2_q_b[2]_PORT_A_address, RB2_q_b[2]_clock_0, , , RB2_q_b[2]_clock_enable_0);
RB2_q_b[2]_PORT_B_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[2]_PORT_B_address_reg = DFFE(RB2_q_b[2]_PORT_B_address, RB2_q_b[2]_clock_0, , , RB2_q_b[2]_clock_enable_0);
RB2_q_b[2]_PORT_A_write_enable = VCC;
RB2_q_b[2]_PORT_A_write_enable_reg = DFFE(RB2_q_b[2]_PORT_A_write_enable, RB2_q_b[2]_clock_0, , , RB2_q_b[2]_clock_enable_0);
RB2_q_b[2]_PORT_B_read_enable = VCC;
RB2_q_b[2]_PORT_B_read_enable_reg = DFFE(RB2_q_b[2]_PORT_B_read_enable, RB2_q_b[2]_clock_0, , , RB2_q_b[2]_clock_enable_0);
RB2_q_b[2]_clock_0 = CCD_MCLK;
RB2_q_b[2]_clock_enable_0 = Read_d[5];
RB2_q_b[2]_PORT_B_data_out = MEMORY(RB2_q_b[2]_PORT_A_data_in_reg, , RB2_q_b[2]_PORT_A_address_reg, RB2_q_b[2]_PORT_B_address_reg, RB2_q_b[2]_PORT_A_write_enable_reg, RB2_q_b[2]_PORT_B_read_enable_reg, , , RB2_q_b[2]_clock_0, , RB2_q_b[2]_clock_enable_0, , , );
RB2_q_b[2]_PORT_B_data_out_reg = DFFE(RB2_q_b[2]_PORT_B_data_out, RB2_q_b[2]_clock_0, , , RB2_q_b[2]_clock_enable_0);
RB2_q_b[2] = RB2_q_b[2]_PORT_B_data_out_reg[0];


--RB2_q_b[3] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[3]_PORT_A_data_in = RB2_q_b[2];
RB2_q_b[3]_PORT_A_data_in_reg = DFFE(RB2_q_b[3]_PORT_A_data_in, RB2_q_b[3]_clock_0, , , RB2_q_b[3]_clock_enable_0);
RB2_q_b[3]_PORT_A_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[3]_PORT_A_address_reg = DFFE(RB2_q_b[3]_PORT_A_address, RB2_q_b[3]_clock_0, , , RB2_q_b[3]_clock_enable_0);
RB2_q_b[3]_PORT_B_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[3]_PORT_B_address_reg = DFFE(RB2_q_b[3]_PORT_B_address, RB2_q_b[3]_clock_0, , , RB2_q_b[3]_clock_enable_0);
RB2_q_b[3]_PORT_A_write_enable = VCC;
RB2_q_b[3]_PORT_A_write_enable_reg = DFFE(RB2_q_b[3]_PORT_A_write_enable, RB2_q_b[3]_clock_0, , , RB2_q_b[3]_clock_enable_0);
RB2_q_b[3]_PORT_B_read_enable = VCC;
RB2_q_b[3]_PORT_B_read_enable_reg = DFFE(RB2_q_b[3]_PORT_B_read_enable, RB2_q_b[3]_clock_0, , , RB2_q_b[3]_clock_enable_0);
RB2_q_b[3]_clock_0 = CCD_MCLK;
RB2_q_b[3]_clock_enable_0 = Read_d[5];
RB2_q_b[3]_PORT_B_data_out = MEMORY(RB2_q_b[3]_PORT_A_data_in_reg, , RB2_q_b[3]_PORT_A_address_reg, RB2_q_b[3]_PORT_B_address_reg, RB2_q_b[3]_PORT_A_write_enable_reg, RB2_q_b[3]_PORT_B_read_enable_reg, , , RB2_q_b[3]_clock_0, , RB2_q_b[3]_clock_enable_0, , , );
RB2_q_b[3]_PORT_B_data_out_reg = DFFE(RB2_q_b[3]_PORT_B_data_out, RB2_q_b[3]_clock_0, , , RB2_q_b[3]_clock_enable_0);
RB2_q_b[3] = RB2_q_b[3]_PORT_B_data_out_reg[0];


--A1L698 is Y~2539
A1L698 = RB2_q_b[0] # RB2_q_b[1] # RB2_q_b[2] # RB2_q_b[3];


--RB2_q_b[4] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[4]_PORT_A_data_in = RB2_q_b[3];
RB2_q_b[4]_PORT_A_data_in_reg = DFFE(RB2_q_b[4]_PORT_A_data_in, RB2_q_b[4]_clock_0, , , RB2_q_b[4]_clock_enable_0);
RB2_q_b[4]_PORT_A_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[4]_PORT_A_address_reg = DFFE(RB2_q_b[4]_PORT_A_address, RB2_q_b[4]_clock_0, , , RB2_q_b[4]_clock_enable_0);
RB2_q_b[4]_PORT_B_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[4]_PORT_B_address_reg = DFFE(RB2_q_b[4]_PORT_B_address, RB2_q_b[4]_clock_0, , , RB2_q_b[4]_clock_enable_0);
RB2_q_b[4]_PORT_A_write_enable = VCC;
RB2_q_b[4]_PORT_A_write_enable_reg = DFFE(RB2_q_b[4]_PORT_A_write_enable, RB2_q_b[4]_clock_0, , , RB2_q_b[4]_clock_enable_0);
RB2_q_b[4]_PORT_B_read_enable = VCC;
RB2_q_b[4]_PORT_B_read_enable_reg = DFFE(RB2_q_b[4]_PORT_B_read_enable, RB2_q_b[4]_clock_0, , , RB2_q_b[4]_clock_enable_0);
RB2_q_b[4]_clock_0 = CCD_MCLK;
RB2_q_b[4]_clock_enable_0 = Read_d[5];
RB2_q_b[4]_PORT_B_data_out = MEMORY(RB2_q_b[4]_PORT_A_data_in_reg, , RB2_q_b[4]_PORT_A_address_reg, RB2_q_b[4]_PORT_B_address_reg, RB2_q_b[4]_PORT_A_write_enable_reg, RB2_q_b[4]_PORT_B_read_enable_reg, , , RB2_q_b[4]_clock_0, , RB2_q_b[4]_clock_enable_0, , , );
RB2_q_b[4]_PORT_B_data_out_reg = DFFE(RB2_q_b[4]_PORT_B_data_out, RB2_q_b[4]_clock_0, , , RB2_q_b[4]_clock_enable_0);
RB2_q_b[4] = RB2_q_b[4]_PORT_B_data_out_reg[0];


--RB2_q_b[5] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[5]_PORT_A_data_in = RB2_q_b[4];
RB2_q_b[5]_PORT_A_data_in_reg = DFFE(RB2_q_b[5]_PORT_A_data_in, RB2_q_b[5]_clock_0, , , RB2_q_b[5]_clock_enable_0);
RB2_q_b[5]_PORT_A_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[5]_PORT_A_address_reg = DFFE(RB2_q_b[5]_PORT_A_address, RB2_q_b[5]_clock_0, , , RB2_q_b[5]_clock_enable_0);
RB2_q_b[5]_PORT_B_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[5]_PORT_B_address_reg = DFFE(RB2_q_b[5]_PORT_B_address, RB2_q_b[5]_clock_0, , , RB2_q_b[5]_clock_enable_0);
RB2_q_b[5]_PORT_A_write_enable = VCC;
RB2_q_b[5]_PORT_A_write_enable_reg = DFFE(RB2_q_b[5]_PORT_A_write_enable, RB2_q_b[5]_clock_0, , , RB2_q_b[5]_clock_enable_0);
RB2_q_b[5]_PORT_B_read_enable = VCC;
RB2_q_b[5]_PORT_B_read_enable_reg = DFFE(RB2_q_b[5]_PORT_B_read_enable, RB2_q_b[5]_clock_0, , , RB2_q_b[5]_clock_enable_0);
RB2_q_b[5]_clock_0 = CCD_MCLK;
RB2_q_b[5]_clock_enable_0 = Read_d[5];
RB2_q_b[5]_PORT_B_data_out = MEMORY(RB2_q_b[5]_PORT_A_data_in_reg, , RB2_q_b[5]_PORT_A_address_reg, RB2_q_b[5]_PORT_B_address_reg, RB2_q_b[5]_PORT_A_write_enable_reg, RB2_q_b[5]_PORT_B_read_enable_reg, , , RB2_q_b[5]_clock_0, , RB2_q_b[5]_clock_enable_0, , , );
RB2_q_b[5]_PORT_B_data_out_reg = DFFE(RB2_q_b[5]_PORT_B_data_out, RB2_q_b[5]_clock_0, , , RB2_q_b[5]_clock_enable_0);
RB2_q_b[5] = RB2_q_b[5]_PORT_B_data_out_reg[0];


--RB2_q_b[6] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[6]_PORT_A_data_in = RB2_q_b[5];
RB2_q_b[6]_PORT_A_data_in_reg = DFFE(RB2_q_b[6]_PORT_A_data_in, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_A_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[6]_PORT_A_address_reg = DFFE(RB2_q_b[6]_PORT_A_address, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_B_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[6]_PORT_B_address_reg = DFFE(RB2_q_b[6]_PORT_B_address, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_A_write_enable = VCC;
RB2_q_b[6]_PORT_A_write_enable_reg = DFFE(RB2_q_b[6]_PORT_A_write_enable, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_B_read_enable = VCC;
RB2_q_b[6]_PORT_B_read_enable_reg = DFFE(RB2_q_b[6]_PORT_B_read_enable, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_clock_0 = CCD_MCLK;
RB2_q_b[6]_clock_enable_0 = Read_d[5];
RB2_q_b[6]_PORT_B_data_out = MEMORY(RB2_q_b[6]_PORT_A_data_in_reg, , RB2_q_b[6]_PORT_A_address_reg, RB2_q_b[6]_PORT_B_address_reg, RB2_q_b[6]_PORT_A_write_enable_reg, RB2_q_b[6]_PORT_B_read_enable_reg, , , RB2_q_b[6]_clock_0, , RB2_q_b[6]_clock_enable_0, , , );
RB2_q_b[6]_PORT_B_data_out_reg = DFFE(RB2_q_b[6]_PORT_B_data_out, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6] = RB2_q_b[6]_PORT_B_data_out_reg[0];


--RB2_q_b[7] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[7]_PORT_A_data_in = RB2_q_b[6];
RB2_q_b[7]_PORT_A_data_in_reg = DFFE(RB2_q_b[7]_PORT_A_data_in, RB2_q_b[7]_clock_0, , , RB2_q_b[7]_clock_enable_0);
RB2_q_b[7]_PORT_A_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[7]_PORT_A_address_reg = DFFE(RB2_q_b[7]_PORT_A_address, RB2_q_b[7]_clock_0, , , RB2_q_b[7]_clock_enable_0);
RB2_q_b[7]_PORT_B_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[7]_PORT_B_address_reg = DFFE(RB2_q_b[7]_PORT_B_address, RB2_q_b[7]_clock_0, , , RB2_q_b[7]_clock_enable_0);
RB2_q_b[7]_PORT_A_write_enable = VCC;
RB2_q_b[7]_PORT_A_write_enable_reg = DFFE(RB2_q_b[7]_PORT_A_write_enable, RB2_q_b[7]_clock_0, , , RB2_q_b[7]_clock_enable_0);
RB2_q_b[7]_PORT_B_read_enable = VCC;
RB2_q_b[7]_PORT_B_read_enable_reg = DFFE(RB2_q_b[7]_PORT_B_read_enable, RB2_q_b[7]_clock_0, , , RB2_q_b[7]_clock_enable_0);
RB2_q_b[7]_clock_0 = CCD_MCLK;
RB2_q_b[7]_clock_enable_0 = Read_d[5];
RB2_q_b[7]_PORT_B_data_out = MEMORY(RB2_q_b[7]_PORT_A_data_in_reg, , RB2_q_b[7]_PORT_A_address_reg, RB2_q_b[7]_PORT_B_address_reg, RB2_q_b[7]_PORT_A_write_enable_reg, RB2_q_b[7]_PORT_B_read_enable_reg, , , RB2_q_b[7]_clock_0, , RB2_q_b[7]_clock_enable_0, , , );
RB2_q_b[7]_PORT_B_data_out_reg = DFFE(RB2_q_b[7]_PORT_B_data_out, RB2_q_b[7]_clock_0, , , RB2_q_b[7]_clock_enable_0);
RB2_q_b[7] = RB2_q_b[7]_PORT_B_data_out_reg[0];


--A1L699 is Y~2540
A1L699 = RB2_q_b[4] # RB2_q_b[5] # RB2_q_b[6] # RB2_q_b[7];


--RB2_q_b[8] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[8]_PORT_A_data_in = RB2_q_b[7];
RB2_q_b[8]_PORT_A_data_in_reg = DFFE(RB2_q_b[8]_PORT_A_data_in, RB2_q_b[8]_clock_0, , , RB2_q_b[8]_clock_enable_0);
RB2_q_b[8]_PORT_A_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[8]_PORT_A_address_reg = DFFE(RB2_q_b[8]_PORT_A_address, RB2_q_b[8]_clock_0, , , RB2_q_b[8]_clock_enable_0);
RB2_q_b[8]_PORT_B_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[8]_PORT_B_address_reg = DFFE(RB2_q_b[8]_PORT_B_address, RB2_q_b[8]_clock_0, , , RB2_q_b[8]_clock_enable_0);
RB2_q_b[8]_PORT_A_write_enable = VCC;
RB2_q_b[8]_PORT_A_write_enable_reg = DFFE(RB2_q_b[8]_PORT_A_write_enable, RB2_q_b[8]_clock_0, , , RB2_q_b[8]_clock_enable_0);
RB2_q_b[8]_PORT_B_read_enable = VCC;
RB2_q_b[8]_PORT_B_read_enable_reg = DFFE(RB2_q_b[8]_PORT_B_read_enable, RB2_q_b[8]_clock_0, , , RB2_q_b[8]_clock_enable_0);
RB2_q_b[8]_clock_0 = CCD_MCLK;
RB2_q_b[8]_clock_enable_0 = Read_d[5];
RB2_q_b[8]_PORT_B_data_out = MEMORY(RB2_q_b[8]_PORT_A_data_in_reg, , RB2_q_b[8]_PORT_A_address_reg, RB2_q_b[8]_PORT_B_address_reg, RB2_q_b[8]_PORT_A_write_enable_reg, RB2_q_b[8]_PORT_B_read_enable_reg, , , RB2_q_b[8]_clock_0, , RB2_q_b[8]_clock_enable_0, , , );
RB2_q_b[8]_PORT_B_data_out_reg = DFFE(RB2_q_b[8]_PORT_B_data_out, RB2_q_b[8]_clock_0, , , RB2_q_b[8]_clock_enable_0);
RB2_q_b[8] = RB2_q_b[8]_PORT_B_data_out_reg[0];


--RB2_q_b[9] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[9]_PORT_A_data_in = RB2_q_b[8];
RB2_q_b[9]_PORT_A_data_in_reg = DFFE(RB2_q_b[9]_PORT_A_data_in, RB2_q_b[9]_clock_0, , , RB2_q_b[9]_clock_enable_0);
RB2_q_b[9]_PORT_A_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[9]_PORT_A_address_reg = DFFE(RB2_q_b[9]_PORT_A_address, RB2_q_b[9]_clock_0, , , RB2_q_b[9]_clock_enable_0);
RB2_q_b[9]_PORT_B_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[9]_PORT_B_address_reg = DFFE(RB2_q_b[9]_PORT_B_address, RB2_q_b[9]_clock_0, , , RB2_q_b[9]_clock_enable_0);
RB2_q_b[9]_PORT_A_write_enable = VCC;
RB2_q_b[9]_PORT_A_write_enable_reg = DFFE(RB2_q_b[9]_PORT_A_write_enable, RB2_q_b[9]_clock_0, , , RB2_q_b[9]_clock_enable_0);
RB2_q_b[9]_PORT_B_read_enable = VCC;
RB2_q_b[9]_PORT_B_read_enable_reg = DFFE(RB2_q_b[9]_PORT_B_read_enable, RB2_q_b[9]_clock_0, , , RB2_q_b[9]_clock_enable_0);
RB2_q_b[9]_clock_0 = CCD_MCLK;
RB2_q_b[9]_clock_enable_0 = Read_d[5];
RB2_q_b[9]_PORT_B_data_out = MEMORY(RB2_q_b[9]_PORT_A_data_in_reg, , RB2_q_b[9]_PORT_A_address_reg, RB2_q_b[9]_PORT_B_address_reg, RB2_q_b[9]_PORT_A_write_enable_reg, RB2_q_b[9]_PORT_B_read_enable_reg, , , RB2_q_b[9]_clock_0, , RB2_q_b[9]_clock_enable_0, , , );
RB2_q_b[9]_PORT_B_data_out_reg = DFFE(RB2_q_b[9]_PORT_B_data_out, RB2_q_b[9]_clock_0, , , RB2_q_b[9]_clock_enable_0);
RB2_q_b[9] = RB2_q_b[9]_PORT_B_data_out_reg[0];


--RB2_q_b[10] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[10]_PORT_A_data_in = RB2_q_b[9];
RB2_q_b[10]_PORT_A_data_in_reg = DFFE(RB2_q_b[10]_PORT_A_data_in, RB2_q_b[10]_clock_0, , , RB2_q_b[10]_clock_enable_0);
RB2_q_b[10]_PORT_A_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[10]_PORT_A_address_reg = DFFE(RB2_q_b[10]_PORT_A_address, RB2_q_b[10]_clock_0, , , RB2_q_b[10]_clock_enable_0);
RB2_q_b[10]_PORT_B_address = BUS(SB2_safe_q[0], SB2_safe_q[1], SB2_safe_q[2], SB2_safe_q[3], SB2_safe_q[4], SB2_safe_q[5], SB2_safe_q[6], SB2_safe_q[7], SB2_safe_q[8], SB2_safe_q[9]);
RB2_q_b[10]_PORT_B_address_reg = DFFE(RB2_q_b[10]_PORT_B_address, RB2_q_b[10]_clock_0, , , RB2_q_b[10]_clock_enable_0);
RB2_q_b[10]_PORT_A_write_enable = VCC;
RB2_q_b[10]_PORT_A_write_enable_reg = DFFE(RB2_q_b[10]_PORT_A_write_enable, RB2_q_b[10]_clock_0, , , RB2_q_b[10]_clock_enable_0);
RB2_q_b[10]_PORT_B_read_enable = VCC;
RB2_q_b[10]_PORT_B_read_enable_reg = DFFE(RB2_q_b[10]_PORT_B_read_enable, RB2_q_b[10]_clock_0, , , RB2_q_b[10]_clock_enable_0);
RB2_q_b[10]_clock_0 = CCD_MCLK;
RB2_q_b[10]_clock_enable_0 = Read_d[5];
RB2_q_b[10]_PORT_B_data_out = MEMORY(RB2_q_b[10]_PORT_A_data_in_reg, , RB2_q_b[10]_PORT_A_address_reg, RB2_q_b[10]_PORT_B_address_reg, RB2_q_b[10]_PORT_A_write_enable_reg, RB2_q_b[10]_PORT_B_read_enable_reg, , , RB2_q_b[10]_clock_0, , RB2_q_b[10]_clock_enable_0, , , );
RB2_q_b[10]_PORT_B_data_out_reg = DFFE(RB2_q_b[10]_PORT_B_data_out, RB2_q_b[10]_clock_0, , , RB2_q_b[10]_clock_enable_0);
RB2_q_b[10] = RB2_q_b[10]_PORT_B_data_out_reg[0];


--rTap_1[10] is rTap_1[10]
rTap_1[10] = DFFEAS(RB2_q_b[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L700 is Y~2541
A1L700 = RB2_q_b[8] # RB2_q_b[9] # RB2_q_b[10] # rTap_1[10];


--rTap_1[9] is rTap_1[9]
rTap_1[9] = DFFEAS(RB2_q_b[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_1[8] is rTap_1[8]
rTap_1[8] = DFFEAS(RB2_q_b[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_1[7] is rTap_1[7]
rTap_1[7] = DFFEAS(RB2_q_b[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_1[6] is rTap_1[6]
rTap_1[6] = DFFEAS(RB2_q_b[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L701 is Y~2542
A1L701 = rTap_1[9] # rTap_1[8] # rTap_1[7] # rTap_1[6];


--A1L702 is Y~2543
A1L702 = A1L698 # A1L699 # A1L700 # A1L701;


--rTap_1[5] is rTap_1[5]
rTap_1[5] = DFFEAS(RB2_q_b[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_1[4] is rTap_1[4]
rTap_1[4] = DFFEAS(RB2_q_b[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_1[3] is rTap_1[3]
rTap_1[3] = DFFEAS(RB2_q_b[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_1[2] is rTap_1[2]
rTap_1[2] = DFFEAS(RB2_q_b[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L703 is Y~2544
A1L703 = rTap_1[5] # rTap_1[4] # rTap_1[3] # rTap_1[2];


--rTap_1[1] is rTap_1[1]
rTap_1[1] = DFFEAS(RB2_q_b[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_1[0] is rTap_1[0]
rTap_1[0] = DFFEAS(RB2_q_b[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_2[10] is rTap_2[10]
rTap_2[10] = DFFEAS(rTap_1[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_2[9] is rTap_2[9]
rTap_2[9] = DFFEAS(rTap_1[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L704 is Y~2545
A1L704 = rTap_1[1] # rTap_1[0] # rTap_2[10] # rTap_2[9];


--rTap_2[8] is rTap_2[8]
rTap_2[8] = DFFEAS(rTap_1[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_2[7] is rTap_2[7]
rTap_2[7] = DFFEAS(rTap_1[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_2[6] is rTap_2[6]
rTap_2[6] = DFFEAS(rTap_1[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_2[5] is rTap_2[5]
rTap_2[5] = DFFEAS(rTap_1[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L705 is Y~2546
A1L705 = rTap_2[8] # rTap_2[7] # rTap_2[6] # rTap_2[5];


--rTap_2[4] is rTap_2[4]
rTap_2[4] = DFFEAS(rTap_1[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_2[3] is rTap_2[3]
rTap_2[3] = DFFEAS(rTap_1[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_2[2] is rTap_2[2]
rTap_2[2] = DFFEAS(rTap_1[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_2[1] is rTap_2[1]
rTap_2[1] = DFFEAS(rTap_1[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L706 is Y~2547
A1L706 = rTap_2[4] # rTap_2[3] # rTap_2[2] # rTap_2[1];


--A1L707 is Y~2548
A1L707 = A1L703 # A1L704 # A1L705 # A1L706;


--rTap_2[0] is rTap_2[0]
rTap_2[0] = DFFEAS(rTap_1[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_3[10] is rTap_3[10]
rTap_3[10] = DFFEAS(rTap_2[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_3[9] is rTap_3[9]
rTap_3[9] = DFFEAS(rTap_2[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_3[8] is rTap_3[8]
rTap_3[8] = DFFEAS(rTap_2[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L708 is Y~2549
A1L708 = rTap_2[0] # rTap_3[10] # rTap_3[9] # rTap_3[8];


--rTap_3[7] is rTap_3[7]
rTap_3[7] = DFFEAS(rTap_2[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_3[6] is rTap_3[6]
rTap_3[6] = DFFEAS(rTap_2[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_3[5] is rTap_3[5]
rTap_3[5] = DFFEAS(rTap_2[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_3[4] is rTap_3[4]
rTap_3[4] = DFFEAS(rTap_2[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L709 is Y~2550
A1L709 = rTap_3[7] # rTap_3[6] # rTap_3[5] # rTap_3[4];


--rTap_3[3] is rTap_3[3]
rTap_3[3] = DFFEAS(rTap_2[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_3[2] is rTap_3[2]
rTap_3[2] = DFFEAS(rTap_2[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_3[1] is rTap_3[1]
rTap_3[1] = DFFEAS(rTap_2[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_3[0] is rTap_3[0]
rTap_3[0] = DFFEAS(rTap_2[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L710 is Y~2551
A1L710 = rTap_3[3] # rTap_3[2] # rTap_3[1] # rTap_3[0];


--rTap_4[10] is rTap_4[10]
rTap_4[10] = DFFEAS(rTap_3[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_4[9] is rTap_4[9]
rTap_4[9] = DFFEAS(rTap_3[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_4[8] is rTap_4[8]
rTap_4[8] = DFFEAS(rTap_3[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_4[7] is rTap_4[7]
rTap_4[7] = DFFEAS(rTap_3[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L711 is Y~2552
A1L711 = rTap_4[10] # rTap_4[9] # rTap_4[8] # rTap_4[7];


--A1L712 is Y~2553
A1L712 = A1L708 # A1L709 # A1L710 # A1L711;


--rTap_4[6] is rTap_4[6]
rTap_4[6] = DFFEAS(rTap_3[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_4[5] is rTap_4[5]
rTap_4[5] = DFFEAS(rTap_3[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_4[4] is rTap_4[4]
rTap_4[4] = DFFEAS(rTap_3[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_4[3] is rTap_4[3]
rTap_4[3] = DFFEAS(rTap_3[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L713 is Y~2554
A1L713 = rTap_4[6] # rTap_4[5] # rTap_4[4] # rTap_4[3];


--rTap_4[2] is rTap_4[2]
rTap_4[2] = DFFEAS(rTap_3[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_4[1] is rTap_4[1]
rTap_4[1] = DFFEAS(rTap_3[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_4[0] is rTap_4[0]
rTap_4[0] = DFFEAS(rTap_3[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_5[10] is rTap_5[10]
rTap_5[10] = DFFEAS(rTap_4[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L714 is Y~2555
A1L714 = rTap_4[2] # rTap_4[1] # rTap_4[0] # rTap_5[10];


--rTap_5[9] is rTap_5[9]
rTap_5[9] = DFFEAS(rTap_4[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_5[8] is rTap_5[8]
rTap_5[8] = DFFEAS(rTap_4[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_5[7] is rTap_5[7]
rTap_5[7] = DFFEAS(rTap_4[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_5[6] is rTap_5[6]
rTap_5[6] = DFFEAS(rTap_4[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L715 is Y~2556
A1L715 = rTap_5[9] # rTap_5[8] # rTap_5[7] # rTap_5[6];


--rTap_5[5] is rTap_5[5]
rTap_5[5] = DFFEAS(rTap_4[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_5[4] is rTap_5[4]
rTap_5[4] = DFFEAS(rTap_4[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_5[3] is rTap_5[3]
rTap_5[3] = DFFEAS(rTap_4[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_5[2] is rTap_5[2]
rTap_5[2] = DFFEAS(rTap_4[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L716 is Y~2557
A1L716 = rTap_5[5] # rTap_5[4] # rTap_5[3] # rTap_5[2];


--A1L717 is Y~2558
A1L717 = A1L713 # A1L714 # A1L715 # A1L716;


--A1L718 is Y~2559
A1L718 = A1L702 # A1L707 # A1L712 # A1L717;


--rTap_5[1] is rTap_5[1]
rTap_5[1] = DFFEAS(rTap_4[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_5[0] is rTap_5[0]
rTap_5[0] = DFFEAS(rTap_4[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_6[10] is rTap_6[10]
rTap_6[10] = DFFEAS(rTap_5[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_6[9] is rTap_6[9]
rTap_6[9] = DFFEAS(rTap_5[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L719 is Y~2560
A1L719 = rTap_5[1] # rTap_5[0] # rTap_6[10] # rTap_6[9];


--rTap_6[8] is rTap_6[8]
rTap_6[8] = DFFEAS(rTap_5[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_6[7] is rTap_6[7]
rTap_6[7] = DFFEAS(rTap_5[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_6[6] is rTap_6[6]
rTap_6[6] = DFFEAS(rTap_5[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_6[5] is rTap_6[5]
rTap_6[5] = DFFEAS(rTap_5[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L720 is Y~2561
A1L720 = rTap_6[8] # rTap_6[7] # rTap_6[6] # rTap_6[5];


--rTap_6[4] is rTap_6[4]
rTap_6[4] = DFFEAS(rTap_5[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_6[3] is rTap_6[3]
rTap_6[3] = DFFEAS(rTap_5[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_6[2] is rTap_6[2]
rTap_6[2] = DFFEAS(rTap_5[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_6[1] is rTap_6[1]
rTap_6[1] = DFFEAS(rTap_5[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L721 is Y~2562
A1L721 = rTap_6[4] # rTap_6[3] # rTap_6[2] # rTap_6[1];


--rTap_6[0] is rTap_6[0]
rTap_6[0] = DFFEAS(rTap_5[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_7[10] is rTap_7[10]
rTap_7[10] = DFFEAS(rTap_6[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_7[9] is rTap_7[9]
rTap_7[9] = DFFEAS(rTap_6[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_7[8] is rTap_7[8]
rTap_7[8] = DFFEAS(rTap_6[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L722 is Y~2563
A1L722 = rTap_6[0] # rTap_7[10] # rTap_7[9] # rTap_7[8];


--A1L723 is Y~2564
A1L723 = A1L719 # A1L720 # A1L721 # A1L722;


--rTap_7[7] is rTap_7[7]
rTap_7[7] = DFFEAS(rTap_6[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_7[6] is rTap_7[6]
rTap_7[6] = DFFEAS(rTap_6[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_7[5] is rTap_7[5]
rTap_7[5] = DFFEAS(rTap_6[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_7[4] is rTap_7[4]
rTap_7[4] = DFFEAS(rTap_6[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L724 is Y~2565
A1L724 = rTap_7[7] # rTap_7[6] # rTap_7[5] # rTap_7[4];


--rTap_7[3] is rTap_7[3]
rTap_7[3] = DFFEAS(rTap_6[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_7[2] is rTap_7[2]
rTap_7[2] = DFFEAS(rTap_6[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_7[1] is rTap_7[1]
rTap_7[1] = DFFEAS(rTap_6[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_7[0] is rTap_7[0]
rTap_7[0] = DFFEAS(rTap_6[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L725 is Y~2566
A1L725 = rTap_7[3] # rTap_7[2] # rTap_7[1] # rTap_7[0];


--rTap_8[10] is rTap_8[10]
rTap_8[10] = DFFEAS(rTap_7[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_8[9] is rTap_8[9]
rTap_8[9] = DFFEAS(rTap_7[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_8[8] is rTap_8[8]
rTap_8[8] = DFFEAS(rTap_7[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_8[7] is rTap_8[7]
rTap_8[7] = DFFEAS(rTap_7[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L726 is Y~2567
A1L726 = rTap_8[10] # rTap_8[9] # rTap_8[8] # rTap_8[7];


--rTap_8[6] is rTap_8[6]
rTap_8[6] = DFFEAS(rTap_7[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_8[5] is rTap_8[5]
rTap_8[5] = DFFEAS(rTap_7[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_8[4] is rTap_8[4]
rTap_8[4] = DFFEAS(rTap_7[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_8[3] is rTap_8[3]
rTap_8[3] = DFFEAS(rTap_7[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L727 is Y~2568
A1L727 = rTap_8[6] # rTap_8[5] # rTap_8[4] # rTap_8[3];


--A1L728 is Y~2569
A1L728 = A1L724 # A1L725 # A1L726 # A1L727;


--rTap_8[2] is rTap_8[2]
rTap_8[2] = DFFEAS(rTap_7[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_8[1] is rTap_8[1]
rTap_8[1] = DFFEAS(rTap_7[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_8[0] is rTap_8[0]
rTap_8[0] = DFFEAS(rTap_7[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_9[10] is rTap_9[10]
rTap_9[10] = DFFEAS(rTap_8[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L729 is Y~2570
A1L729 = rTap_8[2] # rTap_8[1] # rTap_8[0] # rTap_9[10];


--rTap_9[9] is rTap_9[9]
rTap_9[9] = DFFEAS(rTap_8[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_9[8] is rTap_9[8]
rTap_9[8] = DFFEAS(rTap_8[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_9[7] is rTap_9[7]
rTap_9[7] = DFFEAS(rTap_8[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_9[6] is rTap_9[6]
rTap_9[6] = DFFEAS(rTap_8[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L730 is Y~2571
A1L730 = rTap_9[9] # rTap_9[8] # rTap_9[7] # rTap_9[6];


--rTap_9[5] is rTap_9[5]
rTap_9[5] = DFFEAS(rTap_8[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_9[4] is rTap_9[4]
rTap_9[4] = DFFEAS(rTap_8[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_9[3] is rTap_9[3]
rTap_9[3] = DFFEAS(rTap_8[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_9[2] is rTap_9[2]
rTap_9[2] = DFFEAS(rTap_8[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L731 is Y~2572
A1L731 = rTap_9[5] # rTap_9[4] # rTap_9[3] # rTap_9[2];


--rTap_9[1] is rTap_9[1]
rTap_9[1] = DFFEAS(rTap_8[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_9[0] is rTap_9[0]
rTap_9[0] = DFFEAS(rTap_8[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_10[10] is rTap_10[10]
rTap_10[10] = DFFEAS(rTap_9[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_10[9] is rTap_10[9]
rTap_10[9] = DFFEAS(rTap_9[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L732 is Y~2573
A1L732 = rTap_9[1] # rTap_9[0] # rTap_10[10] # rTap_10[9];


--A1L733 is Y~2574
A1L733 = A1L729 # A1L730 # A1L731 # A1L732;


--rTap_10[8] is rTap_10[8]
rTap_10[8] = DFFEAS(rTap_9[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_10[7] is rTap_10[7]
rTap_10[7] = DFFEAS(rTap_9[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_10[6] is rTap_10[6]
rTap_10[6] = DFFEAS(rTap_9[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_10[5] is rTap_10[5]
rTap_10[5] = DFFEAS(rTap_9[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L734 is Y~2575
A1L734 = rTap_10[8] # rTap_10[7] # rTap_10[6] # rTap_10[5];


--rTap_10[0] is rTap_10[0]
rTap_10[0] = DFFEAS(rTap_9[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_10[4] is rTap_10[4]
rTap_10[4] = DFFEAS(rTap_9[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_10[3] is rTap_10[3]
rTap_10[3] = DFFEAS(rTap_9[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_10[2] is rTap_10[2]
rTap_10[2] = DFFEAS(rTap_9[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--rTap_10[1] is rTap_10[1]
rTap_10[1] = DFFEAS(rTap_9[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L735 is Y~2576
A1L735 = rTap_10[4] # rTap_10[3] # rTap_10[2] # rTap_10[1];


--A1L736 is Y~2577
A1L736 = A1L733 # A1L734 # rTap_10[0] # A1L735;


--A1L697 is Y~9
A1L697 = A1L718 # A1L723 # A1L728 # A1L736;


--RB3_q_b[0] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[0]_PORT_A_data_in = A1L831;
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , RB3_q_b[0]_clock_enable_0);
RB3_q_b[0]_PORT_A_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , RB3_q_b[0]_clock_enable_0);
RB3_q_b[0]_PORT_B_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_0, , , RB3_q_b[0]_clock_enable_0);
RB3_q_b[0]_PORT_A_write_enable = VCC;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , RB3_q_b[0]_clock_enable_0);
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_0, , , RB3_q_b[0]_clock_enable_0);
RB3_q_b[0]_clock_0 = CCD_MCLK;
RB3_q_b[0]_clock_enable_0 = Read_d[0];
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, , RB3_q_b[0]_clock_enable_0, , , );
RB3_q_b[0]_PORT_B_data_out_reg = DFFE(RB3_q_b[0]_PORT_B_data_out, RB3_q_b[0]_clock_0, , , RB3_q_b[0]_clock_enable_0);
RB3_q_b[0] = RB3_q_b[0]_PORT_B_data_out_reg[0];


--RB3_q_b[1] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[1]_PORT_A_data_in = RB3_q_b[0];
RB3_q_b[1]_PORT_A_data_in_reg = DFFE(RB3_q_b[1]_PORT_A_data_in, RB3_q_b[1]_clock_0, , , RB3_q_b[1]_clock_enable_0);
RB3_q_b[1]_PORT_A_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[1]_PORT_A_address_reg = DFFE(RB3_q_b[1]_PORT_A_address, RB3_q_b[1]_clock_0, , , RB3_q_b[1]_clock_enable_0);
RB3_q_b[1]_PORT_B_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[1]_PORT_B_address_reg = DFFE(RB3_q_b[1]_PORT_B_address, RB3_q_b[1]_clock_0, , , RB3_q_b[1]_clock_enable_0);
RB3_q_b[1]_PORT_A_write_enable = VCC;
RB3_q_b[1]_PORT_A_write_enable_reg = DFFE(RB3_q_b[1]_PORT_A_write_enable, RB3_q_b[1]_clock_0, , , RB3_q_b[1]_clock_enable_0);
RB3_q_b[1]_PORT_B_read_enable = VCC;
RB3_q_b[1]_PORT_B_read_enable_reg = DFFE(RB3_q_b[1]_PORT_B_read_enable, RB3_q_b[1]_clock_0, , , RB3_q_b[1]_clock_enable_0);
RB3_q_b[1]_clock_0 = CCD_MCLK;
RB3_q_b[1]_clock_enable_0 = Read_d[0];
RB3_q_b[1]_PORT_B_data_out = MEMORY(RB3_q_b[1]_PORT_A_data_in_reg, , RB3_q_b[1]_PORT_A_address_reg, RB3_q_b[1]_PORT_B_address_reg, RB3_q_b[1]_PORT_A_write_enable_reg, RB3_q_b[1]_PORT_B_read_enable_reg, , , RB3_q_b[1]_clock_0, , RB3_q_b[1]_clock_enable_0, , , );
RB3_q_b[1]_PORT_B_data_out_reg = DFFE(RB3_q_b[1]_PORT_B_data_out, RB3_q_b[1]_clock_0, , , RB3_q_b[1]_clock_enable_0);
RB3_q_b[1] = RB3_q_b[1]_PORT_B_data_out_reg[0];


--RB3_q_b[2] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[2]_PORT_A_data_in = RB3_q_b[1];
RB3_q_b[2]_PORT_A_data_in_reg = DFFE(RB3_q_b[2]_PORT_A_data_in, RB3_q_b[2]_clock_0, , , RB3_q_b[2]_clock_enable_0);
RB3_q_b[2]_PORT_A_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[2]_PORT_A_address_reg = DFFE(RB3_q_b[2]_PORT_A_address, RB3_q_b[2]_clock_0, , , RB3_q_b[2]_clock_enable_0);
RB3_q_b[2]_PORT_B_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[2]_PORT_B_address_reg = DFFE(RB3_q_b[2]_PORT_B_address, RB3_q_b[2]_clock_0, , , RB3_q_b[2]_clock_enable_0);
RB3_q_b[2]_PORT_A_write_enable = VCC;
RB3_q_b[2]_PORT_A_write_enable_reg = DFFE(RB3_q_b[2]_PORT_A_write_enable, RB3_q_b[2]_clock_0, , , RB3_q_b[2]_clock_enable_0);
RB3_q_b[2]_PORT_B_read_enable = VCC;
RB3_q_b[2]_PORT_B_read_enable_reg = DFFE(RB3_q_b[2]_PORT_B_read_enable, RB3_q_b[2]_clock_0, , , RB3_q_b[2]_clock_enable_0);
RB3_q_b[2]_clock_0 = CCD_MCLK;
RB3_q_b[2]_clock_enable_0 = Read_d[0];
RB3_q_b[2]_PORT_B_data_out = MEMORY(RB3_q_b[2]_PORT_A_data_in_reg, , RB3_q_b[2]_PORT_A_address_reg, RB3_q_b[2]_PORT_B_address_reg, RB3_q_b[2]_PORT_A_write_enable_reg, RB3_q_b[2]_PORT_B_read_enable_reg, , , RB3_q_b[2]_clock_0, , RB3_q_b[2]_clock_enable_0, , , );
RB3_q_b[2]_PORT_B_data_out_reg = DFFE(RB3_q_b[2]_PORT_B_data_out, RB3_q_b[2]_clock_0, , , RB3_q_b[2]_clock_enable_0);
RB3_q_b[2] = RB3_q_b[2]_PORT_B_data_out_reg[0];


--RB3_q_b[3] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[3]_PORT_A_data_in = RB3_q_b[2];
RB3_q_b[3]_PORT_A_data_in_reg = DFFE(RB3_q_b[3]_PORT_A_data_in, RB3_q_b[3]_clock_0, , , RB3_q_b[3]_clock_enable_0);
RB3_q_b[3]_PORT_A_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[3]_PORT_A_address_reg = DFFE(RB3_q_b[3]_PORT_A_address, RB3_q_b[3]_clock_0, , , RB3_q_b[3]_clock_enable_0);
RB3_q_b[3]_PORT_B_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[3]_PORT_B_address_reg = DFFE(RB3_q_b[3]_PORT_B_address, RB3_q_b[3]_clock_0, , , RB3_q_b[3]_clock_enable_0);
RB3_q_b[3]_PORT_A_write_enable = VCC;
RB3_q_b[3]_PORT_A_write_enable_reg = DFFE(RB3_q_b[3]_PORT_A_write_enable, RB3_q_b[3]_clock_0, , , RB3_q_b[3]_clock_enable_0);
RB3_q_b[3]_PORT_B_read_enable = VCC;
RB3_q_b[3]_PORT_B_read_enable_reg = DFFE(RB3_q_b[3]_PORT_B_read_enable, RB3_q_b[3]_clock_0, , , RB3_q_b[3]_clock_enable_0);
RB3_q_b[3]_clock_0 = CCD_MCLK;
RB3_q_b[3]_clock_enable_0 = Read_d[0];
RB3_q_b[3]_PORT_B_data_out = MEMORY(RB3_q_b[3]_PORT_A_data_in_reg, , RB3_q_b[3]_PORT_A_address_reg, RB3_q_b[3]_PORT_B_address_reg, RB3_q_b[3]_PORT_A_write_enable_reg, RB3_q_b[3]_PORT_B_read_enable_reg, , , RB3_q_b[3]_clock_0, , RB3_q_b[3]_clock_enable_0, , , );
RB3_q_b[3]_PORT_B_data_out_reg = DFFE(RB3_q_b[3]_PORT_B_data_out, RB3_q_b[3]_clock_0, , , RB3_q_b[3]_clock_enable_0);
RB3_q_b[3] = RB3_q_b[3]_PORT_B_data_out_reg[0];


--A1L739 is Z~2546
A1L739 = RB3_q_b[0] & RB3_q_b[1] & RB3_q_b[2] & RB3_q_b[3];


--RB3_q_b[4] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[4]_PORT_A_data_in = RB3_q_b[3];
RB3_q_b[4]_PORT_A_data_in_reg = DFFE(RB3_q_b[4]_PORT_A_data_in, RB3_q_b[4]_clock_0, , , RB3_q_b[4]_clock_enable_0);
RB3_q_b[4]_PORT_A_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[4]_PORT_A_address_reg = DFFE(RB3_q_b[4]_PORT_A_address, RB3_q_b[4]_clock_0, , , RB3_q_b[4]_clock_enable_0);
RB3_q_b[4]_PORT_B_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[4]_PORT_B_address_reg = DFFE(RB3_q_b[4]_PORT_B_address, RB3_q_b[4]_clock_0, , , RB3_q_b[4]_clock_enable_0);
RB3_q_b[4]_PORT_A_write_enable = VCC;
RB3_q_b[4]_PORT_A_write_enable_reg = DFFE(RB3_q_b[4]_PORT_A_write_enable, RB3_q_b[4]_clock_0, , , RB3_q_b[4]_clock_enable_0);
RB3_q_b[4]_PORT_B_read_enable = VCC;
RB3_q_b[4]_PORT_B_read_enable_reg = DFFE(RB3_q_b[4]_PORT_B_read_enable, RB3_q_b[4]_clock_0, , , RB3_q_b[4]_clock_enable_0);
RB3_q_b[4]_clock_0 = CCD_MCLK;
RB3_q_b[4]_clock_enable_0 = Read_d[0];
RB3_q_b[4]_PORT_B_data_out = MEMORY(RB3_q_b[4]_PORT_A_data_in_reg, , RB3_q_b[4]_PORT_A_address_reg, RB3_q_b[4]_PORT_B_address_reg, RB3_q_b[4]_PORT_A_write_enable_reg, RB3_q_b[4]_PORT_B_read_enable_reg, , , RB3_q_b[4]_clock_0, , RB3_q_b[4]_clock_enable_0, , , );
RB3_q_b[4]_PORT_B_data_out_reg = DFFE(RB3_q_b[4]_PORT_B_data_out, RB3_q_b[4]_clock_0, , , RB3_q_b[4]_clock_enable_0);
RB3_q_b[4] = RB3_q_b[4]_PORT_B_data_out_reg[0];


--RB3_q_b[5] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[5]_PORT_A_data_in = RB3_q_b[4];
RB3_q_b[5]_PORT_A_data_in_reg = DFFE(RB3_q_b[5]_PORT_A_data_in, RB3_q_b[5]_clock_0, , , RB3_q_b[5]_clock_enable_0);
RB3_q_b[5]_PORT_A_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[5]_PORT_A_address_reg = DFFE(RB3_q_b[5]_PORT_A_address, RB3_q_b[5]_clock_0, , , RB3_q_b[5]_clock_enable_0);
RB3_q_b[5]_PORT_B_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[5]_PORT_B_address_reg = DFFE(RB3_q_b[5]_PORT_B_address, RB3_q_b[5]_clock_0, , , RB3_q_b[5]_clock_enable_0);
RB3_q_b[5]_PORT_A_write_enable = VCC;
RB3_q_b[5]_PORT_A_write_enable_reg = DFFE(RB3_q_b[5]_PORT_A_write_enable, RB3_q_b[5]_clock_0, , , RB3_q_b[5]_clock_enable_0);
RB3_q_b[5]_PORT_B_read_enable = VCC;
RB3_q_b[5]_PORT_B_read_enable_reg = DFFE(RB3_q_b[5]_PORT_B_read_enable, RB3_q_b[5]_clock_0, , , RB3_q_b[5]_clock_enable_0);
RB3_q_b[5]_clock_0 = CCD_MCLK;
RB3_q_b[5]_clock_enable_0 = Read_d[0];
RB3_q_b[5]_PORT_B_data_out = MEMORY(RB3_q_b[5]_PORT_A_data_in_reg, , RB3_q_b[5]_PORT_A_address_reg, RB3_q_b[5]_PORT_B_address_reg, RB3_q_b[5]_PORT_A_write_enable_reg, RB3_q_b[5]_PORT_B_read_enable_reg, , , RB3_q_b[5]_clock_0, , RB3_q_b[5]_clock_enable_0, , , );
RB3_q_b[5]_PORT_B_data_out_reg = DFFE(RB3_q_b[5]_PORT_B_data_out, RB3_q_b[5]_clock_0, , , RB3_q_b[5]_clock_enable_0);
RB3_q_b[5] = RB3_q_b[5]_PORT_B_data_out_reg[0];


--RB3_q_b[6] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[6]_PORT_A_data_in = RB3_q_b[5];
RB3_q_b[6]_PORT_A_data_in_reg = DFFE(RB3_q_b[6]_PORT_A_data_in, RB3_q_b[6]_clock_0, , , RB3_q_b[6]_clock_enable_0);
RB3_q_b[6]_PORT_A_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[6]_PORT_A_address_reg = DFFE(RB3_q_b[6]_PORT_A_address, RB3_q_b[6]_clock_0, , , RB3_q_b[6]_clock_enable_0);
RB3_q_b[6]_PORT_B_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[6]_PORT_B_address_reg = DFFE(RB3_q_b[6]_PORT_B_address, RB3_q_b[6]_clock_0, , , RB3_q_b[6]_clock_enable_0);
RB3_q_b[6]_PORT_A_write_enable = VCC;
RB3_q_b[6]_PORT_A_write_enable_reg = DFFE(RB3_q_b[6]_PORT_A_write_enable, RB3_q_b[6]_clock_0, , , RB3_q_b[6]_clock_enable_0);
RB3_q_b[6]_PORT_B_read_enable = VCC;
RB3_q_b[6]_PORT_B_read_enable_reg = DFFE(RB3_q_b[6]_PORT_B_read_enable, RB3_q_b[6]_clock_0, , , RB3_q_b[6]_clock_enable_0);
RB3_q_b[6]_clock_0 = CCD_MCLK;
RB3_q_b[6]_clock_enable_0 = Read_d[0];
RB3_q_b[6]_PORT_B_data_out = MEMORY(RB3_q_b[6]_PORT_A_data_in_reg, , RB3_q_b[6]_PORT_A_address_reg, RB3_q_b[6]_PORT_B_address_reg, RB3_q_b[6]_PORT_A_write_enable_reg, RB3_q_b[6]_PORT_B_read_enable_reg, , , RB3_q_b[6]_clock_0, , RB3_q_b[6]_clock_enable_0, , , );
RB3_q_b[6]_PORT_B_data_out_reg = DFFE(RB3_q_b[6]_PORT_B_data_out, RB3_q_b[6]_clock_0, , , RB3_q_b[6]_clock_enable_0);
RB3_q_b[6] = RB3_q_b[6]_PORT_B_data_out_reg[0];


--RB3_q_b[7] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[7]_PORT_A_data_in = RB3_q_b[6];
RB3_q_b[7]_PORT_A_data_in_reg = DFFE(RB3_q_b[7]_PORT_A_data_in, RB3_q_b[7]_clock_0, , , RB3_q_b[7]_clock_enable_0);
RB3_q_b[7]_PORT_A_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[7]_PORT_A_address_reg = DFFE(RB3_q_b[7]_PORT_A_address, RB3_q_b[7]_clock_0, , , RB3_q_b[7]_clock_enable_0);
RB3_q_b[7]_PORT_B_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[7]_PORT_B_address_reg = DFFE(RB3_q_b[7]_PORT_B_address, RB3_q_b[7]_clock_0, , , RB3_q_b[7]_clock_enable_0);
RB3_q_b[7]_PORT_A_write_enable = VCC;
RB3_q_b[7]_PORT_A_write_enable_reg = DFFE(RB3_q_b[7]_PORT_A_write_enable, RB3_q_b[7]_clock_0, , , RB3_q_b[7]_clock_enable_0);
RB3_q_b[7]_PORT_B_read_enable = VCC;
RB3_q_b[7]_PORT_B_read_enable_reg = DFFE(RB3_q_b[7]_PORT_B_read_enable, RB3_q_b[7]_clock_0, , , RB3_q_b[7]_clock_enable_0);
RB3_q_b[7]_clock_0 = CCD_MCLK;
RB3_q_b[7]_clock_enable_0 = Read_d[0];
RB3_q_b[7]_PORT_B_data_out = MEMORY(RB3_q_b[7]_PORT_A_data_in_reg, , RB3_q_b[7]_PORT_A_address_reg, RB3_q_b[7]_PORT_B_address_reg, RB3_q_b[7]_PORT_A_write_enable_reg, RB3_q_b[7]_PORT_B_read_enable_reg, , , RB3_q_b[7]_clock_0, , RB3_q_b[7]_clock_enable_0, , , );
RB3_q_b[7]_PORT_B_data_out_reg = DFFE(RB3_q_b[7]_PORT_B_data_out, RB3_q_b[7]_clock_0, , , RB3_q_b[7]_clock_enable_0);
RB3_q_b[7] = RB3_q_b[7]_PORT_B_data_out_reg[0];


--A1L740 is Z~2547
A1L740 = RB3_q_b[4] & RB3_q_b[5] & RB3_q_b[6] & RB3_q_b[7];


--RB3_q_b[8] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[8]_PORT_A_data_in = RB3_q_b[7];
RB3_q_b[8]_PORT_A_data_in_reg = DFFE(RB3_q_b[8]_PORT_A_data_in, RB3_q_b[8]_clock_0, , , RB3_q_b[8]_clock_enable_0);
RB3_q_b[8]_PORT_A_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[8]_PORT_A_address_reg = DFFE(RB3_q_b[8]_PORT_A_address, RB3_q_b[8]_clock_0, , , RB3_q_b[8]_clock_enable_0);
RB3_q_b[8]_PORT_B_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[8]_PORT_B_address_reg = DFFE(RB3_q_b[8]_PORT_B_address, RB3_q_b[8]_clock_0, , , RB3_q_b[8]_clock_enable_0);
RB3_q_b[8]_PORT_A_write_enable = VCC;
RB3_q_b[8]_PORT_A_write_enable_reg = DFFE(RB3_q_b[8]_PORT_A_write_enable, RB3_q_b[8]_clock_0, , , RB3_q_b[8]_clock_enable_0);
RB3_q_b[8]_PORT_B_read_enable = VCC;
RB3_q_b[8]_PORT_B_read_enable_reg = DFFE(RB3_q_b[8]_PORT_B_read_enable, RB3_q_b[8]_clock_0, , , RB3_q_b[8]_clock_enable_0);
RB3_q_b[8]_clock_0 = CCD_MCLK;
RB3_q_b[8]_clock_enable_0 = Read_d[0];
RB3_q_b[8]_PORT_B_data_out = MEMORY(RB3_q_b[8]_PORT_A_data_in_reg, , RB3_q_b[8]_PORT_A_address_reg, RB3_q_b[8]_PORT_B_address_reg, RB3_q_b[8]_PORT_A_write_enable_reg, RB3_q_b[8]_PORT_B_read_enable_reg, , , RB3_q_b[8]_clock_0, , RB3_q_b[8]_clock_enable_0, , , );
RB3_q_b[8]_PORT_B_data_out_reg = DFFE(RB3_q_b[8]_PORT_B_data_out, RB3_q_b[8]_clock_0, , , RB3_q_b[8]_clock_enable_0);
RB3_q_b[8] = RB3_q_b[8]_PORT_B_data_out_reg[0];


--RB3_q_b[9] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[9]_PORT_A_data_in = RB3_q_b[8];
RB3_q_b[9]_PORT_A_data_in_reg = DFFE(RB3_q_b[9]_PORT_A_data_in, RB3_q_b[9]_clock_0, , , RB3_q_b[9]_clock_enable_0);
RB3_q_b[9]_PORT_A_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[9]_PORT_A_address_reg = DFFE(RB3_q_b[9]_PORT_A_address, RB3_q_b[9]_clock_0, , , RB3_q_b[9]_clock_enable_0);
RB3_q_b[9]_PORT_B_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[9]_PORT_B_address_reg = DFFE(RB3_q_b[9]_PORT_B_address, RB3_q_b[9]_clock_0, , , RB3_q_b[9]_clock_enable_0);
RB3_q_b[9]_PORT_A_write_enable = VCC;
RB3_q_b[9]_PORT_A_write_enable_reg = DFFE(RB3_q_b[9]_PORT_A_write_enable, RB3_q_b[9]_clock_0, , , RB3_q_b[9]_clock_enable_0);
RB3_q_b[9]_PORT_B_read_enable = VCC;
RB3_q_b[9]_PORT_B_read_enable_reg = DFFE(RB3_q_b[9]_PORT_B_read_enable, RB3_q_b[9]_clock_0, , , RB3_q_b[9]_clock_enable_0);
RB3_q_b[9]_clock_0 = CCD_MCLK;
RB3_q_b[9]_clock_enable_0 = Read_d[0];
RB3_q_b[9]_PORT_B_data_out = MEMORY(RB3_q_b[9]_PORT_A_data_in_reg, , RB3_q_b[9]_PORT_A_address_reg, RB3_q_b[9]_PORT_B_address_reg, RB3_q_b[9]_PORT_A_write_enable_reg, RB3_q_b[9]_PORT_B_read_enable_reg, , , RB3_q_b[9]_clock_0, , RB3_q_b[9]_clock_enable_0, , , );
RB3_q_b[9]_PORT_B_data_out_reg = DFFE(RB3_q_b[9]_PORT_B_data_out, RB3_q_b[9]_clock_0, , , RB3_q_b[9]_clock_enable_0);
RB3_q_b[9] = RB3_q_b[9]_PORT_B_data_out_reg[0];


--RB3_q_b[10] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB3_q_b[10]_PORT_A_data_in = RB3_q_b[9];
RB3_q_b[10]_PORT_A_data_in_reg = DFFE(RB3_q_b[10]_PORT_A_data_in, RB3_q_b[10]_clock_0, , , RB3_q_b[10]_clock_enable_0);
RB3_q_b[10]_PORT_A_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[10]_PORT_A_address_reg = DFFE(RB3_q_b[10]_PORT_A_address, RB3_q_b[10]_clock_0, , , RB3_q_b[10]_clock_enable_0);
RB3_q_b[10]_PORT_B_address = BUS(SB3_safe_q[0], SB3_safe_q[1], SB3_safe_q[2], SB3_safe_q[3], SB3_safe_q[4], SB3_safe_q[5], SB3_safe_q[6], SB3_safe_q[7], SB3_safe_q[8], SB3_safe_q[9]);
RB3_q_b[10]_PORT_B_address_reg = DFFE(RB3_q_b[10]_PORT_B_address, RB3_q_b[10]_clock_0, , , RB3_q_b[10]_clock_enable_0);
RB3_q_b[10]_PORT_A_write_enable = VCC;
RB3_q_b[10]_PORT_A_write_enable_reg = DFFE(RB3_q_b[10]_PORT_A_write_enable, RB3_q_b[10]_clock_0, , , RB3_q_b[10]_clock_enable_0);
RB3_q_b[10]_PORT_B_read_enable = VCC;
RB3_q_b[10]_PORT_B_read_enable_reg = DFFE(RB3_q_b[10]_PORT_B_read_enable, RB3_q_b[10]_clock_0, , , RB3_q_b[10]_clock_enable_0);
RB3_q_b[10]_clock_0 = CCD_MCLK;
RB3_q_b[10]_clock_enable_0 = Read_d[0];
RB3_q_b[10]_PORT_B_data_out = MEMORY(RB3_q_b[10]_PORT_A_data_in_reg, , RB3_q_b[10]_PORT_A_address_reg, RB3_q_b[10]_PORT_B_address_reg, RB3_q_b[10]_PORT_A_write_enable_reg, RB3_q_b[10]_PORT_B_read_enable_reg, , , RB3_q_b[10]_clock_0, , RB3_q_b[10]_clock_enable_0, , , );
RB3_q_b[10]_PORT_B_data_out_reg = DFFE(RB3_q_b[10]_PORT_B_data_out, RB3_q_b[10]_clock_0, , , RB3_q_b[10]_clock_enable_0);
RB3_q_b[10] = RB3_q_b[10]_PORT_B_data_out_reg[0];


--sTap_1[10] is sTap_1[10]
sTap_1[10] = DFFEAS(RB3_q_b[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L741 is Z~2548
A1L741 = RB3_q_b[8] & RB3_q_b[9] & RB3_q_b[10] & sTap_1[10];


--sTap_1[9] is sTap_1[9]
sTap_1[9] = DFFEAS(RB3_q_b[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_1[8] is sTap_1[8]
sTap_1[8] = DFFEAS(RB3_q_b[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_1[7] is sTap_1[7]
sTap_1[7] = DFFEAS(RB3_q_b[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_1[6] is sTap_1[6]
sTap_1[6] = DFFEAS(RB3_q_b[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L742 is Z~2549
A1L742 = sTap_1[9] & sTap_1[8] & sTap_1[7] & sTap_1[6];


--A1L743 is Z~2550
A1L743 = A1L739 & A1L740 & A1L741 & A1L742;


--sTap_1[5] is sTap_1[5]
sTap_1[5] = DFFEAS(RB3_q_b[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_1[4] is sTap_1[4]
sTap_1[4] = DFFEAS(RB3_q_b[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_1[3] is sTap_1[3]
sTap_1[3] = DFFEAS(RB3_q_b[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_1[2] is sTap_1[2]
sTap_1[2] = DFFEAS(RB3_q_b[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L744 is Z~2551
A1L744 = sTap_1[5] & sTap_1[4] & sTap_1[3] & sTap_1[2];


--sTap_1[1] is sTap_1[1]
sTap_1[1] = DFFEAS(RB3_q_b[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_1[0] is sTap_1[0]
sTap_1[0] = DFFEAS(RB3_q_b[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_2[10] is sTap_2[10]
sTap_2[10] = DFFEAS(sTap_1[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_2[9] is sTap_2[9]
sTap_2[9] = DFFEAS(sTap_1[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L745 is Z~2552
A1L745 = sTap_1[1] & sTap_1[0] & sTap_2[10] & sTap_2[9];


--sTap_2[8] is sTap_2[8]
sTap_2[8] = DFFEAS(sTap_1[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_2[7] is sTap_2[7]
sTap_2[7] = DFFEAS(sTap_1[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_2[6] is sTap_2[6]
sTap_2[6] = DFFEAS(sTap_1[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_2[5] is sTap_2[5]
sTap_2[5] = DFFEAS(sTap_1[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L746 is Z~2553
A1L746 = sTap_2[8] & sTap_2[7] & sTap_2[6] & sTap_2[5];


--sTap_2[4] is sTap_2[4]
sTap_2[4] = DFFEAS(sTap_1[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_2[3] is sTap_2[3]
sTap_2[3] = DFFEAS(sTap_1[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_2[2] is sTap_2[2]
sTap_2[2] = DFFEAS(sTap_1[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_2[1] is sTap_2[1]
sTap_2[1] = DFFEAS(sTap_1[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L747 is Z~2554
A1L747 = sTap_2[4] & sTap_2[3] & sTap_2[2] & sTap_2[1];


--A1L748 is Z~2555
A1L748 = A1L744 & A1L745 & A1L746 & A1L747;


--sTap_2[0] is sTap_2[0]
sTap_2[0] = DFFEAS(sTap_1[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_3[10] is sTap_3[10]
sTap_3[10] = DFFEAS(sTap_2[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_3[9] is sTap_3[9]
sTap_3[9] = DFFEAS(sTap_2[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_3[8] is sTap_3[8]
sTap_3[8] = DFFEAS(sTap_2[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L749 is Z~2556
A1L749 = sTap_2[0] & sTap_3[10] & sTap_3[9] & sTap_3[8];


--sTap_3[7] is sTap_3[7]
sTap_3[7] = DFFEAS(sTap_2[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_3[6] is sTap_3[6]
sTap_3[6] = DFFEAS(sTap_2[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_3[5] is sTap_3[5]
sTap_3[5] = DFFEAS(sTap_2[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_3[4] is sTap_3[4]
sTap_3[4] = DFFEAS(sTap_2[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L750 is Z~2557
A1L750 = sTap_3[7] & sTap_3[6] & sTap_3[5] & sTap_3[4];


--sTap_3[3] is sTap_3[3]
sTap_3[3] = DFFEAS(sTap_2[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_3[2] is sTap_3[2]
sTap_3[2] = DFFEAS(sTap_2[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_3[1] is sTap_3[1]
sTap_3[1] = DFFEAS(sTap_2[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_3[0] is sTap_3[0]
sTap_3[0] = DFFEAS(sTap_2[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L751 is Z~2558
A1L751 = sTap_3[3] & sTap_3[2] & sTap_3[1] & sTap_3[0];


--sTap_4[10] is sTap_4[10]
sTap_4[10] = DFFEAS(sTap_3[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_4[9] is sTap_4[9]
sTap_4[9] = DFFEAS(sTap_3[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_4[8] is sTap_4[8]
sTap_4[8] = DFFEAS(sTap_3[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_4[7] is sTap_4[7]
sTap_4[7] = DFFEAS(sTap_3[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L752 is Z~2559
A1L752 = sTap_4[10] & sTap_4[9] & sTap_4[8] & sTap_4[7];


--A1L753 is Z~2560
A1L753 = A1L749 & A1L750 & A1L751 & A1L752;


--sTap_4[6] is sTap_4[6]
sTap_4[6] = DFFEAS(sTap_3[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_4[5] is sTap_4[5]
sTap_4[5] = DFFEAS(sTap_3[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_4[4] is sTap_4[4]
sTap_4[4] = DFFEAS(sTap_3[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_4[3] is sTap_4[3]
sTap_4[3] = DFFEAS(sTap_3[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L754 is Z~2561
A1L754 = sTap_4[6] & sTap_4[5] & sTap_4[4] & sTap_4[3];


--sTap_4[2] is sTap_4[2]
sTap_4[2] = DFFEAS(sTap_3[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_4[1] is sTap_4[1]
sTap_4[1] = DFFEAS(sTap_3[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_4[0] is sTap_4[0]
sTap_4[0] = DFFEAS(sTap_3[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_5[10] is sTap_5[10]
sTap_5[10] = DFFEAS(sTap_4[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L755 is Z~2562
A1L755 = sTap_4[2] & sTap_4[1] & sTap_4[0] & sTap_5[10];


--sTap_5[9] is sTap_5[9]
sTap_5[9] = DFFEAS(sTap_4[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_5[8] is sTap_5[8]
sTap_5[8] = DFFEAS(sTap_4[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_5[7] is sTap_5[7]
sTap_5[7] = DFFEAS(sTap_4[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_5[6] is sTap_5[6]
sTap_5[6] = DFFEAS(sTap_4[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L756 is Z~2563
A1L756 = sTap_5[9] & sTap_5[8] & sTap_5[7] & sTap_5[6];


--sTap_5[5] is sTap_5[5]
sTap_5[5] = DFFEAS(sTap_4[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_5[4] is sTap_5[4]
sTap_5[4] = DFFEAS(sTap_4[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_5[3] is sTap_5[3]
sTap_5[3] = DFFEAS(sTap_4[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_5[2] is sTap_5[2]
sTap_5[2] = DFFEAS(sTap_4[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L757 is Z~2564
A1L757 = sTap_5[5] & sTap_5[4] & sTap_5[3] & sTap_5[2];


--A1L758 is Z~2565
A1L758 = A1L754 & A1L755 & A1L756 & A1L757;


--A1L759 is Z~2566
A1L759 = A1L743 & A1L748 & A1L753 & A1L758;


--sTap_5[1] is sTap_5[1]
sTap_5[1] = DFFEAS(sTap_4[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_5[0] is sTap_5[0]
sTap_5[0] = DFFEAS(sTap_4[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_6[10] is sTap_6[10]
sTap_6[10] = DFFEAS(sTap_5[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_6[9] is sTap_6[9]
sTap_6[9] = DFFEAS(sTap_5[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L760 is Z~2567
A1L760 = sTap_5[1] & sTap_5[0] & sTap_6[10] & sTap_6[9];


--sTap_6[8] is sTap_6[8]
sTap_6[8] = DFFEAS(sTap_5[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_6[7] is sTap_6[7]
sTap_6[7] = DFFEAS(sTap_5[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_6[6] is sTap_6[6]
sTap_6[6] = DFFEAS(sTap_5[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_6[5] is sTap_6[5]
sTap_6[5] = DFFEAS(sTap_5[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L761 is Z~2568
A1L761 = sTap_6[8] & sTap_6[7] & sTap_6[6] & sTap_6[5];


--sTap_6[4] is sTap_6[4]
sTap_6[4] = DFFEAS(sTap_5[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_6[3] is sTap_6[3]
sTap_6[3] = DFFEAS(sTap_5[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_6[2] is sTap_6[2]
sTap_6[2] = DFFEAS(sTap_5[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_6[1] is sTap_6[1]
sTap_6[1] = DFFEAS(sTap_5[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L762 is Z~2569
A1L762 = sTap_6[4] & sTap_6[3] & sTap_6[2] & sTap_6[1];


--sTap_6[0] is sTap_6[0]
sTap_6[0] = DFFEAS(sTap_5[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_7[10] is sTap_7[10]
sTap_7[10] = DFFEAS(sTap_6[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_7[9] is sTap_7[9]
sTap_7[9] = DFFEAS(sTap_6[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_7[8] is sTap_7[8]
sTap_7[8] = DFFEAS(sTap_6[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L763 is Z~2570
A1L763 = sTap_6[0] & sTap_7[10] & sTap_7[9] & sTap_7[8];


--A1L764 is Z~2571
A1L764 = A1L760 & A1L761 & A1L762 & A1L763;


--sTap_7[7] is sTap_7[7]
sTap_7[7] = DFFEAS(sTap_6[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_7[6] is sTap_7[6]
sTap_7[6] = DFFEAS(sTap_6[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_7[5] is sTap_7[5]
sTap_7[5] = DFFEAS(sTap_6[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_7[4] is sTap_7[4]
sTap_7[4] = DFFEAS(sTap_6[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L765 is Z~2572
A1L765 = sTap_7[7] & sTap_7[6] & sTap_7[5] & sTap_7[4];


--sTap_7[3] is sTap_7[3]
sTap_7[3] = DFFEAS(sTap_6[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_7[2] is sTap_7[2]
sTap_7[2] = DFFEAS(sTap_6[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_7[1] is sTap_7[1]
sTap_7[1] = DFFEAS(sTap_6[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_7[0] is sTap_7[0]
sTap_7[0] = DFFEAS(sTap_6[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L766 is Z~2573
A1L766 = sTap_7[3] & sTap_7[2] & sTap_7[1] & sTap_7[0];


--sTap_8[10] is sTap_8[10]
sTap_8[10] = DFFEAS(sTap_7[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_8[9] is sTap_8[9]
sTap_8[9] = DFFEAS(sTap_7[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_8[8] is sTap_8[8]
sTap_8[8] = DFFEAS(sTap_7[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_8[7] is sTap_8[7]
sTap_8[7] = DFFEAS(sTap_7[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L767 is Z~2574
A1L767 = sTap_8[10] & sTap_8[9] & sTap_8[8] & sTap_8[7];


--sTap_8[6] is sTap_8[6]
sTap_8[6] = DFFEAS(sTap_7[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_8[5] is sTap_8[5]
sTap_8[5] = DFFEAS(sTap_7[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_8[4] is sTap_8[4]
sTap_8[4] = DFFEAS(sTap_7[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_8[3] is sTap_8[3]
sTap_8[3] = DFFEAS(sTap_7[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L768 is Z~2575
A1L768 = sTap_8[6] & sTap_8[5] & sTap_8[4] & sTap_8[3];


--A1L769 is Z~2576
A1L769 = A1L765 & A1L766 & A1L767 & A1L768;


--sTap_8[2] is sTap_8[2]
sTap_8[2] = DFFEAS(sTap_7[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_8[1] is sTap_8[1]
sTap_8[1] = DFFEAS(sTap_7[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_8[0] is sTap_8[0]
sTap_8[0] = DFFEAS(sTap_7[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_9[10] is sTap_9[10]
sTap_9[10] = DFFEAS(sTap_8[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L770 is Z~2577
A1L770 = sTap_8[2] & sTap_8[1] & sTap_8[0] & sTap_9[10];


--sTap_9[9] is sTap_9[9]
sTap_9[9] = DFFEAS(sTap_8[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_9[8] is sTap_9[8]
sTap_9[8] = DFFEAS(sTap_8[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_9[7] is sTap_9[7]
sTap_9[7] = DFFEAS(sTap_8[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_9[6] is sTap_9[6]
sTap_9[6] = DFFEAS(sTap_8[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L771 is Z~2578
A1L771 = sTap_9[9] & sTap_9[8] & sTap_9[7] & sTap_9[6];


--sTap_9[5] is sTap_9[5]
sTap_9[5] = DFFEAS(sTap_8[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_9[4] is sTap_9[4]
sTap_9[4] = DFFEAS(sTap_8[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_9[3] is sTap_9[3]
sTap_9[3] = DFFEAS(sTap_8[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_9[2] is sTap_9[2]
sTap_9[2] = DFFEAS(sTap_8[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L772 is Z~2579
A1L772 = sTap_9[5] & sTap_9[4] & sTap_9[3] & sTap_9[2];


--sTap_9[1] is sTap_9[1]
sTap_9[1] = DFFEAS(sTap_8[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_9[0] is sTap_9[0]
sTap_9[0] = DFFEAS(sTap_8[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_10[10] is sTap_10[10]
sTap_10[10] = DFFEAS(sTap_9[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_10[9] is sTap_10[9]
sTap_10[9] = DFFEAS(sTap_9[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L773 is Z~2580
A1L773 = sTap_9[1] & sTap_9[0] & sTap_10[10] & sTap_10[9];


--A1L774 is Z~2581
A1L774 = A1L770 & A1L771 & A1L772 & A1L773;


--sTap_10[8] is sTap_10[8]
sTap_10[8] = DFFEAS(sTap_9[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_10[7] is sTap_10[7]
sTap_10[7] = DFFEAS(sTap_9[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_10[6] is sTap_10[6]
sTap_10[6] = DFFEAS(sTap_9[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_10[5] is sTap_10[5]
sTap_10[5] = DFFEAS(sTap_9[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L775 is Z~2582
A1L775 = sTap_10[8] & sTap_10[7] & sTap_10[6] & sTap_10[5];


--sTap_10[0] is sTap_10[0]
sTap_10[0] = DFFEAS(sTap_9[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_10[4] is sTap_10[4]
sTap_10[4] = DFFEAS(sTap_9[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_10[3] is sTap_10[3]
sTap_10[3] = DFFEAS(sTap_9[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_10[2] is sTap_10[2]
sTap_10[2] = DFFEAS(sTap_9[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--sTap_10[1] is sTap_10[1]
sTap_10[1] = DFFEAS(sTap_9[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L776 is Z~2583
A1L776 = sTap_10[4] & sTap_10[3] & sTap_10[2] & sTap_10[1];


--A1L777 is Z~2584
A1L777 = A1L774 & A1L775 & sTap_10[0] & A1L776;


--A1L738 is Z~9
A1L738 = A1L759 & A1L764 & A1L769 & A1L777;


--B1L109 is VGA_Controller:u1|oCoord_Y[2]~125
B1L109 = CARRY(B1_V_Cont[1]);


--B1L110 is VGA_Controller:u1|oCoord_Y[2]~126
B1L110 = B1_V_Cont[2] & B1L109 & VCC # !B1_V_Cont[2] & !B1L109;

--B1L111 is VGA_Controller:u1|oCoord_Y[2]~127
B1L111 = CARRY(!B1_V_Cont[2] & !B1L109);


--B1L113 is VGA_Controller:u1|oCoord_Y[3]~128
B1L113 = B1_V_Cont[3] & (GND # !B1L111) # !B1_V_Cont[3] & (B1L111 $ GND);

--B1L114 is VGA_Controller:u1|oCoord_Y[3]~129
B1L114 = CARRY(B1_V_Cont[3] # !B1L111);


--B1L116 is VGA_Controller:u1|oCoord_Y[4]~130
B1L116 = B1_V_Cont[4] & B1L114 & VCC # !B1_V_Cont[4] & !B1L114;

--B1L117 is VGA_Controller:u1|oCoord_Y[4]~131
B1L117 = CARRY(!B1_V_Cont[4] & !B1L114);


--B1L119 is VGA_Controller:u1|oCoord_Y[5]~132
B1L119 = B1_V_Cont[5] & (B1L117 $ GND) # !B1_V_Cont[5] & !B1L117 & VCC;

--B1L120 is VGA_Controller:u1|oCoord_Y[5]~133
B1L120 = CARRY(B1_V_Cont[5] & !B1L117);


--B1L122 is VGA_Controller:u1|oCoord_Y[6]~134
B1L122 = B1_V_Cont[6] & B1L120 & VCC # !B1_V_Cont[6] & !B1L120;

--B1L123 is VGA_Controller:u1|oCoord_Y[6]~135
B1L123 = CARRY(!B1_V_Cont[6] & !B1L120);


--B1L125 is VGA_Controller:u1|oCoord_Y[7]~136
B1L125 = B1_V_Cont[7] & (GND # !B1L123) # !B1_V_Cont[7] & (B1L123 $ GND);

--B1L126 is VGA_Controller:u1|oCoord_Y[7]~137
B1L126 = CARRY(B1_V_Cont[7] # !B1L123);


--B1L128 is VGA_Controller:u1|oCoord_Y[8]~138
B1L128 = B1_V_Cont[8] & B1L126 & VCC # !B1_V_Cont[8] & !B1L126;

--B1L129 is VGA_Controller:u1|oCoord_Y[8]~139
B1L129 = CARRY(!B1_V_Cont[8] & !B1L126);


--B1L131 is VGA_Controller:u1|oCoord_Y[9]~140
B1L131 = B1_V_Cont[9] $ B1L129;


--B1_oRequest is VGA_Controller:u1|oRequest
B1_oRequest = DFFEAS(B1L80, CCD_MCLK, C1_oRST_2,  ,  ,  ,  ,  ,  );


--AB3_rdptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]
AB3_rdptr_g[7] = DFFEAS(CB3_power_modified_counter_values[7], CCD_MCLK, C1_oRST_0,  , AB3_valid_rdreq,  ,  ,  ,  );


--LB3_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]
LB3_dffe7a[7] = DFFEAS(AB3_delayed_wrptr_g[7], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3_rdptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]
AB3_rdptr_g[0] = DFFEAS(CB3_power_modified_counter_values[0], CCD_MCLK, C1_oRST_0,  , AB3_valid_rdreq,  ,  ,  ,  );


--AB3_rdptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]
AB3_rdptr_g[2] = DFFEAS(CB3_power_modified_counter_values[2], CCD_MCLK, C1_oRST_0,  , AB3_valid_rdreq,  ,  ,  ,  );


--LB3_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2]
LB3_dffe7a[2] = DFFEAS(AB3_delayed_wrptr_g[2], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB3_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0]
LB3_dffe7a[0] = DFFEAS(AB3_delayed_wrptr_g[0], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~54
AB3L13 = AB3_rdptr_g[0] & LB3_dffe7a[0] & (AB3_rdptr_g[2] $ !LB3_dffe7a[2]) # !AB3_rdptr_g[0] & !LB3_dffe7a[0] & (AB3_rdptr_g[2] $ !LB3_dffe7a[2]);


--AB3_rdptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]
AB3_rdptr_g[6] = DFFEAS(CB3_power_modified_counter_values[6], CCD_MCLK, C1_oRST_0,  , AB3_valid_rdreq,  ,  ,  ,  );


--AB3_rdptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]
AB3_rdptr_g[1] = DFFEAS(CB3_power_modified_counter_values[1], CCD_MCLK, C1_oRST_0,  , AB3_valid_rdreq,  ,  ,  ,  );


--LB3_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]
LB3_dffe7a[1] = DFFEAS(AB3_delayed_wrptr_g[1], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB3_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]
LB3_dffe7a[6] = DFFEAS(AB3_delayed_wrptr_g[6], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~55
AB3L14 = AB3_rdptr_g[6] & LB3_dffe7a[6] & (AB3_rdptr_g[1] $ !LB3_dffe7a[1]) # !AB3_rdptr_g[6] & !LB3_dffe7a[6] & (AB3_rdptr_g[1] $ !LB3_dffe7a[1]);


--AB3_rdptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]
AB3_rdptr_g[3] = DFFEAS(CB3_power_modified_counter_values[3], CCD_MCLK, C1_oRST_0,  , AB3_valid_rdreq,  ,  ,  ,  );


--AB3_rdptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]
AB3_rdptr_g[8] = DFFEAS(CB3_power_modified_counter_values[8], CCD_MCLK, C1_oRST_0,  , AB3_valid_rdreq,  ,  ,  ,  );


--LB3_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8]
LB3_dffe7a[8] = DFFEAS(AB3_delayed_wrptr_g[8], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB3_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3]
LB3_dffe7a[3] = DFFEAS(AB3_delayed_wrptr_g[3], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3L15 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~56
AB3L15 = AB3_rdptr_g[3] & LB3_dffe7a[3] & (AB3_rdptr_g[8] $ !LB3_dffe7a[8]) # !AB3_rdptr_g[3] & !LB3_dffe7a[3] & (AB3_rdptr_g[8] $ !LB3_dffe7a[8]);


--AB3_rdptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]
AB3_rdptr_g[5] = DFFEAS(CB3_power_modified_counter_values[5], CCD_MCLK, C1_oRST_0,  , AB3_valid_rdreq,  ,  ,  ,  );


--AB3_rdptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]
AB3_rdptr_g[4] = DFFEAS(CB3_power_modified_counter_values[4], CCD_MCLK, C1_oRST_0,  , AB3_valid_rdreq,  ,  ,  ,  );


--LB3_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4]
LB3_dffe7a[4] = DFFEAS(AB3_delayed_wrptr_g[4], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB3_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5]
LB3_dffe7a[5] = DFFEAS(AB3_delayed_wrptr_g[5], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~57
AB3L16 = AB3_rdptr_g[5] & LB3_dffe7a[5] & (AB3_rdptr_g[4] $ !LB3_dffe7a[4]) # !AB3_rdptr_g[5] & !LB3_dffe7a[5] & (AB3_rdptr_g[4] $ !LB3_dffe7a[4]);


--AB3L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~58
AB3L17 = AB3L13 & AB3L14 & AB3L15 & AB3L16;


--AB3_valid_rdreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq
AB3_valid_rdreq = B1_oRequest & (AB3_rdptr_g[7] $ LB3_dffe7a[7] # !AB3L17);


--AB4_p0addr is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr
AB4_p0addr = DFFEAS(VCC, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--AB3_rdcnt_addr_ena is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdcnt_addr_ena
AB3_rdcnt_addr_ena = AB3_valid_rdreq # !AB4_p0addr;


--G1_OUT_VALID is Sdram_Control_4Port:u6|OUT_VALID
G1_OUT_VALID = DFFEAS(G1L37, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_RD_MASK[0] is Sdram_Control_4Port:u6|RD_MASK[0]
G1_RD_MASK[0] = DFFEAS(G1L46, NB1__clk0,  ,  , G1L212,  ,  ,  ,  );


--MB3_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]
MB3_dffe9a[7] = DFFEAS(AB3_rdptr_g[7], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB3_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]
HB3_power_modified_counter_values[7] = DFFEAS(HB3_countera7, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|_~16
AB3L1 = MB3_dffe9a[7] $ HB3_power_modified_counter_values[7];


--MB3_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]
MB3_dffe9a[2] = DFFEAS(AB3_rdptr_g[2], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB3_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]
HB3_power_modified_counter_values[2] = DFFEAS(HB3_countera2, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--MB3_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[0]
MB3_dffe9a[0] = DFFEAS(AB3_rdptr_g[0], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB3_counter_ffa[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]
HB3_counter_ffa[0] = DFFEAS(HB3_countera0, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3L30 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~55
AB3L30 = MB3_dffe9a[2] & HB3_power_modified_counter_values[2] & (MB3_dffe9a[0] $ HB3_counter_ffa[0]) # !MB3_dffe9a[2] & !HB3_power_modified_counter_values[2] & (MB3_dffe9a[0] $ HB3_counter_ffa[0]);


--MB3_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]
MB3_dffe9a[6] = DFFEAS(AB3_rdptr_g[6], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--MB3_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[1]
MB3_dffe9a[1] = DFFEAS(AB3_rdptr_g[1], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB3_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]
HB3_power_modified_counter_values[1] = DFFEAS(HB3_countera1, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB3_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]
HB3_power_modified_counter_values[6] = DFFEAS(HB3_countera6, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~56
AB3L31 = MB3_dffe9a[6] & HB3_power_modified_counter_values[6] & (MB3_dffe9a[1] $ !HB3_power_modified_counter_values[1]) # !MB3_dffe9a[6] & !HB3_power_modified_counter_values[6] & (MB3_dffe9a[1] $ !HB3_power_modified_counter_values[1]);


--MB3_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]
MB3_dffe9a[3] = DFFEAS(AB3_rdptr_g[3], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--MB3_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8]
MB3_dffe9a[8] = DFFEAS(AB3_rdptr_g[8], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB3_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]
HB3_power_modified_counter_values[8] = DFFEAS(HB3_countera8, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB3_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]
HB3_power_modified_counter_values[3] = DFFEAS(HB3_countera3, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3L32 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~57
AB3L32 = MB3_dffe9a[3] & HB3_power_modified_counter_values[3] & (MB3_dffe9a[8] $ !HB3_power_modified_counter_values[8]) # !MB3_dffe9a[3] & !HB3_power_modified_counter_values[3] & (MB3_dffe9a[8] $ !HB3_power_modified_counter_values[8]);


--MB3_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]
MB3_dffe9a[5] = DFFEAS(AB3_rdptr_g[5], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--MB3_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4]
MB3_dffe9a[4] = DFFEAS(AB3_rdptr_g[4], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB3_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]
HB3_power_modified_counter_values[4] = DFFEAS(HB3_countera4, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB3_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]
HB3_power_modified_counter_values[5] = DFFEAS(HB3_countera5, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3L33 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~58
AB3L33 = MB3_dffe9a[5] & HB3_power_modified_counter_values[5] & (MB3_dffe9a[4] $ !HB3_power_modified_counter_values[4]) # !MB3_dffe9a[5] & !HB3_power_modified_counter_values[5] & (MB3_dffe9a[4] $ !HB3_power_modified_counter_values[4]);


--AB3L34 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~59
AB3L34 = AB3L30 & AB3L31 & AB3L32 & AB3L33;


--AB3_valid_wrreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_wrreq
AB3_valid_wrreq = G1_OUT_VALID & G1_RD_MASK[0] & (AB3L1 # !AB3L34);


--C1_oRST_0 is Reset_Delay:u2|oRST_0
C1_oRST_0 = DFFEAS(C1L77, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--CB3_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0]
CB3_power_modified_counter_values[0] = DFFEAS(CB3_countera0, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB3_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]
CB3_power_modified_counter_values[1] = DFFEAS(CB3_countera1, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB3_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]
CB3_power_modified_counter_values[2] = DFFEAS(CB3_countera2, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB3_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]
CB3_power_modified_counter_values[3] = DFFEAS(CB3_countera3, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB3_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]
CB3_power_modified_counter_values[4] = DFFEAS(CB3_countera4, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB3_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]
CB3_power_modified_counter_values[5] = DFFEAS(CB3_countera5, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB3_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]
CB3_power_modified_counter_values[6] = DFFEAS(CB3_countera6, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB3_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]
CB3_power_modified_counter_values[7] = DFFEAS(CB3_countera7, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB3_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]
CB3_power_modified_counter_values[8] = DFFEAS(CB3_countera8, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[10] is Sdram_Control_4Port:u6|mDATAOUT[10]
G1_mDATAOUT[10] = DFFEAS(A1L127, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--AB3_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]
AB3_wrptr_g[0] = DFFEAS(AB3L37, NB1__clk0, C1_oRST_0,  , AB3_valid_wrreq,  ,  ,  ,  );


--AB3_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]
AB3_wrptr_g[1] = DFFEAS(HB3_power_modified_counter_values[1], NB1__clk0, C1_oRST_0,  , AB3_valid_wrreq,  ,  ,  ,  );


--AB3_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]
AB3_wrptr_g[2] = DFFEAS(HB3_power_modified_counter_values[2], NB1__clk0, C1_oRST_0,  , AB3_valid_wrreq,  ,  ,  ,  );


--AB3_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]
AB3_wrptr_g[3] = DFFEAS(HB3_power_modified_counter_values[3], NB1__clk0, C1_oRST_0,  , AB3_valid_wrreq,  ,  ,  ,  );


--AB3_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]
AB3_wrptr_g[4] = DFFEAS(HB3_power_modified_counter_values[4], NB1__clk0, C1_oRST_0,  , AB3_valid_wrreq,  ,  ,  ,  );


--AB3_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]
AB3_wrptr_g[5] = DFFEAS(HB3_power_modified_counter_values[5], NB1__clk0, C1_oRST_0,  , AB3_valid_wrreq,  ,  ,  ,  );


--AB3_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]
AB3_wrptr_g[6] = DFFEAS(HB3_power_modified_counter_values[6], NB1__clk0, C1_oRST_0,  , AB3_valid_wrreq,  ,  ,  ,  );


--AB3_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]
AB3_wrptr_g[7] = DFFEAS(HB3_power_modified_counter_values[7], NB1__clk0, C1_oRST_0,  , AB3_valid_wrreq,  ,  ,  ,  );


--AB3_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]
AB3_wrptr_g[8] = DFFEAS(HB3_power_modified_counter_values[8], NB1__clk0, C1_oRST_0,  , AB3_valid_wrreq,  ,  ,  ,  );


--G1_mDATAOUT[11] is Sdram_Control_4Port:u6|mDATAOUT[11]
G1_mDATAOUT[11] = DFFEAS(A1L129, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[12] is Sdram_Control_4Port:u6|mDATAOUT[12]
G1_mDATAOUT[12] = DFFEAS(A1L131, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[13] is Sdram_Control_4Port:u6|mDATAOUT[13]
G1_mDATAOUT[13] = DFFEAS(A1L133, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[14] is Sdram_Control_4Port:u6|mDATAOUT[14]
G1_mDATAOUT[14] = DFFEAS(A1L135, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[5] is Sdram_Control_4Port:u6|mDATAOUT[5]
G1_mDATAOUT[5] = DFFEAS(A1L117, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[6] is Sdram_Control_4Port:u6|mDATAOUT[6]
G1_mDATAOUT[6] = DFFEAS(A1L119, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[7] is Sdram_Control_4Port:u6|mDATAOUT[7]
G1_mDATAOUT[7] = DFFEAS(A1L121, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[8] is Sdram_Control_4Port:u6|mDATAOUT[8]
G1_mDATAOUT[8] = DFFEAS(A1L123, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[9] is Sdram_Control_4Port:u6|mDATAOUT[9]
G1_mDATAOUT[9] = DFFEAS(A1L125, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[0] is Sdram_Control_4Port:u6|mDATAOUT[0]
G1_mDATAOUT[0] = DFFEAS(A1L107, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[1] is Sdram_Control_4Port:u6|mDATAOUT[1]
G1_mDATAOUT[1] = DFFEAS(A1L109, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[2] is Sdram_Control_4Port:u6|mDATAOUT[2]
G1_mDATAOUT[2] = DFFEAS(A1L111, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[3] is Sdram_Control_4Port:u6|mDATAOUT[3]
G1_mDATAOUT[3] = DFFEAS(A1L113, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[4] is Sdram_Control_4Port:u6|mDATAOUT[4]
G1_mDATAOUT[4] = DFFEAS(A1L115, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--DLY_cont[0] is DLY_cont[0]
DLY_cont[0] = DFFEAS(A1L15, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[1] is DLY_cont[1]
DLY_cont[1] = DFFEAS(A1L18, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[2] is DLY_cont[2]
DLY_cont[2] = DFFEAS(A1L21, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[3] is DLY_cont[3]
DLY_cont[3] = DFFEAS(A1L24, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--A1L413 is LessThan~1104
A1L413 = !DLY_cont[3] # !DLY_cont[2] # !DLY_cont[1] # !DLY_cont[0];


--DLY_cont[4] is DLY_cont[4]
DLY_cont[4] = DFFEAS(A1L27, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[5] is DLY_cont[5]
DLY_cont[5] = DFFEAS(A1L30, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[6] is DLY_cont[6]
DLY_cont[6] = DFFEAS(A1L33, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[7] is DLY_cont[7]
DLY_cont[7] = DFFEAS(A1L36, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--A1L414 is LessThan~1105
A1L414 = !DLY_cont[7] # !DLY_cont[6] # !DLY_cont[5] # !DLY_cont[4];


--DLY_cont[8] is DLY_cont[8]
DLY_cont[8] = DFFEAS(A1L39, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[9] is DLY_cont[9]
DLY_cont[9] = DFFEAS(A1L42, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[10] is DLY_cont[10]
DLY_cont[10] = DFFEAS(A1L45, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[11] is DLY_cont[11]
DLY_cont[11] = DFFEAS(A1L48, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--A1L415 is LessThan~1106
A1L415 = !DLY_cont[11] # !DLY_cont[10] # !DLY_cont[9] # !DLY_cont[8];


--DLY_cont[12] is DLY_cont[12]
DLY_cont[12] = DFFEAS(A1L51, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[13] is DLY_cont[13]
DLY_cont[13] = DFFEAS(A1L54, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[14] is DLY_cont[14]
DLY_cont[14] = DFFEAS(A1L57, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[15] is DLY_cont[15]
DLY_cont[15] = DFFEAS(A1L60, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--A1L416 is LessThan~1107
A1L416 = !DLY_cont[15] # !DLY_cont[14] # !DLY_cont[13] # !DLY_cont[12];


--A1L417 is LessThan~1108
A1L417 = A1L413 # A1L414 # A1L415 # A1L416;


--DLY_cont[16] is DLY_cont[16]
DLY_cont[16] = DFFEAS(A1L63, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[17] is DLY_cont[17]
DLY_cont[17] = DFFEAS(A1L66, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[18] is DLY_cont[18]
DLY_cont[18] = DFFEAS(A1L69, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[19] is DLY_cont[19]
DLY_cont[19] = DFFEAS(A1L72, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--A1L418 is LessThan~1109
A1L418 = !DLY_cont[19] # !DLY_cont[18] # !DLY_cont[17] # !DLY_cont[16];


--DLY_cont[20] is DLY_cont[20]
DLY_cont[20] = DFFEAS(A1L75, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[21] is DLY_cont[21]
DLY_cont[21] = DFFEAS(A1L78, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[22] is DLY_cont[22]
DLY_cont[22] = DFFEAS(A1L81, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--DLY_cont[23] is DLY_cont[23]
DLY_cont[23] = DFFEAS(A1L84, CLOCK_50,  ,  ,  ,  ,  , A1L832,  );


--A1L419 is LessThan~1110
A1L419 = !DLY_cont[23] # !DLY_cont[22] # !DLY_cont[21] # !DLY_cont[20];


--A1L420 is LessThan~1111
A1L420 = A1L417 # A1L418 # A1L419;


--A1L538 is SP~21
A1L538 = Y & SP # !Y & (Z & SP # !Z & (A1L420));


--SP_cont[20] is SP_cont[20]
SP_cont[20] = DFFEAS(A1L533, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[19] is SP_cont[19]
SP_cont[19] = DFFEAS(A1L530, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[18] is SP_cont[18]
SP_cont[18] = DFFEAS(A1L527, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[17] is SP_cont[17]
SP_cont[17] = DFFEAS(A1L524, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[16] is SP_cont[16]
SP_cont[16] = DFFEAS(A1L521, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[15] is SP_cont[15]
SP_cont[15] = DFFEAS(A1L518, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[14] is SP_cont[14]
SP_cont[14] = DFFEAS(A1L515, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[13] is SP_cont[13]
SP_cont[13] = DFFEAS(A1L512, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[12] is SP_cont[12]
SP_cont[12] = DFFEAS(A1L509, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[11] is SP_cont[11]
SP_cont[11] = DFFEAS(A1L506, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[10] is SP_cont[10]
SP_cont[10] = DFFEAS(A1L503, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[9] is SP_cont[9]
SP_cont[9] = DFFEAS(A1L500, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[8] is SP_cont[8]
SP_cont[8] = DFFEAS(A1L497, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[7] is SP_cont[7]
SP_cont[7] = DFFEAS(A1L494, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[6] is SP_cont[6]
SP_cont[6] = DFFEAS(A1L491, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[5] is SP_cont[5]
SP_cont[5] = DFFEAS(A1L488, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[4] is SP_cont[4]
SP_cont[4] = DFFEAS(A1L485, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[3] is SP_cont[3]
SP_cont[3] = DFFEAS(A1L482, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[2] is SP_cont[2]
SP_cont[2] = DFFEAS(A1L479, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[1] is SP_cont[1]
SP_cont[1] = DFFEAS(A1L476, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SP_cont[0] is SP_cont[0]
SP_cont[0] = DFFEAS(A1L473, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--A1L473 is SP_cont[0]~176
A1L473 = SP_cont[0] $ VCC;

--A1L474 is SP_cont[0]~177
A1L474 = CARRY(SP_cont[0]);


--A1L476 is SP_cont[1]~178
A1L476 = SP_cont[1] & !A1L474 # !SP_cont[1] & (A1L474 # GND);

--A1L477 is SP_cont[1]~179
A1L477 = CARRY(!A1L474 # !SP_cont[1]);


--A1L479 is SP_cont[2]~180
A1L479 = SP_cont[2] & (A1L477 $ GND) # !SP_cont[2] & !A1L477 & VCC;

--A1L480 is SP_cont[2]~181
A1L480 = CARRY(SP_cont[2] & !A1L477);


--A1L482 is SP_cont[3]~182
A1L482 = SP_cont[3] & !A1L480 # !SP_cont[3] & (A1L480 # GND);

--A1L483 is SP_cont[3]~183
A1L483 = CARRY(!A1L480 # !SP_cont[3]);


--A1L485 is SP_cont[4]~184
A1L485 = SP_cont[4] & (A1L483 $ GND) # !SP_cont[4] & !A1L483 & VCC;

--A1L486 is SP_cont[4]~185
A1L486 = CARRY(SP_cont[4] & !A1L483);


--A1L488 is SP_cont[5]~186
A1L488 = SP_cont[5] & !A1L486 # !SP_cont[5] & (A1L486 # GND);

--A1L489 is SP_cont[5]~187
A1L489 = CARRY(!A1L486 # !SP_cont[5]);


--A1L491 is SP_cont[6]~188
A1L491 = SP_cont[6] & (A1L489 $ GND) # !SP_cont[6] & !A1L489 & VCC;

--A1L492 is SP_cont[6]~189
A1L492 = CARRY(SP_cont[6] & !A1L489);


--A1L494 is SP_cont[7]~190
A1L494 = SP_cont[7] & !A1L492 # !SP_cont[7] & (A1L492 # GND);

--A1L495 is SP_cont[7]~191
A1L495 = CARRY(!A1L492 # !SP_cont[7]);


--A1L497 is SP_cont[8]~192
A1L497 = SP_cont[8] & (A1L495 $ GND) # !SP_cont[8] & !A1L495 & VCC;

--A1L498 is SP_cont[8]~193
A1L498 = CARRY(SP_cont[8] & !A1L495);


--A1L500 is SP_cont[9]~194
A1L500 = SP_cont[9] & !A1L498 # !SP_cont[9] & (A1L498 # GND);

--A1L501 is SP_cont[9]~195
A1L501 = CARRY(!A1L498 # !SP_cont[9]);


--A1L503 is SP_cont[10]~196
A1L503 = SP_cont[10] & (A1L501 $ GND) # !SP_cont[10] & !A1L501 & VCC;

--A1L504 is SP_cont[10]~197
A1L504 = CARRY(SP_cont[10] & !A1L501);


--A1L506 is SP_cont[11]~198
A1L506 = SP_cont[11] & !A1L504 # !SP_cont[11] & (A1L504 # GND);

--A1L507 is SP_cont[11]~199
A1L507 = CARRY(!A1L504 # !SP_cont[11]);


--A1L509 is SP_cont[12]~200
A1L509 = SP_cont[12] & (A1L507 $ GND) # !SP_cont[12] & !A1L507 & VCC;

--A1L510 is SP_cont[12]~201
A1L510 = CARRY(SP_cont[12] & !A1L507);


--A1L512 is SP_cont[13]~202
A1L512 = SP_cont[13] & !A1L510 # !SP_cont[13] & (A1L510 # GND);

--A1L513 is SP_cont[13]~203
A1L513 = CARRY(!A1L510 # !SP_cont[13]);


--A1L515 is SP_cont[14]~204
A1L515 = SP_cont[14] & (A1L513 $ GND) # !SP_cont[14] & !A1L513 & VCC;

--A1L516 is SP_cont[14]~205
A1L516 = CARRY(SP_cont[14] & !A1L513);


--A1L518 is SP_cont[15]~206
A1L518 = SP_cont[15] & !A1L516 # !SP_cont[15] & (A1L516 # GND);

--A1L519 is SP_cont[15]~207
A1L519 = CARRY(!A1L516 # !SP_cont[15]);


--A1L521 is SP_cont[16]~208
A1L521 = SP_cont[16] & (A1L519 $ GND) # !SP_cont[16] & !A1L519 & VCC;

--A1L522 is SP_cont[16]~209
A1L522 = CARRY(SP_cont[16] & !A1L519);


--A1L524 is SP_cont[17]~210
A1L524 = SP_cont[17] & !A1L522 # !SP_cont[17] & (A1L522 # GND);

--A1L525 is SP_cont[17]~211
A1L525 = CARRY(!A1L522 # !SP_cont[17]);


--A1L527 is SP_cont[18]~212
A1L527 = SP_cont[18] & (A1L525 $ GND) # !SP_cont[18] & !A1L525 & VCC;

--A1L528 is SP_cont[18]~213
A1L528 = CARRY(SP_cont[18] & !A1L525);


--A1L530 is SP_cont[19]~214
A1L530 = SP_cont[19] & !A1L528 # !SP_cont[19] & (A1L528 # GND);

--A1L531 is SP_cont[19]~215
A1L531 = CARRY(!A1L528 # !SP_cont[19]);


--A1L533 is SP_cont[20]~216
A1L533 = SP_cont[20] & (A1L531 $ GND) # !SP_cont[20] & !A1L531 & VCC;

--A1L534 is SP_cont[20]~217
A1L534 = CARRY(SP_cont[20] & !A1L531);


--A1L536 is SP_cont[21]~218
A1L536 = SP_cont[21] $ A1L534;


--K1_LRCK_1X is AUDIO_DAC:u9|LRCK_1X
K1_LRCK_1X = DFFEAS(K1L37, NB2__clk0, C1_oRST_1,  ,  ,  ,  ,  ,  );


--K1L135 is AUDIO_DAC:u9|rom~141
K1L135 = K1L129Q $ VCC;

--K1L136 is AUDIO_DAC:u9|rom~142
K1L136 = CARRY(K1L129Q);


--K1L137 is AUDIO_DAC:u9|rom~143
K1L137 = K1L130Q & !K1L136 # !K1L130Q & (K1L136 # GND);

--K1L138 is AUDIO_DAC:u9|rom~144
K1L138 = CARRY(!K1L136 # !K1L130Q);


--K1L139 is AUDIO_DAC:u9|rom~145
K1L139 = K1L131Q & (K1L138 $ GND) # !K1L131Q & !K1L138 & VCC;

--K1L140 is AUDIO_DAC:u9|rom~146
K1L140 = CARRY(K1L131Q & !K1L138);


--K1L141 is AUDIO_DAC:u9|rom~147
K1L141 = K1L132Q & !K1L140 # !K1L132Q & (K1L140 # GND);

--K1L142 is AUDIO_DAC:u9|rom~148
K1L142 = CARRY(!K1L140 # !K1L132Q);


--K1L143 is AUDIO_DAC:u9|rom~149
K1L143 = K1L133Q & (K1L142 $ GND) # !K1L133Q & !K1L142 & VCC;

--K1L144 is AUDIO_DAC:u9|rom~150
K1L144 = CARRY(K1L133Q & !K1L142);


--K1L38 is AUDIO_DAC:u9|LessThan~297
K1L38 = !K1L131Q # !K1L132Q # !K1L130Q # !K1L129Q;


--K1L39 is AUDIO_DAC:u9|LessThan~298
K1L39 = K1L134Q & (K1L133Q # !K1L38);


--K1_oAUD_BCK is AUDIO_DAC:u9|oAUD_BCK
K1_oAUD_BCK = DFFEAS(K1L124, NB2__clk0, C1_oRST_1,  ,  ,  ,  ,  ,  );


--K1L118 is AUDIO_DAC:u9|SEL_Cont[1]~50
K1L118 = K1_SEL_Cont[1] $ K1_SEL_Cont[0];


--K1L122 is AUDIO_DAC:u9|SEL_Cont[3]~51
K1L122 = K1_SEL_Cont[3] $ (K1_SEL_Cont[1] & K1_SEL_Cont[0] & K1_SEL_Cont[2]);


--K1L120 is AUDIO_DAC:u9|SEL_Cont[2]~52
K1L120 = K1_SEL_Cont[2] $ (K1_SEL_Cont[1] & K1_SEL_Cont[0]);


--K1L145 is AUDIO_DAC:u9|rom~151
K1L145 = K1L134Q $ K1L144;


--C1_Cont[21] is Reset_Delay:u2|Cont[21]
C1_Cont[21] = DFFEAS(C1L66, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[20] is Reset_Delay:u2|Cont[20]
C1_Cont[20] = DFFEAS(C1L63, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[0] is Reset_Delay:u2|Cont[0]
C1_Cont[0] = DFFEAS(C1L3, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[1] is Reset_Delay:u2|Cont[1]
C1_Cont[1] = DFFEAS(C1L6, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1L68 is Reset_Delay:u2|Equal~199
C1L68 = C1_Cont[0] & C1_Cont[1];


--C1_Cont[2] is Reset_Delay:u2|Cont[2]
C1_Cont[2] = DFFEAS(C1L9, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[3] is Reset_Delay:u2|Cont[3]
C1_Cont[3] = DFFEAS(C1L12, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[4] is Reset_Delay:u2|Cont[4]
C1_Cont[4] = DFFEAS(C1L15, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[5] is Reset_Delay:u2|Cont[5]
C1_Cont[5] = DFFEAS(C1L18, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[6] is Reset_Delay:u2|Cont[6]
C1_Cont[6] = DFFEAS(C1L21, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[7] is Reset_Delay:u2|Cont[7]
C1_Cont[7] = DFFEAS(C1L24, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1L69 is Reset_Delay:u2|Equal~200
C1L69 = C1_Cont[4] & C1_Cont[5] & C1_Cont[6] & C1_Cont[7];


--C1L70 is Reset_Delay:u2|Equal~201
C1L70 = C1L68 & C1_Cont[2] & C1_Cont[3] & C1L69;


--C1_Cont[8] is Reset_Delay:u2|Cont[8]
C1_Cont[8] = DFFEAS(C1L27, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[9] is Reset_Delay:u2|Cont[9]
C1_Cont[9] = DFFEAS(C1L30, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[10] is Reset_Delay:u2|Cont[10]
C1_Cont[10] = DFFEAS(C1L33, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[11] is Reset_Delay:u2|Cont[11]
C1_Cont[11] = DFFEAS(C1L36, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1L71 is Reset_Delay:u2|Equal~202
C1L71 = C1_Cont[8] & C1_Cont[9] & C1_Cont[10] & C1_Cont[11];


--C1_Cont[12] is Reset_Delay:u2|Cont[12]
C1_Cont[12] = DFFEAS(C1L39, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[13] is Reset_Delay:u2|Cont[13]
C1_Cont[13] = DFFEAS(C1L42, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[14] is Reset_Delay:u2|Cont[14]
C1_Cont[14] = DFFEAS(C1L45, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[15] is Reset_Delay:u2|Cont[15]
C1_Cont[15] = DFFEAS(C1L48, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1L72 is Reset_Delay:u2|Equal~203
C1L72 = C1_Cont[12] & C1_Cont[13] & C1_Cont[14] & C1_Cont[15];


--C1_Cont[16] is Reset_Delay:u2|Cont[16]
C1_Cont[16] = DFFEAS(C1L51, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[17] is Reset_Delay:u2|Cont[17]
C1_Cont[17] = DFFEAS(C1L54, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[18] is Reset_Delay:u2|Cont[18]
C1_Cont[18] = DFFEAS(C1L57, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[19] is Reset_Delay:u2|Cont[19]
C1_Cont[19] = DFFEAS(C1L60, CLOCK_50, KEY[0],  , C1L75,  ,  ,  ,  );


--C1L73 is Reset_Delay:u2|Equal~204
C1L73 = C1_Cont[16] & C1_Cont[17] & C1_Cont[18] & C1_Cont[19];


--C1L74 is Reset_Delay:u2|Equal~205
C1L74 = C1L70 & C1L71 & C1L72 & C1L73;


--C1L79 is Reset_Delay:u2|oRST_1~54
C1L79 = C1_oRST_1 # C1_Cont[21] & (C1_Cont[20] # C1L74);


--D1L183 is CCD_Capture:u3|mSTART~27
D1L183 = KEY[2] & (D1_mSTART # !KEY[3]);


--D1L105 is CCD_Capture:u3|X_Cont[0]~934
D1L105 = D1_X_Cont[0] $ VCC;

--D1L106 is CCD_Capture:u3|X_Cont[0]~935
D1L106 = CARRY(D1_X_Cont[0]);


--D1L108 is CCD_Capture:u3|X_Cont[1]~936
D1L108 = D1_X_Cont[1] & !D1L106 # !D1_X_Cont[1] & (D1L106 # GND);

--D1L109 is CCD_Capture:u3|X_Cont[1]~937
D1L109 = CARRY(!D1L106 # !D1_X_Cont[1]);


--D1L111 is CCD_Capture:u3|X_Cont[2]~938
D1L111 = D1_X_Cont[2] & (D1L109 $ GND) # !D1_X_Cont[2] & !D1L109 & VCC;

--D1L112 is CCD_Capture:u3|X_Cont[2]~939
D1L112 = CARRY(D1_X_Cont[2] & !D1L109);


--D1L114 is CCD_Capture:u3|X_Cont[3]~940
D1L114 = D1_X_Cont[3] & !D1L112 # !D1_X_Cont[3] & (D1L112 # GND);

--D1L115 is CCD_Capture:u3|X_Cont[3]~941
D1L115 = CARRY(!D1L112 # !D1_X_Cont[3]);


--D1L118 is CCD_Capture:u3|X_Cont[4]~942
D1L118 = D1_X_Cont[4] & (D1L115 $ GND) # !D1_X_Cont[4] & !D1L115 & VCC;

--D1L119 is CCD_Capture:u3|X_Cont[4]~943
D1L119 = CARRY(D1_X_Cont[4] & !D1L115);


--D1L121 is CCD_Capture:u3|X_Cont[5]~944
D1L121 = D1_X_Cont[5] & !D1L119 # !D1_X_Cont[5] & (D1L119 # GND);

--D1L122 is CCD_Capture:u3|X_Cont[5]~945
D1L122 = CARRY(!D1L119 # !D1_X_Cont[5]);


--D1L124 is CCD_Capture:u3|X_Cont[6]~946
D1L124 = D1_X_Cont[6] & (D1L122 $ GND) # !D1_X_Cont[6] & !D1L122 & VCC;

--D1L125 is CCD_Capture:u3|X_Cont[6]~947
D1L125 = CARRY(D1_X_Cont[6] & !D1L122);


--D1L127 is CCD_Capture:u3|X_Cont[7]~948
D1L127 = D1_X_Cont[7] & !D1L125 # !D1_X_Cont[7] & (D1L125 # GND);

--D1L128 is CCD_Capture:u3|X_Cont[7]~949
D1L128 = CARRY(!D1L125 # !D1_X_Cont[7]);


--D1L130 is CCD_Capture:u3|X_Cont[8]~950
D1L130 = D1_X_Cont[8] & (D1L128 $ GND) # !D1_X_Cont[8] & !D1L128 & VCC;

--D1L131 is CCD_Capture:u3|X_Cont[8]~951
D1L131 = CARRY(D1_X_Cont[8] & !D1L128);


--D1L116 is CCD_Capture:u3|X_Cont[3]~952
D1L116 = !D1_mCCD_FVAL # !D1L101;


--D1L133 is CCD_Capture:u3|X_Cont[9]~953
D1L133 = D1_X_Cont[9] & !D1L131 # !D1_X_Cont[9] & (D1L131 # GND);

--D1L134 is CCD_Capture:u3|X_Cont[9]~954
D1L134 = CARRY(!D1L131 # !D1_X_Cont[9]);


--D1L136 is CCD_Capture:u3|X_Cont[10]~955
D1L136 = D1_X_Cont[10] $ !D1L134;


--D1L180 is CCD_Capture:u3|mCCD_FVAL~40
D1L180 = D1_mCCD_FVAL & (rCCD_FVAL # !D1_Pre_FVAL) # !D1_mCCD_FVAL & rCCD_FVAL & D1_mSTART & !D1_Pre_FVAL;


--rCCD_LVAL is rCCD_LVAL
rCCD_LVAL = DFFEAS(A1L265, CCD_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--U1_do_load_mode is Sdram_Control_4Port:u6|command:command1|do_load_mode
U1_do_load_mode = DFFEAS(U1L50, NB1__clk0,  ,  ,  ,  ,  , V1_INIT_REQ,  );


--V1_SADDR[8] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]
V1_SADDR[8] = DFFEAS(G1_mADDR[8], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1_do_writea is Sdram_Control_4Port:u6|command:command1|do_writea
U1_do_writea = DFFEAS(U1L86, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1_do_reada is Sdram_Control_4Port:u6|command:command1|do_reada
U1_do_reada = DFFEAS(U1L81, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L33 is Sdram_Control_4Port:u6|command:command1|SA~489
U1L33 = U1_do_load_mode # V1_SADDR[8] & (U1_do_writea # U1_do_reada);


--G1L20 is Sdram_Control_4Port:u6|Equal~1117
G1L20 = G1_ST[8] & G1_ST[1];


--G1L21 is Sdram_Control_4Port:u6|Equal~1118
G1L21 = G1_ST[2] & G1L15 & G1L16 & G1L20;


--G1L84 is Sdram_Control_4Port:u6|ST[1]~2688
G1L84 = G1_ST[0] & (!G1L21) # !G1_ST[0] & (G1_ST[1] # !G1L18);


--G1L110 is Sdram_Control_4Port:u6|add~2559
G1L110 = G1_ST[0] $ VCC;

--G1L111 is Sdram_Control_4Port:u6|add~2560
G1L111 = CARRY(G1_ST[0]);


--G1L112 is Sdram_Control_4Port:u6|add~2561
G1L112 = G1_ST[1] & !G1L111 # !G1_ST[1] & (G1L111 # GND);

--G1L113 is Sdram_Control_4Port:u6|add~2562
G1L113 = CARRY(!G1L111 # !G1_ST[1]);


--G1L114 is Sdram_Control_4Port:u6|add~2563
G1L114 = G1_ST[2] & (G1L113 $ GND) # !G1_ST[2] & !G1L113 & VCC;

--G1L115 is Sdram_Control_4Port:u6|add~2564
G1L115 = CARRY(G1_ST[2] & !G1L113);


--G1L22 is Sdram_Control_4Port:u6|Equal~1119
G1L22 = G1_ST[0] & G1L18 & !G1_ST[1];


--G1L23 is Sdram_Control_4Port:u6|Equal~1120
G1L23 = G1L18 & !G1_ST[0] & !G1_ST[1];


--G1_Pre_RD is Sdram_Control_4Port:u6|Pre_RD
G1_Pre_RD = DFFEAS(G1_mRD, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_Pre_WR is Sdram_Control_4Port:u6|Pre_WR
G1_Pre_WR = DFFEAS(G1_mWR, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mWR is Sdram_Control_4Port:u6|mWR
G1_mWR = DFFEAS(G1L220, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mRD is Sdram_Control_4Port:u6|mRD
G1_mRD = DFFEAS(G1L47, NB1__clk0,  ,  , G1L212,  ,  ,  ,  );


--G1L79 is Sdram_Control_4Port:u6|ST[0]~2689
G1L79 = G1_Pre_RD & (G1_Pre_WR # !G1_mWR) # !G1_Pre_RD & !G1_mRD & (G1_Pre_WR # !G1_mWR);


--V1_CMD_ACK is Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK
V1_CMD_ACK = DFFEAS(V1L51, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L80 is Sdram_Control_4Port:u6|ST[0]~2690
G1L80 = G1L23 & (G1L79 # G1L22 & !V1_CMD_ACK) # !G1L23 & (G1L22 & !V1_CMD_ACK);


--G1L87 is Sdram_Control_4Port:u6|ST[2]~2691
G1L87 = G1L84 & G1L114 & !G1L22 & !G1L80;


--G1L81 is Sdram_Control_4Port:u6|ST[0]~2692
G1L81 = G1L23 # G1L110 & (!G1L21 # !G1_ST[0]);


--G1L82 is Sdram_Control_4Port:u6|ST[0]~2693
G1L82 = G1L80 & G1_ST[0] # !G1L80 & (G1L81 & !G1L22);


--G1L116 is Sdram_Control_4Port:u6|add~2565
G1L116 = G1_ST[3] & !G1L115 # !G1_ST[3] & (G1L115 # GND);

--G1L117 is Sdram_Control_4Port:u6|add~2566
G1L117 = CARRY(!G1L115 # !G1_ST[3]);


--G1L118 is Sdram_Control_4Port:u6|add~2567
G1L118 = G1_ST[4] & (G1L117 $ GND) # !G1_ST[4] & !G1L117 & VCC;

--G1L119 is Sdram_Control_4Port:u6|add~2568
G1L119 = CARRY(G1_ST[4] & !G1L117);


--G1L120 is Sdram_Control_4Port:u6|add~2569
G1L120 = G1_ST[5] & !G1L119 # !G1_ST[5] & (G1L119 # GND);

--G1L121 is Sdram_Control_4Port:u6|add~2570
G1L121 = CARRY(!G1L119 # !G1_ST[5]);


--G1L122 is Sdram_Control_4Port:u6|add~2571
G1L122 = G1_ST[6] & (G1L121 $ GND) # !G1_ST[6] & !G1L121 & VCC;

--G1L123 is Sdram_Control_4Port:u6|add~2572
G1L123 = CARRY(G1_ST[6] & !G1L121);


--G1L124 is Sdram_Control_4Port:u6|add~2573
G1L124 = G1_ST[7] & !G1L123 # !G1_ST[7] & (G1L123 # GND);

--G1L125 is Sdram_Control_4Port:u6|add~2574
G1L125 = CARRY(!G1L123 # !G1_ST[7]);


--G1L126 is Sdram_Control_4Port:u6|add~2575
G1L126 = G1_ST[8] & (G1L125 $ GND) # !G1_ST[8] & !G1L125 & VCC;

--G1L127 is Sdram_Control_4Port:u6|add~2576
G1L127 = CARRY(G1_ST[8] & !G1L125);


--G1L128 is Sdram_Control_4Port:u6|add~2577
G1L128 = G1_ST[9] $ G1L127;


--G1L101 is Sdram_Control_4Port:u6|ST[9]~2694
G1L101 = G1L128 & G1L84 & !G1L22 & !G1L80;


--G1L97 is Sdram_Control_4Port:u6|ST[7]~2695
G1L97 = G1L84 & G1L124 & !G1L22 & !G1L80;


--G1L95 is Sdram_Control_4Port:u6|ST[6]~2696
G1L95 = G1L84 & G1L122 & !G1L22 & !G1L80;


--G1L93 is Sdram_Control_4Port:u6|ST[5]~2697
G1L93 = G1L84 & G1L120 & !G1L22 & !G1L80;


--G1L91 is Sdram_Control_4Port:u6|ST[4]~2698
G1L91 = G1L84 & G1L118 & !G1L22 & !G1L80;


--G1L89 is Sdram_Control_4Port:u6|ST[3]~2699
G1L89 = G1L84 & G1L116 & !G1L22 & !G1L80;


--G1L99 is Sdram_Control_4Port:u6|ST[8]~2700
G1L99 = G1L84 & G1L126 & !G1L22 & !G1L80;


--G1L85 is Sdram_Control_4Port:u6|ST[1]~2701
G1L85 = !G1L80 & (G1L22 # G1L84 & G1L112);


--V1_SADDR[9] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]
V1_SADDR[9] = DFFEAS(G1_mADDR[9], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L34 is Sdram_Control_4Port:u6|command:command1|SA~490
U1L34 = U1_do_load_mode # V1_SADDR[9] & (U1_do_writea # U1_do_reada);


--V1_SADDR[10] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]
V1_SADDR[10] = DFFEAS(G1_mADDR[10], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L35 is Sdram_Control_4Port:u6|command:command1|SA~491
U1L35 = U1_do_load_mode # V1_SADDR[10] & (U1_do_writea # U1_do_reada);


--V1_SADDR[11] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]
V1_SADDR[11] = DFFEAS(G1_mADDR[11], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L36 is Sdram_Control_4Port:u6|command:command1|SA~492
U1L36 = V1_SADDR[11] & !U1_do_load_mode & (U1_do_writea # U1_do_reada);


--V1_SADDR[12] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]
V1_SADDR[12] = DFFEAS(G1_mADDR[12], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L37 is Sdram_Control_4Port:u6|command:command1|SA~493
U1L37 = U1_do_load_mode # V1_SADDR[12] & (U1_do_writea # U1_do_reada);


--V1_SADDR[13] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]
V1_SADDR[13] = DFFEAS(G1_mADDR[13], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L38 is Sdram_Control_4Port:u6|command:command1|SA~494
U1L38 = U1_do_load_mode # V1_SADDR[13] & (U1_do_writea # U1_do_reada);


--V1_SADDR[14] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]
V1_SADDR[14] = DFFEAS(G1_mADDR[14], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L39 is Sdram_Control_4Port:u6|command:command1|SA~495
U1L39 = V1_SADDR[14] & !U1_do_load_mode & (U1_do_writea # U1_do_reada);


--V1_SADDR[15] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]
V1_SADDR[15] = DFFEAS(G1_mADDR[15], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L40 is Sdram_Control_4Port:u6|command:command1|SA~496
U1L40 = V1_SADDR[15] & !U1_do_load_mode & (U1_do_writea # U1_do_reada);


--V1_SADDR[16] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]
V1_SADDR[16] = DFFEAS(G1_mADDR[16], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L41 is Sdram_Control_4Port:u6|command:command1|SA~497
U1L41 = V1_SADDR[16] & !U1_do_load_mode & (U1_do_writea # U1_do_reada);


--V1_SADDR[17] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]
V1_SADDR[17] = DFFEAS(G1_mADDR[17], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L42 is Sdram_Control_4Port:u6|command:command1|SA~498
U1L42 = V1_SADDR[17] & !U1_do_load_mode & (U1_do_writea # U1_do_reada);


--U1L57 is Sdram_Control_4Port:u6|command:command1|always4~0
U1L57 = U1_do_writea # U1_do_reada;


--V1_SADDR[18] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]
V1_SADDR[18] = DFFEAS(G1_mADDR[18], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1_do_precharge is Sdram_Control_4Port:u6|command:command1|do_precharge
U1_do_precharge = DFFEAS(U1L53, NB1__clk0,  ,  ,  ,  ,  , V1_INIT_REQ,  );


--U1_do_rw is Sdram_Control_4Port:u6|command:command1|do_rw
U1_do_rw = DFFEAS(U1L84, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L43 is Sdram_Control_4Port:u6|command:command1|SA~499
U1L43 = U1L57 & V1_SADDR[18] & !U1_do_precharge & !U1_do_rw;


--V1_SADDR[19] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]
V1_SADDR[19] = DFFEAS(G1_mADDR[19], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L44 is Sdram_Control_4Port:u6|command:command1|SA~500
U1L44 = V1_SADDR[19] & !U1_do_load_mode & (U1_do_writea # U1_do_reada);


--G1L24 is Sdram_Control_4Port:u6|Equal~1121
G1L24 = G1_mRD & !G1_Pre_RD;


--G1L50 is Sdram_Control_4Port:u6|Read~463
G1L50 = G1L18 & G1L24 & !G1_ST[0] & !G1_ST[1];


--G1L107 is Sdram_Control_4Port:u6|Write~320
G1L107 = G1_Write & !G1L50 & (G1_ST[0] # !G1L21);


--G1L108 is Sdram_Control_4Port:u6|Write~321
G1L108 = G1L23 & G1_mWR & !G1_Pre_WR;


--G1L109 is Sdram_Control_4Port:u6|Write~322
G1L109 = G1L107 # G1L108 & !G1_Write & !G1L24;


--G1L25 is Sdram_Control_4Port:u6|Equal~1122
G1L25 = !G1L17 # !G1_ST[2] # !G1_ST[0];


--G1L51 is Sdram_Control_4Port:u6|Read~464
G1L51 = G1_Read & (G1L25 $ (!G1L50 & G1L108)) # !G1_Read & G1L50;


--U1_do_refresh is Sdram_Control_4Port:u6|command:command1|do_refresh
U1_do_refresh = DFFEAS(U1L55, NB1__clk0,  ,  ,  ,  ,  , V1_INIT_REQ,  );


--U1L109 is Sdram_Control_4Port:u6|command:command1|rw_flag~24
U1L109 = !U1_do_load_mode & !U1_do_precharge;


--U1_rw_flag is Sdram_Control_4Port:u6|command:command1|rw_flag
U1_rw_flag = DFFEAS(U1L110, NB1__clk0,  ,  ,  ,  ,  , V1_INIT_REQ,  );


--U1L46 is Sdram_Control_4Port:u6|command:command1|WE_N~73
U1L46 = U1_do_rw & !U1_do_writea & !U1_do_reada;


--U1L47 is Sdram_Control_4Port:u6|command:command1|WE_N~74
U1L47 = U1_do_refresh # U1L109 & (U1_rw_flag # !U1L46);


--U1L7 is Sdram_Control_4Port:u6|command:command1|CAS_N~114
U1L7 = !U1_do_refresh & (U1_do_precharge # !U1_do_load_mode & !U1L46);


--U1_oe4 is Sdram_Control_4Port:u6|command:command1|oe4
U1_oe4 = DFFEAS(U1L93, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L15 is Sdram_Control_4Port:u6|command:command1|RAS_N~164
U1L15 = U1_do_precharge & (U1_rw_flag # U1_oe4);


--U1L16 is Sdram_Control_4Port:u6|command:command1|RAS_N~165
U1L16 = !U1_do_refresh & (U1L15 # U1L109 & !U1L57);


--V1_SADDR[22] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]
V1_SADDR[22] = DFFEAS(G1_mADDR[22], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1_do_initial is Sdram_Control_4Port:u6|command:command1|do_initial
U1_do_initial = DFFEAS(V1_INIT_REQ, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L12 is Sdram_Control_4Port:u6|command:command1|CS_N~22
U1L12 = U1L109 & V1_SADDR[22] & !U1_do_refresh & !U1_do_initial;


--V1_SADDR[20] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]
V1_SADDR[20] = DFFEAS(G1_mADDR[20], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L4 is Sdram_Control_4Port:u6|command:command1|BA~32
U1L4 = V1_SADDR[20] & !U1_do_load_mode & !U1_do_precharge;


--V1_SADDR[21] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]
V1_SADDR[21] = DFFEAS(G1_mADDR[21], NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L5 is Sdram_Control_4Port:u6|command:command1|BA~33
U1L5 = V1_SADDR[21] & !U1_do_load_mode & !U1_do_precharge;


--PB2_END is I2C_AV_Config:u8|I2C_Controller:u0|END
PB2_END = DFFEAS(PB2L14, J1_mI2C_CTRL_CLK, KEY[0],  ,  ,  ,  ,  ,  );


--J1_mSetup_ST.0010 is I2C_AV_Config:u8|mSetup_ST.0010
J1_mSetup_ST.0010 = DFFEAS(J1L91, J1_mI2C_CTRL_CLK, KEY[0],  , J1L19,  ,  ,  ,  );


--J1_mSetup_ST.0001 is I2C_AV_Config:u8|mSetup_ST.0001
J1_mSetup_ST.0001 = DFFEAS(J1L21, J1_mI2C_CTRL_CLK, KEY[0],  , J1L19,  ,  ,  ,  );


--J1L20 is I2C_AV_Config:u8|Select~135
J1L20 = J1_mI2C_GO & (PB2_END # !J1_mSetup_ST.0001) # !J1_mI2C_GO & (!J1_mSetup_ST.0010 & !J1_mSetup_ST.0001);


--J1_LUT_INDEX[1] is I2C_AV_Config:u8|LUT_INDEX[1]
J1_LUT_INDEX[1] = DFFEAS(J1L8, J1_mI2C_CTRL_CLK, KEY[0],  ,  ,  ,  ,  ,  );


--J1_LUT_INDEX[0] is I2C_AV_Config:u8|LUT_INDEX[0]
J1_LUT_INDEX[0] = DFFEAS(J1L6, J1_mI2C_CTRL_CLK, KEY[0],  ,  ,  ,  ,  ,  );


--J1_LUT_INDEX[2] is I2C_AV_Config:u8|LUT_INDEX[2]
J1_LUT_INDEX[2] = DFFEAS(J1L11, J1_mI2C_CTRL_CLK, KEY[0],  ,  ,  ,  ,  ,  );


--J1_LUT_INDEX[3] is I2C_AV_Config:u8|LUT_INDEX[3]
J1_LUT_INDEX[3] = DFFEAS(J1L13, J1_mI2C_CTRL_CLK, KEY[0],  ,  ,  ,  ,  ,  );


--J1L19 is I2C_AV_Config:u8|LessThan~284
J1L19 = !J1_LUT_INDEX[2] & (!J1_LUT_INDEX[0] # !J1_LUT_INDEX[1]) # !J1_LUT_INDEX[3];


--J1_mI2C_CLK_DIV[1] is I2C_AV_Config:u8|mI2C_CLK_DIV[1]
J1_mI2C_CLK_DIV[1] = DFFEAS(J1L28, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1_mI2C_CLK_DIV[0] is I2C_AV_Config:u8|mI2C_CLK_DIV[0]
J1_mI2C_CLK_DIV[0] = DFFEAS(J1L25, CLOCK_50, KEY[0],  ,  ,  ,  , J1L18,  );


--J1L25 is I2C_AV_Config:u8|mI2C_CLK_DIV[0]~239
J1L25 = J1_mI2C_CLK_DIV[0] $ VCC;

--J1L26 is I2C_AV_Config:u8|mI2C_CLK_DIV[0]~240
J1L26 = CARRY(J1_mI2C_CLK_DIV[0]);


--J1L28 is I2C_AV_Config:u8|mI2C_CLK_DIV[1]~241
J1L28 = J1_mI2C_CLK_DIV[1] & !J1L26 # !J1_mI2C_CLK_DIV[1] & (J1L26 # GND);

--J1L29 is I2C_AV_Config:u8|mI2C_CLK_DIV[1]~242
J1L29 = CARRY(!J1L26 # !J1_mI2C_CLK_DIV[1]);


--J1L31 is I2C_AV_Config:u8|mI2C_CLK_DIV[2]~243
J1L31 = J1_mI2C_CLK_DIV[2] & (J1L29 $ GND) # !J1_mI2C_CLK_DIV[2] & !J1L29 & VCC;

--J1L32 is I2C_AV_Config:u8|mI2C_CLK_DIV[2]~244
J1L32 = CARRY(J1_mI2C_CLK_DIV[2] & !J1L29);


--J1L34 is I2C_AV_Config:u8|mI2C_CLK_DIV[3]~245
J1L34 = J1_mI2C_CLK_DIV[3] & !J1L32 # !J1_mI2C_CLK_DIV[3] & (J1L32 # GND);

--J1L35 is I2C_AV_Config:u8|mI2C_CLK_DIV[3]~246
J1L35 = CARRY(!J1L32 # !J1_mI2C_CLK_DIV[3]);


--J1L37 is I2C_AV_Config:u8|mI2C_CLK_DIV[4]~247
J1L37 = J1_mI2C_CLK_DIV[4] & (J1L35 $ GND) # !J1_mI2C_CLK_DIV[4] & !J1L35 & VCC;

--J1L38 is I2C_AV_Config:u8|mI2C_CLK_DIV[4]~248
J1L38 = CARRY(J1_mI2C_CLK_DIV[4] & !J1L35);


--J1L40 is I2C_AV_Config:u8|mI2C_CLK_DIV[5]~249
J1L40 = J1_mI2C_CLK_DIV[5] & !J1L38 # !J1_mI2C_CLK_DIV[5] & (J1L38 # GND);

--J1L41 is I2C_AV_Config:u8|mI2C_CLK_DIV[5]~250
J1L41 = CARRY(!J1L38 # !J1_mI2C_CLK_DIV[5]);


--J1L43 is I2C_AV_Config:u8|mI2C_CLK_DIV[6]~251
J1L43 = J1_mI2C_CLK_DIV[6] & (J1L41 $ GND) # !J1_mI2C_CLK_DIV[6] & !J1L41 & VCC;

--J1L44 is I2C_AV_Config:u8|mI2C_CLK_DIV[6]~252
J1L44 = CARRY(J1_mI2C_CLK_DIV[6] & !J1L41);


--J1L46 is I2C_AV_Config:u8|mI2C_CLK_DIV[7]~253
J1L46 = J1_mI2C_CLK_DIV[7] & !J1L44 # !J1_mI2C_CLK_DIV[7] & (J1L44 # GND);

--J1L47 is I2C_AV_Config:u8|mI2C_CLK_DIV[7]~254
J1L47 = CARRY(!J1L44 # !J1_mI2C_CLK_DIV[7]);


--J1L49 is I2C_AV_Config:u8|mI2C_CLK_DIV[8]~255
J1L49 = J1_mI2C_CLK_DIV[8] & (J1L47 $ GND) # !J1_mI2C_CLK_DIV[8] & !J1L47 & VCC;

--J1L50 is I2C_AV_Config:u8|mI2C_CLK_DIV[8]~256
J1L50 = CARRY(J1_mI2C_CLK_DIV[8] & !J1L47);


--J1L52 is I2C_AV_Config:u8|mI2C_CLK_DIV[9]~257
J1L52 = J1_mI2C_CLK_DIV[9] & !J1L50 # !J1_mI2C_CLK_DIV[9] & (J1L50 # GND);

--J1L53 is I2C_AV_Config:u8|mI2C_CLK_DIV[9]~258
J1L53 = CARRY(!J1L50 # !J1_mI2C_CLK_DIV[9]);


--J1L55 is I2C_AV_Config:u8|mI2C_CLK_DIV[10]~259
J1L55 = J1_mI2C_CLK_DIV[10] & (J1L53 $ GND) # !J1_mI2C_CLK_DIV[10] & !J1L53 & VCC;

--J1L56 is I2C_AV_Config:u8|mI2C_CLK_DIV[10]~260
J1L56 = CARRY(J1_mI2C_CLK_DIV[10] & !J1L53);


--J1L58 is I2C_AV_Config:u8|mI2C_CLK_DIV[11]~261
J1L58 = J1_mI2C_CLK_DIV[11] & !J1L56 # !J1_mI2C_CLK_DIV[11] & (J1L56 # GND);

--J1L59 is I2C_AV_Config:u8|mI2C_CLK_DIV[11]~262
J1L59 = CARRY(!J1L56 # !J1_mI2C_CLK_DIV[11]);


--J1L61 is I2C_AV_Config:u8|mI2C_CLK_DIV[12]~263
J1L61 = J1_mI2C_CLK_DIV[12] & (J1L59 $ GND) # !J1_mI2C_CLK_DIV[12] & !J1L59 & VCC;

--J1L62 is I2C_AV_Config:u8|mI2C_CLK_DIV[12]~264
J1L62 = CARRY(J1_mI2C_CLK_DIV[12] & !J1L59);


--J1L64 is I2C_AV_Config:u8|mI2C_CLK_DIV[13]~265
J1L64 = J1_mI2C_CLK_DIV[13] & !J1L62 # !J1_mI2C_CLK_DIV[13] & (J1L62 # GND);

--J1L65 is I2C_AV_Config:u8|mI2C_CLK_DIV[13]~266
J1L65 = CARRY(!J1L62 # !J1_mI2C_CLK_DIV[13]);


--J1L67 is I2C_AV_Config:u8|mI2C_CLK_DIV[14]~267
J1L67 = J1_mI2C_CLK_DIV[14] & (J1L65 $ GND) # !J1_mI2C_CLK_DIV[14] & !J1L65 & VCC;

--J1L68 is I2C_AV_Config:u8|mI2C_CLK_DIV[14]~268
J1L68 = CARRY(J1_mI2C_CLK_DIV[14] & !J1L65);


--J1L70 is I2C_AV_Config:u8|mI2C_CLK_DIV[15]~269
J1L70 = J1_mI2C_CLK_DIV[15] $ J1L68;


--C1L81 is Reset_Delay:u2|oRST_2~15
C1L81 = C1_oRST_2 # C1_Cont[21] & C1_Cont[20] & C1L74;


--Read_d[5] is Read_d[5]
Read_d[5] = DFFEAS(Read_d[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--X is X
X = DFFEAS(A1L656, CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--SB2_safe_q[0] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[0]
SB2_safe_q[0] = DFFEAS(SB2_counter_comb_bita0, CCD_MCLK,  ,  , Read_d[5], ~GND,  ,  , SB2_cout_actual);


--SB2_safe_q[1] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[1]
SB2_safe_q[1] = DFFEAS(SB2_counter_comb_bita1, CCD_MCLK,  ,  , Read_d[5], ~GND,  ,  , SB2_cout_actual);


--SB2_safe_q[2] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[2]
SB2_safe_q[2] = DFFEAS(SB2_counter_comb_bita2, CCD_MCLK,  ,  , Read_d[5], ~GND,  ,  , SB2_cout_actual);


--SB2_safe_q[3] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[3]
SB2_safe_q[3] = DFFEAS(SB2_counter_comb_bita3, CCD_MCLK,  ,  , Read_d[5], ~GND,  ,  , SB2_cout_actual);


--SB2_safe_q[4] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[4]
SB2_safe_q[4] = DFFEAS(SB2_counter_comb_bita4, CCD_MCLK,  ,  , Read_d[5], ~GND,  ,  , SB2_cout_actual);


--SB2_safe_q[5] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[5]
SB2_safe_q[5] = DFFEAS(SB2_counter_comb_bita5, CCD_MCLK,  ,  , Read_d[5], ~GND,  ,  , SB2_cout_actual);


--SB2_safe_q[6] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[6]
SB2_safe_q[6] = DFFEAS(SB2_counter_comb_bita6, CCD_MCLK,  ,  , Read_d[5], ~GND,  ,  , SB2_cout_actual);


--SB2_safe_q[7] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[7]
SB2_safe_q[7] = DFFEAS(SB2_counter_comb_bita7, CCD_MCLK,  ,  , Read_d[5], ~GND,  ,  , SB2_cout_actual);


--SB2_safe_q[8] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[8]
SB2_safe_q[8] = DFFEAS(SB2_counter_comb_bita8, CCD_MCLK,  ,  , Read_d[5], ~GND,  ,  , SB2_cout_actual);


--SB2_safe_q[9] is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[9]
SB2_safe_q[9] = DFFEAS(SB2_counter_comb_bita9, CCD_MCLK,  ,  , Read_d[5], ~GND,  ,  , SB2_cout_actual);


--Read_d[0] is Read_d[0]
Read_d[0] = DFFEAS(B1_oRequest, CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--F1 is F1
F1 = DFFEAS(A1L422, CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--F2 is F2
F2 = DFFEAS(A1L424, CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L831 is comb~26
A1L831 = F1 $ F2;


--SB3_safe_q[0] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[0]
SB3_safe_q[0] = DFFEAS(SB3_counter_comb_bita0, CCD_MCLK,  ,  , Read_d[0], ~GND,  ,  , SB3_cout_actual);


--SB3_safe_q[1] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[1]
SB3_safe_q[1] = DFFEAS(SB3_counter_comb_bita1, CCD_MCLK,  ,  , Read_d[0], ~GND,  ,  , SB3_cout_actual);


--SB3_safe_q[2] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[2]
SB3_safe_q[2] = DFFEAS(SB3_counter_comb_bita2, CCD_MCLK,  ,  , Read_d[0], ~GND,  ,  , SB3_cout_actual);


--SB3_safe_q[3] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[3]
SB3_safe_q[3] = DFFEAS(SB3_counter_comb_bita3, CCD_MCLK,  ,  , Read_d[0], ~GND,  ,  , SB3_cout_actual);


--SB3_safe_q[4] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[4]
SB3_safe_q[4] = DFFEAS(SB3_counter_comb_bita4, CCD_MCLK,  ,  , Read_d[0], ~GND,  ,  , SB3_cout_actual);


--SB3_safe_q[5] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[5]
SB3_safe_q[5] = DFFEAS(SB3_counter_comb_bita5, CCD_MCLK,  ,  , Read_d[0], ~GND,  ,  , SB3_cout_actual);


--SB3_safe_q[6] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[6]
SB3_safe_q[6] = DFFEAS(SB3_counter_comb_bita6, CCD_MCLK,  ,  , Read_d[0], ~GND,  ,  , SB3_cout_actual);


--SB3_safe_q[7] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[7]
SB3_safe_q[7] = DFFEAS(SB3_counter_comb_bita7, CCD_MCLK,  ,  , Read_d[0], ~GND,  ,  , SB3_cout_actual);


--SB3_safe_q[8] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[8]
SB3_safe_q[8] = DFFEAS(SB3_counter_comb_bita8, CCD_MCLK,  ,  , Read_d[0], ~GND,  ,  , SB3_cout_actual);


--SB3_safe_q[9] is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[9]
SB3_safe_q[9] = DFFEAS(SB3_counter_comb_bita9, CCD_MCLK,  ,  , Read_d[0], ~GND,  ,  , SB3_cout_actual);


--AB3_delayed_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]
AB3_delayed_wrptr_g[7] = DFFEAS(AB3_wrptr_g[7], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3_delayed_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]
AB3_delayed_wrptr_g[2] = DFFEAS(AB3_wrptr_g[2], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3_delayed_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]
AB3_delayed_wrptr_g[0] = DFFEAS(AB3_wrptr_g[0], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3_delayed_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1]
AB3_delayed_wrptr_g[1] = DFFEAS(AB3_wrptr_g[1], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3_delayed_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]
AB3_delayed_wrptr_g[6] = DFFEAS(AB3_wrptr_g[6], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3_delayed_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]
AB3_delayed_wrptr_g[8] = DFFEAS(AB3_wrptr_g[8], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3_delayed_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]
AB3_delayed_wrptr_g[3] = DFFEAS(AB3_wrptr_g[3], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3_delayed_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]
AB3_delayed_wrptr_g[4] = DFFEAS(AB3_wrptr_g[4], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB3_delayed_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]
AB3_delayed_wrptr_g[5] = DFFEAS(AB3_wrptr_g[5], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4_rdaclr is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr
AB4_rdaclr = DFFEAS(VCC, !CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--G1L37 is Sdram_Control_4Port:u6|OUT_VALID~138
G1L37 = G1_Read & (G1L29 # G1_OUT_VALID & G1L25) # !G1_Read & G1_OUT_VALID;


--FB11_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[8]
FB11_dffe5a[8] = DFFEAS(MB3_dffe9a[8], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB12_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[7]
FB12_dffe5a[7] = DFFEAS(DB11_xor7, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB11_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]
FB11_dffe5a[7] = DFFEAS(DB12_xor7, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB12_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6]
FB12_dffe5a[6] = DFFEAS(DB11_xor6, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB11_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]
FB11_dffe5a[6] = DFFEAS(DB12_xor6, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB12_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5]
FB12_dffe5a[5] = DFFEAS(DB11_xor5, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB11_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]
FB11_dffe5a[5] = DFFEAS(DB12_xor5, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB12_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4]
FB12_dffe5a[4] = DFFEAS(DB11_xor4, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB11_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]
FB11_dffe5a[4] = DFFEAS(DB12_xor4, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB12_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]
FB12_dffe5a[3] = DFFEAS(DB11_xor3, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB11_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]
FB11_dffe5a[3] = DFFEAS(DB12_xor3, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB12_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]
FB12_dffe5a[2] = DFFEAS(DB11_xor2, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB11_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]
FB11_dffe5a[2] = DFFEAS(DB12_xor2, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB12_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]
FB12_dffe5a[1] = DFFEAS(DB11_xor1, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB11_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]
FB11_dffe5a[1] = DFFEAS(DB12_xor1, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB12_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]
FB12_dffe5a[0] = DFFEAS(DB11_xor0, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB11_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]
FB11_dffe5a[0] = DFFEAS(DB12_xor0, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB6L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~260
EB6L2 = CARRY(FB12_dffe5a[0] # !FB11_dffe5a[0]);


--EB6L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~262
EB6L4 = CARRY(FB12_dffe5a[1] & FB11_dffe5a[1] & !EB6L2 # !FB12_dffe5a[1] & (FB11_dffe5a[1] # !EB6L2));


--EB6L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~264
EB6L6 = CARRY(FB12_dffe5a[2] & (!EB6L4 # !FB11_dffe5a[2]) # !FB12_dffe5a[2] & !FB11_dffe5a[2] & !EB6L4);


--EB6L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~266
EB6L8 = CARRY(FB12_dffe5a[3] & FB11_dffe5a[3] & !EB6L6 # !FB12_dffe5a[3] & (FB11_dffe5a[3] # !EB6L6));


--EB6L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~268
EB6L10 = CARRY(FB12_dffe5a[4] & (!EB6L8 # !FB11_dffe5a[4]) # !FB12_dffe5a[4] & !FB11_dffe5a[4] & !EB6L8);


--EB6L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~270
EB6L12 = CARRY(FB12_dffe5a[5] & FB11_dffe5a[5] & !EB6L10 # !FB12_dffe5a[5] & (FB11_dffe5a[5] # !EB6L10));


--EB6L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~272
EB6L14 = CARRY(FB12_dffe5a[6] & (!EB6L12 # !FB11_dffe5a[6]) # !FB12_dffe5a[6] & !FB11_dffe5a[6] & !EB6L12);


--EB6L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~274
EB6L16 = CARRY(FB12_dffe5a[7] & FB11_dffe5a[7] & !EB6L14 # !FB12_dffe5a[7] & (FB11_dffe5a[7] # !EB6L14));


--EB6L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~275
EB6L17 = FB11_dffe5a[8] $ AB3_delayed_wrptr_g[8] $ EB6L16;


--G1_mRD_DONE is Sdram_Control_4Port:u6|mRD_DONE
G1_mRD_DONE = DFFEAS(G1L210, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--FB2_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[8]
FB2_dffe5a[8] = DFFEAS(LB1_dffe7a[8], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB1_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[8]
FB1_dffe5a[8] = DFFEAS(AB1_rdptr_g[8], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB2_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7]
FB2_dffe5a[7] = DFFEAS(DB2_xor7, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB1_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7]
FB1_dffe5a[7] = DFFEAS(DB1_xor7, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB2_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6]
FB2_dffe5a[6] = DFFEAS(DB2_xor6, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB1_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6]
FB1_dffe5a[6] = DFFEAS(DB1_xor6, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB2_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[5]
FB2_dffe5a[5] = DFFEAS(DB2_xor5, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB1_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5]
FB1_dffe5a[5] = DFFEAS(DB1_xor5, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB2_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4]
FB2_dffe5a[4] = DFFEAS(DB2_xor4, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB1_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[4]
FB1_dffe5a[4] = DFFEAS(DB1_xor4, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB2_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3]
FB2_dffe5a[3] = DFFEAS(DB2_xor3, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB1_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3]
FB1_dffe5a[3] = DFFEAS(DB1_xor3, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB2_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2]
FB2_dffe5a[2] = DFFEAS(DB2_xor2, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB1_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2]
FB1_dffe5a[2] = DFFEAS(DB1_xor2, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB2_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1]
FB2_dffe5a[1] = DFFEAS(DB2_xor1, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB1_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1]
FB1_dffe5a[1] = DFFEAS(DB1_xor1, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB2_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0]
FB2_dffe5a[0] = DFFEAS(DB2_xor0, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB1_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0]
FB1_dffe5a[0] = DFFEAS(DB1_xor0, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB1L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~260
EB1L2 = CARRY(FB2_dffe5a[0] # !FB1_dffe5a[0]);


--EB1L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~262
EB1L4 = CARRY(FB2_dffe5a[1] & FB1_dffe5a[1] & !EB1L2 # !FB2_dffe5a[1] & (FB1_dffe5a[1] # !EB1L2));


--EB1L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~264
EB1L6 = CARRY(FB2_dffe5a[2] & (!EB1L4 # !FB1_dffe5a[2]) # !FB2_dffe5a[2] & !FB1_dffe5a[2] & !EB1L4);


--EB1L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~266
EB1L8 = CARRY(FB2_dffe5a[3] & FB1_dffe5a[3] & !EB1L6 # !FB2_dffe5a[3] & (FB1_dffe5a[3] # !EB1L6));


--EB1L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~268
EB1L10 = CARRY(FB2_dffe5a[4] & (!EB1L8 # !FB1_dffe5a[4]) # !FB2_dffe5a[4] & !FB1_dffe5a[4] & !EB1L8);


--EB1L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~270
EB1L12 = CARRY(FB2_dffe5a[5] & FB1_dffe5a[5] & !EB1L10 # !FB2_dffe5a[5] & (FB1_dffe5a[5] # !EB1L10));


--EB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~272
EB1L14 = CARRY(FB2_dffe5a[6] & (!EB1L12 # !FB1_dffe5a[6]) # !FB2_dffe5a[6] & !FB1_dffe5a[6] & !EB1L12);


--EB1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~274
EB1L16 = CARRY(FB2_dffe5a[7] & FB1_dffe5a[7] & !EB1L14 # !FB2_dffe5a[7] & (FB1_dffe5a[7] # !EB1L14));


--EB1L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~275
EB1L17 = FB2_dffe5a[8] $ FB1_dffe5a[8] $ !EB1L16;


--G1L46 is Sdram_Control_4Port:u6|RD_MASK~78
G1L46 = !EB6L17 & !G1_mRD_DONE & EB1L17;


--FB15_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[8]
FB15_dffe5a[8] = DFFEAS(MB4_dffe9a[8], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4_delayed_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]
AB4_delayed_wrptr_g[8] = DFFEAS(AB4_wrptr_g[8], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB16_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[7]
FB16_dffe5a[7] = DFFEAS(DB15_xor7, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB15_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]
FB15_dffe5a[7] = DFFEAS(DB16_xor7, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB16_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6]
FB16_dffe5a[6] = DFFEAS(DB15_xor6, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB15_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]
FB15_dffe5a[6] = DFFEAS(DB16_xor6, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB16_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5]
FB16_dffe5a[5] = DFFEAS(DB15_xor5, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB15_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]
FB15_dffe5a[5] = DFFEAS(DB16_xor5, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB16_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4]
FB16_dffe5a[4] = DFFEAS(DB15_xor4, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB15_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]
FB15_dffe5a[4] = DFFEAS(DB16_xor4, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB16_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]
FB16_dffe5a[3] = DFFEAS(DB15_xor3, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB15_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]
FB15_dffe5a[3] = DFFEAS(DB16_xor3, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB16_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]
FB16_dffe5a[2] = DFFEAS(DB15_xor2, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB15_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]
FB15_dffe5a[2] = DFFEAS(DB16_xor2, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB16_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]
FB16_dffe5a[1] = DFFEAS(DB15_xor1, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB15_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]
FB15_dffe5a[1] = DFFEAS(DB16_xor1, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB16_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]
FB16_dffe5a[0] = DFFEAS(DB15_xor0, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--FB15_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]
FB15_dffe5a[0] = DFFEAS(DB16_xor0, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--EB8L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~333
EB8L2 = CARRY(FB16_dffe5a[0] # !FB15_dffe5a[0]);


--EB8L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~335
EB8L4 = CARRY(FB16_dffe5a[1] & FB15_dffe5a[1] & !EB8L2 # !FB16_dffe5a[1] & (FB15_dffe5a[1] # !EB8L2));


--EB8L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~337
EB8L6 = CARRY(FB16_dffe5a[2] & (!EB8L4 # !FB15_dffe5a[2]) # !FB16_dffe5a[2] & !FB15_dffe5a[2] & !EB8L4);


--EB8L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~339
EB8L8 = CARRY(FB16_dffe5a[3] & FB15_dffe5a[3] & !EB8L6 # !FB16_dffe5a[3] & (FB15_dffe5a[3] # !EB8L6));


--EB8L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~341
EB8L10 = CARRY(FB16_dffe5a[4] & (!EB8L8 # !FB15_dffe5a[4]) # !FB16_dffe5a[4] & !FB15_dffe5a[4] & !EB8L8);


--EB8L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~343
EB8L12 = CARRY(FB16_dffe5a[5] & FB15_dffe5a[5] & !EB8L10 # !FB16_dffe5a[5] & (FB15_dffe5a[5] # !EB8L10));


--EB8L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~345
EB8L14 = CARRY(FB16_dffe5a[6] & (!EB8L12 # !FB15_dffe5a[6]) # !FB16_dffe5a[6] & !FB15_dffe5a[6] & !EB8L12);


--EB8L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~347
EB8L16 = CARRY(FB16_dffe5a[7] & FB15_dffe5a[7] & !EB8L14 # !FB16_dffe5a[7] & (FB15_dffe5a[7] # !EB8L14));


--EB8L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~348
EB8L17 = FB15_dffe5a[8] $ AB4_delayed_wrptr_g[8] $ EB8L16;


--G1L211 is Sdram_Control_4Port:u6|mRD~665
G1L211 = G1_mWR # EB6L17 & EB1L17 & EB8L17;


--G1_RD_MASK[1] is Sdram_Control_4Port:u6|RD_MASK[1]
G1_RD_MASK[1] = DFFEAS(G1L48, NB1__clk0,  ,  , G1L212,  ,  ,  ,  );


--G1L218 is Sdram_Control_4Port:u6|mWR~102
G1L218 = C1_oRST_0 & !G1_RD_MASK[0] & !G1_mRD & !G1_RD_MASK[1];


--G1L219 is Sdram_Control_4Port:u6|mWR~103
G1L219 = G1L18 & G1L218 & !G1_ST[0] & !G1_ST[1];


--G1L212 is Sdram_Control_4Port:u6|mRD~666
G1L212 = G1_mRD_DONE # !G1L211 & G1L219;


--HB3_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff
HB3_parity_ff = DFFEAS(HB3_parity, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB3_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity
HB3_parity = AB3_valid_wrreq & !HB3_parity_ff # !AB3_valid_wrreq & HB3_parity_ff & VCC;

--HB3L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity~COUT
HB3L31 = CARRY(AB3_valid_wrreq & !HB3_parity_ff);


--HB3_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0
HB3_countera0 = AB3_valid_wrreq & (HB3L31 $ (GND # !HB3_counter_ffa[0])) # !AB3_valid_wrreq & (HB3_counter_ffa[0] # GND);

--HB3L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0~COUT
HB3L12 = CARRY(!HB3L31 # !AB3_valid_wrreq);


--HB3_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1
HB3_countera1 = HB3L12 & (HB3_power_modified_counter_values[1] & VCC) # !HB3L12 & (HB3_counter_ffa[0] $ (!HB3_power_modified_counter_values[1] & VCC));

--HB3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1~COUT
HB3L14 = CARRY(HB3_counter_ffa[0] & !HB3L12);


--HB3_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2
HB3_countera2 = HB3L14 & (HB3_power_modified_counter_values[1] $ (HB3_power_modified_counter_values[2] & VCC)) # !HB3L14 & (HB3_power_modified_counter_values[2] # GND);

--HB3L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2~COUT
HB3L16 = CARRY(HB3_power_modified_counter_values[1] # !HB3L14);


--HB3_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3
HB3_countera3 = HB3L16 & (HB3_power_modified_counter_values[3] & VCC) # !HB3L16 & (HB3_power_modified_counter_values[2] $ (HB3_power_modified_counter_values[3] # GND));

--HB3L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3~COUT
HB3L18 = CARRY(!HB3_power_modified_counter_values[2] & !HB3L16);


--HB3_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4
HB3_countera4 = HB3L18 & (HB3_power_modified_counter_values[3] $ (HB3_power_modified_counter_values[4] & VCC)) # !HB3L18 & (HB3_power_modified_counter_values[4] # GND);

--HB3L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4~COUT
HB3L20 = CARRY(HB3_power_modified_counter_values[3] # !HB3L18);


--HB3_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5
HB3_countera5 = HB3L20 & (HB3_power_modified_counter_values[5] & VCC) # !HB3L20 & (HB3_power_modified_counter_values[4] $ (HB3_power_modified_counter_values[5] # GND));

--HB3L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5~COUT
HB3L22 = CARRY(!HB3_power_modified_counter_values[4] & !HB3L20);


--HB3_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6
HB3_countera6 = HB3L22 & (HB3_power_modified_counter_values[5] $ (HB3_power_modified_counter_values[6] & VCC)) # !HB3L22 & (HB3_power_modified_counter_values[6] # GND);

--HB3L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6~COUT
HB3L24 = CARRY(HB3_power_modified_counter_values[5] # !HB3L22);


--HB3_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7
HB3_countera7 = HB3L24 & (HB3_power_modified_counter_values[7] & VCC) # !HB3L24 & (HB3_power_modified_counter_values[6] $ (HB3_power_modified_counter_values[7] # GND));

--HB3L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7~COUT
HB3L26 = CARRY(!HB3_power_modified_counter_values[6] & !HB3L24);


--HB3_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera8
HB3_countera8 = HB3_power_modified_counter_values[8] $ HB3L26;


--C1L77 is Reset_Delay:u2|oRST_0~31
C1L77 = C1_oRST_0 # C1_Cont[21] # C1_Cont[20] & C1L74;


--CB3_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff
CB3_parity_ff = DFFEAS(CB3_parity, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB3_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity
CB3_parity = AB3_rdcnt_addr_ena & (CB3_parity_ff $ VCC) # !AB3_rdcnt_addr_ena & CB3_parity_ff & VCC;

--CB3L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT
CB3L31 = CARRY(AB3_rdcnt_addr_ena & CB3_parity_ff);


--CB3_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0
CB3_countera0 = AB3_rdcnt_addr_ena & (CB3L31 $ (GND # !CB3_power_modified_counter_values[0])) # !AB3_rdcnt_addr_ena & (CB3_power_modified_counter_values[0] # GND);

--CB3L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT
CB3L12 = CARRY(!CB3L31 # !AB3_rdcnt_addr_ena);


--CB3_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1
CB3_countera1 = CB3L12 & (CB3_power_modified_counter_values[1] & VCC) # !CB3L12 & (CB3_power_modified_counter_values[0] $ (CB3_power_modified_counter_values[1] # GND));

--CB3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT
CB3L14 = CARRY(!CB3_power_modified_counter_values[0] & !CB3L12);


--CB3_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2
CB3_countera2 = CB3L14 & (CB3_power_modified_counter_values[1] $ (CB3_power_modified_counter_values[2] & VCC)) # !CB3L14 & (CB3_power_modified_counter_values[2] # GND);

--CB3L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT
CB3L16 = CARRY(CB3_power_modified_counter_values[1] # !CB3L14);


--CB3_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3
CB3_countera3 = CB3L16 & (CB3_power_modified_counter_values[3] & VCC) # !CB3L16 & (CB3_power_modified_counter_values[2] $ (CB3_power_modified_counter_values[3] # GND));

--CB3L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT
CB3L18 = CARRY(!CB3_power_modified_counter_values[2] & !CB3L16);


--CB3_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4
CB3_countera4 = CB3L18 & (CB3_power_modified_counter_values[3] $ (CB3_power_modified_counter_values[4] & VCC)) # !CB3L18 & (CB3_power_modified_counter_values[4] # GND);

--CB3L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT
CB3L20 = CARRY(CB3_power_modified_counter_values[3] # !CB3L18);


--CB3_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5
CB3_countera5 = CB3L20 & (CB3_power_modified_counter_values[5] & VCC) # !CB3L20 & (CB3_power_modified_counter_values[4] $ (CB3_power_modified_counter_values[5] # GND));

--CB3L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT
CB3L22 = CARRY(!CB3_power_modified_counter_values[4] & !CB3L20);


--CB3_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6
CB3_countera6 = CB3L22 & (CB3_power_modified_counter_values[5] $ (CB3_power_modified_counter_values[6] & VCC)) # !CB3L22 & (CB3_power_modified_counter_values[6] # GND);

--CB3L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT
CB3L24 = CARRY(CB3_power_modified_counter_values[5] # !CB3L22);


--CB3_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7
CB3_countera7 = CB3L24 & (CB3_power_modified_counter_values[7] & VCC) # !CB3L24 & (CB3_power_modified_counter_values[6] $ (CB3_power_modified_counter_values[7] # GND));

--CB3L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT
CB3L26 = CARRY(!CB3_power_modified_counter_values[6] & !CB3L24);


--CB3_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8
CB3_countera8 = CB3_power_modified_counter_values[8] $ CB3L26;


--A1L15 is DLY_cont[0]~485
A1L15 = A1L420 & (DLY_cont[0] $ VCC) # !A1L420 & DLY_cont[0] & VCC;

--A1L16 is DLY_cont[0]~486
A1L16 = CARRY(A1L420 & DLY_cont[0]);


--A1L832 is comb~30
A1L832 = Y # Z;


--A1L18 is DLY_cont[1]~487
A1L18 = DLY_cont[1] & !A1L16 # !DLY_cont[1] & (A1L16 # GND);

--A1L19 is DLY_cont[1]~488
A1L19 = CARRY(!A1L16 # !DLY_cont[1]);


--A1L21 is DLY_cont[2]~489
A1L21 = DLY_cont[2] & (A1L19 $ GND) # !DLY_cont[2] & !A1L19 & VCC;

--A1L22 is DLY_cont[2]~490
A1L22 = CARRY(DLY_cont[2] & !A1L19);


--A1L24 is DLY_cont[3]~491
A1L24 = DLY_cont[3] & !A1L22 # !DLY_cont[3] & (A1L22 # GND);

--A1L25 is DLY_cont[3]~492
A1L25 = CARRY(!A1L22 # !DLY_cont[3]);


--A1L27 is DLY_cont[4]~493
A1L27 = DLY_cont[4] & (A1L25 $ GND) # !DLY_cont[4] & !A1L25 & VCC;

--A1L28 is DLY_cont[4]~494
A1L28 = CARRY(DLY_cont[4] & !A1L25);


--A1L30 is DLY_cont[5]~495
A1L30 = DLY_cont[5] & !A1L28 # !DLY_cont[5] & (A1L28 # GND);

--A1L31 is DLY_cont[5]~496
A1L31 = CARRY(!A1L28 # !DLY_cont[5]);


--A1L33 is DLY_cont[6]~497
A1L33 = DLY_cont[6] & (A1L31 $ GND) # !DLY_cont[6] & !A1L31 & VCC;

--A1L34 is DLY_cont[6]~498
A1L34 = CARRY(DLY_cont[6] & !A1L31);


--A1L36 is DLY_cont[7]~499
A1L36 = DLY_cont[7] & !A1L34 # !DLY_cont[7] & (A1L34 # GND);

--A1L37 is DLY_cont[7]~500
A1L37 = CARRY(!A1L34 # !DLY_cont[7]);


--A1L39 is DLY_cont[8]~501
A1L39 = DLY_cont[8] & (A1L37 $ GND) # !DLY_cont[8] & !A1L37 & VCC;

--A1L40 is DLY_cont[8]~502
A1L40 = CARRY(DLY_cont[8] & !A1L37);


--A1L42 is DLY_cont[9]~503
A1L42 = DLY_cont[9] & !A1L40 # !DLY_cont[9] & (A1L40 # GND);

--A1L43 is DLY_cont[9]~504
A1L43 = CARRY(!A1L40 # !DLY_cont[9]);


--A1L45 is DLY_cont[10]~505
A1L45 = DLY_cont[10] & (A1L43 $ GND) # !DLY_cont[10] & !A1L43 & VCC;

--A1L46 is DLY_cont[10]~506
A1L46 = CARRY(DLY_cont[10] & !A1L43);


--A1L48 is DLY_cont[11]~507
A1L48 = DLY_cont[11] & !A1L46 # !DLY_cont[11] & (A1L46 # GND);

--A1L49 is DLY_cont[11]~508
A1L49 = CARRY(!A1L46 # !DLY_cont[11]);


--A1L51 is DLY_cont[12]~509
A1L51 = DLY_cont[12] & (A1L49 $ GND) # !DLY_cont[12] & !A1L49 & VCC;

--A1L52 is DLY_cont[12]~510
A1L52 = CARRY(DLY_cont[12] & !A1L49);


--A1L54 is DLY_cont[13]~511
A1L54 = DLY_cont[13] & !A1L52 # !DLY_cont[13] & (A1L52 # GND);

--A1L55 is DLY_cont[13]~512
A1L55 = CARRY(!A1L52 # !DLY_cont[13]);


--A1L57 is DLY_cont[14]~513
A1L57 = DLY_cont[14] & (A1L55 $ GND) # !DLY_cont[14] & !A1L55 & VCC;

--A1L58 is DLY_cont[14]~514
A1L58 = CARRY(DLY_cont[14] & !A1L55);


--A1L60 is DLY_cont[15]~515
A1L60 = DLY_cont[15] & !A1L58 # !DLY_cont[15] & (A1L58 # GND);

--A1L61 is DLY_cont[15]~516
A1L61 = CARRY(!A1L58 # !DLY_cont[15]);


--A1L63 is DLY_cont[16]~517
A1L63 = DLY_cont[16] & (A1L61 $ GND) # !DLY_cont[16] & !A1L61 & VCC;

--A1L64 is DLY_cont[16]~518
A1L64 = CARRY(DLY_cont[16] & !A1L61);


--A1L66 is DLY_cont[17]~519
A1L66 = DLY_cont[17] & !A1L64 # !DLY_cont[17] & (A1L64 # GND);

--A1L67 is DLY_cont[17]~520
A1L67 = CARRY(!A1L64 # !DLY_cont[17]);


--A1L69 is DLY_cont[18]~521
A1L69 = DLY_cont[18] & (A1L67 $ GND) # !DLY_cont[18] & !A1L67 & VCC;

--A1L70 is DLY_cont[18]~522
A1L70 = CARRY(DLY_cont[18] & !A1L67);


--A1L72 is DLY_cont[19]~523
A1L72 = DLY_cont[19] & !A1L70 # !DLY_cont[19] & (A1L70 # GND);

--A1L73 is DLY_cont[19]~524
A1L73 = CARRY(!A1L70 # !DLY_cont[19]);


--A1L75 is DLY_cont[20]~525
A1L75 = DLY_cont[20] & (A1L73 $ GND) # !DLY_cont[20] & !A1L73 & VCC;

--A1L76 is DLY_cont[20]~526
A1L76 = CARRY(DLY_cont[20] & !A1L73);


--A1L78 is DLY_cont[21]~527
A1L78 = DLY_cont[21] & !A1L76 # !DLY_cont[21] & (A1L76 # GND);

--A1L79 is DLY_cont[21]~528
A1L79 = CARRY(!A1L76 # !DLY_cont[21]);


--A1L81 is DLY_cont[22]~529
A1L81 = DLY_cont[22] & (A1L79 $ GND) # !DLY_cont[22] & !A1L79 & VCC;

--A1L82 is DLY_cont[22]~530
A1L82 = CARRY(DLY_cont[22] & !A1L79);


--A1L84 is DLY_cont[23]~531
A1L84 = DLY_cont[23] $ A1L82;


--K1_LRCK_1X_DIV[0] is AUDIO_DAC:u9|LRCK_1X_DIV[0]
K1_LRCK_1X_DIV[0] = DFFEAS(K1L11, NB2__clk0, C1_oRST_1,  ,  ,  ,  , K1L42,  );


--K1_LRCK_1X_DIV[1] is AUDIO_DAC:u9|LRCK_1X_DIV[1]
K1_LRCK_1X_DIV[1] = DFFEAS(K1L14, NB2__clk0, C1_oRST_1,  ,  ,  ,  , K1L42,  );


--K1_LRCK_1X_DIV[2] is AUDIO_DAC:u9|LRCK_1X_DIV[2]
K1_LRCK_1X_DIV[2] = DFFEAS(K1L17, NB2__clk0, C1_oRST_1,  ,  ,  ,  , K1L42,  );


--K1_LRCK_1X_DIV[3] is AUDIO_DAC:u9|LRCK_1X_DIV[3]
K1_LRCK_1X_DIV[3] = DFFEAS(K1L20, NB2__clk0, C1_oRST_1,  ,  ,  ,  , K1L42,  );


--K1L40 is AUDIO_DAC:u9|LessThan~299
K1L40 = !K1_LRCK_1X_DIV[3] # !K1_LRCK_1X_DIV[2] # !K1_LRCK_1X_DIV[1] # !K1_LRCK_1X_DIV[0];


--K1_LRCK_1X_DIV[4] is AUDIO_DAC:u9|LRCK_1X_DIV[4]
K1_LRCK_1X_DIV[4] = DFFEAS(K1L23, NB2__clk0, C1_oRST_1,  ,  ,  ,  , K1L42,  );


--K1_LRCK_1X_DIV[5] is AUDIO_DAC:u9|LRCK_1X_DIV[5]
K1_LRCK_1X_DIV[5] = DFFEAS(K1L26, NB2__clk0, C1_oRST_1,  ,  ,  ,  , K1L42,  );


--K1L41 is AUDIO_DAC:u9|LessThan~300
K1L41 = K1L40 # !K1_LRCK_1X_DIV[5] # !K1_LRCK_1X_DIV[4];


--K1_LRCK_1X_DIV[6] is AUDIO_DAC:u9|LRCK_1X_DIV[6]
K1_LRCK_1X_DIV[6] = DFFEAS(K1L29, NB2__clk0, C1_oRST_1,  ,  ,  ,  , K1L42,  );


--K1_LRCK_1X_DIV[7] is AUDIO_DAC:u9|LRCK_1X_DIV[7]
K1_LRCK_1X_DIV[7] = DFFEAS(K1L32, NB2__clk0, C1_oRST_1,  ,  ,  ,  , K1L42,  );


--K1_LRCK_1X_DIV[8] is AUDIO_DAC:u9|LRCK_1X_DIV[8]
K1_LRCK_1X_DIV[8] = DFFEAS(K1L35, NB2__clk0, C1_oRST_1,  ,  ,  ,  , K1L42,  );


--K1L42 is AUDIO_DAC:u9|LessThan~301
K1L42 = K1_LRCK_1X_DIV[8] # K1_LRCK_1X_DIV[7] & (K1_LRCK_1X_DIV[6] # !K1L41);


--K1L37 is AUDIO_DAC:u9|LRCK_1X~51
K1L37 = K1_LRCK_1X $ K1L42;


--K1_BCK_DIV[2] is AUDIO_DAC:u9|BCK_DIV[2]
K1_BCK_DIV[2] = DFFEAS(K1L5, NB2__clk0, C1_oRST_1,  ,  ,  ,  ,  ,  );


--K1_BCK_DIV[1] is AUDIO_DAC:u9|BCK_DIV[1]
K1_BCK_DIV[1] = DFFEAS(K1L6, NB2__clk0, C1_oRST_1,  ,  ,  ,  ,  ,  );


--K1_BCK_DIV[0] is AUDIO_DAC:u9|BCK_DIV[0]
K1_BCK_DIV[0] = DFFEAS(K1L7, NB2__clk0, C1_oRST_1,  ,  ,  ,  ,  ,  );


--K1L124 is AUDIO_DAC:u9|oAUD_BCK~37
K1L124 = K1_oAUD_BCK $ (K1_BCK_DIV[2] & (K1_BCK_DIV[1] # K1_BCK_DIV[0]));


--KB1_q_a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[0]_PORT_A_data_in = VCC;
KB1_q_a[0]_PORT_A_data_in_reg = DFFE(KB1_q_a[0]_PORT_A_data_in, KB1_q_a[0]_clock_0, , , KB1_q_a[0]_clock_enable_0);
KB1_q_a[0]_PORT_B_data_in = E1_mCCD_B[5];
KB1_q_a[0]_PORT_B_data_in_reg = DFFE(KB1_q_a[0]_PORT_B_data_in, KB1_q_a[0]_clock_1, , , KB1_q_a[0]_clock_enable_1);
KB1_q_a[0]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[0]_PORT_A_address_reg = DFFE(KB1_q_a[0]_PORT_A_address, KB1_q_a[0]_clock_0, , , KB1_q_a[0]_clock_enable_0);
KB1_q_a[0]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[0]_PORT_B_address_reg = DFFE(KB1_q_a[0]_PORT_B_address, KB1_q_a[0]_clock_1, , , KB1_q_a[0]_clock_enable_1);
KB1_q_a[0]_PORT_A_write_enable = GND;
KB1_q_a[0]_PORT_A_write_enable_reg = DFFE(KB1_q_a[0]_PORT_A_write_enable, KB1_q_a[0]_clock_0, , , KB1_q_a[0]_clock_enable_0);
KB1_q_a[0]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[0]_PORT_B_write_enable_reg = DFFE(KB1_q_a[0]_PORT_B_write_enable, KB1_q_a[0]_clock_1, , , KB1_q_a[0]_clock_enable_1);
KB1_q_a[0]_clock_0 = NB1__clk0;
KB1_q_a[0]_clock_1 = CCD_PIXCLK;
KB1_q_a[0]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[0]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[0]_clear_1 = !C1_oRST_0;
KB1_q_a[0]_PORT_A_data_out = MEMORY(KB1_q_a[0]_PORT_A_data_in_reg, KB1_q_a[0]_PORT_B_data_in_reg, KB1_q_a[0]_PORT_A_address_reg, KB1_q_a[0]_PORT_B_address_reg, KB1_q_a[0]_PORT_A_write_enable_reg, KB1_q_a[0]_PORT_B_write_enable_reg, , , KB1_q_a[0]_clock_0, KB1_q_a[0]_clock_1, KB1_q_a[0]_clock_enable_0, KB1_q_a[0]_clock_enable_1, , KB1_q_a[0]_clear_1);
KB1_q_a[0]_PORT_A_data_out_reg = DFFE(KB1_q_a[0]_PORT_A_data_out, KB1_q_a[0]_clock_0, KB1_q_a[0]_clear_1, , KB1_q_a[0]_clock_enable_0);
KB1_q_a[0] = KB1_q_a[0]_PORT_A_data_out_reg[0];


--KB2_q_a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[0]_PORT_A_data_in = VCC;
KB2_q_a[0]_PORT_A_data_in_reg = DFFE(KB2_q_a[0]_PORT_A_data_in, KB2_q_a[0]_clock_0, , , KB2_q_a[0]_clock_enable_0);
KB2_q_a[0]_PORT_B_data_in = ~GND;
KB2_q_a[0]_PORT_B_data_in_reg = DFFE(KB2_q_a[0]_PORT_B_data_in, KB2_q_a[0]_clock_1, , , KB2_q_a[0]_clock_enable_1);
KB2_q_a[0]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[0]_PORT_A_address_reg = DFFE(KB2_q_a[0]_PORT_A_address, KB2_q_a[0]_clock_0, , , KB2_q_a[0]_clock_enable_0);
KB2_q_a[0]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[0]_PORT_B_address_reg = DFFE(KB2_q_a[0]_PORT_B_address, KB2_q_a[0]_clock_1, , , KB2_q_a[0]_clock_enable_1);
KB2_q_a[0]_PORT_A_write_enable = GND;
KB2_q_a[0]_PORT_A_write_enable_reg = DFFE(KB2_q_a[0]_PORT_A_write_enable, KB2_q_a[0]_clock_0, , , KB2_q_a[0]_clock_enable_0);
KB2_q_a[0]_PORT_B_write_enable = GND;
KB2_q_a[0]_PORT_B_write_enable_reg = DFFE(KB2_q_a[0]_PORT_B_write_enable, KB2_q_a[0]_clock_1, , , KB2_q_a[0]_clock_enable_1);
KB2_q_a[0]_clock_0 = NB1__clk0;
KB2_q_a[0]_clock_1 = GND;
KB2_q_a[0]_clock_enable_0 = GND;
KB2_q_a[0]_clock_enable_1 = GND;
KB2_q_a[0]_clear_1 = GND;
KB2_q_a[0]_PORT_A_data_out = MEMORY(KB2_q_a[0]_PORT_A_data_in_reg, KB2_q_a[0]_PORT_B_data_in_reg, KB2_q_a[0]_PORT_A_address_reg, KB2_q_a[0]_PORT_B_address_reg, KB2_q_a[0]_PORT_A_write_enable_reg, KB2_q_a[0]_PORT_B_write_enable_reg, , , KB2_q_a[0]_clock_0, KB2_q_a[0]_clock_1, KB2_q_a[0]_clock_enable_0, KB2_q_a[0]_clock_enable_1, , KB2_q_a[0]_clear_1);
KB2_q_a[0]_PORT_A_data_out_reg = DFFE(KB2_q_a[0]_PORT_A_data_out, KB2_q_a[0]_clock_0, KB2_q_a[0]_clear_1, , KB2_q_a[0]_clock_enable_0);
KB2_q_a[0] = KB2_q_a[0]_PORT_A_data_out_reg[0];


--G1L176 is Sdram_Control_4Port:u6|mDATAIN[0]~160
G1L176 = G1_mWR & KB1_q_a[0] # !G1_mWR & (KB2_q_a[0]);


--U1_OE is Sdram_Control_4Port:u6|command:command1|OE
U1_OE = DFFEAS(U1_oe4, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--KB1_q_a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[1]_PORT_A_data_in = VCC;
KB1_q_a[1]_PORT_A_data_in_reg = DFFE(KB1_q_a[1]_PORT_A_data_in, KB1_q_a[1]_clock_0, , , KB1_q_a[1]_clock_enable_0);
KB1_q_a[1]_PORT_B_data_in = E1_mCCD_B[6];
KB1_q_a[1]_PORT_B_data_in_reg = DFFE(KB1_q_a[1]_PORT_B_data_in, KB1_q_a[1]_clock_1, , , KB1_q_a[1]_clock_enable_1);
KB1_q_a[1]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[1]_PORT_A_address_reg = DFFE(KB1_q_a[1]_PORT_A_address, KB1_q_a[1]_clock_0, , , KB1_q_a[1]_clock_enable_0);
KB1_q_a[1]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[1]_PORT_B_address_reg = DFFE(KB1_q_a[1]_PORT_B_address, KB1_q_a[1]_clock_1, , , KB1_q_a[1]_clock_enable_1);
KB1_q_a[1]_PORT_A_write_enable = GND;
KB1_q_a[1]_PORT_A_write_enable_reg = DFFE(KB1_q_a[1]_PORT_A_write_enable, KB1_q_a[1]_clock_0, , , KB1_q_a[1]_clock_enable_0);
KB1_q_a[1]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[1]_PORT_B_write_enable_reg = DFFE(KB1_q_a[1]_PORT_B_write_enable, KB1_q_a[1]_clock_1, , , KB1_q_a[1]_clock_enable_1);
KB1_q_a[1]_clock_0 = NB1__clk0;
KB1_q_a[1]_clock_1 = CCD_PIXCLK;
KB1_q_a[1]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[1]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[1]_clear_1 = !C1_oRST_0;
KB1_q_a[1]_PORT_A_data_out = MEMORY(KB1_q_a[1]_PORT_A_data_in_reg, KB1_q_a[1]_PORT_B_data_in_reg, KB1_q_a[1]_PORT_A_address_reg, KB1_q_a[1]_PORT_B_address_reg, KB1_q_a[1]_PORT_A_write_enable_reg, KB1_q_a[1]_PORT_B_write_enable_reg, , , KB1_q_a[1]_clock_0, KB1_q_a[1]_clock_1, KB1_q_a[1]_clock_enable_0, KB1_q_a[1]_clock_enable_1, , KB1_q_a[1]_clear_1);
KB1_q_a[1]_PORT_A_data_out_reg = DFFE(KB1_q_a[1]_PORT_A_data_out, KB1_q_a[1]_clock_0, KB1_q_a[1]_clear_1, , KB1_q_a[1]_clock_enable_0);
KB1_q_a[1] = KB1_q_a[1]_PORT_A_data_out_reg[0];


--KB2_q_a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[1]_PORT_A_data_in = VCC;
KB2_q_a[1]_PORT_A_data_in_reg = DFFE(KB2_q_a[1]_PORT_A_data_in, KB2_q_a[1]_clock_0, , , KB2_q_a[1]_clock_enable_0);
KB2_q_a[1]_PORT_B_data_in = ~GND;
KB2_q_a[1]_PORT_B_data_in_reg = DFFE(KB2_q_a[1]_PORT_B_data_in, KB2_q_a[1]_clock_1, , , KB2_q_a[1]_clock_enable_1);
KB2_q_a[1]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[1]_PORT_A_address_reg = DFFE(KB2_q_a[1]_PORT_A_address, KB2_q_a[1]_clock_0, , , KB2_q_a[1]_clock_enable_0);
KB2_q_a[1]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[1]_PORT_B_address_reg = DFFE(KB2_q_a[1]_PORT_B_address, KB2_q_a[1]_clock_1, , , KB2_q_a[1]_clock_enable_1);
KB2_q_a[1]_PORT_A_write_enable = GND;
KB2_q_a[1]_PORT_A_write_enable_reg = DFFE(KB2_q_a[1]_PORT_A_write_enable, KB2_q_a[1]_clock_0, , , KB2_q_a[1]_clock_enable_0);
KB2_q_a[1]_PORT_B_write_enable = GND;
KB2_q_a[1]_PORT_B_write_enable_reg = DFFE(KB2_q_a[1]_PORT_B_write_enable, KB2_q_a[1]_clock_1, , , KB2_q_a[1]_clock_enable_1);
KB2_q_a[1]_clock_0 = NB1__clk0;
KB2_q_a[1]_clock_1 = GND;
KB2_q_a[1]_clock_enable_0 = GND;
KB2_q_a[1]_clock_enable_1 = GND;
KB2_q_a[1]_clear_1 = GND;
KB2_q_a[1]_PORT_A_data_out = MEMORY(KB2_q_a[1]_PORT_A_data_in_reg, KB2_q_a[1]_PORT_B_data_in_reg, KB2_q_a[1]_PORT_A_address_reg, KB2_q_a[1]_PORT_B_address_reg, KB2_q_a[1]_PORT_A_write_enable_reg, KB2_q_a[1]_PORT_B_write_enable_reg, , , KB2_q_a[1]_clock_0, KB2_q_a[1]_clock_1, KB2_q_a[1]_clock_enable_0, KB2_q_a[1]_clock_enable_1, , KB2_q_a[1]_clear_1);
KB2_q_a[1]_PORT_A_data_out_reg = DFFE(KB2_q_a[1]_PORT_A_data_out, KB2_q_a[1]_clock_0, KB2_q_a[1]_clear_1, , KB2_q_a[1]_clock_enable_0);
KB2_q_a[1] = KB2_q_a[1]_PORT_A_data_out_reg[0];


--G1L177 is Sdram_Control_4Port:u6|mDATAIN[1]~161
G1L177 = G1_mWR & KB1_q_a[1] # !G1_mWR & (KB2_q_a[1]);


--KB1_q_a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[2]_PORT_A_data_in = VCC;
KB1_q_a[2]_PORT_A_data_in_reg = DFFE(KB1_q_a[2]_PORT_A_data_in, KB1_q_a[2]_clock_0, , , KB1_q_a[2]_clock_enable_0);
KB1_q_a[2]_PORT_B_data_in = E1_mCCD_B[7];
KB1_q_a[2]_PORT_B_data_in_reg = DFFE(KB1_q_a[2]_PORT_B_data_in, KB1_q_a[2]_clock_1, , , KB1_q_a[2]_clock_enable_1);
KB1_q_a[2]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[2]_PORT_A_address_reg = DFFE(KB1_q_a[2]_PORT_A_address, KB1_q_a[2]_clock_0, , , KB1_q_a[2]_clock_enable_0);
KB1_q_a[2]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[2]_PORT_B_address_reg = DFFE(KB1_q_a[2]_PORT_B_address, KB1_q_a[2]_clock_1, , , KB1_q_a[2]_clock_enable_1);
KB1_q_a[2]_PORT_A_write_enable = GND;
KB1_q_a[2]_PORT_A_write_enable_reg = DFFE(KB1_q_a[2]_PORT_A_write_enable, KB1_q_a[2]_clock_0, , , KB1_q_a[2]_clock_enable_0);
KB1_q_a[2]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[2]_PORT_B_write_enable_reg = DFFE(KB1_q_a[2]_PORT_B_write_enable, KB1_q_a[2]_clock_1, , , KB1_q_a[2]_clock_enable_1);
KB1_q_a[2]_clock_0 = NB1__clk0;
KB1_q_a[2]_clock_1 = CCD_PIXCLK;
KB1_q_a[2]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[2]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[2]_clear_1 = !C1_oRST_0;
KB1_q_a[2]_PORT_A_data_out = MEMORY(KB1_q_a[2]_PORT_A_data_in_reg, KB1_q_a[2]_PORT_B_data_in_reg, KB1_q_a[2]_PORT_A_address_reg, KB1_q_a[2]_PORT_B_address_reg, KB1_q_a[2]_PORT_A_write_enable_reg, KB1_q_a[2]_PORT_B_write_enable_reg, , , KB1_q_a[2]_clock_0, KB1_q_a[2]_clock_1, KB1_q_a[2]_clock_enable_0, KB1_q_a[2]_clock_enable_1, , KB1_q_a[2]_clear_1);
KB1_q_a[2]_PORT_A_data_out_reg = DFFE(KB1_q_a[2]_PORT_A_data_out, KB1_q_a[2]_clock_0, KB1_q_a[2]_clear_1, , KB1_q_a[2]_clock_enable_0);
KB1_q_a[2] = KB1_q_a[2]_PORT_A_data_out_reg[0];


--KB2_q_a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[2]_PORT_A_data_in = VCC;
KB2_q_a[2]_PORT_A_data_in_reg = DFFE(KB2_q_a[2]_PORT_A_data_in, KB2_q_a[2]_clock_0, , , KB2_q_a[2]_clock_enable_0);
KB2_q_a[2]_PORT_B_data_in = ~GND;
KB2_q_a[2]_PORT_B_data_in_reg = DFFE(KB2_q_a[2]_PORT_B_data_in, KB2_q_a[2]_clock_1, , , KB2_q_a[2]_clock_enable_1);
KB2_q_a[2]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[2]_PORT_A_address_reg = DFFE(KB2_q_a[2]_PORT_A_address, KB2_q_a[2]_clock_0, , , KB2_q_a[2]_clock_enable_0);
KB2_q_a[2]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[2]_PORT_B_address_reg = DFFE(KB2_q_a[2]_PORT_B_address, KB2_q_a[2]_clock_1, , , KB2_q_a[2]_clock_enable_1);
KB2_q_a[2]_PORT_A_write_enable = GND;
KB2_q_a[2]_PORT_A_write_enable_reg = DFFE(KB2_q_a[2]_PORT_A_write_enable, KB2_q_a[2]_clock_0, , , KB2_q_a[2]_clock_enable_0);
KB2_q_a[2]_PORT_B_write_enable = GND;
KB2_q_a[2]_PORT_B_write_enable_reg = DFFE(KB2_q_a[2]_PORT_B_write_enable, KB2_q_a[2]_clock_1, , , KB2_q_a[2]_clock_enable_1);
KB2_q_a[2]_clock_0 = NB1__clk0;
KB2_q_a[2]_clock_1 = GND;
KB2_q_a[2]_clock_enable_0 = GND;
KB2_q_a[2]_clock_enable_1 = GND;
KB2_q_a[2]_clear_1 = GND;
KB2_q_a[2]_PORT_A_data_out = MEMORY(KB2_q_a[2]_PORT_A_data_in_reg, KB2_q_a[2]_PORT_B_data_in_reg, KB2_q_a[2]_PORT_A_address_reg, KB2_q_a[2]_PORT_B_address_reg, KB2_q_a[2]_PORT_A_write_enable_reg, KB2_q_a[2]_PORT_B_write_enable_reg, , , KB2_q_a[2]_clock_0, KB2_q_a[2]_clock_1, KB2_q_a[2]_clock_enable_0, KB2_q_a[2]_clock_enable_1, , KB2_q_a[2]_clear_1);
KB2_q_a[2]_PORT_A_data_out_reg = DFFE(KB2_q_a[2]_PORT_A_data_out, KB2_q_a[2]_clock_0, KB2_q_a[2]_clear_1, , KB2_q_a[2]_clock_enable_0);
KB2_q_a[2] = KB2_q_a[2]_PORT_A_data_out_reg[0];


--G1L178 is Sdram_Control_4Port:u6|mDATAIN[2]~162
G1L178 = G1_mWR & KB1_q_a[2] # !G1_mWR & (KB2_q_a[2]);


--KB1_q_a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[3]_PORT_A_data_in = VCC;
KB1_q_a[3]_PORT_A_data_in_reg = DFFE(KB1_q_a[3]_PORT_A_data_in, KB1_q_a[3]_clock_0, , , KB1_q_a[3]_clock_enable_0);
KB1_q_a[3]_PORT_B_data_in = E1_mCCD_B[8];
KB1_q_a[3]_PORT_B_data_in_reg = DFFE(KB1_q_a[3]_PORT_B_data_in, KB1_q_a[3]_clock_1, , , KB1_q_a[3]_clock_enable_1);
KB1_q_a[3]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[3]_PORT_A_address_reg = DFFE(KB1_q_a[3]_PORT_A_address, KB1_q_a[3]_clock_0, , , KB1_q_a[3]_clock_enable_0);
KB1_q_a[3]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[3]_PORT_B_address_reg = DFFE(KB1_q_a[3]_PORT_B_address, KB1_q_a[3]_clock_1, , , KB1_q_a[3]_clock_enable_1);
KB1_q_a[3]_PORT_A_write_enable = GND;
KB1_q_a[3]_PORT_A_write_enable_reg = DFFE(KB1_q_a[3]_PORT_A_write_enable, KB1_q_a[3]_clock_0, , , KB1_q_a[3]_clock_enable_0);
KB1_q_a[3]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[3]_PORT_B_write_enable_reg = DFFE(KB1_q_a[3]_PORT_B_write_enable, KB1_q_a[3]_clock_1, , , KB1_q_a[3]_clock_enable_1);
KB1_q_a[3]_clock_0 = NB1__clk0;
KB1_q_a[3]_clock_1 = CCD_PIXCLK;
KB1_q_a[3]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[3]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[3]_clear_1 = !C1_oRST_0;
KB1_q_a[3]_PORT_A_data_out = MEMORY(KB1_q_a[3]_PORT_A_data_in_reg, KB1_q_a[3]_PORT_B_data_in_reg, KB1_q_a[3]_PORT_A_address_reg, KB1_q_a[3]_PORT_B_address_reg, KB1_q_a[3]_PORT_A_write_enable_reg, KB1_q_a[3]_PORT_B_write_enable_reg, , , KB1_q_a[3]_clock_0, KB1_q_a[3]_clock_1, KB1_q_a[3]_clock_enable_0, KB1_q_a[3]_clock_enable_1, , KB1_q_a[3]_clear_1);
KB1_q_a[3]_PORT_A_data_out_reg = DFFE(KB1_q_a[3]_PORT_A_data_out, KB1_q_a[3]_clock_0, KB1_q_a[3]_clear_1, , KB1_q_a[3]_clock_enable_0);
KB1_q_a[3] = KB1_q_a[3]_PORT_A_data_out_reg[0];


--KB2_q_a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[3]_PORT_A_data_in = VCC;
KB2_q_a[3]_PORT_A_data_in_reg = DFFE(KB2_q_a[3]_PORT_A_data_in, KB2_q_a[3]_clock_0, , , KB2_q_a[3]_clock_enable_0);
KB2_q_a[3]_PORT_B_data_in = ~GND;
KB2_q_a[3]_PORT_B_data_in_reg = DFFE(KB2_q_a[3]_PORT_B_data_in, KB2_q_a[3]_clock_1, , , KB2_q_a[3]_clock_enable_1);
KB2_q_a[3]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[3]_PORT_A_address_reg = DFFE(KB2_q_a[3]_PORT_A_address, KB2_q_a[3]_clock_0, , , KB2_q_a[3]_clock_enable_0);
KB2_q_a[3]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[3]_PORT_B_address_reg = DFFE(KB2_q_a[3]_PORT_B_address, KB2_q_a[3]_clock_1, , , KB2_q_a[3]_clock_enable_1);
KB2_q_a[3]_PORT_A_write_enable = GND;
KB2_q_a[3]_PORT_A_write_enable_reg = DFFE(KB2_q_a[3]_PORT_A_write_enable, KB2_q_a[3]_clock_0, , , KB2_q_a[3]_clock_enable_0);
KB2_q_a[3]_PORT_B_write_enable = GND;
KB2_q_a[3]_PORT_B_write_enable_reg = DFFE(KB2_q_a[3]_PORT_B_write_enable, KB2_q_a[3]_clock_1, , , KB2_q_a[3]_clock_enable_1);
KB2_q_a[3]_clock_0 = NB1__clk0;
KB2_q_a[3]_clock_1 = GND;
KB2_q_a[3]_clock_enable_0 = GND;
KB2_q_a[3]_clock_enable_1 = GND;
KB2_q_a[3]_clear_1 = GND;
KB2_q_a[3]_PORT_A_data_out = MEMORY(KB2_q_a[3]_PORT_A_data_in_reg, KB2_q_a[3]_PORT_B_data_in_reg, KB2_q_a[3]_PORT_A_address_reg, KB2_q_a[3]_PORT_B_address_reg, KB2_q_a[3]_PORT_A_write_enable_reg, KB2_q_a[3]_PORT_B_write_enable_reg, , , KB2_q_a[3]_clock_0, KB2_q_a[3]_clock_1, KB2_q_a[3]_clock_enable_0, KB2_q_a[3]_clock_enable_1, , KB2_q_a[3]_clear_1);
KB2_q_a[3]_PORT_A_data_out_reg = DFFE(KB2_q_a[3]_PORT_A_data_out, KB2_q_a[3]_clock_0, KB2_q_a[3]_clear_1, , KB2_q_a[3]_clock_enable_0);
KB2_q_a[3] = KB2_q_a[3]_PORT_A_data_out_reg[0];


--G1L179 is Sdram_Control_4Port:u6|mDATAIN[3]~163
G1L179 = G1_mWR & KB1_q_a[3] # !G1_mWR & (KB2_q_a[3]);


--KB1_q_a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[4]_PORT_A_data_in = VCC;
KB1_q_a[4]_PORT_A_data_in_reg = DFFE(KB1_q_a[4]_PORT_A_data_in, KB1_q_a[4]_clock_0, , , KB1_q_a[4]_clock_enable_0);
KB1_q_a[4]_PORT_B_data_in = E1_mCCD_B[9];
KB1_q_a[4]_PORT_B_data_in_reg = DFFE(KB1_q_a[4]_PORT_B_data_in, KB1_q_a[4]_clock_1, , , KB1_q_a[4]_clock_enable_1);
KB1_q_a[4]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[4]_PORT_A_address_reg = DFFE(KB1_q_a[4]_PORT_A_address, KB1_q_a[4]_clock_0, , , KB1_q_a[4]_clock_enable_0);
KB1_q_a[4]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[4]_PORT_B_address_reg = DFFE(KB1_q_a[4]_PORT_B_address, KB1_q_a[4]_clock_1, , , KB1_q_a[4]_clock_enable_1);
KB1_q_a[4]_PORT_A_write_enable = GND;
KB1_q_a[4]_PORT_A_write_enable_reg = DFFE(KB1_q_a[4]_PORT_A_write_enable, KB1_q_a[4]_clock_0, , , KB1_q_a[4]_clock_enable_0);
KB1_q_a[4]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[4]_PORT_B_write_enable_reg = DFFE(KB1_q_a[4]_PORT_B_write_enable, KB1_q_a[4]_clock_1, , , KB1_q_a[4]_clock_enable_1);
KB1_q_a[4]_clock_0 = NB1__clk0;
KB1_q_a[4]_clock_1 = CCD_PIXCLK;
KB1_q_a[4]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[4]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[4]_clear_1 = !C1_oRST_0;
KB1_q_a[4]_PORT_A_data_out = MEMORY(KB1_q_a[4]_PORT_A_data_in_reg, KB1_q_a[4]_PORT_B_data_in_reg, KB1_q_a[4]_PORT_A_address_reg, KB1_q_a[4]_PORT_B_address_reg, KB1_q_a[4]_PORT_A_write_enable_reg, KB1_q_a[4]_PORT_B_write_enable_reg, , , KB1_q_a[4]_clock_0, KB1_q_a[4]_clock_1, KB1_q_a[4]_clock_enable_0, KB1_q_a[4]_clock_enable_1, , KB1_q_a[4]_clear_1);
KB1_q_a[4]_PORT_A_data_out_reg = DFFE(KB1_q_a[4]_PORT_A_data_out, KB1_q_a[4]_clock_0, KB1_q_a[4]_clear_1, , KB1_q_a[4]_clock_enable_0);
KB1_q_a[4] = KB1_q_a[4]_PORT_A_data_out_reg[0];


--KB2_q_a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[4]_PORT_A_data_in = VCC;
KB2_q_a[4]_PORT_A_data_in_reg = DFFE(KB2_q_a[4]_PORT_A_data_in, KB2_q_a[4]_clock_0, , , KB2_q_a[4]_clock_enable_0);
KB2_q_a[4]_PORT_B_data_in = ~GND;
KB2_q_a[4]_PORT_B_data_in_reg = DFFE(KB2_q_a[4]_PORT_B_data_in, KB2_q_a[4]_clock_1, , , KB2_q_a[4]_clock_enable_1);
KB2_q_a[4]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[4]_PORT_A_address_reg = DFFE(KB2_q_a[4]_PORT_A_address, KB2_q_a[4]_clock_0, , , KB2_q_a[4]_clock_enable_0);
KB2_q_a[4]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[4]_PORT_B_address_reg = DFFE(KB2_q_a[4]_PORT_B_address, KB2_q_a[4]_clock_1, , , KB2_q_a[4]_clock_enable_1);
KB2_q_a[4]_PORT_A_write_enable = GND;
KB2_q_a[4]_PORT_A_write_enable_reg = DFFE(KB2_q_a[4]_PORT_A_write_enable, KB2_q_a[4]_clock_0, , , KB2_q_a[4]_clock_enable_0);
KB2_q_a[4]_PORT_B_write_enable = GND;
KB2_q_a[4]_PORT_B_write_enable_reg = DFFE(KB2_q_a[4]_PORT_B_write_enable, KB2_q_a[4]_clock_1, , , KB2_q_a[4]_clock_enable_1);
KB2_q_a[4]_clock_0 = NB1__clk0;
KB2_q_a[4]_clock_1 = GND;
KB2_q_a[4]_clock_enable_0 = GND;
KB2_q_a[4]_clock_enable_1 = GND;
KB2_q_a[4]_clear_1 = GND;
KB2_q_a[4]_PORT_A_data_out = MEMORY(KB2_q_a[4]_PORT_A_data_in_reg, KB2_q_a[4]_PORT_B_data_in_reg, KB2_q_a[4]_PORT_A_address_reg, KB2_q_a[4]_PORT_B_address_reg, KB2_q_a[4]_PORT_A_write_enable_reg, KB2_q_a[4]_PORT_B_write_enable_reg, , , KB2_q_a[4]_clock_0, KB2_q_a[4]_clock_1, KB2_q_a[4]_clock_enable_0, KB2_q_a[4]_clock_enable_1, , KB2_q_a[4]_clear_1);
KB2_q_a[4]_PORT_A_data_out_reg = DFFE(KB2_q_a[4]_PORT_A_data_out, KB2_q_a[4]_clock_0, KB2_q_a[4]_clear_1, , KB2_q_a[4]_clock_enable_0);
KB2_q_a[4] = KB2_q_a[4]_PORT_A_data_out_reg[0];


--G1L180 is Sdram_Control_4Port:u6|mDATAIN[4]~164
G1L180 = G1_mWR & KB1_q_a[4] # !G1_mWR & (KB2_q_a[4]);


--KB1_q_a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[5]_PORT_A_data_in = VCC;
KB1_q_a[5]_PORT_A_data_in_reg = DFFE(KB1_q_a[5]_PORT_A_data_in, KB1_q_a[5]_clock_0, , , KB1_q_a[5]_clock_enable_0);
KB1_q_a[5]_PORT_B_data_in = E1_mCCD_G[6];
KB1_q_a[5]_PORT_B_data_in_reg = DFFE(KB1_q_a[5]_PORT_B_data_in, KB1_q_a[5]_clock_1, , , KB1_q_a[5]_clock_enable_1);
KB1_q_a[5]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[5]_PORT_A_address_reg = DFFE(KB1_q_a[5]_PORT_A_address, KB1_q_a[5]_clock_0, , , KB1_q_a[5]_clock_enable_0);
KB1_q_a[5]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[5]_PORT_B_address_reg = DFFE(KB1_q_a[5]_PORT_B_address, KB1_q_a[5]_clock_1, , , KB1_q_a[5]_clock_enable_1);
KB1_q_a[5]_PORT_A_write_enable = GND;
KB1_q_a[5]_PORT_A_write_enable_reg = DFFE(KB1_q_a[5]_PORT_A_write_enable, KB1_q_a[5]_clock_0, , , KB1_q_a[5]_clock_enable_0);
KB1_q_a[5]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[5]_PORT_B_write_enable_reg = DFFE(KB1_q_a[5]_PORT_B_write_enable, KB1_q_a[5]_clock_1, , , KB1_q_a[5]_clock_enable_1);
KB1_q_a[5]_clock_0 = NB1__clk0;
KB1_q_a[5]_clock_1 = CCD_PIXCLK;
KB1_q_a[5]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[5]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[5]_clear_1 = !C1_oRST_0;
KB1_q_a[5]_PORT_A_data_out = MEMORY(KB1_q_a[5]_PORT_A_data_in_reg, KB1_q_a[5]_PORT_B_data_in_reg, KB1_q_a[5]_PORT_A_address_reg, KB1_q_a[5]_PORT_B_address_reg, KB1_q_a[5]_PORT_A_write_enable_reg, KB1_q_a[5]_PORT_B_write_enable_reg, , , KB1_q_a[5]_clock_0, KB1_q_a[5]_clock_1, KB1_q_a[5]_clock_enable_0, KB1_q_a[5]_clock_enable_1, , KB1_q_a[5]_clear_1);
KB1_q_a[5]_PORT_A_data_out_reg = DFFE(KB1_q_a[5]_PORT_A_data_out, KB1_q_a[5]_clock_0, KB1_q_a[5]_clear_1, , KB1_q_a[5]_clock_enable_0);
KB1_q_a[5] = KB1_q_a[5]_PORT_A_data_out_reg[0];


--KB2_q_a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[5]_PORT_A_data_in = VCC;
KB2_q_a[5]_PORT_A_data_in_reg = DFFE(KB2_q_a[5]_PORT_A_data_in, KB2_q_a[5]_clock_0, , , KB2_q_a[5]_clock_enable_0);
KB2_q_a[5]_PORT_B_data_in = ~GND;
KB2_q_a[5]_PORT_B_data_in_reg = DFFE(KB2_q_a[5]_PORT_B_data_in, KB2_q_a[5]_clock_1, , , KB2_q_a[5]_clock_enable_1);
KB2_q_a[5]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[5]_PORT_A_address_reg = DFFE(KB2_q_a[5]_PORT_A_address, KB2_q_a[5]_clock_0, , , KB2_q_a[5]_clock_enable_0);
KB2_q_a[5]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[5]_PORT_B_address_reg = DFFE(KB2_q_a[5]_PORT_B_address, KB2_q_a[5]_clock_1, , , KB2_q_a[5]_clock_enable_1);
KB2_q_a[5]_PORT_A_write_enable = GND;
KB2_q_a[5]_PORT_A_write_enable_reg = DFFE(KB2_q_a[5]_PORT_A_write_enable, KB2_q_a[5]_clock_0, , , KB2_q_a[5]_clock_enable_0);
KB2_q_a[5]_PORT_B_write_enable = GND;
KB2_q_a[5]_PORT_B_write_enable_reg = DFFE(KB2_q_a[5]_PORT_B_write_enable, KB2_q_a[5]_clock_1, , , KB2_q_a[5]_clock_enable_1);
KB2_q_a[5]_clock_0 = NB1__clk0;
KB2_q_a[5]_clock_1 = GND;
KB2_q_a[5]_clock_enable_0 = GND;
KB2_q_a[5]_clock_enable_1 = GND;
KB2_q_a[5]_clear_1 = GND;
KB2_q_a[5]_PORT_A_data_out = MEMORY(KB2_q_a[5]_PORT_A_data_in_reg, KB2_q_a[5]_PORT_B_data_in_reg, KB2_q_a[5]_PORT_A_address_reg, KB2_q_a[5]_PORT_B_address_reg, KB2_q_a[5]_PORT_A_write_enable_reg, KB2_q_a[5]_PORT_B_write_enable_reg, , , KB2_q_a[5]_clock_0, KB2_q_a[5]_clock_1, KB2_q_a[5]_clock_enable_0, KB2_q_a[5]_clock_enable_1, , KB2_q_a[5]_clear_1);
KB2_q_a[5]_PORT_A_data_out_reg = DFFE(KB2_q_a[5]_PORT_A_data_out, KB2_q_a[5]_clock_0, KB2_q_a[5]_clear_1, , KB2_q_a[5]_clock_enable_0);
KB2_q_a[5] = KB2_q_a[5]_PORT_A_data_out_reg[0];


--G1L181 is Sdram_Control_4Port:u6|mDATAIN[5]~165
G1L181 = G1_mWR & KB1_q_a[5] # !G1_mWR & (KB2_q_a[5]);


--KB1_q_a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[6]_PORT_A_data_in = VCC;
KB1_q_a[6]_PORT_A_data_in_reg = DFFE(KB1_q_a[6]_PORT_A_data_in, KB1_q_a[6]_clock_0, , , KB1_q_a[6]_clock_enable_0);
KB1_q_a[6]_PORT_B_data_in = E1_mCCD_G[7];
KB1_q_a[6]_PORT_B_data_in_reg = DFFE(KB1_q_a[6]_PORT_B_data_in, KB1_q_a[6]_clock_1, , , KB1_q_a[6]_clock_enable_1);
KB1_q_a[6]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[6]_PORT_A_address_reg = DFFE(KB1_q_a[6]_PORT_A_address, KB1_q_a[6]_clock_0, , , KB1_q_a[6]_clock_enable_0);
KB1_q_a[6]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[6]_PORT_B_address_reg = DFFE(KB1_q_a[6]_PORT_B_address, KB1_q_a[6]_clock_1, , , KB1_q_a[6]_clock_enable_1);
KB1_q_a[6]_PORT_A_write_enable = GND;
KB1_q_a[6]_PORT_A_write_enable_reg = DFFE(KB1_q_a[6]_PORT_A_write_enable, KB1_q_a[6]_clock_0, , , KB1_q_a[6]_clock_enable_0);
KB1_q_a[6]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[6]_PORT_B_write_enable_reg = DFFE(KB1_q_a[6]_PORT_B_write_enable, KB1_q_a[6]_clock_1, , , KB1_q_a[6]_clock_enable_1);
KB1_q_a[6]_clock_0 = NB1__clk0;
KB1_q_a[6]_clock_1 = CCD_PIXCLK;
KB1_q_a[6]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[6]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[6]_clear_1 = !C1_oRST_0;
KB1_q_a[6]_PORT_A_data_out = MEMORY(KB1_q_a[6]_PORT_A_data_in_reg, KB1_q_a[6]_PORT_B_data_in_reg, KB1_q_a[6]_PORT_A_address_reg, KB1_q_a[6]_PORT_B_address_reg, KB1_q_a[6]_PORT_A_write_enable_reg, KB1_q_a[6]_PORT_B_write_enable_reg, , , KB1_q_a[6]_clock_0, KB1_q_a[6]_clock_1, KB1_q_a[6]_clock_enable_0, KB1_q_a[6]_clock_enable_1, , KB1_q_a[6]_clear_1);
KB1_q_a[6]_PORT_A_data_out_reg = DFFE(KB1_q_a[6]_PORT_A_data_out, KB1_q_a[6]_clock_0, KB1_q_a[6]_clear_1, , KB1_q_a[6]_clock_enable_0);
KB1_q_a[6] = KB1_q_a[6]_PORT_A_data_out_reg[0];


--KB2_q_a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[6]_PORT_A_data_in = VCC;
KB2_q_a[6]_PORT_A_data_in_reg = DFFE(KB2_q_a[6]_PORT_A_data_in, KB2_q_a[6]_clock_0, , , KB2_q_a[6]_clock_enable_0);
KB2_q_a[6]_PORT_B_data_in = ~GND;
KB2_q_a[6]_PORT_B_data_in_reg = DFFE(KB2_q_a[6]_PORT_B_data_in, KB2_q_a[6]_clock_1, , , KB2_q_a[6]_clock_enable_1);
KB2_q_a[6]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[6]_PORT_A_address_reg = DFFE(KB2_q_a[6]_PORT_A_address, KB2_q_a[6]_clock_0, , , KB2_q_a[6]_clock_enable_0);
KB2_q_a[6]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[6]_PORT_B_address_reg = DFFE(KB2_q_a[6]_PORT_B_address, KB2_q_a[6]_clock_1, , , KB2_q_a[6]_clock_enable_1);
KB2_q_a[6]_PORT_A_write_enable = GND;
KB2_q_a[6]_PORT_A_write_enable_reg = DFFE(KB2_q_a[6]_PORT_A_write_enable, KB2_q_a[6]_clock_0, , , KB2_q_a[6]_clock_enable_0);
KB2_q_a[6]_PORT_B_write_enable = GND;
KB2_q_a[6]_PORT_B_write_enable_reg = DFFE(KB2_q_a[6]_PORT_B_write_enable, KB2_q_a[6]_clock_1, , , KB2_q_a[6]_clock_enable_1);
KB2_q_a[6]_clock_0 = NB1__clk0;
KB2_q_a[6]_clock_1 = GND;
KB2_q_a[6]_clock_enable_0 = GND;
KB2_q_a[6]_clock_enable_1 = GND;
KB2_q_a[6]_clear_1 = GND;
KB2_q_a[6]_PORT_A_data_out = MEMORY(KB2_q_a[6]_PORT_A_data_in_reg, KB2_q_a[6]_PORT_B_data_in_reg, KB2_q_a[6]_PORT_A_address_reg, KB2_q_a[6]_PORT_B_address_reg, KB2_q_a[6]_PORT_A_write_enable_reg, KB2_q_a[6]_PORT_B_write_enable_reg, , , KB2_q_a[6]_clock_0, KB2_q_a[6]_clock_1, KB2_q_a[6]_clock_enable_0, KB2_q_a[6]_clock_enable_1, , KB2_q_a[6]_clear_1);
KB2_q_a[6]_PORT_A_data_out_reg = DFFE(KB2_q_a[6]_PORT_A_data_out, KB2_q_a[6]_clock_0, KB2_q_a[6]_clear_1, , KB2_q_a[6]_clock_enable_0);
KB2_q_a[6] = KB2_q_a[6]_PORT_A_data_out_reg[0];


--G1L182 is Sdram_Control_4Port:u6|mDATAIN[6]~166
G1L182 = G1_mWR & KB1_q_a[6] # !G1_mWR & (KB2_q_a[6]);


--KB1_q_a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[7]_PORT_A_data_in = VCC;
KB1_q_a[7]_PORT_A_data_in_reg = DFFE(KB1_q_a[7]_PORT_A_data_in, KB1_q_a[7]_clock_0, , , KB1_q_a[7]_clock_enable_0);
KB1_q_a[7]_PORT_B_data_in = E1_mCCD_G[8];
KB1_q_a[7]_PORT_B_data_in_reg = DFFE(KB1_q_a[7]_PORT_B_data_in, KB1_q_a[7]_clock_1, , , KB1_q_a[7]_clock_enable_1);
KB1_q_a[7]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[7]_PORT_A_address_reg = DFFE(KB1_q_a[7]_PORT_A_address, KB1_q_a[7]_clock_0, , , KB1_q_a[7]_clock_enable_0);
KB1_q_a[7]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[7]_PORT_B_address_reg = DFFE(KB1_q_a[7]_PORT_B_address, KB1_q_a[7]_clock_1, , , KB1_q_a[7]_clock_enable_1);
KB1_q_a[7]_PORT_A_write_enable = GND;
KB1_q_a[7]_PORT_A_write_enable_reg = DFFE(KB1_q_a[7]_PORT_A_write_enable, KB1_q_a[7]_clock_0, , , KB1_q_a[7]_clock_enable_0);
KB1_q_a[7]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[7]_PORT_B_write_enable_reg = DFFE(KB1_q_a[7]_PORT_B_write_enable, KB1_q_a[7]_clock_1, , , KB1_q_a[7]_clock_enable_1);
KB1_q_a[7]_clock_0 = NB1__clk0;
KB1_q_a[7]_clock_1 = CCD_PIXCLK;
KB1_q_a[7]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[7]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[7]_clear_1 = !C1_oRST_0;
KB1_q_a[7]_PORT_A_data_out = MEMORY(KB1_q_a[7]_PORT_A_data_in_reg, KB1_q_a[7]_PORT_B_data_in_reg, KB1_q_a[7]_PORT_A_address_reg, KB1_q_a[7]_PORT_B_address_reg, KB1_q_a[7]_PORT_A_write_enable_reg, KB1_q_a[7]_PORT_B_write_enable_reg, , , KB1_q_a[7]_clock_0, KB1_q_a[7]_clock_1, KB1_q_a[7]_clock_enable_0, KB1_q_a[7]_clock_enable_1, , KB1_q_a[7]_clear_1);
KB1_q_a[7]_PORT_A_data_out_reg = DFFE(KB1_q_a[7]_PORT_A_data_out, KB1_q_a[7]_clock_0, KB1_q_a[7]_clear_1, , KB1_q_a[7]_clock_enable_0);
KB1_q_a[7] = KB1_q_a[7]_PORT_A_data_out_reg[0];


--KB2_q_a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[7]_PORT_A_data_in = VCC;
KB2_q_a[7]_PORT_A_data_in_reg = DFFE(KB2_q_a[7]_PORT_A_data_in, KB2_q_a[7]_clock_0, , , KB2_q_a[7]_clock_enable_0);
KB2_q_a[7]_PORT_B_data_in = ~GND;
KB2_q_a[7]_PORT_B_data_in_reg = DFFE(KB2_q_a[7]_PORT_B_data_in, KB2_q_a[7]_clock_1, , , KB2_q_a[7]_clock_enable_1);
KB2_q_a[7]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[7]_PORT_A_address_reg = DFFE(KB2_q_a[7]_PORT_A_address, KB2_q_a[7]_clock_0, , , KB2_q_a[7]_clock_enable_0);
KB2_q_a[7]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[7]_PORT_B_address_reg = DFFE(KB2_q_a[7]_PORT_B_address, KB2_q_a[7]_clock_1, , , KB2_q_a[7]_clock_enable_1);
KB2_q_a[7]_PORT_A_write_enable = GND;
KB2_q_a[7]_PORT_A_write_enable_reg = DFFE(KB2_q_a[7]_PORT_A_write_enable, KB2_q_a[7]_clock_0, , , KB2_q_a[7]_clock_enable_0);
KB2_q_a[7]_PORT_B_write_enable = GND;
KB2_q_a[7]_PORT_B_write_enable_reg = DFFE(KB2_q_a[7]_PORT_B_write_enable, KB2_q_a[7]_clock_1, , , KB2_q_a[7]_clock_enable_1);
KB2_q_a[7]_clock_0 = NB1__clk0;
KB2_q_a[7]_clock_1 = GND;
KB2_q_a[7]_clock_enable_0 = GND;
KB2_q_a[7]_clock_enable_1 = GND;
KB2_q_a[7]_clear_1 = GND;
KB2_q_a[7]_PORT_A_data_out = MEMORY(KB2_q_a[7]_PORT_A_data_in_reg, KB2_q_a[7]_PORT_B_data_in_reg, KB2_q_a[7]_PORT_A_address_reg, KB2_q_a[7]_PORT_B_address_reg, KB2_q_a[7]_PORT_A_write_enable_reg, KB2_q_a[7]_PORT_B_write_enable_reg, , , KB2_q_a[7]_clock_0, KB2_q_a[7]_clock_1, KB2_q_a[7]_clock_enable_0, KB2_q_a[7]_clock_enable_1, , KB2_q_a[7]_clear_1);
KB2_q_a[7]_PORT_A_data_out_reg = DFFE(KB2_q_a[7]_PORT_A_data_out, KB2_q_a[7]_clock_0, KB2_q_a[7]_clear_1, , KB2_q_a[7]_clock_enable_0);
KB2_q_a[7] = KB2_q_a[7]_PORT_A_data_out_reg[0];


--G1L183 is Sdram_Control_4Port:u6|mDATAIN[7]~167
G1L183 = G1_mWR & KB1_q_a[7] # !G1_mWR & (KB2_q_a[7]);


--KB1_q_a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[8]_PORT_A_data_in = VCC;
KB1_q_a[8]_PORT_A_data_in_reg = DFFE(KB1_q_a[8]_PORT_A_data_in, KB1_q_a[8]_clock_0, , , KB1_q_a[8]_clock_enable_0);
KB1_q_a[8]_PORT_B_data_in = E1_mCCD_G[9];
KB1_q_a[8]_PORT_B_data_in_reg = DFFE(KB1_q_a[8]_PORT_B_data_in, KB1_q_a[8]_clock_1, , , KB1_q_a[8]_clock_enable_1);
KB1_q_a[8]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[8]_PORT_A_address_reg = DFFE(KB1_q_a[8]_PORT_A_address, KB1_q_a[8]_clock_0, , , KB1_q_a[8]_clock_enable_0);
KB1_q_a[8]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[8]_PORT_B_address_reg = DFFE(KB1_q_a[8]_PORT_B_address, KB1_q_a[8]_clock_1, , , KB1_q_a[8]_clock_enable_1);
KB1_q_a[8]_PORT_A_write_enable = GND;
KB1_q_a[8]_PORT_A_write_enable_reg = DFFE(KB1_q_a[8]_PORT_A_write_enable, KB1_q_a[8]_clock_0, , , KB1_q_a[8]_clock_enable_0);
KB1_q_a[8]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[8]_PORT_B_write_enable_reg = DFFE(KB1_q_a[8]_PORT_B_write_enable, KB1_q_a[8]_clock_1, , , KB1_q_a[8]_clock_enable_1);
KB1_q_a[8]_clock_0 = NB1__clk0;
KB1_q_a[8]_clock_1 = CCD_PIXCLK;
KB1_q_a[8]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[8]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[8]_clear_1 = !C1_oRST_0;
KB1_q_a[8]_PORT_A_data_out = MEMORY(KB1_q_a[8]_PORT_A_data_in_reg, KB1_q_a[8]_PORT_B_data_in_reg, KB1_q_a[8]_PORT_A_address_reg, KB1_q_a[8]_PORT_B_address_reg, KB1_q_a[8]_PORT_A_write_enable_reg, KB1_q_a[8]_PORT_B_write_enable_reg, , , KB1_q_a[8]_clock_0, KB1_q_a[8]_clock_1, KB1_q_a[8]_clock_enable_0, KB1_q_a[8]_clock_enable_1, , KB1_q_a[8]_clear_1);
KB1_q_a[8]_PORT_A_data_out_reg = DFFE(KB1_q_a[8]_PORT_A_data_out, KB1_q_a[8]_clock_0, KB1_q_a[8]_clear_1, , KB1_q_a[8]_clock_enable_0);
KB1_q_a[8] = KB1_q_a[8]_PORT_A_data_out_reg[0];


--KB2_q_a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[8]_PORT_A_data_in = VCC;
KB2_q_a[8]_PORT_A_data_in_reg = DFFE(KB2_q_a[8]_PORT_A_data_in, KB2_q_a[8]_clock_0, , , KB2_q_a[8]_clock_enable_0);
KB2_q_a[8]_PORT_B_data_in = ~GND;
KB2_q_a[8]_PORT_B_data_in_reg = DFFE(KB2_q_a[8]_PORT_B_data_in, KB2_q_a[8]_clock_1, , , KB2_q_a[8]_clock_enable_1);
KB2_q_a[8]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[8]_PORT_A_address_reg = DFFE(KB2_q_a[8]_PORT_A_address, KB2_q_a[8]_clock_0, , , KB2_q_a[8]_clock_enable_0);
KB2_q_a[8]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[8]_PORT_B_address_reg = DFFE(KB2_q_a[8]_PORT_B_address, KB2_q_a[8]_clock_1, , , KB2_q_a[8]_clock_enable_1);
KB2_q_a[8]_PORT_A_write_enable = GND;
KB2_q_a[8]_PORT_A_write_enable_reg = DFFE(KB2_q_a[8]_PORT_A_write_enable, KB2_q_a[8]_clock_0, , , KB2_q_a[8]_clock_enable_0);
KB2_q_a[8]_PORT_B_write_enable = GND;
KB2_q_a[8]_PORT_B_write_enable_reg = DFFE(KB2_q_a[8]_PORT_B_write_enable, KB2_q_a[8]_clock_1, , , KB2_q_a[8]_clock_enable_1);
KB2_q_a[8]_clock_0 = NB1__clk0;
KB2_q_a[8]_clock_1 = GND;
KB2_q_a[8]_clock_enable_0 = GND;
KB2_q_a[8]_clock_enable_1 = GND;
KB2_q_a[8]_clear_1 = GND;
KB2_q_a[8]_PORT_A_data_out = MEMORY(KB2_q_a[8]_PORT_A_data_in_reg, KB2_q_a[8]_PORT_B_data_in_reg, KB2_q_a[8]_PORT_A_address_reg, KB2_q_a[8]_PORT_B_address_reg, KB2_q_a[8]_PORT_A_write_enable_reg, KB2_q_a[8]_PORT_B_write_enable_reg, , , KB2_q_a[8]_clock_0, KB2_q_a[8]_clock_1, KB2_q_a[8]_clock_enable_0, KB2_q_a[8]_clock_enable_1, , KB2_q_a[8]_clear_1);
KB2_q_a[8]_PORT_A_data_out_reg = DFFE(KB2_q_a[8]_PORT_A_data_out, KB2_q_a[8]_clock_0, KB2_q_a[8]_clear_1, , KB2_q_a[8]_clock_enable_0);
KB2_q_a[8] = KB2_q_a[8]_PORT_A_data_out_reg[0];


--G1L184 is Sdram_Control_4Port:u6|mDATAIN[8]~168
G1L184 = G1_mWR & KB1_q_a[8] # !G1_mWR & (KB2_q_a[8]);


--KB1_q_a[9] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[9]_PORT_A_data_in = VCC;
KB1_q_a[9]_PORT_A_data_in_reg = DFFE(KB1_q_a[9]_PORT_A_data_in, KB1_q_a[9]_clock_0, , , KB1_q_a[9]_clock_enable_0);
KB1_q_a[9]_PORT_B_data_in = E1_mCCD_G[10];
KB1_q_a[9]_PORT_B_data_in_reg = DFFE(KB1_q_a[9]_PORT_B_data_in, KB1_q_a[9]_clock_1, , , KB1_q_a[9]_clock_enable_1);
KB1_q_a[9]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[9]_PORT_A_address_reg = DFFE(KB1_q_a[9]_PORT_A_address, KB1_q_a[9]_clock_0, , , KB1_q_a[9]_clock_enable_0);
KB1_q_a[9]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[9]_PORT_B_address_reg = DFFE(KB1_q_a[9]_PORT_B_address, KB1_q_a[9]_clock_1, , , KB1_q_a[9]_clock_enable_1);
KB1_q_a[9]_PORT_A_write_enable = GND;
KB1_q_a[9]_PORT_A_write_enable_reg = DFFE(KB1_q_a[9]_PORT_A_write_enable, KB1_q_a[9]_clock_0, , , KB1_q_a[9]_clock_enable_0);
KB1_q_a[9]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[9]_PORT_B_write_enable_reg = DFFE(KB1_q_a[9]_PORT_B_write_enable, KB1_q_a[9]_clock_1, , , KB1_q_a[9]_clock_enable_1);
KB1_q_a[9]_clock_0 = NB1__clk0;
KB1_q_a[9]_clock_1 = CCD_PIXCLK;
KB1_q_a[9]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[9]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[9]_clear_1 = !C1_oRST_0;
KB1_q_a[9]_PORT_A_data_out = MEMORY(KB1_q_a[9]_PORT_A_data_in_reg, KB1_q_a[9]_PORT_B_data_in_reg, KB1_q_a[9]_PORT_A_address_reg, KB1_q_a[9]_PORT_B_address_reg, KB1_q_a[9]_PORT_A_write_enable_reg, KB1_q_a[9]_PORT_B_write_enable_reg, , , KB1_q_a[9]_clock_0, KB1_q_a[9]_clock_1, KB1_q_a[9]_clock_enable_0, KB1_q_a[9]_clock_enable_1, , KB1_q_a[9]_clear_1);
KB1_q_a[9]_PORT_A_data_out_reg = DFFE(KB1_q_a[9]_PORT_A_data_out, KB1_q_a[9]_clock_0, KB1_q_a[9]_clear_1, , KB1_q_a[9]_clock_enable_0);
KB1_q_a[9] = KB1_q_a[9]_PORT_A_data_out_reg[0];


--KB2_q_a[9] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[9]_PORT_A_data_in = VCC;
KB2_q_a[9]_PORT_A_data_in_reg = DFFE(KB2_q_a[9]_PORT_A_data_in, KB2_q_a[9]_clock_0, , , KB2_q_a[9]_clock_enable_0);
KB2_q_a[9]_PORT_B_data_in = ~GND;
KB2_q_a[9]_PORT_B_data_in_reg = DFFE(KB2_q_a[9]_PORT_B_data_in, KB2_q_a[9]_clock_1, , , KB2_q_a[9]_clock_enable_1);
KB2_q_a[9]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[9]_PORT_A_address_reg = DFFE(KB2_q_a[9]_PORT_A_address, KB2_q_a[9]_clock_0, , , KB2_q_a[9]_clock_enable_0);
KB2_q_a[9]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[9]_PORT_B_address_reg = DFFE(KB2_q_a[9]_PORT_B_address, KB2_q_a[9]_clock_1, , , KB2_q_a[9]_clock_enable_1);
KB2_q_a[9]_PORT_A_write_enable = GND;
KB2_q_a[9]_PORT_A_write_enable_reg = DFFE(KB2_q_a[9]_PORT_A_write_enable, KB2_q_a[9]_clock_0, , , KB2_q_a[9]_clock_enable_0);
KB2_q_a[9]_PORT_B_write_enable = GND;
KB2_q_a[9]_PORT_B_write_enable_reg = DFFE(KB2_q_a[9]_PORT_B_write_enable, KB2_q_a[9]_clock_1, , , KB2_q_a[9]_clock_enable_1);
KB2_q_a[9]_clock_0 = NB1__clk0;
KB2_q_a[9]_clock_1 = GND;
KB2_q_a[9]_clock_enable_0 = GND;
KB2_q_a[9]_clock_enable_1 = GND;
KB2_q_a[9]_clear_1 = GND;
KB2_q_a[9]_PORT_A_data_out = MEMORY(KB2_q_a[9]_PORT_A_data_in_reg, KB2_q_a[9]_PORT_B_data_in_reg, KB2_q_a[9]_PORT_A_address_reg, KB2_q_a[9]_PORT_B_address_reg, KB2_q_a[9]_PORT_A_write_enable_reg, KB2_q_a[9]_PORT_B_write_enable_reg, , , KB2_q_a[9]_clock_0, KB2_q_a[9]_clock_1, KB2_q_a[9]_clock_enable_0, KB2_q_a[9]_clock_enable_1, , KB2_q_a[9]_clear_1);
KB2_q_a[9]_PORT_A_data_out_reg = DFFE(KB2_q_a[9]_PORT_A_data_out, KB2_q_a[9]_clock_0, KB2_q_a[9]_clear_1, , KB2_q_a[9]_clock_enable_0);
KB2_q_a[9] = KB2_q_a[9]_PORT_A_data_out_reg[0];


--G1L185 is Sdram_Control_4Port:u6|mDATAIN[9]~169
G1L185 = G1_mWR & KB1_q_a[9] # !G1_mWR & (KB2_q_a[9]);


--KB1_q_a[10] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[10]_PORT_A_data_in = VCC;
KB1_q_a[10]_PORT_A_data_in_reg = DFFE(KB1_q_a[10]_PORT_A_data_in, KB1_q_a[10]_clock_0, , , KB1_q_a[10]_clock_enable_0);
KB1_q_a[10]_PORT_B_data_in = E1_mCCD_R[5];
KB1_q_a[10]_PORT_B_data_in_reg = DFFE(KB1_q_a[10]_PORT_B_data_in, KB1_q_a[10]_clock_1, , , KB1_q_a[10]_clock_enable_1);
KB1_q_a[10]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[10]_PORT_A_address_reg = DFFE(KB1_q_a[10]_PORT_A_address, KB1_q_a[10]_clock_0, , , KB1_q_a[10]_clock_enable_0);
KB1_q_a[10]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[10]_PORT_B_address_reg = DFFE(KB1_q_a[10]_PORT_B_address, KB1_q_a[10]_clock_1, , , KB1_q_a[10]_clock_enable_1);
KB1_q_a[10]_PORT_A_write_enable = GND;
KB1_q_a[10]_PORT_A_write_enable_reg = DFFE(KB1_q_a[10]_PORT_A_write_enable, KB1_q_a[10]_clock_0, , , KB1_q_a[10]_clock_enable_0);
KB1_q_a[10]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[10]_PORT_B_write_enable_reg = DFFE(KB1_q_a[10]_PORT_B_write_enable, KB1_q_a[10]_clock_1, , , KB1_q_a[10]_clock_enable_1);
KB1_q_a[10]_clock_0 = NB1__clk0;
KB1_q_a[10]_clock_1 = CCD_PIXCLK;
KB1_q_a[10]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[10]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[10]_clear_1 = !C1_oRST_0;
KB1_q_a[10]_PORT_A_data_out = MEMORY(KB1_q_a[10]_PORT_A_data_in_reg, KB1_q_a[10]_PORT_B_data_in_reg, KB1_q_a[10]_PORT_A_address_reg, KB1_q_a[10]_PORT_B_address_reg, KB1_q_a[10]_PORT_A_write_enable_reg, KB1_q_a[10]_PORT_B_write_enable_reg, , , KB1_q_a[10]_clock_0, KB1_q_a[10]_clock_1, KB1_q_a[10]_clock_enable_0, KB1_q_a[10]_clock_enable_1, , KB1_q_a[10]_clear_1);
KB1_q_a[10]_PORT_A_data_out_reg = DFFE(KB1_q_a[10]_PORT_A_data_out, KB1_q_a[10]_clock_0, KB1_q_a[10]_clear_1, , KB1_q_a[10]_clock_enable_0);
KB1_q_a[10] = KB1_q_a[10]_PORT_A_data_out_reg[0];


--KB2_q_a[10] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[10]_PORT_A_data_in = VCC;
KB2_q_a[10]_PORT_A_data_in_reg = DFFE(KB2_q_a[10]_PORT_A_data_in, KB2_q_a[10]_clock_0, , , KB2_q_a[10]_clock_enable_0);
KB2_q_a[10]_PORT_B_data_in = ~GND;
KB2_q_a[10]_PORT_B_data_in_reg = DFFE(KB2_q_a[10]_PORT_B_data_in, KB2_q_a[10]_clock_1, , , KB2_q_a[10]_clock_enable_1);
KB2_q_a[10]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[10]_PORT_A_address_reg = DFFE(KB2_q_a[10]_PORT_A_address, KB2_q_a[10]_clock_0, , , KB2_q_a[10]_clock_enable_0);
KB2_q_a[10]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[10]_PORT_B_address_reg = DFFE(KB2_q_a[10]_PORT_B_address, KB2_q_a[10]_clock_1, , , KB2_q_a[10]_clock_enable_1);
KB2_q_a[10]_PORT_A_write_enable = GND;
KB2_q_a[10]_PORT_A_write_enable_reg = DFFE(KB2_q_a[10]_PORT_A_write_enable, KB2_q_a[10]_clock_0, , , KB2_q_a[10]_clock_enable_0);
KB2_q_a[10]_PORT_B_write_enable = GND;
KB2_q_a[10]_PORT_B_write_enable_reg = DFFE(KB2_q_a[10]_PORT_B_write_enable, KB2_q_a[10]_clock_1, , , KB2_q_a[10]_clock_enable_1);
KB2_q_a[10]_clock_0 = NB1__clk0;
KB2_q_a[10]_clock_1 = GND;
KB2_q_a[10]_clock_enable_0 = GND;
KB2_q_a[10]_clock_enable_1 = GND;
KB2_q_a[10]_clear_1 = GND;
KB2_q_a[10]_PORT_A_data_out = MEMORY(KB2_q_a[10]_PORT_A_data_in_reg, KB2_q_a[10]_PORT_B_data_in_reg, KB2_q_a[10]_PORT_A_address_reg, KB2_q_a[10]_PORT_B_address_reg, KB2_q_a[10]_PORT_A_write_enable_reg, KB2_q_a[10]_PORT_B_write_enable_reg, , , KB2_q_a[10]_clock_0, KB2_q_a[10]_clock_1, KB2_q_a[10]_clock_enable_0, KB2_q_a[10]_clock_enable_1, , KB2_q_a[10]_clear_1);
KB2_q_a[10]_PORT_A_data_out_reg = DFFE(KB2_q_a[10]_PORT_A_data_out, KB2_q_a[10]_clock_0, KB2_q_a[10]_clear_1, , KB2_q_a[10]_clock_enable_0);
KB2_q_a[10] = KB2_q_a[10]_PORT_A_data_out_reg[0];


--G1L186 is Sdram_Control_4Port:u6|mDATAIN[10]~170
G1L186 = G1_mWR & KB1_q_a[10] # !G1_mWR & (KB2_q_a[10]);


--KB1_q_a[11] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[11]_PORT_A_data_in = VCC;
KB1_q_a[11]_PORT_A_data_in_reg = DFFE(KB1_q_a[11]_PORT_A_data_in, KB1_q_a[11]_clock_0, , , KB1_q_a[11]_clock_enable_0);
KB1_q_a[11]_PORT_B_data_in = E1_mCCD_R[6];
KB1_q_a[11]_PORT_B_data_in_reg = DFFE(KB1_q_a[11]_PORT_B_data_in, KB1_q_a[11]_clock_1, , , KB1_q_a[11]_clock_enable_1);
KB1_q_a[11]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[11]_PORT_A_address_reg = DFFE(KB1_q_a[11]_PORT_A_address, KB1_q_a[11]_clock_0, , , KB1_q_a[11]_clock_enable_0);
KB1_q_a[11]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[11]_PORT_B_address_reg = DFFE(KB1_q_a[11]_PORT_B_address, KB1_q_a[11]_clock_1, , , KB1_q_a[11]_clock_enable_1);
KB1_q_a[11]_PORT_A_write_enable = GND;
KB1_q_a[11]_PORT_A_write_enable_reg = DFFE(KB1_q_a[11]_PORT_A_write_enable, KB1_q_a[11]_clock_0, , , KB1_q_a[11]_clock_enable_0);
KB1_q_a[11]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[11]_PORT_B_write_enable_reg = DFFE(KB1_q_a[11]_PORT_B_write_enable, KB1_q_a[11]_clock_1, , , KB1_q_a[11]_clock_enable_1);
KB1_q_a[11]_clock_0 = NB1__clk0;
KB1_q_a[11]_clock_1 = CCD_PIXCLK;
KB1_q_a[11]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[11]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[11]_clear_1 = !C1_oRST_0;
KB1_q_a[11]_PORT_A_data_out = MEMORY(KB1_q_a[11]_PORT_A_data_in_reg, KB1_q_a[11]_PORT_B_data_in_reg, KB1_q_a[11]_PORT_A_address_reg, KB1_q_a[11]_PORT_B_address_reg, KB1_q_a[11]_PORT_A_write_enable_reg, KB1_q_a[11]_PORT_B_write_enable_reg, , , KB1_q_a[11]_clock_0, KB1_q_a[11]_clock_1, KB1_q_a[11]_clock_enable_0, KB1_q_a[11]_clock_enable_1, , KB1_q_a[11]_clear_1);
KB1_q_a[11]_PORT_A_data_out_reg = DFFE(KB1_q_a[11]_PORT_A_data_out, KB1_q_a[11]_clock_0, KB1_q_a[11]_clear_1, , KB1_q_a[11]_clock_enable_0);
KB1_q_a[11] = KB1_q_a[11]_PORT_A_data_out_reg[0];


--KB2_q_a[11] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[11]_PORT_A_data_in = VCC;
KB2_q_a[11]_PORT_A_data_in_reg = DFFE(KB2_q_a[11]_PORT_A_data_in, KB2_q_a[11]_clock_0, , , KB2_q_a[11]_clock_enable_0);
KB2_q_a[11]_PORT_B_data_in = ~GND;
KB2_q_a[11]_PORT_B_data_in_reg = DFFE(KB2_q_a[11]_PORT_B_data_in, KB2_q_a[11]_clock_1, , , KB2_q_a[11]_clock_enable_1);
KB2_q_a[11]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[11]_PORT_A_address_reg = DFFE(KB2_q_a[11]_PORT_A_address, KB2_q_a[11]_clock_0, , , KB2_q_a[11]_clock_enable_0);
KB2_q_a[11]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[11]_PORT_B_address_reg = DFFE(KB2_q_a[11]_PORT_B_address, KB2_q_a[11]_clock_1, , , KB2_q_a[11]_clock_enable_1);
KB2_q_a[11]_PORT_A_write_enable = GND;
KB2_q_a[11]_PORT_A_write_enable_reg = DFFE(KB2_q_a[11]_PORT_A_write_enable, KB2_q_a[11]_clock_0, , , KB2_q_a[11]_clock_enable_0);
KB2_q_a[11]_PORT_B_write_enable = GND;
KB2_q_a[11]_PORT_B_write_enable_reg = DFFE(KB2_q_a[11]_PORT_B_write_enable, KB2_q_a[11]_clock_1, , , KB2_q_a[11]_clock_enable_1);
KB2_q_a[11]_clock_0 = NB1__clk0;
KB2_q_a[11]_clock_1 = GND;
KB2_q_a[11]_clock_enable_0 = GND;
KB2_q_a[11]_clock_enable_1 = GND;
KB2_q_a[11]_clear_1 = GND;
KB2_q_a[11]_PORT_A_data_out = MEMORY(KB2_q_a[11]_PORT_A_data_in_reg, KB2_q_a[11]_PORT_B_data_in_reg, KB2_q_a[11]_PORT_A_address_reg, KB2_q_a[11]_PORT_B_address_reg, KB2_q_a[11]_PORT_A_write_enable_reg, KB2_q_a[11]_PORT_B_write_enable_reg, , , KB2_q_a[11]_clock_0, KB2_q_a[11]_clock_1, KB2_q_a[11]_clock_enable_0, KB2_q_a[11]_clock_enable_1, , KB2_q_a[11]_clear_1);
KB2_q_a[11]_PORT_A_data_out_reg = DFFE(KB2_q_a[11]_PORT_A_data_out, KB2_q_a[11]_clock_0, KB2_q_a[11]_clear_1, , KB2_q_a[11]_clock_enable_0);
KB2_q_a[11] = KB2_q_a[11]_PORT_A_data_out_reg[0];


--G1L187 is Sdram_Control_4Port:u6|mDATAIN[11]~171
G1L187 = G1_mWR & KB1_q_a[11] # !G1_mWR & (KB2_q_a[11]);


--KB1_q_a[12] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[12]_PORT_A_data_in = VCC;
KB1_q_a[12]_PORT_A_data_in_reg = DFFE(KB1_q_a[12]_PORT_A_data_in, KB1_q_a[12]_clock_0, , , KB1_q_a[12]_clock_enable_0);
KB1_q_a[12]_PORT_B_data_in = E1_mCCD_R[7];
KB1_q_a[12]_PORT_B_data_in_reg = DFFE(KB1_q_a[12]_PORT_B_data_in, KB1_q_a[12]_clock_1, , , KB1_q_a[12]_clock_enable_1);
KB1_q_a[12]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[12]_PORT_A_address_reg = DFFE(KB1_q_a[12]_PORT_A_address, KB1_q_a[12]_clock_0, , , KB1_q_a[12]_clock_enable_0);
KB1_q_a[12]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[12]_PORT_B_address_reg = DFFE(KB1_q_a[12]_PORT_B_address, KB1_q_a[12]_clock_1, , , KB1_q_a[12]_clock_enable_1);
KB1_q_a[12]_PORT_A_write_enable = GND;
KB1_q_a[12]_PORT_A_write_enable_reg = DFFE(KB1_q_a[12]_PORT_A_write_enable, KB1_q_a[12]_clock_0, , , KB1_q_a[12]_clock_enable_0);
KB1_q_a[12]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[12]_PORT_B_write_enable_reg = DFFE(KB1_q_a[12]_PORT_B_write_enable, KB1_q_a[12]_clock_1, , , KB1_q_a[12]_clock_enable_1);
KB1_q_a[12]_clock_0 = NB1__clk0;
KB1_q_a[12]_clock_1 = CCD_PIXCLK;
KB1_q_a[12]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[12]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[12]_clear_1 = !C1_oRST_0;
KB1_q_a[12]_PORT_A_data_out = MEMORY(KB1_q_a[12]_PORT_A_data_in_reg, KB1_q_a[12]_PORT_B_data_in_reg, KB1_q_a[12]_PORT_A_address_reg, KB1_q_a[12]_PORT_B_address_reg, KB1_q_a[12]_PORT_A_write_enable_reg, KB1_q_a[12]_PORT_B_write_enable_reg, , , KB1_q_a[12]_clock_0, KB1_q_a[12]_clock_1, KB1_q_a[12]_clock_enable_0, KB1_q_a[12]_clock_enable_1, , KB1_q_a[12]_clear_1);
KB1_q_a[12]_PORT_A_data_out_reg = DFFE(KB1_q_a[12]_PORT_A_data_out, KB1_q_a[12]_clock_0, KB1_q_a[12]_clear_1, , KB1_q_a[12]_clock_enable_0);
KB1_q_a[12] = KB1_q_a[12]_PORT_A_data_out_reg[0];


--KB2_q_a[12] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[12]_PORT_A_data_in = VCC;
KB2_q_a[12]_PORT_A_data_in_reg = DFFE(KB2_q_a[12]_PORT_A_data_in, KB2_q_a[12]_clock_0, , , KB2_q_a[12]_clock_enable_0);
KB2_q_a[12]_PORT_B_data_in = ~GND;
KB2_q_a[12]_PORT_B_data_in_reg = DFFE(KB2_q_a[12]_PORT_B_data_in, KB2_q_a[12]_clock_1, , , KB2_q_a[12]_clock_enable_1);
KB2_q_a[12]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[12]_PORT_A_address_reg = DFFE(KB2_q_a[12]_PORT_A_address, KB2_q_a[12]_clock_0, , , KB2_q_a[12]_clock_enable_0);
KB2_q_a[12]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[12]_PORT_B_address_reg = DFFE(KB2_q_a[12]_PORT_B_address, KB2_q_a[12]_clock_1, , , KB2_q_a[12]_clock_enable_1);
KB2_q_a[12]_PORT_A_write_enable = GND;
KB2_q_a[12]_PORT_A_write_enable_reg = DFFE(KB2_q_a[12]_PORT_A_write_enable, KB2_q_a[12]_clock_0, , , KB2_q_a[12]_clock_enable_0);
KB2_q_a[12]_PORT_B_write_enable = GND;
KB2_q_a[12]_PORT_B_write_enable_reg = DFFE(KB2_q_a[12]_PORT_B_write_enable, KB2_q_a[12]_clock_1, , , KB2_q_a[12]_clock_enable_1);
KB2_q_a[12]_clock_0 = NB1__clk0;
KB2_q_a[12]_clock_1 = GND;
KB2_q_a[12]_clock_enable_0 = GND;
KB2_q_a[12]_clock_enable_1 = GND;
KB2_q_a[12]_clear_1 = GND;
KB2_q_a[12]_PORT_A_data_out = MEMORY(KB2_q_a[12]_PORT_A_data_in_reg, KB2_q_a[12]_PORT_B_data_in_reg, KB2_q_a[12]_PORT_A_address_reg, KB2_q_a[12]_PORT_B_address_reg, KB2_q_a[12]_PORT_A_write_enable_reg, KB2_q_a[12]_PORT_B_write_enable_reg, , , KB2_q_a[12]_clock_0, KB2_q_a[12]_clock_1, KB2_q_a[12]_clock_enable_0, KB2_q_a[12]_clock_enable_1, , KB2_q_a[12]_clear_1);
KB2_q_a[12]_PORT_A_data_out_reg = DFFE(KB2_q_a[12]_PORT_A_data_out, KB2_q_a[12]_clock_0, KB2_q_a[12]_clear_1, , KB2_q_a[12]_clock_enable_0);
KB2_q_a[12] = KB2_q_a[12]_PORT_A_data_out_reg[0];


--G1L188 is Sdram_Control_4Port:u6|mDATAIN[12]~172
G1L188 = G1_mWR & KB1_q_a[12] # !G1_mWR & (KB2_q_a[12]);


--KB1_q_a[13] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[13]_PORT_A_data_in = VCC;
KB1_q_a[13]_PORT_A_data_in_reg = DFFE(KB1_q_a[13]_PORT_A_data_in, KB1_q_a[13]_clock_0, , , KB1_q_a[13]_clock_enable_0);
KB1_q_a[13]_PORT_B_data_in = E1_mCCD_R[8];
KB1_q_a[13]_PORT_B_data_in_reg = DFFE(KB1_q_a[13]_PORT_B_data_in, KB1_q_a[13]_clock_1, , , KB1_q_a[13]_clock_enable_1);
KB1_q_a[13]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[13]_PORT_A_address_reg = DFFE(KB1_q_a[13]_PORT_A_address, KB1_q_a[13]_clock_0, , , KB1_q_a[13]_clock_enable_0);
KB1_q_a[13]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[13]_PORT_B_address_reg = DFFE(KB1_q_a[13]_PORT_B_address, KB1_q_a[13]_clock_1, , , KB1_q_a[13]_clock_enable_1);
KB1_q_a[13]_PORT_A_write_enable = GND;
KB1_q_a[13]_PORT_A_write_enable_reg = DFFE(KB1_q_a[13]_PORT_A_write_enable, KB1_q_a[13]_clock_0, , , KB1_q_a[13]_clock_enable_0);
KB1_q_a[13]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[13]_PORT_B_write_enable_reg = DFFE(KB1_q_a[13]_PORT_B_write_enable, KB1_q_a[13]_clock_1, , , KB1_q_a[13]_clock_enable_1);
KB1_q_a[13]_clock_0 = NB1__clk0;
KB1_q_a[13]_clock_1 = CCD_PIXCLK;
KB1_q_a[13]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[13]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[13]_clear_1 = !C1_oRST_0;
KB1_q_a[13]_PORT_A_data_out = MEMORY(KB1_q_a[13]_PORT_A_data_in_reg, KB1_q_a[13]_PORT_B_data_in_reg, KB1_q_a[13]_PORT_A_address_reg, KB1_q_a[13]_PORT_B_address_reg, KB1_q_a[13]_PORT_A_write_enable_reg, KB1_q_a[13]_PORT_B_write_enable_reg, , , KB1_q_a[13]_clock_0, KB1_q_a[13]_clock_1, KB1_q_a[13]_clock_enable_0, KB1_q_a[13]_clock_enable_1, , KB1_q_a[13]_clear_1);
KB1_q_a[13]_PORT_A_data_out_reg = DFFE(KB1_q_a[13]_PORT_A_data_out, KB1_q_a[13]_clock_0, KB1_q_a[13]_clear_1, , KB1_q_a[13]_clock_enable_0);
KB1_q_a[13] = KB1_q_a[13]_PORT_A_data_out_reg[0];


--KB2_q_a[13] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[13]_PORT_A_data_in = VCC;
KB2_q_a[13]_PORT_A_data_in_reg = DFFE(KB2_q_a[13]_PORT_A_data_in, KB2_q_a[13]_clock_0, , , KB2_q_a[13]_clock_enable_0);
KB2_q_a[13]_PORT_B_data_in = ~GND;
KB2_q_a[13]_PORT_B_data_in_reg = DFFE(KB2_q_a[13]_PORT_B_data_in, KB2_q_a[13]_clock_1, , , KB2_q_a[13]_clock_enable_1);
KB2_q_a[13]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[13]_PORT_A_address_reg = DFFE(KB2_q_a[13]_PORT_A_address, KB2_q_a[13]_clock_0, , , KB2_q_a[13]_clock_enable_0);
KB2_q_a[13]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[13]_PORT_B_address_reg = DFFE(KB2_q_a[13]_PORT_B_address, KB2_q_a[13]_clock_1, , , KB2_q_a[13]_clock_enable_1);
KB2_q_a[13]_PORT_A_write_enable = GND;
KB2_q_a[13]_PORT_A_write_enable_reg = DFFE(KB2_q_a[13]_PORT_A_write_enable, KB2_q_a[13]_clock_0, , , KB2_q_a[13]_clock_enable_0);
KB2_q_a[13]_PORT_B_write_enable = GND;
KB2_q_a[13]_PORT_B_write_enable_reg = DFFE(KB2_q_a[13]_PORT_B_write_enable, KB2_q_a[13]_clock_1, , , KB2_q_a[13]_clock_enable_1);
KB2_q_a[13]_clock_0 = NB1__clk0;
KB2_q_a[13]_clock_1 = GND;
KB2_q_a[13]_clock_enable_0 = GND;
KB2_q_a[13]_clock_enable_1 = GND;
KB2_q_a[13]_clear_1 = GND;
KB2_q_a[13]_PORT_A_data_out = MEMORY(KB2_q_a[13]_PORT_A_data_in_reg, KB2_q_a[13]_PORT_B_data_in_reg, KB2_q_a[13]_PORT_A_address_reg, KB2_q_a[13]_PORT_B_address_reg, KB2_q_a[13]_PORT_A_write_enable_reg, KB2_q_a[13]_PORT_B_write_enable_reg, , , KB2_q_a[13]_clock_0, KB2_q_a[13]_clock_1, KB2_q_a[13]_clock_enable_0, KB2_q_a[13]_clock_enable_1, , KB2_q_a[13]_clear_1);
KB2_q_a[13]_PORT_A_data_out_reg = DFFE(KB2_q_a[13]_PORT_A_data_out, KB2_q_a[13]_clock_0, KB2_q_a[13]_clear_1, , KB2_q_a[13]_clock_enable_0);
KB2_q_a[13] = KB2_q_a[13]_PORT_A_data_out_reg[0];


--G1L189 is Sdram_Control_4Port:u6|mDATAIN[13]~173
G1L189 = G1_mWR & KB1_q_a[13] # !G1_mWR & (KB2_q_a[13]);


--KB1_q_a[14] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[14]_PORT_A_data_in = VCC;
KB1_q_a[14]_PORT_A_data_in_reg = DFFE(KB1_q_a[14]_PORT_A_data_in, KB1_q_a[14]_clock_0, , , KB1_q_a[14]_clock_enable_0);
KB1_q_a[14]_PORT_B_data_in = E1_mCCD_R[9];
KB1_q_a[14]_PORT_B_data_in_reg = DFFE(KB1_q_a[14]_PORT_B_data_in, KB1_q_a[14]_clock_1, , , KB1_q_a[14]_clock_enable_1);
KB1_q_a[14]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[14]_PORT_A_address_reg = DFFE(KB1_q_a[14]_PORT_A_address, KB1_q_a[14]_clock_0, , , KB1_q_a[14]_clock_enable_0);
KB1_q_a[14]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[14]_PORT_B_address_reg = DFFE(KB1_q_a[14]_PORT_B_address, KB1_q_a[14]_clock_1, , , KB1_q_a[14]_clock_enable_1);
KB1_q_a[14]_PORT_A_write_enable = GND;
KB1_q_a[14]_PORT_A_write_enable_reg = DFFE(KB1_q_a[14]_PORT_A_write_enable, KB1_q_a[14]_clock_0, , , KB1_q_a[14]_clock_enable_0);
KB1_q_a[14]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[14]_PORT_B_write_enable_reg = DFFE(KB1_q_a[14]_PORT_B_write_enable, KB1_q_a[14]_clock_1, , , KB1_q_a[14]_clock_enable_1);
KB1_q_a[14]_clock_0 = NB1__clk0;
KB1_q_a[14]_clock_1 = CCD_PIXCLK;
KB1_q_a[14]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[14]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[14]_clear_1 = !C1_oRST_0;
KB1_q_a[14]_PORT_A_data_out = MEMORY(KB1_q_a[14]_PORT_A_data_in_reg, KB1_q_a[14]_PORT_B_data_in_reg, KB1_q_a[14]_PORT_A_address_reg, KB1_q_a[14]_PORT_B_address_reg, KB1_q_a[14]_PORT_A_write_enable_reg, KB1_q_a[14]_PORT_B_write_enable_reg, , , KB1_q_a[14]_clock_0, KB1_q_a[14]_clock_1, KB1_q_a[14]_clock_enable_0, KB1_q_a[14]_clock_enable_1, , KB1_q_a[14]_clear_1);
KB1_q_a[14]_PORT_A_data_out_reg = DFFE(KB1_q_a[14]_PORT_A_data_out, KB1_q_a[14]_clock_0, KB1_q_a[14]_clear_1, , KB1_q_a[14]_clock_enable_0);
KB1_q_a[14] = KB1_q_a[14]_PORT_A_data_out_reg[0];


--KB2_q_a[14] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[14]_PORT_A_data_in = VCC;
KB2_q_a[14]_PORT_A_data_in_reg = DFFE(KB2_q_a[14]_PORT_A_data_in, KB2_q_a[14]_clock_0, , , KB2_q_a[14]_clock_enable_0);
KB2_q_a[14]_PORT_B_data_in = ~GND;
KB2_q_a[14]_PORT_B_data_in_reg = DFFE(KB2_q_a[14]_PORT_B_data_in, KB2_q_a[14]_clock_1, , , KB2_q_a[14]_clock_enable_1);
KB2_q_a[14]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[14]_PORT_A_address_reg = DFFE(KB2_q_a[14]_PORT_A_address, KB2_q_a[14]_clock_0, , , KB2_q_a[14]_clock_enable_0);
KB2_q_a[14]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[14]_PORT_B_address_reg = DFFE(KB2_q_a[14]_PORT_B_address, KB2_q_a[14]_clock_1, , , KB2_q_a[14]_clock_enable_1);
KB2_q_a[14]_PORT_A_write_enable = GND;
KB2_q_a[14]_PORT_A_write_enable_reg = DFFE(KB2_q_a[14]_PORT_A_write_enable, KB2_q_a[14]_clock_0, , , KB2_q_a[14]_clock_enable_0);
KB2_q_a[14]_PORT_B_write_enable = GND;
KB2_q_a[14]_PORT_B_write_enable_reg = DFFE(KB2_q_a[14]_PORT_B_write_enable, KB2_q_a[14]_clock_1, , , KB2_q_a[14]_clock_enable_1);
KB2_q_a[14]_clock_0 = NB1__clk0;
KB2_q_a[14]_clock_1 = GND;
KB2_q_a[14]_clock_enable_0 = GND;
KB2_q_a[14]_clock_enable_1 = GND;
KB2_q_a[14]_clear_1 = GND;
KB2_q_a[14]_PORT_A_data_out = MEMORY(KB2_q_a[14]_PORT_A_data_in_reg, KB2_q_a[14]_PORT_B_data_in_reg, KB2_q_a[14]_PORT_A_address_reg, KB2_q_a[14]_PORT_B_address_reg, KB2_q_a[14]_PORT_A_write_enable_reg, KB2_q_a[14]_PORT_B_write_enable_reg, , , KB2_q_a[14]_clock_0, KB2_q_a[14]_clock_1, KB2_q_a[14]_clock_enable_0, KB2_q_a[14]_clock_enable_1, , KB2_q_a[14]_clear_1);
KB2_q_a[14]_PORT_A_data_out_reg = DFFE(KB2_q_a[14]_PORT_A_data_out, KB2_q_a[14]_clock_0, KB2_q_a[14]_clear_1, , KB2_q_a[14]_clock_enable_0);
KB2_q_a[14] = KB2_q_a[14]_PORT_A_data_out_reg[0];


--G1L190 is Sdram_Control_4Port:u6|mDATAIN[14]~174
G1L190 = G1_mWR & KB1_q_a[14] # !G1_mWR & (KB2_q_a[14]);


--KB1_q_a[15] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_a[15]_PORT_A_data_in = VCC;
KB1_q_a[15]_PORT_A_data_in_reg = DFFE(KB1_q_a[15]_PORT_A_data_in, KB1_q_a[15]_clock_0, , , KB1_q_a[15]_clock_enable_0);
KB1_q_a[15]_PORT_B_data_in = ~GND;
KB1_q_a[15]_PORT_B_data_in_reg = DFFE(KB1_q_a[15]_PORT_B_data_in, KB1_q_a[15]_clock_1, , , KB1_q_a[15]_clock_enable_1);
KB1_q_a[15]_PORT_A_address = BUS(CB1_power_modified_counter_values[0], CB1_power_modified_counter_values[1], CB1_power_modified_counter_values[2], CB1_power_modified_counter_values[3], CB1_power_modified_counter_values[4], CB1_power_modified_counter_values[5], CB1_power_modified_counter_values[6], CB1_power_modified_counter_values[7], CB1_power_modified_counter_values[8]);
KB1_q_a[15]_PORT_A_address_reg = DFFE(KB1_q_a[15]_PORT_A_address, KB1_q_a[15]_clock_0, , , KB1_q_a[15]_clock_enable_0);
KB1_q_a[15]_PORT_B_address = BUS(AB1_wrptr_g[0], AB1_wrptr_g[1], AB1_wrptr_g[2], AB1_wrptr_g[3], AB1_wrptr_g[4], AB1_wrptr_g[5], AB1_wrptr_g[6], AB1_wrptr_g[7], AB1_wrptr_g[8]);
KB1_q_a[15]_PORT_B_address_reg = DFFE(KB1_q_a[15]_PORT_B_address, KB1_q_a[15]_clock_1, , , KB1_q_a[15]_clock_enable_1);
KB1_q_a[15]_PORT_A_write_enable = GND;
KB1_q_a[15]_PORT_A_write_enable_reg = DFFE(KB1_q_a[15]_PORT_A_write_enable, KB1_q_a[15]_clock_0, , , KB1_q_a[15]_clock_enable_0);
KB1_q_a[15]_PORT_B_write_enable = AB1_valid_wrreq;
KB1_q_a[15]_PORT_B_write_enable_reg = DFFE(KB1_q_a[15]_PORT_B_write_enable, KB1_q_a[15]_clock_1, , , KB1_q_a[15]_clock_enable_1);
KB1_q_a[15]_clock_0 = NB1__clk0;
KB1_q_a[15]_clock_1 = CCD_PIXCLK;
KB1_q_a[15]_clock_enable_0 = AB1_valid_rdreq;
KB1_q_a[15]_clock_enable_1 = AB1_valid_wrreq;
KB1_q_a[15]_clear_1 = !C1_oRST_0;
KB1_q_a[15]_PORT_A_data_out = MEMORY(KB1_q_a[15]_PORT_A_data_in_reg, KB1_q_a[15]_PORT_B_data_in_reg, KB1_q_a[15]_PORT_A_address_reg, KB1_q_a[15]_PORT_B_address_reg, KB1_q_a[15]_PORT_A_write_enable_reg, KB1_q_a[15]_PORT_B_write_enable_reg, , , KB1_q_a[15]_clock_0, KB1_q_a[15]_clock_1, KB1_q_a[15]_clock_enable_0, KB1_q_a[15]_clock_enable_1, , KB1_q_a[15]_clear_1);
KB1_q_a[15]_PORT_A_data_out_reg = DFFE(KB1_q_a[15]_PORT_A_data_out, KB1_q_a[15]_clock_0, KB1_q_a[15]_clear_1, , KB1_q_a[15]_clock_enable_0);
KB1_q_a[15] = KB1_q_a[15]_PORT_A_data_out_reg[0];


--KB2_q_a[15] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_a[15]_PORT_A_data_in = VCC;
KB2_q_a[15]_PORT_A_data_in_reg = DFFE(KB2_q_a[15]_PORT_A_data_in, KB2_q_a[15]_clock_0, , , KB2_q_a[15]_clock_enable_0);
KB2_q_a[15]_PORT_B_data_in = ~GND;
KB2_q_a[15]_PORT_B_data_in_reg = DFFE(KB2_q_a[15]_PORT_B_data_in, KB2_q_a[15]_clock_1, , , KB2_q_a[15]_clock_enable_1);
KB2_q_a[15]_PORT_A_address = BUS(CB2_power_modified_counter_values[0], CB2_power_modified_counter_values[1], CB2_power_modified_counter_values[2], CB2_power_modified_counter_values[3], CB2_power_modified_counter_values[4], CB2_power_modified_counter_values[5], CB2_power_modified_counter_values[6], CB2_power_modified_counter_values[7], CB2_power_modified_counter_values[8]);
KB2_q_a[15]_PORT_A_address_reg = DFFE(KB2_q_a[15]_PORT_A_address, KB2_q_a[15]_clock_0, , , KB2_q_a[15]_clock_enable_0);
KB2_q_a[15]_PORT_B_address = BUS(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
KB2_q_a[15]_PORT_B_address_reg = DFFE(KB2_q_a[15]_PORT_B_address, KB2_q_a[15]_clock_1, , , KB2_q_a[15]_clock_enable_1);
KB2_q_a[15]_PORT_A_write_enable = GND;
KB2_q_a[15]_PORT_A_write_enable_reg = DFFE(KB2_q_a[15]_PORT_A_write_enable, KB2_q_a[15]_clock_0, , , KB2_q_a[15]_clock_enable_0);
KB2_q_a[15]_PORT_B_write_enable = GND;
KB2_q_a[15]_PORT_B_write_enable_reg = DFFE(KB2_q_a[15]_PORT_B_write_enable, KB2_q_a[15]_clock_1, , , KB2_q_a[15]_clock_enable_1);
KB2_q_a[15]_clock_0 = NB1__clk0;
KB2_q_a[15]_clock_1 = GND;
KB2_q_a[15]_clock_enable_0 = GND;
KB2_q_a[15]_clock_enable_1 = GND;
KB2_q_a[15]_clear_1 = GND;
KB2_q_a[15]_PORT_A_data_out = MEMORY(KB2_q_a[15]_PORT_A_data_in_reg, KB2_q_a[15]_PORT_B_data_in_reg, KB2_q_a[15]_PORT_A_address_reg, KB2_q_a[15]_PORT_B_address_reg, KB2_q_a[15]_PORT_A_write_enable_reg, KB2_q_a[15]_PORT_B_write_enable_reg, , , KB2_q_a[15]_clock_0, KB2_q_a[15]_clock_1, KB2_q_a[15]_clock_enable_0, KB2_q_a[15]_clock_enable_1, , KB2_q_a[15]_clear_1);
KB2_q_a[15]_PORT_A_data_out_reg = DFFE(KB2_q_a[15]_PORT_A_data_out, KB2_q_a[15]_clock_0, KB2_q_a[15]_clear_1, , KB2_q_a[15]_clock_enable_0);
KB2_q_a[15] = KB2_q_a[15]_PORT_A_data_out_reg[0];


--G1L191 is Sdram_Control_4Port:u6|mDATAIN[15]~175
G1L191 = G1_mWR & KB1_q_a[15] # !G1_mWR & (KB2_q_a[15]);


--PB2L25Q is I2C_AV_Config:u8|I2C_Controller:u0|SDO~reg0
PB2L25Q = DFFEAS(PB2L70, J1_mI2C_CTRL_CLK, KEY[0],  ,  ,  ,  ,  ,  );


--PB1L44Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~reg0
PB1L44Q = DFFEAS(PB1L42, H1_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H1_mI2C_GO);


--PB1L50Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~reg0
PB1L50Q = DFFEAS(PB1L48, H1_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H1_mI2C_GO);


--PB1L53Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~reg0
PB1L53Q = DFFEAS(PB1L51, H1_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H1_mI2C_GO);


--PB1L47Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~reg0
PB1L47Q = DFFEAS(PB1L45, H1_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H1_mI2C_GO);


--PB1L15 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~253
PB1L15 = PB1L44Q # PB1L50Q # PB1L53Q # PB1L47Q;


--PB1L56Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0
PB1L56Q = DFFEAS(PB1L54, H1_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H1_mI2C_GO);


--PB1L16 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~254
PB1L16 = PB1L56Q & (!PB1L53Q # !PB1L50Q) # !PB1L56Q & PB1L15;


--PB1L59Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0
PB1L59Q = DFFEAS(PB1L57, H1_mI2C_CTRL_CLK, KEY[1],  ,  , VCC,  ,  , !H1_mI2C_GO);


--H1_mI2C_CTRL_CLK is I2C_CCD_Config:u7|mI2C_CTRL_CLK
H1_mI2C_CTRL_CLK = DFFEAS(H1L92, CLOCK_50, KEY[1],  ,  ,  ,  ,  ,  );


--PB1_SCLK is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK
PB1_SCLK = DFFEAS(PB1L23, H1_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--PB1L17 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~255
PB1L17 = PB1L16 & PB1L59Q & !H1_mI2C_CTRL_CLK # !PB1_SCLK;


--PB1L25Q is I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0
PB1L25Q = DFFEAS(PB1L77, H1_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--C1L3 is Reset_Delay:u2|Cont[0]~1196
C1L3 = C1_Cont[0] $ VCC;

--C1L4 is Reset_Delay:u2|Cont[0]~1197
C1L4 = CARRY(C1_Cont[0]);


--C1L6 is Reset_Delay:u2|Cont[1]~1198
C1L6 = C1_Cont[1] & !C1L4 # !C1_Cont[1] & (C1L4 # GND);

--C1L7 is Reset_Delay:u2|Cont[1]~1199
C1L7 = CARRY(!C1L4 # !C1_Cont[1]);


--C1L9 is Reset_Delay:u2|Cont[2]~1200
C1L9 = C1_Cont[2] & (C1L7 $ GND) # !C1_Cont[2] & !C1L7 & VCC;

--C1L10 is Reset_Delay:u2|Cont[2]~1201
C1L10 = CARRY(C1_Cont[2] & !C1L7);


--C1L12 is Reset_Delay:u2|Cont[3]~1202
C1L12 = C1_Cont[3] & !C1L10 # !C1_Cont[3] & (C1L10 # GND);

--C1L13 is Reset_Delay:u2|Cont[3]~1203
C1L13 = CARRY(!C1L10 # !C1_Cont[3]);


--C1L15 is Reset_Delay:u2|Cont[4]~1204
C1L15 = C1_Cont[4] & (C1L13 $ GND) # !C1_Cont[4] & !C1L13 & VCC;

--C1L16 is Reset_Delay:u2|Cont[4]~1205
C1L16 = CARRY(C1_Cont[4] & !C1L13);


--C1L18 is Reset_Delay:u2|Cont[5]~1206
C1L18 = C1_Cont[5] & !C1L16 # !C1_Cont[5] & (C1L16 # GND);

--C1L19 is Reset_Delay:u2|Cont[5]~1207
C1L19 = CARRY(!C1L16 # !C1_Cont[5]);


--C1L21 is Reset_Delay:u2|Cont[6]~1208
C1L21 = C1_Cont[6] & (C1L19 $ GND) # !C1_Cont[6] & !C1L19 & VCC;

--C1L22 is Reset_Delay:u2|Cont[6]~1209
C1L22 = CARRY(C1_Cont[6] & !C1L19);


--C1L24 is Reset_Delay:u2|Cont[7]~1210
C1L24 = C1_Cont[7] & !C1L22 # !C1_Cont[7] & (C1L22 # GND);

--C1L25 is Reset_Delay:u2|Cont[7]~1211
C1L25 = CARRY(!C1L22 # !C1_Cont[7]);


--C1L27 is Reset_Delay:u2|Cont[8]~1212
C1L27 = C1_Cont[8] & (C1L25 $ GND) # !C1_Cont[8] & !C1L25 & VCC;

--C1L28 is Reset_Delay:u2|Cont[8]~1213
C1L28 = CARRY(C1_Cont[8] & !C1L25);


--C1L30 is Reset_Delay:u2|Cont[9]~1214
C1L30 = C1_Cont[9] & !C1L28 # !C1_Cont[9] & (C1L28 # GND);

--C1L31 is Reset_Delay:u2|Cont[9]~1215
C1L31 = CARRY(!C1L28 # !C1_Cont[9]);


--C1L33 is Reset_Delay:u2|Cont[10]~1216
C1L33 = C1_Cont[10] & (C1L31 $ GND) # !C1_Cont[10] & !C1L31 & VCC;

--C1L34 is Reset_Delay:u2|Cont[10]~1217
C1L34 = CARRY(C1_Cont[10] & !C1L31);


--C1L36 is Reset_Delay:u2|Cont[11]~1218
C1L36 = C1_Cont[11] & !C1L34 # !C1_Cont[11] & (C1L34 # GND);

--C1L37 is Reset_Delay:u2|Cont[11]~1219
C1L37 = CARRY(!C1L34 # !C1_Cont[11]);


--C1L39 is Reset_Delay:u2|Cont[12]~1220
C1L39 = C1_Cont[12] & (C1L37 $ GND) # !C1_Cont[12] & !C1L37 & VCC;

--C1L40 is Reset_Delay:u2|Cont[12]~1221
C1L40 = CARRY(C1_Cont[12] & !C1L37);


--C1L42 is Reset_Delay:u2|Cont[13]~1222
C1L42 = C1_Cont[13] & !C1L40 # !C1_Cont[13] & (C1L40 # GND);

--C1L43 is Reset_Delay:u2|Cont[13]~1223
C1L43 = CARRY(!C1L40 # !C1_Cont[13]);


--C1L45 is Reset_Delay:u2|Cont[14]~1224
C1L45 = C1_Cont[14] & (C1L43 $ GND) # !C1_Cont[14] & !C1L43 & VCC;

--C1L46 is Reset_Delay:u2|Cont[14]~1225
C1L46 = CARRY(C1_Cont[14] & !C1L43);


--C1L48 is Reset_Delay:u2|Cont[15]~1226
C1L48 = C1_Cont[15] & !C1L46 # !C1_Cont[15] & (C1L46 # GND);

--C1L49 is Reset_Delay:u2|Cont[15]~1227
C1L49 = CARRY(!C1L46 # !C1_Cont[15]);


--C1L51 is Reset_Delay:u2|Cont[16]~1228
C1L51 = C1_Cont[16] & (C1L49 $ GND) # !C1_Cont[16] & !C1L49 & VCC;

--C1L52 is Reset_Delay:u2|Cont[16]~1229
C1L52 = CARRY(C1_Cont[16] & !C1L49);


--C1L54 is Reset_Delay:u2|Cont[17]~1230
C1L54 = C1_Cont[17] & !C1L52 # !C1_Cont[17] & (C1L52 # GND);

--C1L55 is Reset_Delay:u2|Cont[17]~1231
C1L55 = CARRY(!C1L52 # !C1_Cont[17]);


--C1L57 is Reset_Delay:u2|Cont[18]~1232
C1L57 = C1_Cont[18] & (C1L55 $ GND) # !C1_Cont[18] & !C1L55 & VCC;

--C1L58 is Reset_Delay:u2|Cont[18]~1233
C1L58 = CARRY(C1_Cont[18] & !C1L55);


--C1L60 is Reset_Delay:u2|Cont[19]~1234
C1L60 = C1_Cont[19] & !C1L58 # !C1_Cont[19] & (C1L58 # GND);

--C1L61 is Reset_Delay:u2|Cont[19]~1235
C1L61 = CARRY(!C1L58 # !C1_Cont[19]);


--C1L63 is Reset_Delay:u2|Cont[20]~1236
C1L63 = C1_Cont[20] & (C1L61 $ GND) # !C1_Cont[20] & !C1L61 & VCC;

--C1L64 is Reset_Delay:u2|Cont[20]~1237
C1L64 = CARRY(C1_Cont[20] & !C1L61);


--C1L66 is Reset_Delay:u2|Cont[21]~1238
C1L66 = C1_Cont[21] $ C1L64;


--C1L75 is Reset_Delay:u2|Equal~206
C1L75 = !C1L74 # !C1_Cont[20] # !C1_Cont[21];


--V1_LOAD_MODE is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE
V1_LOAD_MODE = DFFEAS(V1L16, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1_command_done is Sdram_Control_4Port:u6|command:command1|command_done
U1_command_done = DFFEAS(U1L76, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L50 is Sdram_Control_4Port:u6|command:command1|always0~155
U1L50 = V1_LOAD_MODE & !U1_do_load_mode & !U1_command_done;


--V1_INIT_REQ is Sdram_Control_4Port:u6|control_interface:control1|INIT_REQ
V1_INIT_REQ = DFFEAS(V1L19, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1_mADDR[8] is Sdram_Control_4Port:u6|mADDR[8]
G1_mADDR[8] = DFFEAS(G1L132, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[8],  ,  , !EB1L17);


--V1_WRITEA is Sdram_Control_4Port:u6|control_interface:control1|WRITEA
V1_WRITEA = DFFEAS(V1L2, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1_rp_done is Sdram_Control_4Port:u6|command:command1|rp_done
U1_rp_done = DFFEAS(U1L95, NB1__clk0,  ,  , U1L97,  ,  ,  ,  );


--U1L51 is Sdram_Control_4Port:u6|command:command1|always0~156
U1L51 = !U1_command_done & !U1_rp_done;


--V1_REF_REQ is Sdram_Control_4Port:u6|control_interface:control1|REF_REQ
V1_REF_REQ = DFFEAS(V1L32, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L49 is Sdram_Control_4Port:u6|command:command1|always0~13
U1L49 = V1_WRITEA & U1L51 & !U1_do_writea & !V1_REF_REQ;


--U1L86 is Sdram_Control_4Port:u6|command:command1|do_writea~36
U1L86 = U1L49 & !V1_INIT_REQ;


--V1_READA is Sdram_Control_4Port:u6|control_interface:control1|READA
V1_READA = DFFEAS(V1L8, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L52 is Sdram_Control_4Port:u6|command:command1|always0~157
U1L52 = !U1_do_reada & !U1_command_done & !U1_rp_done;


--U1L81 is Sdram_Control_4Port:u6|command:command1|do_reada~36
U1L81 = V1_READA & U1L52 & !V1_INIT_REQ & !V1_REF_REQ;


--G1_mWR_DONE is Sdram_Control_4Port:u6|mWR_DONE
G1_mWR_DONE = DFFEAS(G1L217, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--G1L220 is Sdram_Control_4Port:u6|mWR~104
G1L220 = !G1_mWR_DONE & (G1_mWR # G1L219 & !EB1L17);


--G1L47 is Sdram_Control_4Port:u6|RD_MASK~79
G1L47 = !G1_mRD_DONE & EB1L17;


--U1_CM_ACK is Sdram_Control_4Port:u6|command:command1|CM_ACK
U1_CM_ACK = DFFEAS(U1L9, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--V1L51 is Sdram_Control_4Port:u6|control_interface:control1|always1~0
V1L51 = U1_CM_ACK & !V1_CMD_ACK;


--G1_mADDR[9] is Sdram_Control_4Port:u6|mADDR[9]
G1_mADDR[9] = DFFEAS(G1L135, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[9],  ,  , !EB1L17);


--G1_mADDR[10] is Sdram_Control_4Port:u6|mADDR[10]
G1_mADDR[10] = DFFEAS(G1L138, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[10],  ,  , !EB1L17);


--G1_mADDR[11] is Sdram_Control_4Port:u6|mADDR[11]
G1_mADDR[11] = DFFEAS(G1L141, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[11],  ,  , !EB1L17);


--G1_mADDR[12] is Sdram_Control_4Port:u6|mADDR[12]
G1_mADDR[12] = DFFEAS(G1L144, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[12],  ,  , !EB1L17);


--G1_mADDR[13] is Sdram_Control_4Port:u6|mADDR[13]
G1_mADDR[13] = DFFEAS(G1L147, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[13],  ,  , !EB1L17);


--G1_mADDR[14] is Sdram_Control_4Port:u6|mADDR[14]
G1_mADDR[14] = DFFEAS(G1L150, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[14],  ,  , !EB1L17);


--G1_mADDR[15] is Sdram_Control_4Port:u6|mADDR[15]
G1_mADDR[15] = DFFEAS(G1L153, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[15],  ,  , !EB1L17);


--G1_mADDR[16] is Sdram_Control_4Port:u6|mADDR[16]
G1_mADDR[16] = DFFEAS(G1L156, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[16],  ,  , !EB1L17);


--G1_mADDR[17] is Sdram_Control_4Port:u6|mADDR[17]
G1_mADDR[17] = DFFEAS(G1L159, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[17],  ,  , !EB1L17);


--G1_mADDR[18] is Sdram_Control_4Port:u6|mADDR[18]
G1_mADDR[18] = DFFEAS(G1L162, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[18],  ,  , !EB1L17);


--V1_PRECHARGE is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE
V1_PRECHARGE = DFFEAS(V1L27, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L53 is Sdram_Control_4Port:u6|command:command1|always0~158
U1L53 = V1_PRECHARGE & !U1_do_precharge & !U1_command_done;


--U1_rw_shift[0] is Sdram_Control_4Port:u6|command:command1|rw_shift[0]
U1_rw_shift[0] = DFFEAS(U1L114, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L84 is Sdram_Control_4Port:u6|command:command1|do_rw~49
U1L84 = U1_do_writea & U1_do_rw # !U1_do_writea & (U1_do_reada & U1_do_rw # !U1_do_reada & (U1_rw_shift[0]));


--G1_mADDR[19] is Sdram_Control_4Port:u6|mADDR[19]
G1_mADDR[19] = DFFEAS(G1L165, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[19],  ,  , !EB1L17);


--U1L54 is Sdram_Control_4Port:u6|command:command1|always0~159
U1L54 = !U1_do_writea & !U1_do_refresh;


--V1_REFRESH is Sdram_Control_4Port:u6|control_interface:control1|REFRESH
V1_REFRESH = DFFEAS(V1L30, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L55 is Sdram_Control_4Port:u6|command:command1|always0~160
U1L55 = U1L52 & U1L54 & (V1_REF_REQ # V1_REFRESH);


--U1L110 is Sdram_Control_4Port:u6|command:command1|rw_flag~25
U1L110 = U1_do_reada # U1_rw_flag & U1L109 & U1L54;


--U1L92 is Sdram_Control_4Port:u6|command:command1|oe4~33
U1L92 = !U1_do_reada & !U1_do_precharge & !U1_do_refresh & !U1_do_initial;


--G1_PM_STOP is Sdram_Control_4Port:u6|PM_STOP
G1_PM_STOP = DFFEAS(G1L19, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L93 is Sdram_Control_4Port:u6|command:command1|oe4~34
U1L93 = U1_do_writea # U1_oe4 & U1L92 & !G1_PM_STOP;


--G1_mADDR[22] is Sdram_Control_4Port:u6|mADDR[22]
G1_mADDR[22] = DFFEAS(G1L174, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[22],  ,  , !EB1L17);


--G1_mADDR[20] is Sdram_Control_4Port:u6|mADDR[20]
G1_mADDR[20] = DFFEAS(G1L168, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[20],  ,  , !EB1L17);


--G1_mADDR[21] is Sdram_Control_4Port:u6|mADDR[21]
G1_mADDR[21] = DFFEAS(G1L171, NB1__clk0,  ,  , G1L213, G1_rWR1_ADDR[21],  ,  , !EB1L17);


--PB2L13 is I2C_AV_Config:u8|I2C_Controller:u0|END~124
PB2L13 = PB2L52Q & PB2L40Q & PB2L46Q & PB2L49Q;


--PB2L14 is I2C_AV_Config:u8|I2C_Controller:u0|END~125
PB2L14 = PB2L43Q & (PB2L13 & (PB2L55Q) # !PB2L13 & PB2_END) # !PB2L43Q & (PB2_END);


--PB2_ACK3 is I2C_AV_Config:u8|I2C_Controller:u0|ACK3
PB2_ACK3 = DFFEAS(PB2L11, J1_mI2C_CTRL_CLK, KEY[0],  ,  ,  ,  ,  ,  );


--PB2_ACK1 is I2C_AV_Config:u8|I2C_Controller:u0|ACK1
PB2_ACK1 = DFFEAS(PB2L3, J1_mI2C_CTRL_CLK, KEY[0],  ,  ,  ,  ,  ,  );


--PB2_ACK2 is I2C_AV_Config:u8|I2C_Controller:u0|ACK2
PB2_ACK2 = DFFEAS(PB2L8, J1_mI2C_CTRL_CLK, KEY[0],  ,  ,  ,  ,  ,  );


--J1L90 is I2C_AV_Config:u8|mSetup_ST~124
J1L90 = !PB2_ACK3 & !PB2_ACK1 & !PB2_ACK2;


--J1L91 is I2C_AV_Config:u8|mSetup_ST~125
J1L91 = J1_mSetup_ST.0001 & J1L90 & !PB2_END;


--J1_mSetup_ST.0000 is I2C_AV_Config:u8|mSetup_ST.0000
J1_mSetup_ST.0000 = DFFEAS(J1L22, J1_mI2C_CTRL_CLK, KEY[0],  , J1L19,  ,  ,  ,  );


--J1L21 is I2C_AV_Config:u8|Select~136
J1L21 = J1_mSetup_ST.0001 & PB2_END # !J1_mSetup_ST.0000;


--J1L8 is I2C_AV_Config:u8|LUT_INDEX[1]~783
J1L8 = J1_LUT_INDEX[1] $ (J1_mSetup_ST.0010 & J1_LUT_INDEX[0] & J1L19);


--J1L6 is I2C_AV_Config:u8|LUT_INDEX[0]~784
J1L6 = J1_LUT_INDEX[0] $ (J1_mSetup_ST.0010 & J1L19);


--J1L9 is I2C_AV_Config:u8|LUT_INDEX[1]~785
J1L9 = J1_mSetup_ST.0010 & J1_LUT_INDEX[0] & J1L19;


--J1L11 is I2C_AV_Config:u8|LUT_INDEX[2]~786
J1L11 = J1_LUT_INDEX[2] $ (J1_LUT_INDEX[1] & J1L9);


--J1L13 is I2C_AV_Config:u8|LUT_INDEX[3]~787
J1L13 = J1_LUT_INDEX[3] $ (J1_LUT_INDEX[2] & J1_LUT_INDEX[1] & J1L9);


--Read_d[4] is Read_d[4]
Read_d[4] = DFFEAS(Read_d[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--RB1_q_b[0] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[0]_PORT_A_data_in = A1L830;
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , RB1_q_b[0]_clock_enable_0);
RB1_q_b[0]_PORT_A_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , RB1_q_b[0]_clock_enable_0);
RB1_q_b[0]_PORT_B_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_0, , , RB1_q_b[0]_clock_enable_0);
RB1_q_b[0]_PORT_A_write_enable = VCC;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , RB1_q_b[0]_clock_enable_0);
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_0, , , RB1_q_b[0]_clock_enable_0);
RB1_q_b[0]_clock_0 = CCD_MCLK;
RB1_q_b[0]_clock_enable_0 = B1_oRequest;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, , RB1_q_b[0]_clock_enable_0, , , );
RB1_q_b[0]_PORT_B_data_out_reg = DFFE(RB1_q_b[0]_PORT_B_data_out, RB1_q_b[0]_clock_0, , , RB1_q_b[0]_clock_enable_0);
RB1_q_b[0] = RB1_q_b[0]_PORT_B_data_out_reg[0];


--RB1_q_b[1] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[1]_PORT_A_data_in = RB1_q_b[0];
RB1_q_b[1]_PORT_A_data_in_reg = DFFE(RB1_q_b[1]_PORT_A_data_in, RB1_q_b[1]_clock_0, , , RB1_q_b[1]_clock_enable_0);
RB1_q_b[1]_PORT_A_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[1]_PORT_A_address_reg = DFFE(RB1_q_b[1]_PORT_A_address, RB1_q_b[1]_clock_0, , , RB1_q_b[1]_clock_enable_0);
RB1_q_b[1]_PORT_B_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[1]_PORT_B_address_reg = DFFE(RB1_q_b[1]_PORT_B_address, RB1_q_b[1]_clock_0, , , RB1_q_b[1]_clock_enable_0);
RB1_q_b[1]_PORT_A_write_enable = VCC;
RB1_q_b[1]_PORT_A_write_enable_reg = DFFE(RB1_q_b[1]_PORT_A_write_enable, RB1_q_b[1]_clock_0, , , RB1_q_b[1]_clock_enable_0);
RB1_q_b[1]_PORT_B_read_enable = VCC;
RB1_q_b[1]_PORT_B_read_enable_reg = DFFE(RB1_q_b[1]_PORT_B_read_enable, RB1_q_b[1]_clock_0, , , RB1_q_b[1]_clock_enable_0);
RB1_q_b[1]_clock_0 = CCD_MCLK;
RB1_q_b[1]_clock_enable_0 = B1_oRequest;
RB1_q_b[1]_PORT_B_data_out = MEMORY(RB1_q_b[1]_PORT_A_data_in_reg, , RB1_q_b[1]_PORT_A_address_reg, RB1_q_b[1]_PORT_B_address_reg, RB1_q_b[1]_PORT_A_write_enable_reg, RB1_q_b[1]_PORT_B_read_enable_reg, , , RB1_q_b[1]_clock_0, , RB1_q_b[1]_clock_enable_0, , , );
RB1_q_b[1]_PORT_B_data_out_reg = DFFE(RB1_q_b[1]_PORT_B_data_out, RB1_q_b[1]_clock_0, , , RB1_q_b[1]_clock_enable_0);
RB1_q_b[1] = RB1_q_b[1]_PORT_B_data_out_reg[0];


--RB1_q_b[2] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[2]_PORT_A_data_in = RB1_q_b[1];
RB1_q_b[2]_PORT_A_data_in_reg = DFFE(RB1_q_b[2]_PORT_A_data_in, RB1_q_b[2]_clock_0, , , RB1_q_b[2]_clock_enable_0);
RB1_q_b[2]_PORT_A_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[2]_PORT_A_address_reg = DFFE(RB1_q_b[2]_PORT_A_address, RB1_q_b[2]_clock_0, , , RB1_q_b[2]_clock_enable_0);
RB1_q_b[2]_PORT_B_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[2]_PORT_B_address_reg = DFFE(RB1_q_b[2]_PORT_B_address, RB1_q_b[2]_clock_0, , , RB1_q_b[2]_clock_enable_0);
RB1_q_b[2]_PORT_A_write_enable = VCC;
RB1_q_b[2]_PORT_A_write_enable_reg = DFFE(RB1_q_b[2]_PORT_A_write_enable, RB1_q_b[2]_clock_0, , , RB1_q_b[2]_clock_enable_0);
RB1_q_b[2]_PORT_B_read_enable = VCC;
RB1_q_b[2]_PORT_B_read_enable_reg = DFFE(RB1_q_b[2]_PORT_B_read_enable, RB1_q_b[2]_clock_0, , , RB1_q_b[2]_clock_enable_0);
RB1_q_b[2]_clock_0 = CCD_MCLK;
RB1_q_b[2]_clock_enable_0 = B1_oRequest;
RB1_q_b[2]_PORT_B_data_out = MEMORY(RB1_q_b[2]_PORT_A_data_in_reg, , RB1_q_b[2]_PORT_A_address_reg, RB1_q_b[2]_PORT_B_address_reg, RB1_q_b[2]_PORT_A_write_enable_reg, RB1_q_b[2]_PORT_B_read_enable_reg, , , RB1_q_b[2]_clock_0, , RB1_q_b[2]_clock_enable_0, , , );
RB1_q_b[2]_PORT_B_data_out_reg = DFFE(RB1_q_b[2]_PORT_B_data_out, RB1_q_b[2]_clock_0, , , RB1_q_b[2]_clock_enable_0);
RB1_q_b[2] = RB1_q_b[2]_PORT_B_data_out_reg[0];


--RB1_q_b[3] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[3]_PORT_A_data_in = RB1_q_b[2];
RB1_q_b[3]_PORT_A_data_in_reg = DFFE(RB1_q_b[3]_PORT_A_data_in, RB1_q_b[3]_clock_0, , , RB1_q_b[3]_clock_enable_0);
RB1_q_b[3]_PORT_A_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[3]_PORT_A_address_reg = DFFE(RB1_q_b[3]_PORT_A_address, RB1_q_b[3]_clock_0, , , RB1_q_b[3]_clock_enable_0);
RB1_q_b[3]_PORT_B_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[3]_PORT_B_address_reg = DFFE(RB1_q_b[3]_PORT_B_address, RB1_q_b[3]_clock_0, , , RB1_q_b[3]_clock_enable_0);
RB1_q_b[3]_PORT_A_write_enable = VCC;
RB1_q_b[3]_PORT_A_write_enable_reg = DFFE(RB1_q_b[3]_PORT_A_write_enable, RB1_q_b[3]_clock_0, , , RB1_q_b[3]_clock_enable_0);
RB1_q_b[3]_PORT_B_read_enable = VCC;
RB1_q_b[3]_PORT_B_read_enable_reg = DFFE(RB1_q_b[3]_PORT_B_read_enable, RB1_q_b[3]_clock_0, , , RB1_q_b[3]_clock_enable_0);
RB1_q_b[3]_clock_0 = CCD_MCLK;
RB1_q_b[3]_clock_enable_0 = B1_oRequest;
RB1_q_b[3]_PORT_B_data_out = MEMORY(RB1_q_b[3]_PORT_A_data_in_reg, , RB1_q_b[3]_PORT_A_address_reg, RB1_q_b[3]_PORT_B_address_reg, RB1_q_b[3]_PORT_A_write_enable_reg, RB1_q_b[3]_PORT_B_read_enable_reg, , , RB1_q_b[3]_clock_0, , RB1_q_b[3]_clock_enable_0, , , );
RB1_q_b[3]_PORT_B_data_out_reg = DFFE(RB1_q_b[3]_PORT_B_data_out, RB1_q_b[3]_clock_0, , , RB1_q_b[3]_clock_enable_0);
RB1_q_b[3] = RB1_q_b[3]_PORT_B_data_out_reg[0];


--A1L657 is X~2540
A1L657 = RB1_q_b[0] & RB1_q_b[1] & RB1_q_b[2] & RB1_q_b[3];


--RB1_q_b[4] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[4]_PORT_A_data_in = RB1_q_b[3];
RB1_q_b[4]_PORT_A_data_in_reg = DFFE(RB1_q_b[4]_PORT_A_data_in, RB1_q_b[4]_clock_0, , , RB1_q_b[4]_clock_enable_0);
RB1_q_b[4]_PORT_A_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[4]_PORT_A_address_reg = DFFE(RB1_q_b[4]_PORT_A_address, RB1_q_b[4]_clock_0, , , RB1_q_b[4]_clock_enable_0);
RB1_q_b[4]_PORT_B_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[4]_PORT_B_address_reg = DFFE(RB1_q_b[4]_PORT_B_address, RB1_q_b[4]_clock_0, , , RB1_q_b[4]_clock_enable_0);
RB1_q_b[4]_PORT_A_write_enable = VCC;
RB1_q_b[4]_PORT_A_write_enable_reg = DFFE(RB1_q_b[4]_PORT_A_write_enable, RB1_q_b[4]_clock_0, , , RB1_q_b[4]_clock_enable_0);
RB1_q_b[4]_PORT_B_read_enable = VCC;
RB1_q_b[4]_PORT_B_read_enable_reg = DFFE(RB1_q_b[4]_PORT_B_read_enable, RB1_q_b[4]_clock_0, , , RB1_q_b[4]_clock_enable_0);
RB1_q_b[4]_clock_0 = CCD_MCLK;
RB1_q_b[4]_clock_enable_0 = B1_oRequest;
RB1_q_b[4]_PORT_B_data_out = MEMORY(RB1_q_b[4]_PORT_A_data_in_reg, , RB1_q_b[4]_PORT_A_address_reg, RB1_q_b[4]_PORT_B_address_reg, RB1_q_b[4]_PORT_A_write_enable_reg, RB1_q_b[4]_PORT_B_read_enable_reg, , , RB1_q_b[4]_clock_0, , RB1_q_b[4]_clock_enable_0, , , );
RB1_q_b[4]_PORT_B_data_out_reg = DFFE(RB1_q_b[4]_PORT_B_data_out, RB1_q_b[4]_clock_0, , , RB1_q_b[4]_clock_enable_0);
RB1_q_b[4] = RB1_q_b[4]_PORT_B_data_out_reg[0];


--RB1_q_b[5] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[5]_PORT_A_data_in = RB1_q_b[4];
RB1_q_b[5]_PORT_A_data_in_reg = DFFE(RB1_q_b[5]_PORT_A_data_in, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_A_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[5]_PORT_A_address_reg = DFFE(RB1_q_b[5]_PORT_A_address, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_B_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[5]_PORT_B_address_reg = DFFE(RB1_q_b[5]_PORT_B_address, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_A_write_enable = VCC;
RB1_q_b[5]_PORT_A_write_enable_reg = DFFE(RB1_q_b[5]_PORT_A_write_enable, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_B_read_enable = VCC;
RB1_q_b[5]_PORT_B_read_enable_reg = DFFE(RB1_q_b[5]_PORT_B_read_enable, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_clock_0 = CCD_MCLK;
RB1_q_b[5]_clock_enable_0 = B1_oRequest;
RB1_q_b[5]_PORT_B_data_out = MEMORY(RB1_q_b[5]_PORT_A_data_in_reg, , RB1_q_b[5]_PORT_A_address_reg, RB1_q_b[5]_PORT_B_address_reg, RB1_q_b[5]_PORT_A_write_enable_reg, RB1_q_b[5]_PORT_B_read_enable_reg, , , RB1_q_b[5]_clock_0, , RB1_q_b[5]_clock_enable_0, , , );
RB1_q_b[5]_PORT_B_data_out_reg = DFFE(RB1_q_b[5]_PORT_B_data_out, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5] = RB1_q_b[5]_PORT_B_data_out_reg[0];


--RB1_q_b[6] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[6]_PORT_A_data_in = RB1_q_b[5];
RB1_q_b[6]_PORT_A_data_in_reg = DFFE(RB1_q_b[6]_PORT_A_data_in, RB1_q_b[6]_clock_0, , , RB1_q_b[6]_clock_enable_0);
RB1_q_b[6]_PORT_A_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[6]_PORT_A_address_reg = DFFE(RB1_q_b[6]_PORT_A_address, RB1_q_b[6]_clock_0, , , RB1_q_b[6]_clock_enable_0);
RB1_q_b[6]_PORT_B_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[6]_PORT_B_address_reg = DFFE(RB1_q_b[6]_PORT_B_address, RB1_q_b[6]_clock_0, , , RB1_q_b[6]_clock_enable_0);
RB1_q_b[6]_PORT_A_write_enable = VCC;
RB1_q_b[6]_PORT_A_write_enable_reg = DFFE(RB1_q_b[6]_PORT_A_write_enable, RB1_q_b[6]_clock_0, , , RB1_q_b[6]_clock_enable_0);
RB1_q_b[6]_PORT_B_read_enable = VCC;
RB1_q_b[6]_PORT_B_read_enable_reg = DFFE(RB1_q_b[6]_PORT_B_read_enable, RB1_q_b[6]_clock_0, , , RB1_q_b[6]_clock_enable_0);
RB1_q_b[6]_clock_0 = CCD_MCLK;
RB1_q_b[6]_clock_enable_0 = B1_oRequest;
RB1_q_b[6]_PORT_B_data_out = MEMORY(RB1_q_b[6]_PORT_A_data_in_reg, , RB1_q_b[6]_PORT_A_address_reg, RB1_q_b[6]_PORT_B_address_reg, RB1_q_b[6]_PORT_A_write_enable_reg, RB1_q_b[6]_PORT_B_read_enable_reg, , , RB1_q_b[6]_clock_0, , RB1_q_b[6]_clock_enable_0, , , );
RB1_q_b[6]_PORT_B_data_out_reg = DFFE(RB1_q_b[6]_PORT_B_data_out, RB1_q_b[6]_clock_0, , , RB1_q_b[6]_clock_enable_0);
RB1_q_b[6] = RB1_q_b[6]_PORT_B_data_out_reg[0];


--RB1_q_b[7] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[7]_PORT_A_data_in = RB1_q_b[6];
RB1_q_b[7]_PORT_A_data_in_reg = DFFE(RB1_q_b[7]_PORT_A_data_in, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_A_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[7]_PORT_A_address_reg = DFFE(RB1_q_b[7]_PORT_A_address, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_B_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[7]_PORT_B_address_reg = DFFE(RB1_q_b[7]_PORT_B_address, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_A_write_enable = VCC;
RB1_q_b[7]_PORT_A_write_enable_reg = DFFE(RB1_q_b[7]_PORT_A_write_enable, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_B_read_enable = VCC;
RB1_q_b[7]_PORT_B_read_enable_reg = DFFE(RB1_q_b[7]_PORT_B_read_enable, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_clock_0 = CCD_MCLK;
RB1_q_b[7]_clock_enable_0 = B1_oRequest;
RB1_q_b[7]_PORT_B_data_out = MEMORY(RB1_q_b[7]_PORT_A_data_in_reg, , RB1_q_b[7]_PORT_A_address_reg, RB1_q_b[7]_PORT_B_address_reg, RB1_q_b[7]_PORT_A_write_enable_reg, RB1_q_b[7]_PORT_B_read_enable_reg, , , RB1_q_b[7]_clock_0, , RB1_q_b[7]_clock_enable_0, , , );
RB1_q_b[7]_PORT_B_data_out_reg = DFFE(RB1_q_b[7]_PORT_B_data_out, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7] = RB1_q_b[7]_PORT_B_data_out_reg[0];


--A1L658 is X~2541
A1L658 = RB1_q_b[4] & RB1_q_b[5] & RB1_q_b[6] & RB1_q_b[7];


--RB1_q_b[8] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[8]_PORT_A_data_in = RB1_q_b[7];
RB1_q_b[8]_PORT_A_data_in_reg = DFFE(RB1_q_b[8]_PORT_A_data_in, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_A_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[8]_PORT_A_address_reg = DFFE(RB1_q_b[8]_PORT_A_address, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_B_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[8]_PORT_B_address_reg = DFFE(RB1_q_b[8]_PORT_B_address, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_A_write_enable = VCC;
RB1_q_b[8]_PORT_A_write_enable_reg = DFFE(RB1_q_b[8]_PORT_A_write_enable, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_B_read_enable = VCC;
RB1_q_b[8]_PORT_B_read_enable_reg = DFFE(RB1_q_b[8]_PORT_B_read_enable, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_clock_0 = CCD_MCLK;
RB1_q_b[8]_clock_enable_0 = B1_oRequest;
RB1_q_b[8]_PORT_B_data_out = MEMORY(RB1_q_b[8]_PORT_A_data_in_reg, , RB1_q_b[8]_PORT_A_address_reg, RB1_q_b[8]_PORT_B_address_reg, RB1_q_b[8]_PORT_A_write_enable_reg, RB1_q_b[8]_PORT_B_read_enable_reg, , , RB1_q_b[8]_clock_0, , RB1_q_b[8]_clock_enable_0, , , );
RB1_q_b[8]_PORT_B_data_out_reg = DFFE(RB1_q_b[8]_PORT_B_data_out, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8] = RB1_q_b[8]_PORT_B_data_out_reg[0];


--RB1_q_b[9] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[9]_PORT_A_data_in = RB1_q_b[8];
RB1_q_b[9]_PORT_A_data_in_reg = DFFE(RB1_q_b[9]_PORT_A_data_in, RB1_q_b[9]_clock_0, , , RB1_q_b[9]_clock_enable_0);
RB1_q_b[9]_PORT_A_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[9]_PORT_A_address_reg = DFFE(RB1_q_b[9]_PORT_A_address, RB1_q_b[9]_clock_0, , , RB1_q_b[9]_clock_enable_0);
RB1_q_b[9]_PORT_B_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[9]_PORT_B_address_reg = DFFE(RB1_q_b[9]_PORT_B_address, RB1_q_b[9]_clock_0, , , RB1_q_b[9]_clock_enable_0);
RB1_q_b[9]_PORT_A_write_enable = VCC;
RB1_q_b[9]_PORT_A_write_enable_reg = DFFE(RB1_q_b[9]_PORT_A_write_enable, RB1_q_b[9]_clock_0, , , RB1_q_b[9]_clock_enable_0);
RB1_q_b[9]_PORT_B_read_enable = VCC;
RB1_q_b[9]_PORT_B_read_enable_reg = DFFE(RB1_q_b[9]_PORT_B_read_enable, RB1_q_b[9]_clock_0, , , RB1_q_b[9]_clock_enable_0);
RB1_q_b[9]_clock_0 = CCD_MCLK;
RB1_q_b[9]_clock_enable_0 = B1_oRequest;
RB1_q_b[9]_PORT_B_data_out = MEMORY(RB1_q_b[9]_PORT_A_data_in_reg, , RB1_q_b[9]_PORT_A_address_reg, RB1_q_b[9]_PORT_B_address_reg, RB1_q_b[9]_PORT_A_write_enable_reg, RB1_q_b[9]_PORT_B_read_enable_reg, , , RB1_q_b[9]_clock_0, , RB1_q_b[9]_clock_enable_0, , , );
RB1_q_b[9]_PORT_B_data_out_reg = DFFE(RB1_q_b[9]_PORT_B_data_out, RB1_q_b[9]_clock_0, , , RB1_q_b[9]_clock_enable_0);
RB1_q_b[9] = RB1_q_b[9]_PORT_B_data_out_reg[0];


--RB1_q_b[10] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 638, Port A Width: 1, Port B Depth: 638, Port B Width: 1
--Port A Logical Depth: 638, Port A Logical Width: 11, Port B Logical Depth: 638, Port B Logical Width: 11
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[10]_PORT_A_data_in = RB1_q_b[9];
RB1_q_b[10]_PORT_A_data_in_reg = DFFE(RB1_q_b[10]_PORT_A_data_in, RB1_q_b[10]_clock_0, , , RB1_q_b[10]_clock_enable_0);
RB1_q_b[10]_PORT_A_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[10]_PORT_A_address_reg = DFFE(RB1_q_b[10]_PORT_A_address, RB1_q_b[10]_clock_0, , , RB1_q_b[10]_clock_enable_0);
RB1_q_b[10]_PORT_B_address = BUS(SB1_safe_q[0], SB1_safe_q[1], SB1_safe_q[2], SB1_safe_q[3], SB1_safe_q[4], SB1_safe_q[5], SB1_safe_q[6], SB1_safe_q[7], SB1_safe_q[8], SB1_safe_q[9]);
RB1_q_b[10]_PORT_B_address_reg = DFFE(RB1_q_b[10]_PORT_B_address, RB1_q_b[10]_clock_0, , , RB1_q_b[10]_clock_enable_0);
RB1_q_b[10]_PORT_A_write_enable = VCC;
RB1_q_b[10]_PORT_A_write_enable_reg = DFFE(RB1_q_b[10]_PORT_A_write_enable, RB1_q_b[10]_clock_0, , , RB1_q_b[10]_clock_enable_0);
RB1_q_b[10]_PORT_B_read_enable = VCC;
RB1_q_b[10]_PORT_B_read_enable_reg = DFFE(RB1_q_b[10]_PORT_B_read_enable, RB1_q_b[10]_clock_0, , , RB1_q_b[10]_clock_enable_0);
RB1_q_b[10]_clock_0 = CCD_MCLK;
RB1_q_b[10]_clock_enable_0 = B1_oRequest;
RB1_q_b[10]_PORT_B_data_out = MEMORY(RB1_q_b[10]_PORT_A_data_in_reg, , RB1_q_b[10]_PORT_A_address_reg, RB1_q_b[10]_PORT_B_address_reg, RB1_q_b[10]_PORT_A_write_enable_reg, RB1_q_b[10]_PORT_B_read_enable_reg, , , RB1_q_b[10]_clock_0, , RB1_q_b[10]_clock_enable_0, , , );
RB1_q_b[10]_PORT_B_data_out_reg = DFFE(RB1_q_b[10]_PORT_B_data_out, RB1_q_b[10]_clock_0, , , RB1_q_b[10]_clock_enable_0);
RB1_q_b[10] = RB1_q_b[10]_PORT_B_data_out_reg[0];


--mTap_1[10] is mTap_1[10]
mTap_1[10] = DFFEAS(RB1_q_b[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L659 is X~2542
A1L659 = RB1_q_b[8] & RB1_q_b[9] & RB1_q_b[10] & mTap_1[10];


--mTap_1[9] is mTap_1[9]
mTap_1[9] = DFFEAS(RB1_q_b[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_1[8] is mTap_1[8]
mTap_1[8] = DFFEAS(RB1_q_b[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_1[7] is mTap_1[7]
mTap_1[7] = DFFEAS(RB1_q_b[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_1[6] is mTap_1[6]
mTap_1[6] = DFFEAS(RB1_q_b[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L660 is X~2543
A1L660 = mTap_1[9] & mTap_1[8] & mTap_1[7] & mTap_1[6];


--A1L661 is X~2544
A1L661 = A1L657 & A1L658 & A1L659 & A1L660;


--mTap_1[5] is mTap_1[5]
mTap_1[5] = DFFEAS(RB1_q_b[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_1[4] is mTap_1[4]
mTap_1[4] = DFFEAS(RB1_q_b[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_1[3] is mTap_1[3]
mTap_1[3] = DFFEAS(RB1_q_b[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_1[2] is mTap_1[2]
mTap_1[2] = DFFEAS(RB1_q_b[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L662 is X~2545
A1L662 = mTap_1[5] & mTap_1[4] & mTap_1[3] & mTap_1[2];


--mTap_1[1] is mTap_1[1]
mTap_1[1] = DFFEAS(RB1_q_b[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_1[0] is mTap_1[0]
mTap_1[0] = DFFEAS(RB1_q_b[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_2[10] is mTap_2[10]
mTap_2[10] = DFFEAS(mTap_1[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_2[9] is mTap_2[9]
mTap_2[9] = DFFEAS(mTap_1[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L663 is X~2546
A1L663 = mTap_1[1] & mTap_1[0] & mTap_2[10] & mTap_2[9];


--mTap_2[8] is mTap_2[8]
mTap_2[8] = DFFEAS(mTap_1[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_2[7] is mTap_2[7]
mTap_2[7] = DFFEAS(mTap_1[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_2[6] is mTap_2[6]
mTap_2[6] = DFFEAS(mTap_1[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_2[5] is mTap_2[5]
mTap_2[5] = DFFEAS(mTap_1[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L664 is X~2547
A1L664 = mTap_2[8] & mTap_2[7] & mTap_2[6] & mTap_2[5];


--mTap_2[4] is mTap_2[4]
mTap_2[4] = DFFEAS(mTap_1[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_2[3] is mTap_2[3]
mTap_2[3] = DFFEAS(mTap_1[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_2[2] is mTap_2[2]
mTap_2[2] = DFFEAS(mTap_1[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_2[1] is mTap_2[1]
mTap_2[1] = DFFEAS(mTap_1[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L665 is X~2548
A1L665 = mTap_2[4] & mTap_2[3] & mTap_2[2] & mTap_2[1];


--A1L666 is X~2549
A1L666 = A1L662 & A1L663 & A1L664 & A1L665;


--mTap_2[0] is mTap_2[0]
mTap_2[0] = DFFEAS(mTap_1[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_3[10] is mTap_3[10]
mTap_3[10] = DFFEAS(mTap_2[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_3[9] is mTap_3[9]
mTap_3[9] = DFFEAS(mTap_2[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_3[8] is mTap_3[8]
mTap_3[8] = DFFEAS(mTap_2[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L667 is X~2550
A1L667 = mTap_2[0] & mTap_3[10] & mTap_3[9] & mTap_3[8];


--mTap_3[7] is mTap_3[7]
mTap_3[7] = DFFEAS(mTap_2[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_3[6] is mTap_3[6]
mTap_3[6] = DFFEAS(mTap_2[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_3[5] is mTap_3[5]
mTap_3[5] = DFFEAS(mTap_2[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_3[4] is mTap_3[4]
mTap_3[4] = DFFEAS(mTap_2[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L668 is X~2551
A1L668 = mTap_3[7] & mTap_3[6] & mTap_3[5] & mTap_3[4];


--mTap_3[3] is mTap_3[3]
mTap_3[3] = DFFEAS(mTap_2[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_3[2] is mTap_3[2]
mTap_3[2] = DFFEAS(mTap_2[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_3[1] is mTap_3[1]
mTap_3[1] = DFFEAS(mTap_2[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_3[0] is mTap_3[0]
mTap_3[0] = DFFEAS(mTap_2[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L669 is X~2552
A1L669 = mTap_3[3] & mTap_3[2] & mTap_3[1] & mTap_3[0];


--mTap_4[10] is mTap_4[10]
mTap_4[10] = DFFEAS(mTap_3[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_4[9] is mTap_4[9]
mTap_4[9] = DFFEAS(mTap_3[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_4[8] is mTap_4[8]
mTap_4[8] = DFFEAS(mTap_3[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_4[7] is mTap_4[7]
mTap_4[7] = DFFEAS(mTap_3[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L670 is X~2553
A1L670 = mTap_4[10] & mTap_4[9] & mTap_4[8] & mTap_4[7];


--A1L671 is X~2554
A1L671 = A1L667 & A1L668 & A1L669 & A1L670;


--mTap_4[6] is mTap_4[6]
mTap_4[6] = DFFEAS(mTap_3[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_4[5] is mTap_4[5]
mTap_4[5] = DFFEAS(mTap_3[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_4[4] is mTap_4[4]
mTap_4[4] = DFFEAS(mTap_3[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_4[3] is mTap_4[3]
mTap_4[3] = DFFEAS(mTap_3[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L672 is X~2555
A1L672 = mTap_4[6] & mTap_4[5] & mTap_4[4] & mTap_4[3];


--mTap_4[2] is mTap_4[2]
mTap_4[2] = DFFEAS(mTap_3[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_4[1] is mTap_4[1]
mTap_4[1] = DFFEAS(mTap_3[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_4[0] is mTap_4[0]
mTap_4[0] = DFFEAS(mTap_3[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_5[10] is mTap_5[10]
mTap_5[10] = DFFEAS(mTap_4[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L673 is X~2556
A1L673 = mTap_4[2] & mTap_4[1] & mTap_4[0] & mTap_5[10];


--mTap_5[9] is mTap_5[9]
mTap_5[9] = DFFEAS(mTap_4[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_5[8] is mTap_5[8]
mTap_5[8] = DFFEAS(mTap_4[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_5[7] is mTap_5[7]
mTap_5[7] = DFFEAS(mTap_4[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_5[6] is mTap_5[6]
mTap_5[6] = DFFEAS(mTap_4[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L674 is X~2557
A1L674 = mTap_5[9] & mTap_5[8] & mTap_5[7] & mTap_5[6];


--mTap_5[5] is mTap_5[5]
mTap_5[5] = DFFEAS(mTap_4[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_5[4] is mTap_5[4]
mTap_5[4] = DFFEAS(mTap_4[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_5[3] is mTap_5[3]
mTap_5[3] = DFFEAS(mTap_4[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_5[2] is mTap_5[2]
mTap_5[2] = DFFEAS(mTap_4[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L675 is X~2558
A1L675 = mTap_5[5] & mTap_5[4] & mTap_5[3] & mTap_5[2];


--A1L676 is X~2559
A1L676 = A1L672 & A1L673 & A1L674 & A1L675;


--A1L677 is X~2560
A1L677 = A1L661 & A1L666 & A1L671 & A1L676;


--mTap_5[1] is mTap_5[1]
mTap_5[1] = DFFEAS(mTap_4[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_5[0] is mTap_5[0]
mTap_5[0] = DFFEAS(mTap_4[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_6[10] is mTap_6[10]
mTap_6[10] = DFFEAS(mTap_5[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_6[9] is mTap_6[9]
mTap_6[9] = DFFEAS(mTap_5[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L678 is X~2561
A1L678 = mTap_5[1] & mTap_5[0] & mTap_6[10] & mTap_6[9];


--mTap_6[8] is mTap_6[8]
mTap_6[8] = DFFEAS(mTap_5[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_6[7] is mTap_6[7]
mTap_6[7] = DFFEAS(mTap_5[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_6[6] is mTap_6[6]
mTap_6[6] = DFFEAS(mTap_5[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_6[5] is mTap_6[5]
mTap_6[5] = DFFEAS(mTap_5[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L679 is X~2562
A1L679 = mTap_6[8] & mTap_6[7] & mTap_6[6] & mTap_6[5];


--mTap_6[4] is mTap_6[4]
mTap_6[4] = DFFEAS(mTap_5[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_6[3] is mTap_6[3]
mTap_6[3] = DFFEAS(mTap_5[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_6[2] is mTap_6[2]
mTap_6[2] = DFFEAS(mTap_5[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_6[1] is mTap_6[1]
mTap_6[1] = DFFEAS(mTap_5[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L680 is X~2563
A1L680 = mTap_6[4] & mTap_6[3] & mTap_6[2] & mTap_6[1];


--mTap_6[0] is mTap_6[0]
mTap_6[0] = DFFEAS(mTap_5[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_7[10] is mTap_7[10]
mTap_7[10] = DFFEAS(mTap_6[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_7[9] is mTap_7[9]
mTap_7[9] = DFFEAS(mTap_6[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_7[8] is mTap_7[8]
mTap_7[8] = DFFEAS(mTap_6[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L681 is X~2564
A1L681 = mTap_6[0] & mTap_7[10] & mTap_7[9] & mTap_7[8];


--A1L682 is X~2565
A1L682 = A1L678 & A1L679 & A1L680 & A1L681;


--mTap_7[7] is mTap_7[7]
mTap_7[7] = DFFEAS(mTap_6[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_7[6] is mTap_7[6]
mTap_7[6] = DFFEAS(mTap_6[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_7[5] is mTap_7[5]
mTap_7[5] = DFFEAS(mTap_6[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_7[4] is mTap_7[4]
mTap_7[4] = DFFEAS(mTap_6[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L683 is X~2566
A1L683 = mTap_7[7] & mTap_7[6] & mTap_7[5] & mTap_7[4];


--mTap_7[3] is mTap_7[3]
mTap_7[3] = DFFEAS(mTap_6[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_7[2] is mTap_7[2]
mTap_7[2] = DFFEAS(mTap_6[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_7[1] is mTap_7[1]
mTap_7[1] = DFFEAS(mTap_6[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_7[0] is mTap_7[0]
mTap_7[0] = DFFEAS(mTap_6[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L684 is X~2567
A1L684 = mTap_7[3] & mTap_7[2] & mTap_7[1] & mTap_7[0];


--mTap_8[10] is mTap_8[10]
mTap_8[10] = DFFEAS(mTap_7[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_8[9] is mTap_8[9]
mTap_8[9] = DFFEAS(mTap_7[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_8[8] is mTap_8[8]
mTap_8[8] = DFFEAS(mTap_7[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_8[7] is mTap_8[7]
mTap_8[7] = DFFEAS(mTap_7[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L685 is X~2568
A1L685 = mTap_8[10] & mTap_8[9] & mTap_8[8] & mTap_8[7];


--mTap_8[6] is mTap_8[6]
mTap_8[6] = DFFEAS(mTap_7[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_8[5] is mTap_8[5]
mTap_8[5] = DFFEAS(mTap_7[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_8[4] is mTap_8[4]
mTap_8[4] = DFFEAS(mTap_7[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_8[3] is mTap_8[3]
mTap_8[3] = DFFEAS(mTap_7[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L686 is X~2569
A1L686 = mTap_8[6] & mTap_8[5] & mTap_8[4] & mTap_8[3];


--A1L687 is X~2570
A1L687 = A1L683 & A1L684 & A1L685 & A1L686;


--mTap_8[2] is mTap_8[2]
mTap_8[2] = DFFEAS(mTap_7[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_8[1] is mTap_8[1]
mTap_8[1] = DFFEAS(mTap_7[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_8[0] is mTap_8[0]
mTap_8[0] = DFFEAS(mTap_7[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_9[10] is mTap_9[10]
mTap_9[10] = DFFEAS(mTap_8[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L688 is X~2571
A1L688 = mTap_8[2] & mTap_8[1] & mTap_8[0] & mTap_9[10];


--mTap_9[9] is mTap_9[9]
mTap_9[9] = DFFEAS(mTap_8[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_9[8] is mTap_9[8]
mTap_9[8] = DFFEAS(mTap_8[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_9[7] is mTap_9[7]
mTap_9[7] = DFFEAS(mTap_8[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_9[6] is mTap_9[6]
mTap_9[6] = DFFEAS(mTap_8[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L689 is X~2572
A1L689 = mTap_9[9] & mTap_9[8] & mTap_9[7] & mTap_9[6];


--mTap_9[5] is mTap_9[5]
mTap_9[5] = DFFEAS(mTap_8[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_9[4] is mTap_9[4]
mTap_9[4] = DFFEAS(mTap_8[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_9[3] is mTap_9[3]
mTap_9[3] = DFFEAS(mTap_8[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_9[2] is mTap_9[2]
mTap_9[2] = DFFEAS(mTap_8[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L690 is X~2573
A1L690 = mTap_9[5] & mTap_9[4] & mTap_9[3] & mTap_9[2];


--mTap_9[1] is mTap_9[1]
mTap_9[1] = DFFEAS(mTap_8[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_9[0] is mTap_9[0]
mTap_9[0] = DFFEAS(mTap_8[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_10[10] is mTap_10[10]
mTap_10[10] = DFFEAS(mTap_9[10], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_10[9] is mTap_10[9]
mTap_10[9] = DFFEAS(mTap_9[9], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L691 is X~2574
A1L691 = mTap_9[1] & mTap_9[0] & mTap_10[10] & mTap_10[9];


--A1L692 is X~2575
A1L692 = A1L688 & A1L689 & A1L690 & A1L691;


--mTap_10[8] is mTap_10[8]
mTap_10[8] = DFFEAS(mTap_9[8], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_10[7] is mTap_10[7]
mTap_10[7] = DFFEAS(mTap_9[7], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_10[6] is mTap_10[6]
mTap_10[6] = DFFEAS(mTap_9[6], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_10[5] is mTap_10[5]
mTap_10[5] = DFFEAS(mTap_9[5], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L693 is X~2576
A1L693 = mTap_10[8] & mTap_10[7] & mTap_10[6] & mTap_10[5];


--mTap_10[0] is mTap_10[0]
mTap_10[0] = DFFEAS(mTap_9[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_10[4] is mTap_10[4]
mTap_10[4] = DFFEAS(mTap_9[4], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_10[3] is mTap_10[3]
mTap_10[3] = DFFEAS(mTap_9[3], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_10[2] is mTap_10[2]
mTap_10[2] = DFFEAS(mTap_9[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--mTap_10[1] is mTap_10[1]
mTap_10[1] = DFFEAS(mTap_9[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L694 is X~2577
A1L694 = mTap_10[4] & mTap_10[3] & mTap_10[2] & mTap_10[1];


--A1L695 is X~2578
A1L695 = A1L692 & A1L693 & mTap_10[0] & A1L694;


--A1L656 is X~9
A1L656 = A1L677 & A1L682 & A1L687 & A1L695;


--SB2_counter_comb_bita0 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita0
SB2_counter_comb_bita0 = SB2_safe_q[0] $ VCC;

--SB2L5 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita0~COUT
SB2L5 = CARRY(SB2_safe_q[0]);


--SB2_counter_comb_bita1 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita1
SB2_counter_comb_bita1 = SB2_safe_q[1] & !SB2L5 # !SB2_safe_q[1] & (SB2L5 # GND);

--SB2L7 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita1~COUT
SB2L7 = CARRY(!SB2L5 # !SB2_safe_q[1]);


--SB2_counter_comb_bita2 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita2
SB2_counter_comb_bita2 = SB2_safe_q[2] & (SB2L7 $ GND) # !SB2_safe_q[2] & !SB2L7 & VCC;

--SB2L9 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita2~COUT
SB2L9 = CARRY(SB2_safe_q[2] & !SB2L7);


--SB2_counter_comb_bita3 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita3
SB2_counter_comb_bita3 = SB2_safe_q[3] & !SB2L9 # !SB2_safe_q[3] & (SB2L9 # GND);

--SB2L11 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita3~COUT
SB2L11 = CARRY(!SB2L9 # !SB2_safe_q[3]);


--SB2_counter_comb_bita4 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita4
SB2_counter_comb_bita4 = SB2_safe_q[4] & (SB2L11 $ GND) # !SB2_safe_q[4] & !SB2L11 & VCC;

--SB2L13 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita4~COUT
SB2L13 = CARRY(SB2_safe_q[4] & !SB2L11);


--SB2_counter_comb_bita5 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita5
SB2_counter_comb_bita5 = SB2_safe_q[5] & !SB2L13 # !SB2_safe_q[5] & (SB2L13 # GND);

--SB2L15 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita5~COUT
SB2L15 = CARRY(!SB2L13 # !SB2_safe_q[5]);


--SB2_counter_comb_bita6 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita6
SB2_counter_comb_bita6 = SB2_safe_q[6] & (SB2L15 $ GND) # !SB2_safe_q[6] & !SB2L15 & VCC;

--SB2L17 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita6~COUT
SB2L17 = CARRY(SB2_safe_q[6] & !SB2L15);


--SB2_counter_comb_bita7 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita7
SB2_counter_comb_bita7 = SB2_safe_q[7] & !SB2L17 # !SB2_safe_q[7] & (SB2L17 # GND);

--SB2L19 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita7~COUT
SB2L19 = CARRY(!SB2L17 # !SB2_safe_q[7]);


--SB2_counter_comb_bita8 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita8
SB2_counter_comb_bita8 = SB2_safe_q[8] & (SB2L19 $ GND) # !SB2_safe_q[8] & !SB2L19 & VCC;

--SB2L21 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita8~COUT
SB2L21 = CARRY(SB2_safe_q[8] & !SB2L19);


--SB2_counter_comb_bita9 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita9
SB2_counter_comb_bita9 = SB2_safe_q[9] & !SB2L21 # !SB2_safe_q[9] & (SB2L21 # GND);

--SB2L25 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita9~COUT
SB2L25 = CARRY(!SB2L21 # !SB2_safe_q[9]);


--SB2L23 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita9~9
SB2L23 = !SB2L25;


--SB2L1 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|cmpr5_aeb_int~60
SB2L1 = SB2_safe_q[0] & SB2_safe_q[2] & SB2_safe_q[3] & !SB2_safe_q[1];


--SB2L2 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|cmpr5_aeb_int~61
SB2L2 = SB2_safe_q[4] & SB2_safe_q[5] & SB2_safe_q[6] & !SB2_safe_q[7];


--SB2L3 is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|cmpr5_aeb_int~62
SB2L3 = SB2_safe_q[9] & !SB2_safe_q[8];


--SB2_cout_actual is Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|cout_actual
SB2_cout_actual = SB2L23 # SB2L1 & SB2L2 & SB2L3;


--A1L778 is add~1316
A1L778 = KB3_q_a[10] & (KB3_q_a[5] $ VCC) # !KB3_q_a[10] & KB3_q_a[5] & VCC;

--A1L779 is add~1317
A1L779 = CARRY(KB3_q_a[10] & KB3_q_a[5]);


--A1L780 is add~1318
A1L780 = KB3_q_a[11] & (KB3_q_a[6] & A1L779 & VCC # !KB3_q_a[6] & !A1L779) # !KB3_q_a[11] & (KB3_q_a[6] & !A1L779 # !KB3_q_a[6] & (A1L779 # GND));

--A1L781 is add~1319
A1L781 = CARRY(KB3_q_a[11] & !KB3_q_a[6] & !A1L779 # !KB3_q_a[11] & (!A1L779 # !KB3_q_a[6]));


--A1L782 is add~1320
A1L782 = (KB3_q_a[12] $ KB3_q_a[7] $ !A1L781) # GND;

--A1L783 is add~1321
A1L783 = CARRY(KB3_q_a[12] & (KB3_q_a[7] # !A1L781) # !KB3_q_a[12] & KB3_q_a[7] & !A1L781);


--A1L784 is add~1322
A1L784 = KB3_q_a[13] & (KB3_q_a[8] & A1L783 & VCC # !KB3_q_a[8] & !A1L783) # !KB3_q_a[13] & (KB3_q_a[8] & !A1L783 # !KB3_q_a[8] & (A1L783 # GND));

--A1L785 is add~1323
A1L785 = CARRY(KB3_q_a[13] & !KB3_q_a[8] & !A1L783 # !KB3_q_a[13] & (!A1L783 # !KB3_q_a[8]));


--A1L786 is add~1324
A1L786 = (KB3_q_a[14] $ KB3_q_a[9] $ !A1L785) # GND;

--A1L787 is add~1325
A1L787 = CARRY(KB3_q_a[14] & (KB3_q_a[9] # !A1L785) # !KB3_q_a[14] & KB3_q_a[9] & !A1L785);


--A1L788 is add~1326
A1L788 = A1L787;


--A1L790 is add~1328
A1L790 = A1L778 & (KB3_q_a[0] $ VCC) # !A1L778 & KB3_q_a[0] & VCC;

--A1L791 is add~1329
A1L791 = CARRY(A1L778 & KB3_q_a[0]);


--A1L792 is add~1330
A1L792 = A1L780 & (KB3_q_a[1] & A1L791 & VCC # !KB3_q_a[1] & !A1L791) # !A1L780 & (KB3_q_a[1] & !A1L791 # !KB3_q_a[1] & (A1L791 # GND));

--A1L793 is add~1331
A1L793 = CARRY(A1L780 & !KB3_q_a[1] & !A1L791 # !A1L780 & (!A1L791 # !KB3_q_a[1]));


--A1L794 is add~1332
A1L794 = (A1L782 $ KB3_q_a[2] $ !A1L793) # GND;

--A1L795 is add~1333
A1L795 = CARRY(A1L782 & (KB3_q_a[2] # !A1L793) # !A1L782 & KB3_q_a[2] & !A1L793);


--A1L796 is add~1334
A1L796 = A1L784 & (KB3_q_a[3] & A1L795 & VCC # !KB3_q_a[3] & !A1L795) # !A1L784 & (KB3_q_a[3] & !A1L795 # !KB3_q_a[3] & (A1L795 # GND));

--A1L797 is add~1335
A1L797 = CARRY(A1L784 & !KB3_q_a[3] & !A1L795 # !A1L784 & (!A1L795 # !KB3_q_a[3]));


--A1L798 is add~1336
A1L798 = (A1L786 $ KB3_q_a[4] $ !A1L797) # GND;

--A1L799 is add~1337
A1L799 = CARRY(A1L786 & (KB3_q_a[4] # !A1L797) # !A1L786 & KB3_q_a[4] & !A1L797);


--A1L800 is add~1338
A1L800 = A1L788 & !A1L799 # !A1L788 & (A1L799 # GND);

--A1L801 is add~1339
A1L801 = CARRY(!A1L799 # !A1L788);


--A1L802 is add~1340
A1L802 = !A1L801;


--A1L421 is LessThan~1112
A1L421 = A1L790 # A1L792 # A1L794 # A1L796;


--A1L422 is LessThan~1113
A1L422 = A1L802 # A1L798 & A1L800 & A1L421;


--KB4_q_a[14] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[14]_PORT_A_data_in = VCC;
KB4_q_a[14]_PORT_A_data_in_reg = DFFE(KB4_q_a[14]_PORT_A_data_in, KB4_q_a[14]_clock_0, , , KB4_q_a[14]_clock_enable_0);
KB4_q_a[14]_PORT_B_data_in = G1_mDATAOUT[14];
KB4_q_a[14]_PORT_B_data_in_reg = DFFE(KB4_q_a[14]_PORT_B_data_in, KB4_q_a[14]_clock_1, , , KB4_q_a[14]_clock_enable_1);
KB4_q_a[14]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[14]_PORT_A_address_reg = DFFE(KB4_q_a[14]_PORT_A_address, KB4_q_a[14]_clock_0, , , KB4_q_a[14]_clock_enable_0);
KB4_q_a[14]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[14]_PORT_B_address_reg = DFFE(KB4_q_a[14]_PORT_B_address, KB4_q_a[14]_clock_1, , , KB4_q_a[14]_clock_enable_1);
KB4_q_a[14]_PORT_A_write_enable = GND;
KB4_q_a[14]_PORT_A_write_enable_reg = DFFE(KB4_q_a[14]_PORT_A_write_enable, KB4_q_a[14]_clock_0, , , KB4_q_a[14]_clock_enable_0);
KB4_q_a[14]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[14]_PORT_B_write_enable_reg = DFFE(KB4_q_a[14]_PORT_B_write_enable, KB4_q_a[14]_clock_1, , , KB4_q_a[14]_clock_enable_1);
KB4_q_a[14]_clock_0 = CCD_MCLK;
KB4_q_a[14]_clock_1 = NB1__clk0;
KB4_q_a[14]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[14]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[14]_clear_1 = !C1_oRST_0;
KB4_q_a[14]_PORT_A_data_out = MEMORY(KB4_q_a[14]_PORT_A_data_in_reg, KB4_q_a[14]_PORT_B_data_in_reg, KB4_q_a[14]_PORT_A_address_reg, KB4_q_a[14]_PORT_B_address_reg, KB4_q_a[14]_PORT_A_write_enable_reg, KB4_q_a[14]_PORT_B_write_enable_reg, , , KB4_q_a[14]_clock_0, KB4_q_a[14]_clock_1, KB4_q_a[14]_clock_enable_0, KB4_q_a[14]_clock_enable_1, , KB4_q_a[14]_clear_1);
KB4_q_a[14]_PORT_A_data_out_reg = DFFE(KB4_q_a[14]_PORT_A_data_out, KB4_q_a[14]_clock_0, KB4_q_a[14]_clear_1, , KB4_q_a[14]_clock_enable_0);
KB4_q_a[14] = KB4_q_a[14]_PORT_A_data_out_reg[0];


--KB4_q_a[9] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[9]_PORT_A_data_in = VCC;
KB4_q_a[9]_PORT_A_data_in_reg = DFFE(KB4_q_a[9]_PORT_A_data_in, KB4_q_a[9]_clock_0, , , KB4_q_a[9]_clock_enable_0);
KB4_q_a[9]_PORT_B_data_in = G1_mDATAOUT[9];
KB4_q_a[9]_PORT_B_data_in_reg = DFFE(KB4_q_a[9]_PORT_B_data_in, KB4_q_a[9]_clock_1, , , KB4_q_a[9]_clock_enable_1);
KB4_q_a[9]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[9]_PORT_A_address_reg = DFFE(KB4_q_a[9]_PORT_A_address, KB4_q_a[9]_clock_0, , , KB4_q_a[9]_clock_enable_0);
KB4_q_a[9]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[9]_PORT_B_address_reg = DFFE(KB4_q_a[9]_PORT_B_address, KB4_q_a[9]_clock_1, , , KB4_q_a[9]_clock_enable_1);
KB4_q_a[9]_PORT_A_write_enable = GND;
KB4_q_a[9]_PORT_A_write_enable_reg = DFFE(KB4_q_a[9]_PORT_A_write_enable, KB4_q_a[9]_clock_0, , , KB4_q_a[9]_clock_enable_0);
KB4_q_a[9]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[9]_PORT_B_write_enable_reg = DFFE(KB4_q_a[9]_PORT_B_write_enable, KB4_q_a[9]_clock_1, , , KB4_q_a[9]_clock_enable_1);
KB4_q_a[9]_clock_0 = CCD_MCLK;
KB4_q_a[9]_clock_1 = NB1__clk0;
KB4_q_a[9]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[9]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[9]_clear_1 = !C1_oRST_0;
KB4_q_a[9]_PORT_A_data_out = MEMORY(KB4_q_a[9]_PORT_A_data_in_reg, KB4_q_a[9]_PORT_B_data_in_reg, KB4_q_a[9]_PORT_A_address_reg, KB4_q_a[9]_PORT_B_address_reg, KB4_q_a[9]_PORT_A_write_enable_reg, KB4_q_a[9]_PORT_B_write_enable_reg, , , KB4_q_a[9]_clock_0, KB4_q_a[9]_clock_1, KB4_q_a[9]_clock_enable_0, KB4_q_a[9]_clock_enable_1, , KB4_q_a[9]_clear_1);
KB4_q_a[9]_PORT_A_data_out_reg = DFFE(KB4_q_a[9]_PORT_A_data_out, KB4_q_a[9]_clock_0, KB4_q_a[9]_clear_1, , KB4_q_a[9]_clock_enable_0);
KB4_q_a[9] = KB4_q_a[9]_PORT_A_data_out_reg[0];


--KB4_q_a[13] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[13]_PORT_A_data_in = VCC;
KB4_q_a[13]_PORT_A_data_in_reg = DFFE(KB4_q_a[13]_PORT_A_data_in, KB4_q_a[13]_clock_0, , , KB4_q_a[13]_clock_enable_0);
KB4_q_a[13]_PORT_B_data_in = G1_mDATAOUT[13];
KB4_q_a[13]_PORT_B_data_in_reg = DFFE(KB4_q_a[13]_PORT_B_data_in, KB4_q_a[13]_clock_1, , , KB4_q_a[13]_clock_enable_1);
KB4_q_a[13]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[13]_PORT_A_address_reg = DFFE(KB4_q_a[13]_PORT_A_address, KB4_q_a[13]_clock_0, , , KB4_q_a[13]_clock_enable_0);
KB4_q_a[13]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[13]_PORT_B_address_reg = DFFE(KB4_q_a[13]_PORT_B_address, KB4_q_a[13]_clock_1, , , KB4_q_a[13]_clock_enable_1);
KB4_q_a[13]_PORT_A_write_enable = GND;
KB4_q_a[13]_PORT_A_write_enable_reg = DFFE(KB4_q_a[13]_PORT_A_write_enable, KB4_q_a[13]_clock_0, , , KB4_q_a[13]_clock_enable_0);
KB4_q_a[13]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[13]_PORT_B_write_enable_reg = DFFE(KB4_q_a[13]_PORT_B_write_enable, KB4_q_a[13]_clock_1, , , KB4_q_a[13]_clock_enable_1);
KB4_q_a[13]_clock_0 = CCD_MCLK;
KB4_q_a[13]_clock_1 = NB1__clk0;
KB4_q_a[13]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[13]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[13]_clear_1 = !C1_oRST_0;
KB4_q_a[13]_PORT_A_data_out = MEMORY(KB4_q_a[13]_PORT_A_data_in_reg, KB4_q_a[13]_PORT_B_data_in_reg, KB4_q_a[13]_PORT_A_address_reg, KB4_q_a[13]_PORT_B_address_reg, KB4_q_a[13]_PORT_A_write_enable_reg, KB4_q_a[13]_PORT_B_write_enable_reg, , , KB4_q_a[13]_clock_0, KB4_q_a[13]_clock_1, KB4_q_a[13]_clock_enable_0, KB4_q_a[13]_clock_enable_1, , KB4_q_a[13]_clear_1);
KB4_q_a[13]_PORT_A_data_out_reg = DFFE(KB4_q_a[13]_PORT_A_data_out, KB4_q_a[13]_clock_0, KB4_q_a[13]_clear_1, , KB4_q_a[13]_clock_enable_0);
KB4_q_a[13] = KB4_q_a[13]_PORT_A_data_out_reg[0];


--KB4_q_a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[8]_PORT_A_data_in = VCC;
KB4_q_a[8]_PORT_A_data_in_reg = DFFE(KB4_q_a[8]_PORT_A_data_in, KB4_q_a[8]_clock_0, , , KB4_q_a[8]_clock_enable_0);
KB4_q_a[8]_PORT_B_data_in = G1_mDATAOUT[8];
KB4_q_a[8]_PORT_B_data_in_reg = DFFE(KB4_q_a[8]_PORT_B_data_in, KB4_q_a[8]_clock_1, , , KB4_q_a[8]_clock_enable_1);
KB4_q_a[8]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[8]_PORT_A_address_reg = DFFE(KB4_q_a[8]_PORT_A_address, KB4_q_a[8]_clock_0, , , KB4_q_a[8]_clock_enable_0);
KB4_q_a[8]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[8]_PORT_B_address_reg = DFFE(KB4_q_a[8]_PORT_B_address, KB4_q_a[8]_clock_1, , , KB4_q_a[8]_clock_enable_1);
KB4_q_a[8]_PORT_A_write_enable = GND;
KB4_q_a[8]_PORT_A_write_enable_reg = DFFE(KB4_q_a[8]_PORT_A_write_enable, KB4_q_a[8]_clock_0, , , KB4_q_a[8]_clock_enable_0);
KB4_q_a[8]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[8]_PORT_B_write_enable_reg = DFFE(KB4_q_a[8]_PORT_B_write_enable, KB4_q_a[8]_clock_1, , , KB4_q_a[8]_clock_enable_1);
KB4_q_a[8]_clock_0 = CCD_MCLK;
KB4_q_a[8]_clock_1 = NB1__clk0;
KB4_q_a[8]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[8]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[8]_clear_1 = !C1_oRST_0;
KB4_q_a[8]_PORT_A_data_out = MEMORY(KB4_q_a[8]_PORT_A_data_in_reg, KB4_q_a[8]_PORT_B_data_in_reg, KB4_q_a[8]_PORT_A_address_reg, KB4_q_a[8]_PORT_B_address_reg, KB4_q_a[8]_PORT_A_write_enable_reg, KB4_q_a[8]_PORT_B_write_enable_reg, , , KB4_q_a[8]_clock_0, KB4_q_a[8]_clock_1, KB4_q_a[8]_clock_enable_0, KB4_q_a[8]_clock_enable_1, , KB4_q_a[8]_clear_1);
KB4_q_a[8]_PORT_A_data_out_reg = DFFE(KB4_q_a[8]_PORT_A_data_out, KB4_q_a[8]_clock_0, KB4_q_a[8]_clear_1, , KB4_q_a[8]_clock_enable_0);
KB4_q_a[8] = KB4_q_a[8]_PORT_A_data_out_reg[0];


--KB4_q_a[12] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[12]_PORT_A_data_in = VCC;
KB4_q_a[12]_PORT_A_data_in_reg = DFFE(KB4_q_a[12]_PORT_A_data_in, KB4_q_a[12]_clock_0, , , KB4_q_a[12]_clock_enable_0);
KB4_q_a[12]_PORT_B_data_in = G1_mDATAOUT[12];
KB4_q_a[12]_PORT_B_data_in_reg = DFFE(KB4_q_a[12]_PORT_B_data_in, KB4_q_a[12]_clock_1, , , KB4_q_a[12]_clock_enable_1);
KB4_q_a[12]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[12]_PORT_A_address_reg = DFFE(KB4_q_a[12]_PORT_A_address, KB4_q_a[12]_clock_0, , , KB4_q_a[12]_clock_enable_0);
KB4_q_a[12]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[12]_PORT_B_address_reg = DFFE(KB4_q_a[12]_PORT_B_address, KB4_q_a[12]_clock_1, , , KB4_q_a[12]_clock_enable_1);
KB4_q_a[12]_PORT_A_write_enable = GND;
KB4_q_a[12]_PORT_A_write_enable_reg = DFFE(KB4_q_a[12]_PORT_A_write_enable, KB4_q_a[12]_clock_0, , , KB4_q_a[12]_clock_enable_0);
KB4_q_a[12]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[12]_PORT_B_write_enable_reg = DFFE(KB4_q_a[12]_PORT_B_write_enable, KB4_q_a[12]_clock_1, , , KB4_q_a[12]_clock_enable_1);
KB4_q_a[12]_clock_0 = CCD_MCLK;
KB4_q_a[12]_clock_1 = NB1__clk0;
KB4_q_a[12]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[12]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[12]_clear_1 = !C1_oRST_0;
KB4_q_a[12]_PORT_A_data_out = MEMORY(KB4_q_a[12]_PORT_A_data_in_reg, KB4_q_a[12]_PORT_B_data_in_reg, KB4_q_a[12]_PORT_A_address_reg, KB4_q_a[12]_PORT_B_address_reg, KB4_q_a[12]_PORT_A_write_enable_reg, KB4_q_a[12]_PORT_B_write_enable_reg, , , KB4_q_a[12]_clock_0, KB4_q_a[12]_clock_1, KB4_q_a[12]_clock_enable_0, KB4_q_a[12]_clock_enable_1, , KB4_q_a[12]_clear_1);
KB4_q_a[12]_PORT_A_data_out_reg = DFFE(KB4_q_a[12]_PORT_A_data_out, KB4_q_a[12]_clock_0, KB4_q_a[12]_clear_1, , KB4_q_a[12]_clock_enable_0);
KB4_q_a[12] = KB4_q_a[12]_PORT_A_data_out_reg[0];


--KB4_q_a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[7]_PORT_A_data_in = VCC;
KB4_q_a[7]_PORT_A_data_in_reg = DFFE(KB4_q_a[7]_PORT_A_data_in, KB4_q_a[7]_clock_0, , , KB4_q_a[7]_clock_enable_0);
KB4_q_a[7]_PORT_B_data_in = G1_mDATAOUT[7];
KB4_q_a[7]_PORT_B_data_in_reg = DFFE(KB4_q_a[7]_PORT_B_data_in, KB4_q_a[7]_clock_1, , , KB4_q_a[7]_clock_enable_1);
KB4_q_a[7]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[7]_PORT_A_address_reg = DFFE(KB4_q_a[7]_PORT_A_address, KB4_q_a[7]_clock_0, , , KB4_q_a[7]_clock_enable_0);
KB4_q_a[7]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[7]_PORT_B_address_reg = DFFE(KB4_q_a[7]_PORT_B_address, KB4_q_a[7]_clock_1, , , KB4_q_a[7]_clock_enable_1);
KB4_q_a[7]_PORT_A_write_enable = GND;
KB4_q_a[7]_PORT_A_write_enable_reg = DFFE(KB4_q_a[7]_PORT_A_write_enable, KB4_q_a[7]_clock_0, , , KB4_q_a[7]_clock_enable_0);
KB4_q_a[7]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[7]_PORT_B_write_enable_reg = DFFE(KB4_q_a[7]_PORT_B_write_enable, KB4_q_a[7]_clock_1, , , KB4_q_a[7]_clock_enable_1);
KB4_q_a[7]_clock_0 = CCD_MCLK;
KB4_q_a[7]_clock_1 = NB1__clk0;
KB4_q_a[7]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[7]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[7]_clear_1 = !C1_oRST_0;
KB4_q_a[7]_PORT_A_data_out = MEMORY(KB4_q_a[7]_PORT_A_data_in_reg, KB4_q_a[7]_PORT_B_data_in_reg, KB4_q_a[7]_PORT_A_address_reg, KB4_q_a[7]_PORT_B_address_reg, KB4_q_a[7]_PORT_A_write_enable_reg, KB4_q_a[7]_PORT_B_write_enable_reg, , , KB4_q_a[7]_clock_0, KB4_q_a[7]_clock_1, KB4_q_a[7]_clock_enable_0, KB4_q_a[7]_clock_enable_1, , KB4_q_a[7]_clear_1);
KB4_q_a[7]_PORT_A_data_out_reg = DFFE(KB4_q_a[7]_PORT_A_data_out, KB4_q_a[7]_clock_0, KB4_q_a[7]_clear_1, , KB4_q_a[7]_clock_enable_0);
KB4_q_a[7] = KB4_q_a[7]_PORT_A_data_out_reg[0];


--KB4_q_a[11] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[11]_PORT_A_data_in = VCC;
KB4_q_a[11]_PORT_A_data_in_reg = DFFE(KB4_q_a[11]_PORT_A_data_in, KB4_q_a[11]_clock_0, , , KB4_q_a[11]_clock_enable_0);
KB4_q_a[11]_PORT_B_data_in = G1_mDATAOUT[11];
KB4_q_a[11]_PORT_B_data_in_reg = DFFE(KB4_q_a[11]_PORT_B_data_in, KB4_q_a[11]_clock_1, , , KB4_q_a[11]_clock_enable_1);
KB4_q_a[11]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[11]_PORT_A_address_reg = DFFE(KB4_q_a[11]_PORT_A_address, KB4_q_a[11]_clock_0, , , KB4_q_a[11]_clock_enable_0);
KB4_q_a[11]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[11]_PORT_B_address_reg = DFFE(KB4_q_a[11]_PORT_B_address, KB4_q_a[11]_clock_1, , , KB4_q_a[11]_clock_enable_1);
KB4_q_a[11]_PORT_A_write_enable = GND;
KB4_q_a[11]_PORT_A_write_enable_reg = DFFE(KB4_q_a[11]_PORT_A_write_enable, KB4_q_a[11]_clock_0, , , KB4_q_a[11]_clock_enable_0);
KB4_q_a[11]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[11]_PORT_B_write_enable_reg = DFFE(KB4_q_a[11]_PORT_B_write_enable, KB4_q_a[11]_clock_1, , , KB4_q_a[11]_clock_enable_1);
KB4_q_a[11]_clock_0 = CCD_MCLK;
KB4_q_a[11]_clock_1 = NB1__clk0;
KB4_q_a[11]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[11]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[11]_clear_1 = !C1_oRST_0;
KB4_q_a[11]_PORT_A_data_out = MEMORY(KB4_q_a[11]_PORT_A_data_in_reg, KB4_q_a[11]_PORT_B_data_in_reg, KB4_q_a[11]_PORT_A_address_reg, KB4_q_a[11]_PORT_B_address_reg, KB4_q_a[11]_PORT_A_write_enable_reg, KB4_q_a[11]_PORT_B_write_enable_reg, , , KB4_q_a[11]_clock_0, KB4_q_a[11]_clock_1, KB4_q_a[11]_clock_enable_0, KB4_q_a[11]_clock_enable_1, , KB4_q_a[11]_clear_1);
KB4_q_a[11]_PORT_A_data_out_reg = DFFE(KB4_q_a[11]_PORT_A_data_out, KB4_q_a[11]_clock_0, KB4_q_a[11]_clear_1, , KB4_q_a[11]_clock_enable_0);
KB4_q_a[11] = KB4_q_a[11]_PORT_A_data_out_reg[0];


--KB4_q_a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[6]_PORT_A_data_in = VCC;
KB4_q_a[6]_PORT_A_data_in_reg = DFFE(KB4_q_a[6]_PORT_A_data_in, KB4_q_a[6]_clock_0, , , KB4_q_a[6]_clock_enable_0);
KB4_q_a[6]_PORT_B_data_in = G1_mDATAOUT[6];
KB4_q_a[6]_PORT_B_data_in_reg = DFFE(KB4_q_a[6]_PORT_B_data_in, KB4_q_a[6]_clock_1, , , KB4_q_a[6]_clock_enable_1);
KB4_q_a[6]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[6]_PORT_A_address_reg = DFFE(KB4_q_a[6]_PORT_A_address, KB4_q_a[6]_clock_0, , , KB4_q_a[6]_clock_enable_0);
KB4_q_a[6]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[6]_PORT_B_address_reg = DFFE(KB4_q_a[6]_PORT_B_address, KB4_q_a[6]_clock_1, , , KB4_q_a[6]_clock_enable_1);
KB4_q_a[6]_PORT_A_write_enable = GND;
KB4_q_a[6]_PORT_A_write_enable_reg = DFFE(KB4_q_a[6]_PORT_A_write_enable, KB4_q_a[6]_clock_0, , , KB4_q_a[6]_clock_enable_0);
KB4_q_a[6]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[6]_PORT_B_write_enable_reg = DFFE(KB4_q_a[6]_PORT_B_write_enable, KB4_q_a[6]_clock_1, , , KB4_q_a[6]_clock_enable_1);
KB4_q_a[6]_clock_0 = CCD_MCLK;
KB4_q_a[6]_clock_1 = NB1__clk0;
KB4_q_a[6]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[6]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[6]_clear_1 = !C1_oRST_0;
KB4_q_a[6]_PORT_A_data_out = MEMORY(KB4_q_a[6]_PORT_A_data_in_reg, KB4_q_a[6]_PORT_B_data_in_reg, KB4_q_a[6]_PORT_A_address_reg, KB4_q_a[6]_PORT_B_address_reg, KB4_q_a[6]_PORT_A_write_enable_reg, KB4_q_a[6]_PORT_B_write_enable_reg, , , KB4_q_a[6]_clock_0, KB4_q_a[6]_clock_1, KB4_q_a[6]_clock_enable_0, KB4_q_a[6]_clock_enable_1, , KB4_q_a[6]_clear_1);
KB4_q_a[6]_PORT_A_data_out_reg = DFFE(KB4_q_a[6]_PORT_A_data_out, KB4_q_a[6]_clock_0, KB4_q_a[6]_clear_1, , KB4_q_a[6]_clock_enable_0);
KB4_q_a[6] = KB4_q_a[6]_PORT_A_data_out_reg[0];


--KB4_q_a[10] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[10]_PORT_A_data_in = VCC;
KB4_q_a[10]_PORT_A_data_in_reg = DFFE(KB4_q_a[10]_PORT_A_data_in, KB4_q_a[10]_clock_0, , , KB4_q_a[10]_clock_enable_0);
KB4_q_a[10]_PORT_B_data_in = G1_mDATAOUT[10];
KB4_q_a[10]_PORT_B_data_in_reg = DFFE(KB4_q_a[10]_PORT_B_data_in, KB4_q_a[10]_clock_1, , , KB4_q_a[10]_clock_enable_1);
KB4_q_a[10]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[10]_PORT_A_address_reg = DFFE(KB4_q_a[10]_PORT_A_address, KB4_q_a[10]_clock_0, , , KB4_q_a[10]_clock_enable_0);
KB4_q_a[10]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[10]_PORT_B_address_reg = DFFE(KB4_q_a[10]_PORT_B_address, KB4_q_a[10]_clock_1, , , KB4_q_a[10]_clock_enable_1);
KB4_q_a[10]_PORT_A_write_enable = GND;
KB4_q_a[10]_PORT_A_write_enable_reg = DFFE(KB4_q_a[10]_PORT_A_write_enable, KB4_q_a[10]_clock_0, , , KB4_q_a[10]_clock_enable_0);
KB4_q_a[10]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[10]_PORT_B_write_enable_reg = DFFE(KB4_q_a[10]_PORT_B_write_enable, KB4_q_a[10]_clock_1, , , KB4_q_a[10]_clock_enable_1);
KB4_q_a[10]_clock_0 = CCD_MCLK;
KB4_q_a[10]_clock_1 = NB1__clk0;
KB4_q_a[10]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[10]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[10]_clear_1 = !C1_oRST_0;
KB4_q_a[10]_PORT_A_data_out = MEMORY(KB4_q_a[10]_PORT_A_data_in_reg, KB4_q_a[10]_PORT_B_data_in_reg, KB4_q_a[10]_PORT_A_address_reg, KB4_q_a[10]_PORT_B_address_reg, KB4_q_a[10]_PORT_A_write_enable_reg, KB4_q_a[10]_PORT_B_write_enable_reg, , , KB4_q_a[10]_clock_0, KB4_q_a[10]_clock_1, KB4_q_a[10]_clock_enable_0, KB4_q_a[10]_clock_enable_1, , KB4_q_a[10]_clear_1);
KB4_q_a[10]_PORT_A_data_out_reg = DFFE(KB4_q_a[10]_PORT_A_data_out, KB4_q_a[10]_clock_0, KB4_q_a[10]_clear_1, , KB4_q_a[10]_clock_enable_0);
KB4_q_a[10] = KB4_q_a[10]_PORT_A_data_out_reg[0];


--KB4_q_a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[5]_PORT_A_data_in = VCC;
KB4_q_a[5]_PORT_A_data_in_reg = DFFE(KB4_q_a[5]_PORT_A_data_in, KB4_q_a[5]_clock_0, , , KB4_q_a[5]_clock_enable_0);
KB4_q_a[5]_PORT_B_data_in = G1_mDATAOUT[5];
KB4_q_a[5]_PORT_B_data_in_reg = DFFE(KB4_q_a[5]_PORT_B_data_in, KB4_q_a[5]_clock_1, , , KB4_q_a[5]_clock_enable_1);
KB4_q_a[5]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[5]_PORT_A_address_reg = DFFE(KB4_q_a[5]_PORT_A_address, KB4_q_a[5]_clock_0, , , KB4_q_a[5]_clock_enable_0);
KB4_q_a[5]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[5]_PORT_B_address_reg = DFFE(KB4_q_a[5]_PORT_B_address, KB4_q_a[5]_clock_1, , , KB4_q_a[5]_clock_enable_1);
KB4_q_a[5]_PORT_A_write_enable = GND;
KB4_q_a[5]_PORT_A_write_enable_reg = DFFE(KB4_q_a[5]_PORT_A_write_enable, KB4_q_a[5]_clock_0, , , KB4_q_a[5]_clock_enable_0);
KB4_q_a[5]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[5]_PORT_B_write_enable_reg = DFFE(KB4_q_a[5]_PORT_B_write_enable, KB4_q_a[5]_clock_1, , , KB4_q_a[5]_clock_enable_1);
KB4_q_a[5]_clock_0 = CCD_MCLK;
KB4_q_a[5]_clock_1 = NB1__clk0;
KB4_q_a[5]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[5]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[5]_clear_1 = !C1_oRST_0;
KB4_q_a[5]_PORT_A_data_out = MEMORY(KB4_q_a[5]_PORT_A_data_in_reg, KB4_q_a[5]_PORT_B_data_in_reg, KB4_q_a[5]_PORT_A_address_reg, KB4_q_a[5]_PORT_B_address_reg, KB4_q_a[5]_PORT_A_write_enable_reg, KB4_q_a[5]_PORT_B_write_enable_reg, , , KB4_q_a[5]_clock_0, KB4_q_a[5]_clock_1, KB4_q_a[5]_clock_enable_0, KB4_q_a[5]_clock_enable_1, , KB4_q_a[5]_clear_1);
KB4_q_a[5]_PORT_A_data_out_reg = DFFE(KB4_q_a[5]_PORT_A_data_out, KB4_q_a[5]_clock_0, KB4_q_a[5]_clear_1, , KB4_q_a[5]_clock_enable_0);
KB4_q_a[5] = KB4_q_a[5]_PORT_A_data_out_reg[0];


--A1L804 is add~1342
A1L804 = KB4_q_a[10] & (KB4_q_a[5] $ VCC) # !KB4_q_a[10] & KB4_q_a[5] & VCC;

--A1L805 is add~1343
A1L805 = CARRY(KB4_q_a[10] & KB4_q_a[5]);


--A1L806 is add~1344
A1L806 = KB4_q_a[11] & (KB4_q_a[6] & A1L805 & VCC # !KB4_q_a[6] & !A1L805) # !KB4_q_a[11] & (KB4_q_a[6] & !A1L805 # !KB4_q_a[6] & (A1L805 # GND));

--A1L807 is add~1345
A1L807 = CARRY(KB4_q_a[11] & !KB4_q_a[6] & !A1L805 # !KB4_q_a[11] & (!A1L805 # !KB4_q_a[6]));


--A1L808 is add~1346
A1L808 = (KB4_q_a[12] $ KB4_q_a[7] $ !A1L807) # GND;

--A1L809 is add~1347
A1L809 = CARRY(KB4_q_a[12] & (KB4_q_a[7] # !A1L807) # !KB4_q_a[12] & KB4_q_a[7] & !A1L807);


--A1L810 is add~1348
A1L810 = KB4_q_a[13] & (KB4_q_a[8] & A1L809 & VCC # !KB4_q_a[8] & !A1L809) # !KB4_q_a[13] & (KB4_q_a[8] & !A1L809 # !KB4_q_a[8] & (A1L809 # GND));

--A1L811 is add~1349
A1L811 = CARRY(KB4_q_a[13] & !KB4_q_a[8] & !A1L809 # !KB4_q_a[13] & (!A1L809 # !KB4_q_a[8]));


--A1L812 is add~1350
A1L812 = (KB4_q_a[14] $ KB4_q_a[9] $ !A1L811) # GND;

--A1L813 is add~1351
A1L813 = CARRY(KB4_q_a[14] & (KB4_q_a[9] # !A1L811) # !KB4_q_a[14] & KB4_q_a[9] & !A1L811);


--A1L814 is add~1352
A1L814 = A1L813;


--KB4_q_a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[4]_PORT_A_data_in = VCC;
KB4_q_a[4]_PORT_A_data_in_reg = DFFE(KB4_q_a[4]_PORT_A_data_in, KB4_q_a[4]_clock_0, , , KB4_q_a[4]_clock_enable_0);
KB4_q_a[4]_PORT_B_data_in = G1_mDATAOUT[4];
KB4_q_a[4]_PORT_B_data_in_reg = DFFE(KB4_q_a[4]_PORT_B_data_in, KB4_q_a[4]_clock_1, , , KB4_q_a[4]_clock_enable_1);
KB4_q_a[4]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[4]_PORT_A_address_reg = DFFE(KB4_q_a[4]_PORT_A_address, KB4_q_a[4]_clock_0, , , KB4_q_a[4]_clock_enable_0);
KB4_q_a[4]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[4]_PORT_B_address_reg = DFFE(KB4_q_a[4]_PORT_B_address, KB4_q_a[4]_clock_1, , , KB4_q_a[4]_clock_enable_1);
KB4_q_a[4]_PORT_A_write_enable = GND;
KB4_q_a[4]_PORT_A_write_enable_reg = DFFE(KB4_q_a[4]_PORT_A_write_enable, KB4_q_a[4]_clock_0, , , KB4_q_a[4]_clock_enable_0);
KB4_q_a[4]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[4]_PORT_B_write_enable_reg = DFFE(KB4_q_a[4]_PORT_B_write_enable, KB4_q_a[4]_clock_1, , , KB4_q_a[4]_clock_enable_1);
KB4_q_a[4]_clock_0 = CCD_MCLK;
KB4_q_a[4]_clock_1 = NB1__clk0;
KB4_q_a[4]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[4]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[4]_clear_1 = !C1_oRST_0;
KB4_q_a[4]_PORT_A_data_out = MEMORY(KB4_q_a[4]_PORT_A_data_in_reg, KB4_q_a[4]_PORT_B_data_in_reg, KB4_q_a[4]_PORT_A_address_reg, KB4_q_a[4]_PORT_B_address_reg, KB4_q_a[4]_PORT_A_write_enable_reg, KB4_q_a[4]_PORT_B_write_enable_reg, , , KB4_q_a[4]_clock_0, KB4_q_a[4]_clock_1, KB4_q_a[4]_clock_enable_0, KB4_q_a[4]_clock_enable_1, , KB4_q_a[4]_clear_1);
KB4_q_a[4]_PORT_A_data_out_reg = DFFE(KB4_q_a[4]_PORT_A_data_out, KB4_q_a[4]_clock_0, KB4_q_a[4]_clear_1, , KB4_q_a[4]_clock_enable_0);
KB4_q_a[4] = KB4_q_a[4]_PORT_A_data_out_reg[0];


--KB4_q_a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[3]_PORT_A_data_in = VCC;
KB4_q_a[3]_PORT_A_data_in_reg = DFFE(KB4_q_a[3]_PORT_A_data_in, KB4_q_a[3]_clock_0, , , KB4_q_a[3]_clock_enable_0);
KB4_q_a[3]_PORT_B_data_in = G1_mDATAOUT[3];
KB4_q_a[3]_PORT_B_data_in_reg = DFFE(KB4_q_a[3]_PORT_B_data_in, KB4_q_a[3]_clock_1, , , KB4_q_a[3]_clock_enable_1);
KB4_q_a[3]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[3]_PORT_A_address_reg = DFFE(KB4_q_a[3]_PORT_A_address, KB4_q_a[3]_clock_0, , , KB4_q_a[3]_clock_enable_0);
KB4_q_a[3]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[3]_PORT_B_address_reg = DFFE(KB4_q_a[3]_PORT_B_address, KB4_q_a[3]_clock_1, , , KB4_q_a[3]_clock_enable_1);
KB4_q_a[3]_PORT_A_write_enable = GND;
KB4_q_a[3]_PORT_A_write_enable_reg = DFFE(KB4_q_a[3]_PORT_A_write_enable, KB4_q_a[3]_clock_0, , , KB4_q_a[3]_clock_enable_0);
KB4_q_a[3]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[3]_PORT_B_write_enable_reg = DFFE(KB4_q_a[3]_PORT_B_write_enable, KB4_q_a[3]_clock_1, , , KB4_q_a[3]_clock_enable_1);
KB4_q_a[3]_clock_0 = CCD_MCLK;
KB4_q_a[3]_clock_1 = NB1__clk0;
KB4_q_a[3]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[3]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[3]_clear_1 = !C1_oRST_0;
KB4_q_a[3]_PORT_A_data_out = MEMORY(KB4_q_a[3]_PORT_A_data_in_reg, KB4_q_a[3]_PORT_B_data_in_reg, KB4_q_a[3]_PORT_A_address_reg, KB4_q_a[3]_PORT_B_address_reg, KB4_q_a[3]_PORT_A_write_enable_reg, KB4_q_a[3]_PORT_B_write_enable_reg, , , KB4_q_a[3]_clock_0, KB4_q_a[3]_clock_1, KB4_q_a[3]_clock_enable_0, KB4_q_a[3]_clock_enable_1, , KB4_q_a[3]_clear_1);
KB4_q_a[3]_PORT_A_data_out_reg = DFFE(KB4_q_a[3]_PORT_A_data_out, KB4_q_a[3]_clock_0, KB4_q_a[3]_clear_1, , KB4_q_a[3]_clock_enable_0);
KB4_q_a[3] = KB4_q_a[3]_PORT_A_data_out_reg[0];


--KB4_q_a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[2]_PORT_A_data_in = VCC;
KB4_q_a[2]_PORT_A_data_in_reg = DFFE(KB4_q_a[2]_PORT_A_data_in, KB4_q_a[2]_clock_0, , , KB4_q_a[2]_clock_enable_0);
KB4_q_a[2]_PORT_B_data_in = G1_mDATAOUT[2];
KB4_q_a[2]_PORT_B_data_in_reg = DFFE(KB4_q_a[2]_PORT_B_data_in, KB4_q_a[2]_clock_1, , , KB4_q_a[2]_clock_enable_1);
KB4_q_a[2]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[2]_PORT_A_address_reg = DFFE(KB4_q_a[2]_PORT_A_address, KB4_q_a[2]_clock_0, , , KB4_q_a[2]_clock_enable_0);
KB4_q_a[2]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[2]_PORT_B_address_reg = DFFE(KB4_q_a[2]_PORT_B_address, KB4_q_a[2]_clock_1, , , KB4_q_a[2]_clock_enable_1);
KB4_q_a[2]_PORT_A_write_enable = GND;
KB4_q_a[2]_PORT_A_write_enable_reg = DFFE(KB4_q_a[2]_PORT_A_write_enable, KB4_q_a[2]_clock_0, , , KB4_q_a[2]_clock_enable_0);
KB4_q_a[2]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[2]_PORT_B_write_enable_reg = DFFE(KB4_q_a[2]_PORT_B_write_enable, KB4_q_a[2]_clock_1, , , KB4_q_a[2]_clock_enable_1);
KB4_q_a[2]_clock_0 = CCD_MCLK;
KB4_q_a[2]_clock_1 = NB1__clk0;
KB4_q_a[2]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[2]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[2]_clear_1 = !C1_oRST_0;
KB4_q_a[2]_PORT_A_data_out = MEMORY(KB4_q_a[2]_PORT_A_data_in_reg, KB4_q_a[2]_PORT_B_data_in_reg, KB4_q_a[2]_PORT_A_address_reg, KB4_q_a[2]_PORT_B_address_reg, KB4_q_a[2]_PORT_A_write_enable_reg, KB4_q_a[2]_PORT_B_write_enable_reg, , , KB4_q_a[2]_clock_0, KB4_q_a[2]_clock_1, KB4_q_a[2]_clock_enable_0, KB4_q_a[2]_clock_enable_1, , KB4_q_a[2]_clear_1);
KB4_q_a[2]_PORT_A_data_out_reg = DFFE(KB4_q_a[2]_PORT_A_data_out, KB4_q_a[2]_clock_0, KB4_q_a[2]_clear_1, , KB4_q_a[2]_clock_enable_0);
KB4_q_a[2] = KB4_q_a[2]_PORT_A_data_out_reg[0];


--KB4_q_a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[1]_PORT_A_data_in = VCC;
KB4_q_a[1]_PORT_A_data_in_reg = DFFE(KB4_q_a[1]_PORT_A_data_in, KB4_q_a[1]_clock_0, , , KB4_q_a[1]_clock_enable_0);
KB4_q_a[1]_PORT_B_data_in = G1_mDATAOUT[1];
KB4_q_a[1]_PORT_B_data_in_reg = DFFE(KB4_q_a[1]_PORT_B_data_in, KB4_q_a[1]_clock_1, , , KB4_q_a[1]_clock_enable_1);
KB4_q_a[1]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[1]_PORT_A_address_reg = DFFE(KB4_q_a[1]_PORT_A_address, KB4_q_a[1]_clock_0, , , KB4_q_a[1]_clock_enable_0);
KB4_q_a[1]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[1]_PORT_B_address_reg = DFFE(KB4_q_a[1]_PORT_B_address, KB4_q_a[1]_clock_1, , , KB4_q_a[1]_clock_enable_1);
KB4_q_a[1]_PORT_A_write_enable = GND;
KB4_q_a[1]_PORT_A_write_enable_reg = DFFE(KB4_q_a[1]_PORT_A_write_enable, KB4_q_a[1]_clock_0, , , KB4_q_a[1]_clock_enable_0);
KB4_q_a[1]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[1]_PORT_B_write_enable_reg = DFFE(KB4_q_a[1]_PORT_B_write_enable, KB4_q_a[1]_clock_1, , , KB4_q_a[1]_clock_enable_1);
KB4_q_a[1]_clock_0 = CCD_MCLK;
KB4_q_a[1]_clock_1 = NB1__clk0;
KB4_q_a[1]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[1]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[1]_clear_1 = !C1_oRST_0;
KB4_q_a[1]_PORT_A_data_out = MEMORY(KB4_q_a[1]_PORT_A_data_in_reg, KB4_q_a[1]_PORT_B_data_in_reg, KB4_q_a[1]_PORT_A_address_reg, KB4_q_a[1]_PORT_B_address_reg, KB4_q_a[1]_PORT_A_write_enable_reg, KB4_q_a[1]_PORT_B_write_enable_reg, , , KB4_q_a[1]_clock_0, KB4_q_a[1]_clock_1, KB4_q_a[1]_clock_enable_0, KB4_q_a[1]_clock_enable_1, , KB4_q_a[1]_clear_1);
KB4_q_a[1]_PORT_A_data_out_reg = DFFE(KB4_q_a[1]_PORT_A_data_out, KB4_q_a[1]_clock_0, KB4_q_a[1]_clear_1, , KB4_q_a[1]_clock_enable_0);
KB4_q_a[1] = KB4_q_a[1]_PORT_A_data_out_reg[0];


--KB4_q_a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_a[0]_PORT_A_data_in = VCC;
KB4_q_a[0]_PORT_A_data_in_reg = DFFE(KB4_q_a[0]_PORT_A_data_in, KB4_q_a[0]_clock_0, , , KB4_q_a[0]_clock_enable_0);
KB4_q_a[0]_PORT_B_data_in = G1_mDATAOUT[0];
KB4_q_a[0]_PORT_B_data_in_reg = DFFE(KB4_q_a[0]_PORT_B_data_in, KB4_q_a[0]_clock_1, , , KB4_q_a[0]_clock_enable_1);
KB4_q_a[0]_PORT_A_address = BUS(CB4_power_modified_counter_values[0], CB4_power_modified_counter_values[1], CB4_power_modified_counter_values[2], CB4_power_modified_counter_values[3], CB4_power_modified_counter_values[4], CB4_power_modified_counter_values[5], CB4_power_modified_counter_values[6], CB4_power_modified_counter_values[7], CB4_power_modified_counter_values[8]);
KB4_q_a[0]_PORT_A_address_reg = DFFE(KB4_q_a[0]_PORT_A_address, KB4_q_a[0]_clock_0, , , KB4_q_a[0]_clock_enable_0);
KB4_q_a[0]_PORT_B_address = BUS(AB4_wrptr_g[0], AB4_wrptr_g[1], AB4_wrptr_g[2], AB4_wrptr_g[3], AB4_wrptr_g[4], AB4_wrptr_g[5], AB4_wrptr_g[6], AB4_wrptr_g[7], AB4_wrptr_g[8]);
KB4_q_a[0]_PORT_B_address_reg = DFFE(KB4_q_a[0]_PORT_B_address, KB4_q_a[0]_clock_1, , , KB4_q_a[0]_clock_enable_1);
KB4_q_a[0]_PORT_A_write_enable = GND;
KB4_q_a[0]_PORT_A_write_enable_reg = DFFE(KB4_q_a[0]_PORT_A_write_enable, KB4_q_a[0]_clock_0, , , KB4_q_a[0]_clock_enable_0);
KB4_q_a[0]_PORT_B_write_enable = AB4_valid_wrreq;
KB4_q_a[0]_PORT_B_write_enable_reg = DFFE(KB4_q_a[0]_PORT_B_write_enable, KB4_q_a[0]_clock_1, , , KB4_q_a[0]_clock_enable_1);
KB4_q_a[0]_clock_0 = CCD_MCLK;
KB4_q_a[0]_clock_1 = NB1__clk0;
KB4_q_a[0]_clock_enable_0 = AB4_valid_rdreq;
KB4_q_a[0]_clock_enable_1 = AB4_valid_wrreq;
KB4_q_a[0]_clear_1 = !C1_oRST_0;
KB4_q_a[0]_PORT_A_data_out = MEMORY(KB4_q_a[0]_PORT_A_data_in_reg, KB4_q_a[0]_PORT_B_data_in_reg, KB4_q_a[0]_PORT_A_address_reg, KB4_q_a[0]_PORT_B_address_reg, KB4_q_a[0]_PORT_A_write_enable_reg, KB4_q_a[0]_PORT_B_write_enable_reg, , , KB4_q_a[0]_clock_0, KB4_q_a[0]_clock_1, KB4_q_a[0]_clock_enable_0, KB4_q_a[0]_clock_enable_1, , KB4_q_a[0]_clear_1);
KB4_q_a[0]_PORT_A_data_out_reg = DFFE(KB4_q_a[0]_PORT_A_data_out, KB4_q_a[0]_clock_0, KB4_q_a[0]_clear_1, , KB4_q_a[0]_clock_enable_0);
KB4_q_a[0] = KB4_q_a[0]_PORT_A_data_out_reg[0];


--A1L816 is add~1354
A1L816 = A1L804 & (KB4_q_a[0] $ VCC) # !A1L804 & KB4_q_a[0] & VCC;

--A1L817 is add~1355
A1L817 = CARRY(A1L804 & KB4_q_a[0]);


--A1L818 is add~1356
A1L818 = A1L806 & (KB4_q_a[1] & A1L817 & VCC # !KB4_q_a[1] & !A1L817) # !A1L806 & (KB4_q_a[1] & !A1L817 # !KB4_q_a[1] & (A1L817 # GND));

--A1L819 is add~1357
A1L819 = CARRY(A1L806 & !KB4_q_a[1] & !A1L817 # !A1L806 & (!A1L817 # !KB4_q_a[1]));


--A1L820 is add~1358
A1L820 = (A1L808 $ KB4_q_a[2] $ !A1L819) # GND;

--A1L821 is add~1359
A1L821 = CARRY(A1L808 & (KB4_q_a[2] # !A1L819) # !A1L808 & KB4_q_a[2] & !A1L819);


--A1L822 is add~1360
A1L822 = A1L810 & (KB4_q_a[3] & A1L821 & VCC # !KB4_q_a[3] & !A1L821) # !A1L810 & (KB4_q_a[3] & !A1L821 # !KB4_q_a[3] & (A1L821 # GND));

--A1L823 is add~1361
A1L823 = CARRY(A1L810 & !KB4_q_a[3] & !A1L821 # !A1L810 & (!A1L821 # !KB4_q_a[3]));


--A1L824 is add~1362
A1L824 = (A1L812 $ KB4_q_a[4] $ !A1L823) # GND;

--A1L825 is add~1363
A1L825 = CARRY(A1L812 & (KB4_q_a[4] # !A1L823) # !A1L812 & KB4_q_a[4] & !A1L823);


--A1L826 is add~1364
A1L826 = A1L814 & !A1L825 # !A1L814 & (A1L825 # GND);

--A1L827 is add~1365
A1L827 = CARRY(!A1L825 # !A1L814);


--A1L828 is add~1366
A1L828 = !A1L827;


--A1L423 is LessThan~1114
A1L423 = A1L816 # A1L818 # A1L820 # A1L822;


--A1L424 is LessThan~1115
A1L424 = A1L828 # A1L824 & A1L826 & A1L423;


--SB3_counter_comb_bita0 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita0
SB3_counter_comb_bita0 = SB3_safe_q[0] $ VCC;

--SB3L5 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita0~COUT
SB3L5 = CARRY(SB3_safe_q[0]);


--SB3_counter_comb_bita1 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita1
SB3_counter_comb_bita1 = SB3_safe_q[1] & !SB3L5 # !SB3_safe_q[1] & (SB3L5 # GND);

--SB3L7 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita1~COUT
SB3L7 = CARRY(!SB3L5 # !SB3_safe_q[1]);


--SB3_counter_comb_bita2 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita2
SB3_counter_comb_bita2 = SB3_safe_q[2] & (SB3L7 $ GND) # !SB3_safe_q[2] & !SB3L7 & VCC;

--SB3L9 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita2~COUT
SB3L9 = CARRY(SB3_safe_q[2] & !SB3L7);


--SB3_counter_comb_bita3 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita3
SB3_counter_comb_bita3 = SB3_safe_q[3] & !SB3L9 # !SB3_safe_q[3] & (SB3L9 # GND);

--SB3L11 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita3~COUT
SB3L11 = CARRY(!SB3L9 # !SB3_safe_q[3]);


--SB3_counter_comb_bita4 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita4
SB3_counter_comb_bita4 = SB3_safe_q[4] & (SB3L11 $ GND) # !SB3_safe_q[4] & !SB3L11 & VCC;

--SB3L13 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita4~COUT
SB3L13 = CARRY(SB3_safe_q[4] & !SB3L11);


--SB3_counter_comb_bita5 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita5
SB3_counter_comb_bita5 = SB3_safe_q[5] & !SB3L13 # !SB3_safe_q[5] & (SB3L13 # GND);

--SB3L15 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita5~COUT
SB3L15 = CARRY(!SB3L13 # !SB3_safe_q[5]);


--SB3_counter_comb_bita6 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita6
SB3_counter_comb_bita6 = SB3_safe_q[6] & (SB3L15 $ GND) # !SB3_safe_q[6] & !SB3L15 & VCC;

--SB3L17 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita6~COUT
SB3L17 = CARRY(SB3_safe_q[6] & !SB3L15);


--SB3_counter_comb_bita7 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita7
SB3_counter_comb_bita7 = SB3_safe_q[7] & !SB3L17 # !SB3_safe_q[7] & (SB3L17 # GND);

--SB3L19 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita7~COUT
SB3L19 = CARRY(!SB3L17 # !SB3_safe_q[7]);


--SB3_counter_comb_bita8 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita8
SB3_counter_comb_bita8 = SB3_safe_q[8] & (SB3L19 $ GND) # !SB3_safe_q[8] & !SB3L19 & VCC;

--SB3L21 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita8~COUT
SB3L21 = CARRY(SB3_safe_q[8] & !SB3L19);


--SB3_counter_comb_bita9 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita9
SB3_counter_comb_bita9 = SB3_safe_q[9] & !SB3L21 # !SB3_safe_q[9] & (SB3L21 # GND);

--SB3L25 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita9~COUT
SB3L25 = CARRY(!SB3L21 # !SB3_safe_q[9]);


--SB3L23 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita9~9
SB3L23 = !SB3L25;


--SB3L1 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|cmpr5_aeb_int~60
SB3L1 = SB3_safe_q[0] & SB3_safe_q[2] & SB3_safe_q[3] & !SB3_safe_q[1];


--SB3L2 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|cmpr5_aeb_int~61
SB3L2 = SB3_safe_q[4] & SB3_safe_q[5] & SB3_safe_q[6] & !SB3_safe_q[7];


--SB3L3 is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|cmpr5_aeb_int~62
SB3L3 = SB3_safe_q[9] & !SB3_safe_q[8];


--SB3_cout_actual is Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|cout_actual
SB3_cout_actual = SB3L23 # SB3L1 & SB3L2 & SB3L3;


--DB11_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor7
DB11_xor7 = AB3_wrptr_g[7] $ AB3_wrptr_g[8];


--DB12_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor7
DB12_xor7 = MB3_dffe9a[8] $ MB3_dffe9a[7];


--DB11_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor6
DB11_xor6 = AB3_wrptr_g[6] $ AB3_wrptr_g[7] $ AB3_wrptr_g[8];


--DB12_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor6
DB12_xor6 = MB3_dffe9a[6] $ MB3_dffe9a[8] $ MB3_dffe9a[7];


--DB11_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor5
DB11_xor5 = AB3_wrptr_g[5] $ AB3_wrptr_g[6] $ AB3_wrptr_g[7] $ AB3_wrptr_g[8];


--DB12_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor5
DB12_xor5 = MB3_dffe9a[6] $ MB3_dffe9a[8] $ MB3_dffe9a[5] $ MB3_dffe9a[7];


--DB11_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor4
DB11_xor4 = AB3_wrptr_g[4] $ DB11_xor5;


--DB12_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor4
DB12_xor4 = MB3_dffe9a[4] $ DB12_xor5;


--DB11_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor3
DB11_xor3 = AB3_wrptr_g[3] $ AB3_wrptr_g[4] $ DB11_xor5;


--DB12_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor3
DB12_xor3 = MB3_dffe9a[3] $ MB3_dffe9a[4] $ DB12_xor5;


--DB11_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor2
DB11_xor2 = AB3_wrptr_g[2] $ AB3_wrptr_g[3] $ AB3_wrptr_g[4] $ DB11_xor5;


--DB12_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor2
DB12_xor2 = MB3_dffe9a[2] $ MB3_dffe9a[3] $ MB3_dffe9a[4] $ DB12_xor5;


--DB11_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor1
DB11_xor1 = AB3_wrptr_g[1] $ DB11_xor2;


--DB12_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor1
DB12_xor1 = MB3_dffe9a[1] $ DB12_xor2;


--DB11_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor0
DB11_xor0 = AB3_wrptr_g[0] $ AB3_wrptr_g[1] $ DB11_xor2;


--DB12_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor0
DB12_xor0 = MB3_dffe9a[0] $ MB3_dffe9a[1] $ DB12_xor2;


--G1L210 is Sdram_Control_4Port:u6|mRD_DONE~74
G1L210 = G1_Read & (G1_mRD_DONE # !G1L25 & !G1L29);


--LB1_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8]
LB1_dffe7a[8] = DFFEAS(AB1_delayed_wrptr_g[8], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB1_rdptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]
AB1_rdptr_g[8] = DFFEAS(CB1_power_modified_counter_values[8], NB1__clk0, C1_oRST_0,  , AB1_valid_rdreq,  ,  ,  ,  );


--LB1_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]
LB1_dffe7a[7] = DFFEAS(AB1_delayed_wrptr_g[7], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB2_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor7
DB2_xor7 = LB1_dffe7a[8] $ LB1_dffe7a[7];


--AB1_rdptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]
AB1_rdptr_g[7] = DFFEAS(CB1_power_modified_counter_values[7], NB1__clk0, C1_oRST_0,  , AB1_valid_rdreq,  ,  ,  ,  );


--DB1_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor7
DB1_xor7 = AB1_rdptr_g[8] $ AB1_rdptr_g[7];


--LB1_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]
LB1_dffe7a[6] = DFFEAS(AB1_delayed_wrptr_g[6], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB2_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor6
DB2_xor6 = LB1_dffe7a[8] $ LB1_dffe7a[7] $ LB1_dffe7a[6];


--AB1_rdptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]
AB1_rdptr_g[6] = DFFEAS(CB1_power_modified_counter_values[6], NB1__clk0, C1_oRST_0,  , AB1_valid_rdreq,  ,  ,  ,  );


--DB1_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor6
DB1_xor6 = AB1_rdptr_g[8] $ AB1_rdptr_g[7] $ AB1_rdptr_g[6];


--LB1_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5]
LB1_dffe7a[5] = DFFEAS(AB1_delayed_wrptr_g[5], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB2_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor5
DB2_xor5 = LB1_dffe7a[8] $ LB1_dffe7a[7] $ LB1_dffe7a[6] $ LB1_dffe7a[5];


--AB1_rdptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]
AB1_rdptr_g[5] = DFFEAS(CB1_power_modified_counter_values[5], NB1__clk0, C1_oRST_0,  , AB1_valid_rdreq,  ,  ,  ,  );


--DB1_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor5
DB1_xor5 = AB1_rdptr_g[8] $ AB1_rdptr_g[7] $ AB1_rdptr_g[6] $ AB1_rdptr_g[5];


--LB1_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4]
LB1_dffe7a[4] = DFFEAS(AB1_delayed_wrptr_g[4], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB2_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor4
DB2_xor4 = DB2_xor5 $ LB1_dffe7a[4];


--AB1_rdptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]
AB1_rdptr_g[4] = DFFEAS(CB1_power_modified_counter_values[4], NB1__clk0, C1_oRST_0,  , AB1_valid_rdreq,  ,  ,  ,  );


--DB1_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor4
DB1_xor4 = DB1_xor5 $ AB1_rdptr_g[4];


--LB1_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3]
LB1_dffe7a[3] = DFFEAS(AB1_delayed_wrptr_g[3], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB2_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor3
DB2_xor3 = DB2_xor5 $ LB1_dffe7a[4] $ LB1_dffe7a[3];


--AB1_rdptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]
AB1_rdptr_g[3] = DFFEAS(CB1_power_modified_counter_values[3], NB1__clk0, C1_oRST_0,  , AB1_valid_rdreq,  ,  ,  ,  );


--DB1_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor3
DB1_xor3 = DB1_xor5 $ AB1_rdptr_g[4] $ AB1_rdptr_g[3];


--LB1_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2]
LB1_dffe7a[2] = DFFEAS(AB1_delayed_wrptr_g[2], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB2_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor2
DB2_xor2 = DB2_xor5 $ LB1_dffe7a[4] $ LB1_dffe7a[3] $ LB1_dffe7a[2];


--AB1_rdptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]
AB1_rdptr_g[2] = DFFEAS(CB1_power_modified_counter_values[2], NB1__clk0, C1_oRST_0,  , AB1_valid_rdreq,  ,  ,  ,  );


--DB1_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor2
DB1_xor2 = DB1_xor5 $ AB1_rdptr_g[4] $ AB1_rdptr_g[3] $ AB1_rdptr_g[2];


--LB1_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]
LB1_dffe7a[1] = DFFEAS(AB1_delayed_wrptr_g[1], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB2_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor1
DB2_xor1 = DB2_xor2 $ LB1_dffe7a[1];


--AB1_rdptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]
AB1_rdptr_g[1] = DFFEAS(CB1_power_modified_counter_values[1], NB1__clk0, C1_oRST_0,  , AB1_valid_rdreq,  ,  ,  ,  );


--DB1_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor1
DB1_xor1 = DB1_xor2 $ AB1_rdptr_g[1];


--LB1_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0]
LB1_dffe7a[0] = DFFEAS(AB1_delayed_wrptr_g[0], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB2_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor0
DB2_xor0 = DB2_xor2 $ LB1_dffe7a[1] $ LB1_dffe7a[0];


--AB1_rdptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]
AB1_rdptr_g[0] = DFFEAS(CB1_power_modified_counter_values[0], NB1__clk0, C1_oRST_0,  , AB1_valid_rdreq,  ,  ,  ,  );


--DB1_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor0
DB1_xor0 = DB1_xor2 $ AB1_rdptr_g[1] $ AB1_rdptr_g[0];


--MB4_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8]
MB4_dffe9a[8] = DFFEAS(AB4_rdptr_g[8], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]
AB4_wrptr_g[8] = DFFEAS(HB4_power_modified_counter_values[8], NB1__clk0, C1_oRST_0,  , AB4_valid_wrreq,  ,  ,  ,  );


--AB4_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]
AB4_wrptr_g[7] = DFFEAS(HB4_power_modified_counter_values[7], NB1__clk0, C1_oRST_0,  , AB4_valid_wrreq,  ,  ,  ,  );


--DB15_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor7
DB15_xor7 = AB4_wrptr_g[8] $ AB4_wrptr_g[7];


--MB4_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]
MB4_dffe9a[7] = DFFEAS(AB4_rdptr_g[7], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB16_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor7
DB16_xor7 = MB4_dffe9a[8] $ MB4_dffe9a[7];


--AB4_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]
AB4_wrptr_g[6] = DFFEAS(HB4_power_modified_counter_values[6], NB1__clk0, C1_oRST_0,  , AB4_valid_wrreq,  ,  ,  ,  );


--DB15_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor6
DB15_xor6 = AB4_wrptr_g[8] $ AB4_wrptr_g[7] $ AB4_wrptr_g[6];


--MB4_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]
MB4_dffe9a[6] = DFFEAS(AB4_rdptr_g[6], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB16_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor6
DB16_xor6 = MB4_dffe9a[8] $ MB4_dffe9a[7] $ MB4_dffe9a[6];


--AB4_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]
AB4_wrptr_g[5] = DFFEAS(HB4_power_modified_counter_values[5], NB1__clk0, C1_oRST_0,  , AB4_valid_wrreq,  ,  ,  ,  );


--DB15_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor5
DB15_xor5 = AB4_wrptr_g[8] $ AB4_wrptr_g[7] $ AB4_wrptr_g[6] $ AB4_wrptr_g[5];


--MB4_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]
MB4_dffe9a[5] = DFFEAS(AB4_rdptr_g[5], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB16_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor5
DB16_xor5 = MB4_dffe9a[8] $ MB4_dffe9a[7] $ MB4_dffe9a[6] $ MB4_dffe9a[5];


--AB4_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]
AB4_wrptr_g[4] = DFFEAS(HB4_power_modified_counter_values[4], NB1__clk0, C1_oRST_0,  , AB4_valid_wrreq,  ,  ,  ,  );


--DB15_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor4
DB15_xor4 = DB15_xor5 $ AB4_wrptr_g[4];


--MB4_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4]
MB4_dffe9a[4] = DFFEAS(AB4_rdptr_g[4], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB16_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor4
DB16_xor4 = DB16_xor5 $ MB4_dffe9a[4];


--AB4_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]
AB4_wrptr_g[3] = DFFEAS(HB4_power_modified_counter_values[3], NB1__clk0, C1_oRST_0,  , AB4_valid_wrreq,  ,  ,  ,  );


--DB15_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor3
DB15_xor3 = DB15_xor5 $ AB4_wrptr_g[4] $ AB4_wrptr_g[3];


--MB4_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]
MB4_dffe9a[3] = DFFEAS(AB4_rdptr_g[3], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB16_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor3
DB16_xor3 = DB16_xor5 $ MB4_dffe9a[4] $ MB4_dffe9a[3];


--AB4_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]
AB4_wrptr_g[2] = DFFEAS(HB4_power_modified_counter_values[2], NB1__clk0, C1_oRST_0,  , AB4_valid_wrreq,  ,  ,  ,  );


--DB15_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor2
DB15_xor2 = DB15_xor5 $ AB4_wrptr_g[4] $ AB4_wrptr_g[3] $ AB4_wrptr_g[2];


--MB4_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]
MB4_dffe9a[2] = DFFEAS(AB4_rdptr_g[2], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB16_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor2
DB16_xor2 = DB16_xor5 $ MB4_dffe9a[4] $ MB4_dffe9a[3] $ MB4_dffe9a[2];


--AB4_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]
AB4_wrptr_g[1] = DFFEAS(HB4_power_modified_counter_values[1], NB1__clk0, C1_oRST_0,  , AB4_valid_wrreq,  ,  ,  ,  );


--DB15_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor1
DB15_xor1 = DB15_xor2 $ AB4_wrptr_g[1];


--MB4_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[1]
MB4_dffe9a[1] = DFFEAS(AB4_rdptr_g[1], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB16_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor1
DB16_xor1 = DB16_xor2 $ MB4_dffe9a[1];


--AB4_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]
AB4_wrptr_g[0] = DFFEAS(AB4L39, NB1__clk0, C1_oRST_0,  , AB4_valid_wrreq,  ,  ,  ,  );


--DB15_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor0
DB15_xor0 = DB15_xor2 $ AB4_wrptr_g[1] $ AB4_wrptr_g[0];


--MB4_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[0]
MB4_dffe9a[0] = DFFEAS(AB4_rdptr_g[0], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--DB16_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor0
DB16_xor0 = DB16_xor2 $ MB4_dffe9a[1] $ MB4_dffe9a[0];


--G1L48 is Sdram_Control_4Port:u6|RD_MASK~80
G1L48 = EB6L17 & EB1L17 & !G1_mRD_DONE;


--K1L11 is AUDIO_DAC:u9|LRCK_1X_DIV[0]~145
K1L11 = K1_LRCK_1X_DIV[0] $ VCC;

--K1L12 is AUDIO_DAC:u9|LRCK_1X_DIV[0]~146
K1L12 = CARRY(K1_LRCK_1X_DIV[0]);


--K1L14 is AUDIO_DAC:u9|LRCK_1X_DIV[1]~147
K1L14 = K1_LRCK_1X_DIV[1] & !K1L12 # !K1_LRCK_1X_DIV[1] & (K1L12 # GND);

--K1L15 is AUDIO_DAC:u9|LRCK_1X_DIV[1]~148
K1L15 = CARRY(!K1L12 # !K1_LRCK_1X_DIV[1]);


--K1L17 is AUDIO_DAC:u9|LRCK_1X_DIV[2]~149
K1L17 = K1_LRCK_1X_DIV[2] & (K1L15 $ GND) # !K1_LRCK_1X_DIV[2] & !K1L15 & VCC;

--K1L18 is AUDIO_DAC:u9|LRCK_1X_DIV[2]~150
K1L18 = CARRY(K1_LRCK_1X_DIV[2] & !K1L15);


--K1L20 is AUDIO_DAC:u9|LRCK_1X_DIV[3]~151
K1L20 = K1_LRCK_1X_DIV[3] & !K1L18 # !K1_LRCK_1X_DIV[3] & (K1L18 # GND);

--K1L21 is AUDIO_DAC:u9|LRCK_1X_DIV[3]~152
K1L21 = CARRY(!K1L18 # !K1_LRCK_1X_DIV[3]);


--K1L23 is AUDIO_DAC:u9|LRCK_1X_DIV[4]~153
K1L23 = K1_LRCK_1X_DIV[4] & (K1L21 $ GND) # !K1_LRCK_1X_DIV[4] & !K1L21 & VCC;

--K1L24 is AUDIO_DAC:u9|LRCK_1X_DIV[4]~154
K1L24 = CARRY(K1_LRCK_1X_DIV[4] & !K1L21);


--K1L26 is AUDIO_DAC:u9|LRCK_1X_DIV[5]~155
K1L26 = K1_LRCK_1X_DIV[5] & !K1L24 # !K1_LRCK_1X_DIV[5] & (K1L24 # GND);

--K1L27 is AUDIO_DAC:u9|LRCK_1X_DIV[5]~156
K1L27 = CARRY(!K1L24 # !K1_LRCK_1X_DIV[5]);


--K1L29 is AUDIO_DAC:u9|LRCK_1X_DIV[6]~157
K1L29 = K1_LRCK_1X_DIV[6] & (K1L27 $ GND) # !K1_LRCK_1X_DIV[6] & !K1L27 & VCC;

--K1L30 is AUDIO_DAC:u9|LRCK_1X_DIV[6]~158
K1L30 = CARRY(K1_LRCK_1X_DIV[6] & !K1L27);


--K1L32 is AUDIO_DAC:u9|LRCK_1X_DIV[7]~159
K1L32 = K1_LRCK_1X_DIV[7] & !K1L30 # !K1_LRCK_1X_DIV[7] & (K1L30 # GND);

--K1L33 is AUDIO_DAC:u9|LRCK_1X_DIV[7]~160
K1L33 = CARRY(!K1L30 # !K1_LRCK_1X_DIV[7]);


--K1L35 is AUDIO_DAC:u9|LRCK_1X_DIV[8]~161
K1L35 = K1_LRCK_1X_DIV[8] $ !K1L33;


--K1L5 is AUDIO_DAC:u9|BCK_DIV~127
K1L5 = K1_BCK_DIV[1] & K1_BCK_DIV[0] & !K1_BCK_DIV[2] # !K1_BCK_DIV[1] & !K1_BCK_DIV[0] & K1_BCK_DIV[2];


--K1L6 is AUDIO_DAC:u9|BCK_DIV~128
K1L6 = !K1_BCK_DIV[2] & (K1_BCK_DIV[1] $ K1_BCK_DIV[0]);


--K1L7 is AUDIO_DAC:u9|BCK_DIV~129
K1L7 = !K1_BCK_DIV[0] & (!K1_BCK_DIV[1] # !K1_BCK_DIV[2]);


--G1_IN_REQ is Sdram_Control_4Port:u6|IN_REQ
G1_IN_REQ = DFFEAS(G1L31, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--AB1L1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|_~7
AB1L1 = LB1_dffe7a[7] $ AB1_rdptr_g[7];


--AB1L15 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~55
AB1L15 = LB1_dffe7a[2] & AB1_rdptr_g[2] & (LB1_dffe7a[0] $ !AB1_rdptr_g[0]) # !LB1_dffe7a[2] & !AB1_rdptr_g[2] & (LB1_dffe7a[0] $ !AB1_rdptr_g[0]);


--AB1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~56
AB1L16 = LB1_dffe7a[6] & AB1_rdptr_g[6] & (LB1_dffe7a[1] $ !AB1_rdptr_g[1]) # !LB1_dffe7a[6] & !AB1_rdptr_g[6] & (LB1_dffe7a[1] $ !AB1_rdptr_g[1]);


--AB1L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~57
AB1L17 = LB1_dffe7a[8] & AB1_rdptr_g[8] & (LB1_dffe7a[3] $ !AB1_rdptr_g[3]) # !LB1_dffe7a[8] & !AB1_rdptr_g[8] & (LB1_dffe7a[3] $ !AB1_rdptr_g[3]);


--AB1L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~58
AB1L18 = LB1_dffe7a[5] & AB1_rdptr_g[5] & (LB1_dffe7a[4] $ !AB1_rdptr_g[4]) # !LB1_dffe7a[5] & !AB1_rdptr_g[5] & (LB1_dffe7a[4] $ !AB1_rdptr_g[4]);


--AB1L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~59
AB1L19 = AB1L15 & AB1L16 & AB1L17 & AB1L18;


--AB1_valid_rdreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq
AB1_valid_rdreq = G1_mWR & G1_IN_REQ & (AB1L1 # !AB1L19);


--AB1_p0addr is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr
AB1_p0addr = DFFEAS(VCC, NB1__clk0, AB1_rdaclr,  ,  ,  ,  ,  ,  );


--AB1_rdcnt_addr_ena is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdcnt_addr_ena
AB1_rdcnt_addr_ena = AB1_valid_rdreq # !AB1_p0addr;


--E1_mDVAL is RAW2RGB:u4|mDVAL
E1_mDVAL = DFFEAS(E1L104, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--MB1_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]
MB1_dffe9a[7] = DFFEAS(AB1_rdptr_g[7], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB1_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]
HB1_power_modified_counter_values[7] = DFFEAS(HB1_countera7, CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--MB1_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]
MB1_dffe9a[2] = DFFEAS(AB1_rdptr_g[2], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB1_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]
HB1_power_modified_counter_values[2] = DFFEAS(HB1_countera2, CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--MB1_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[0]
MB1_dffe9a[0] = DFFEAS(AB1_rdptr_g[0], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB1_counter_ffa[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]
HB1_counter_ffa[0] = DFFEAS(HB1_countera0, CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB1L32 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~54
AB1L32 = MB1_dffe9a[2] & HB1_power_modified_counter_values[2] & (MB1_dffe9a[0] $ HB1_counter_ffa[0]) # !MB1_dffe9a[2] & !HB1_power_modified_counter_values[2] & (MB1_dffe9a[0] $ HB1_counter_ffa[0]);


--MB1_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]
MB1_dffe9a[6] = DFFEAS(AB1_rdptr_g[6], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--MB1_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[1]
MB1_dffe9a[1] = DFFEAS(AB1_rdptr_g[1], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB1_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]
HB1_power_modified_counter_values[1] = DFFEAS(HB1_countera1, CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB1_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]
HB1_power_modified_counter_values[6] = DFFEAS(HB1_countera6, CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB1L33 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~55
AB1L33 = MB1_dffe9a[6] & HB1_power_modified_counter_values[6] & (MB1_dffe9a[1] $ !HB1_power_modified_counter_values[1]) # !MB1_dffe9a[6] & !HB1_power_modified_counter_values[6] & (MB1_dffe9a[1] $ !HB1_power_modified_counter_values[1]);


--MB1_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]
MB1_dffe9a[3] = DFFEAS(AB1_rdptr_g[3], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--MB1_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8]
MB1_dffe9a[8] = DFFEAS(AB1_rdptr_g[8], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB1_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]
HB1_power_modified_counter_values[8] = DFFEAS(HB1_countera8, CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB1_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]
HB1_power_modified_counter_values[3] = DFFEAS(HB1_countera3, CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB1L34 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~56
AB1L34 = MB1_dffe9a[3] & HB1_power_modified_counter_values[3] & (MB1_dffe9a[8] $ !HB1_power_modified_counter_values[8]) # !MB1_dffe9a[3] & !HB1_power_modified_counter_values[3] & (MB1_dffe9a[8] $ !HB1_power_modified_counter_values[8]);


--MB1_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]
MB1_dffe9a[5] = DFFEAS(AB1_rdptr_g[5], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--MB1_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4]
MB1_dffe9a[4] = DFFEAS(AB1_rdptr_g[4], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB1_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]
HB1_power_modified_counter_values[4] = DFFEAS(HB1_countera4, CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB1_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]
HB1_power_modified_counter_values[5] = DFFEAS(HB1_countera5, CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB1L35 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~57
AB1L35 = MB1_dffe9a[5] & HB1_power_modified_counter_values[5] & (MB1_dffe9a[4] $ !HB1_power_modified_counter_values[4]) # !MB1_dffe9a[5] & !HB1_power_modified_counter_values[5] & (MB1_dffe9a[4] $ !HB1_power_modified_counter_values[4]);


--AB1L36 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~58
AB1L36 = AB1L32 & AB1L33 & AB1L34 & AB1L35;


--AB1_valid_wrreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_wrreq
AB1_valid_wrreq = E1_mDVAL & (MB1_dffe9a[7] $ HB1_power_modified_counter_values[7] # !AB1L36);


--CB1_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0]
CB1_power_modified_counter_values[0] = DFFEAS(CB1_countera0, NB1__clk0, AB1_rdaclr,  ,  ,  ,  ,  ,  );


--CB1_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]
CB1_power_modified_counter_values[1] = DFFEAS(CB1_countera1, NB1__clk0, AB1_rdaclr,  ,  ,  ,  ,  ,  );


--CB1_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]
CB1_power_modified_counter_values[2] = DFFEAS(CB1_countera2, NB1__clk0, AB1_rdaclr,  ,  ,  ,  ,  ,  );


--CB1_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]
CB1_power_modified_counter_values[3] = DFFEAS(CB1_countera3, NB1__clk0, AB1_rdaclr,  ,  ,  ,  ,  ,  );


--CB1_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]
CB1_power_modified_counter_values[4] = DFFEAS(CB1_countera4, NB1__clk0, AB1_rdaclr,  ,  ,  ,  ,  ,  );


--CB1_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]
CB1_power_modified_counter_values[5] = DFFEAS(CB1_countera5, NB1__clk0, AB1_rdaclr,  ,  ,  ,  ,  ,  );


--CB1_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]
CB1_power_modified_counter_values[6] = DFFEAS(CB1_countera6, NB1__clk0, AB1_rdaclr,  ,  ,  ,  ,  ,  );


--CB1_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]
CB1_power_modified_counter_values[7] = DFFEAS(CB1_countera7, NB1__clk0, AB1_rdaclr,  ,  ,  ,  ,  ,  );


--CB1_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]
CB1_power_modified_counter_values[8] = DFFEAS(CB1_countera8, NB1__clk0, AB1_rdaclr,  ,  ,  ,  ,  ,  );


--E1_mCCD_B[5] is RAW2RGB:u4|mCCD_B[5]
E1_mCCD_B[5] = DFFEAS(E1L28, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--AB1_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]
AB1_wrptr_g[0] = DFFEAS(AB1L39, CCD_PIXCLK, C1_oRST_0,  , AB1_valid_wrreq,  ,  ,  ,  );


--AB1_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]
AB1_wrptr_g[1] = DFFEAS(HB1_power_modified_counter_values[1], CCD_PIXCLK, C1_oRST_0,  , AB1_valid_wrreq,  ,  ,  ,  );


--AB1_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]
AB1_wrptr_g[2] = DFFEAS(HB1_power_modified_counter_values[2], CCD_PIXCLK, C1_oRST_0,  , AB1_valid_wrreq,  ,  ,  ,  );


--AB1_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]
AB1_wrptr_g[3] = DFFEAS(HB1_power_modified_counter_values[3], CCD_PIXCLK, C1_oRST_0,  , AB1_valid_wrreq,  ,  ,  ,  );


--AB1_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]
AB1_wrptr_g[4] = DFFEAS(HB1_power_modified_counter_values[4], CCD_PIXCLK, C1_oRST_0,  , AB1_valid_wrreq,  ,  ,  ,  );


--AB1_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]
AB1_wrptr_g[5] = DFFEAS(HB1_power_modified_counter_values[5], CCD_PIXCLK, C1_oRST_0,  , AB1_valid_wrreq,  ,  ,  ,  );


--AB1_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]
AB1_wrptr_g[6] = DFFEAS(HB1_power_modified_counter_values[6], CCD_PIXCLK, C1_oRST_0,  , AB1_valid_wrreq,  ,  ,  ,  );


--AB1_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]
AB1_wrptr_g[7] = DFFEAS(HB1_power_modified_counter_values[7], CCD_PIXCLK, C1_oRST_0,  , AB1_valid_wrreq,  ,  ,  ,  );


--AB1_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]
AB1_wrptr_g[8] = DFFEAS(HB1_power_modified_counter_values[8], CCD_PIXCLK, C1_oRST_0,  , AB1_valid_wrreq,  ,  ,  ,  );


--AB2_p0addr is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr
AB2_p0addr = DFFEAS(VCC, NB1__clk0, AB2_rdaclr,  ,  ,  ,  ,  ,  );


--CB2_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0]
CB2_power_modified_counter_values[0] = DFFEAS(CB2_countera0, NB1__clk0, AB2_rdaclr,  ,  ,  ,  ,  ,  );


--CB2_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]
CB2_power_modified_counter_values[1] = DFFEAS(CB2_countera1, NB1__clk0, AB2_rdaclr,  ,  ,  ,  ,  ,  );


--CB2_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]
CB2_power_modified_counter_values[2] = DFFEAS(CB2_countera2, NB1__clk0, AB2_rdaclr,  ,  ,  ,  ,  ,  );


--CB2_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]
CB2_power_modified_counter_values[3] = DFFEAS(CB2_countera3, NB1__clk0, AB2_rdaclr,  ,  ,  ,  ,  ,  );


--CB2_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]
CB2_power_modified_counter_values[4] = DFFEAS(CB2_countera4, NB1__clk0, AB2_rdaclr,  ,  ,  ,  ,  ,  );


--CB2_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]
CB2_power_modified_counter_values[5] = DFFEAS(CB2_countera5, NB1__clk0, AB2_rdaclr,  ,  ,  ,  ,  ,  );


--CB2_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]
CB2_power_modified_counter_values[6] = DFFEAS(CB2_countera6, NB1__clk0, AB2_rdaclr,  ,  ,  ,  ,  ,  );


--CB2_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]
CB2_power_modified_counter_values[7] = DFFEAS(CB2_countera7, NB1__clk0, AB2_rdaclr,  ,  ,  ,  ,  ,  );


--CB2_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]
CB2_power_modified_counter_values[8] = DFFEAS(CB2_countera8, NB1__clk0, AB2_rdaclr,  ,  ,  ,  ,  ,  );


--E1_mCCD_B[6] is RAW2RGB:u4|mCCD_B[6]
E1_mCCD_B[6] = DFFEAS(E1L30, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_B[7] is RAW2RGB:u4|mCCD_B[7]
E1_mCCD_B[7] = DFFEAS(E1L32, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_B[8] is RAW2RGB:u4|mCCD_B[8]
E1_mCCD_B[8] = DFFEAS(E1L34, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_B[9] is RAW2RGB:u4|mCCD_B[9]
E1_mCCD_B[9] = DFFEAS(E1L36, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_G[6] is RAW2RGB:u4|mCCD_G[6]
E1_mCCD_G[6] = DFFEAS(E1L51, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_G[7] is RAW2RGB:u4|mCCD_G[7]
E1_mCCD_G[7] = DFFEAS(E1L54, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_G[8] is RAW2RGB:u4|mCCD_G[8]
E1_mCCD_G[8] = DFFEAS(E1L57, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_G[9] is RAW2RGB:u4|mCCD_G[9]
E1_mCCD_G[9] = DFFEAS(E1L60, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_G[10] is RAW2RGB:u4|mCCD_G[10]
E1_mCCD_G[10] = DFFEAS(E1L63, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_R[5] is RAW2RGB:u4|mCCD_R[5]
E1_mCCD_R[5] = DFFEAS(E1L72, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_R[6] is RAW2RGB:u4|mCCD_R[6]
E1_mCCD_R[6] = DFFEAS(E1L74, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_R[7] is RAW2RGB:u4|mCCD_R[7]
E1_mCCD_R[7] = DFFEAS(E1L76, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_R[8] is RAW2RGB:u4|mCCD_R[8]
E1_mCCD_R[8] = DFFEAS(E1L78, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mCCD_R[9] is RAW2RGB:u4|mCCD_R[9]
E1_mCCD_R[9] = DFFEAS(E1L80, CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--PB2L57 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1104
PB2L57 = PB2L40Q & PB2L46Q & PB2L49Q & PB2L43Q;


--PB2_SD[9] is I2C_AV_Config:u8|I2C_Controller:u0|SD[9]
PB2_SD[9] = DFFEAS(J1_mI2C_DATA[9], J1_mI2C_CTRL_CLK,  ,  , PB2L36,  ,  ,  ,  );


--PB2_SD[2] is I2C_AV_Config:u8|I2C_Controller:u0|SD[2]
PB2_SD[2] = DFFEAS(J1_mI2C_DATA[2], J1_mI2C_CTRL_CLK,  ,  , PB2L36,  ,  ,  ,  );


--PB2L58 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1105
PB2L58 = PB2L49Q & PB2_SD[9] # !PB2L49Q & (PB2_SD[2]);


--PB2_SD[1] is I2C_AV_Config:u8|I2C_Controller:u0|SD[1]
PB2_SD[1] = DFFEAS(J1_mI2C_DATA[1], J1_mI2C_CTRL_CLK,  ,  , PB2L36,  ,  ,  ,  );


--PB2L59 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1106
PB2L59 = PB2L40Q & PB2L58 # !PB2L40Q & (PB2_SD[1] & !PB2L49Q);


--PB2_SD[7] is I2C_AV_Config:u8|I2C_Controller:u0|SD[7]
PB2_SD[7] = DFFEAS(J1_mI2C_DATA[7], J1_mI2C_CTRL_CLK,  ,  , PB2L36,  ,  ,  ,  );


--PB2_SD[0] is I2C_AV_Config:u8|I2C_Controller:u0|SD[0]
PB2_SD[0] = DFFEAS(J1_mI2C_DATA[0], J1_mI2C_CTRL_CLK,  ,  , PB2L36,  ,  ,  ,  );


--PB2L60 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1107
PB2L60 = PB2L40Q & (PB2_SD[0] # PB2L49Q) # !PB2L40Q & (PB2_SD[7] # !PB2L49Q);


--PB2_SD[11] is I2C_AV_Config:u8|I2C_Controller:u0|SD[11]
PB2_SD[11] = DFFEAS(J1_mI2C_DATA[11], J1_mI2C_CTRL_CLK,  ,  , PB2L36,  ,  ,  ,  );


--PB2_SD[10] is I2C_AV_Config:u8|I2C_Controller:u0|SD[10]
PB2_SD[10] = DFFEAS(J1_mI2C_DATA[10], J1_mI2C_CTRL_CLK,  ,  , PB2L36,  ,  ,  ,  );


--PB2L61 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1108
PB2L61 = PB2L40Q & PB2_SD[11] # !PB2L40Q & (PB2_SD[10]);


--PB2_SD[4] is I2C_AV_Config:u8|I2C_Controller:u0|SD[4]
PB2_SD[4] = DFFEAS(J1_mI2C_DATA[4], J1_mI2C_CTRL_CLK,  ,  , PB2L36,  ,  ,  ,  );


--PB2L62 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1109
PB2L62 = PB2L49Q & PB2L61 # !PB2L49Q & (PB2_SD[4]);


--PB2L63 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1110
PB2L63 = PB2L43Q & (PB2L46Q & (PB2L62) # !PB2L46Q & PB2L60) # !PB2L43Q & (!PB2L46Q);


--PB2_SD[6] is I2C_AV_Config:u8|I2C_Controller:u0|SD[6]
PB2_SD[6] = DFFEAS(J1_mI2C_DATA[6], J1_mI2C_CTRL_CLK,  ,  , PB2L36,  ,  ,  ,  );


--PB2L64 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1111
PB2L64 = PB2L49Q & PB2_SD[6] # !PB2L49Q & (!PB2L40Q & !PB2L25Q);


--PB2L65 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1112
PB2L65 = PB2L43Q & (PB2L63) # !PB2L43Q & (PB2L63 & (PB2L64) # !PB2L63 & PB2L59);


--PB2_SD[12] is I2C_AV_Config:u8|I2C_Controller:u0|SD[12]
PB2_SD[12] = DFFEAS(J1_mI2C_DATA[12], J1_mI2C_CTRL_CLK,  ,  , PB2L36,  ,  ,  ,  );


--PB2L66 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1113
PB2L66 = PB2L40Q & (PB2L46Q & (!PB2L43Q) # !PB2L46Q & (PB2L43Q # !PB2L49Q)) # !PB2L40Q & (PB2L49Q & (PB2L46Q # !PB2L43Q) # !PB2L49Q & (PB2L43Q));


--PB2L67 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1114
PB2L67 = PB2L49Q & (PB2L40Q $ (!PB2L46Q & PB2L43Q)) # !PB2L49Q & PB2L46Q & (PB2L40Q $ !PB2L43Q);


--PB2L68 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1115
PB2L68 = PB2L66 & !PB2L25Q & (PB2L67) # !PB2L66 & (PB2_SD[12] # PB2L67);


--PB2L69 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1116
PB2L69 = PB2L55Q & (PB2L52Q & (PB2L68) # !PB2L52Q & PB2L65) # !PB2L55Q & (!PB2L52Q);


--PB2L70 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1117
PB2L70 = PB2L55Q & (!PB2L69) # !PB2L55Q & PB2L25Q & (PB2L69 # !PB2L57);


--PB1L60 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1081
PB1L60 = !PB1L56Q & !PB1L50Q & !PB1L53Q & !PB1L47Q;


--PB1L18 is I2C_CCD_Config:u7|I2C_Controller:u0|LessThan~163
PB1L18 = PB1L44Q # PB1L59Q # !PB1L60;


--PB1L42 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~302
PB1L42 = PB1L18 & !PB1L44Q # !PB1L18 & PB1L44Q & VCC;

--PB1L43 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~303
PB1L43 = CARRY(PB1L18 & !PB1L44Q);


--H1_mI2C_GO is I2C_CCD_Config:u7|mI2C_GO
H1_mI2C_GO = DFFEAS(H1L39, H1_mI2C_CTRL_CLK, KEY[1],  , H1L38,  ,  ,  ,  );


--PB1L45 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~304
PB1L45 = PB1L47Q & (GND # !PB1L43) # !PB1L47Q & (PB1L43 $ GND);

--PB1L46 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~305
PB1L46 = CARRY(PB1L47Q # !PB1L43);


--PB1L48 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~306
PB1L48 = PB1L50Q & PB1L46 & VCC # !PB1L50Q & !PB1L46;

--PB1L49 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~307
PB1L49 = CARRY(!PB1L50Q & !PB1L46);


--PB1L51 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~308
PB1L51 = PB1L53Q & (GND # !PB1L49) # !PB1L53Q & (PB1L49 $ GND);

--PB1L52 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~309
PB1L52 = CARRY(PB1L53Q # !PB1L49);


--PB1L54 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~310
PB1L54 = PB1L56Q & PB1L52 & VCC # !PB1L56Q & !PB1L52;

--PB1L55 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~311
PB1L55 = CARRY(!PB1L56Q & !PB1L52);


--PB1L57 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~312
PB1L57 = PB1L59Q $ PB1L55;


--H1_mI2C_CLK_DIV[12] is I2C_CCD_Config:u7|mI2C_CLK_DIV[12]
H1_mI2C_CLK_DIV[12] = DFFEAS(H1L80, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[13] is I2C_CCD_Config:u7|mI2C_CLK_DIV[13]
H1_mI2C_CLK_DIV[13] = DFFEAS(H1L83, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[14] is I2C_CCD_Config:u7|mI2C_CLK_DIV[14]
H1_mI2C_CLK_DIV[14] = DFFEAS(H1L86, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[15] is I2C_CCD_Config:u7|mI2C_CLK_DIV[15]
H1_mI2C_CLK_DIV[15] = DFFEAS(H1L89, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1L32 is I2C_CCD_Config:u7|LessThan~303
H1L32 = !H1_mI2C_CLK_DIV[12] & !H1_mI2C_CLK_DIV[13] & !H1_mI2C_CLK_DIV[14] & !H1_mI2C_CLK_DIV[15];


--H1_mI2C_CLK_DIV[2] is I2C_CCD_Config:u7|mI2C_CLK_DIV[2]
H1_mI2C_CLK_DIV[2] = DFFEAS(H1L50, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[3] is I2C_CCD_Config:u7|mI2C_CLK_DIV[3]
H1_mI2C_CLK_DIV[3] = DFFEAS(H1L53, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[4] is I2C_CCD_Config:u7|mI2C_CLK_DIV[4]
H1_mI2C_CLK_DIV[4] = DFFEAS(H1L56, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[5] is I2C_CCD_Config:u7|mI2C_CLK_DIV[5]
H1_mI2C_CLK_DIV[5] = DFFEAS(H1L59, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1L33 is I2C_CCD_Config:u7|LessThan~304
H1L33 = !H1_mI2C_CLK_DIV[2] & !H1_mI2C_CLK_DIV[3] & !H1_mI2C_CLK_DIV[4] & !H1_mI2C_CLK_DIV[5];


--H1_mI2C_CLK_DIV[6] is I2C_CCD_Config:u7|mI2C_CLK_DIV[6]
H1_mI2C_CLK_DIV[6] = DFFEAS(H1L62, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[7] is I2C_CCD_Config:u7|mI2C_CLK_DIV[7]
H1_mI2C_CLK_DIV[7] = DFFEAS(H1L65, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[8] is I2C_CCD_Config:u7|mI2C_CLK_DIV[8]
H1_mI2C_CLK_DIV[8] = DFFEAS(H1L68, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1L34 is I2C_CCD_Config:u7|LessThan~305
H1L34 = H1L33 # !H1_mI2C_CLK_DIV[8] # !H1_mI2C_CLK_DIV[7] # !H1_mI2C_CLK_DIV[6];


--H1_mI2C_CLK_DIV[9] is I2C_CCD_Config:u7|mI2C_CLK_DIV[9]
H1_mI2C_CLK_DIV[9] = DFFEAS(H1L71, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[10] is I2C_CCD_Config:u7|mI2C_CLK_DIV[10]
H1_mI2C_CLK_DIV[10] = DFFEAS(H1L74, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1L35 is I2C_CCD_Config:u7|LessThan~306
H1L35 = !H1_mI2C_CLK_DIV[9] & !H1_mI2C_CLK_DIV[10];


--H1_mI2C_CLK_DIV[11] is I2C_CCD_Config:u7|mI2C_CLK_DIV[11]
H1_mI2C_CLK_DIV[11] = DFFEAS(H1L77, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1L36 is I2C_CCD_Config:u7|LessThan~307
H1L36 = H1_mI2C_CLK_DIV[11] & (!H1L35 # !H1L34) # !H1L32;


--H1L92 is I2C_CCD_Config:u7|mI2C_CTRL_CLK~79
H1L92 = H1_mI2C_CTRL_CLK $ H1L36;


--PB1L20 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~125
PB1L20 = PB1L47Q & !PB1L53Q # !PB1L47Q & (PB1L50Q);


--PB1L21 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~126
PB1L21 = PB1L56Q & (!PB1L20 # !PB1L53Q # !PB1L44Q) # !PB1L56Q & (PB1L53Q # PB1L20);


--PB1L41 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]~777
PB1L41 = PB1L56Q & PB1L50Q & PB1L53Q & PB1L47Q;


--PB1L22 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~127
PB1L22 = PB1L44Q & (PB1L41 $ !PB1L21);


--PB1L23 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~128
PB1L23 = PB1L59Q & (PB1L21 & PB1_SCLK & !PB1L22 # !PB1L21 & (PB1L22)) # !PB1L59Q & PB1_SCLK;


--PB1L61 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1082
PB1L61 = PB1L44Q & PB1L50Q & PB1L53Q & PB1L47Q;


--PB1_SD[2] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]
PB1_SD[2] = DFFEAS(H1_mI2C_DATA[2], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1_SD[8] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]
PB1_SD[8] = DFFEAS(H1_mI2C_DATA[8], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1_SD[9] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]
PB1_SD[9] = DFFEAS(H1_mI2C_DATA[9], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1L62 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1083
PB1L62 = PB1L53Q & (PB1L44Q & (PB1_SD[9]) # !PB1L44Q & PB1_SD[8]) # !PB1L53Q & (!PB1L44Q);


--PB1_SD[1] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]
PB1_SD[1] = DFFEAS(H1_mI2C_DATA[1], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1L63 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1084
PB1L63 = PB1L53Q & (PB1L62) # !PB1L53Q & (PB1L62 & (PB1_SD[1]) # !PB1L62 & PB1_SD[2]);


--PB1_SD[7] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]
PB1_SD[7] = DFFEAS(H1_mI2C_DATA[7], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1_SD[0] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]
PB1_SD[0] = DFFEAS(H1_mI2C_DATA[0], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1L64 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1085
PB1L64 = PB1L44Q & (PB1_SD[0] # PB1L53Q) # !PB1L44Q & (PB1_SD[7] # !PB1L53Q);


--PB1_SD[4] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]
PB1_SD[4] = DFFEAS(H1_mI2C_DATA[4], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1_SD[10] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]
PB1_SD[10] = DFFEAS(H1_mI2C_DATA[10], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1_SD[11] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]
PB1_SD[11] = DFFEAS(H1_mI2C_DATA[11], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1L65 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1086
PB1L65 = PB1L53Q & (PB1L44Q & (PB1_SD[11]) # !PB1L44Q & PB1_SD[10]) # !PB1L53Q & (!PB1L44Q);


--PB1_SD[3] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]
PB1_SD[3] = DFFEAS(H1_mI2C_DATA[3], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1L66 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1087
PB1L66 = PB1L53Q & (PB1L65) # !PB1L53Q & (PB1L65 & (PB1_SD[3]) # !PB1L65 & PB1_SD[4]);


--PB1L67 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1088
PB1L67 = PB1L47Q & (PB1L50Q & (PB1L66) # !PB1L50Q & PB1L64) # !PB1L47Q & (!PB1L50Q);


--PB1_SD[6] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]
PB1_SD[6] = DFFEAS(H1_mI2C_DATA[6], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1_SD[5] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]
PB1_SD[5] = DFFEAS(H1_mI2C_DATA[5], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1L68 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1089
PB1L68 = PB1L44Q & PB1_SD[6] # !PB1L44Q & (PB1_SD[5]);


--PB1L69 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1090
PB1L69 = PB1L53Q & PB1L68 # !PB1L53Q & (!PB1L44Q & !PB1L25Q);


--PB1L70 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1091
PB1L70 = PB1L47Q & (PB1L67) # !PB1L47Q & (PB1L67 & (PB1L69) # !PB1L67 & PB1L63);


--PB1L71 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1092
PB1L71 = PB1L44Q & PB1L47Q;


--PB1L72 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1093
PB1L72 = PB1L44Q & (PB1L47Q # !PB1L25Q) # !PB1L44Q & !PB1L47Q;


--PB1L73 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1094
PB1L73 = PB1L50Q & (PB1L53Q & (PB1L72) # !PB1L53Q & !PB1L44Q) # !PB1L50Q & (!PB1L53Q);


--PB1_SD[15] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]
PB1_SD[15] = DFFEAS(H1_mI2C_DATA[15], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1_SD[13] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]
PB1_SD[13] = DFFEAS(H1_mI2C_DATA[13], H1_mI2C_CTRL_CLK,  ,  , PB1L40,  ,  ,  ,  );


--PB1L74 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1095
PB1L74 = PB1L44Q & (PB1L47Q & PB1_SD[15] # !PB1L47Q & (PB1_SD[13])) # !PB1L44Q & PB1_SD[15];


--PB1L75 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1096
PB1L75 = PB1L50Q & (PB1L73) # !PB1L50Q & (PB1L73 & (PB1L74) # !PB1L73 & !PB1L71);


--PB1L76 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1097
PB1L76 = PB1L59Q & (PB1L56Q & (PB1L75) # !PB1L56Q & PB1L70) # !PB1L59Q & (!PB1L56Q);


--PB1L77 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1098
PB1L77 = PB1L59Q & (!PB1L76) # !PB1L59Q & PB1L25Q & (PB1L76 # !PB1L61);


--V1_init_timer[10] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]
V1_init_timer[10] = DFFEAS(V1L88, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1_init_timer[11] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]
V1_init_timer[11] = DFFEAS(V1L91, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1_init_timer[12] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]
V1_init_timer[12] = DFFEAS(V1L94, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1L17 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~421
V1L17 = V1_init_timer[10] & V1_init_timer[11] & V1_init_timer[12];


--V1_init_timer[14] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]
V1_init_timer[14] = DFFEAS(V1L100, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1_init_timer[0] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]
V1_init_timer[0] = DFFEAS(V1L58, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1_init_timer[1] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]
V1_init_timer[1] = DFFEAS(V1L61, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1_init_timer[15] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]
V1_init_timer[15] = DFFEAS(V1L103, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1L11 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~91
V1L11 = V1_init_timer[14] & !V1_init_timer[0] & !V1_init_timer[1] & !V1_init_timer[15];


--V1_init_timer[13] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]
V1_init_timer[13] = DFFEAS(V1L97, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1L12 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~92
V1L12 = V1L17 & V1L11 & !V1_init_timer[13];


--V1_init_timer[9] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]
V1_init_timer[9] = DFFEAS(V1L85, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1_init_timer[3] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]
V1_init_timer[3] = DFFEAS(V1L67, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1_init_timer[6] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]
V1_init_timer[6] = DFFEAS(V1L76, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1_init_timer[2] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]
V1_init_timer[2] = DFFEAS(V1L64, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1_init_timer[4] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]
V1_init_timer[4] = DFFEAS(V1L70, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1L52 is Sdram_Control_4Port:u6|control_interface:control1|always3~649
V1L52 = V1_init_timer[3] & (V1_init_timer[6] & V1_init_timer[2] & !V1_init_timer[4] # !V1_init_timer[6] & !V1_init_timer[2] & V1_init_timer[4]) # !V1_init_timer[3] & (V1_init_timer[6] $ V1_init_timer[2] $ V1_init_timer[4]);


--V1_init_timer[7] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]
V1_init_timer[7] = DFFEAS(V1L79, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1_init_timer[8] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]
V1_init_timer[8] = DFFEAS(V1L82, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1_init_timer[5] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]
V1_init_timer[5] = DFFEAS(V1L73, NB1__clk0,  ,  , V1L23,  ,  ,  ,  );


--V1L53 is Sdram_Control_4Port:u6|control_interface:control1|always3~650
V1L53 = V1_init_timer[3] & V1_init_timer[6] & (V1_init_timer[2] # !V1_init_timer[4]) # !V1_init_timer[3] & !V1_init_timer[6] & !V1_init_timer[2] & V1_init_timer[4];


--V1L54 is Sdram_Control_4Port:u6|control_interface:control1|always3~651
V1L54 = V1_init_timer[7] & V1_init_timer[8] & V1_init_timer[5] & V1L53 # !V1_init_timer[7] & !V1_init_timer[8] & (V1_init_timer[5] $ V1L53);


--V1L55 is Sdram_Control_4Port:u6|control_interface:control1|always3~652
V1L55 = V1L54 & (V1_init_timer[9] & V1L52 & !V1_init_timer[7] # !V1_init_timer[9] & !V1L52 & V1_init_timer[7]);


--V1L25 is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~49
V1L25 = V1_init_timer[7] & V1_init_timer[8] & V1_init_timer[6];


--V1L18 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~422
V1L18 = !V1_init_timer[9] & !V1L25 # !V1L17;


--V1L19 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~423
V1L19 = !V1_init_timer[15] & (V1L18 & !V1_init_timer[13] # !V1_init_timer[14]);


--V1L13 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~93
V1L13 = !V1_init_timer[4] & !V1_init_timer[5] & !V1_init_timer[6];


--V1L14 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~94
V1L14 = V1_init_timer[9] & V1_init_timer[7] & !V1_init_timer[2];


--V1L15 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~95
V1L15 = !V1_init_timer[8] & V1_init_timer[3] & V1L13 & V1L14;


--V1L16 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~96
V1L16 = V1L12 & !V1L55 & !V1L19 & V1L15;


--U1L56 is Sdram_Control_4Port:u6|command:command1|always3~4
U1L56 = U1_do_writea # U1_do_reada # U1_do_refresh # !U1L109;


--U1_command_delay[0] is Sdram_Control_4Port:u6|command:command1|command_delay[0]
U1_command_delay[0] = DFFEAS(U1L67, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L76 is Sdram_Control_4Port:u6|command:command1|command_done~132
U1L76 = !V1_INIT_REQ & (U1L56 # U1_command_delay[0]);


--G1_rRD1_ADDR[8] is Sdram_Control_4Port:u6|rRD1_ADDR[8]
G1_rRD1_ADDR[8] = DFFEAS(G1L223, NB1__clk0,  ,  , G1L231, ~GND,  ,  , G1L230);


--G1_rRD2_ADDR[8] is Sdram_Control_4Port:u6|rRD2_ADDR[8]
G1_rRD2_ADDR[8] = DFFEAS(G1L275, NB1__clk0,  ,  , G1L285, ~GND,  ,  , G1L284);


--G1L132 is Sdram_Control_4Port:u6|mADDR[8]~843
G1L132 = EB6L17 & (G1_rRD2_ADDR[8]) # !EB6L17 & G1_rRD1_ADDR[8];


--G1_rWR1_ADDR[8] is Sdram_Control_4Port:u6|rWR1_ADDR[8]
G1_rWR1_ADDR[8] = DFFEAS(G1L326, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--G1L213 is Sdram_Control_4Port:u6|mRD~667
G1L213 = !G1L211 & G1L23 & G1L218;


--G1_CMD[1] is Sdram_Control_4Port:u6|CMD[1]
G1_CMD[1] = DFFEAS(G1L102, NB1__clk0,  ,  , G1L9,  ,  ,  ,  );


--G1_CMD[0] is Sdram_Control_4Port:u6|CMD[0]
G1_CMD[0] = DFFEAS(G1L103, NB1__clk0,  ,  , G1L9,  ,  ,  ,  );


--V1L2 is Sdram_Control_4Port:u6|control_interface:control1|Equal~875
V1L2 = G1_CMD[1] & !G1_CMD[0];


--U1_rp_shift[0] is Sdram_Control_4Port:u6|command:command1|rp_shift[0]
U1_rp_shift[0] = DFFEAS(U1L103, NB1__clk0,  ,  , U1L97,  ,  ,  ,  );


--U1L95 is Sdram_Control_4Port:u6|command:command1|rp_done~155
U1L95 = !V1_INIT_REQ & (U1_rp_shift[0] # U1_command_done & !U1_command_delay[0]);


--U1_ex_read is Sdram_Control_4Port:u6|command:command1|ex_read
U1_ex_read = DFFEAS(U1L88, NB1__clk0,  ,  ,  ,  ,  , V1_INIT_REQ,  );


--U1_ex_write is Sdram_Control_4Port:u6|command:command1|ex_write
U1_ex_write = DFFEAS(U1L90, NB1__clk0,  ,  ,  ,  ,  , V1_INIT_REQ,  );


--U1L96 is Sdram_Control_4Port:u6|command:command1|rp_done~156
U1L96 = U1_command_delay[0] & (U1_ex_read # U1_ex_write) # !U1_command_delay[0] & !U1_command_done & (U1_ex_read # U1_ex_write);


--U1L97 is Sdram_Control_4Port:u6|command:command1|rp_done~157
U1L97 = V1_INIT_REQ # G1_PM_STOP # !U1L96;


--V1_timer[0] is Sdram_Control_4Port:u6|control_interface:control1|timer[0]
V1_timer[0] = DFFEAS(V1L107, NB1__clk0,  ,  ,  , ~GND,  ,  , V1L33);


--V1_timer[1] is Sdram_Control_4Port:u6|control_interface:control1|timer[1]
V1_timer[1] = DFFEAS(V1L110, NB1__clk0,  ,  ,  , ~GND,  ,  , V1L33);


--V1_timer[2] is Sdram_Control_4Port:u6|control_interface:control1|timer[2]
V1_timer[2] = DFFEAS(V1L113, NB1__clk0,  ,  ,  , ~GND,  ,  , V1L33);


--V1_timer[3] is Sdram_Control_4Port:u6|control_interface:control1|timer[3]
V1_timer[3] = DFFEAS(V1L116, NB1__clk0,  ,  ,  , U1L19,  ,  , V1L33);


--V1L3 is Sdram_Control_4Port:u6|control_interface:control1|Equal~876
V1L3 = !V1_timer[0] & !V1_timer[1] & !V1_timer[2] & !V1_timer[3];


--V1_timer[4] is Sdram_Control_4Port:u6|control_interface:control1|timer[4]
V1_timer[4] = DFFEAS(V1L119, NB1__clk0,  ,  ,  , ~GND,  ,  , V1L33);


--V1_timer[5] is Sdram_Control_4Port:u6|control_interface:control1|timer[5]
V1_timer[5] = DFFEAS(V1L122, NB1__clk0,  ,  ,  , ~GND,  ,  , V1L33);


--V1_timer[6] is Sdram_Control_4Port:u6|control_interface:control1|timer[6]
V1_timer[6] = DFFEAS(V1L125, NB1__clk0,  ,  ,  , U1L19,  ,  , V1L33);


--V1_timer[7] is Sdram_Control_4Port:u6|control_interface:control1|timer[7]
V1_timer[7] = DFFEAS(V1L128, NB1__clk0,  ,  ,  , U1L19,  ,  , V1L33);


--V1L4 is Sdram_Control_4Port:u6|control_interface:control1|Equal~877
V1L4 = !V1_timer[4] & !V1_timer[5] & !V1_timer[6] & !V1_timer[7];


--V1_timer[8] is Sdram_Control_4Port:u6|control_interface:control1|timer[8]
V1_timer[8] = DFFEAS(V1L131, NB1__clk0,  ,  ,  , ~GND,  ,  , V1L33);


--V1_timer[9] is Sdram_Control_4Port:u6|control_interface:control1|timer[9]
V1_timer[9] = DFFEAS(V1L134, NB1__clk0,  ,  ,  , ~GND,  ,  , V1L33);


--V1_timer[10] is Sdram_Control_4Port:u6|control_interface:control1|timer[10]
V1_timer[10] = DFFEAS(V1L137, NB1__clk0,  ,  ,  , VCC,  ,  , V1L33);


--V1_timer[11] is Sdram_Control_4Port:u6|control_interface:control1|timer[11]
V1_timer[11] = DFFEAS(V1L140, NB1__clk0,  ,  ,  , ~GND,  ,  , V1L33);


--V1L5 is Sdram_Control_4Port:u6|control_interface:control1|Equal~878
V1L5 = !V1_timer[8] & !V1_timer[9] & !V1_timer[10] & !V1_timer[11];


--V1_timer[12] is Sdram_Control_4Port:u6|control_interface:control1|timer[12]
V1_timer[12] = DFFEAS(V1L143, NB1__clk0,  ,  ,  , ~GND,  ,  , V1L33);


--V1_timer[13] is Sdram_Control_4Port:u6|control_interface:control1|timer[13]
V1_timer[13] = DFFEAS(V1L146, NB1__clk0,  ,  ,  , ~GND,  ,  , V1L33);


--V1_timer[14] is Sdram_Control_4Port:u6|control_interface:control1|timer[14]
V1_timer[14] = DFFEAS(V1L149, NB1__clk0,  ,  ,  , ~GND,  ,  , V1L33);


--V1_timer[15] is Sdram_Control_4Port:u6|control_interface:control1|timer[15]
V1_timer[15] = DFFEAS(V1L152, NB1__clk0,  ,  ,  , ~GND,  ,  , V1L33);


--V1L6 is Sdram_Control_4Port:u6|control_interface:control1|Equal~879
V1L6 = !V1_timer[12] & !V1_timer[13] & !V1_timer[14] & !V1_timer[15];


--V1L7 is Sdram_Control_4Port:u6|control_interface:control1|Equal~880
V1L7 = V1L3 & V1L4 & V1L5 & V1L6;


--U1_REF_ACK is Sdram_Control_4Port:u6|command:command1|REF_ACK
U1_REF_ACK = DFFEAS(U1L18, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--V1L32 is Sdram_Control_4Port:u6|control_interface:control1|REF_REQ~22
V1L32 = V1L7 # V1_REF_REQ & !V1_INIT_REQ & !U1_REF_ACK;


--V1L8 is Sdram_Control_4Port:u6|control_interface:control1|Equal~881
V1L8 = G1_CMD[0] & !G1_CMD[1];


--G1L26 is Sdram_Control_4Port:u6|Equal~1123
G1L26 = G1_ST[1] & G1L18 & !G1_ST[0];


--G1L216 is Sdram_Control_4Port:u6|mWR_DONE~91
G1L216 = G1_ST[2] & G1L17 & !G1_ST[0] & !G1L26;


--G1L217 is Sdram_Control_4Port:u6|mWR_DONE~92
G1L217 = G1_Write & (G1_mWR_DONE # G1L216);


--U1L9 is Sdram_Control_4Port:u6|command:command1|CM_ACK~102
U1L9 = U1_do_refresh & (V1_REF_REQ & U1_CM_ACK # !V1_REF_REQ & (U1L56)) # !U1_do_refresh & (U1L56);


--G1_rRD1_ADDR[9] is Sdram_Control_4Port:u6|rRD1_ADDR[9]
G1_rRD1_ADDR[9] = DFFEAS(G1L232, NB1__clk0,  ,  , G1L231, ~GND,  ,  , G1L230);


--G1_rRD2_ADDR[9] is Sdram_Control_4Port:u6|rRD2_ADDR[9]
G1_rRD2_ADDR[9] = DFFEAS(G1L278, NB1__clk0,  ,  , G1L285, ~GND,  ,  , G1L284);


--G1L135 is Sdram_Control_4Port:u6|mADDR[9]~844
G1L135 = EB6L17 & (G1_rRD2_ADDR[9]) # !EB6L17 & G1_rRD1_ADDR[9];


--G1_rWR1_ADDR[9] is Sdram_Control_4Port:u6|rWR1_ADDR[9]
G1_rWR1_ADDR[9] = DFFEAS(G1L333, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--G1_rRD1_ADDR[10] is Sdram_Control_4Port:u6|rRD1_ADDR[10]
G1_rRD1_ADDR[10] = DFFEAS(G1L235, NB1__clk0,  ,  , G1L231, ~GND,  ,  , G1L230);


--G1_rRD2_ADDR[10] is Sdram_Control_4Port:u6|rRD2_ADDR[10]
G1_rRD2_ADDR[10] = DFFEAS(G1L286, NB1__clk0,  ,  , G1L285, ~GND,  ,  , G1L284);


--G1L138 is Sdram_Control_4Port:u6|mADDR[10]~845
G1L138 = EB6L17 & (G1_rRD2_ADDR[10]) # !EB6L17 & G1_rRD1_ADDR[10];


--G1_rWR1_ADDR[10] is Sdram_Control_4Port:u6|rWR1_ADDR[10]
G1_rWR1_ADDR[10] = DFFEAS(G1L336, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--G1_rRD1_ADDR[11] is Sdram_Control_4Port:u6|rRD1_ADDR[11]
G1_rRD1_ADDR[11] = DFFEAS(G1L238, NB1__clk0,  ,  , G1L231, VCC,  ,  , G1L230);


--G1_rRD2_ADDR[11] is Sdram_Control_4Port:u6|rRD2_ADDR[11]
G1_rRD2_ADDR[11] = DFFEAS(G1L289, NB1__clk0,  ,  , G1L285, VCC,  ,  , G1L284);


--G1L141 is Sdram_Control_4Port:u6|mADDR[11]~846
G1L141 = EB6L17 & (G1_rRD2_ADDR[11]) # !EB6L17 & G1_rRD1_ADDR[11];


--G1_rWR1_ADDR[11] is Sdram_Control_4Port:u6|rWR1_ADDR[11]
G1_rWR1_ADDR[11] = DFFEAS(G1L339, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--G1_rRD1_ADDR[12] is Sdram_Control_4Port:u6|rRD1_ADDR[12]
G1_rRD1_ADDR[12] = DFFEAS(G1L241, NB1__clk0,  ,  , G1L231, ~GND,  ,  , G1L230);


--G1_rRD2_ADDR[12] is Sdram_Control_4Port:u6|rRD2_ADDR[12]
G1_rRD2_ADDR[12] = DFFEAS(G1L292, NB1__clk0,  ,  , G1L285, ~GND,  ,  , G1L284);


--G1L144 is Sdram_Control_4Port:u6|mADDR[12]~847
G1L144 = EB6L17 & (G1_rRD2_ADDR[12]) # !EB6L17 & G1_rRD1_ADDR[12];


--G1_rWR1_ADDR[12] is Sdram_Control_4Port:u6|rWR1_ADDR[12]
G1_rWR1_ADDR[12] = DFFEAS(G1L342, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--G1_rRD1_ADDR[13] is Sdram_Control_4Port:u6|rRD1_ADDR[13]
G1_rRD1_ADDR[13] = DFFEAS(G1L244, NB1__clk0,  ,  , G1L231, VCC,  ,  , G1L230);


--G1_rRD2_ADDR[13] is Sdram_Control_4Port:u6|rRD2_ADDR[13]
G1_rRD2_ADDR[13] = DFFEAS(G1L295, NB1__clk0,  ,  , G1L285, VCC,  ,  , G1L284);


--G1L147 is Sdram_Control_4Port:u6|mADDR[13]~848
G1L147 = EB6L17 & (G1_rRD2_ADDR[13]) # !EB6L17 & G1_rRD1_ADDR[13];


--G1_rWR1_ADDR[13] is Sdram_Control_4Port:u6|rWR1_ADDR[13]
G1_rWR1_ADDR[13] = DFFEAS(G1L345, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--G1_rRD1_ADDR[14] is Sdram_Control_4Port:u6|rRD1_ADDR[14]
G1_rRD1_ADDR[14] = DFFEAS(G1L247, NB1__clk0,  ,  , G1L231, ~GND,  ,  , G1L230);


--G1_rRD2_ADDR[14] is Sdram_Control_4Port:u6|rRD2_ADDR[14]
G1_rRD2_ADDR[14] = DFFEAS(G1L298, NB1__clk0,  ,  , G1L285, ~GND,  ,  , G1L284);


--G1L150 is Sdram_Control_4Port:u6|mADDR[14]~849
G1L150 = EB6L17 & (G1_rRD2_ADDR[14]) # !EB6L17 & G1_rRD1_ADDR[14];


--G1_rWR1_ADDR[14] is Sdram_Control_4Port:u6|rWR1_ADDR[14]
G1_rWR1_ADDR[14] = DFFEAS(G1L348, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--G1_rRD1_ADDR[15] is Sdram_Control_4Port:u6|rRD1_ADDR[15]
G1_rRD1_ADDR[15] = DFFEAS(G1L250, NB1__clk0,  ,  , G1L231, ~GND,  ,  , G1L230);


--G1_rRD2_ADDR[15] is Sdram_Control_4Port:u6|rRD2_ADDR[15]
G1_rRD2_ADDR[15] = DFFEAS(G1L301, NB1__clk0,  ,  , G1L285, ~GND,  ,  , G1L284);


--G1L153 is Sdram_Control_4Port:u6|mADDR[15]~850
G1L153 = EB6L17 & (G1_rRD2_ADDR[15]) # !EB6L17 & G1_rRD1_ADDR[15];


--G1_rWR1_ADDR[15] is Sdram_Control_4Port:u6|rWR1_ADDR[15]
G1_rWR1_ADDR[15] = DFFEAS(G1L351, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--G1_rRD1_ADDR[16] is Sdram_Control_4Port:u6|rRD1_ADDR[16]
G1_rRD1_ADDR[16] = DFFEAS(G1L253, NB1__clk0,  ,  , G1L231, ~GND,  ,  , G1L230);


--G1_rRD2_ADDR[16] is Sdram_Control_4Port:u6|rRD2_ADDR[16]
G1_rRD2_ADDR[16] = DFFEAS(G1L304, NB1__clk0,  ,  , G1L285, VCC,  ,  , G1L284);


--G1L156 is Sdram_Control_4Port:u6|mADDR[16]~851
G1L156 = EB6L17 & (G1_rRD2_ADDR[16]) # !EB6L17 & G1_rRD1_ADDR[16];


--G1_rWR1_ADDR[16] is Sdram_Control_4Port:u6|rWR1_ADDR[16]
G1_rWR1_ADDR[16] = DFFEAS(G1L354, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--G1_rRD1_ADDR[17] is Sdram_Control_4Port:u6|rRD1_ADDR[17]
G1_rRD1_ADDR[17] = DFFEAS(G1L256, NB1__clk0,  ,  , G1L231, ~GND,  ,  , G1L230);


--G1_rRD2_ADDR[17] is Sdram_Control_4Port:u6|rRD2_ADDR[17]
G1_rRD2_ADDR[17] = DFFEAS(G1L307, NB1__clk0,  ,  , G1L285, ~GND,  ,  , G1L284);


--G1L159 is Sdram_Control_4Port:u6|mADDR[17]~852
G1L159 = EB6L17 & (G1_rRD2_ADDR[17]) # !EB6L17 & G1_rRD1_ADDR[17];


--G1_rWR1_ADDR[17] is Sdram_Control_4Port:u6|rWR1_ADDR[17]
G1_rWR1_ADDR[17] = DFFEAS(G1L357, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--G1_rRD1_ADDR[18] is Sdram_Control_4Port:u6|rRD1_ADDR[18]
G1_rRD1_ADDR[18] = DFFEAS(G1L259, NB1__clk0,  ,  , G1L231, ~GND,  ,  , G1L230);


--G1_rRD2_ADDR[18] is Sdram_Control_4Port:u6|rRD2_ADDR[18]
G1_rRD2_ADDR[18] = DFFEAS(G1L310, NB1__clk0,  ,  , G1L285, VCC,  ,  , G1L284);


--G1L162 is Sdram_Control_4Port:u6|mADDR[18]~853
G1L162 = EB6L17 & (G1_rRD2_ADDR[18]) # !EB6L17 & G1_rRD1_ADDR[18];


--G1_rWR1_ADDR[18] is Sdram_Control_4Port:u6|rWR1_ADDR[18]
G1_rWR1_ADDR[18] = DFFEAS(G1L360, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--V1L26 is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~50
V1L26 = V1_init_timer[2] & V1_init_timer[4] & !V1_init_timer[3] & !V1_init_timer[5];


--V1L27 is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~51
V1L27 = V1L12 & V1L25 & V1L26 & !V1_init_timer[9];


--U1_rw_shift[1] is Sdram_Control_4Port:u6|command:command1|rw_shift[1]
U1_rw_shift[1] = DFFEAS(U1L57, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L114 is Sdram_Control_4Port:u6|command:command1|rw_shift~15
U1L114 = U1_rw_shift[1] & !U1_do_writea & !U1_do_reada;


--G1_rRD1_ADDR[19] is Sdram_Control_4Port:u6|rRD1_ADDR[19]
G1_rRD1_ADDR[19] = DFFEAS(G1L262, NB1__clk0,  ,  , G1L231, ~GND,  ,  , G1L230);


--G1_rRD2_ADDR[19] is Sdram_Control_4Port:u6|rRD2_ADDR[19]
G1_rRD2_ADDR[19] = DFFEAS(G1L313, NB1__clk0,  ,  , G1L285, ~GND,  ,  , G1L284);


--G1L165 is Sdram_Control_4Port:u6|mADDR[19]~854
G1L165 = EB6L17 & (G1_rRD2_ADDR[19]) # !EB6L17 & G1_rRD1_ADDR[19];


--G1_rWR1_ADDR[19] is Sdram_Control_4Port:u6|rWR1_ADDR[19]
G1_rWR1_ADDR[19] = DFFEAS(G1L363, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--V1L30 is Sdram_Control_4Port:u6|control_interface:control1|REFRESH~81
V1L30 = V1L12 & V1L55 & !V1L19;


--G1_rRD1_ADDR[22] is Sdram_Control_4Port:u6|rRD1_ADDR[22]
G1_rRD1_ADDR[22] = DFFEAS(G1L271, NB1__clk0,  ,  , G1L231, ~GND,  ,  , G1L230);


--G1_rRD2_ADDR[22] is Sdram_Control_4Port:u6|rRD2_ADDR[22]
G1_rRD2_ADDR[22] = DFFEAS(G1L322, NB1__clk0,  ,  , G1L285, ~GND,  ,  , G1L284);


--G1L174 is Sdram_Control_4Port:u6|mADDR[22]~855
G1L174 = EB6L17 & (G1_rRD2_ADDR[22]) # !EB6L17 & G1_rRD1_ADDR[22];


--G1_rWR1_ADDR[22] is Sdram_Control_4Port:u6|rWR1_ADDR[22]
G1_rWR1_ADDR[22] = DFFEAS(G1L372, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--G1_rRD1_ADDR[20] is Sdram_Control_4Port:u6|rRD1_ADDR[20]
G1_rRD1_ADDR[20] = DFFEAS(G1L265, NB1__clk0,  ,  , G1L231, ~GND,  ,  , G1L230);


--G1_rRD2_ADDR[20] is Sdram_Control_4Port:u6|rRD2_ADDR[20]
G1_rRD2_ADDR[20] = DFFEAS(G1L316, NB1__clk0,  ,  , G1L285, ~GND,  ,  , G1L284);


--G1L168 is Sdram_Control_4Port:u6|mADDR[20]~856
G1L168 = EB6L17 & (G1_rRD2_ADDR[20]) # !EB6L17 & G1_rRD1_ADDR[20];


--G1_rWR1_ADDR[20] is Sdram_Control_4Port:u6|rWR1_ADDR[20]
G1_rWR1_ADDR[20] = DFFEAS(G1L366, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--G1_rRD1_ADDR[21] is Sdram_Control_4Port:u6|rRD1_ADDR[21]
G1_rRD1_ADDR[21] = DFFEAS(G1L268, NB1__clk0,  ,  , G1L231, ~GND,  ,  , G1L230);


--G1_rRD2_ADDR[21] is Sdram_Control_4Port:u6|rRD2_ADDR[21]
G1_rRD2_ADDR[21] = DFFEAS(G1L319, NB1__clk0,  ,  , G1L285, ~GND,  ,  , G1L284);


--G1L171 is Sdram_Control_4Port:u6|mADDR[21]~857
G1L171 = EB6L17 & (G1_rRD2_ADDR[21]) # !EB6L17 & G1_rRD1_ADDR[21];


--G1_rWR1_ADDR[21] is Sdram_Control_4Port:u6|rWR1_ADDR[21]
G1_rWR1_ADDR[21] = DFFEAS(G1L369, NB1__clk0,  ,  , G1L331,  ,  , G1L330,  );


--PB2L10 is I2C_AV_Config:u8|I2C_Controller:u0|ACK3~215
PB2L10 = PB2L40Q & PB2L55Q & (PB2L37 # PB2L56);


--PB2L71 is I2C_AV_Config:u8|I2C_Controller:u0|Select~1118
PB2L71 = PB2L40Q & (A1L356 & !PB2L46Q) # !PB2L40Q & PB2_ACK1;


--PB2L2 is I2C_AV_Config:u8|I2C_Controller:u0|ACK1~170
PB2L2 = PB2L52Q & PB2L55Q & (PB2L46Q $ !PB2L49Q);


--PB2L3 is I2C_AV_Config:u8|I2C_Controller:u0|ACK1~171
PB2L3 = PB2L43Q & (PB2L2 & PB2L71 # !PB2L2 & (PB2_ACK1)) # !PB2L43Q & (PB2_ACK1);


--PB2L6 is I2C_AV_Config:u8|I2C_Controller:u0|ACK2~251
PB2L6 = PB2L52Q & (!PB2L46Q # !PB2L40Q) # !PB2L52Q & (PB2L40Q # PB2L46Q) # !PB2L55Q;


--J1L22 is I2C_AV_Config:u8|Select~137
J1L22 = !J1_mSetup_ST.0010 & (PB2_END # J1L90 # !J1_mSetup_ST.0001);


--Read_d[3] is Read_d[3]
Read_d[3] = DFFEAS(Read_d[2], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--A1L833 is comb~90
A1L833 = KB3_q_a[5] & (KB3_q_a[0] $ KB4_q_a[0] # !KB4_q_a[5]) # !KB3_q_a[5] & (KB4_q_a[5] # KB3_q_a[0] $ KB4_q_a[0]);


--A1L830 is comb~21
A1L830 = A1L833 # KB3_q_a[10] $ KB4_q_a[10];


--SB1_safe_q[0] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[0]
SB1_safe_q[0] = DFFEAS(SB1_counter_comb_bita0, CCD_MCLK,  ,  , B1_oRequest, ~GND,  ,  , SB1_cout_actual);


--SB1_safe_q[1] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[1]
SB1_safe_q[1] = DFFEAS(SB1_counter_comb_bita1, CCD_MCLK,  ,  , B1_oRequest, ~GND,  ,  , SB1_cout_actual);


--SB1_safe_q[2] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[2]
SB1_safe_q[2] = DFFEAS(SB1_counter_comb_bita2, CCD_MCLK,  ,  , B1_oRequest, ~GND,  ,  , SB1_cout_actual);


--SB1_safe_q[3] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[3]
SB1_safe_q[3] = DFFEAS(SB1_counter_comb_bita3, CCD_MCLK,  ,  , B1_oRequest, ~GND,  ,  , SB1_cout_actual);


--SB1_safe_q[4] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[4]
SB1_safe_q[4] = DFFEAS(SB1_counter_comb_bita4, CCD_MCLK,  ,  , B1_oRequest, ~GND,  ,  , SB1_cout_actual);


--SB1_safe_q[5] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[5]
SB1_safe_q[5] = DFFEAS(SB1_counter_comb_bita5, CCD_MCLK,  ,  , B1_oRequest, ~GND,  ,  , SB1_cout_actual);


--SB1_safe_q[6] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[6]
SB1_safe_q[6] = DFFEAS(SB1_counter_comb_bita6, CCD_MCLK,  ,  , B1_oRequest, ~GND,  ,  , SB1_cout_actual);


--SB1_safe_q[7] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[7]
SB1_safe_q[7] = DFFEAS(SB1_counter_comb_bita7, CCD_MCLK,  ,  , B1_oRequest, ~GND,  ,  , SB1_cout_actual);


--SB1_safe_q[8] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[8]
SB1_safe_q[8] = DFFEAS(SB1_counter_comb_bita8, CCD_MCLK,  ,  , B1_oRequest, ~GND,  ,  , SB1_cout_actual);


--SB1_safe_q[9] is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|safe_q[9]
SB1_safe_q[9] = DFFEAS(SB1_counter_comb_bita9, CCD_MCLK,  ,  , B1_oRequest, ~GND,  ,  , SB1_cout_actual);


--AB4_rdptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]
AB4_rdptr_g[7] = DFFEAS(CB4_power_modified_counter_values[7], CCD_MCLK, C1_oRST_0,  , AB4_valid_rdreq,  ,  ,  ,  );


--LB4_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]
LB4_dffe7a[7] = DFFEAS(AB4_delayed_wrptr_g[7], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4_rdptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]
AB4_rdptr_g[0] = DFFEAS(CB4_power_modified_counter_values[0], CCD_MCLK, C1_oRST_0,  , AB4_valid_rdreq,  ,  ,  ,  );


--AB4_rdptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]
AB4_rdptr_g[2] = DFFEAS(CB4_power_modified_counter_values[2], CCD_MCLK, C1_oRST_0,  , AB4_valid_rdreq,  ,  ,  ,  );


--LB4_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2]
LB4_dffe7a[2] = DFFEAS(AB4_delayed_wrptr_g[2], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB4_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0]
LB4_dffe7a[0] = DFFEAS(AB4_delayed_wrptr_g[0], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4L15 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~54
AB4L15 = AB4_rdptr_g[0] & LB4_dffe7a[0] & (AB4_rdptr_g[2] $ !LB4_dffe7a[2]) # !AB4_rdptr_g[0] & !LB4_dffe7a[0] & (AB4_rdptr_g[2] $ !LB4_dffe7a[2]);


--AB4_rdptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]
AB4_rdptr_g[6] = DFFEAS(CB4_power_modified_counter_values[6], CCD_MCLK, C1_oRST_0,  , AB4_valid_rdreq,  ,  ,  ,  );


--AB4_rdptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]
AB4_rdptr_g[1] = DFFEAS(CB4_power_modified_counter_values[1], CCD_MCLK, C1_oRST_0,  , AB4_valid_rdreq,  ,  ,  ,  );


--LB4_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]
LB4_dffe7a[1] = DFFEAS(AB4_delayed_wrptr_g[1], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB4_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]
LB4_dffe7a[6] = DFFEAS(AB4_delayed_wrptr_g[6], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~55
AB4L16 = AB4_rdptr_g[6] & LB4_dffe7a[6] & (AB4_rdptr_g[1] $ !LB4_dffe7a[1]) # !AB4_rdptr_g[6] & !LB4_dffe7a[6] & (AB4_rdptr_g[1] $ !LB4_dffe7a[1]);


--AB4_rdptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]
AB4_rdptr_g[3] = DFFEAS(CB4_power_modified_counter_values[3], CCD_MCLK, C1_oRST_0,  , AB4_valid_rdreq,  ,  ,  ,  );


--AB4_rdptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]
AB4_rdptr_g[8] = DFFEAS(CB4_power_modified_counter_values[8], CCD_MCLK, C1_oRST_0,  , AB4_valid_rdreq,  ,  ,  ,  );


--LB4_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8]
LB4_dffe7a[8] = DFFEAS(AB4_delayed_wrptr_g[8], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB4_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3]
LB4_dffe7a[3] = DFFEAS(AB4_delayed_wrptr_g[3], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~56
AB4L17 = AB4_rdptr_g[3] & LB4_dffe7a[3] & (AB4_rdptr_g[8] $ !LB4_dffe7a[8]) # !AB4_rdptr_g[3] & !LB4_dffe7a[3] & (AB4_rdptr_g[8] $ !LB4_dffe7a[8]);


--AB4_rdptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]
AB4_rdptr_g[5] = DFFEAS(CB4_power_modified_counter_values[5], CCD_MCLK, C1_oRST_0,  , AB4_valid_rdreq,  ,  ,  ,  );


--AB4_rdptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]
AB4_rdptr_g[4] = DFFEAS(CB4_power_modified_counter_values[4], CCD_MCLK, C1_oRST_0,  , AB4_valid_rdreq,  ,  ,  ,  );


--LB4_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4]
LB4_dffe7a[4] = DFFEAS(AB4_delayed_wrptr_g[4], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--LB4_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5]
LB4_dffe7a[5] = DFFEAS(AB4_delayed_wrptr_g[5], CCD_MCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~57
AB4L18 = AB4_rdptr_g[5] & LB4_dffe7a[5] & (AB4_rdptr_g[4] $ !LB4_dffe7a[4]) # !AB4_rdptr_g[5] & !LB4_dffe7a[5] & (AB4_rdptr_g[4] $ !LB4_dffe7a[4]);


--AB4L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~58
AB4L19 = AB4L15 & AB4L16 & AB4L17 & AB4L18;


--AB4_valid_rdreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq
AB4_valid_rdreq = B1_oRequest & (AB4_rdptr_g[7] $ LB4_dffe7a[7] # !AB4L19);


--AB4_rdcnt_addr_ena is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdcnt_addr_ena
AB4_rdcnt_addr_ena = AB4_valid_rdreq # !AB4_p0addr;


--HB4_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]
HB4_power_modified_counter_values[7] = DFFEAS(HB4_countera7, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|_~16
AB4L1 = MB4_dffe9a[7] $ HB4_power_modified_counter_values[7];


--HB4_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]
HB4_power_modified_counter_values[2] = DFFEAS(HB4_countera2, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB4_counter_ffa[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]
HB4_counter_ffa[0] = DFFEAS(HB4_countera0, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4L32 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~55
AB4L32 = MB4_dffe9a[2] & HB4_power_modified_counter_values[2] & (MB4_dffe9a[0] $ HB4_counter_ffa[0]) # !MB4_dffe9a[2] & !HB4_power_modified_counter_values[2] & (MB4_dffe9a[0] $ HB4_counter_ffa[0]);


--HB4_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]
HB4_power_modified_counter_values[1] = DFFEAS(HB4_countera1, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB4_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]
HB4_power_modified_counter_values[6] = DFFEAS(HB4_countera6, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4L33 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~56
AB4L33 = MB4_dffe9a[6] & HB4_power_modified_counter_values[6] & (MB4_dffe9a[1] $ !HB4_power_modified_counter_values[1]) # !MB4_dffe9a[6] & !HB4_power_modified_counter_values[6] & (MB4_dffe9a[1] $ !HB4_power_modified_counter_values[1]);


--HB4_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]
HB4_power_modified_counter_values[3] = DFFEAS(HB4_countera3, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB4_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]
HB4_power_modified_counter_values[8] = DFFEAS(HB4_countera8, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4L34 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~57
AB4L34 = MB4_dffe9a[8] & HB4_power_modified_counter_values[8] & (MB4_dffe9a[3] $ !HB4_power_modified_counter_values[3]) # !MB4_dffe9a[8] & !HB4_power_modified_counter_values[8] & (MB4_dffe9a[3] $ !HB4_power_modified_counter_values[3]);


--HB4_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]
HB4_power_modified_counter_values[4] = DFFEAS(HB4_countera4, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB4_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]
HB4_power_modified_counter_values[5] = DFFEAS(HB4_countera5, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4L35 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~58
AB4L35 = MB4_dffe9a[5] & HB4_power_modified_counter_values[5] & (MB4_dffe9a[4] $ !HB4_power_modified_counter_values[4]) # !MB4_dffe9a[5] & !HB4_power_modified_counter_values[5] & (MB4_dffe9a[4] $ !HB4_power_modified_counter_values[4]);


--AB4L36 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~59
AB4L36 = AB4L32 & AB4L33 & AB4L34 & AB4L35;


--AB4_valid_wrreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_wrreq
AB4_valid_wrreq = G1_OUT_VALID & G1_RD_MASK[1] & (AB4L1 # !AB4L36);


--CB4_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0]
CB4_power_modified_counter_values[0] = DFFEAS(CB4_countera0, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB4_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]
CB4_power_modified_counter_values[1] = DFFEAS(CB4_countera1, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB4_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]
CB4_power_modified_counter_values[2] = DFFEAS(CB4_countera2, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB4_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]
CB4_power_modified_counter_values[3] = DFFEAS(CB4_countera3, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB4_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]
CB4_power_modified_counter_values[4] = DFFEAS(CB4_countera4, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB4_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]
CB4_power_modified_counter_values[5] = DFFEAS(CB4_countera5, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB4_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]
CB4_power_modified_counter_values[6] = DFFEAS(CB4_countera6, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB4_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]
CB4_power_modified_counter_values[7] = DFFEAS(CB4_countera7, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB4_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]
CB4_power_modified_counter_values[8] = DFFEAS(CB4_countera8, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--AB1_delayed_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]
AB1_delayed_wrptr_g[8] = DFFEAS(AB1_wrptr_g[8], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB1_delayed_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]
AB1_delayed_wrptr_g[7] = DFFEAS(AB1_wrptr_g[7], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB1_delayed_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]
AB1_delayed_wrptr_g[6] = DFFEAS(AB1_wrptr_g[6], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB1_delayed_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]
AB1_delayed_wrptr_g[5] = DFFEAS(AB1_wrptr_g[5], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB1_delayed_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]
AB1_delayed_wrptr_g[4] = DFFEAS(AB1_wrptr_g[4], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB1_delayed_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]
AB1_delayed_wrptr_g[3] = DFFEAS(AB1_wrptr_g[3], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB1_delayed_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]
AB1_delayed_wrptr_g[2] = DFFEAS(AB1_wrptr_g[2], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB1_delayed_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1]
AB1_delayed_wrptr_g[1] = DFFEAS(AB1_wrptr_g[1], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB1_delayed_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]
AB1_delayed_wrptr_g[0] = DFFEAS(AB1_wrptr_g[0], CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--G1L27 is Sdram_Control_4Port:u6|Equal~1124
G1L27 = G1L17 & !G1_ST[0] & !G1_ST[2];


--G1L31 is Sdram_Control_4Port:u6|IN_REQ~138
G1L31 = G1_Write & (G1L26 # G1_IN_REQ & !G1L27) # !G1_Write & (G1_IN_REQ);


--AB1_rdaclr is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr
AB1_rdaclr = DFFEAS(VCC, !NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--E1L104 is RAW2RGB:u4|mDVAL~25
E1L104 = D1_mCCD_FVAL & D1_mCCD_LVAL & !D1_Y_Cont[0] & !D1_X_Cont[0];


--HB1_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff
HB1_parity_ff = DFFEAS(HB1_parity, CCD_PIXCLK, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB1_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity
HB1_parity = AB1_valid_wrreq & !HB1_parity_ff # !AB1_valid_wrreq & HB1_parity_ff & VCC;

--HB1L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity~COUT
HB1L31 = CARRY(AB1_valid_wrreq & !HB1_parity_ff);


--HB1_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0
HB1_countera0 = AB1_valid_wrreq & (HB1L31 $ (GND # !HB1_counter_ffa[0])) # !AB1_valid_wrreq & (HB1_counter_ffa[0] # GND);

--HB1L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0~COUT
HB1L12 = CARRY(!HB1L31 # !AB1_valid_wrreq);


--HB1_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1
HB1_countera1 = HB1L12 & (HB1_power_modified_counter_values[1] & VCC) # !HB1L12 & (HB1_counter_ffa[0] $ (!HB1_power_modified_counter_values[1] & VCC));

--HB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1~COUT
HB1L14 = CARRY(HB1_counter_ffa[0] & !HB1L12);


--HB1_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2
HB1_countera2 = HB1L14 & (HB1_power_modified_counter_values[1] $ (HB1_power_modified_counter_values[2] & VCC)) # !HB1L14 & (HB1_power_modified_counter_values[2] # GND);

--HB1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2~COUT
HB1L16 = CARRY(HB1_power_modified_counter_values[1] # !HB1L14);


--HB1_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3
HB1_countera3 = HB1L16 & (HB1_power_modified_counter_values[3] & VCC) # !HB1L16 & (HB1_power_modified_counter_values[2] $ (HB1_power_modified_counter_values[3] # GND));

--HB1L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3~COUT
HB1L18 = CARRY(!HB1_power_modified_counter_values[2] & !HB1L16);


--HB1_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4
HB1_countera4 = HB1L18 & (HB1_power_modified_counter_values[3] $ (HB1_power_modified_counter_values[4] & VCC)) # !HB1L18 & (HB1_power_modified_counter_values[4] # GND);

--HB1L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4~COUT
HB1L20 = CARRY(HB1_power_modified_counter_values[3] # !HB1L18);


--HB1_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5
HB1_countera5 = HB1L20 & (HB1_power_modified_counter_values[5] & VCC) # !HB1L20 & (HB1_power_modified_counter_values[4] $ (HB1_power_modified_counter_values[5] # GND));

--HB1L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5~COUT
HB1L22 = CARRY(!HB1_power_modified_counter_values[4] & !HB1L20);


--HB1_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6
HB1_countera6 = HB1L22 & (HB1_power_modified_counter_values[5] $ (HB1_power_modified_counter_values[6] & VCC)) # !HB1L22 & (HB1_power_modified_counter_values[6] # GND);

--HB1L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6~COUT
HB1L24 = CARRY(HB1_power_modified_counter_values[5] # !HB1L22);


--HB1_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7
HB1_countera7 = HB1L24 & (HB1_power_modified_counter_values[7] & VCC) # !HB1L24 & (HB1_power_modified_counter_values[6] $ (HB1_power_modified_counter_values[7] # GND));

--HB1L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7~COUT
HB1L26 = CARRY(!HB1_power_modified_counter_values[6] & !HB1L24);


--HB1_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera8
HB1_countera8 = HB1_power_modified_counter_values[8] $ HB1L26;


--CB1_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff
CB1_parity_ff = DFFEAS(CB1_parity, NB1__clk0, AB1_rdaclr,  ,  ,  ,  ,  ,  );


--CB1_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity
CB1_parity = AB1_rdcnt_addr_ena & (CB1_parity_ff $ VCC) # !AB1_rdcnt_addr_ena & CB1_parity_ff & VCC;

--CB1L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT
CB1L31 = CARRY(AB1_rdcnt_addr_ena & CB1_parity_ff);


--CB1_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0
CB1_countera0 = AB1_rdcnt_addr_ena & (CB1L31 $ (GND # !CB1_power_modified_counter_values[0])) # !AB1_rdcnt_addr_ena & (CB1_power_modified_counter_values[0] # GND);

--CB1L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT
CB1L12 = CARRY(!CB1L31 # !AB1_rdcnt_addr_ena);


--CB1_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1
CB1_countera1 = CB1L12 & (CB1_power_modified_counter_values[1] & VCC) # !CB1L12 & (CB1_power_modified_counter_values[0] $ (CB1_power_modified_counter_values[1] # GND));

--CB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT
CB1L14 = CARRY(!CB1_power_modified_counter_values[0] & !CB1L12);


--CB1_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2
CB1_countera2 = CB1L14 & (CB1_power_modified_counter_values[1] $ (CB1_power_modified_counter_values[2] & VCC)) # !CB1L14 & (CB1_power_modified_counter_values[2] # GND);

--CB1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT
CB1L16 = CARRY(CB1_power_modified_counter_values[1] # !CB1L14);


--CB1_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3
CB1_countera3 = CB1L16 & (CB1_power_modified_counter_values[3] & VCC) # !CB1L16 & (CB1_power_modified_counter_values[2] $ (CB1_power_modified_counter_values[3] # GND));

--CB1L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT
CB1L18 = CARRY(!CB1_power_modified_counter_values[2] & !CB1L16);


--CB1_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4
CB1_countera4 = CB1L18 & (CB1_power_modified_counter_values[3] $ (CB1_power_modified_counter_values[4] & VCC)) # !CB1L18 & (CB1_power_modified_counter_values[4] # GND);

--CB1L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT
CB1L20 = CARRY(CB1_power_modified_counter_values[3] # !CB1L18);


--CB1_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5
CB1_countera5 = CB1L20 & (CB1_power_modified_counter_values[5] & VCC) # !CB1L20 & (CB1_power_modified_counter_values[4] $ (CB1_power_modified_counter_values[5] # GND));

--CB1L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT
CB1L22 = CARRY(!CB1_power_modified_counter_values[4] & !CB1L20);


--CB1_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6
CB1_countera6 = CB1L22 & (CB1_power_modified_counter_values[5] $ (CB1_power_modified_counter_values[6] & VCC)) # !CB1L22 & (CB1_power_modified_counter_values[6] # GND);

--CB1L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT
CB1L24 = CARRY(CB1_power_modified_counter_values[5] # !CB1L22);


--CB1_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7
CB1_countera7 = CB1L24 & (CB1_power_modified_counter_values[7] & VCC) # !CB1L24 & (CB1_power_modified_counter_values[6] $ (CB1_power_modified_counter_values[7] # GND));

--CB1L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT
CB1L26 = CARRY(!CB1_power_modified_counter_values[6] & !CB1L24);


--CB1_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8
CB1_countera8 = CB1_power_modified_counter_values[8] $ CB1L26;


--E1_mDATAd_1[5] is RAW2RGB:u4|mDATAd_1[5]
E1_mDATAd_1[5] = DFFEAS(R1_q_b[5], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--R1_q_b[15] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[15]_PORT_A_data_in = R1_q_b[5];
R1_q_b[15]_PORT_A_data_in_reg = DFFE(R1_q_b[15]_PORT_A_data_in, R1_q_b[15]_clock_0, , , R1_q_b[15]_clock_enable_0);
R1_q_b[15]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[15]_PORT_A_address_reg = DFFE(R1_q_b[15]_PORT_A_address, R1_q_b[15]_clock_0, , , R1_q_b[15]_clock_enable_0);
R1_q_b[15]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[15]_PORT_B_address_reg = DFFE(R1_q_b[15]_PORT_B_address, R1_q_b[15]_clock_0, , , R1_q_b[15]_clock_enable_0);
R1_q_b[15]_PORT_A_write_enable = VCC;
R1_q_b[15]_PORT_A_write_enable_reg = DFFE(R1_q_b[15]_PORT_A_write_enable, R1_q_b[15]_clock_0, , , R1_q_b[15]_clock_enable_0);
R1_q_b[15]_PORT_B_read_enable = VCC;
R1_q_b[15]_PORT_B_read_enable_reg = DFFE(R1_q_b[15]_PORT_B_read_enable, R1_q_b[15]_clock_0, , , R1_q_b[15]_clock_enable_0);
R1_q_b[15]_clock_0 = CCD_PIXCLK;
R1_q_b[15]_clock_enable_0 = D1_oDVAL;
R1_q_b[15]_PORT_B_data_out = MEMORY(R1_q_b[15]_PORT_A_data_in_reg, , R1_q_b[15]_PORT_A_address_reg, R1_q_b[15]_PORT_B_address_reg, R1_q_b[15]_PORT_A_write_enable_reg, R1_q_b[15]_PORT_B_read_enable_reg, , , R1_q_b[15]_clock_0, , R1_q_b[15]_clock_enable_0, , , );
R1_q_b[15]_PORT_B_data_out_reg = DFFE(R1_q_b[15]_PORT_B_data_out, R1_q_b[15]_clock_0, , , R1_q_b[15]_clock_enable_0);
R1_q_b[15] = R1_q_b[15]_PORT_B_data_out_reg[0];


--R1_q_b[5] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[5]_PORT_A_data_in = D1_mCCD_DATA[5];
R1_q_b[5]_PORT_A_data_in_reg = DFFE(R1_q_b[5]_PORT_A_data_in, R1_q_b[5]_clock_0, , , R1_q_b[5]_clock_enable_0);
R1_q_b[5]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[5]_PORT_A_address_reg = DFFE(R1_q_b[5]_PORT_A_address, R1_q_b[5]_clock_0, , , R1_q_b[5]_clock_enable_0);
R1_q_b[5]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[5]_PORT_B_address_reg = DFFE(R1_q_b[5]_PORT_B_address, R1_q_b[5]_clock_0, , , R1_q_b[5]_clock_enable_0);
R1_q_b[5]_PORT_A_write_enable = VCC;
R1_q_b[5]_PORT_A_write_enable_reg = DFFE(R1_q_b[5]_PORT_A_write_enable, R1_q_b[5]_clock_0, , , R1_q_b[5]_clock_enable_0);
R1_q_b[5]_PORT_B_read_enable = VCC;
R1_q_b[5]_PORT_B_read_enable_reg = DFFE(R1_q_b[5]_PORT_B_read_enable, R1_q_b[5]_clock_0, , , R1_q_b[5]_clock_enable_0);
R1_q_b[5]_clock_0 = CCD_PIXCLK;
R1_q_b[5]_clock_enable_0 = D1_oDVAL;
R1_q_b[5]_PORT_B_data_out = MEMORY(R1_q_b[5]_PORT_A_data_in_reg, , R1_q_b[5]_PORT_A_address_reg, R1_q_b[5]_PORT_B_address_reg, R1_q_b[5]_PORT_A_write_enable_reg, R1_q_b[5]_PORT_B_read_enable_reg, , , R1_q_b[5]_clock_0, , R1_q_b[5]_clock_enable_0, , , );
R1_q_b[5]_PORT_B_data_out_reg = DFFE(R1_q_b[5]_PORT_B_data_out, R1_q_b[5]_clock_0, , , R1_q_b[5]_clock_enable_0);
R1_q_b[5] = R1_q_b[5]_PORT_B_data_out_reg[0];


--E1L27 is RAW2RGB:u4|mCCD_B~126
E1L27 = D1_X_Cont[0] & (D1_Y_Cont[0]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & R1_q_b[15] # !D1_Y_Cont[0] & (R1_q_b[5]));


--E1_mDATAd_0[5] is RAW2RGB:u4|mDATAd_0[5]
E1_mDATAd_0[5] = DFFEAS(R1_q_b[15], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L28 is RAW2RGB:u4|mCCD_B~127
E1L28 = D1_X_Cont[0] & (E1L27 & (E1_mDATAd_0[5]) # !E1L27 & E1_mDATAd_1[5]) # !D1_X_Cont[0] & (E1L27);


--AB2_rdaclr is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr
AB2_rdaclr = DFFEAS(VCC, !NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--CB2_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff
CB2_parity_ff = DFFEAS(CB2_parity, NB1__clk0, AB2_rdaclr,  ,  ,  ,  ,  ,  );


--CB2_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity
CB2_parity = AB2_p0addr & CB2_parity_ff & VCC # !AB2_p0addr & (CB2_parity_ff $ VCC);

--CB2L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT
CB2L31 = CARRY(!AB2_p0addr & CB2_parity_ff);


--CB2_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0
CB2_countera0 = AB2_p0addr & (CB2_power_modified_counter_values[0] # GND) # !AB2_p0addr & (CB2L31 $ (GND # !CB2_power_modified_counter_values[0]));

--CB2L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT
CB2L12 = CARRY(AB2_p0addr # !CB2L31);


--CB2_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1
CB2_countera1 = CB2L12 & (CB2_power_modified_counter_values[1] & VCC) # !CB2L12 & (CB2_power_modified_counter_values[0] $ (CB2_power_modified_counter_values[1] # GND));

--CB2L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT
CB2L14 = CARRY(!CB2_power_modified_counter_values[0] & !CB2L12);


--CB2_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2
CB2_countera2 = CB2L14 & (CB2_power_modified_counter_values[1] $ (CB2_power_modified_counter_values[2] & VCC)) # !CB2L14 & (CB2_power_modified_counter_values[2] # GND);

--CB2L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT
CB2L16 = CARRY(CB2_power_modified_counter_values[1] # !CB2L14);


--CB2_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3
CB2_countera3 = CB2L16 & (CB2_power_modified_counter_values[3] & VCC) # !CB2L16 & (CB2_power_modified_counter_values[2] $ (CB2_power_modified_counter_values[3] # GND));

--CB2L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT
CB2L18 = CARRY(!CB2_power_modified_counter_values[2] & !CB2L16);


--CB2_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4
CB2_countera4 = CB2L18 & (CB2_power_modified_counter_values[3] $ (CB2_power_modified_counter_values[4] & VCC)) # !CB2L18 & (CB2_power_modified_counter_values[4] # GND);

--CB2L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT
CB2L20 = CARRY(CB2_power_modified_counter_values[3] # !CB2L18);


--CB2_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5
CB2_countera5 = CB2L20 & (CB2_power_modified_counter_values[5] & VCC) # !CB2L20 & (CB2_power_modified_counter_values[4] $ (CB2_power_modified_counter_values[5] # GND));

--CB2L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT
CB2L22 = CARRY(!CB2_power_modified_counter_values[4] & !CB2L20);


--CB2_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6
CB2_countera6 = CB2L22 & (CB2_power_modified_counter_values[5] $ (CB2_power_modified_counter_values[6] & VCC)) # !CB2L22 & (CB2_power_modified_counter_values[6] # GND);

--CB2L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT
CB2L24 = CARRY(CB2_power_modified_counter_values[5] # !CB2L22);


--CB2_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7
CB2_countera7 = CB2L24 & (CB2_power_modified_counter_values[7] & VCC) # !CB2L24 & (CB2_power_modified_counter_values[6] $ (CB2_power_modified_counter_values[7] # GND));

--CB2L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT
CB2L26 = CARRY(!CB2_power_modified_counter_values[6] & !CB2L24);


--CB2_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8
CB2_countera8 = CB2_power_modified_counter_values[8] $ CB2L26;


--R1_q_b[16] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[16]_PORT_A_data_in = R1_q_b[6];
R1_q_b[16]_PORT_A_data_in_reg = DFFE(R1_q_b[16]_PORT_A_data_in, R1_q_b[16]_clock_0, , , R1_q_b[16]_clock_enable_0);
R1_q_b[16]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[16]_PORT_A_address_reg = DFFE(R1_q_b[16]_PORT_A_address, R1_q_b[16]_clock_0, , , R1_q_b[16]_clock_enable_0);
R1_q_b[16]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[16]_PORT_B_address_reg = DFFE(R1_q_b[16]_PORT_B_address, R1_q_b[16]_clock_0, , , R1_q_b[16]_clock_enable_0);
R1_q_b[16]_PORT_A_write_enable = VCC;
R1_q_b[16]_PORT_A_write_enable_reg = DFFE(R1_q_b[16]_PORT_A_write_enable, R1_q_b[16]_clock_0, , , R1_q_b[16]_clock_enable_0);
R1_q_b[16]_PORT_B_read_enable = VCC;
R1_q_b[16]_PORT_B_read_enable_reg = DFFE(R1_q_b[16]_PORT_B_read_enable, R1_q_b[16]_clock_0, , , R1_q_b[16]_clock_enable_0);
R1_q_b[16]_clock_0 = CCD_PIXCLK;
R1_q_b[16]_clock_enable_0 = D1_oDVAL;
R1_q_b[16]_PORT_B_data_out = MEMORY(R1_q_b[16]_PORT_A_data_in_reg, , R1_q_b[16]_PORT_A_address_reg, R1_q_b[16]_PORT_B_address_reg, R1_q_b[16]_PORT_A_write_enable_reg, R1_q_b[16]_PORT_B_read_enable_reg, , , R1_q_b[16]_clock_0, , R1_q_b[16]_clock_enable_0, , , );
R1_q_b[16]_PORT_B_data_out_reg = DFFE(R1_q_b[16]_PORT_B_data_out, R1_q_b[16]_clock_0, , , R1_q_b[16]_clock_enable_0);
R1_q_b[16] = R1_q_b[16]_PORT_B_data_out_reg[0];


--E1_mDATAd_1[6] is RAW2RGB:u4|mDATAd_1[6]
E1_mDATAd_1[6] = DFFEAS(R1_q_b[6], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--R1_q_b[6] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[6]_PORT_A_data_in = D1_mCCD_DATA[6];
R1_q_b[6]_PORT_A_data_in_reg = DFFE(R1_q_b[6]_PORT_A_data_in, R1_q_b[6]_clock_0, , , R1_q_b[6]_clock_enable_0);
R1_q_b[6]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[6]_PORT_A_address_reg = DFFE(R1_q_b[6]_PORT_A_address, R1_q_b[6]_clock_0, , , R1_q_b[6]_clock_enable_0);
R1_q_b[6]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[6]_PORT_B_address_reg = DFFE(R1_q_b[6]_PORT_B_address, R1_q_b[6]_clock_0, , , R1_q_b[6]_clock_enable_0);
R1_q_b[6]_PORT_A_write_enable = VCC;
R1_q_b[6]_PORT_A_write_enable_reg = DFFE(R1_q_b[6]_PORT_A_write_enable, R1_q_b[6]_clock_0, , , R1_q_b[6]_clock_enable_0);
R1_q_b[6]_PORT_B_read_enable = VCC;
R1_q_b[6]_PORT_B_read_enable_reg = DFFE(R1_q_b[6]_PORT_B_read_enable, R1_q_b[6]_clock_0, , , R1_q_b[6]_clock_enable_0);
R1_q_b[6]_clock_0 = CCD_PIXCLK;
R1_q_b[6]_clock_enable_0 = D1_oDVAL;
R1_q_b[6]_PORT_B_data_out = MEMORY(R1_q_b[6]_PORT_A_data_in_reg, , R1_q_b[6]_PORT_A_address_reg, R1_q_b[6]_PORT_B_address_reg, R1_q_b[6]_PORT_A_write_enable_reg, R1_q_b[6]_PORT_B_read_enable_reg, , , R1_q_b[6]_clock_0, , R1_q_b[6]_clock_enable_0, , , );
R1_q_b[6]_PORT_B_data_out_reg = DFFE(R1_q_b[6]_PORT_B_data_out, R1_q_b[6]_clock_0, , , R1_q_b[6]_clock_enable_0);
R1_q_b[6] = R1_q_b[6]_PORT_B_data_out_reg[0];


--E1L29 is RAW2RGB:u4|mCCD_B~128
E1L29 = D1_Y_Cont[0] & (D1_X_Cont[0]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & E1_mDATAd_1[6] # !D1_X_Cont[0] & (R1_q_b[6]));


--E1_mDATAd_0[6] is RAW2RGB:u4|mDATAd_0[6]
E1_mDATAd_0[6] = DFFEAS(R1_q_b[16], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L30 is RAW2RGB:u4|mCCD_B~129
E1L30 = D1_Y_Cont[0] & (E1L29 & (E1_mDATAd_0[6]) # !E1L29 & R1_q_b[16]) # !D1_Y_Cont[0] & (E1L29);


--E1_mDATAd_1[7] is RAW2RGB:u4|mDATAd_1[7]
E1_mDATAd_1[7] = DFFEAS(R1_q_b[7], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--R1_q_b[17] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[17]_PORT_A_data_in = R1_q_b[7];
R1_q_b[17]_PORT_A_data_in_reg = DFFE(R1_q_b[17]_PORT_A_data_in, R1_q_b[17]_clock_0, , , R1_q_b[17]_clock_enable_0);
R1_q_b[17]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[17]_PORT_A_address_reg = DFFE(R1_q_b[17]_PORT_A_address, R1_q_b[17]_clock_0, , , R1_q_b[17]_clock_enable_0);
R1_q_b[17]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[17]_PORT_B_address_reg = DFFE(R1_q_b[17]_PORT_B_address, R1_q_b[17]_clock_0, , , R1_q_b[17]_clock_enable_0);
R1_q_b[17]_PORT_A_write_enable = VCC;
R1_q_b[17]_PORT_A_write_enable_reg = DFFE(R1_q_b[17]_PORT_A_write_enable, R1_q_b[17]_clock_0, , , R1_q_b[17]_clock_enable_0);
R1_q_b[17]_PORT_B_read_enable = VCC;
R1_q_b[17]_PORT_B_read_enable_reg = DFFE(R1_q_b[17]_PORT_B_read_enable, R1_q_b[17]_clock_0, , , R1_q_b[17]_clock_enable_0);
R1_q_b[17]_clock_0 = CCD_PIXCLK;
R1_q_b[17]_clock_enable_0 = D1_oDVAL;
R1_q_b[17]_PORT_B_data_out = MEMORY(R1_q_b[17]_PORT_A_data_in_reg, , R1_q_b[17]_PORT_A_address_reg, R1_q_b[17]_PORT_B_address_reg, R1_q_b[17]_PORT_A_write_enable_reg, R1_q_b[17]_PORT_B_read_enable_reg, , , R1_q_b[17]_clock_0, , R1_q_b[17]_clock_enable_0, , , );
R1_q_b[17]_PORT_B_data_out_reg = DFFE(R1_q_b[17]_PORT_B_data_out, R1_q_b[17]_clock_0, , , R1_q_b[17]_clock_enable_0);
R1_q_b[17] = R1_q_b[17]_PORT_B_data_out_reg[0];


--R1_q_b[7] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[7]_PORT_A_data_in = D1_mCCD_DATA[7];
R1_q_b[7]_PORT_A_data_in_reg = DFFE(R1_q_b[7]_PORT_A_data_in, R1_q_b[7]_clock_0, , , R1_q_b[7]_clock_enable_0);
R1_q_b[7]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[7]_PORT_A_address_reg = DFFE(R1_q_b[7]_PORT_A_address, R1_q_b[7]_clock_0, , , R1_q_b[7]_clock_enable_0);
R1_q_b[7]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[7]_PORT_B_address_reg = DFFE(R1_q_b[7]_PORT_B_address, R1_q_b[7]_clock_0, , , R1_q_b[7]_clock_enable_0);
R1_q_b[7]_PORT_A_write_enable = VCC;
R1_q_b[7]_PORT_A_write_enable_reg = DFFE(R1_q_b[7]_PORT_A_write_enable, R1_q_b[7]_clock_0, , , R1_q_b[7]_clock_enable_0);
R1_q_b[7]_PORT_B_read_enable = VCC;
R1_q_b[7]_PORT_B_read_enable_reg = DFFE(R1_q_b[7]_PORT_B_read_enable, R1_q_b[7]_clock_0, , , R1_q_b[7]_clock_enable_0);
R1_q_b[7]_clock_0 = CCD_PIXCLK;
R1_q_b[7]_clock_enable_0 = D1_oDVAL;
R1_q_b[7]_PORT_B_data_out = MEMORY(R1_q_b[7]_PORT_A_data_in_reg, , R1_q_b[7]_PORT_A_address_reg, R1_q_b[7]_PORT_B_address_reg, R1_q_b[7]_PORT_A_write_enable_reg, R1_q_b[7]_PORT_B_read_enable_reg, , , R1_q_b[7]_clock_0, , R1_q_b[7]_clock_enable_0, , , );
R1_q_b[7]_PORT_B_data_out_reg = DFFE(R1_q_b[7]_PORT_B_data_out, R1_q_b[7]_clock_0, , , R1_q_b[7]_clock_enable_0);
R1_q_b[7] = R1_q_b[7]_PORT_B_data_out_reg[0];


--E1L31 is RAW2RGB:u4|mCCD_B~130
E1L31 = D1_X_Cont[0] & (D1_Y_Cont[0]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & R1_q_b[17] # !D1_Y_Cont[0] & (R1_q_b[7]));


--E1_mDATAd_0[7] is RAW2RGB:u4|mDATAd_0[7]
E1_mDATAd_0[7] = DFFEAS(R1_q_b[17], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L32 is RAW2RGB:u4|mCCD_B~131
E1L32 = D1_X_Cont[0] & (E1L31 & (E1_mDATAd_0[7]) # !E1L31 & E1_mDATAd_1[7]) # !D1_X_Cont[0] & (E1L31);


--R1_q_b[18] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[18]_PORT_A_data_in = R1_q_b[8];
R1_q_b[18]_PORT_A_data_in_reg = DFFE(R1_q_b[18]_PORT_A_data_in, R1_q_b[18]_clock_0, , , R1_q_b[18]_clock_enable_0);
R1_q_b[18]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[18]_PORT_A_address_reg = DFFE(R1_q_b[18]_PORT_A_address, R1_q_b[18]_clock_0, , , R1_q_b[18]_clock_enable_0);
R1_q_b[18]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[18]_PORT_B_address_reg = DFFE(R1_q_b[18]_PORT_B_address, R1_q_b[18]_clock_0, , , R1_q_b[18]_clock_enable_0);
R1_q_b[18]_PORT_A_write_enable = VCC;
R1_q_b[18]_PORT_A_write_enable_reg = DFFE(R1_q_b[18]_PORT_A_write_enable, R1_q_b[18]_clock_0, , , R1_q_b[18]_clock_enable_0);
R1_q_b[18]_PORT_B_read_enable = VCC;
R1_q_b[18]_PORT_B_read_enable_reg = DFFE(R1_q_b[18]_PORT_B_read_enable, R1_q_b[18]_clock_0, , , R1_q_b[18]_clock_enable_0);
R1_q_b[18]_clock_0 = CCD_PIXCLK;
R1_q_b[18]_clock_enable_0 = D1_oDVAL;
R1_q_b[18]_PORT_B_data_out = MEMORY(R1_q_b[18]_PORT_A_data_in_reg, , R1_q_b[18]_PORT_A_address_reg, R1_q_b[18]_PORT_B_address_reg, R1_q_b[18]_PORT_A_write_enable_reg, R1_q_b[18]_PORT_B_read_enable_reg, , , R1_q_b[18]_clock_0, , R1_q_b[18]_clock_enable_0, , , );
R1_q_b[18]_PORT_B_data_out_reg = DFFE(R1_q_b[18]_PORT_B_data_out, R1_q_b[18]_clock_0, , , R1_q_b[18]_clock_enable_0);
R1_q_b[18] = R1_q_b[18]_PORT_B_data_out_reg[0];


--E1_mDATAd_1[8] is RAW2RGB:u4|mDATAd_1[8]
E1_mDATAd_1[8] = DFFEAS(R1_q_b[8], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--R1_q_b[8] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[8]_PORT_A_data_in = D1_mCCD_DATA[8];
R1_q_b[8]_PORT_A_data_in_reg = DFFE(R1_q_b[8]_PORT_A_data_in, R1_q_b[8]_clock_0, , , R1_q_b[8]_clock_enable_0);
R1_q_b[8]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[8]_PORT_A_address_reg = DFFE(R1_q_b[8]_PORT_A_address, R1_q_b[8]_clock_0, , , R1_q_b[8]_clock_enable_0);
R1_q_b[8]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[8]_PORT_B_address_reg = DFFE(R1_q_b[8]_PORT_B_address, R1_q_b[8]_clock_0, , , R1_q_b[8]_clock_enable_0);
R1_q_b[8]_PORT_A_write_enable = VCC;
R1_q_b[8]_PORT_A_write_enable_reg = DFFE(R1_q_b[8]_PORT_A_write_enable, R1_q_b[8]_clock_0, , , R1_q_b[8]_clock_enable_0);
R1_q_b[8]_PORT_B_read_enable = VCC;
R1_q_b[8]_PORT_B_read_enable_reg = DFFE(R1_q_b[8]_PORT_B_read_enable, R1_q_b[8]_clock_0, , , R1_q_b[8]_clock_enable_0);
R1_q_b[8]_clock_0 = CCD_PIXCLK;
R1_q_b[8]_clock_enable_0 = D1_oDVAL;
R1_q_b[8]_PORT_B_data_out = MEMORY(R1_q_b[8]_PORT_A_data_in_reg, , R1_q_b[8]_PORT_A_address_reg, R1_q_b[8]_PORT_B_address_reg, R1_q_b[8]_PORT_A_write_enable_reg, R1_q_b[8]_PORT_B_read_enable_reg, , , R1_q_b[8]_clock_0, , R1_q_b[8]_clock_enable_0, , , );
R1_q_b[8]_PORT_B_data_out_reg = DFFE(R1_q_b[8]_PORT_B_data_out, R1_q_b[8]_clock_0, , , R1_q_b[8]_clock_enable_0);
R1_q_b[8] = R1_q_b[8]_PORT_B_data_out_reg[0];


--E1L33 is RAW2RGB:u4|mCCD_B~132
E1L33 = D1_Y_Cont[0] & (D1_X_Cont[0]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & E1_mDATAd_1[8] # !D1_X_Cont[0] & (R1_q_b[8]));


--E1_mDATAd_0[8] is RAW2RGB:u4|mDATAd_0[8]
E1_mDATAd_0[8] = DFFEAS(R1_q_b[18], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L34 is RAW2RGB:u4|mCCD_B~133
E1L34 = D1_Y_Cont[0] & (E1L33 & (E1_mDATAd_0[8]) # !E1L33 & R1_q_b[18]) # !D1_Y_Cont[0] & (E1L33);


--E1_mDATAd_1[9] is RAW2RGB:u4|mDATAd_1[9]
E1_mDATAd_1[9] = DFFEAS(R1_q_b[9], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--R1_q_b[19] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[19]_PORT_A_data_in = R1_q_b[9];
R1_q_b[19]_PORT_A_data_in_reg = DFFE(R1_q_b[19]_PORT_A_data_in, R1_q_b[19]_clock_0, , , R1_q_b[19]_clock_enable_0);
R1_q_b[19]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[19]_PORT_A_address_reg = DFFE(R1_q_b[19]_PORT_A_address, R1_q_b[19]_clock_0, , , R1_q_b[19]_clock_enable_0);
R1_q_b[19]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[19]_PORT_B_address_reg = DFFE(R1_q_b[19]_PORT_B_address, R1_q_b[19]_clock_0, , , R1_q_b[19]_clock_enable_0);
R1_q_b[19]_PORT_A_write_enable = VCC;
R1_q_b[19]_PORT_A_write_enable_reg = DFFE(R1_q_b[19]_PORT_A_write_enable, R1_q_b[19]_clock_0, , , R1_q_b[19]_clock_enable_0);
R1_q_b[19]_PORT_B_read_enable = VCC;
R1_q_b[19]_PORT_B_read_enable_reg = DFFE(R1_q_b[19]_PORT_B_read_enable, R1_q_b[19]_clock_0, , , R1_q_b[19]_clock_enable_0);
R1_q_b[19]_clock_0 = CCD_PIXCLK;
R1_q_b[19]_clock_enable_0 = D1_oDVAL;
R1_q_b[19]_PORT_B_data_out = MEMORY(R1_q_b[19]_PORT_A_data_in_reg, , R1_q_b[19]_PORT_A_address_reg, R1_q_b[19]_PORT_B_address_reg, R1_q_b[19]_PORT_A_write_enable_reg, R1_q_b[19]_PORT_B_read_enable_reg, , , R1_q_b[19]_clock_0, , R1_q_b[19]_clock_enable_0, , , );
R1_q_b[19]_PORT_B_data_out_reg = DFFE(R1_q_b[19]_PORT_B_data_out, R1_q_b[19]_clock_0, , , R1_q_b[19]_clock_enable_0);
R1_q_b[19] = R1_q_b[19]_PORT_B_data_out_reg[0];


--R1_q_b[9] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[9]_PORT_A_data_in = D1_mCCD_DATA[9];
R1_q_b[9]_PORT_A_data_in_reg = DFFE(R1_q_b[9]_PORT_A_data_in, R1_q_b[9]_clock_0, , , R1_q_b[9]_clock_enable_0);
R1_q_b[9]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[9]_PORT_A_address_reg = DFFE(R1_q_b[9]_PORT_A_address, R1_q_b[9]_clock_0, , , R1_q_b[9]_clock_enable_0);
R1_q_b[9]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[9]_PORT_B_address_reg = DFFE(R1_q_b[9]_PORT_B_address, R1_q_b[9]_clock_0, , , R1_q_b[9]_clock_enable_0);
R1_q_b[9]_PORT_A_write_enable = VCC;
R1_q_b[9]_PORT_A_write_enable_reg = DFFE(R1_q_b[9]_PORT_A_write_enable, R1_q_b[9]_clock_0, , , R1_q_b[9]_clock_enable_0);
R1_q_b[9]_PORT_B_read_enable = VCC;
R1_q_b[9]_PORT_B_read_enable_reg = DFFE(R1_q_b[9]_PORT_B_read_enable, R1_q_b[9]_clock_0, , , R1_q_b[9]_clock_enable_0);
R1_q_b[9]_clock_0 = CCD_PIXCLK;
R1_q_b[9]_clock_enable_0 = D1_oDVAL;
R1_q_b[9]_PORT_B_data_out = MEMORY(R1_q_b[9]_PORT_A_data_in_reg, , R1_q_b[9]_PORT_A_address_reg, R1_q_b[9]_PORT_B_address_reg, R1_q_b[9]_PORT_A_write_enable_reg, R1_q_b[9]_PORT_B_read_enable_reg, , , R1_q_b[9]_clock_0, , R1_q_b[9]_clock_enable_0, , , );
R1_q_b[9]_PORT_B_data_out_reg = DFFE(R1_q_b[9]_PORT_B_data_out, R1_q_b[9]_clock_0, , , R1_q_b[9]_clock_enable_0);
R1_q_b[9] = R1_q_b[9]_PORT_B_data_out_reg[0];


--E1L35 is RAW2RGB:u4|mCCD_B~134
E1L35 = D1_X_Cont[0] & (D1_Y_Cont[0]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & R1_q_b[19] # !D1_Y_Cont[0] & (R1_q_b[9]));


--E1_mDATAd_0[9] is RAW2RGB:u4|mDATAd_0[9]
E1_mDATAd_0[9] = DFFEAS(R1_q_b[19], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L36 is RAW2RGB:u4|mCCD_B~135
E1L36 = D1_X_Cont[0] & (E1L35 & (E1_mDATAd_0[9]) # !E1L35 & E1_mDATAd_1[9]) # !D1_X_Cont[0] & (E1L35);


--E1L1 is RAW2RGB:u4|add~1591
E1L1 = R1_q_b[16] & (R1_q_b[6] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !R1_q_b[16] & R1_q_b[6] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L2 is RAW2RGB:u4|add~1592
E1L2 = E1_mDATAd_1[6] & (E1_mDATAd_0[6] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[6] & E1_mDATAd_0[6] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L3 is RAW2RGB:u4|add~1593
E1L3 = R1_q_b[15] & (R1_q_b[5] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !R1_q_b[15] & R1_q_b[5] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L4 is RAW2RGB:u4|add~1594
E1L4 = E1_mDATAd_1[5] & (E1_mDATAd_0[5] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[5] & E1_mDATAd_0[5] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--R1_q_b[14] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[14]_PORT_A_data_in = R1_q_b[4];
R1_q_b[14]_PORT_A_data_in_reg = DFFE(R1_q_b[14]_PORT_A_data_in, R1_q_b[14]_clock_0, , , R1_q_b[14]_clock_enable_0);
R1_q_b[14]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[14]_PORT_A_address_reg = DFFE(R1_q_b[14]_PORT_A_address, R1_q_b[14]_clock_0, , , R1_q_b[14]_clock_enable_0);
R1_q_b[14]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[14]_PORT_B_address_reg = DFFE(R1_q_b[14]_PORT_B_address, R1_q_b[14]_clock_0, , , R1_q_b[14]_clock_enable_0);
R1_q_b[14]_PORT_A_write_enable = VCC;
R1_q_b[14]_PORT_A_write_enable_reg = DFFE(R1_q_b[14]_PORT_A_write_enable, R1_q_b[14]_clock_0, , , R1_q_b[14]_clock_enable_0);
R1_q_b[14]_PORT_B_read_enable = VCC;
R1_q_b[14]_PORT_B_read_enable_reg = DFFE(R1_q_b[14]_PORT_B_read_enable, R1_q_b[14]_clock_0, , , R1_q_b[14]_clock_enable_0);
R1_q_b[14]_clock_0 = CCD_PIXCLK;
R1_q_b[14]_clock_enable_0 = D1_oDVAL;
R1_q_b[14]_PORT_B_data_out = MEMORY(R1_q_b[14]_PORT_A_data_in_reg, , R1_q_b[14]_PORT_A_address_reg, R1_q_b[14]_PORT_B_address_reg, R1_q_b[14]_PORT_A_write_enable_reg, R1_q_b[14]_PORT_B_read_enable_reg, , , R1_q_b[14]_clock_0, , R1_q_b[14]_clock_enable_0, , , );
R1_q_b[14]_PORT_B_data_out_reg = DFFE(R1_q_b[14]_PORT_B_data_out, R1_q_b[14]_clock_0, , , R1_q_b[14]_clock_enable_0);
R1_q_b[14] = R1_q_b[14]_PORT_B_data_out_reg[0];


--R1_q_b[4] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[4]_PORT_A_data_in = D1_mCCD_DATA[4];
R1_q_b[4]_PORT_A_data_in_reg = DFFE(R1_q_b[4]_PORT_A_data_in, R1_q_b[4]_clock_0, , , R1_q_b[4]_clock_enable_0);
R1_q_b[4]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[4]_PORT_A_address_reg = DFFE(R1_q_b[4]_PORT_A_address, R1_q_b[4]_clock_0, , , R1_q_b[4]_clock_enable_0);
R1_q_b[4]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[4]_PORT_B_address_reg = DFFE(R1_q_b[4]_PORT_B_address, R1_q_b[4]_clock_0, , , R1_q_b[4]_clock_enable_0);
R1_q_b[4]_PORT_A_write_enable = VCC;
R1_q_b[4]_PORT_A_write_enable_reg = DFFE(R1_q_b[4]_PORT_A_write_enable, R1_q_b[4]_clock_0, , , R1_q_b[4]_clock_enable_0);
R1_q_b[4]_PORT_B_read_enable = VCC;
R1_q_b[4]_PORT_B_read_enable_reg = DFFE(R1_q_b[4]_PORT_B_read_enable, R1_q_b[4]_clock_0, , , R1_q_b[4]_clock_enable_0);
R1_q_b[4]_clock_0 = CCD_PIXCLK;
R1_q_b[4]_clock_enable_0 = D1_oDVAL;
R1_q_b[4]_PORT_B_data_out = MEMORY(R1_q_b[4]_PORT_A_data_in_reg, , R1_q_b[4]_PORT_A_address_reg, R1_q_b[4]_PORT_B_address_reg, R1_q_b[4]_PORT_A_write_enable_reg, R1_q_b[4]_PORT_B_read_enable_reg, , , R1_q_b[4]_clock_0, , R1_q_b[4]_clock_enable_0, , , );
R1_q_b[4]_PORT_B_data_out_reg = DFFE(R1_q_b[4]_PORT_B_data_out, R1_q_b[4]_clock_0, , , R1_q_b[4]_clock_enable_0);
R1_q_b[4] = R1_q_b[4]_PORT_B_data_out_reg[0];


--E1L5 is RAW2RGB:u4|add~1595
E1L5 = R1_q_b[14] & (R1_q_b[4] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !R1_q_b[14] & R1_q_b[4] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1_mDATAd_1[4] is RAW2RGB:u4|mDATAd_1[4]
E1_mDATAd_1[4] = DFFEAS(R1_q_b[4], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mDATAd_0[4] is RAW2RGB:u4|mDATAd_0[4]
E1_mDATAd_0[4] = DFFEAS(R1_q_b[14], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L6 is RAW2RGB:u4|add~1596
E1L6 = E1_mDATAd_1[4] & (E1_mDATAd_0[4] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[4] & E1_mDATAd_0[4] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--R1_q_b[13] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[13]_PORT_A_data_in = R1_q_b[3];
R1_q_b[13]_PORT_A_data_in_reg = DFFE(R1_q_b[13]_PORT_A_data_in, R1_q_b[13]_clock_0, , , R1_q_b[13]_clock_enable_0);
R1_q_b[13]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[13]_PORT_A_address_reg = DFFE(R1_q_b[13]_PORT_A_address, R1_q_b[13]_clock_0, , , R1_q_b[13]_clock_enable_0);
R1_q_b[13]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[13]_PORT_B_address_reg = DFFE(R1_q_b[13]_PORT_B_address, R1_q_b[13]_clock_0, , , R1_q_b[13]_clock_enable_0);
R1_q_b[13]_PORT_A_write_enable = VCC;
R1_q_b[13]_PORT_A_write_enable_reg = DFFE(R1_q_b[13]_PORT_A_write_enable, R1_q_b[13]_clock_0, , , R1_q_b[13]_clock_enable_0);
R1_q_b[13]_PORT_B_read_enable = VCC;
R1_q_b[13]_PORT_B_read_enable_reg = DFFE(R1_q_b[13]_PORT_B_read_enable, R1_q_b[13]_clock_0, , , R1_q_b[13]_clock_enable_0);
R1_q_b[13]_clock_0 = CCD_PIXCLK;
R1_q_b[13]_clock_enable_0 = D1_oDVAL;
R1_q_b[13]_PORT_B_data_out = MEMORY(R1_q_b[13]_PORT_A_data_in_reg, , R1_q_b[13]_PORT_A_address_reg, R1_q_b[13]_PORT_B_address_reg, R1_q_b[13]_PORT_A_write_enable_reg, R1_q_b[13]_PORT_B_read_enable_reg, , , R1_q_b[13]_clock_0, , R1_q_b[13]_clock_enable_0, , , );
R1_q_b[13]_PORT_B_data_out_reg = DFFE(R1_q_b[13]_PORT_B_data_out, R1_q_b[13]_clock_0, , , R1_q_b[13]_clock_enable_0);
R1_q_b[13] = R1_q_b[13]_PORT_B_data_out_reg[0];


--R1_q_b[3] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[3]_PORT_A_data_in = D1_mCCD_DATA[3];
R1_q_b[3]_PORT_A_data_in_reg = DFFE(R1_q_b[3]_PORT_A_data_in, R1_q_b[3]_clock_0, , , R1_q_b[3]_clock_enable_0);
R1_q_b[3]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[3]_PORT_A_address_reg = DFFE(R1_q_b[3]_PORT_A_address, R1_q_b[3]_clock_0, , , R1_q_b[3]_clock_enable_0);
R1_q_b[3]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[3]_PORT_B_address_reg = DFFE(R1_q_b[3]_PORT_B_address, R1_q_b[3]_clock_0, , , R1_q_b[3]_clock_enable_0);
R1_q_b[3]_PORT_A_write_enable = VCC;
R1_q_b[3]_PORT_A_write_enable_reg = DFFE(R1_q_b[3]_PORT_A_write_enable, R1_q_b[3]_clock_0, , , R1_q_b[3]_clock_enable_0);
R1_q_b[3]_PORT_B_read_enable = VCC;
R1_q_b[3]_PORT_B_read_enable_reg = DFFE(R1_q_b[3]_PORT_B_read_enable, R1_q_b[3]_clock_0, , , R1_q_b[3]_clock_enable_0);
R1_q_b[3]_clock_0 = CCD_PIXCLK;
R1_q_b[3]_clock_enable_0 = D1_oDVAL;
R1_q_b[3]_PORT_B_data_out = MEMORY(R1_q_b[3]_PORT_A_data_in_reg, , R1_q_b[3]_PORT_A_address_reg, R1_q_b[3]_PORT_B_address_reg, R1_q_b[3]_PORT_A_write_enable_reg, R1_q_b[3]_PORT_B_read_enable_reg, , , R1_q_b[3]_clock_0, , R1_q_b[3]_clock_enable_0, , , );
R1_q_b[3]_PORT_B_data_out_reg = DFFE(R1_q_b[3]_PORT_B_data_out, R1_q_b[3]_clock_0, , , R1_q_b[3]_clock_enable_0);
R1_q_b[3] = R1_q_b[3]_PORT_B_data_out_reg[0];


--E1L7 is RAW2RGB:u4|add~1597
E1L7 = R1_q_b[13] & (R1_q_b[3] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !R1_q_b[13] & R1_q_b[3] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1_mDATAd_1[3] is RAW2RGB:u4|mDATAd_1[3]
E1_mDATAd_1[3] = DFFEAS(R1_q_b[3], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mDATAd_0[3] is RAW2RGB:u4|mDATAd_0[3]
E1_mDATAd_0[3] = DFFEAS(R1_q_b[13], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L8 is RAW2RGB:u4|add~1598
E1L8 = E1_mDATAd_1[3] & (E1_mDATAd_0[3] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[3] & E1_mDATAd_0[3] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--R1_q_b[12] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[12]_PORT_A_data_in = R1_q_b[2];
R1_q_b[12]_PORT_A_data_in_reg = DFFE(R1_q_b[12]_PORT_A_data_in, R1_q_b[12]_clock_0, , , R1_q_b[12]_clock_enable_0);
R1_q_b[12]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[12]_PORT_A_address_reg = DFFE(R1_q_b[12]_PORT_A_address, R1_q_b[12]_clock_0, , , R1_q_b[12]_clock_enable_0);
R1_q_b[12]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[12]_PORT_B_address_reg = DFFE(R1_q_b[12]_PORT_B_address, R1_q_b[12]_clock_0, , , R1_q_b[12]_clock_enable_0);
R1_q_b[12]_PORT_A_write_enable = VCC;
R1_q_b[12]_PORT_A_write_enable_reg = DFFE(R1_q_b[12]_PORT_A_write_enable, R1_q_b[12]_clock_0, , , R1_q_b[12]_clock_enable_0);
R1_q_b[12]_PORT_B_read_enable = VCC;
R1_q_b[12]_PORT_B_read_enable_reg = DFFE(R1_q_b[12]_PORT_B_read_enable, R1_q_b[12]_clock_0, , , R1_q_b[12]_clock_enable_0);
R1_q_b[12]_clock_0 = CCD_PIXCLK;
R1_q_b[12]_clock_enable_0 = D1_oDVAL;
R1_q_b[12]_PORT_B_data_out = MEMORY(R1_q_b[12]_PORT_A_data_in_reg, , R1_q_b[12]_PORT_A_address_reg, R1_q_b[12]_PORT_B_address_reg, R1_q_b[12]_PORT_A_write_enable_reg, R1_q_b[12]_PORT_B_read_enable_reg, , , R1_q_b[12]_clock_0, , R1_q_b[12]_clock_enable_0, , , );
R1_q_b[12]_PORT_B_data_out_reg = DFFE(R1_q_b[12]_PORT_B_data_out, R1_q_b[12]_clock_0, , , R1_q_b[12]_clock_enable_0);
R1_q_b[12] = R1_q_b[12]_PORT_B_data_out_reg[0];


--R1_q_b[2] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[2]_PORT_A_data_in = D1_mCCD_DATA[2];
R1_q_b[2]_PORT_A_data_in_reg = DFFE(R1_q_b[2]_PORT_A_data_in, R1_q_b[2]_clock_0, , , R1_q_b[2]_clock_enable_0);
R1_q_b[2]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[2]_PORT_A_address_reg = DFFE(R1_q_b[2]_PORT_A_address, R1_q_b[2]_clock_0, , , R1_q_b[2]_clock_enable_0);
R1_q_b[2]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[2]_PORT_B_address_reg = DFFE(R1_q_b[2]_PORT_B_address, R1_q_b[2]_clock_0, , , R1_q_b[2]_clock_enable_0);
R1_q_b[2]_PORT_A_write_enable = VCC;
R1_q_b[2]_PORT_A_write_enable_reg = DFFE(R1_q_b[2]_PORT_A_write_enable, R1_q_b[2]_clock_0, , , R1_q_b[2]_clock_enable_0);
R1_q_b[2]_PORT_B_read_enable = VCC;
R1_q_b[2]_PORT_B_read_enable_reg = DFFE(R1_q_b[2]_PORT_B_read_enable, R1_q_b[2]_clock_0, , , R1_q_b[2]_clock_enable_0);
R1_q_b[2]_clock_0 = CCD_PIXCLK;
R1_q_b[2]_clock_enable_0 = D1_oDVAL;
R1_q_b[2]_PORT_B_data_out = MEMORY(R1_q_b[2]_PORT_A_data_in_reg, , R1_q_b[2]_PORT_A_address_reg, R1_q_b[2]_PORT_B_address_reg, R1_q_b[2]_PORT_A_write_enable_reg, R1_q_b[2]_PORT_B_read_enable_reg, , , R1_q_b[2]_clock_0, , R1_q_b[2]_clock_enable_0, , , );
R1_q_b[2]_PORT_B_data_out_reg = DFFE(R1_q_b[2]_PORT_B_data_out, R1_q_b[2]_clock_0, , , R1_q_b[2]_clock_enable_0);
R1_q_b[2] = R1_q_b[2]_PORT_B_data_out_reg[0];


--E1L9 is RAW2RGB:u4|add~1599
E1L9 = R1_q_b[12] & (R1_q_b[2] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !R1_q_b[12] & R1_q_b[2] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1_mDATAd_1[2] is RAW2RGB:u4|mDATAd_1[2]
E1_mDATAd_1[2] = DFFEAS(R1_q_b[2], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mDATAd_0[2] is RAW2RGB:u4|mDATAd_0[2]
E1_mDATAd_0[2] = DFFEAS(R1_q_b[12], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L10 is RAW2RGB:u4|add~1600
E1L10 = E1_mDATAd_1[2] & (E1_mDATAd_0[2] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[2] & E1_mDATAd_0[2] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--R1_q_b[11] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[11]_PORT_A_data_in = R1_q_b[1];
R1_q_b[11]_PORT_A_data_in_reg = DFFE(R1_q_b[11]_PORT_A_data_in, R1_q_b[11]_clock_0, , , R1_q_b[11]_clock_enable_0);
R1_q_b[11]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[11]_PORT_A_address_reg = DFFE(R1_q_b[11]_PORT_A_address, R1_q_b[11]_clock_0, , , R1_q_b[11]_clock_enable_0);
R1_q_b[11]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[11]_PORT_B_address_reg = DFFE(R1_q_b[11]_PORT_B_address, R1_q_b[11]_clock_0, , , R1_q_b[11]_clock_enable_0);
R1_q_b[11]_PORT_A_write_enable = VCC;
R1_q_b[11]_PORT_A_write_enable_reg = DFFE(R1_q_b[11]_PORT_A_write_enable, R1_q_b[11]_clock_0, , , R1_q_b[11]_clock_enable_0);
R1_q_b[11]_PORT_B_read_enable = VCC;
R1_q_b[11]_PORT_B_read_enable_reg = DFFE(R1_q_b[11]_PORT_B_read_enable, R1_q_b[11]_clock_0, , , R1_q_b[11]_clock_enable_0);
R1_q_b[11]_clock_0 = CCD_PIXCLK;
R1_q_b[11]_clock_enable_0 = D1_oDVAL;
R1_q_b[11]_PORT_B_data_out = MEMORY(R1_q_b[11]_PORT_A_data_in_reg, , R1_q_b[11]_PORT_A_address_reg, R1_q_b[11]_PORT_B_address_reg, R1_q_b[11]_PORT_A_write_enable_reg, R1_q_b[11]_PORT_B_read_enable_reg, , , R1_q_b[11]_clock_0, , R1_q_b[11]_clock_enable_0, , , );
R1_q_b[11]_PORT_B_data_out_reg = DFFE(R1_q_b[11]_PORT_B_data_out, R1_q_b[11]_clock_0, , , R1_q_b[11]_clock_enable_0);
R1_q_b[11] = R1_q_b[11]_PORT_B_data_out_reg[0];


--R1_q_b[1] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[1]_PORT_A_data_in = D1_mCCD_DATA[1];
R1_q_b[1]_PORT_A_data_in_reg = DFFE(R1_q_b[1]_PORT_A_data_in, R1_q_b[1]_clock_0, , , R1_q_b[1]_clock_enable_0);
R1_q_b[1]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[1]_PORT_A_address_reg = DFFE(R1_q_b[1]_PORT_A_address, R1_q_b[1]_clock_0, , , R1_q_b[1]_clock_enable_0);
R1_q_b[1]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[1]_PORT_B_address_reg = DFFE(R1_q_b[1]_PORT_B_address, R1_q_b[1]_clock_0, , , R1_q_b[1]_clock_enable_0);
R1_q_b[1]_PORT_A_write_enable = VCC;
R1_q_b[1]_PORT_A_write_enable_reg = DFFE(R1_q_b[1]_PORT_A_write_enable, R1_q_b[1]_clock_0, , , R1_q_b[1]_clock_enable_0);
R1_q_b[1]_PORT_B_read_enable = VCC;
R1_q_b[1]_PORT_B_read_enable_reg = DFFE(R1_q_b[1]_PORT_B_read_enable, R1_q_b[1]_clock_0, , , R1_q_b[1]_clock_enable_0);
R1_q_b[1]_clock_0 = CCD_PIXCLK;
R1_q_b[1]_clock_enable_0 = D1_oDVAL;
R1_q_b[1]_PORT_B_data_out = MEMORY(R1_q_b[1]_PORT_A_data_in_reg, , R1_q_b[1]_PORT_A_address_reg, R1_q_b[1]_PORT_B_address_reg, R1_q_b[1]_PORT_A_write_enable_reg, R1_q_b[1]_PORT_B_read_enable_reg, , , R1_q_b[1]_clock_0, , R1_q_b[1]_clock_enable_0, , , );
R1_q_b[1]_PORT_B_data_out_reg = DFFE(R1_q_b[1]_PORT_B_data_out, R1_q_b[1]_clock_0, , , R1_q_b[1]_clock_enable_0);
R1_q_b[1] = R1_q_b[1]_PORT_B_data_out_reg[0];


--E1L11 is RAW2RGB:u4|add~1601
E1L11 = R1_q_b[11] & (R1_q_b[1] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !R1_q_b[11] & R1_q_b[1] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1_mDATAd_1[1] is RAW2RGB:u4|mDATAd_1[1]
E1_mDATAd_1[1] = DFFEAS(R1_q_b[1], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mDATAd_0[1] is RAW2RGB:u4|mDATAd_0[1]
E1_mDATAd_0[1] = DFFEAS(R1_q_b[11], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L12 is RAW2RGB:u4|add~1602
E1L12 = E1_mDATAd_1[1] & (E1_mDATAd_0[1] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[1] & E1_mDATAd_0[1] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--R1_q_b[10] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[10]_PORT_A_data_in = R1_q_b[0];
R1_q_b[10]_PORT_A_data_in_reg = DFFE(R1_q_b[10]_PORT_A_data_in, R1_q_b[10]_clock_0, , , R1_q_b[10]_clock_enable_0);
R1_q_b[10]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[10]_PORT_A_address_reg = DFFE(R1_q_b[10]_PORT_A_address, R1_q_b[10]_clock_0, , , R1_q_b[10]_clock_enable_0);
R1_q_b[10]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[10]_PORT_B_address_reg = DFFE(R1_q_b[10]_PORT_B_address, R1_q_b[10]_clock_0, , , R1_q_b[10]_clock_enable_0);
R1_q_b[10]_PORT_A_write_enable = VCC;
R1_q_b[10]_PORT_A_write_enable_reg = DFFE(R1_q_b[10]_PORT_A_write_enable, R1_q_b[10]_clock_0, , , R1_q_b[10]_clock_enable_0);
R1_q_b[10]_PORT_B_read_enable = VCC;
R1_q_b[10]_PORT_B_read_enable_reg = DFFE(R1_q_b[10]_PORT_B_read_enable, R1_q_b[10]_clock_0, , , R1_q_b[10]_clock_enable_0);
R1_q_b[10]_clock_0 = CCD_PIXCLK;
R1_q_b[10]_clock_enable_0 = D1_oDVAL;
R1_q_b[10]_PORT_B_data_out = MEMORY(R1_q_b[10]_PORT_A_data_in_reg, , R1_q_b[10]_PORT_A_address_reg, R1_q_b[10]_PORT_B_address_reg, R1_q_b[10]_PORT_A_write_enable_reg, R1_q_b[10]_PORT_B_read_enable_reg, , , R1_q_b[10]_clock_0, , R1_q_b[10]_clock_enable_0, , , );
R1_q_b[10]_PORT_B_data_out_reg = DFFE(R1_q_b[10]_PORT_B_data_out, R1_q_b[10]_clock_0, , , R1_q_b[10]_clock_enable_0);
R1_q_b[10] = R1_q_b[10]_PORT_B_data_out_reg[0];


--R1_q_b[0] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
R1_q_b[0]_PORT_A_data_in = D1_mCCD_DATA[0];
R1_q_b[0]_PORT_A_data_in_reg = DFFE(R1_q_b[0]_PORT_A_data_in, R1_q_b[0]_clock_0, , , R1_q_b[0]_clock_enable_0);
R1_q_b[0]_PORT_A_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[0]_PORT_A_address_reg = DFFE(R1_q_b[0]_PORT_A_address, R1_q_b[0]_clock_0, , , R1_q_b[0]_clock_enable_0);
R1_q_b[0]_PORT_B_address = BUS(S1_safe_q[0], S1_safe_q[1], S1_safe_q[2], S1_safe_q[3], S1_safe_q[4], S1_safe_q[5], S1_safe_q[6], S1_safe_q[7], S1_safe_q[8], S1_safe_q[9], S1_safe_q[10]);
R1_q_b[0]_PORT_B_address_reg = DFFE(R1_q_b[0]_PORT_B_address, R1_q_b[0]_clock_0, , , R1_q_b[0]_clock_enable_0);
R1_q_b[0]_PORT_A_write_enable = VCC;
R1_q_b[0]_PORT_A_write_enable_reg = DFFE(R1_q_b[0]_PORT_A_write_enable, R1_q_b[0]_clock_0, , , R1_q_b[0]_clock_enable_0);
R1_q_b[0]_PORT_B_read_enable = VCC;
R1_q_b[0]_PORT_B_read_enable_reg = DFFE(R1_q_b[0]_PORT_B_read_enable, R1_q_b[0]_clock_0, , , R1_q_b[0]_clock_enable_0);
R1_q_b[0]_clock_0 = CCD_PIXCLK;
R1_q_b[0]_clock_enable_0 = D1_oDVAL;
R1_q_b[0]_PORT_B_data_out = MEMORY(R1_q_b[0]_PORT_A_data_in_reg, , R1_q_b[0]_PORT_A_address_reg, R1_q_b[0]_PORT_B_address_reg, R1_q_b[0]_PORT_A_write_enable_reg, R1_q_b[0]_PORT_B_read_enable_reg, , , R1_q_b[0]_clock_0, , R1_q_b[0]_clock_enable_0, , , );
R1_q_b[0]_PORT_B_data_out_reg = DFFE(R1_q_b[0]_PORT_B_data_out, R1_q_b[0]_clock_0, , , R1_q_b[0]_clock_enable_0);
R1_q_b[0] = R1_q_b[0]_PORT_B_data_out_reg[0];


--E1L13 is RAW2RGB:u4|add~1603
E1L13 = R1_q_b[10] & (R1_q_b[0] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !R1_q_b[10] & R1_q_b[0] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1_mDATAd_1[0] is RAW2RGB:u4|mDATAd_1[0]
E1_mDATAd_1[0] = DFFEAS(R1_q_b[0], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1_mDATAd_0[0] is RAW2RGB:u4|mDATAd_0[0]
E1_mDATAd_0[0] = DFFEAS(R1_q_b[10], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--E1L14 is RAW2RGB:u4|add~1604
E1L14 = E1_mDATAd_1[0] & (E1_mDATAd_0[0] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[0] & E1_mDATAd_0[0] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L40 is RAW2RGB:u4|mCCD_G[6]~753
E1L40 = CARRY(E1L13 & E1L14);


--E1L42 is RAW2RGB:u4|mCCD_G[6]~755
E1L42 = CARRY(E1L11 & !E1L12 & !E1L40 # !E1L11 & (!E1L40 # !E1L12));


--E1L44 is RAW2RGB:u4|mCCD_G[6]~757
E1L44 = CARRY(E1L9 & (E1L10 # !E1L42) # !E1L9 & E1L10 & !E1L42);


--E1L46 is RAW2RGB:u4|mCCD_G[6]~759
E1L46 = CARRY(E1L7 & !E1L8 & !E1L44 # !E1L7 & (!E1L44 # !E1L8));


--E1L48 is RAW2RGB:u4|mCCD_G[6]~761
E1L48 = CARRY(E1L5 & (E1L6 # !E1L46) # !E1L5 & E1L6 & !E1L46);


--E1L50 is RAW2RGB:u4|mCCD_G[6]~763
E1L50 = CARRY(E1L3 & !E1L4 & !E1L48 # !E1L3 & (!E1L48 # !E1L4));


--E1L51 is RAW2RGB:u4|mCCD_G[6]~764
E1L51 = (E1L1 $ E1L2 $ !E1L50) # GND;

--E1L52 is RAW2RGB:u4|mCCD_G[6]~765
E1L52 = CARRY(E1L1 & (E1L2 # !E1L50) # !E1L1 & E1L2 & !E1L50);


--E1L15 is RAW2RGB:u4|add~1605
E1L15 = R1_q_b[17] & (R1_q_b[7] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !R1_q_b[17] & R1_q_b[7] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L16 is RAW2RGB:u4|add~1606
E1L16 = E1_mDATAd_1[7] & (E1_mDATAd_0[7] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[7] & E1_mDATAd_0[7] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L54 is RAW2RGB:u4|mCCD_G[7]~766
E1L54 = E1L15 & (E1L16 & E1L52 & VCC # !E1L16 & !E1L52) # !E1L15 & (E1L16 & !E1L52 # !E1L16 & (E1L52 # GND));

--E1L55 is RAW2RGB:u4|mCCD_G[7]~767
E1L55 = CARRY(E1L15 & !E1L16 & !E1L52 # !E1L15 & (!E1L52 # !E1L16));


--E1L17 is RAW2RGB:u4|add~1607
E1L17 = R1_q_b[18] & (R1_q_b[8] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !R1_q_b[18] & R1_q_b[8] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L18 is RAW2RGB:u4|add~1608
E1L18 = E1_mDATAd_1[8] & (E1_mDATAd_0[8] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[8] & E1_mDATAd_0[8] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L57 is RAW2RGB:u4|mCCD_G[8]~768
E1L57 = (E1L17 $ E1L18 $ !E1L55) # GND;

--E1L58 is RAW2RGB:u4|mCCD_G[8]~769
E1L58 = CARRY(E1L17 & (E1L18 # !E1L55) # !E1L17 & E1L18 & !E1L55);


--E1L19 is RAW2RGB:u4|add~1609
E1L19 = R1_q_b[19] & (R1_q_b[9] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !R1_q_b[19] & R1_q_b[9] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L20 is RAW2RGB:u4|add~1610
E1L20 = E1_mDATAd_1[9] & (E1_mDATAd_0[9] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !E1_mDATAd_1[9] & E1_mDATAd_0[9] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L60 is RAW2RGB:u4|mCCD_G[9]~770
E1L60 = E1L19 & (E1L20 & E1L58 & VCC # !E1L20 & !E1L58) # !E1L19 & (E1L20 & !E1L58 # !E1L20 & (E1L58 # GND));

--E1L61 is RAW2RGB:u4|mCCD_G[9]~771
E1L61 = CARRY(E1L19 & !E1L20 & !E1L58 # !E1L19 & (!E1L58 # !E1L20));


--E1L63 is RAW2RGB:u4|mCCD_G[10]~772
E1L63 = !E1L61;


--E1L71 is RAW2RGB:u4|mCCD_R~735
E1L71 = D1_Y_Cont[0] & (D1_X_Cont[0]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & R1_q_b[15] # !D1_X_Cont[0] & (E1_mDATAd_0[5]));


--E1L72 is RAW2RGB:u4|mCCD_R~736
E1L72 = D1_Y_Cont[0] & (E1L71 & (R1_q_b[5]) # !E1L71 & E1_mDATAd_1[5]) # !D1_Y_Cont[0] & (E1L71);


--E1L73 is RAW2RGB:u4|mCCD_R~737
E1L73 = D1_X_Cont[0] & (D1_Y_Cont[0]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & E1_mDATAd_1[6] # !D1_Y_Cont[0] & (E1_mDATAd_0[6]));


--E1L74 is RAW2RGB:u4|mCCD_R~738
E1L74 = D1_X_Cont[0] & (E1L73 & (R1_q_b[6]) # !E1L73 & R1_q_b[16]) # !D1_X_Cont[0] & (E1L73);


--E1L75 is RAW2RGB:u4|mCCD_R~739
E1L75 = D1_Y_Cont[0] & (D1_X_Cont[0]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & R1_q_b[17] # !D1_X_Cont[0] & (E1_mDATAd_0[7]));


--E1L76 is RAW2RGB:u4|mCCD_R~740
E1L76 = D1_Y_Cont[0] & (E1L75 & (R1_q_b[7]) # !E1L75 & E1_mDATAd_1[7]) # !D1_Y_Cont[0] & (E1L75);


--E1L77 is RAW2RGB:u4|mCCD_R~741
E1L77 = D1_X_Cont[0] & (D1_Y_Cont[0]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & E1_mDATAd_1[8] # !D1_Y_Cont[0] & (E1_mDATAd_0[8]));


--E1L78 is RAW2RGB:u4|mCCD_R~742
E1L78 = D1_X_Cont[0] & (E1L77 & (R1_q_b[8]) # !E1L77 & R1_q_b[18]) # !D1_X_Cont[0] & (E1L77);


--E1L79 is RAW2RGB:u4|mCCD_R~743
E1L79 = D1_Y_Cont[0] & (D1_X_Cont[0]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & R1_q_b[19] # !D1_X_Cont[0] & (E1_mDATAd_0[9]));


--E1L80 is RAW2RGB:u4|mCCD_R~744
E1L80 = D1_Y_Cont[0] & (E1L79 & (R1_q_b[9]) # !E1L79 & E1_mDATAd_1[9]) # !D1_Y_Cont[0] & (E1L79);


--J1_mI2C_DATA[9] is I2C_AV_Config:u8|mI2C_DATA[9]
J1_mI2C_DATA[9] = DFFEAS(J1L92, J1_mI2C_CTRL_CLK,  ,  , J1L85,  ,  ,  ,  );


--J1_mI2C_DATA[2] is I2C_AV_Config:u8|mI2C_DATA[2]
J1_mI2C_DATA[2] = DFFEAS(J1L1, J1_mI2C_CTRL_CLK,  ,  , J1L85,  ,  ,  ,  );


--J1_mI2C_DATA[1] is I2C_AV_Config:u8|mI2C_DATA[1]
J1_mI2C_DATA[1] = DFFEAS(J1L93, J1_mI2C_CTRL_CLK,  ,  , J1L85,  ,  ,  ,  );


--J1_mI2C_DATA[7] is I2C_AV_Config:u8|mI2C_DATA[7]
J1_mI2C_DATA[7] = DFFEAS(J1L2, J1_mI2C_CTRL_CLK,  ,  , J1L85,  ,  ,  ,  );


--J1_mI2C_DATA[0] is I2C_AV_Config:u8|mI2C_DATA[0]
J1_mI2C_DATA[0] = DFFEAS(J1L94, J1_mI2C_CTRL_CLK,  ,  , J1L85,  ,  ,  ,  );


--J1_mI2C_DATA[11] is I2C_AV_Config:u8|mI2C_DATA[11]
J1_mI2C_DATA[11] = DFFEAS(J1L95, J1_mI2C_CTRL_CLK,  ,  , J1L85,  ,  ,  ,  );


--J1_mI2C_DATA[10] is I2C_AV_Config:u8|mI2C_DATA[10]
J1_mI2C_DATA[10] = DFFEAS(J1L96, J1_mI2C_CTRL_CLK,  ,  , J1L85,  ,  ,  ,  );


--J1_mI2C_DATA[4] is I2C_AV_Config:u8|mI2C_DATA[4]
J1_mI2C_DATA[4] = DFFEAS(J1L97, J1_mI2C_CTRL_CLK,  ,  , J1L85,  ,  ,  ,  );


--J1_mI2C_DATA[6] is I2C_AV_Config:u8|mI2C_DATA[6]
J1_mI2C_DATA[6] = DFFEAS(J1L98, J1_mI2C_CTRL_CLK,  ,  , J1L85,  ,  ,  ,  );


--J1_mI2C_DATA[12] is I2C_AV_Config:u8|mI2C_DATA[12]
J1_mI2C_DATA[12] = DFFEAS(J1L3, J1_mI2C_CTRL_CLK,  ,  , J1L85,  ,  ,  ,  );


--PB1_END is I2C_CCD_Config:u7|I2C_Controller:u0|END
PB1_END = DFFEAS(PB1L14, H1_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--H1_mSetup_ST.0010 is I2C_CCD_Config:u7|mSetup_ST.0010
H1_mSetup_ST.0010 = DFFEAS(H1L129, H1_mI2C_CTRL_CLK, KEY[1],  , H1L38,  ,  ,  ,  );


--H1_mSetup_ST.0001 is I2C_CCD_Config:u7|mSetup_ST.0001
H1_mSetup_ST.0001 = DFFEAS(H1L40, H1_mI2C_CTRL_CLK, KEY[1],  , H1L38,  ,  ,  ,  );


--H1L39 is I2C_CCD_Config:u7|Select~135
H1L39 = H1_mI2C_GO & (PB1_END # !H1_mSetup_ST.0001) # !H1_mI2C_GO & (!H1_mSetup_ST.0010 & !H1_mSetup_ST.0001);


--H1_LUT_INDEX[2] is I2C_CCD_Config:u7|LUT_INDEX[2]
H1_LUT_INDEX[2] = DFFEAS(H1L20, H1_mI2C_CTRL_CLK, KEY[1],  , H1L29,  ,  ,  ,  );


--H1_LUT_INDEX[1] is I2C_CCD_Config:u7|LUT_INDEX[1]
H1_LUT_INDEX[1] = DFFEAS(H1L17, H1_mI2C_CTRL_CLK, KEY[1],  , H1L29,  ,  ,  ,  );


--H1_LUT_INDEX[3] is I2C_CCD_Config:u7|LUT_INDEX[3]
H1_LUT_INDEX[3] = DFFEAS(H1L23, H1_mI2C_CTRL_CLK, KEY[1],  , H1L29,  ,  ,  ,  );


--H1L37 is I2C_CCD_Config:u7|LessThan~308
H1L37 = !H1_LUT_INDEX[2] & !H1_LUT_INDEX[1] & !H1_LUT_INDEX[3];


--H1_LUT_INDEX[0] is I2C_CCD_Config:u7|LUT_INDEX[0]
H1_LUT_INDEX[0] = DFFEAS(H1L14, H1_mI2C_CTRL_CLK, KEY[1],  , H1L29,  ,  ,  ,  );


--H1_LUT_INDEX[4] is I2C_CCD_Config:u7|LUT_INDEX[4]
H1_LUT_INDEX[4] = DFFEAS(H1L26, H1_mI2C_CTRL_CLK, KEY[1],  , H1L29,  ,  ,  ,  );


--H1_LUT_INDEX[5] is I2C_CCD_Config:u7|LUT_INDEX[5]
H1_LUT_INDEX[5] = DFFEAS(H1L30, H1_mI2C_CTRL_CLK, KEY[1],  , H1L29,  ,  ,  ,  );


--H1L38 is I2C_CCD_Config:u7|LessThan~309
H1L38 = !H1_LUT_INDEX[5] & (H1L37 & !H1_LUT_INDEX[0] # !H1_LUT_INDEX[4]);


--H1_mI2C_CLK_DIV[1] is I2C_CCD_Config:u7|mI2C_CLK_DIV[1]
H1_mI2C_CLK_DIV[1] = DFFEAS(H1L47, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[0] is I2C_CCD_Config:u7|mI2C_CLK_DIV[0]
H1_mI2C_CLK_DIV[0] = DFFEAS(H1L44, CLOCK_50, KEY[1],  ,  ,  ,  , H1L36,  );


--H1L44 is I2C_CCD_Config:u7|mI2C_CLK_DIV[0]~239
H1L44 = H1_mI2C_CLK_DIV[0] $ VCC;

--H1L45 is I2C_CCD_Config:u7|mI2C_CLK_DIV[0]~240
H1L45 = CARRY(H1_mI2C_CLK_DIV[0]);


--H1L47 is I2C_CCD_Config:u7|mI2C_CLK_DIV[1]~241
H1L47 = H1_mI2C_CLK_DIV[1] & !H1L45 # !H1_mI2C_CLK_DIV[1] & (H1L45 # GND);

--H1L48 is I2C_CCD_Config:u7|mI2C_CLK_DIV[1]~242
H1L48 = CARRY(!H1L45 # !H1_mI2C_CLK_DIV[1]);


--H1L50 is I2C_CCD_Config:u7|mI2C_CLK_DIV[2]~243
H1L50 = H1_mI2C_CLK_DIV[2] & (H1L48 $ GND) # !H1_mI2C_CLK_DIV[2] & !H1L48 & VCC;

--H1L51 is I2C_CCD_Config:u7|mI2C_CLK_DIV[2]~244
H1L51 = CARRY(H1_mI2C_CLK_DIV[2] & !H1L48);


--H1L53 is I2C_CCD_Config:u7|mI2C_CLK_DIV[3]~245
H1L53 = H1_mI2C_CLK_DIV[3] & !H1L51 # !H1_mI2C_CLK_DIV[3] & (H1L51 # GND);

--H1L54 is I2C_CCD_Config:u7|mI2C_CLK_DIV[3]~246
H1L54 = CARRY(!H1L51 # !H1_mI2C_CLK_DIV[3]);


--H1L56 is I2C_CCD_Config:u7|mI2C_CLK_DIV[4]~247
H1L56 = H1_mI2C_CLK_DIV[4] & (H1L54 $ GND) # !H1_mI2C_CLK_DIV[4] & !H1L54 & VCC;

--H1L57 is I2C_CCD_Config:u7|mI2C_CLK_DIV[4]~248
H1L57 = CARRY(H1_mI2C_CLK_DIV[4] & !H1L54);


--H1L59 is I2C_CCD_Config:u7|mI2C_CLK_DIV[5]~249
H1L59 = H1_mI2C_CLK_DIV[5] & !H1L57 # !H1_mI2C_CLK_DIV[5] & (H1L57 # GND);

--H1L60 is I2C_CCD_Config:u7|mI2C_CLK_DIV[5]~250
H1L60 = CARRY(!H1L57 # !H1_mI2C_CLK_DIV[5]);


--H1L62 is I2C_CCD_Config:u7|mI2C_CLK_DIV[6]~251
H1L62 = H1_mI2C_CLK_DIV[6] & (H1L60 $ GND) # !H1_mI2C_CLK_DIV[6] & !H1L60 & VCC;

--H1L63 is I2C_CCD_Config:u7|mI2C_CLK_DIV[6]~252
H1L63 = CARRY(H1_mI2C_CLK_DIV[6] & !H1L60);


--H1L65 is I2C_CCD_Config:u7|mI2C_CLK_DIV[7]~253
H1L65 = H1_mI2C_CLK_DIV[7] & !H1L63 # !H1_mI2C_CLK_DIV[7] & (H1L63 # GND);

--H1L66 is I2C_CCD_Config:u7|mI2C_CLK_DIV[7]~254
H1L66 = CARRY(!H1L63 # !H1_mI2C_CLK_DIV[7]);


--H1L68 is I2C_CCD_Config:u7|mI2C_CLK_DIV[8]~255
H1L68 = H1_mI2C_CLK_DIV[8] & (H1L66 $ GND) # !H1_mI2C_CLK_DIV[8] & !H1L66 & VCC;

--H1L69 is I2C_CCD_Config:u7|mI2C_CLK_DIV[8]~256
H1L69 = CARRY(H1_mI2C_CLK_DIV[8] & !H1L66);


--H1L71 is I2C_CCD_Config:u7|mI2C_CLK_DIV[9]~257
H1L71 = H1_mI2C_CLK_DIV[9] & !H1L69 # !H1_mI2C_CLK_DIV[9] & (H1L69 # GND);

--H1L72 is I2C_CCD_Config:u7|mI2C_CLK_DIV[9]~258
H1L72 = CARRY(!H1L69 # !H1_mI2C_CLK_DIV[9]);


--H1L74 is I2C_CCD_Config:u7|mI2C_CLK_DIV[10]~259
H1L74 = H1_mI2C_CLK_DIV[10] & (H1L72 $ GND) # !H1_mI2C_CLK_DIV[10] & !H1L72 & VCC;

--H1L75 is I2C_CCD_Config:u7|mI2C_CLK_DIV[10]~260
H1L75 = CARRY(H1_mI2C_CLK_DIV[10] & !H1L72);


--H1L77 is I2C_CCD_Config:u7|mI2C_CLK_DIV[11]~261
H1L77 = H1_mI2C_CLK_DIV[11] & !H1L75 # !H1_mI2C_CLK_DIV[11] & (H1L75 # GND);

--H1L78 is I2C_CCD_Config:u7|mI2C_CLK_DIV[11]~262
H1L78 = CARRY(!H1L75 # !H1_mI2C_CLK_DIV[11]);


--H1L80 is I2C_CCD_Config:u7|mI2C_CLK_DIV[12]~263
H1L80 = H1_mI2C_CLK_DIV[12] & (H1L78 $ GND) # !H1_mI2C_CLK_DIV[12] & !H1L78 & VCC;

--H1L81 is I2C_CCD_Config:u7|mI2C_CLK_DIV[12]~264
H1L81 = CARRY(H1_mI2C_CLK_DIV[12] & !H1L78);


--H1L83 is I2C_CCD_Config:u7|mI2C_CLK_DIV[13]~265
H1L83 = H1_mI2C_CLK_DIV[13] & !H1L81 # !H1_mI2C_CLK_DIV[13] & (H1L81 # GND);

--H1L84 is I2C_CCD_Config:u7|mI2C_CLK_DIV[13]~266
H1L84 = CARRY(!H1L81 # !H1_mI2C_CLK_DIV[13]);


--H1L86 is I2C_CCD_Config:u7|mI2C_CLK_DIV[14]~267
H1L86 = H1_mI2C_CLK_DIV[14] & (H1L84 $ GND) # !H1_mI2C_CLK_DIV[14] & !H1L84 & VCC;

--H1L87 is I2C_CCD_Config:u7|mI2C_CLK_DIV[14]~268
H1L87 = CARRY(H1_mI2C_CLK_DIV[14] & !H1L84);


--H1L89 is I2C_CCD_Config:u7|mI2C_CLK_DIV[15]~269
H1L89 = H1_mI2C_CLK_DIV[15] $ H1L87;


--H1_mI2C_DATA[2] is I2C_CCD_Config:u7|mI2C_DATA[2]
H1_mI2C_DATA[2] = DFFEAS(H1L104, H1_mI2C_CTRL_CLK,  ,  , H1L123, SW[10],  , H1L99, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[8] is I2C_CCD_Config:u7|mI2C_DATA[8]
H1_mI2C_DATA[8] = DFFEAS(H1L131, H1_mI2C_CTRL_CLK,  ,  , H1L123,  ,  ,  ,  );


--H1_mI2C_DATA[9] is I2C_CCD_Config:u7|mI2C_DATA[9]
H1_mI2C_DATA[9] = DFFEAS(H1L132, H1_mI2C_CTRL_CLK,  ,  , H1L123,  ,  , H1_LUT_INDEX[4],  );


--H1_mI2C_DATA[1] is I2C_CCD_Config:u7|mI2C_DATA[1]
H1_mI2C_DATA[1] = DFFEAS(H1L101, H1_mI2C_CTRL_CLK,  ,  , H1L123, SW[9],  , H1L99, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[7] is I2C_CCD_Config:u7|mI2C_DATA[7]
H1_mI2C_DATA[7] = DFFEAS(H1L11, H1_mI2C_CTRL_CLK,  ,  , H1L123,  ,  ,  ,  );


--H1_mI2C_DATA[0] is I2C_CCD_Config:u7|mI2C_DATA[0]
H1_mI2C_DATA[0] = DFFEAS(H1L95, H1_mI2C_CTRL_CLK,  ,  , H1L123, SW[8],  , H1L99, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[4] is I2C_CCD_Config:u7|mI2C_DATA[4]
H1_mI2C_DATA[4] = DFFEAS(H1L110, H1_mI2C_CTRL_CLK,  ,  , H1L123, SW[12],  , H1L99, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[10] is I2C_CCD_Config:u7|mI2C_DATA[10]
H1_mI2C_DATA[10] = DFFEAS(H1L133, H1_mI2C_CTRL_CLK,  ,  , H1L123,  ,  , H1_LUT_INDEX[4],  );


--H1_mI2C_DATA[11] is I2C_CCD_Config:u7|mI2C_DATA[11]
H1_mI2C_DATA[11] = DFFEAS(H1L134, H1_mI2C_CTRL_CLK,  ,  , H1L123,  ,  , H1_LUT_INDEX[4],  );


--H1_mI2C_DATA[3] is I2C_CCD_Config:u7|mI2C_DATA[3]
H1_mI2C_DATA[3] = DFFEAS(H1L107, H1_mI2C_CTRL_CLK,  ,  , H1L123, SW[11],  , H1L99, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[6] is I2C_CCD_Config:u7|mI2C_DATA[6]
H1_mI2C_DATA[6] = DFFEAS(H1L114, H1_mI2C_CTRL_CLK,  ,  , H1L123, SW[14],  , H1L99, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[5] is I2C_CCD_Config:u7|mI2C_DATA[5]
H1_mI2C_DATA[5] = DFFEAS(H1L7, H1_mI2C_CTRL_CLK,  ,  , H1L123,  ,  ,  ,  );


--H1_mI2C_DATA[15] is I2C_CCD_Config:u7|mI2C_DATA[15]
H1_mI2C_DATA[15] = DFFEAS(H1L135, H1_mI2C_CTRL_CLK,  ,  , H1L123,  ,  , H1_LUT_INDEX[0],  );


--H1_mI2C_DATA[13] is I2C_CCD_Config:u7|mI2C_DATA[13]
H1_mI2C_DATA[13] = DFFEAS(H1L137, H1_mI2C_CTRL_CLK,  ,  , H1L123,  ,  ,  ,  );


--V1L58 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]~959
V1L58 = V1_init_timer[0] $ VCC;

--V1L59 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]~960
V1L59 = CARRY(V1_init_timer[0]);


--V1L61 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]~961
V1L61 = V1_init_timer[1] & !V1L59 # !V1_init_timer[1] & (V1L59 # GND);

--V1L62 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]~962
V1L62 = CARRY(!V1L59 # !V1_init_timer[1]);


--V1L64 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]~963
V1L64 = V1_init_timer[2] & (V1L62 $ GND) # !V1_init_timer[2] & !V1L62 & VCC;

--V1L65 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]~964
V1L65 = CARRY(V1_init_timer[2] & !V1L62);


--V1L67 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]~965
V1L67 = V1_init_timer[3] & !V1L65 # !V1_init_timer[3] & (V1L65 # GND);

--V1L68 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]~966
V1L68 = CARRY(!V1L65 # !V1_init_timer[3]);


--V1L70 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~967
V1L70 = V1_init_timer[4] & (V1L68 $ GND) # !V1_init_timer[4] & !V1L68 & VCC;

--V1L71 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~968
V1L71 = CARRY(V1_init_timer[4] & !V1L68);


--V1L73 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]~969
V1L73 = V1_init_timer[5] & !V1L71 # !V1_init_timer[5] & (V1L71 # GND);

--V1L74 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]~970
V1L74 = CARRY(!V1L71 # !V1_init_timer[5]);


--V1L76 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~971
V1L76 = V1_init_timer[6] & (V1L74 $ GND) # !V1_init_timer[6] & !V1L74 & VCC;

--V1L77 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~972
V1L77 = CARRY(V1_init_timer[6] & !V1L74);


--V1L79 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]~973
V1L79 = V1_init_timer[7] & !V1L77 # !V1_init_timer[7] & (V1L77 # GND);

--V1L80 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]~974
V1L80 = CARRY(!V1L77 # !V1_init_timer[7]);


--V1L82 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]~975
V1L82 = V1_init_timer[8] & (V1L80 $ GND) # !V1_init_timer[8] & !V1L80 & VCC;

--V1L83 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]~976
V1L83 = CARRY(V1_init_timer[8] & !V1L80);


--V1L85 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~977
V1L85 = V1_init_timer[9] & !V1L83 # !V1_init_timer[9] & (V1L83 # GND);

--V1L86 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~978
V1L86 = CARRY(!V1L83 # !V1_init_timer[9]);


--V1L88 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]~979
V1L88 = V1_init_timer[10] & (V1L86 $ GND) # !V1_init_timer[10] & !V1L86 & VCC;

--V1L89 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]~980
V1L89 = CARRY(V1_init_timer[10] & !V1L86);


--V1L20 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~424
V1L20 = !V1_init_timer[0] & !V1_init_timer[1] & !V1_init_timer[2];


--V1L21 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~425
V1L21 = V1L13 & (V1L20 # !V1_init_timer[3]) # !V1_init_timer[7];


--V1L22 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~426
V1L22 = V1L21 & !V1_init_timer[8] # !V1_init_timer[9] # !V1L17;


--V1L23 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~427
V1L23 = !V1_init_timer[15] & (V1L22 & !V1_init_timer[13] # !V1_init_timer[14]);


--V1L91 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]~981
V1L91 = V1_init_timer[11] & !V1L89 # !V1_init_timer[11] & (V1L89 # GND);

--V1L92 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]~982
V1L92 = CARRY(!V1L89 # !V1_init_timer[11]);


--V1L94 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]~983
V1L94 = V1_init_timer[12] & (V1L92 $ GND) # !V1_init_timer[12] & !V1L92 & VCC;

--V1L95 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]~984
V1L95 = CARRY(V1_init_timer[12] & !V1L92);


--V1L97 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~985
V1L97 = V1_init_timer[13] & !V1L95 # !V1_init_timer[13] & (V1L95 # GND);

--V1L98 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~986
V1L98 = CARRY(!V1L95 # !V1_init_timer[13]);


--V1L100 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~987
V1L100 = V1_init_timer[14] & (V1L98 $ GND) # !V1_init_timer[14] & !V1L98 & VCC;

--V1L101 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~988
V1L101 = CARRY(V1_init_timer[14] & !V1L98);


--V1L103 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]~989
V1L103 = V1_init_timer[15] $ V1L101;


--U1_command_delay[1] is Sdram_Control_4Port:u6|command:command1|command_delay[1]
U1_command_delay[1] = DFFEAS(U1L68, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L67 is Sdram_Control_4Port:u6|command:command1|command_delay~333
U1L67 = !V1_INIT_REQ & (U1L56 # U1_command_delay[1]);


--G1L223 is Sdram_Control_4Port:u6|rRD1_ADDR[8]~1622
G1L223 = G1_rRD1_ADDR[8] $ VCC;

--G1L224 is Sdram_Control_4Port:u6|rRD1_ADDR[8]~1623
G1L224 = CARRY(G1_rRD1_ADDR[8]);


--G1L226 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1624
G1L226 = C1_oRST_0 & !G1_rRD1_ADDR[19] & !G1_rRD1_ADDR[22] & !G1_rRD1_ADDR[20];


--G1L227 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1625
G1L227 = G1_rRD1_ADDR[11] # G1_rRD1_ADDR[8] & G1_rRD1_ADDR[9] & G1_rRD1_ADDR[10];


--G1L228 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1626
G1L228 = G1_rRD1_ADDR[15] & (G1_rRD1_ADDR[13] # G1_rRD1_ADDR[12] & G1L227);


--G1L229 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1627
G1L229 = !G1_rRD1_ADDR[16] & !G1_rRD1_ADDR[17] & (!G1L228 # !G1_rRD1_ADDR[14]);


--G1L230 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1628
G1L230 = G1_rRD1_ADDR[21] # !G1L229 & G1_rRD1_ADDR[18] # !G1L226;


--G1L231 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1629
G1L231 = G1_RD_MASK[0] & G1_mRD_DONE # !C1_oRST_0;


--G1L275 is Sdram_Control_4Port:u6|rRD2_ADDR[8]~1620
G1L275 = G1_rRD2_ADDR[8] $ VCC;

--G1L276 is Sdram_Control_4Port:u6|rRD2_ADDR[8]~1621
G1L276 = CARRY(G1_rRD2_ADDR[8]);


--G1L281 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1622
G1L281 = C1_oRST_0 & !G1_rRD2_ADDR[22] & !G1_rRD2_ADDR[20] & !G1_rRD2_ADDR[21];


--G1L32 is Sdram_Control_4Port:u6|LessThan~1079
G1L32 = !G1_rRD2_ADDR[11] & (!G1_rRD2_ADDR[10] # !G1_rRD2_ADDR[9] # !G1_rRD2_ADDR[8]);


--G1L282 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1623
G1L282 = G1_rRD2_ADDR[16] & (G1_rRD2_ADDR[13] # !G1L32 & G1_rRD2_ADDR[12]);


--G1L283 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1624
G1L283 = G1_rRD2_ADDR[18] # G1_rRD2_ADDR[14] & G1_rRD2_ADDR[15] & G1L282;


--G1L284 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1625
G1L284 = G1_rRD2_ADDR[19] & (G1_rRD2_ADDR[17] # G1L283) # !G1L281;


--G1L285 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1626
G1L285 = G1_mRD_DONE & G1_RD_MASK[1] # !C1_oRST_0;


--G1L326 is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1100
G1L326 = G1_rWR1_ADDR[8] $ VCC;

--G1L327 is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1101
G1L327 = CARRY(G1_rWR1_ADDR[8]);


--G1L328 is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1102
G1L328 = C1_oRST_0 & !G1_rWR1_ADDR[22] & !G1_rWR1_ADDR[20] & !G1_rWR1_ADDR[21];


--G1L33 is Sdram_Control_4Port:u6|LessThan~1080
G1L33 = !G1_rWR1_ADDR[11] # !G1_rWR1_ADDR[10] # !G1_rWR1_ADDR[9] # !G1_rWR1_ADDR[8];


--G1L34 is Sdram_Control_4Port:u6|LessThan~1081
G1L34 = !G1_rWR1_ADDR[15] # !G1_rWR1_ADDR[14] # !G1_rWR1_ADDR[13] # !G1_rWR1_ADDR[12];


--G1L329 is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1103
G1L329 = G1_rWR1_ADDR[18] # !G1L33 & !G1L34 & G1_rWR1_ADDR[16];


--G1L330 is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1104
G1L330 = G1_rWR1_ADDR[19] & (G1_rWR1_ADDR[17] # G1L329) # !G1L328;


--G1L331 is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1105
G1L331 = G1_mWR & G1_mWR_DONE # !C1_oRST_0;


--G1L102 is Sdram_Control_4Port:u6|Select~184
G1L102 = !G1L24 & (G1_ST[1] # !G1L18 # !G1_ST[0]);


--G1L9 is Sdram_Control_4Port:u6|CMD[1]~690
G1L9 = G1L79 & (V1_CMD_ACK & G1L22) # !G1L79 & (G1L23 # V1_CMD_ACK & G1L22);


--G1L103 is Sdram_Control_4Port:u6|Select~185
G1L103 = G1L24 & (G1_ST[1] # !G1L18 # !G1_ST[0]);


--U1_rp_shift[1] is Sdram_Control_4Port:u6|command:command1|rp_shift[1]
U1_rp_shift[1] = DFFEAS(U1L104, NB1__clk0,  ,  , U1L97,  ,  ,  ,  );


--U1L103 is Sdram_Control_4Port:u6|command:command1|rp_shift~725
U1L103 = !V1_INIT_REQ & (U1_rp_shift[1] # U1_command_done & !U1_command_delay[0]);


--U1L48 is Sdram_Control_4Port:u6|command:command1|always0~9
U1L48 = U1L51 & V1_READA & !U1_do_reada & !V1_REF_REQ;


--U1L88 is Sdram_Control_4Port:u6|command:command1|ex_read~107
U1L88 = U1L48 & (!U1L96 # !G1_PM_STOP) # !U1L48 & U1_ex_read & (!U1L96 # !G1_PM_STOP);


--U1L90 is Sdram_Control_4Port:u6|command:command1|ex_write~107
U1L90 = U1L49 & (!U1L96 # !G1_PM_STOP) # !U1L49 & U1_ex_write & (!U1L96 # !G1_PM_STOP);


--V1L107 is Sdram_Control_4Port:u6|control_interface:control1|timer[0]~251
V1L107 = V1_timer[0] $ VCC;

--V1L108 is Sdram_Control_4Port:u6|control_interface:control1|timer[0]~252
V1L108 = CARRY(V1_timer[0]);


--V1L33 is Sdram_Control_4Port:u6|control_interface:control1|REF_REQ~23
V1L33 = V1_INIT_REQ # U1_REF_ACK;


--V1L110 is Sdram_Control_4Port:u6|control_interface:control1|timer[1]~253
V1L110 = V1_timer[1] & V1L108 & VCC # !V1_timer[1] & !V1L108;

--V1L111 is Sdram_Control_4Port:u6|control_interface:control1|timer[1]~254
V1L111 = CARRY(!V1_timer[1] & !V1L108);


--V1L113 is Sdram_Control_4Port:u6|control_interface:control1|timer[2]~255
V1L113 = V1_timer[2] & (GND # !V1L111) # !V1_timer[2] & (V1L111 $ GND);

--V1L114 is Sdram_Control_4Port:u6|control_interface:control1|timer[2]~256
V1L114 = CARRY(V1_timer[2] # !V1L111);


--V1L116 is Sdram_Control_4Port:u6|control_interface:control1|timer[3]~257
V1L116 = V1_timer[3] & V1L114 & VCC # !V1_timer[3] & !V1L114;

--V1L117 is Sdram_Control_4Port:u6|control_interface:control1|timer[3]~258
V1L117 = CARRY(!V1_timer[3] & !V1L114);


--V1L119 is Sdram_Control_4Port:u6|control_interface:control1|timer[4]~259
V1L119 = V1_timer[4] & (GND # !V1L117) # !V1_timer[4] & (V1L117 $ GND);

--V1L120 is Sdram_Control_4Port:u6|control_interface:control1|timer[4]~260
V1L120 = CARRY(V1_timer[4] # !V1L117);


--V1L122 is Sdram_Control_4Port:u6|control_interface:control1|timer[5]~261
V1L122 = V1_timer[5] & V1L120 & VCC # !V1_timer[5] & !V1L120;

--V1L123 is Sdram_Control_4Port:u6|control_interface:control1|timer[5]~262
V1L123 = CARRY(!V1_timer[5] & !V1L120);


--V1L125 is Sdram_Control_4Port:u6|control_interface:control1|timer[6]~263
V1L125 = V1_timer[6] & (GND # !V1L123) # !V1_timer[6] & (V1L123 $ GND);

--V1L126 is Sdram_Control_4Port:u6|control_interface:control1|timer[6]~264
V1L126 = CARRY(V1_timer[6] # !V1L123);


--V1L128 is Sdram_Control_4Port:u6|control_interface:control1|timer[7]~265
V1L128 = V1_timer[7] & V1L126 & VCC # !V1_timer[7] & !V1L126;

--V1L129 is Sdram_Control_4Port:u6|control_interface:control1|timer[7]~266
V1L129 = CARRY(!V1_timer[7] & !V1L126);


--V1L131 is Sdram_Control_4Port:u6|control_interface:control1|timer[8]~267
V1L131 = V1_timer[8] & (GND # !V1L129) # !V1_timer[8] & (V1L129 $ GND);

--V1L132 is Sdram_Control_4Port:u6|control_interface:control1|timer[8]~268
V1L132 = CARRY(V1_timer[8] # !V1L129);


--V1L134 is Sdram_Control_4Port:u6|control_interface:control1|timer[9]~269
V1L134 = V1_timer[9] & V1L132 & VCC # !V1_timer[9] & !V1L132;

--V1L135 is Sdram_Control_4Port:u6|control_interface:control1|timer[9]~270
V1L135 = CARRY(!V1_timer[9] & !V1L132);


--V1L137 is Sdram_Control_4Port:u6|control_interface:control1|timer[10]~271
V1L137 = V1_timer[10] & (GND # !V1L135) # !V1_timer[10] & (V1L135 $ GND);

--V1L138 is Sdram_Control_4Port:u6|control_interface:control1|timer[10]~272
V1L138 = CARRY(V1_timer[10] # !V1L135);


--V1L140 is Sdram_Control_4Port:u6|control_interface:control1|timer[11]~273
V1L140 = V1_timer[11] & V1L138 & VCC # !V1_timer[11] & !V1L138;

--V1L141 is Sdram_Control_4Port:u6|control_interface:control1|timer[11]~274
V1L141 = CARRY(!V1_timer[11] & !V1L138);


--V1L143 is Sdram_Control_4Port:u6|control_interface:control1|timer[12]~275
V1L143 = V1_timer[12] & (GND # !V1L141) # !V1_timer[12] & (V1L141 $ GND);

--V1L144 is Sdram_Control_4Port:u6|control_interface:control1|timer[12]~276
V1L144 = CARRY(V1_timer[12] # !V1L141);


--V1L146 is Sdram_Control_4Port:u6|control_interface:control1|timer[13]~277
V1L146 = V1_timer[13] & V1L144 & VCC # !V1_timer[13] & !V1L144;

--V1L147 is Sdram_Control_4Port:u6|control_interface:control1|timer[13]~278
V1L147 = CARRY(!V1_timer[13] & !V1L144);


--V1L149 is Sdram_Control_4Port:u6|control_interface:control1|timer[14]~279
V1L149 = V1_timer[14] & (GND # !V1L147) # !V1_timer[14] & (V1L147 $ GND);

--V1L150 is Sdram_Control_4Port:u6|control_interface:control1|timer[14]~280
V1L150 = CARRY(V1_timer[14] # !V1L147);


--V1L152 is Sdram_Control_4Port:u6|control_interface:control1|timer[15]~281
V1L152 = V1_timer[15] $ !V1L150;


--U1L18 is Sdram_Control_4Port:u6|command:command1|REF_ACK~55
U1L18 = U1_do_refresh & (V1_REF_REQ # U1L56 & U1_REF_ACK) # !U1_do_refresh & U1L56 & U1_REF_ACK;


--G1L232 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1630
G1L232 = G1_rRD1_ADDR[9] & !G1L224 # !G1_rRD1_ADDR[9] & (G1L224 # GND);

--G1L233 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1631
G1L233 = CARRY(!G1L224 # !G1_rRD1_ADDR[9]);


--G1L278 is Sdram_Control_4Port:u6|rRD2_ADDR[9]~1627
G1L278 = G1_rRD2_ADDR[9] & !G1L276 # !G1_rRD2_ADDR[9] & (G1L276 # GND);

--G1L279 is Sdram_Control_4Port:u6|rRD2_ADDR[9]~1628
G1L279 = CARRY(!G1L276 # !G1_rRD2_ADDR[9]);


--G1L333 is Sdram_Control_4Port:u6|rWR1_ADDR[9]~1106
G1L333 = G1_rWR1_ADDR[9] & !G1L327 # !G1_rWR1_ADDR[9] & (G1L327 # GND);

--G1L334 is Sdram_Control_4Port:u6|rWR1_ADDR[9]~1107
G1L334 = CARRY(!G1L327 # !G1_rWR1_ADDR[9]);


--G1L235 is Sdram_Control_4Port:u6|rRD1_ADDR[10]~1632
G1L235 = G1_rRD1_ADDR[10] & (G1L233 $ GND) # !G1_rRD1_ADDR[10] & !G1L233 & VCC;

--G1L236 is Sdram_Control_4Port:u6|rRD1_ADDR[10]~1633
G1L236 = CARRY(G1_rRD1_ADDR[10] & !G1L233);


--G1L286 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1629
G1L286 = G1_rRD2_ADDR[10] & (G1L279 $ GND) # !G1_rRD2_ADDR[10] & !G1L279 & VCC;

--G1L287 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1630
G1L287 = CARRY(G1_rRD2_ADDR[10] & !G1L279);


--G1L336 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1108
G1L336 = G1_rWR1_ADDR[10] & (G1L334 $ GND) # !G1_rWR1_ADDR[10] & !G1L334 & VCC;

--G1L337 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1109
G1L337 = CARRY(G1_rWR1_ADDR[10] & !G1L334);


--G1L238 is Sdram_Control_4Port:u6|rRD1_ADDR[11]~1634
G1L238 = G1_rRD1_ADDR[11] & !G1L236 # !G1_rRD1_ADDR[11] & (G1L236 # GND);

--G1L239 is Sdram_Control_4Port:u6|rRD1_ADDR[11]~1635
G1L239 = CARRY(!G1L236 # !G1_rRD1_ADDR[11]);


--G1L289 is Sdram_Control_4Port:u6|rRD2_ADDR[11]~1631
G1L289 = G1_rRD2_ADDR[11] & !G1L287 # !G1_rRD2_ADDR[11] & (G1L287 # GND);

--G1L290 is Sdram_Control_4Port:u6|rRD2_ADDR[11]~1632
G1L290 = CARRY(!G1L287 # !G1_rRD2_ADDR[11]);


--G1L339 is Sdram_Control_4Port:u6|rWR1_ADDR[11]~1110
G1L339 = G1_rWR1_ADDR[11] & !G1L337 # !G1_rWR1_ADDR[11] & (G1L337 # GND);

--G1L340 is Sdram_Control_4Port:u6|rWR1_ADDR[11]~1111
G1L340 = CARRY(!G1L337 # !G1_rWR1_ADDR[11]);


--G1L241 is Sdram_Control_4Port:u6|rRD1_ADDR[12]~1636
G1L241 = G1_rRD1_ADDR[12] & (G1L239 $ GND) # !G1_rRD1_ADDR[12] & !G1L239 & VCC;

--G1L242 is Sdram_Control_4Port:u6|rRD1_ADDR[12]~1637
G1L242 = CARRY(G1_rRD1_ADDR[12] & !G1L239);


--G1L292 is Sdram_Control_4Port:u6|rRD2_ADDR[12]~1633
G1L292 = G1_rRD2_ADDR[12] & (G1L290 $ GND) # !G1_rRD2_ADDR[12] & !G1L290 & VCC;

--G1L293 is Sdram_Control_4Port:u6|rRD2_ADDR[12]~1634
G1L293 = CARRY(G1_rRD2_ADDR[12] & !G1L290);


--G1L342 is Sdram_Control_4Port:u6|rWR1_ADDR[12]~1112
G1L342 = G1_rWR1_ADDR[12] & (G1L340 $ GND) # !G1_rWR1_ADDR[12] & !G1L340 & VCC;

--G1L343 is Sdram_Control_4Port:u6|rWR1_ADDR[12]~1113
G1L343 = CARRY(G1_rWR1_ADDR[12] & !G1L340);


--G1L244 is Sdram_Control_4Port:u6|rRD1_ADDR[13]~1638
G1L244 = G1_rRD1_ADDR[13] & !G1L242 # !G1_rRD1_ADDR[13] & (G1L242 # GND);

--G1L245 is Sdram_Control_4Port:u6|rRD1_ADDR[13]~1639
G1L245 = CARRY(!G1L242 # !G1_rRD1_ADDR[13]);


--G1L295 is Sdram_Control_4Port:u6|rRD2_ADDR[13]~1635
G1L295 = G1_rRD2_ADDR[13] & !G1L293 # !G1_rRD2_ADDR[13] & (G1L293 # GND);

--G1L296 is Sdram_Control_4Port:u6|rRD2_ADDR[13]~1636
G1L296 = CARRY(!G1L293 # !G1_rRD2_ADDR[13]);


--G1L345 is Sdram_Control_4Port:u6|rWR1_ADDR[13]~1114
G1L345 = G1_rWR1_ADDR[13] & !G1L343 # !G1_rWR1_ADDR[13] & (G1L343 # GND);

--G1L346 is Sdram_Control_4Port:u6|rWR1_ADDR[13]~1115
G1L346 = CARRY(!G1L343 # !G1_rWR1_ADDR[13]);


--G1L247 is Sdram_Control_4Port:u6|rRD1_ADDR[14]~1640
G1L247 = G1_rRD1_ADDR[14] & (G1L245 $ GND) # !G1_rRD1_ADDR[14] & !G1L245 & VCC;

--G1L248 is Sdram_Control_4Port:u6|rRD1_ADDR[14]~1641
G1L248 = CARRY(G1_rRD1_ADDR[14] & !G1L245);


--G1L298 is Sdram_Control_4Port:u6|rRD2_ADDR[14]~1637
G1L298 = G1_rRD2_ADDR[14] & (G1L296 $ GND) # !G1_rRD2_ADDR[14] & !G1L296 & VCC;

--G1L299 is Sdram_Control_4Port:u6|rRD2_ADDR[14]~1638
G1L299 = CARRY(G1_rRD2_ADDR[14] & !G1L296);


--G1L348 is Sdram_Control_4Port:u6|rWR1_ADDR[14]~1116
G1L348 = G1_rWR1_ADDR[14] & (G1L346 $ GND) # !G1_rWR1_ADDR[14] & !G1L346 & VCC;

--G1L349 is Sdram_Control_4Port:u6|rWR1_ADDR[14]~1117
G1L349 = CARRY(G1_rWR1_ADDR[14] & !G1L346);


--G1L250 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1642
G1L250 = G1_rRD1_ADDR[15] & !G1L248 # !G1_rRD1_ADDR[15] & (G1L248 # GND);

--G1L251 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1643
G1L251 = CARRY(!G1L248 # !G1_rRD1_ADDR[15]);


--G1L301 is Sdram_Control_4Port:u6|rRD2_ADDR[15]~1639
G1L301 = G1_rRD2_ADDR[15] & !G1L299 # !G1_rRD2_ADDR[15] & (G1L299 # GND);

--G1L302 is Sdram_Control_4Port:u6|rRD2_ADDR[15]~1640
G1L302 = CARRY(!G1L299 # !G1_rRD2_ADDR[15]);


--G1L351 is Sdram_Control_4Port:u6|rWR1_ADDR[15]~1118
G1L351 = G1_rWR1_ADDR[15] & !G1L349 # !G1_rWR1_ADDR[15] & (G1L349 # GND);

--G1L352 is Sdram_Control_4Port:u6|rWR1_ADDR[15]~1119
G1L352 = CARRY(!G1L349 # !G1_rWR1_ADDR[15]);


--G1L253 is Sdram_Control_4Port:u6|rRD1_ADDR[16]~1644
G1L253 = G1_rRD1_ADDR[16] & (G1L251 $ GND) # !G1_rRD1_ADDR[16] & !G1L251 & VCC;

--G1L254 is Sdram_Control_4Port:u6|rRD1_ADDR[16]~1645
G1L254 = CARRY(G1_rRD1_ADDR[16] & !G1L251);


--G1L304 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1641
G1L304 = G1_rRD2_ADDR[16] & (G1L302 $ GND) # !G1_rRD2_ADDR[16] & !G1L302 & VCC;

--G1L305 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1642
G1L305 = CARRY(G1_rRD2_ADDR[16] & !G1L302);


--G1L354 is Sdram_Control_4Port:u6|rWR1_ADDR[16]~1120
G1L354 = G1_rWR1_ADDR[16] & (G1L352 $ GND) # !G1_rWR1_ADDR[16] & !G1L352 & VCC;

--G1L355 is Sdram_Control_4Port:u6|rWR1_ADDR[16]~1121
G1L355 = CARRY(G1_rWR1_ADDR[16] & !G1L352);


--G1L256 is Sdram_Control_4Port:u6|rRD1_ADDR[17]~1646
G1L256 = G1_rRD1_ADDR[17] & !G1L254 # !G1_rRD1_ADDR[17] & (G1L254 # GND);

--G1L257 is Sdram_Control_4Port:u6|rRD1_ADDR[17]~1647
G1L257 = CARRY(!G1L254 # !G1_rRD1_ADDR[17]);


--G1L307 is Sdram_Control_4Port:u6|rRD2_ADDR[17]~1643
G1L307 = G1_rRD2_ADDR[17] & !G1L305 # !G1_rRD2_ADDR[17] & (G1L305 # GND);

--G1L308 is Sdram_Control_4Port:u6|rRD2_ADDR[17]~1644
G1L308 = CARRY(!G1L305 # !G1_rRD2_ADDR[17]);


--G1L357 is Sdram_Control_4Port:u6|rWR1_ADDR[17]~1122
G1L357 = G1_rWR1_ADDR[17] & !G1L355 # !G1_rWR1_ADDR[17] & (G1L355 # GND);

--G1L358 is Sdram_Control_4Port:u6|rWR1_ADDR[17]~1123
G1L358 = CARRY(!G1L355 # !G1_rWR1_ADDR[17]);


--G1L259 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1648
G1L259 = G1_rRD1_ADDR[18] & (G1L257 $ GND) # !G1_rRD1_ADDR[18] & !G1L257 & VCC;

--G1L260 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1649
G1L260 = CARRY(G1_rRD1_ADDR[18] & !G1L257);


--G1L310 is Sdram_Control_4Port:u6|rRD2_ADDR[18]~1645
G1L310 = G1_rRD2_ADDR[18] & (G1L308 $ GND) # !G1_rRD2_ADDR[18] & !G1L308 & VCC;

--G1L311 is Sdram_Control_4Port:u6|rRD2_ADDR[18]~1646
G1L311 = CARRY(G1_rRD2_ADDR[18] & !G1L308);


--G1L360 is Sdram_Control_4Port:u6|rWR1_ADDR[18]~1124
G1L360 = G1_rWR1_ADDR[18] & (G1L358 $ GND) # !G1_rWR1_ADDR[18] & !G1L358 & VCC;

--G1L361 is Sdram_Control_4Port:u6|rWR1_ADDR[18]~1125
G1L361 = CARRY(G1_rWR1_ADDR[18] & !G1L358);


--G1L262 is Sdram_Control_4Port:u6|rRD1_ADDR[19]~1650
G1L262 = G1_rRD1_ADDR[19] & !G1L260 # !G1_rRD1_ADDR[19] & (G1L260 # GND);

--G1L263 is Sdram_Control_4Port:u6|rRD1_ADDR[19]~1651
G1L263 = CARRY(!G1L260 # !G1_rRD1_ADDR[19]);


--G1L313 is Sdram_Control_4Port:u6|rRD2_ADDR[19]~1647
G1L313 = G1_rRD2_ADDR[19] & !G1L311 # !G1_rRD2_ADDR[19] & (G1L311 # GND);

--G1L314 is Sdram_Control_4Port:u6|rRD2_ADDR[19]~1648
G1L314 = CARRY(!G1L311 # !G1_rRD2_ADDR[19]);


--G1L363 is Sdram_Control_4Port:u6|rWR1_ADDR[19]~1126
G1L363 = G1_rWR1_ADDR[19] & !G1L361 # !G1_rWR1_ADDR[19] & (G1L361 # GND);

--G1L364 is Sdram_Control_4Port:u6|rWR1_ADDR[19]~1127
G1L364 = CARRY(!G1L361 # !G1_rWR1_ADDR[19]);


--G1L265 is Sdram_Control_4Port:u6|rRD1_ADDR[20]~1652
G1L265 = G1_rRD1_ADDR[20] & (G1L263 $ GND) # !G1_rRD1_ADDR[20] & !G1L263 & VCC;

--G1L266 is Sdram_Control_4Port:u6|rRD1_ADDR[20]~1653
G1L266 = CARRY(G1_rRD1_ADDR[20] & !G1L263);


--G1L268 is Sdram_Control_4Port:u6|rRD1_ADDR[21]~1654
G1L268 = G1_rRD1_ADDR[21] & !G1L266 # !G1_rRD1_ADDR[21] & (G1L266 # GND);

--G1L269 is Sdram_Control_4Port:u6|rRD1_ADDR[21]~1655
G1L269 = CARRY(!G1L266 # !G1_rRD1_ADDR[21]);


--G1L271 is Sdram_Control_4Port:u6|rRD1_ADDR[22]~1656
G1L271 = G1_rRD1_ADDR[22] $ !G1L269;


--G1L316 is Sdram_Control_4Port:u6|rRD2_ADDR[20]~1649
G1L316 = G1_rRD2_ADDR[20] & (G1L314 $ GND) # !G1_rRD2_ADDR[20] & !G1L314 & VCC;

--G1L317 is Sdram_Control_4Port:u6|rRD2_ADDR[20]~1650
G1L317 = CARRY(G1_rRD2_ADDR[20] & !G1L314);


--G1L319 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1651
G1L319 = G1_rRD2_ADDR[21] & !G1L317 # !G1_rRD2_ADDR[21] & (G1L317 # GND);

--G1L320 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1652
G1L320 = CARRY(!G1L317 # !G1_rRD2_ADDR[21]);


--G1L322 is Sdram_Control_4Port:u6|rRD2_ADDR[22]~1653
G1L322 = G1_rRD2_ADDR[22] $ !G1L320;


--G1L366 is Sdram_Control_4Port:u6|rWR1_ADDR[20]~1128
G1L366 = G1_rWR1_ADDR[20] & (G1L364 $ GND) # !G1_rWR1_ADDR[20] & !G1L364 & VCC;

--G1L367 is Sdram_Control_4Port:u6|rWR1_ADDR[20]~1129
G1L367 = CARRY(G1_rWR1_ADDR[20] & !G1L364);


--G1L369 is Sdram_Control_4Port:u6|rWR1_ADDR[21]~1130
G1L369 = G1_rWR1_ADDR[21] & !G1L367 # !G1_rWR1_ADDR[21] & (G1L367 # GND);

--G1L370 is Sdram_Control_4Port:u6|rWR1_ADDR[21]~1131
G1L370 = CARRY(!G1L367 # !G1_rWR1_ADDR[21]);


--G1L372 is Sdram_Control_4Port:u6|rWR1_ADDR[22]~1132
G1L372 = G1_rWR1_ADDR[22] $ !G1L370;


--Read_d[2] is Read_d[2]
Read_d[2] = DFFEAS(Read_d[1], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--SB1_counter_comb_bita0 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita0
SB1_counter_comb_bita0 = SB1_safe_q[0] $ VCC;

--SB1L5 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita0~COUT
SB1L5 = CARRY(SB1_safe_q[0]);


--SB1_counter_comb_bita1 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita1
SB1_counter_comb_bita1 = SB1_safe_q[1] & !SB1L5 # !SB1_safe_q[1] & (SB1L5 # GND);

--SB1L7 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita1~COUT
SB1L7 = CARRY(!SB1L5 # !SB1_safe_q[1]);


--SB1_counter_comb_bita2 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita2
SB1_counter_comb_bita2 = SB1_safe_q[2] & (SB1L7 $ GND) # !SB1_safe_q[2] & !SB1L7 & VCC;

--SB1L9 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita2~COUT
SB1L9 = CARRY(SB1_safe_q[2] & !SB1L7);


--SB1_counter_comb_bita3 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita3
SB1_counter_comb_bita3 = SB1_safe_q[3] & !SB1L9 # !SB1_safe_q[3] & (SB1L9 # GND);

--SB1L11 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita3~COUT
SB1L11 = CARRY(!SB1L9 # !SB1_safe_q[3]);


--SB1_counter_comb_bita4 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita4
SB1_counter_comb_bita4 = SB1_safe_q[4] & (SB1L11 $ GND) # !SB1_safe_q[4] & !SB1L11 & VCC;

--SB1L13 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita4~COUT
SB1L13 = CARRY(SB1_safe_q[4] & !SB1L11);


--SB1_counter_comb_bita5 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita5
SB1_counter_comb_bita5 = SB1_safe_q[5] & !SB1L13 # !SB1_safe_q[5] & (SB1L13 # GND);

--SB1L15 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita5~COUT
SB1L15 = CARRY(!SB1L13 # !SB1_safe_q[5]);


--SB1_counter_comb_bita6 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita6
SB1_counter_comb_bita6 = SB1_safe_q[6] & (SB1L15 $ GND) # !SB1_safe_q[6] & !SB1L15 & VCC;

--SB1L17 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita6~COUT
SB1L17 = CARRY(SB1_safe_q[6] & !SB1L15);


--SB1_counter_comb_bita7 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita7
SB1_counter_comb_bita7 = SB1_safe_q[7] & !SB1L17 # !SB1_safe_q[7] & (SB1L17 # GND);

--SB1L19 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita7~COUT
SB1L19 = CARRY(!SB1L17 # !SB1_safe_q[7]);


--SB1_counter_comb_bita8 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita8
SB1_counter_comb_bita8 = SB1_safe_q[8] & (SB1L19 $ GND) # !SB1_safe_q[8] & !SB1L19 & VCC;

--SB1L21 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita8~COUT
SB1L21 = CARRY(SB1_safe_q[8] & !SB1L19);


--SB1_counter_comb_bita9 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita9
SB1_counter_comb_bita9 = SB1_safe_q[9] & !SB1L21 # !SB1_safe_q[9] & (SB1L21 # GND);

--SB1L25 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita9~COUT
SB1L25 = CARRY(!SB1L21 # !SB1_safe_q[9]);


--SB1L23 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|counter_comb_bita9~9
SB1L23 = !SB1L25;


--SB1L1 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|cmpr5_aeb_int~60
SB1L1 = SB1_safe_q[0] & SB1_safe_q[2] & SB1_safe_q[3] & !SB1_safe_q[1];


--SB1L2 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|cmpr5_aeb_int~61
SB1L2 = SB1_safe_q[4] & SB1_safe_q[5] & SB1_safe_q[6] & !SB1_safe_q[7];


--SB1L3 is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|cmpr5_aeb_int~62
SB1L3 = SB1_safe_q[9] & !SB1_safe_q[8];


--SB1_cout_actual is Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|cntr_frc:cntr1|cout_actual
SB1_cout_actual = SB1L23 # SB1L1 & SB1L2 & SB1L3;


--AB4_delayed_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]
AB4_delayed_wrptr_g[7] = DFFEAS(AB4_wrptr_g[7], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4_delayed_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]
AB4_delayed_wrptr_g[2] = DFFEAS(AB4_wrptr_g[2], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4_delayed_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]
AB4_delayed_wrptr_g[0] = DFFEAS(AB4_wrptr_g[0], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4_delayed_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1]
AB4_delayed_wrptr_g[1] = DFFEAS(AB4_wrptr_g[1], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4_delayed_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]
AB4_delayed_wrptr_g[6] = DFFEAS(AB4_wrptr_g[6], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4_delayed_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]
AB4_delayed_wrptr_g[3] = DFFEAS(AB4_wrptr_g[3], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4_delayed_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]
AB4_delayed_wrptr_g[4] = DFFEAS(AB4_wrptr_g[4], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--AB4_delayed_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]
AB4_delayed_wrptr_g[5] = DFFEAS(AB4_wrptr_g[5], NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB4_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff
HB4_parity_ff = DFFEAS(HB4_parity, NB1__clk0, C1_oRST_0,  ,  ,  ,  ,  ,  );


--HB4_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity
HB4_parity = AB4_valid_wrreq & !HB4_parity_ff # !AB4_valid_wrreq & HB4_parity_ff & VCC;

--HB4L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity~COUT
HB4L31 = CARRY(AB4_valid_wrreq & !HB4_parity_ff);


--HB4_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0
HB4_countera0 = AB4_valid_wrreq & (HB4L31 $ (GND # !HB4_counter_ffa[0])) # !AB4_valid_wrreq & (HB4_counter_ffa[0] # GND);

--HB4L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0~COUT
HB4L12 = CARRY(!HB4L31 # !AB4_valid_wrreq);


--HB4_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1
HB4_countera1 = HB4L12 & (HB4_power_modified_counter_values[1] & VCC) # !HB4L12 & (HB4_counter_ffa[0] $ (!HB4_power_modified_counter_values[1] & VCC));

--HB4L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1~COUT
HB4L14 = CARRY(HB4_counter_ffa[0] & !HB4L12);


--HB4_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2
HB4_countera2 = HB4L14 & (HB4_power_modified_counter_values[1] $ (HB4_power_modified_counter_values[2] & VCC)) # !HB4L14 & (HB4_power_modified_counter_values[2] # GND);

--HB4L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2~COUT
HB4L16 = CARRY(HB4_power_modified_counter_values[1] # !HB4L14);


--HB4_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3
HB4_countera3 = HB4L16 & (HB4_power_modified_counter_values[3] & VCC) # !HB4L16 & (HB4_power_modified_counter_values[2] $ (HB4_power_modified_counter_values[3] # GND));

--HB4L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3~COUT
HB4L18 = CARRY(!HB4_power_modified_counter_values[2] & !HB4L16);


--HB4_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4
HB4_countera4 = HB4L18 & (HB4_power_modified_counter_values[3] $ (HB4_power_modified_counter_values[4] & VCC)) # !HB4L18 & (HB4_power_modified_counter_values[4] # GND);

--HB4L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4~COUT
HB4L20 = CARRY(HB4_power_modified_counter_values[3] # !HB4L18);


--HB4_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5
HB4_countera5 = HB4L20 & (HB4_power_modified_counter_values[5] & VCC) # !HB4L20 & (HB4_power_modified_counter_values[4] $ (HB4_power_modified_counter_values[5] # GND));

--HB4L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5~COUT
HB4L22 = CARRY(!HB4_power_modified_counter_values[4] & !HB4L20);


--HB4_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6
HB4_countera6 = HB4L22 & (HB4_power_modified_counter_values[5] $ (HB4_power_modified_counter_values[6] & VCC)) # !HB4L22 & (HB4_power_modified_counter_values[6] # GND);

--HB4L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6~COUT
HB4L24 = CARRY(HB4_power_modified_counter_values[5] # !HB4L22);


--HB4_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7
HB4_countera7 = HB4L24 & (HB4_power_modified_counter_values[7] & VCC) # !HB4L24 & (HB4_power_modified_counter_values[6] $ (HB4_power_modified_counter_values[7] # GND));

--HB4L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7~COUT
HB4L26 = CARRY(!HB4_power_modified_counter_values[6] & !HB4L24);


--HB4_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera8
HB4_countera8 = HB4_power_modified_counter_values[8] $ HB4L26;


--CB4_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff
CB4_parity_ff = DFFEAS(CB4_parity, CCD_MCLK, AB4_rdaclr,  ,  ,  ,  ,  ,  );


--CB4_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity
CB4_parity = AB4_rdcnt_addr_ena & (CB4_parity_ff $ VCC) # !AB4_rdcnt_addr_ena & CB4_parity_ff & VCC;

--CB4L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT
CB4L31 = CARRY(AB4_rdcnt_addr_ena & CB4_parity_ff);


--CB4_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0
CB4_countera0 = AB4_rdcnt_addr_ena & (CB4L31 $ (GND # !CB4_power_modified_counter_values[0])) # !AB4_rdcnt_addr_ena & (CB4_power_modified_counter_values[0] # GND);

--CB4L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT
CB4L12 = CARRY(!CB4L31 # !AB4_rdcnt_addr_ena);


--CB4_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1
CB4_countera1 = CB4L12 & (CB4_power_modified_counter_values[1] & VCC) # !CB4L12 & (CB4_power_modified_counter_values[0] $ (CB4_power_modified_counter_values[1] # GND));

--CB4L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT
CB4L14 = CARRY(!CB4_power_modified_counter_values[0] & !CB4L12);


--CB4_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2
CB4_countera2 = CB4L14 & (CB4_power_modified_counter_values[1] $ (CB4_power_modified_counter_values[2] & VCC)) # !CB4L14 & (CB4_power_modified_counter_values[2] # GND);

--CB4L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT
CB4L16 = CARRY(CB4_power_modified_counter_values[1] # !CB4L14);


--CB4_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3
CB4_countera3 = CB4L16 & (CB4_power_modified_counter_values[3] & VCC) # !CB4L16 & (CB4_power_modified_counter_values[2] $ (CB4_power_modified_counter_values[3] # GND));

--CB4L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT
CB4L18 = CARRY(!CB4_power_modified_counter_values[2] & !CB4L16);


--CB4_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4
CB4_countera4 = CB4L18 & (CB4_power_modified_counter_values[3] $ (CB4_power_modified_counter_values[4] & VCC)) # !CB4L18 & (CB4_power_modified_counter_values[4] # GND);

--CB4L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT
CB4L20 = CARRY(CB4_power_modified_counter_values[3] # !CB4L18);


--CB4_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5
CB4_countera5 = CB4L20 & (CB4_power_modified_counter_values[5] & VCC) # !CB4L20 & (CB4_power_modified_counter_values[4] $ (CB4_power_modified_counter_values[5] # GND));

--CB4L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT
CB4L22 = CARRY(!CB4_power_modified_counter_values[4] & !CB4L20);


--CB4_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6
CB4_countera6 = CB4L22 & (CB4_power_modified_counter_values[5] $ (CB4_power_modified_counter_values[6] & VCC)) # !CB4L22 & (CB4_power_modified_counter_values[6] # GND);

--CB4L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT
CB4L24 = CARRY(CB4_power_modified_counter_values[5] # !CB4L22);


--CB4_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7
CB4_countera7 = CB4L24 & (CB4_power_modified_counter_values[7] & VCC) # !CB4L24 & (CB4_power_modified_counter_values[6] $ (CB4_power_modified_counter_values[7] # GND));

--CB4L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT
CB4L26 = CARRY(!CB4_power_modified_counter_values[6] & !CB4L24);


--CB4_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8
CB4_countera8 = CB4_power_modified_counter_values[8] $ CB4L26;


--D1_oDVAL is CCD_Capture:u3|oDVAL
D1_oDVAL = D1_mCCD_FVAL & D1_mCCD_LVAL;


--S1_safe_q[0] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]
S1_safe_q[0] = DFFEAS(S1_counter_comb_bita0, CCD_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , S1_cout_actual);


--S1_safe_q[1] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]
S1_safe_q[1] = DFFEAS(S1_counter_comb_bita1, CCD_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , S1_cout_actual);


--S1_safe_q[2] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]
S1_safe_q[2] = DFFEAS(S1_counter_comb_bita2, CCD_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , S1_cout_actual);


--S1_safe_q[3] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]
S1_safe_q[3] = DFFEAS(S1_counter_comb_bita3, CCD_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , S1_cout_actual);


--S1_safe_q[4] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]
S1_safe_q[4] = DFFEAS(S1_counter_comb_bita4, CCD_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , S1_cout_actual);


--S1_safe_q[5] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]
S1_safe_q[5] = DFFEAS(S1_counter_comb_bita5, CCD_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , S1_cout_actual);


--S1_safe_q[6] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]
S1_safe_q[6] = DFFEAS(S1_counter_comb_bita6, CCD_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , S1_cout_actual);


--S1_safe_q[7] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]
S1_safe_q[7] = DFFEAS(S1_counter_comb_bita7, CCD_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , S1_cout_actual);


--S1_safe_q[8] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]
S1_safe_q[8] = DFFEAS(S1_counter_comb_bita8, CCD_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , S1_cout_actual);


--S1_safe_q[9] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]
S1_safe_q[9] = DFFEAS(S1_counter_comb_bita9, CCD_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , S1_cout_actual);


--S1_safe_q[10] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]
S1_safe_q[10] = DFFEAS(S1_counter_comb_bita10, CCD_PIXCLK,  ,  , D1_oDVAL, ~GND,  ,  , S1_cout_actual);


--D1_mCCD_DATA[5] is CCD_Capture:u3|mCCD_DATA[5]
D1_mCCD_DATA[5] = DFFEAS(rCCD_DATA[5], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[6] is CCD_Capture:u3|mCCD_DATA[6]
D1_mCCD_DATA[6] = DFFEAS(rCCD_DATA[6], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[7] is CCD_Capture:u3|mCCD_DATA[7]
D1_mCCD_DATA[7] = DFFEAS(rCCD_DATA[7], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[8] is CCD_Capture:u3|mCCD_DATA[8]
D1_mCCD_DATA[8] = DFFEAS(rCCD_DATA[8], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[9] is CCD_Capture:u3|mCCD_DATA[9]
D1_mCCD_DATA[9] = DFFEAS(rCCD_DATA[9], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[4] is CCD_Capture:u3|mCCD_DATA[4]
D1_mCCD_DATA[4] = DFFEAS(rCCD_DATA[4], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[3] is CCD_Capture:u3|mCCD_DATA[3]
D1_mCCD_DATA[3] = DFFEAS(rCCD_DATA[3], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[2] is CCD_Capture:u3|mCCD_DATA[2]
D1_mCCD_DATA[2] = DFFEAS(rCCD_DATA[2], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[1] is CCD_Capture:u3|mCCD_DATA[1]
D1_mCCD_DATA[1] = DFFEAS(rCCD_DATA[1], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[0] is CCD_Capture:u3|mCCD_DATA[0]
D1_mCCD_DATA[0] = DFFEAS(rCCD_DATA[0], CCD_PIXCLK, C1_oRST_1,  ,  ,  ,  ,  ,  );


--J1L92 is I2C_AV_Config:u8|reduce_or~73
J1L92 = !J1_LUT_INDEX[0] & (J1_LUT_INDEX[2] & (!J1_LUT_INDEX[3]) # !J1_LUT_INDEX[2] & (J1_LUT_INDEX[1] # J1_LUT_INDEX[3]));


--J1L85 is I2C_AV_Config:u8|mI2C_DATA[12]~858
J1L85 = KEY[0] & J1L19 & !J1_mSetup_ST.0000;


--J1L1 is I2C_AV_Config:u8|Decoder~136
J1L1 = J1_LUT_INDEX[2] & J1_LUT_INDEX[1] & !J1_LUT_INDEX[3] & !J1_LUT_INDEX[0];


--J1L93 is I2C_AV_Config:u8|reduce_or~74
J1L93 = J1_LUT_INDEX[2] & !J1_LUT_INDEX[0] & (!J1_LUT_INDEX[3]) # !J1_LUT_INDEX[2] & (J1_LUT_INDEX[1] & (!J1_LUT_INDEX[3]) # !J1_LUT_INDEX[1] & J1_LUT_INDEX[0]);


--J1L2 is I2C_AV_Config:u8|Decoder~137
J1L2 = J1_LUT_INDEX[2] & J1_LUT_INDEX[0] & !J1_LUT_INDEX[3] & !J1_LUT_INDEX[1];


--J1L94 is I2C_AV_Config:u8|reduce_or~75
J1L94 = J1_LUT_INDEX[1] & !J1_LUT_INDEX[2] & (J1_LUT_INDEX[0] $ J1_LUT_INDEX[3]) # !J1_LUT_INDEX[1] & !J1_LUT_INDEX[0] & (J1_LUT_INDEX[2] $ J1_LUT_INDEX[3]);


--J1L95 is I2C_AV_Config:u8|reduce_or~76
J1L95 = J1_LUT_INDEX[2] & !J1_LUT_INDEX[3] & (J1_LUT_INDEX[0] # J1_LUT_INDEX[1]) # !J1_LUT_INDEX[2] & !J1_LUT_INDEX[0] & !J1_LUT_INDEX[1] & J1_LUT_INDEX[3];


--J1L96 is I2C_AV_Config:u8|reduce_or~77
J1L96 = J1_LUT_INDEX[0] & J1_LUT_INDEX[1] & (!J1_LUT_INDEX[3]) # !J1_LUT_INDEX[0] & !J1_LUT_INDEX[1] & (J1_LUT_INDEX[2] $ J1_LUT_INDEX[3]);


--J1L97 is I2C_AV_Config:u8|reduce_or~78
J1L97 = !J1_LUT_INDEX[3] & (J1_LUT_INDEX[1] & (!J1_LUT_INDEX[2]) # !J1_LUT_INDEX[1] & (J1_LUT_INDEX[0] # J1_LUT_INDEX[2]));


--J1L98 is I2C_AV_Config:u8|reduce_or~79
J1L98 = !J1_LUT_INDEX[3] & (J1_LUT_INDEX[1] & J1_LUT_INDEX[0] & !J1_LUT_INDEX[2] # !J1_LUT_INDEX[1] & (J1_LUT_INDEX[2]));


--J1L3 is I2C_AV_Config:u8|LUT_DATA~8
J1L3 = !J1_LUT_INDEX[2] & J1_LUT_INDEX[3] & (J1_LUT_INDEX[0] $ J1_LUT_INDEX[1]);


--PB1L13 is I2C_CCD_Config:u7|I2C_Controller:u0|END~124
PB1L13 = PB1L56Q & PB1L44Q & PB1L50Q & PB1L53Q;


--PB1L14 is I2C_CCD_Config:u7|I2C_Controller:u0|END~125
PB1L14 = PB1L47Q & (PB1L13 & (PB1L59Q) # !PB1L13 & PB1_END) # !PB1L47Q & (PB1_END);


--PB1_ACK3 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK3
PB1_ACK3 = DFFEAS(PB1L11, H1_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--PB1_ACK1 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK1
PB1_ACK1 = DFFEAS(PB1L3, H1_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--PB1_ACK2 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2
PB1_ACK2 = DFFEAS(PB1L8, H1_mI2C_CTRL_CLK, KEY[1],  ,  ,  ,  ,  ,  );


--H1L128 is I2C_CCD_Config:u7|mSetup_ST~124
H1L128 = !PB1_ACK3 & !PB1_ACK1 & !PB1_ACK2;


--H1L129 is I2C_CCD_Config:u7|mSetup_ST~125
H1L129 = H1_mSetup_ST.0001 & H1L128 & !PB1_END;


--H1_mSetup_ST.0000 is I2C_CCD_Config:u7|mSetup_ST.0000
H1_mSetup_ST.0000 = DFFEAS(H1L41, H1_mI2C_CTRL_CLK, KEY[1],  , H1L38,  ,  ,  ,  );


--H1L40 is I2C_CCD_Config:u7|Select~136
H1L40 = H1_mSetup_ST.0001 & PB1_END # !H1_mSetup_ST.0000;


--H1L14 is I2C_CCD_Config:u7|LUT_INDEX[0]~821
H1L14 = H1_LUT_INDEX[0] $ VCC;

--H1L15 is I2C_CCD_Config:u7|LUT_INDEX[0]~822
H1L15 = CARRY(H1_LUT_INDEX[0]);


--H1L17 is I2C_CCD_Config:u7|LUT_INDEX[1]~823
H1L17 = H1_LUT_INDEX[1] & !H1L15 # !H1_LUT_INDEX[1] & (H1L15 # GND);

--H1L18 is I2C_CCD_Config:u7|LUT_INDEX[1]~824
H1L18 = CARRY(!H1L15 # !H1_LUT_INDEX[1]);


--H1L20 is I2C_CCD_Config:u7|LUT_INDEX[2]~825
H1L20 = H1_LUT_INDEX[2] & (H1L18 $ GND) # !H1_LUT_INDEX[2] & !H1L18 & VCC;

--H1L21 is I2C_CCD_Config:u7|LUT_INDEX[2]~826
H1L21 = CARRY(H1_LUT_INDEX[2] & !H1L18);


--H1L29 is I2C_CCD_Config:u7|LUT_INDEX[5]~0
H1L29 = H1_mSetup_ST.0010 & H1L38;


--H1L23 is I2C_CCD_Config:u7|LUT_INDEX[3]~827
H1L23 = H1_LUT_INDEX[3] & !H1L21 # !H1_LUT_INDEX[3] & (H1L21 # GND);

--H1L24 is I2C_CCD_Config:u7|LUT_INDEX[3]~828
H1L24 = CARRY(!H1L21 # !H1_LUT_INDEX[3]);


--H1L26 is I2C_CCD_Config:u7|LUT_INDEX[4]~829
H1L26 = H1_LUT_INDEX[4] & (H1L24 $ GND) # !H1_LUT_INDEX[4] & !H1L24 & VCC;

--H1L27 is I2C_CCD_Config:u7|LUT_INDEX[4]~830
H1L27 = CARRY(H1_LUT_INDEX[4] & !H1L24);


--H1L30 is I2C_CCD_Config:u7|LUT_INDEX[5]~831
H1L30 = H1_LUT_INDEX[5] $ H1L27;


--H1L8 is I2C_CCD_Config:u7|LUT_DATA[6]~1513
H1L8 = H1_LUT_INDEX[3] & !H1_LUT_INDEX[4] & !H1_LUT_INDEX[2];


--H1L97 is I2C_CCD_Config:u7|mI2C_DATA[0]~969
H1L97 = H1_LUT_INDEX[4] # H1_LUT_INDEX[1] # H1_LUT_INDEX[3] # !H1_LUT_INDEX[2];


--H1L104 is I2C_CCD_Config:u7|mI2C_DATA[2]~906
H1L104 = H1L97 & (H1L8) # !H1L97 & SW[2];


--H1L98 is I2C_CCD_Config:u7|mI2C_DATA[0]~970
H1L98 = H1_LUT_INDEX[4] # H1_LUT_INDEX[2] # H1_LUT_INDEX[3] # !H1_LUT_INDEX[1];


--H1L99 is I2C_CCD_Config:u7|mI2C_DATA[0]~971
H1L99 = H1_LUT_INDEX[5] # H1_LUT_INDEX[0] & H1L98;


--H1L123 is I2C_CCD_Config:u7|mI2C_DATA[15]~972
H1L123 = KEY[1] & H1L38 & !H1_mSetup_ST.0000;


--H1L130 is I2C_CCD_Config:u7|reduce_or~162
H1L130 = H1_LUT_INDEX[1] & (!H1_LUT_INDEX[2] & !H1_LUT_INDEX[3] # !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[1] & (H1_LUT_INDEX[2] # H1_LUT_INDEX[3]);


--H1L131 is I2C_CCD_Config:u7|reduce_or~163
H1L131 = H1_LUT_INDEX[4] & (H1L37 & !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[4] & H1L130;


--H1L132 is I2C_CCD_Config:u7|reduce_or~164
H1L132 = H1_LUT_INDEX[0] & (H1_LUT_INDEX[1] & (H1_LUT_INDEX[3]) # !H1_LUT_INDEX[1] & H1_LUT_INDEX[2] & !H1_LUT_INDEX[3]);


--H1L101 is I2C_CCD_Config:u7|mI2C_DATA[1]~907
H1L101 = H1L97 & (H1L8) # !H1L97 & SW[1];


--H1L9 is I2C_CCD_Config:u7|LUT_DATA[7]~1514
H1L9 = H1_LUT_INDEX[3] # H1_LUT_INDEX[2] & (SW[7] # H1_LUT_INDEX[1]);


--H1L10 is I2C_CCD_Config:u7|LUT_DATA[7]~1515
H1L10 = H1_LUT_INDEX[0] & SW[15] # !H1_LUT_INDEX[0] & (H1L9 & !H1_LUT_INDEX[4]);


--H1L1 is I2C_CCD_Config:u7|LUT_DATA[0]~1516
H1L1 = !H1_LUT_INDEX[2] & (H1_LUT_INDEX[4] $ (H1_LUT_INDEX[1] # H1_LUT_INDEX[3]));


--H1L95 is I2C_CCD_Config:u7|mI2C_DATA[0]~908
H1L95 = H1L97 & (H1L1) # !H1L97 & SW[0];


--H1L4 is I2C_CCD_Config:u7|LUT_DATA[4]~1517
H1L4 = H1_LUT_INDEX[2] & !H1_LUT_INDEX[4] & (!H1_LUT_INDEX[3] # !H1_LUT_INDEX[1]) # !H1_LUT_INDEX[2] & !H1_LUT_INDEX[1] & !H1_LUT_INDEX[3] & H1_LUT_INDEX[4];


--H1L110 is I2C_CCD_Config:u7|mI2C_DATA[4]~909
H1L110 = H1L97 & (H1L4) # !H1L97 & SW[4];


--H1L133 is I2C_CCD_Config:u7|reduce_or~165
H1L133 = H1_LUT_INDEX[0] & (H1_LUT_INDEX[3] # H1_LUT_INDEX[1] & H1_LUT_INDEX[2]);


--H1L134 is I2C_CCD_Config:u7|reduce_or~166
H1L134 = H1_LUT_INDEX[0] & (H1_LUT_INDEX[2] & (!H1_LUT_INDEX[3]) # !H1_LUT_INDEX[2] & (H1_LUT_INDEX[1] # H1_LUT_INDEX[3]));


--H1L2 is I2C_CCD_Config:u7|LUT_DATA[3]~1518
H1L2 = !H1_LUT_INDEX[1] & (H1_LUT_INDEX[4] & (!H1_LUT_INDEX[2]) # !H1_LUT_INDEX[4] & SW[3] & H1_LUT_INDEX[2]);


--H1L3 is I2C_CCD_Config:u7|LUT_DATA[3]~1519
H1L3 = !H1_LUT_INDEX[4] & (H1_LUT_INDEX[1] # !H1_LUT_INDEX[2]);


--H1L107 is I2C_CCD_Config:u7|mI2C_DATA[3]~910
H1L107 = H1_LUT_INDEX[3] & (H1L3) # !H1_LUT_INDEX[3] & H1L2;


--H1L114 is I2C_CCD_Config:u7|mI2C_DATA[6]~911
H1L114 = H1L97 & (H1L8) # !H1L97 & SW[6];


--H1L5 is I2C_CCD_Config:u7|LUT_DATA[5]~1520
H1L5 = H1_LUT_INDEX[1] & (!H1_LUT_INDEX[3]) # !H1_LUT_INDEX[1] & (SW[5] # H1_LUT_INDEX[3]);


--H1L6 is I2C_CCD_Config:u7|LUT_DATA[5]~1521
H1L6 = H1_LUT_INDEX[2] & H1L5 & !H1_LUT_INDEX[4] & !H1_LUT_INDEX[0];


--H1L7 is I2C_CCD_Config:u7|LUT_DATA[5]~1522
H1L7 = !H1L99 & (H1L6 # SW[13] & H1_LUT_INDEX[0]);


--H1L135 is I2C_CCD_Config:u7|reduce_or~167
H1L135 = H1_LUT_INDEX[4] $ (H1_LUT_INDEX[1] # H1_LUT_INDEX[2] # H1_LUT_INDEX[3]);


--H1L136 is I2C_CCD_Config:u7|reduce_or~168
H1L136 = H1_LUT_INDEX[2] & (!H1_LUT_INDEX[3] # !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[2] & (H1_LUT_INDEX[3] # H1_LUT_INDEX[0] $ H1_LUT_INDEX[1]);


--H1L137 is I2C_CCD_Config:u7|reduce_or~169
H1L137 = H1_LUT_INDEX[4] & (H1L37 & !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[4] & H1L136;


--U1_command_delay[2] is Sdram_Control_4Port:u6|command:command1|command_delay[2]
U1_command_delay[2] = DFFEAS(U1L69, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L68 is Sdram_Control_4Port:u6|command:command1|command_delay~334
U1L68 = !V1_INIT_REQ & (U1L56 # U1_command_delay[2]);


--U1_rp_shift[2] is Sdram_Control_4Port:u6|command:command1|rp_shift[2]
U1_rp_shift[2] = DFFEAS(U1L105, NB1__clk0,  ,  , U1L97,  ,  ,  ,  );


--U1L104 is Sdram_Control_4Port:u6|command:command1|rp_shift~726
U1L104 = !V1_INIT_REQ & (U1_rp_shift[2] # U1_command_done & !U1_command_delay[0]);


--Read_d[1] is Read_d[1]
Read_d[1] = DFFEAS(Read_d[0], CCD_MCLK,  ,  ,  ,  ,  ,  ,  );


--S1_counter_comb_bita0 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita0
S1_counter_comb_bita0 = S1_safe_q[0] $ VCC;

--S1L5 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita0~COUT
S1L5 = CARRY(S1_safe_q[0]);


--S1_counter_comb_bita1 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita1
S1_counter_comb_bita1 = S1_safe_q[1] & !S1L5 # !S1_safe_q[1] & (S1L5 # GND);

--S1L7 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita1~COUT
S1L7 = CARRY(!S1L5 # !S1_safe_q[1]);


--S1_counter_comb_bita2 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita2
S1_counter_comb_bita2 = S1_safe_q[2] & (S1L7 $ GND) # !S1_safe_q[2] & !S1L7 & VCC;

--S1L9 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita2~COUT
S1L9 = CARRY(S1_safe_q[2] & !S1L7);


--S1_counter_comb_bita3 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita3
S1_counter_comb_bita3 = S1_safe_q[3] & !S1L9 # !S1_safe_q[3] & (S1L9 # GND);

--S1L11 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita3~COUT
S1L11 = CARRY(!S1L9 # !S1_safe_q[3]);


--S1_counter_comb_bita4 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita4
S1_counter_comb_bita4 = S1_safe_q[4] & (S1L11 $ GND) # !S1_safe_q[4] & !S1L11 & VCC;

--S1L13 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita4~COUT
S1L13 = CARRY(S1_safe_q[4] & !S1L11);


--S1_counter_comb_bita5 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita5
S1_counter_comb_bita5 = S1_safe_q[5] & !S1L13 # !S1_safe_q[5] & (S1L13 # GND);

--S1L15 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita5~COUT
S1L15 = CARRY(!S1L13 # !S1_safe_q[5]);


--S1_counter_comb_bita6 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita6
S1_counter_comb_bita6 = S1_safe_q[6] & (S1L15 $ GND) # !S1_safe_q[6] & !S1L15 & VCC;

--S1L17 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita6~COUT
S1L17 = CARRY(S1_safe_q[6] & !S1L15);


--S1_counter_comb_bita7 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita7
S1_counter_comb_bita7 = S1_safe_q[7] & !S1L17 # !S1_safe_q[7] & (S1L17 # GND);

--S1L19 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita7~COUT
S1L19 = CARRY(!S1L17 # !S1_safe_q[7]);


--S1_counter_comb_bita8 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita8
S1_counter_comb_bita8 = S1_safe_q[8] & (S1L19 $ GND) # !S1_safe_q[8] & !S1L19 & VCC;

--S1L21 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita8~COUT
S1L21 = CARRY(S1_safe_q[8] & !S1L19);


--S1_counter_comb_bita9 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita9
S1_counter_comb_bita9 = S1_safe_q[9] & !S1L21 # !S1_safe_q[9] & (S1L21 # GND);

--S1L23 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita9~COUT
S1L23 = CARRY(!S1L21 # !S1_safe_q[9]);


--S1_counter_comb_bita10 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10
S1_counter_comb_bita10 = S1_safe_q[10] & (S1L23 $ GND) # !S1_safe_q[10] & !S1L23 & VCC;

--S1L27 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10~COUT
S1L27 = CARRY(S1_safe_q[10] & !S1L23);


--S1L25 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10~9
S1L25 = S1L27;


--S1L1 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~68
S1L1 = S1_safe_q[0] & S1_safe_q[2] & S1_safe_q[3] & !S1_safe_q[1];


--S1L2 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~69
S1L2 = S1_safe_q[4] & S1_safe_q[5] & S1_safe_q[6] & S1_safe_q[7];


--S1L3 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~70
S1L3 = S1_safe_q[10] & !S1_safe_q[8] & !S1_safe_q[9];


--S1_cout_actual is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cout_actual
S1_cout_actual = S1L25 # S1L1 & S1L2 & S1L3;


--rCCD_DATA[5] is rCCD_DATA[5]
rCCD_DATA[5] = DFFEAS(A1L251, CCD_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD_DATA[6] is rCCD_DATA[6]
rCCD_DATA[6] = DFFEAS(A1L255, CCD_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD_DATA[7] is rCCD_DATA[7]
rCCD_DATA[7] = DFFEAS(A1L257, CCD_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD_DATA[8] is rCCD_DATA[8]
rCCD_DATA[8] = DFFEAS(A1L259, CCD_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD_DATA[9] is rCCD_DATA[9]
rCCD_DATA[9] = DFFEAS(A1L261, CCD_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD_DATA[4] is rCCD_DATA[4]
rCCD_DATA[4] = DFFEAS(A1L247, CCD_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD_DATA[3] is rCCD_DATA[3]
rCCD_DATA[3] = DFFEAS(A1L249, CCD_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD_DATA[2] is rCCD_DATA[2]
rCCD_DATA[2] = DFFEAS(A1L253, CCD_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD_DATA[1] is rCCD_DATA[1]
rCCD_DATA[1] = DFFEAS(A1L245, CCD_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--rCCD_DATA[0] is rCCD_DATA[0]
rCCD_DATA[0] = DFFEAS(A1L243, CCD_PIXCLK,  ,  ,  ,  ,  ,  ,  );


--PB1L10 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK3~215
PB1L10 = PB1L44Q & PB1L59Q & (PB1L41 # PB1L60);


--PB1L78 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1099
PB1L78 = PB1L44Q & (CCD_SDAT & !PB1L50Q) # !PB1L44Q & PB1_ACK1;


--PB1L2 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK1~170
PB1L2 = PB1L56Q & PB1L59Q & (PB1L50Q $ !PB1L53Q);


--PB1L3 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK1~171
PB1L3 = PB1L47Q & (PB1L2 & PB1L78 # !PB1L2 & (PB1_ACK1)) # !PB1L47Q & (PB1_ACK1);


--PB1L6 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~232
PB1L6 = PB1L56Q & (!PB1L50Q # !PB1L44Q) # !PB1L56Q & (PB1L44Q # PB1L50Q) # !PB1L59Q;


--H1L41 is I2C_CCD_Config:u7|Select~137
H1L41 = !H1_mSetup_ST.0010 & (PB1_END # H1L128 # !H1_mSetup_ST.0001);


--U1_command_delay[3] is Sdram_Control_4Port:u6|command:command1|command_delay[3]
U1_command_delay[3] = DFFEAS(U1L70, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L69 is Sdram_Control_4Port:u6|command:command1|command_delay~335
U1L69 = !V1_INIT_REQ & (U1L56 # U1_command_delay[3]);


--U1_rp_shift[3] is Sdram_Control_4Port:u6|command:command1|rp_shift[3]
U1_rp_shift[3] = DFFEAS(U1L107, NB1__clk0,  ,  ,  ,  ,  , V1_INIT_REQ,  );


--U1L105 is Sdram_Control_4Port:u6|command:command1|rp_shift~727
U1L105 = !V1_INIT_REQ & (U1_rp_shift[3] # U1_command_done & !U1_command_delay[0]);


--U1_command_delay[4] is Sdram_Control_4Port:u6|command:command1|command_delay[4]
U1_command_delay[4] = DFFEAS(U1L71, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L70 is Sdram_Control_4Port:u6|command:command1|command_delay~336
U1L70 = !V1_INIT_REQ & (U1L56 # U1_command_delay[4]);


--U1L106 is Sdram_Control_4Port:u6|command:command1|rp_shift~728
U1L106 = U1_rp_shift[3] & (U1_ex_read # U1_ex_write);


--U1L107 is Sdram_Control_4Port:u6|command:command1|rp_shift~729
U1L107 = U1_command_done & (!G1_PM_STOP & U1L106 # !U1_command_delay[0]) # !U1_command_done & (!G1_PM_STOP & U1L106);


--U1_command_delay[5] is Sdram_Control_4Port:u6|command:command1|command_delay[5]
U1_command_delay[5] = DFFEAS(U1L72, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L71 is Sdram_Control_4Port:u6|command:command1|command_delay~337
U1L71 = !V1_INIT_REQ & (U1L56 # U1_command_delay[5]);


--U1_command_delay[6] is Sdram_Control_4Port:u6|command:command1|command_delay[6]
U1_command_delay[6] = DFFEAS(U1L73, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L72 is Sdram_Control_4Port:u6|command:command1|command_delay~338
U1L72 = !V1_INIT_REQ & (U1L56 # U1_command_delay[6]);


--U1_command_delay[7] is Sdram_Control_4Port:u6|command:command1|command_delay[7]
U1_command_delay[7] = DFFEAS(U1L74, NB1__clk0,  ,  ,  ,  ,  ,  ,  );


--U1L73 is Sdram_Control_4Port:u6|command:command1|command_delay~339
U1L73 = !V1_INIT_REQ & (U1L56 # U1_command_delay[7]);


--U1L74 is Sdram_Control_4Port:u6|command:command1|command_delay~340
U1L74 = !V1_INIT_REQ & (U1_do_reada # !U1L54 # !U1L109);


--G1L35 is Sdram_Control_4Port:u6|LessThan~1082
G1L35 = G1L18 & (!G1_ST[1] # !G1_ST[0]);


--PB2L11 is I2C_AV_Config:u8|I2C_Controller:u0|ACK3~216
PB2L11 = PB2L10 & A1L356 & !PB2L52Q # !PB2L10 & (PB2_ACK3);


--PB2L36 is I2C_AV_Config:u8|I2C_Controller:u0|SD[12]~11
PB2L36 = PB2L55Q & !PB2L40Q & PB2L37 & KEY[0];


--PB1L40 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]~8
PB1L40 = PB1L59Q & !PB1L44Q & PB1L41 & KEY[1];


--H1L11 is I2C_CCD_Config:u7|LUT_DATA[7]~1523
H1L11 = !H1_LUT_INDEX[5] & H1L10 & (!H1L98 # !H1_LUT_INDEX[0]);


--PB1L11 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK3~216
PB1L11 = PB1L10 & CCD_SDAT & !PB1L56Q # !PB1L10 & (PB1_ACK3);


--PB2L5 is I2C_AV_Config:u8|I2C_Controller:u0|ACK2~237
PB2L5 = !PB2L46Q & !PB2L40Q & PB2L55Q & !PB2L52Q;


--PB1L5 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~218
PB1L5 = !PB1L50Q & !PB1L56Q & CCD_SDAT & !PB1L44Q;


--PB1L7 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~233
PB1L7 = PB1_ACK2 & (PB1L6 # PB1L59Q & PB1L5) # !PB1_ACK2 & PB1L59Q & PB1L5;


--PB1L8 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~234
PB1L8 = PB1L53Q & (PB1L47Q & (PB1L7) # !PB1L47Q & PB1_ACK2) # !PB1L53Q & PB1_ACK2;


--PB2L7 is I2C_AV_Config:u8|I2C_Controller:u0|ACK2~252
PB2L7 = PB2_ACK2 & (PB2L6 # A1L356 & PB2L5) # !PB2_ACK2 & A1L356 & PB2L5;


--PB2L8 is I2C_AV_Config:u8|I2C_Controller:u0|ACK2~253
PB2L8 = PB2L49Q & (PB2L43Q & (PB2L7) # !PB2L43Q & PB2_ACK2) # !PB2L49Q & PB2_ACK2;


--G1L28 is Sdram_Control_4Port:u6|Equal~1125
G1L28 = !G1_ST[4] & G1L15 & !G1_ST[8] & G1_ST[2];


--G1L29 is Sdram_Control_4Port:u6|Equal~1126
G1L29 = G1_ST[1] & G1L28 & G1_ST[0] & !G1_ST[3];


--A1L8 is CCD_MCLK~2
A1L8 = !CCD_MCLK;


--K1L116 is AUDIO_DAC:u9|SEL_Cont[0]~53
K1L116 = !K1_SEL_Cont[0];


--AB3L37 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]~19
AB3L37 = !HB3_counter_ffa[0];


--AB4L39 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]~19
AB4L39 = !HB4_counter_ffa[0];


--AB1L39 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]~19
AB1L39 = !HB1_counter_ffa[0];


--~GND is ~GND
~GND = GND;


--EXT_CLOCK is EXT_CLOCK
--operation mode is input

EXT_CLOCK = INPUT();


--UART_RXD is UART_RXD
--operation mode is input

UART_RXD = INPUT();


--IRDA_RXD is IRDA_RXD
--operation mode is input

IRDA_RXD = INPUT();


--OTG_INT0 is OTG_INT0
--operation mode is input

OTG_INT0 = INPUT();


--OTG_INT1 is OTG_INT1
--operation mode is input

OTG_INT1 = INPUT();


--OTG_DREQ0 is OTG_DREQ0
--operation mode is input

OTG_DREQ0 = INPUT();


--OTG_DREQ1 is OTG_DREQ1
--operation mode is input

OTG_DREQ1 = INPUT();


--TDI is TDI
--operation mode is input

TDI = INPUT();


--TCK is TCK
--operation mode is input

TCK = INPUT();


--TCS is TCS
--operation mode is input

TCS = INPUT();


--PS2_DAT is PS2_DAT
--operation mode is input

PS2_DAT = INPUT();


--PS2_CLK is PS2_CLK
--operation mode is input

PS2_CLK = INPUT();


--ENET_INT is ENET_INT
--operation mode is input

ENET_INT = INPUT();


--AUD_ADCDAT is AUD_ADCDAT
--operation mode is input

AUD_ADCDAT = INPUT();


--TD_DATA[0] is TD_DATA[0]
--operation mode is input

TD_DATA[0] = INPUT();


--TD_DATA[1] is TD_DATA[1]
--operation mode is input

TD_DATA[1] = INPUT();


--TD_DATA[2] is TD_DATA[2]
--operation mode is input

TD_DATA[2] = INPUT();


--TD_DATA[3] is TD_DATA[3]
--operation mode is input

TD_DATA[3] = INPUT();


--TD_DATA[4] is TD_DATA[4]
--operation mode is input

TD_DATA[4] = INPUT();


--TD_DATA[5] is TD_DATA[5]
--operation mode is input

TD_DATA[5] = INPUT();


--TD_DATA[6] is TD_DATA[6]
--operation mode is input

TD_DATA[6] = INPUT();


--TD_DATA[7] is TD_DATA[7]
--operation mode is input

TD_DATA[7] = INPUT();


--TD_HS is TD_HS
--operation mode is input

TD_HS = INPUT();


--TD_VS is TD_VS
--operation mode is input

TD_VS = INPUT();


--SW[0] is SW[0]
--operation mode is input

SW[0] = INPUT();


--SW[1] is SW[1]
--operation mode is input

SW[1] = INPUT();


--SW[2] is SW[2]
--operation mode is input

SW[2] = INPUT();


--SW[3] is SW[3]
--operation mode is input

SW[3] = INPUT();


--SW[4] is SW[4]
--operation mode is input

SW[4] = INPUT();


--SW[5] is SW[5]
--operation mode is input

SW[5] = INPUT();


--SW[6] is SW[6]
--operation mode is input

SW[6] = INPUT();


--SW[7] is SW[7]
--operation mode is input

SW[7] = INPUT();


--SW[8] is SW[8]
--operation mode is input

SW[8] = INPUT();


--SW[9] is SW[9]
--operation mode is input

SW[9] = INPUT();


--SW[10] is SW[10]
--operation mode is input

SW[10] = INPUT();


--SW[11] is SW[11]
--operation mode is input

SW[11] = INPUT();


--SW[12] is SW[12]
--operation mode is input

SW[12] = INPUT();


--SW[13] is SW[13]
--operation mode is input

SW[13] = INPUT();


--SW[14] is SW[14]
--operation mode is input

SW[14] = INPUT();


--SW[15] is SW[15]
--operation mode is input

SW[15] = INPUT();


--SW[16] is SW[16]
--operation mode is input

SW[16] = INPUT();


--SW[17] is SW[17]
--operation mode is input

SW[17] = INPUT();


--CLOCK_50 is CLOCK_50
--operation mode is input

CLOCK_50 = INPUT();


--KEY[0] is KEY[0]
--operation mode is input

KEY[0] = INPUT();


--CLOCK_27 is CLOCK_27
--operation mode is input

CLOCK_27 = INPUT();


--KEY[2] is KEY[2]
--operation mode is input

KEY[2] = INPUT();


--KEY[3] is KEY[3]
--operation mode is input

KEY[3] = INPUT();


--KEY[1] is KEY[1]
--operation mode is input

KEY[1] = INPUT();


--HEX0[0] is HEX0[0]
--operation mode is output

HEX0[0] = OUTPUT(T1L1);


--HEX0[1] is HEX0[1]
--operation mode is output

HEX0[1] = OUTPUT(T1L2);


--HEX0[2] is HEX0[2]
--operation mode is output

HEX0[2] = OUTPUT(T1L3);


--HEX0[3] is HEX0[3]
--operation mode is output

HEX0[3] = OUTPUT(T1L4);


--HEX0[4] is HEX0[4]
--operation mode is output

HEX0[4] = OUTPUT(T1L5);


--HEX0[5] is HEX0[5]
--operation mode is output

HEX0[5] = OUTPUT(T1L6);


--HEX0[6] is HEX0[6]
--operation mode is output

HEX0[6] = OUTPUT(!T1L7);


--HEX1[0] is HEX1[0]
--operation mode is output

HEX1[0] = OUTPUT(T2L1);


--HEX1[1] is HEX1[1]
--operation mode is output

HEX1[1] = OUTPUT(T2L2);


--HEX1[2] is HEX1[2]
--operation mode is output

HEX1[2] = OUTPUT(T2L3);


--HEX1[3] is HEX1[3]
--operation mode is output

HEX1[3] = OUTPUT(T2L4);


--HEX1[4] is HEX1[4]
--operation mode is output

HEX1[4] = OUTPUT(T2L5);


--HEX1[5] is HEX1[5]
--operation mode is output

HEX1[5] = OUTPUT(T2L6);


--HEX1[6] is HEX1[6]
--operation mode is output

HEX1[6] = OUTPUT(!T2L7);


--HEX2[0] is HEX2[0]
--operation mode is output

HEX2[0] = OUTPUT(T3L1);


--HEX2[1] is HEX2[1]
--operation mode is output

HEX2[1] = OUTPUT(T3L2);


--HEX2[2] is HEX2[2]
--operation mode is output

HEX2[2] = OUTPUT(T3L3);


--HEX2[3] is HEX2[3]
--operation mode is output

HEX2[3] = OUTPUT(T3L4);


--HEX2[4] is HEX2[4]
--operation mode is output

HEX2[4] = OUTPUT(T3L5);


--HEX2[5] is HEX2[5]
--operation mode is output

HEX2[5] = OUTPUT(T3L6);


--HEX2[6] is HEX2[6]
--operation mode is output

HEX2[6] = OUTPUT(!T3L7);


--HEX3[0] is HEX3[0]
--operation mode is output

HEX3[0] = OUTPUT(T4L1);


--HEX3[1] is HEX3[1]
--operation mode is output

HEX3[1] = OUTPUT(T4L2);


--HEX3[2] is HEX3[2]
--operation mode is output

HEX3[2] = OUTPUT(T4L3);


--HEX3[3] is HEX3[3]
--operation mode is output

HEX3[3] = OUTPUT(T4L4);


--HEX3[4] is HEX3[4]
--operation mode is output

HEX3[4] = OUTPUT(T4L5);


--HEX3[5] is HEX3[5]
--operation mode is output

HEX3[5] = OUTPUT(T4L6);


--HEX3[6] is HEX3[6]
--operation mode is output

HEX3[6] = OUTPUT(!T4L7);


--HEX4[0] is HEX4[0]
--operation mode is output

HEX4[0] = OUTPUT(T5L1);


--HEX4[1] is HEX4[1]
--operation mode is output

HEX4[1] = OUTPUT(T5L2);


--HEX4[2] is HEX4[2]
--operation mode is output

HEX4[2] = OUTPUT(T5L3);


--HEX4[3] is HEX4[3]
--operation mode is output

HEX4[3] = OUTPUT(T5L4);


--HEX4[4] is HEX4[4]
--operation mode is output

HEX4[4] = OUTPUT(T5L5);


--HEX4[5] is HEX4[5]
--operation mode is output

HEX4[5] = OUTPUT(T5L6);


--HEX4[6] is HEX4[6]
--operation mode is output

HEX4[6] = OUTPUT(!T5L7);


--HEX5[0] is HEX5[0]
--operation mode is output

HEX5[0] = OUTPUT(T6L1);


--HEX5[1] is HEX5[1]
--operation mode is output

HEX5[1] = OUTPUT(T6L2);


--HEX5[2] is HEX5[2]
--operation mode is output

HEX5[2] = OUTPUT(T6L3);


--HEX5[3] is HEX5[3]
--operation mode is output

HEX5[3] = OUTPUT(T6L4);


--HEX5[4] is HEX5[4]
--operation mode is output

HEX5[4] = OUTPUT(T6L5);


--HEX5[5] is HEX5[5]
--operation mode is output

HEX5[5] = OUTPUT(T6L6);


--HEX5[6] is HEX5[6]
--operation mode is output

HEX5[6] = OUTPUT(!T6L7);


--HEX6[0] is HEX6[0]
--operation mode is output

HEX6[0] = OUTPUT(T7L1);


--HEX6[1] is HEX6[1]
--operation mode is output

HEX6[1] = OUTPUT(T7L2);


--HEX6[2] is HEX6[2]
--operation mode is output

HEX6[2] = OUTPUT(T7L3);


--HEX6[3] is HEX6[3]
--operation mode is output

HEX6[3] = OUTPUT(T7L4);


--HEX6[4] is HEX6[4]
--operation mode is output

HEX6[4] = OUTPUT(T7L5);


--HEX6[5] is HEX6[5]
--operation mode is output

HEX6[5] = OUTPUT(T7L6);


--HEX6[6] is HEX6[6]
--operation mode is output

HEX6[6] = OUTPUT(!T7L7);


--HEX7[0] is HEX7[0]
--operation mode is output

HEX7[0] = OUTPUT(T8L1);


--HEX7[1] is HEX7[1]
--operation mode is output

HEX7[1] = OUTPUT(T8L2);


--HEX7[2] is HEX7[2]
--operation mode is output

HEX7[2] = OUTPUT(T8L3);


--HEX7[3] is HEX7[3]
--operation mode is output

HEX7[3] = OUTPUT(T8L4);


--HEX7[4] is HEX7[4]
--operation mode is output

HEX7[4] = OUTPUT(T8L5);


--HEX7[5] is HEX7[5]
--operation mode is output

HEX7[5] = OUTPUT(T8L6);


--HEX7[6] is HEX7[6]
--operation mode is output

HEX7[6] = OUTPUT(!T8L7);


--LEDG[0] is LEDG[0]
--operation mode is output

LEDG[0] = OUTPUT(D1_Y_Cont[0]);


--LEDG[1] is LEDG[1]
--operation mode is output

LEDG[1] = OUTPUT(D1_Y_Cont[1]);


--LEDG[2] is LEDG[2]
--operation mode is output

LEDG[2] = OUTPUT(D1_Y_Cont[2]);


--LEDG[3] is LEDG[3]
--operation mode is output

LEDG[3] = OUTPUT(D1_Y_Cont[3]);


--LEDG[4] is LEDG[4]
--operation mode is output

LEDG[4] = OUTPUT(D1_Y_Cont[4]);


--LEDG[5] is LEDG[5]
--operation mode is output

LEDG[5] = OUTPUT(D1_Y_Cont[5]);


--LEDG[6] is LEDG[6]
--operation mode is output

LEDG[6] = OUTPUT(D1_Y_Cont[6]);


--LEDG[7] is LEDG[7]
--operation mode is output

LEDG[7] = OUTPUT(D1_Y_Cont[7]);


--LEDG[8] is LEDG[8]
--operation mode is output

LEDG[8] = OUTPUT(D1_Y_Cont[8]);


--LEDR[0] is LEDR[0]
--operation mode is output

LEDR[0] = OUTPUT(SW[0]);


--LEDR[1] is LEDR[1]
--operation mode is output

LEDR[1] = OUTPUT(SW[1]);


--LEDR[2] is LEDR[2]
--operation mode is output

LEDR[2] = OUTPUT(SW[2]);


--LEDR[3] is LEDR[3]
--operation mode is output

LEDR[3] = OUTPUT(SW[3]);


--LEDR[4] is LEDR[4]
--operation mode is output

LEDR[4] = OUTPUT(SW[4]);


--LEDR[5] is LEDR[5]
--operation mode is output

LEDR[5] = OUTPUT(SW[5]);


--LEDR[6] is LEDR[6]
--operation mode is output

LEDR[6] = OUTPUT(SW[6]);


--LEDR[7] is LEDR[7]
--operation mode is output

LEDR[7] = OUTPUT(SW[7]);


--LEDR[8] is LEDR[8]
--operation mode is output

LEDR[8] = OUTPUT(SW[8]);


--LEDR[9] is LEDR[9]
--operation mode is output

LEDR[9] = OUTPUT(SW[9]);


--LEDR[10] is LEDR[10]
--operation mode is output

LEDR[10] = OUTPUT(SW[10]);


--LEDR[11] is LEDR[11]
--operation mode is output

LEDR[11] = OUTPUT(SW[11]);


--LEDR[12] is LEDR[12]
--operation mode is output

LEDR[12] = OUTPUT(SW[12]);


--LEDR[13] is LEDR[13]
--operation mode is output

LEDR[13] = OUTPUT(SW[13]);


--LEDR[14] is LEDR[14]
--operation mode is output

LEDR[14] = OUTPUT(SW[14]);


--LEDR[15] is LEDR[15]
--operation mode is output

LEDR[15] = OUTPUT(SW[15]);


--LEDR[16] is LEDR[16]
--operation mode is output

LEDR[16] = OUTPUT(SW[16]);


--LEDR[17] is LEDR[17]
--operation mode is output

LEDR[17] = OUTPUT(SW[17]);


--UART_TXD is UART_TXD
--operation mode is output

UART_TXD = OUTPUT(GND);


--IRDA_TXD is IRDA_TXD
--operation mode is output

IRDA_TXD = OUTPUT(GND);


--DRAM_ADDR[0] is DRAM_ADDR[0]
--operation mode is output

DRAM_ADDR[0] = OUTPUT(G1_SA[0]);


--DRAM_ADDR[1] is DRAM_ADDR[1]
--operation mode is output

DRAM_ADDR[1] = OUTPUT(G1_SA[1]);


--DRAM_ADDR[2] is DRAM_ADDR[2]
--operation mode is output

DRAM_ADDR[2] = OUTPUT(G1_SA[2]);


--DRAM_ADDR[3] is DRAM_ADDR[3]
--operation mode is output

DRAM_ADDR[3] = OUTPUT(G1_SA[3]);


--DRAM_ADDR[4] is DRAM_ADDR[4]
--operation mode is output

DRAM_ADDR[4] = OUTPUT(G1_SA[4]);


--DRAM_ADDR[5] is DRAM_ADDR[5]
--operation mode is output

DRAM_ADDR[5] = OUTPUT(G1_SA[5]);


--DRAM_ADDR[6] is DRAM_ADDR[6]
--operation mode is output

DRAM_ADDR[6] = OUTPUT(G1_SA[6]);


--DRAM_ADDR[7] is DRAM_ADDR[7]
--operation mode is output

DRAM_ADDR[7] = OUTPUT(G1_SA[7]);


--DRAM_ADDR[8] is DRAM_ADDR[8]
--operation mode is output

DRAM_ADDR[8] = OUTPUT(G1_SA[8]);


--DRAM_ADDR[9] is DRAM_ADDR[9]
--operation mode is output

DRAM_ADDR[9] = OUTPUT(G1_SA[9]);


--DRAM_ADDR[10] is DRAM_ADDR[10]
--operation mode is output

DRAM_ADDR[10] = OUTPUT(G1_SA[10]);


--DRAM_ADDR[11] is DRAM_ADDR[11]
--operation mode is output

DRAM_ADDR[11] = OUTPUT(G1_SA[11]);


--DRAM_LDQM is DRAM_LDQM
--operation mode is output

DRAM_LDQM = OUTPUT(G1_DQM[1]);


--DRAM_UDQM is DRAM_UDQM
--operation mode is output

DRAM_UDQM = OUTPUT(G1_DQM[1]);


--DRAM_WE_N is DRAM_WE_N
--operation mode is output

DRAM_WE_N = OUTPUT(G1_WE_N);


--DRAM_CAS_N is DRAM_CAS_N
--operation mode is output

DRAM_CAS_N = OUTPUT(G1_CAS_N);


--DRAM_RAS_N is DRAM_RAS_N
--operation mode is output

DRAM_RAS_N = OUTPUT(G1_RAS_N);


--DRAM_CS_N is DRAM_CS_N
--operation mode is output

DRAM_CS_N = OUTPUT(G1_CS_N[0]);


--DRAM_BA_0 is DRAM_BA_0
--operation mode is output

DRAM_BA_0 = OUTPUT(G1_BA[0]);


--DRAM_BA_1 is DRAM_BA_1
--operation mode is output

DRAM_BA_1 = OUTPUT(G1_BA[1]);


--DRAM_CLK is DRAM_CLK
--operation mode is output

DRAM_CLK = OUTPUT(NB1__clk1);


--DRAM_CKE is DRAM_CKE
--operation mode is output

DRAM_CKE = OUTPUT(VCC);


--FL_ADDR[0] is FL_ADDR[0]
--operation mode is output

FL_ADDR[0] = OUTPUT(GND);


--FL_ADDR[1] is FL_ADDR[1]
--operation mode is output

FL_ADDR[1] = OUTPUT(GND);


--FL_ADDR[2] is FL_ADDR[2]
--operation mode is output

FL_ADDR[2] = OUTPUT(GND);


--FL_ADDR[3] is FL_ADDR[3]
--operation mode is output

FL_ADDR[3] = OUTPUT(GND);


--FL_ADDR[4] is FL_ADDR[4]
--operation mode is output

FL_ADDR[4] = OUTPUT(GND);


--FL_ADDR[5] is FL_ADDR[5]
--operation mode is output

FL_ADDR[5] = OUTPUT(GND);


--FL_ADDR[6] is FL_ADDR[6]
--operation mode is output

FL_ADDR[6] = OUTPUT(GND);


--FL_ADDR[7] is FL_ADDR[7]
--operation mode is output

FL_ADDR[7] = OUTPUT(GND);


--FL_ADDR[8] is FL_ADDR[8]
--operation mode is output

FL_ADDR[8] = OUTPUT(GND);


--FL_ADDR[9] is FL_ADDR[9]
--operation mode is output

FL_ADDR[9] = OUTPUT(GND);


--FL_ADDR[10] is FL_ADDR[10]
--operation mode is output

FL_ADDR[10] = OUTPUT(GND);


--FL_ADDR[11] is FL_ADDR[11]
--operation mode is output

FL_ADDR[11] = OUTPUT(GND);


--FL_ADDR[12] is FL_ADDR[12]
--operation mode is output

FL_ADDR[12] = OUTPUT(GND);


--FL_ADDR[13] is FL_ADDR[13]
--operation mode is output

FL_ADDR[13] = OUTPUT(GND);


--FL_ADDR[14] is FL_ADDR[14]
--operation mode is output

FL_ADDR[14] = OUTPUT(GND);


--FL_ADDR[15] is FL_ADDR[15]
--operation mode is output

FL_ADDR[15] = OUTPUT(GND);


--FL_ADDR[16] is FL_ADDR[16]
--operation mode is output

FL_ADDR[16] = OUTPUT(GND);


--FL_ADDR[17] is FL_ADDR[17]
--operation mode is output

FL_ADDR[17] = OUTPUT(GND);


--FL_ADDR[18] is FL_ADDR[18]
--operation mode is output

FL_ADDR[18] = OUTPUT(GND);


--FL_ADDR[19] is FL_ADDR[19]
--operation mode is output

FL_ADDR[19] = OUTPUT(GND);


--FL_ADDR[20] is FL_ADDR[20]
--operation mode is output

FL_ADDR[20] = OUTPUT(GND);


--FL_ADDR[21] is FL_ADDR[21]
--operation mode is output

FL_ADDR[21] = OUTPUT(GND);


--FL_WE_N is FL_WE_N
--operation mode is output

FL_WE_N = OUTPUT(GND);


--FL_RST_N is FL_RST_N
--operation mode is output

FL_RST_N = OUTPUT(GND);


--FL_OE_N is FL_OE_N
--operation mode is output

FL_OE_N = OUTPUT(GND);


--FL_CE_N is FL_CE_N
--operation mode is output

FL_CE_N = OUTPUT(GND);


--SRAM_ADDR[0] is SRAM_ADDR[0]
--operation mode is output

SRAM_ADDR[0] = OUTPUT(GND);


--SRAM_ADDR[1] is SRAM_ADDR[1]
--operation mode is output

SRAM_ADDR[1] = OUTPUT(GND);


--SRAM_ADDR[2] is SRAM_ADDR[2]
--operation mode is output

SRAM_ADDR[2] = OUTPUT(GND);


--SRAM_ADDR[3] is SRAM_ADDR[3]
--operation mode is output

SRAM_ADDR[3] = OUTPUT(GND);


--SRAM_ADDR[4] is SRAM_ADDR[4]
--operation mode is output

SRAM_ADDR[4] = OUTPUT(GND);


--SRAM_ADDR[5] is SRAM_ADDR[5]
--operation mode is output

SRAM_ADDR[5] = OUTPUT(GND);


--SRAM_ADDR[6] is SRAM_ADDR[6]
--operation mode is output

SRAM_ADDR[6] = OUTPUT(GND);


--SRAM_ADDR[7] is SRAM_ADDR[7]
--operation mode is output

SRAM_ADDR[7] = OUTPUT(GND);


--SRAM_ADDR[8] is SRAM_ADDR[8]
--operation mode is output

SRAM_ADDR[8] = OUTPUT(GND);


--SRAM_ADDR[9] is SRAM_ADDR[9]
--operation mode is output

SRAM_ADDR[9] = OUTPUT(GND);


--SRAM_ADDR[10] is SRAM_ADDR[10]
--operation mode is output

SRAM_ADDR[10] = OUTPUT(GND);


--SRAM_ADDR[11] is SRAM_ADDR[11]
--operation mode is output

SRAM_ADDR[11] = OUTPUT(GND);


--SRAM_ADDR[12] is SRAM_ADDR[12]
--operation mode is output

SRAM_ADDR[12] = OUTPUT(GND);


--SRAM_ADDR[13] is SRAM_ADDR[13]
--operation mode is output

SRAM_ADDR[13] = OUTPUT(GND);


--SRAM_ADDR[14] is SRAM_ADDR[14]
--operation mode is output

SRAM_ADDR[14] = OUTPUT(GND);


--SRAM_ADDR[15] is SRAM_ADDR[15]
--operation mode is output

SRAM_ADDR[15] = OUTPUT(GND);


--SRAM_ADDR[16] is SRAM_ADDR[16]
--operation mode is output

SRAM_ADDR[16] = OUTPUT(GND);


--SRAM_ADDR[17] is SRAM_ADDR[17]
--operation mode is output

SRAM_ADDR[17] = OUTPUT(GND);


--SRAM_UB_N is SRAM_UB_N
--operation mode is output

SRAM_UB_N = OUTPUT(GND);


--SRAM_LB_N is SRAM_LB_N
--operation mode is output

SRAM_LB_N = OUTPUT(GND);


--SRAM_WE_N is SRAM_WE_N
--operation mode is output

SRAM_WE_N = OUTPUT(GND);


--SRAM_CE_N is SRAM_CE_N
--operation mode is output

SRAM_CE_N = OUTPUT(GND);


--SRAM_OE_N is SRAM_OE_N
--operation mode is output

SRAM_OE_N = OUTPUT(GND);


--OTG_ADDR[0] is OTG_ADDR[0]
--operation mode is output

OTG_ADDR[0] = OUTPUT(GND);


--OTG_ADDR[1] is OTG_ADDR[1]
--operation mode is output

OTG_ADDR[1] = OUTPUT(GND);


--OTG_CS_N is OTG_CS_N
--operation mode is output

OTG_CS_N = OUTPUT(GND);


--OTG_RD_N is OTG_RD_N
--operation mode is output

OTG_RD_N = OUTPUT(GND);


--OTG_WR_N is OTG_WR_N
--operation mode is output

OTG_WR_N = OUTPUT(GND);


--OTG_RST_N is OTG_RST_N
--operation mode is output

OTG_RST_N = OUTPUT(GND);


--OTG_FSPEED is OTG_FSPEED
--operation mode is output

OTG_FSPEED = OUTPUT(GND);


--OTG_LSPEED is OTG_LSPEED
--operation mode is output

OTG_LSPEED = OUTPUT(GND);


--OTG_DACK0_N is OTG_DACK0_N
--operation mode is output

OTG_DACK0_N = OUTPUT(GND);


--OTG_DACK1_N is OTG_DACK1_N
--operation mode is output

OTG_DACK1_N = OUTPUT(GND);


--LCD_ON is LCD_ON
--operation mode is output

LCD_ON = OUTPUT(VCC);


--LCD_BLON is LCD_BLON
--operation mode is output

LCD_BLON = OUTPUT(VCC);


--LCD_RW is LCD_RW
--operation mode is output

LCD_RW = OUTPUT(GND);


--LCD_EN is LCD_EN
--operation mode is output

LCD_EN = OUTPUT(GND);


--LCD_RS is LCD_RS
--operation mode is output

LCD_RS = OUTPUT(GND);


--SD_CLK is SD_CLK
--operation mode is output

SD_CLK = OUTPUT(GND);


--TDO is TDO
--operation mode is output

TDO = OUTPUT(GND);


--I2C_SCLK is I2C_SCLK
--operation mode is output

I2C_SCLK = OUTPUT(PB2L17);


--VGA_CLK is VGA_CLK
--operation mode is output

VGA_CLK = OUTPUT(!CCD_MCLK);


--VGA_HS is VGA_HS
--operation mode is output

VGA_HS = OUTPUT(B1_oVGA_H_SYNC);


--VGA_VS is VGA_VS
--operation mode is output

VGA_VS = OUTPUT(B1_oVGA_V_SYNC);


--VGA_BLANK is VGA_BLANK
--operation mode is output

VGA_BLANK = OUTPUT(B1_oVGA_BLANK);


--VGA_SYNC is VGA_SYNC
--operation mode is output

VGA_SYNC = OUTPUT(GND);


--VGA_R[0] is VGA_R[0]
--operation mode is output

VGA_R[0] = OUTPUT(B1L151);


--VGA_R[1] is VGA_R[1]
--operation mode is output

VGA_R[1] = OUTPUT(B1L151);


--VGA_R[2] is VGA_R[2]
--operation mode is output

VGA_R[2] = OUTPUT(B1L151);


--VGA_R[3] is VGA_R[3]
--operation mode is output

VGA_R[3] = OUTPUT(B1L151);


--VGA_R[4] is VGA_R[4]
--operation mode is output

VGA_R[4] = OUTPUT(B1L151);


--VGA_R[5] is VGA_R[5]
--operation mode is output

VGA_R[5] = OUTPUT(B1L152);


--VGA_R[6] is VGA_R[6]
--operation mode is output

VGA_R[6] = OUTPUT(B1L153);


--VGA_R[7] is VGA_R[7]
--operation mode is output

VGA_R[7] = OUTPUT(B1L154);


--VGA_R[8] is VGA_R[8]
--operation mode is output

VGA_R[8] = OUTPUT(B1L155);


--VGA_R[9] is VGA_R[9]
--operation mode is output

VGA_R[9] = OUTPUT(B1L156);


--VGA_G[0] is VGA_G[0]
--operation mode is output

VGA_G[0] = OUTPUT(GND);


--VGA_G[1] is VGA_G[1]
--operation mode is output

VGA_G[1] = OUTPUT(GND);


--VGA_G[2] is VGA_G[2]
--operation mode is output

VGA_G[2] = OUTPUT(GND);


--VGA_G[3] is VGA_G[3]
--operation mode is output

VGA_G[3] = OUTPUT(GND);


--VGA_G[4] is VGA_G[4]
--operation mode is output

VGA_G[4] = OUTPUT(GND);


--VGA_G[5] is VGA_G[5]
--operation mode is output

VGA_G[5] = OUTPUT(B1L140);


--VGA_G[6] is VGA_G[6]
--operation mode is output

VGA_G[6] = OUTPUT(B1L141);


--VGA_G[7] is VGA_G[7]
--operation mode is output

VGA_G[7] = OUTPUT(B1L142);


--VGA_G[8] is VGA_G[8]
--operation mode is output

VGA_G[8] = OUTPUT(B1L143);


--VGA_G[9] is VGA_G[9]
--operation mode is output

VGA_G[9] = OUTPUT(B1L144);


--VGA_B[0] is VGA_B[0]
--operation mode is output

VGA_B[0] = OUTPUT(GND);


--VGA_B[1] is VGA_B[1]
--operation mode is output

VGA_B[1] = OUTPUT(GND);


--VGA_B[2] is VGA_B[2]
--operation mode is output

VGA_B[2] = OUTPUT(GND);


--VGA_B[3] is VGA_B[3]
--operation mode is output

VGA_B[3] = OUTPUT(GND);


--VGA_B[4] is VGA_B[4]
--operation mode is output

VGA_B[4] = OUTPUT(GND);


--VGA_B[5] is VGA_B[5]
--operation mode is output

VGA_B[5] = OUTPUT(B1L135);


--VGA_B[6] is VGA_B[6]
--operation mode is output

VGA_B[6] = OUTPUT(B1L136);


--VGA_B[7] is VGA_B[7]
--operation mode is output

VGA_B[7] = OUTPUT(B1L137);


--VGA_B[8] is VGA_B[8]
--operation mode is output

VGA_B[8] = OUTPUT(B1L138);


--VGA_B[9] is VGA_B[9]
--operation mode is output

VGA_B[9] = OUTPUT(B1L139);


--ENET_CMD is ENET_CMD
--operation mode is output

ENET_CMD = OUTPUT(GND);


--ENET_CS_N is ENET_CS_N
--operation mode is output

ENET_CS_N = OUTPUT(GND);


--ENET_WR_N is ENET_WR_N
--operation mode is output

ENET_WR_N = OUTPUT(GND);


--ENET_RD_N is ENET_RD_N
--operation mode is output

ENET_RD_N = OUTPUT(GND);


--ENET_RST_N is ENET_RST_N
--operation mode is output

ENET_RST_N = OUTPUT(GND);


--ENET_CLK is ENET_CLK
--operation mode is output

ENET_CLK = OUTPUT(GND);


--AUD_DACDAT is AUD_DACDAT
--operation mode is output

AUD_DACDAT = OUTPUT(K1L128);


--AUD_XCK is AUD_XCK
--operation mode is output

AUD_XCK = OUTPUT(NB2__clk0);


--TD_RESET is TD_RESET
--operation mode is output

TD_RESET = OUTPUT(VCC);


--SD_DAT3 is SD_DAT3
--operation mode is bidir

SD_DAT3 = BIDIR(OPNDRN(VCC));


--SD_CMD is SD_CMD
--operation mode is bidir

SD_CMD = BIDIR(OPNDRN(VCC));


--AUD_ADCLRCK is AUD_ADCLRCK
--operation mode is bidir

AUD_ADCLRCK = BIDIR(OPNDRN(VCC));


--GPIO_0[0] is GPIO_0[0]
--operation mode is bidir

GPIO_0[0] = BIDIR(OPNDRN(VCC));


--GPIO_0[1] is GPIO_0[1]
--operation mode is bidir

GPIO_0[1] = BIDIR(OPNDRN(VCC));


--GPIO_0[2] is GPIO_0[2]
--operation mode is bidir

GPIO_0[2] = BIDIR(OPNDRN(VCC));


--GPIO_0[3] is GPIO_0[3]
--operation mode is bidir

GPIO_0[3] = BIDIR(OPNDRN(VCC));


--GPIO_0[4] is GPIO_0[4]
--operation mode is bidir

GPIO_0[4] = BIDIR(OPNDRN(VCC));


--GPIO_0[5] is GPIO_0[5]
--operation mode is bidir

GPIO_0[5] = BIDIR(OPNDRN(VCC));


--GPIO_0[6] is GPIO_0[6]
--operation mode is bidir

GPIO_0[6] = BIDIR(OPNDRN(VCC));


--GPIO_0[7] is GPIO_0[7]
--operation mode is bidir

GPIO_0[7] = BIDIR(OPNDRN(VCC));


--GPIO_0[8] is GPIO_0[8]
--operation mode is bidir

GPIO_0[8] = BIDIR(OPNDRN(VCC));


--GPIO_0[9] is GPIO_0[9]
--operation mode is bidir

GPIO_0[9] = BIDIR(OPNDRN(VCC));


--GPIO_0[10] is GPIO_0[10]
--operation mode is bidir

GPIO_0[10] = BIDIR(OPNDRN(VCC));


--GPIO_0[11] is GPIO_0[11]
--operation mode is bidir

GPIO_0[11] = BIDIR(OPNDRN(VCC));


--GPIO_0[12] is GPIO_0[12]
--operation mode is bidir

GPIO_0[12] = BIDIR(OPNDRN(VCC));


--GPIO_0[13] is GPIO_0[13]
--operation mode is bidir

GPIO_0[13] = BIDIR(OPNDRN(VCC));


--GPIO_0[14] is GPIO_0[14]
--operation mode is bidir

GPIO_0[14] = BIDIR(OPNDRN(VCC));


--GPIO_0[15] is GPIO_0[15]
--operation mode is bidir

GPIO_0[15] = BIDIR(OPNDRN(VCC));


--GPIO_0[16] is GPIO_0[16]
--operation mode is bidir

GPIO_0[16] = BIDIR(OPNDRN(VCC));


--GPIO_0[17] is GPIO_0[17]
--operation mode is bidir

GPIO_0[17] = BIDIR(OPNDRN(VCC));


--GPIO_0[18] is GPIO_0[18]
--operation mode is bidir

GPIO_0[18] = BIDIR(OPNDRN(VCC));


--GPIO_0[19] is GPIO_0[19]
--operation mode is bidir

GPIO_0[19] = BIDIR(OPNDRN(VCC));


--GPIO_0[20] is GPIO_0[20]
--operation mode is bidir

GPIO_0[20] = BIDIR(OPNDRN(VCC));


--GPIO_0[21] is GPIO_0[21]
--operation mode is bidir

GPIO_0[21] = BIDIR(OPNDRN(VCC));


--GPIO_0[22] is GPIO_0[22]
--operation mode is bidir

GPIO_0[22] = BIDIR(OPNDRN(VCC));


--GPIO_0[23] is GPIO_0[23]
--operation mode is bidir

GPIO_0[23] = BIDIR(OPNDRN(VCC));


--GPIO_0[24] is GPIO_0[24]
--operation mode is bidir

GPIO_0[24] = BIDIR(OPNDRN(VCC));


--GPIO_0[25] is GPIO_0[25]
--operation mode is bidir

GPIO_0[25] = BIDIR(OPNDRN(VCC));


--GPIO_0[26] is GPIO_0[26]
--operation mode is bidir

GPIO_0[26] = BIDIR(OPNDRN(VCC));


--GPIO_0[27] is GPIO_0[27]
--operation mode is bidir

GPIO_0[27] = BIDIR(OPNDRN(VCC));


--GPIO_0[28] is GPIO_0[28]
--operation mode is bidir

GPIO_0[28] = BIDIR(OPNDRN(VCC));


--GPIO_0[29] is GPIO_0[29]
--operation mode is bidir

GPIO_0[29] = BIDIR(OPNDRN(VCC));


--GPIO_0[30] is GPIO_0[30]
--operation mode is bidir

GPIO_0[30] = BIDIR(OPNDRN(VCC));


--GPIO_0[31] is GPIO_0[31]
--operation mode is bidir

GPIO_0[31] = BIDIR(OPNDRN(VCC));


--GPIO_0[32] is GPIO_0[32]
--operation mode is bidir

GPIO_0[32] = BIDIR(OPNDRN(VCC));


--GPIO_0[33] is GPIO_0[33]
--operation mode is bidir

GPIO_0[33] = BIDIR(OPNDRN(VCC));


--GPIO_0[34] is GPIO_0[34]
--operation mode is bidir

GPIO_0[34] = BIDIR(OPNDRN(VCC));


--GPIO_0[35] is GPIO_0[35]
--operation mode is bidir

GPIO_0[35] = BIDIR(OPNDRN(VCC));


--GPIO_1[16] is GPIO_1[16]
--operation mode is bidir

GPIO_1[16] = BIDIR(OPNDRN(VCC));


--GPIO_1[17] is GPIO_1[17]
--operation mode is bidir

GPIO_1[17] = BIDIR(OPNDRN(VCC));


--GPIO_1[18] is GPIO_1[18]
--operation mode is bidir

GPIO_1[18] = BIDIR(OPNDRN(VCC));


--GPIO_1[19] is GPIO_1[19]
--operation mode is bidir

GPIO_1[19] = BIDIR(OPNDRN(VCC));


--GPIO_1[20] is GPIO_1[20]
--operation mode is bidir

GPIO_1[20] = BIDIR(OPNDRN(VCC));


--GPIO_1[21] is GPIO_1[21]
--operation mode is bidir

GPIO_1[21] = BIDIR(OPNDRN(VCC));


--GPIO_1[22] is GPIO_1[22]
--operation mode is bidir

GPIO_1[22] = BIDIR(OPNDRN(VCC));


--GPIO_1[23] is GPIO_1[23]
--operation mode is bidir

GPIO_1[23] = BIDIR(OPNDRN(VCC));


--GPIO_1[24] is GPIO_1[24]
--operation mode is bidir

GPIO_1[24] = BIDIR(OPNDRN(VCC));


--GPIO_1[25] is GPIO_1[25]
--operation mode is bidir

GPIO_1[25] = BIDIR(OPNDRN(VCC));


--GPIO_1[26] is GPIO_1[26]
--operation mode is bidir

GPIO_1[26] = BIDIR(OPNDRN(VCC));


--GPIO_1[27] is GPIO_1[27]
--operation mode is bidir

GPIO_1[27] = BIDIR(OPNDRN(VCC));


--GPIO_1[28] is GPIO_1[28]
--operation mode is bidir

GPIO_1[28] = BIDIR(OPNDRN(VCC));


--GPIO_1[29] is GPIO_1[29]
--operation mode is bidir

GPIO_1[29] = BIDIR(OPNDRN(VCC));


--GPIO_1[30] is GPIO_1[30]
--operation mode is bidir

GPIO_1[30] = BIDIR(OPNDRN(VCC));


--GPIO_1[31] is GPIO_1[31]
--operation mode is bidir

GPIO_1[31] = BIDIR(OPNDRN(VCC));


--GPIO_1[32] is GPIO_1[32]
--operation mode is bidir

GPIO_1[32] = BIDIR(OPNDRN(VCC));


--GPIO_1[33] is GPIO_1[33]
--operation mode is bidir

GPIO_1[33] = BIDIR(OPNDRN(VCC));


--GPIO_1[34] is GPIO_1[34]
--operation mode is bidir

GPIO_1[34] = BIDIR(OPNDRN(VCC));


--GPIO_1[35] is GPIO_1[35]
--operation mode is bidir

GPIO_1[35] = BIDIR(OPNDRN(VCC));


--A1L107 is DRAM_DQ[0]~15
--operation mode is bidir

A1L107 = DRAM_DQ[0];

--DRAM_DQ[0] is DRAM_DQ[0]
--operation mode is bidir

DRAM_DQ[0]_tri_out = TRI(G1L176, U1_OE);
DRAM_DQ[0] = BIDIR(DRAM_DQ[0]_tri_out);


--A1L109 is DRAM_DQ[1]~14
--operation mode is bidir

A1L109 = DRAM_DQ[1];

--DRAM_DQ[1] is DRAM_DQ[1]
--operation mode is bidir

DRAM_DQ[1]_tri_out = TRI(G1L177, U1_OE);
DRAM_DQ[1] = BIDIR(DRAM_DQ[1]_tri_out);


--A1L111 is DRAM_DQ[2]~13
--operation mode is bidir

A1L111 = DRAM_DQ[2];

--DRAM_DQ[2] is DRAM_DQ[2]
--operation mode is bidir

DRAM_DQ[2]_tri_out = TRI(G1L178, U1_OE);
DRAM_DQ[2] = BIDIR(DRAM_DQ[2]_tri_out);


--A1L113 is DRAM_DQ[3]~12
--operation mode is bidir

A1L113 = DRAM_DQ[3];

--DRAM_DQ[3] is DRAM_DQ[3]
--operation mode is bidir

DRAM_DQ[3]_tri_out = TRI(G1L179, U1_OE);
DRAM_DQ[3] = BIDIR(DRAM_DQ[3]_tri_out);


--A1L115 is DRAM_DQ[4]~11
--operation mode is bidir

A1L115 = DRAM_DQ[4];

--DRAM_DQ[4] is DRAM_DQ[4]
--operation mode is bidir

DRAM_DQ[4]_tri_out = TRI(G1L180, U1_OE);
DRAM_DQ[4] = BIDIR(DRAM_DQ[4]_tri_out);


--A1L117 is DRAM_DQ[5]~10
--operation mode is bidir

A1L117 = DRAM_DQ[5];

--DRAM_DQ[5] is DRAM_DQ[5]
--operation mode is bidir

DRAM_DQ[5]_tri_out = TRI(G1L181, U1_OE);
DRAM_DQ[5] = BIDIR(DRAM_DQ[5]_tri_out);


--A1L119 is DRAM_DQ[6]~9
--operation mode is bidir

A1L119 = DRAM_DQ[6];

--DRAM_DQ[6] is DRAM_DQ[6]
--operation mode is bidir

DRAM_DQ[6]_tri_out = TRI(G1L182, U1_OE);
DRAM_DQ[6] = BIDIR(DRAM_DQ[6]_tri_out);


--A1L121 is DRAM_DQ[7]~8
--operation mode is bidir

A1L121 = DRAM_DQ[7];

--DRAM_DQ[7] is DRAM_DQ[7]
--operation mode is bidir

DRAM_DQ[7]_tri_out = TRI(G1L183, U1_OE);
DRAM_DQ[7] = BIDIR(DRAM_DQ[7]_tri_out);


--A1L123 is DRAM_DQ[8]~7
--operation mode is bidir

A1L123 = DRAM_DQ[8];

--DRAM_DQ[8] is DRAM_DQ[8]
--operation mode is bidir

DRAM_DQ[8]_tri_out = TRI(G1L184, U1_OE);
DRAM_DQ[8] = BIDIR(DRAM_DQ[8]_tri_out);


--A1L125 is DRAM_DQ[9]~6
--operation mode is bidir

A1L125 = DRAM_DQ[9];

--DRAM_DQ[9] is DRAM_DQ[9]
--operation mode is bidir

DRAM_DQ[9]_tri_out = TRI(G1L185, U1_OE);
DRAM_DQ[9] = BIDIR(DRAM_DQ[9]_tri_out);


--A1L127 is DRAM_DQ[10]~5
--operation mode is bidir

A1L127 = DRAM_DQ[10];

--DRAM_DQ[10] is DRAM_DQ[10]
--operation mode is bidir

DRAM_DQ[10]_tri_out = TRI(G1L186, U1_OE);
DRAM_DQ[10] = BIDIR(DRAM_DQ[10]_tri_out);


--A1L129 is DRAM_DQ[11]~4
--operation mode is bidir

A1L129 = DRAM_DQ[11];

--DRAM_DQ[11] is DRAM_DQ[11]
--operation mode is bidir

DRAM_DQ[11]_tri_out = TRI(G1L187, U1_OE);
DRAM_DQ[11] = BIDIR(DRAM_DQ[11]_tri_out);


--A1L131 is DRAM_DQ[12]~3
--operation mode is bidir

A1L131 = DRAM_DQ[12];

--DRAM_DQ[12] is DRAM_DQ[12]
--operation mode is bidir

DRAM_DQ[12]_tri_out = TRI(G1L188, U1_OE);
DRAM_DQ[12] = BIDIR(DRAM_DQ[12]_tri_out);


--A1L133 is DRAM_DQ[13]~2
--operation mode is bidir

A1L133 = DRAM_DQ[13];

--DRAM_DQ[13] is DRAM_DQ[13]
--operation mode is bidir

DRAM_DQ[13]_tri_out = TRI(G1L189, U1_OE);
DRAM_DQ[13] = BIDIR(DRAM_DQ[13]_tri_out);


--A1L135 is DRAM_DQ[14]~1
--operation mode is bidir

A1L135 = DRAM_DQ[14];

--DRAM_DQ[14] is DRAM_DQ[14]
--operation mode is bidir

DRAM_DQ[14]_tri_out = TRI(G1L190, U1_OE);
DRAM_DQ[14] = BIDIR(DRAM_DQ[14]_tri_out);


--DRAM_DQ[15] is DRAM_DQ[15]
--operation mode is bidir

DRAM_DQ[15]_tri_out = TRI(G1L191, U1_OE);
DRAM_DQ[15] = BIDIR(DRAM_DQ[15]_tri_out);


--FL_DQ[0] is FL_DQ[0]
--operation mode is bidir

FL_DQ[0] = BIDIR(OPNDRN(VCC));


--FL_DQ[1] is FL_DQ[1]
--operation mode is bidir

FL_DQ[1] = BIDIR(OPNDRN(VCC));


--FL_DQ[2] is FL_DQ[2]
--operation mode is bidir

FL_DQ[2] = BIDIR(OPNDRN(VCC));


--FL_DQ[3] is FL_DQ[3]
--operation mode is bidir

FL_DQ[3] = BIDIR(OPNDRN(VCC));


--FL_DQ[4] is FL_DQ[4]
--operation mode is bidir

FL_DQ[4] = BIDIR(OPNDRN(VCC));


--FL_DQ[5] is FL_DQ[5]
--operation mode is bidir

FL_DQ[5] = BIDIR(OPNDRN(VCC));


--FL_DQ[6] is FL_DQ[6]
--operation mode is bidir

FL_DQ[6] = BIDIR(OPNDRN(VCC));


--FL_DQ[7] is FL_DQ[7]
--operation mode is bidir

FL_DQ[7] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[0] is SRAM_DQ[0]
--operation mode is bidir

SRAM_DQ[0] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[1] is SRAM_DQ[1]
--operation mode is bidir

SRAM_DQ[1] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[2] is SRAM_DQ[2]
--operation mode is bidir

SRAM_DQ[2] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[3] is SRAM_DQ[3]
--operation mode is bidir

SRAM_DQ[3] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[4] is SRAM_DQ[4]
--operation mode is bidir

SRAM_DQ[4] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[5] is SRAM_DQ[5]
--operation mode is bidir

SRAM_DQ[5] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[6] is SRAM_DQ[6]
--operation mode is bidir

SRAM_DQ[6] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[7] is SRAM_DQ[7]
--operation mode is bidir

SRAM_DQ[7] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[8] is SRAM_DQ[8]
--operation mode is bidir

SRAM_DQ[8] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[9] is SRAM_DQ[9]
--operation mode is bidir

SRAM_DQ[9] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[10] is SRAM_DQ[10]
--operation mode is bidir

SRAM_DQ[10] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[11] is SRAM_DQ[11]
--operation mode is bidir

SRAM_DQ[11] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[12] is SRAM_DQ[12]
--operation mode is bidir

SRAM_DQ[12] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[13] is SRAM_DQ[13]
--operation mode is bidir

SRAM_DQ[13] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[14] is SRAM_DQ[14]
--operation mode is bidir

SRAM_DQ[14] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[15] is SRAM_DQ[15]
--operation mode is bidir

SRAM_DQ[15] = BIDIR(OPNDRN(VCC));


--OTG_DATA[0] is OTG_DATA[0]
--operation mode is bidir

OTG_DATA[0] = BIDIR(OPNDRN(VCC));


--OTG_DATA[1] is OTG_DATA[1]
--operation mode is bidir

OTG_DATA[1] = BIDIR(OPNDRN(VCC));


--OTG_DATA[2] is OTG_DATA[2]
--operation mode is bidir

OTG_DATA[2] = BIDIR(OPNDRN(VCC));


--OTG_DATA[3] is OTG_DATA[3]
--operation mode is bidir

OTG_DATA[3] = BIDIR(OPNDRN(VCC));


--OTG_DATA[4] is OTG_DATA[4]
--operation mode is bidir

OTG_DATA[4] = BIDIR(OPNDRN(VCC));


--OTG_DATA[5] is OTG_DATA[5]
--operation mode is bidir

OTG_DATA[5] = BIDIR(OPNDRN(VCC));


--OTG_DATA[6] is OTG_DATA[6]
--operation mode is bidir

OTG_DATA[6] = BIDIR(OPNDRN(VCC));


--OTG_DATA[7] is OTG_DATA[7]
--operation mode is bidir

OTG_DATA[7] = BIDIR(OPNDRN(VCC));


--OTG_DATA[8] is OTG_DATA[8]
--operation mode is bidir

OTG_DATA[8] = BIDIR(OPNDRN(VCC));


--OTG_DATA[9] is OTG_DATA[9]
--operation mode is bidir

OTG_DATA[9] = BIDIR(OPNDRN(VCC));


--OTG_DATA[10] is OTG_DATA[10]
--operation mode is bidir

OTG_DATA[10] = BIDIR(OPNDRN(VCC));


--OTG_DATA[11] is OTG_DATA[11]
--operation mode is bidir

OTG_DATA[11] = BIDIR(OPNDRN(VCC));


--OTG_DATA[12] is OTG_DATA[12]
--operation mode is bidir

OTG_DATA[12] = BIDIR(OPNDRN(VCC));


--OTG_DATA[13] is OTG_DATA[13]
--operation mode is bidir

OTG_DATA[13] = BIDIR(OPNDRN(VCC));


--OTG_DATA[14] is OTG_DATA[14]
--operation mode is bidir

OTG_DATA[14] = BIDIR(OPNDRN(VCC));


--OTG_DATA[15] is OTG_DATA[15]
--operation mode is bidir

OTG_DATA[15] = BIDIR(OPNDRN(VCC));


--LCD_DATA[0] is LCD_DATA[0]
--operation mode is bidir

LCD_DATA[0] = BIDIR(OPNDRN(VCC));


--LCD_DATA[1] is LCD_DATA[1]
--operation mode is bidir

LCD_DATA[1] = BIDIR(OPNDRN(VCC));


--LCD_DATA[2] is LCD_DATA[2]
--operation mode is bidir

LCD_DATA[2] = BIDIR(OPNDRN(VCC));


--LCD_DATA[3] is LCD_DATA[3]
--operation mode is bidir

LCD_DATA[3] = BIDIR(OPNDRN(VCC));


--LCD_DATA[4] is LCD_DATA[4]
--operation mode is bidir

LCD_DATA[4] = BIDIR(OPNDRN(VCC));


--LCD_DATA[5] is LCD_DATA[5]
--operation mode is bidir

LCD_DATA[5] = BIDIR(OPNDRN(VCC));


--LCD_DATA[6] is LCD_DATA[6]
--operation mode is bidir

LCD_DATA[6] = BIDIR(OPNDRN(VCC));


--LCD_DATA[7] is LCD_DATA[7]
--operation mode is bidir

LCD_DATA[7] = BIDIR(OPNDRN(VCC));


--SD_DAT is SD_DAT
--operation mode is bidir

SD_DAT = BIDIR(OPNDRN(VCC));


--A1L356 is I2C_SDAT~0
--operation mode is bidir

A1L356 = I2C_SDAT;

--I2C_SDAT is I2C_SDAT
--operation mode is bidir

I2C_SDAT = BIDIR(OPNDRN(!PB2L25Q));


--ENET_DATA[0] is ENET_DATA[0]
--operation mode is bidir

ENET_DATA[0] = BIDIR(OPNDRN(VCC));


--ENET_DATA[1] is ENET_DATA[1]
--operation mode is bidir

ENET_DATA[1] = BIDIR(OPNDRN(VCC));


--ENET_DATA[2] is ENET_DATA[2]
--operation mode is bidir

ENET_DATA[2] = BIDIR(OPNDRN(VCC));


--ENET_DATA[3] is ENET_DATA[3]
--operation mode is bidir

ENET_DATA[3] = BIDIR(OPNDRN(VCC));


--ENET_DATA[4] is ENET_DATA[4]
--operation mode is bidir

ENET_DATA[4] = BIDIR(OPNDRN(VCC));


--ENET_DATA[5] is ENET_DATA[5]
--operation mode is bidir

ENET_DATA[5] = BIDIR(OPNDRN(VCC));


--ENET_DATA[6] is ENET_DATA[6]
--operation mode is bidir

ENET_DATA[6] = BIDIR(OPNDRN(VCC));


--ENET_DATA[7] is ENET_DATA[7]
--operation mode is bidir

ENET_DATA[7] = BIDIR(OPNDRN(VCC));


--ENET_DATA[8] is ENET_DATA[8]
--operation mode is bidir

ENET_DATA[8] = BIDIR(OPNDRN(VCC));


--ENET_DATA[9] is ENET_DATA[9]
--operation mode is bidir

ENET_DATA[9] = BIDIR(OPNDRN(VCC));


--ENET_DATA[10] is ENET_DATA[10]
--operation mode is bidir

ENET_DATA[10] = BIDIR(OPNDRN(VCC));


--ENET_DATA[11] is ENET_DATA[11]
--operation mode is bidir

ENET_DATA[11] = BIDIR(OPNDRN(VCC));


--ENET_DATA[12] is ENET_DATA[12]
--operation mode is bidir

ENET_DATA[12] = BIDIR(OPNDRN(VCC));


--ENET_DATA[13] is ENET_DATA[13]
--operation mode is bidir

ENET_DATA[13] = BIDIR(OPNDRN(VCC));


--ENET_DATA[14] is ENET_DATA[14]
--operation mode is bidir

ENET_DATA[14] = BIDIR(OPNDRN(VCC));


--ENET_DATA[15] is ENET_DATA[15]
--operation mode is bidir

ENET_DATA[15] = BIDIR(OPNDRN(VCC));


--AUD_DACLRCK is AUD_DACLRCK
--operation mode is bidir

AUD_DACLRCK_tri_out = TRI(K1_LRCK_1X, VCC);
AUD_DACLRCK = BIDIR(AUD_DACLRCK_tri_out);


--AUD_BCLK is AUD_BCLK
--operation mode is bidir

AUD_BCLK_tri_out = TRI(K1_oAUD_BCK, VCC);
AUD_BCLK = BIDIR(AUD_BCLK_tri_out);


--A1L243 is GPIO_1[0]~9
--operation mode is bidir

A1L243 = GPIO_1[0];

--GPIO_1[0] is GPIO_1[0]
--operation mode is bidir

GPIO_1[0] = BIDIR(OPNDRN(VCC));


--A1L245 is GPIO_1[1]~8
--operation mode is bidir

A1L245 = GPIO_1[1];

--GPIO_1[1] is GPIO_1[1]
--operation mode is bidir

GPIO_1[1] = BIDIR(OPNDRN(VCC));


--A1L247 is GPIO_1[2]~5
--operation mode is bidir

A1L247 = GPIO_1[2];

--GPIO_1[2] is GPIO_1[2]
--operation mode is bidir

GPIO_1[2] = BIDIR(OPNDRN(VCC));


--A1L249 is GPIO_1[3]~6
--operation mode is bidir

A1L249 = GPIO_1[3];

--GPIO_1[3] is GPIO_1[3]
--operation mode is bidir

GPIO_1[3] = BIDIR(OPNDRN(VCC));


--A1L251 is GPIO_1[4]~4
--operation mode is bidir

A1L251 = GPIO_1[4];

--GPIO_1[4] is GPIO_1[4]
--operation mode is bidir

GPIO_1[4] = BIDIR(OPNDRN(VCC));


--A1L253 is GPIO_1[5]~7
--operation mode is bidir

A1L253 = GPIO_1[5];

--GPIO_1[5] is GPIO_1[5]
--operation mode is bidir

GPIO_1[5] = BIDIR(OPNDRN(VCC));


--A1L255 is GPIO_1[6]~3
--operation mode is bidir

A1L255 = GPIO_1[6];

--GPIO_1[6] is GPIO_1[6]
--operation mode is bidir

GPIO_1[6] = BIDIR(OPNDRN(VCC));


--A1L257 is GPIO_1[7]~2
--operation mode is bidir

A1L257 = GPIO_1[7];

--GPIO_1[7] is GPIO_1[7]
--operation mode is bidir

GPIO_1[7] = BIDIR(OPNDRN(VCC));


--A1L259 is GPIO_1[8]~1
--operation mode is bidir

A1L259 = GPIO_1[8];

--GPIO_1[8] is GPIO_1[8]
--operation mode is bidir

GPIO_1[8] = BIDIR(OPNDRN(VCC));


--A1L261 is GPIO_1[9]~0
--operation mode is bidir

A1L261 = GPIO_1[9];

--GPIO_1[9] is GPIO_1[9]
--operation mode is bidir

GPIO_1[9] = BIDIR(OPNDRN(VCC));


--CCD_PIXCLK is CCD_PIXCLK
--operation mode is bidir

CCD_PIXCLK = GPIO_1[10];

--GPIO_1[10] is GPIO_1[10]
--operation mode is bidir

GPIO_1[10] = BIDIR(OPNDRN(VCC));


--GPIO_1[11] is GPIO_1[11]
--operation mode is bidir

GPIO_1[11]_tri_out = TRI(CCD_MCLK, VCC);
GPIO_1[11] = BIDIR(GPIO_1[11]_tri_out);


--A1L265 is GPIO_1[12]~11
--operation mode is bidir

A1L265 = GPIO_1[12];

--GPIO_1[12] is GPIO_1[12]
--operation mode is bidir

GPIO_1[12] = BIDIR(OPNDRN(VCC));


--A1L267 is GPIO_1[13]~10
--operation mode is bidir

A1L267 = GPIO_1[13];

--GPIO_1[13] is GPIO_1[13]
--operation mode is bidir

GPIO_1[13] = BIDIR(OPNDRN(VCC));


--GPIO_1[14] is GPIO_1[14]
--operation mode is bidir

GPIO_1[14]_tri_out = TRI(PB1L17, VCC);
GPIO_1[14] = BIDIR(GPIO_1[14]_tri_out);


--CCD_SDAT is CCD_SDAT
--operation mode is bidir

CCD_SDAT = GPIO_1[15];

--GPIO_1[15] is GPIO_1[15]
--operation mode is bidir

GPIO_1[15] = BIDIR(OPNDRN(!PB1L25Q));


--AB2L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr~2
AB2L2 = !AB2_p0addr;


--U1L19 is Sdram_Control_4Port:u6|command:command1|REF_ACK~56
U1L19 = !U1_REF_ACK;


