/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_t2_intr.h $
 * $brcm_Revision: Hydra_Software_Devel/4 $
 * $brcm_Date: 11/9/10 4:35p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Nov  9 15:57:28 2010
 *                 MD5 Checksum         06d1d82bb69aa82337907497f8e5e951
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3461/rdb/a0/bchp_t2_intr.h $
 * 
 * Hydra_Software_Devel/4   11/9/10 4:35p farshidf
 * SW3461-1: update RDB
 *
 ***************************************************************************/

#ifndef BCHP_T2_INTR_H__
#define BCHP_T2_INTR_H__

/***************************************************************************
 *T2_INTR - T2 L2 Interrupt Control Registers
 ***************************************************************************/
#define BCHP_T2_INTR_CPU_STATUS                  0x000d0a00 /* CPU interrupt Status Register */
#define BCHP_T2_INTR_CPU_SET                     0x000d0a04 /* CPU interrupt Set Register */
#define BCHP_T2_INTR_CPU_CLEAR                   0x000d0a08 /* CPU interrupt Clear Register */
#define BCHP_T2_INTR_CPU_MASK_STATUS             0x000d0a0c /* CPU interrupt Mask Status Register */
#define BCHP_T2_INTR_CPU_MASK_SET                0x000d0a10 /* CPU interrupt Mask Set Register */
#define BCHP_T2_INTR_CPU_MASK_CLEAR              0x000d0a14 /* CPU interrupt Mask Clear Register */
#define BCHP_T2_INTR_PCI_STATUS                  0x000d0a18 /* PCI interrupt Status Register */
#define BCHP_T2_INTR_PCI_SET                     0x000d0a1c /* PCI interrupt Set Register */
#define BCHP_T2_INTR_PCI_CLEAR                   0x000d0a20 /* PCI interrupt Clear Register */
#define BCHP_T2_INTR_PCI_MASK_STATUS             0x000d0a24 /* PCI interrupt Mask Status Register */
#define BCHP_T2_INTR_PCI_MASK_SET                0x000d0a28 /* PCI interrupt Mask Set Register */
#define BCHP_T2_INTR_PCI_MASK_CLEAR              0x000d0a2c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* T2_INTR :: CPU_STATUS :: reserved0 [31:29] */
#define BCHP_T2_INTR_CPU_STATUS_reserved0_MASK                     0xe0000000
#define BCHP_T2_INTR_CPU_STATUS_reserved0_SHIFT                    29

/* T2_INTR :: CPU_STATUS :: OI_INTR3 [28:28] */
#define BCHP_T2_INTR_CPU_STATUS_OI_INTR3_MASK                      0x10000000
#define BCHP_T2_INTR_CPU_STATUS_OI_INTR3_SHIFT                     28

/* T2_INTR :: CPU_STATUS :: OI_INTR2 [27:27] */
#define BCHP_T2_INTR_CPU_STATUS_OI_INTR2_MASK                      0x08000000
#define BCHP_T2_INTR_CPU_STATUS_OI_INTR2_SHIFT                     27

/* T2_INTR :: CPU_STATUS :: OI_INTR1 [26:26] */
#define BCHP_T2_INTR_CPU_STATUS_OI_INTR1_MASK                      0x04000000
#define BCHP_T2_INTR_CPU_STATUS_OI_INTR1_SHIFT                     26

/* T2_INTR :: CPU_STATUS :: P1_DEC_FEF_INTR [25:25] */
#define BCHP_T2_INTR_CPU_STATUS_P1_DEC_FEF_INTR_MASK               0x02000000
#define BCHP_T2_INTR_CPU_STATUS_P1_DEC_FEF_INTR_SHIFT              25

/* T2_INTR :: CPU_STATUS :: OFDM_FRAME_END_INTR [24:24] */
#define BCHP_T2_INTR_CPU_STATUS_OFDM_FRAME_END_INTR_MASK           0x01000000
#define BCHP_T2_INTR_CPU_STATUS_OFDM_FRAME_END_INTR_SHIFT          24

/* T2_INTR :: CPU_STATUS :: INBAND1_DEC_DONE_INTR [23:23] */
#define BCHP_T2_INTR_CPU_STATUS_INBAND1_DEC_DONE_INTR_MASK         0x00800000
#define BCHP_T2_INTR_CPU_STATUS_INBAND1_DEC_DONE_INTR_SHIFT        23

/* T2_INTR :: CPU_STATUS :: INBAND0_DEC_DONE_INTR [22:22] */
#define BCHP_T2_INTR_CPU_STATUS_INBAND0_DEC_DONE_INTR_MASK         0x00400000
#define BCHP_T2_INTR_CPU_STATUS_INBAND0_DEC_DONE_INTR_SHIFT        22

/* T2_INTR :: CPU_STATUS :: L1_POST_DEC_DONE_INTR [21:21] */
#define BCHP_T2_INTR_CPU_STATUS_L1_POST_DEC_DONE_INTR_MASK         0x00200000
#define BCHP_T2_INTR_CPU_STATUS_L1_POST_DEC_DONE_INTR_SHIFT        21

/* T2_INTR :: CPU_STATUS :: L1_PRE_DEC_DONE_INTR [20:20] */
#define BCHP_T2_INTR_CPU_STATUS_L1_PRE_DEC_DONE_INTR_MASK          0x00100000
#define BCHP_T2_INTR_CPU_STATUS_L1_PRE_DEC_DONE_INTR_SHIFT         20

/* T2_INTR :: CPU_STATUS :: FDI_MEM_OFLOW_INTR [19:19] */
#define BCHP_T2_INTR_CPU_STATUS_FDI_MEM_OFLOW_INTR_MASK            0x00080000
#define BCHP_T2_INTR_CPU_STATUS_FDI_MEM_OFLOW_INTR_SHIFT           19

/* T2_INTR :: CPU_STATUS :: WPO_SEARCH_DONE_INTR [18:18] */
#define BCHP_T2_INTR_CPU_STATUS_WPO_SEARCH_DONE_INTR_MASK          0x00040000
#define BCHP_T2_INTR_CPU_STATUS_WPO_SEARCH_DONE_INTR_SHIFT         18

/* T2_INTR :: CPU_STATUS :: WPO_SEARCH_START_INTR [17:17] */
#define BCHP_T2_INTR_CPU_STATUS_WPO_SEARCH_START_INTR_MASK         0x00020000
#define BCHP_T2_INTR_CPU_STATUS_WPO_SEARCH_START_INTR_SHIFT        17

/* T2_INTR :: CPU_STATUS :: FFT_SLIP_VALID_INTR [16:16] */
#define BCHP_T2_INTR_CPU_STATUS_FFT_SLIP_VALID_INTR_MASK           0x00010000
#define BCHP_T2_INTR_CPU_STATUS_FFT_SLIP_VALID_INTR_SHIFT          16

/* T2_INTR :: CPU_STATUS :: TI_EST_VALID_INTR [15:15] */
#define BCHP_T2_INTR_CPU_STATUS_TI_EST_VALID_INTR_MASK             0x00008000
#define BCHP_T2_INTR_CPU_STATUS_TI_EST_VALID_INTR_SHIFT            15

/* T2_INTR :: CPU_STATUS :: PP_TRK_DONE_INTR [14:14] */
#define BCHP_T2_INTR_CPU_STATUS_PP_TRK_DONE_INTR_MASK              0x00004000
#define BCHP_T2_INTR_CPU_STATUS_PP_TRK_DONE_INTR_SHIFT             14

/* T2_INTR :: CPU_STATUS :: PP_ACQ_DONE_INTR [13:13] */
#define BCHP_T2_INTR_CPU_STATUS_PP_ACQ_DONE_INTR_MASK              0x00002000
#define BCHP_T2_INTR_CPU_STATUS_PP_ACQ_DONE_INTR_SHIFT             13

/* T2_INTR :: CPU_STATUS :: PP_ACQ_SYM_DONE_INTR [12:12] */
#define BCHP_T2_INTR_CPU_STATUS_PP_ACQ_SYM_DONE_INTR_MASK          0x00001000
#define BCHP_T2_INTR_CPU_STATUS_PP_ACQ_SYM_DONE_INTR_SHIFT         12

/* T2_INTR :: CPU_STATUS :: GI_TRIGGER_DONE_INTR [11:11] */
#define BCHP_T2_INTR_CPU_STATUS_GI_TRIGGER_DONE_INTR_MASK          0x00000800
#define BCHP_T2_INTR_CPU_STATUS_GI_TRIGGER_DONE_INTR_SHIFT         11

/* T2_INTR :: CPU_STATUS :: GI_SEARCH_DONE_INTR [10:10] */
#define BCHP_T2_INTR_CPU_STATUS_GI_SEARCH_DONE_INTR_MASK           0x00000400
#define BCHP_T2_INTR_CPU_STATUS_GI_SEARCH_DONE_INTR_SHIFT          10

/* T2_INTR :: CPU_STATUS :: P1_DEC_VALID_INTR [09:09] */
#define BCHP_T2_INTR_CPU_STATUS_P1_DEC_VALID_INTR_MASK             0x00000200
#define BCHP_T2_INTR_CPU_STATUS_P1_DEC_VALID_INTR_SHIFT            9

/* T2_INTR :: CPU_STATUS :: P1_DEC_ERR_INTR [08:08] */
#define BCHP_T2_INTR_CPU_STATUS_P1_DEC_ERR_INTR_MASK               0x00000100
#define BCHP_T2_INTR_CPU_STATUS_P1_DEC_ERR_INTR_SHIFT              8

/* T2_INTR :: CPU_STATUS :: P1_VAL_VALID_INTR [07:07] */
#define BCHP_T2_INTR_CPU_STATUS_P1_VAL_VALID_INTR_MASK             0x00000080
#define BCHP_T2_INTR_CPU_STATUS_P1_VAL_VALID_INTR_SHIFT            7

/* T2_INTR :: CPU_STATUS :: P1_VAL_ERR_INTR [06:06] */
#define BCHP_T2_INTR_CPU_STATUS_P1_VAL_ERR_INTR_MASK               0x00000040
#define BCHP_T2_INTR_CPU_STATUS_P1_VAL_ERR_INTR_SHIFT              6

/* T2_INTR :: CPU_STATUS :: P1_DET_VALID_INTR [05:05] */
#define BCHP_T2_INTR_CPU_STATUS_P1_DET_VALID_INTR_MASK             0x00000020
#define BCHP_T2_INTR_CPU_STATUS_P1_DET_VALID_INTR_SHIFT            5

/* T2_INTR :: CPU_STATUS :: P1_DET_ERR_INTR [04:04] */
#define BCHP_T2_INTR_CPU_STATUS_P1_DET_ERR_INTR_MASK               0x00000010
#define BCHP_T2_INTR_CPU_STATUS_P1_DET_ERR_INTR_SHIFT              4

/* T2_INTR :: CPU_STATUS :: FBCNT1_INTR [03:03] */
#define BCHP_T2_INTR_CPU_STATUS_FBCNT1_INTR_MASK                   0x00000008
#define BCHP_T2_INTR_CPU_STATUS_FBCNT1_INTR_SHIFT                  3

/* T2_INTR :: CPU_STATUS :: FBCNT0_INTR [02:02] */
#define BCHP_T2_INTR_CPU_STATUS_FBCNT0_INTR_MASK                   0x00000004
#define BCHP_T2_INTR_CPU_STATUS_FBCNT0_INTR_SHIFT                  2

/* T2_INTR :: CPU_STATUS :: FSCNT1_INTR [01:01] */
#define BCHP_T2_INTR_CPU_STATUS_FSCNT1_INTR_MASK                   0x00000002
#define BCHP_T2_INTR_CPU_STATUS_FSCNT1_INTR_SHIFT                  1

/* T2_INTR :: CPU_STATUS :: FSCNT0_INTR [00:00] */
#define BCHP_T2_INTR_CPU_STATUS_FSCNT0_INTR_MASK                   0x00000001
#define BCHP_T2_INTR_CPU_STATUS_FSCNT0_INTR_SHIFT                  0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* T2_INTR :: CPU_SET :: reserved0 [31:29] */
#define BCHP_T2_INTR_CPU_SET_reserved0_MASK                        0xe0000000
#define BCHP_T2_INTR_CPU_SET_reserved0_SHIFT                       29

/* T2_INTR :: CPU_SET :: OI_INTR3 [28:28] */
#define BCHP_T2_INTR_CPU_SET_OI_INTR3_MASK                         0x10000000
#define BCHP_T2_INTR_CPU_SET_OI_INTR3_SHIFT                        28

/* T2_INTR :: CPU_SET :: OI_INTR2 [27:27] */
#define BCHP_T2_INTR_CPU_SET_OI_INTR2_MASK                         0x08000000
#define BCHP_T2_INTR_CPU_SET_OI_INTR2_SHIFT                        27

/* T2_INTR :: CPU_SET :: OI_INTR1 [26:26] */
#define BCHP_T2_INTR_CPU_SET_OI_INTR1_MASK                         0x04000000
#define BCHP_T2_INTR_CPU_SET_OI_INTR1_SHIFT                        26

/* T2_INTR :: CPU_SET :: P1_DEC_FEF_INTR [25:25] */
#define BCHP_T2_INTR_CPU_SET_P1_DEC_FEF_INTR_MASK                  0x02000000
#define BCHP_T2_INTR_CPU_SET_P1_DEC_FEF_INTR_SHIFT                 25

/* T2_INTR :: CPU_SET :: OFDM_FRAME_END_INTR [24:24] */
#define BCHP_T2_INTR_CPU_SET_OFDM_FRAME_END_INTR_MASK              0x01000000
#define BCHP_T2_INTR_CPU_SET_OFDM_FRAME_END_INTR_SHIFT             24

/* T2_INTR :: CPU_SET :: INBAND1_DEC_DONE_INTR [23:23] */
#define BCHP_T2_INTR_CPU_SET_INBAND1_DEC_DONE_INTR_MASK            0x00800000
#define BCHP_T2_INTR_CPU_SET_INBAND1_DEC_DONE_INTR_SHIFT           23

/* T2_INTR :: CPU_SET :: INBAND0_DEC_DONE_INTR [22:22] */
#define BCHP_T2_INTR_CPU_SET_INBAND0_DEC_DONE_INTR_MASK            0x00400000
#define BCHP_T2_INTR_CPU_SET_INBAND0_DEC_DONE_INTR_SHIFT           22

/* T2_INTR :: CPU_SET :: L1_POST_DEC_DONE_INTR [21:21] */
#define BCHP_T2_INTR_CPU_SET_L1_POST_DEC_DONE_INTR_MASK            0x00200000
#define BCHP_T2_INTR_CPU_SET_L1_POST_DEC_DONE_INTR_SHIFT           21

/* T2_INTR :: CPU_SET :: L1_PRE_DEC_DONE_INTR [20:20] */
#define BCHP_T2_INTR_CPU_SET_L1_PRE_DEC_DONE_INTR_MASK             0x00100000
#define BCHP_T2_INTR_CPU_SET_L1_PRE_DEC_DONE_INTR_SHIFT            20

/* T2_INTR :: CPU_SET :: FDI_MEM_OFLOW_INTR [19:19] */
#define BCHP_T2_INTR_CPU_SET_FDI_MEM_OFLOW_INTR_MASK               0x00080000
#define BCHP_T2_INTR_CPU_SET_FDI_MEM_OFLOW_INTR_SHIFT              19

/* T2_INTR :: CPU_SET :: WPO_SEARCH_DONE_INTR [18:18] */
#define BCHP_T2_INTR_CPU_SET_WPO_SEARCH_DONE_INTR_MASK             0x00040000
#define BCHP_T2_INTR_CPU_SET_WPO_SEARCH_DONE_INTR_SHIFT            18

/* T2_INTR :: CPU_SET :: WPO_SEARCH_START_INTR [17:17] */
#define BCHP_T2_INTR_CPU_SET_WPO_SEARCH_START_INTR_MASK            0x00020000
#define BCHP_T2_INTR_CPU_SET_WPO_SEARCH_START_INTR_SHIFT           17

/* T2_INTR :: CPU_SET :: FFT_SLIP_VALID_INTR [16:16] */
#define BCHP_T2_INTR_CPU_SET_FFT_SLIP_VALID_INTR_MASK              0x00010000
#define BCHP_T2_INTR_CPU_SET_FFT_SLIP_VALID_INTR_SHIFT             16

/* T2_INTR :: CPU_SET :: TI_EST_VALID_INTR [15:15] */
#define BCHP_T2_INTR_CPU_SET_TI_EST_VALID_INTR_MASK                0x00008000
#define BCHP_T2_INTR_CPU_SET_TI_EST_VALID_INTR_SHIFT               15

/* T2_INTR :: CPU_SET :: PP_TRK_DONE_INTR [14:14] */
#define BCHP_T2_INTR_CPU_SET_PP_TRK_DONE_INTR_MASK                 0x00004000
#define BCHP_T2_INTR_CPU_SET_PP_TRK_DONE_INTR_SHIFT                14

/* T2_INTR :: CPU_SET :: PP_ACQ_DONE_INTR [13:13] */
#define BCHP_T2_INTR_CPU_SET_PP_ACQ_DONE_INTR_MASK                 0x00002000
#define BCHP_T2_INTR_CPU_SET_PP_ACQ_DONE_INTR_SHIFT                13

/* T2_INTR :: CPU_SET :: PP_ACQ_SYM_DONE_INTR [12:12] */
#define BCHP_T2_INTR_CPU_SET_PP_ACQ_SYM_DONE_INTR_MASK             0x00001000
#define BCHP_T2_INTR_CPU_SET_PP_ACQ_SYM_DONE_INTR_SHIFT            12

/* T2_INTR :: CPU_SET :: GI_TRIGGER_DONE_INTR [11:11] */
#define BCHP_T2_INTR_CPU_SET_GI_TRIGGER_DONE_INTR_MASK             0x00000800
#define BCHP_T2_INTR_CPU_SET_GI_TRIGGER_DONE_INTR_SHIFT            11

/* T2_INTR :: CPU_SET :: GI_SEARCH_DONE_INTR [10:10] */
#define BCHP_T2_INTR_CPU_SET_GI_SEARCH_DONE_INTR_MASK              0x00000400
#define BCHP_T2_INTR_CPU_SET_GI_SEARCH_DONE_INTR_SHIFT             10

/* T2_INTR :: CPU_SET :: P1_DEC_VALID_INTR [09:09] */
#define BCHP_T2_INTR_CPU_SET_P1_DEC_VALID_INTR_MASK                0x00000200
#define BCHP_T2_INTR_CPU_SET_P1_DEC_VALID_INTR_SHIFT               9

/* T2_INTR :: CPU_SET :: P1_DEC_ERR_INTR [08:08] */
#define BCHP_T2_INTR_CPU_SET_P1_DEC_ERR_INTR_MASK                  0x00000100
#define BCHP_T2_INTR_CPU_SET_P1_DEC_ERR_INTR_SHIFT                 8

/* T2_INTR :: CPU_SET :: P1_VAL_VALID_INTR [07:07] */
#define BCHP_T2_INTR_CPU_SET_P1_VAL_VALID_INTR_MASK                0x00000080
#define BCHP_T2_INTR_CPU_SET_P1_VAL_VALID_INTR_SHIFT               7

/* T2_INTR :: CPU_SET :: P1_VAL_ERR_INTR [06:06] */
#define BCHP_T2_INTR_CPU_SET_P1_VAL_ERR_INTR_MASK                  0x00000040
#define BCHP_T2_INTR_CPU_SET_P1_VAL_ERR_INTR_SHIFT                 6

/* T2_INTR :: CPU_SET :: P1_DET_VALID_INTR [05:05] */
#define BCHP_T2_INTR_CPU_SET_P1_DET_VALID_INTR_MASK                0x00000020
#define BCHP_T2_INTR_CPU_SET_P1_DET_VALID_INTR_SHIFT               5

/* T2_INTR :: CPU_SET :: P1_DET_ERR_INTR [04:04] */
#define BCHP_T2_INTR_CPU_SET_P1_DET_ERR_INTR_MASK                  0x00000010
#define BCHP_T2_INTR_CPU_SET_P1_DET_ERR_INTR_SHIFT                 4

/* T2_INTR :: CPU_SET :: FBCNT1_INTR [03:03] */
#define BCHP_T2_INTR_CPU_SET_FBCNT1_INTR_MASK                      0x00000008
#define BCHP_T2_INTR_CPU_SET_FBCNT1_INTR_SHIFT                     3

/* T2_INTR :: CPU_SET :: FBCNT0_INTR [02:02] */
#define BCHP_T2_INTR_CPU_SET_FBCNT0_INTR_MASK                      0x00000004
#define BCHP_T2_INTR_CPU_SET_FBCNT0_INTR_SHIFT                     2

/* T2_INTR :: CPU_SET :: FSCNT1_INTR [01:01] */
#define BCHP_T2_INTR_CPU_SET_FSCNT1_INTR_MASK                      0x00000002
#define BCHP_T2_INTR_CPU_SET_FSCNT1_INTR_SHIFT                     1

/* T2_INTR :: CPU_SET :: FSCNT0_INTR [00:00] */
#define BCHP_T2_INTR_CPU_SET_FSCNT0_INTR_MASK                      0x00000001
#define BCHP_T2_INTR_CPU_SET_FSCNT0_INTR_SHIFT                     0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* T2_INTR :: CPU_CLEAR :: reserved0 [31:29] */
#define BCHP_T2_INTR_CPU_CLEAR_reserved0_MASK                      0xe0000000
#define BCHP_T2_INTR_CPU_CLEAR_reserved0_SHIFT                     29

/* T2_INTR :: CPU_CLEAR :: OI_INTR3 [28:28] */
#define BCHP_T2_INTR_CPU_CLEAR_OI_INTR3_MASK                       0x10000000
#define BCHP_T2_INTR_CPU_CLEAR_OI_INTR3_SHIFT                      28

/* T2_INTR :: CPU_CLEAR :: OI_INTR2 [27:27] */
#define BCHP_T2_INTR_CPU_CLEAR_OI_INTR2_MASK                       0x08000000
#define BCHP_T2_INTR_CPU_CLEAR_OI_INTR2_SHIFT                      27

/* T2_INTR :: CPU_CLEAR :: OI_INTR1 [26:26] */
#define BCHP_T2_INTR_CPU_CLEAR_OI_INTR1_MASK                       0x04000000
#define BCHP_T2_INTR_CPU_CLEAR_OI_INTR1_SHIFT                      26

/* T2_INTR :: CPU_CLEAR :: P1_DEC_FEF_INTR [25:25] */
#define BCHP_T2_INTR_CPU_CLEAR_P1_DEC_FEF_INTR_MASK                0x02000000
#define BCHP_T2_INTR_CPU_CLEAR_P1_DEC_FEF_INTR_SHIFT               25

/* T2_INTR :: CPU_CLEAR :: OFDM_FRAME_END_INTR [24:24] */
#define BCHP_T2_INTR_CPU_CLEAR_OFDM_FRAME_END_INTR_MASK            0x01000000
#define BCHP_T2_INTR_CPU_CLEAR_OFDM_FRAME_END_INTR_SHIFT           24

/* T2_INTR :: CPU_CLEAR :: INBAND1_DEC_DONE_INTR [23:23] */
#define BCHP_T2_INTR_CPU_CLEAR_INBAND1_DEC_DONE_INTR_MASK          0x00800000
#define BCHP_T2_INTR_CPU_CLEAR_INBAND1_DEC_DONE_INTR_SHIFT         23

/* T2_INTR :: CPU_CLEAR :: INBAND0_DEC_DONE_INTR [22:22] */
#define BCHP_T2_INTR_CPU_CLEAR_INBAND0_DEC_DONE_INTR_MASK          0x00400000
#define BCHP_T2_INTR_CPU_CLEAR_INBAND0_DEC_DONE_INTR_SHIFT         22

/* T2_INTR :: CPU_CLEAR :: L1_POST_DEC_DONE_INTR [21:21] */
#define BCHP_T2_INTR_CPU_CLEAR_L1_POST_DEC_DONE_INTR_MASK          0x00200000
#define BCHP_T2_INTR_CPU_CLEAR_L1_POST_DEC_DONE_INTR_SHIFT         21

/* T2_INTR :: CPU_CLEAR :: L1_PRE_DEC_DONE_INTR [20:20] */
#define BCHP_T2_INTR_CPU_CLEAR_L1_PRE_DEC_DONE_INTR_MASK           0x00100000
#define BCHP_T2_INTR_CPU_CLEAR_L1_PRE_DEC_DONE_INTR_SHIFT          20

/* T2_INTR :: CPU_CLEAR :: FDI_MEM_OFLOW_INTR [19:19] */
#define BCHP_T2_INTR_CPU_CLEAR_FDI_MEM_OFLOW_INTR_MASK             0x00080000
#define BCHP_T2_INTR_CPU_CLEAR_FDI_MEM_OFLOW_INTR_SHIFT            19

/* T2_INTR :: CPU_CLEAR :: WPO_SEARCH_DONE_INTR [18:18] */
#define BCHP_T2_INTR_CPU_CLEAR_WPO_SEARCH_DONE_INTR_MASK           0x00040000
#define BCHP_T2_INTR_CPU_CLEAR_WPO_SEARCH_DONE_INTR_SHIFT          18

/* T2_INTR :: CPU_CLEAR :: WPO_SEARCH_START_INTR [17:17] */
#define BCHP_T2_INTR_CPU_CLEAR_WPO_SEARCH_START_INTR_MASK          0x00020000
#define BCHP_T2_INTR_CPU_CLEAR_WPO_SEARCH_START_INTR_SHIFT         17

/* T2_INTR :: CPU_CLEAR :: FFT_SLIP_VALID_INTR [16:16] */
#define BCHP_T2_INTR_CPU_CLEAR_FFT_SLIP_VALID_INTR_MASK            0x00010000
#define BCHP_T2_INTR_CPU_CLEAR_FFT_SLIP_VALID_INTR_SHIFT           16

/* T2_INTR :: CPU_CLEAR :: TI_EST_VALID_INTR [15:15] */
#define BCHP_T2_INTR_CPU_CLEAR_TI_EST_VALID_INTR_MASK              0x00008000
#define BCHP_T2_INTR_CPU_CLEAR_TI_EST_VALID_INTR_SHIFT             15

/* T2_INTR :: CPU_CLEAR :: PP_TRK_DONE_INTR [14:14] */
#define BCHP_T2_INTR_CPU_CLEAR_PP_TRK_DONE_INTR_MASK               0x00004000
#define BCHP_T2_INTR_CPU_CLEAR_PP_TRK_DONE_INTR_SHIFT              14

/* T2_INTR :: CPU_CLEAR :: PP_ACQ_DONE_INTR [13:13] */
#define BCHP_T2_INTR_CPU_CLEAR_PP_ACQ_DONE_INTR_MASK               0x00002000
#define BCHP_T2_INTR_CPU_CLEAR_PP_ACQ_DONE_INTR_SHIFT              13

/* T2_INTR :: CPU_CLEAR :: PP_ACQ_SYM_DONE_INTR [12:12] */
#define BCHP_T2_INTR_CPU_CLEAR_PP_ACQ_SYM_DONE_INTR_MASK           0x00001000
#define BCHP_T2_INTR_CPU_CLEAR_PP_ACQ_SYM_DONE_INTR_SHIFT          12

/* T2_INTR :: CPU_CLEAR :: GI_TRIGGER_DONE_INTR [11:11] */
#define BCHP_T2_INTR_CPU_CLEAR_GI_TRIGGER_DONE_INTR_MASK           0x00000800
#define BCHP_T2_INTR_CPU_CLEAR_GI_TRIGGER_DONE_INTR_SHIFT          11

/* T2_INTR :: CPU_CLEAR :: GI_SEARCH_DONE_INTR [10:10] */
#define BCHP_T2_INTR_CPU_CLEAR_GI_SEARCH_DONE_INTR_MASK            0x00000400
#define BCHP_T2_INTR_CPU_CLEAR_GI_SEARCH_DONE_INTR_SHIFT           10

/* T2_INTR :: CPU_CLEAR :: P1_DEC_VALID_INTR [09:09] */
#define BCHP_T2_INTR_CPU_CLEAR_P1_DEC_VALID_INTR_MASK              0x00000200
#define BCHP_T2_INTR_CPU_CLEAR_P1_DEC_VALID_INTR_SHIFT             9

/* T2_INTR :: CPU_CLEAR :: P1_DEC_ERR_INTR [08:08] */
#define BCHP_T2_INTR_CPU_CLEAR_P1_DEC_ERR_INTR_MASK                0x00000100
#define BCHP_T2_INTR_CPU_CLEAR_P1_DEC_ERR_INTR_SHIFT               8

/* T2_INTR :: CPU_CLEAR :: P1_VAL_VALID_INTR [07:07] */
#define BCHP_T2_INTR_CPU_CLEAR_P1_VAL_VALID_INTR_MASK              0x00000080
#define BCHP_T2_INTR_CPU_CLEAR_P1_VAL_VALID_INTR_SHIFT             7

/* T2_INTR :: CPU_CLEAR :: P1_VAL_ERR_INTR [06:06] */
#define BCHP_T2_INTR_CPU_CLEAR_P1_VAL_ERR_INTR_MASK                0x00000040
#define BCHP_T2_INTR_CPU_CLEAR_P1_VAL_ERR_INTR_SHIFT               6

/* T2_INTR :: CPU_CLEAR :: P1_DET_VALID_INTR [05:05] */
#define BCHP_T2_INTR_CPU_CLEAR_P1_DET_VALID_INTR_MASK              0x00000020
#define BCHP_T2_INTR_CPU_CLEAR_P1_DET_VALID_INTR_SHIFT             5

/* T2_INTR :: CPU_CLEAR :: P1_DET_ERR_INTR [04:04] */
#define BCHP_T2_INTR_CPU_CLEAR_P1_DET_ERR_INTR_MASK                0x00000010
#define BCHP_T2_INTR_CPU_CLEAR_P1_DET_ERR_INTR_SHIFT               4

/* T2_INTR :: CPU_CLEAR :: FBCNT1_INTR [03:03] */
#define BCHP_T2_INTR_CPU_CLEAR_FBCNT1_INTR_MASK                    0x00000008
#define BCHP_T2_INTR_CPU_CLEAR_FBCNT1_INTR_SHIFT                   3

/* T2_INTR :: CPU_CLEAR :: FBCNT0_INTR [02:02] */
#define BCHP_T2_INTR_CPU_CLEAR_FBCNT0_INTR_MASK                    0x00000004
#define BCHP_T2_INTR_CPU_CLEAR_FBCNT0_INTR_SHIFT                   2

/* T2_INTR :: CPU_CLEAR :: FSCNT1_INTR [01:01] */
#define BCHP_T2_INTR_CPU_CLEAR_FSCNT1_INTR_MASK                    0x00000002
#define BCHP_T2_INTR_CPU_CLEAR_FSCNT1_INTR_SHIFT                   1

/* T2_INTR :: CPU_CLEAR :: FSCNT0_INTR [00:00] */
#define BCHP_T2_INTR_CPU_CLEAR_FSCNT0_INTR_MASK                    0x00000001
#define BCHP_T2_INTR_CPU_CLEAR_FSCNT0_INTR_SHIFT                   0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* T2_INTR :: CPU_MASK_STATUS :: reserved0 [31:29] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_reserved0_MASK                0xe0000000
#define BCHP_T2_INTR_CPU_MASK_STATUS_reserved0_SHIFT               29

/* T2_INTR :: CPU_MASK_STATUS :: OI_INTR3 [28:28] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_OI_INTR3_MASK                 0x10000000
#define BCHP_T2_INTR_CPU_MASK_STATUS_OI_INTR3_SHIFT                28

/* T2_INTR :: CPU_MASK_STATUS :: OI_INTR2 [27:27] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_OI_INTR2_MASK                 0x08000000
#define BCHP_T2_INTR_CPU_MASK_STATUS_OI_INTR2_SHIFT                27

/* T2_INTR :: CPU_MASK_STATUS :: OI_INTR1 [26:26] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_OI_INTR1_MASK                 0x04000000
#define BCHP_T2_INTR_CPU_MASK_STATUS_OI_INTR1_SHIFT                26

/* T2_INTR :: CPU_MASK_STATUS :: P1_DEC_FEF_INTR [25:25] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_DEC_FEF_INTR_MASK          0x02000000
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_DEC_FEF_INTR_SHIFT         25

/* T2_INTR :: CPU_MASK_STATUS :: OFDM_FRAME_END_INTR [24:24] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_OFDM_FRAME_END_INTR_MASK      0x01000000
#define BCHP_T2_INTR_CPU_MASK_STATUS_OFDM_FRAME_END_INTR_SHIFT     24

/* T2_INTR :: CPU_MASK_STATUS :: INBAND1_DEC_DONE_INTR [23:23] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_INBAND1_DEC_DONE_INTR_MASK    0x00800000
#define BCHP_T2_INTR_CPU_MASK_STATUS_INBAND1_DEC_DONE_INTR_SHIFT   23

/* T2_INTR :: CPU_MASK_STATUS :: INBAND0_DEC_DONE_INTR [22:22] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_INBAND0_DEC_DONE_INTR_MASK    0x00400000
#define BCHP_T2_INTR_CPU_MASK_STATUS_INBAND0_DEC_DONE_INTR_SHIFT   22

/* T2_INTR :: CPU_MASK_STATUS :: L1_POST_DEC_DONE_INTR [21:21] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_L1_POST_DEC_DONE_INTR_MASK    0x00200000
#define BCHP_T2_INTR_CPU_MASK_STATUS_L1_POST_DEC_DONE_INTR_SHIFT   21

/* T2_INTR :: CPU_MASK_STATUS :: L1_PRE_DEC_DONE_INTR [20:20] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_L1_PRE_DEC_DONE_INTR_MASK     0x00100000
#define BCHP_T2_INTR_CPU_MASK_STATUS_L1_PRE_DEC_DONE_INTR_SHIFT    20

/* T2_INTR :: CPU_MASK_STATUS :: FDI_MEM_OFLOW_INTR [19:19] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_FDI_MEM_OFLOW_INTR_MASK       0x00080000
#define BCHP_T2_INTR_CPU_MASK_STATUS_FDI_MEM_OFLOW_INTR_SHIFT      19

/* T2_INTR :: CPU_MASK_STATUS :: WPO_SEARCH_DONE_INTR [18:18] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_WPO_SEARCH_DONE_INTR_MASK     0x00040000
#define BCHP_T2_INTR_CPU_MASK_STATUS_WPO_SEARCH_DONE_INTR_SHIFT    18

/* T2_INTR :: CPU_MASK_STATUS :: WPO_SEARCH_START_INTR [17:17] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_WPO_SEARCH_START_INTR_MASK    0x00020000
#define BCHP_T2_INTR_CPU_MASK_STATUS_WPO_SEARCH_START_INTR_SHIFT   17

/* T2_INTR :: CPU_MASK_STATUS :: FFT_SLIP_VALID_INTR [16:16] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_FFT_SLIP_VALID_INTR_MASK      0x00010000
#define BCHP_T2_INTR_CPU_MASK_STATUS_FFT_SLIP_VALID_INTR_SHIFT     16

/* T2_INTR :: CPU_MASK_STATUS :: TI_EST_VALID_INTR [15:15] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_TI_EST_VALID_INTR_MASK        0x00008000
#define BCHP_T2_INTR_CPU_MASK_STATUS_TI_EST_VALID_INTR_SHIFT       15

/* T2_INTR :: CPU_MASK_STATUS :: PP_TRK_DONE_INTR [14:14] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_PP_TRK_DONE_INTR_MASK         0x00004000
#define BCHP_T2_INTR_CPU_MASK_STATUS_PP_TRK_DONE_INTR_SHIFT        14

/* T2_INTR :: CPU_MASK_STATUS :: PP_ACQ_DONE_INTR [13:13] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_PP_ACQ_DONE_INTR_MASK         0x00002000
#define BCHP_T2_INTR_CPU_MASK_STATUS_PP_ACQ_DONE_INTR_SHIFT        13

/* T2_INTR :: CPU_MASK_STATUS :: PP_ACQ_SYM_DONE_INTR [12:12] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_PP_ACQ_SYM_DONE_INTR_MASK     0x00001000
#define BCHP_T2_INTR_CPU_MASK_STATUS_PP_ACQ_SYM_DONE_INTR_SHIFT    12

/* T2_INTR :: CPU_MASK_STATUS :: GI_TRIGGER_DONE_INTR [11:11] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_GI_TRIGGER_DONE_INTR_MASK     0x00000800
#define BCHP_T2_INTR_CPU_MASK_STATUS_GI_TRIGGER_DONE_INTR_SHIFT    11

/* T2_INTR :: CPU_MASK_STATUS :: GI_SEARCH_DONE_INTR [10:10] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_GI_SEARCH_DONE_INTR_MASK      0x00000400
#define BCHP_T2_INTR_CPU_MASK_STATUS_GI_SEARCH_DONE_INTR_SHIFT     10

/* T2_INTR :: CPU_MASK_STATUS :: P1_DEC_VALID_INTR [09:09] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_DEC_VALID_INTR_MASK        0x00000200
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_DEC_VALID_INTR_SHIFT       9

/* T2_INTR :: CPU_MASK_STATUS :: P1_DEC_ERR_INTR [08:08] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_DEC_ERR_INTR_MASK          0x00000100
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_DEC_ERR_INTR_SHIFT         8

/* T2_INTR :: CPU_MASK_STATUS :: P1_VAL_VALID_INTR [07:07] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_VAL_VALID_INTR_MASK        0x00000080
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_VAL_VALID_INTR_SHIFT       7

/* T2_INTR :: CPU_MASK_STATUS :: P1_VAL_ERR_INTR [06:06] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_VAL_ERR_INTR_MASK          0x00000040
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_VAL_ERR_INTR_SHIFT         6

/* T2_INTR :: CPU_MASK_STATUS :: P1_DET_VALID_INTR [05:05] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_DET_VALID_INTR_MASK        0x00000020
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_DET_VALID_INTR_SHIFT       5

/* T2_INTR :: CPU_MASK_STATUS :: P1_DET_ERR_INTR [04:04] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_DET_ERR_INTR_MASK          0x00000010
#define BCHP_T2_INTR_CPU_MASK_STATUS_P1_DET_ERR_INTR_SHIFT         4

/* T2_INTR :: CPU_MASK_STATUS :: FBCNT1_INTR [03:03] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_FBCNT1_INTR_MASK              0x00000008
#define BCHP_T2_INTR_CPU_MASK_STATUS_FBCNT1_INTR_SHIFT             3

/* T2_INTR :: CPU_MASK_STATUS :: FBCNT0_INTR [02:02] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_FBCNT0_INTR_MASK              0x00000004
#define BCHP_T2_INTR_CPU_MASK_STATUS_FBCNT0_INTR_SHIFT             2

/* T2_INTR :: CPU_MASK_STATUS :: FSCNT1_INTR [01:01] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_FSCNT1_INTR_MASK              0x00000002
#define BCHP_T2_INTR_CPU_MASK_STATUS_FSCNT1_INTR_SHIFT             1

/* T2_INTR :: CPU_MASK_STATUS :: FSCNT0_INTR [00:00] */
#define BCHP_T2_INTR_CPU_MASK_STATUS_FSCNT0_INTR_MASK              0x00000001
#define BCHP_T2_INTR_CPU_MASK_STATUS_FSCNT0_INTR_SHIFT             0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* T2_INTR :: CPU_MASK_SET :: reserved0 [31:29] */
#define BCHP_T2_INTR_CPU_MASK_SET_reserved0_MASK                   0xe0000000
#define BCHP_T2_INTR_CPU_MASK_SET_reserved0_SHIFT                  29

/* T2_INTR :: CPU_MASK_SET :: OI_INTR3 [28:28] */
#define BCHP_T2_INTR_CPU_MASK_SET_OI_INTR3_MASK                    0x10000000
#define BCHP_T2_INTR_CPU_MASK_SET_OI_INTR3_SHIFT                   28

/* T2_INTR :: CPU_MASK_SET :: OI_INTR2 [27:27] */
#define BCHP_T2_INTR_CPU_MASK_SET_OI_INTR2_MASK                    0x08000000
#define BCHP_T2_INTR_CPU_MASK_SET_OI_INTR2_SHIFT                   27

/* T2_INTR :: CPU_MASK_SET :: OI_INTR1 [26:26] */
#define BCHP_T2_INTR_CPU_MASK_SET_OI_INTR1_MASK                    0x04000000
#define BCHP_T2_INTR_CPU_MASK_SET_OI_INTR1_SHIFT                   26

/* T2_INTR :: CPU_MASK_SET :: P1_DEC_FEF_INTR [25:25] */
#define BCHP_T2_INTR_CPU_MASK_SET_P1_DEC_FEF_INTR_MASK             0x02000000
#define BCHP_T2_INTR_CPU_MASK_SET_P1_DEC_FEF_INTR_SHIFT            25

/* T2_INTR :: CPU_MASK_SET :: OFDM_FRAME_END_INTR [24:24] */
#define BCHP_T2_INTR_CPU_MASK_SET_OFDM_FRAME_END_INTR_MASK         0x01000000
#define BCHP_T2_INTR_CPU_MASK_SET_OFDM_FRAME_END_INTR_SHIFT        24

/* T2_INTR :: CPU_MASK_SET :: INBAND1_DEC_DONE_INTR [23:23] */
#define BCHP_T2_INTR_CPU_MASK_SET_INBAND1_DEC_DONE_INTR_MASK       0x00800000
#define BCHP_T2_INTR_CPU_MASK_SET_INBAND1_DEC_DONE_INTR_SHIFT      23

/* T2_INTR :: CPU_MASK_SET :: INBAND0_DEC_DONE_INTR [22:22] */
#define BCHP_T2_INTR_CPU_MASK_SET_INBAND0_DEC_DONE_INTR_MASK       0x00400000
#define BCHP_T2_INTR_CPU_MASK_SET_INBAND0_DEC_DONE_INTR_SHIFT      22

/* T2_INTR :: CPU_MASK_SET :: L1_POST_DEC_DONE_INTR [21:21] */
#define BCHP_T2_INTR_CPU_MASK_SET_L1_POST_DEC_DONE_INTR_MASK       0x00200000
#define BCHP_T2_INTR_CPU_MASK_SET_L1_POST_DEC_DONE_INTR_SHIFT      21

/* T2_INTR :: CPU_MASK_SET :: L1_PRE_DEC_DONE_INTR [20:20] */
#define BCHP_T2_INTR_CPU_MASK_SET_L1_PRE_DEC_DONE_INTR_MASK        0x00100000
#define BCHP_T2_INTR_CPU_MASK_SET_L1_PRE_DEC_DONE_INTR_SHIFT       20

/* T2_INTR :: CPU_MASK_SET :: FDI_MEM_OFLOW_INTR [19:19] */
#define BCHP_T2_INTR_CPU_MASK_SET_FDI_MEM_OFLOW_INTR_MASK          0x00080000
#define BCHP_T2_INTR_CPU_MASK_SET_FDI_MEM_OFLOW_INTR_SHIFT         19

/* T2_INTR :: CPU_MASK_SET :: WPO_SEARCH_DONE_INTR [18:18] */
#define BCHP_T2_INTR_CPU_MASK_SET_WPO_SEARCH_DONE_INTR_MASK        0x00040000
#define BCHP_T2_INTR_CPU_MASK_SET_WPO_SEARCH_DONE_INTR_SHIFT       18

/* T2_INTR :: CPU_MASK_SET :: WPO_SEARCH_START_INTR [17:17] */
#define BCHP_T2_INTR_CPU_MASK_SET_WPO_SEARCH_START_INTR_MASK       0x00020000
#define BCHP_T2_INTR_CPU_MASK_SET_WPO_SEARCH_START_INTR_SHIFT      17

/* T2_INTR :: CPU_MASK_SET :: FFT_SLIP_VALID_INTR [16:16] */
#define BCHP_T2_INTR_CPU_MASK_SET_FFT_SLIP_VALID_INTR_MASK         0x00010000
#define BCHP_T2_INTR_CPU_MASK_SET_FFT_SLIP_VALID_INTR_SHIFT        16

/* T2_INTR :: CPU_MASK_SET :: TI_EST_VALID_INTR [15:15] */
#define BCHP_T2_INTR_CPU_MASK_SET_TI_EST_VALID_INTR_MASK           0x00008000
#define BCHP_T2_INTR_CPU_MASK_SET_TI_EST_VALID_INTR_SHIFT          15

/* T2_INTR :: CPU_MASK_SET :: PP_TRK_DONE_INTR [14:14] */
#define BCHP_T2_INTR_CPU_MASK_SET_PP_TRK_DONE_INTR_MASK            0x00004000
#define BCHP_T2_INTR_CPU_MASK_SET_PP_TRK_DONE_INTR_SHIFT           14

/* T2_INTR :: CPU_MASK_SET :: PP_ACQ_DONE_INTR [13:13] */
#define BCHP_T2_INTR_CPU_MASK_SET_PP_ACQ_DONE_INTR_MASK            0x00002000
#define BCHP_T2_INTR_CPU_MASK_SET_PP_ACQ_DONE_INTR_SHIFT           13

/* T2_INTR :: CPU_MASK_SET :: PP_ACQ_SYM_DONE_INTR [12:12] */
#define BCHP_T2_INTR_CPU_MASK_SET_PP_ACQ_SYM_DONE_INTR_MASK        0x00001000
#define BCHP_T2_INTR_CPU_MASK_SET_PP_ACQ_SYM_DONE_INTR_SHIFT       12

/* T2_INTR :: CPU_MASK_SET :: GI_TRIGGER_DONE_INTR [11:11] */
#define BCHP_T2_INTR_CPU_MASK_SET_GI_TRIGGER_DONE_INTR_MASK        0x00000800
#define BCHP_T2_INTR_CPU_MASK_SET_GI_TRIGGER_DONE_INTR_SHIFT       11

/* T2_INTR :: CPU_MASK_SET :: GI_SEARCH_DONE_INTR [10:10] */
#define BCHP_T2_INTR_CPU_MASK_SET_GI_SEARCH_DONE_INTR_MASK         0x00000400
#define BCHP_T2_INTR_CPU_MASK_SET_GI_SEARCH_DONE_INTR_SHIFT        10

/* T2_INTR :: CPU_MASK_SET :: P1_DEC_VALID_INTR [09:09] */
#define BCHP_T2_INTR_CPU_MASK_SET_P1_DEC_VALID_INTR_MASK           0x00000200
#define BCHP_T2_INTR_CPU_MASK_SET_P1_DEC_VALID_INTR_SHIFT          9

/* T2_INTR :: CPU_MASK_SET :: P1_DEC_ERR_INTR [08:08] */
#define BCHP_T2_INTR_CPU_MASK_SET_P1_DEC_ERR_INTR_MASK             0x00000100
#define BCHP_T2_INTR_CPU_MASK_SET_P1_DEC_ERR_INTR_SHIFT            8

/* T2_INTR :: CPU_MASK_SET :: P1_VAL_VALID_INTR [07:07] */
#define BCHP_T2_INTR_CPU_MASK_SET_P1_VAL_VALID_INTR_MASK           0x00000080
#define BCHP_T2_INTR_CPU_MASK_SET_P1_VAL_VALID_INTR_SHIFT          7

/* T2_INTR :: CPU_MASK_SET :: P1_VAL_ERR_INTR [06:06] */
#define BCHP_T2_INTR_CPU_MASK_SET_P1_VAL_ERR_INTR_MASK             0x00000040
#define BCHP_T2_INTR_CPU_MASK_SET_P1_VAL_ERR_INTR_SHIFT            6

/* T2_INTR :: CPU_MASK_SET :: P1_DET_VALID_INTR [05:05] */
#define BCHP_T2_INTR_CPU_MASK_SET_P1_DET_VALID_INTR_MASK           0x00000020
#define BCHP_T2_INTR_CPU_MASK_SET_P1_DET_VALID_INTR_SHIFT          5

/* T2_INTR :: CPU_MASK_SET :: P1_DET_ERR_INTR [04:04] */
#define BCHP_T2_INTR_CPU_MASK_SET_P1_DET_ERR_INTR_MASK             0x00000010
#define BCHP_T2_INTR_CPU_MASK_SET_P1_DET_ERR_INTR_SHIFT            4

/* T2_INTR :: CPU_MASK_SET :: FBCNT1_INTR [03:03] */
#define BCHP_T2_INTR_CPU_MASK_SET_FBCNT1_INTR_MASK                 0x00000008
#define BCHP_T2_INTR_CPU_MASK_SET_FBCNT1_INTR_SHIFT                3

/* T2_INTR :: CPU_MASK_SET :: FBCNT0_INTR [02:02] */
#define BCHP_T2_INTR_CPU_MASK_SET_FBCNT0_INTR_MASK                 0x00000004
#define BCHP_T2_INTR_CPU_MASK_SET_FBCNT0_INTR_SHIFT                2

/* T2_INTR :: CPU_MASK_SET :: FSCNT1_INTR [01:01] */
#define BCHP_T2_INTR_CPU_MASK_SET_FSCNT1_INTR_MASK                 0x00000002
#define BCHP_T2_INTR_CPU_MASK_SET_FSCNT1_INTR_SHIFT                1

/* T2_INTR :: CPU_MASK_SET :: FSCNT0_INTR [00:00] */
#define BCHP_T2_INTR_CPU_MASK_SET_FSCNT0_INTR_MASK                 0x00000001
#define BCHP_T2_INTR_CPU_MASK_SET_FSCNT0_INTR_SHIFT                0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* T2_INTR :: CPU_MASK_CLEAR :: reserved0 [31:29] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_reserved0_MASK                 0xe0000000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_reserved0_SHIFT                29

/* T2_INTR :: CPU_MASK_CLEAR :: OI_INTR3 [28:28] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_OI_INTR3_MASK                  0x10000000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_OI_INTR3_SHIFT                 28

/* T2_INTR :: CPU_MASK_CLEAR :: OI_INTR2 [27:27] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_OI_INTR2_MASK                  0x08000000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_OI_INTR2_SHIFT                 27

/* T2_INTR :: CPU_MASK_CLEAR :: OI_INTR1 [26:26] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_OI_INTR1_MASK                  0x04000000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_OI_INTR1_SHIFT                 26

/* T2_INTR :: CPU_MASK_CLEAR :: P1_DEC_FEF_INTR [25:25] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_DEC_FEF_INTR_MASK           0x02000000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_DEC_FEF_INTR_SHIFT          25

/* T2_INTR :: CPU_MASK_CLEAR :: OFDM_FRAME_END_INTR [24:24] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_OFDM_FRAME_END_INTR_MASK       0x01000000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_OFDM_FRAME_END_INTR_SHIFT      24

/* T2_INTR :: CPU_MASK_CLEAR :: INBAND1_DEC_DONE_INTR [23:23] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_INBAND1_DEC_DONE_INTR_MASK     0x00800000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_INBAND1_DEC_DONE_INTR_SHIFT    23

/* T2_INTR :: CPU_MASK_CLEAR :: INBAND0_DEC_DONE_INTR [22:22] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_INBAND0_DEC_DONE_INTR_MASK     0x00400000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_INBAND0_DEC_DONE_INTR_SHIFT    22

/* T2_INTR :: CPU_MASK_CLEAR :: L1_POST_DEC_DONE_INTR [21:21] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_L1_POST_DEC_DONE_INTR_MASK     0x00200000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_L1_POST_DEC_DONE_INTR_SHIFT    21

/* T2_INTR :: CPU_MASK_CLEAR :: L1_PRE_DEC_DONE_INTR [20:20] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_L1_PRE_DEC_DONE_INTR_MASK      0x00100000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_L1_PRE_DEC_DONE_INTR_SHIFT     20

/* T2_INTR :: CPU_MASK_CLEAR :: FDI_MEM_OFLOW_INTR [19:19] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_FDI_MEM_OFLOW_INTR_MASK        0x00080000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_FDI_MEM_OFLOW_INTR_SHIFT       19

/* T2_INTR :: CPU_MASK_CLEAR :: WPO_SEARCH_DONE_INTR [18:18] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_WPO_SEARCH_DONE_INTR_MASK      0x00040000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_WPO_SEARCH_DONE_INTR_SHIFT     18

/* T2_INTR :: CPU_MASK_CLEAR :: WPO_SEARCH_START_INTR [17:17] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_WPO_SEARCH_START_INTR_MASK     0x00020000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_WPO_SEARCH_START_INTR_SHIFT    17

/* T2_INTR :: CPU_MASK_CLEAR :: FFT_SLIP_VALID_INTR [16:16] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_FFT_SLIP_VALID_INTR_MASK       0x00010000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_FFT_SLIP_VALID_INTR_SHIFT      16

/* T2_INTR :: CPU_MASK_CLEAR :: TI_EST_VALID_INTR [15:15] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_TI_EST_VALID_INTR_MASK         0x00008000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_TI_EST_VALID_INTR_SHIFT        15

/* T2_INTR :: CPU_MASK_CLEAR :: PP_TRK_DONE_INTR [14:14] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_PP_TRK_DONE_INTR_MASK          0x00004000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_PP_TRK_DONE_INTR_SHIFT         14

/* T2_INTR :: CPU_MASK_CLEAR :: PP_ACQ_DONE_INTR [13:13] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_PP_ACQ_DONE_INTR_MASK          0x00002000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_PP_ACQ_DONE_INTR_SHIFT         13

/* T2_INTR :: CPU_MASK_CLEAR :: PP_ACQ_SYM_DONE_INTR [12:12] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_PP_ACQ_SYM_DONE_INTR_MASK      0x00001000
#define BCHP_T2_INTR_CPU_MASK_CLEAR_PP_ACQ_SYM_DONE_INTR_SHIFT     12

/* T2_INTR :: CPU_MASK_CLEAR :: GI_TRIGGER_DONE_INTR [11:11] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_GI_TRIGGER_DONE_INTR_MASK      0x00000800
#define BCHP_T2_INTR_CPU_MASK_CLEAR_GI_TRIGGER_DONE_INTR_SHIFT     11

/* T2_INTR :: CPU_MASK_CLEAR :: GI_SEARCH_DONE_INTR [10:10] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_GI_SEARCH_DONE_INTR_MASK       0x00000400
#define BCHP_T2_INTR_CPU_MASK_CLEAR_GI_SEARCH_DONE_INTR_SHIFT      10

/* T2_INTR :: CPU_MASK_CLEAR :: P1_DEC_VALID_INTR [09:09] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_DEC_VALID_INTR_MASK         0x00000200
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_DEC_VALID_INTR_SHIFT        9

/* T2_INTR :: CPU_MASK_CLEAR :: P1_DEC_ERR_INTR [08:08] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_DEC_ERR_INTR_MASK           0x00000100
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_DEC_ERR_INTR_SHIFT          8

/* T2_INTR :: CPU_MASK_CLEAR :: P1_VAL_VALID_INTR [07:07] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_VAL_VALID_INTR_MASK         0x00000080
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_VAL_VALID_INTR_SHIFT        7

/* T2_INTR :: CPU_MASK_CLEAR :: P1_VAL_ERR_INTR [06:06] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_VAL_ERR_INTR_MASK           0x00000040
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_VAL_ERR_INTR_SHIFT          6

/* T2_INTR :: CPU_MASK_CLEAR :: P1_DET_VALID_INTR [05:05] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_DET_VALID_INTR_MASK         0x00000020
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_DET_VALID_INTR_SHIFT        5

/* T2_INTR :: CPU_MASK_CLEAR :: P1_DET_ERR_INTR [04:04] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_DET_ERR_INTR_MASK           0x00000010
#define BCHP_T2_INTR_CPU_MASK_CLEAR_P1_DET_ERR_INTR_SHIFT          4

/* T2_INTR :: CPU_MASK_CLEAR :: FBCNT1_INTR [03:03] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_FBCNT1_INTR_MASK               0x00000008
#define BCHP_T2_INTR_CPU_MASK_CLEAR_FBCNT1_INTR_SHIFT              3

/* T2_INTR :: CPU_MASK_CLEAR :: FBCNT0_INTR [02:02] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_FBCNT0_INTR_MASK               0x00000004
#define BCHP_T2_INTR_CPU_MASK_CLEAR_FBCNT0_INTR_SHIFT              2

/* T2_INTR :: CPU_MASK_CLEAR :: FSCNT1_INTR [01:01] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_FSCNT1_INTR_MASK               0x00000002
#define BCHP_T2_INTR_CPU_MASK_CLEAR_FSCNT1_INTR_SHIFT              1

/* T2_INTR :: CPU_MASK_CLEAR :: FSCNT0_INTR [00:00] */
#define BCHP_T2_INTR_CPU_MASK_CLEAR_FSCNT0_INTR_MASK               0x00000001
#define BCHP_T2_INTR_CPU_MASK_CLEAR_FSCNT0_INTR_SHIFT              0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* T2_INTR :: PCI_STATUS :: reserved0 [31:29] */
#define BCHP_T2_INTR_PCI_STATUS_reserved0_MASK                     0xe0000000
#define BCHP_T2_INTR_PCI_STATUS_reserved0_SHIFT                    29

/* T2_INTR :: PCI_STATUS :: OI_INTR3 [28:28] */
#define BCHP_T2_INTR_PCI_STATUS_OI_INTR3_MASK                      0x10000000
#define BCHP_T2_INTR_PCI_STATUS_OI_INTR3_SHIFT                     28

/* T2_INTR :: PCI_STATUS :: OI_INTR2 [27:27] */
#define BCHP_T2_INTR_PCI_STATUS_OI_INTR2_MASK                      0x08000000
#define BCHP_T2_INTR_PCI_STATUS_OI_INTR2_SHIFT                     27

/* T2_INTR :: PCI_STATUS :: OI_INTR1 [26:26] */
#define BCHP_T2_INTR_PCI_STATUS_OI_INTR1_MASK                      0x04000000
#define BCHP_T2_INTR_PCI_STATUS_OI_INTR1_SHIFT                     26

/* T2_INTR :: PCI_STATUS :: P1_DEC_FEF_INTR [25:25] */
#define BCHP_T2_INTR_PCI_STATUS_P1_DEC_FEF_INTR_MASK               0x02000000
#define BCHP_T2_INTR_PCI_STATUS_P1_DEC_FEF_INTR_SHIFT              25

/* T2_INTR :: PCI_STATUS :: OFDM_FRAME_END_INTR [24:24] */
#define BCHP_T2_INTR_PCI_STATUS_OFDM_FRAME_END_INTR_MASK           0x01000000
#define BCHP_T2_INTR_PCI_STATUS_OFDM_FRAME_END_INTR_SHIFT          24

/* T2_INTR :: PCI_STATUS :: INBAND1_DEC_DONE_INTR [23:23] */
#define BCHP_T2_INTR_PCI_STATUS_INBAND1_DEC_DONE_INTR_MASK         0x00800000
#define BCHP_T2_INTR_PCI_STATUS_INBAND1_DEC_DONE_INTR_SHIFT        23

/* T2_INTR :: PCI_STATUS :: INBAND0_DEC_DONE_INTR [22:22] */
#define BCHP_T2_INTR_PCI_STATUS_INBAND0_DEC_DONE_INTR_MASK         0x00400000
#define BCHP_T2_INTR_PCI_STATUS_INBAND0_DEC_DONE_INTR_SHIFT        22

/* T2_INTR :: PCI_STATUS :: L1_POST_DEC_DONE_INTR [21:21] */
#define BCHP_T2_INTR_PCI_STATUS_L1_POST_DEC_DONE_INTR_MASK         0x00200000
#define BCHP_T2_INTR_PCI_STATUS_L1_POST_DEC_DONE_INTR_SHIFT        21

/* T2_INTR :: PCI_STATUS :: L1_PRE_DEC_DONE_INTR [20:20] */
#define BCHP_T2_INTR_PCI_STATUS_L1_PRE_DEC_DONE_INTR_MASK          0x00100000
#define BCHP_T2_INTR_PCI_STATUS_L1_PRE_DEC_DONE_INTR_SHIFT         20

/* T2_INTR :: PCI_STATUS :: FDI_MEM_OFLOW_INTR [19:19] */
#define BCHP_T2_INTR_PCI_STATUS_FDI_MEM_OFLOW_INTR_MASK            0x00080000
#define BCHP_T2_INTR_PCI_STATUS_FDI_MEM_OFLOW_INTR_SHIFT           19

/* T2_INTR :: PCI_STATUS :: WPO_SEARCH_DONE_INTR [18:18] */
#define BCHP_T2_INTR_PCI_STATUS_WPO_SEARCH_DONE_INTR_MASK          0x00040000
#define BCHP_T2_INTR_PCI_STATUS_WPO_SEARCH_DONE_INTR_SHIFT         18

/* T2_INTR :: PCI_STATUS :: WPO_SEARCH_START_INTR [17:17] */
#define BCHP_T2_INTR_PCI_STATUS_WPO_SEARCH_START_INTR_MASK         0x00020000
#define BCHP_T2_INTR_PCI_STATUS_WPO_SEARCH_START_INTR_SHIFT        17

/* T2_INTR :: PCI_STATUS :: FFT_SLIP_VALID_INTR [16:16] */
#define BCHP_T2_INTR_PCI_STATUS_FFT_SLIP_VALID_INTR_MASK           0x00010000
#define BCHP_T2_INTR_PCI_STATUS_FFT_SLIP_VALID_INTR_SHIFT          16

/* T2_INTR :: PCI_STATUS :: TI_EST_VALID_INTR [15:15] */
#define BCHP_T2_INTR_PCI_STATUS_TI_EST_VALID_INTR_MASK             0x00008000
#define BCHP_T2_INTR_PCI_STATUS_TI_EST_VALID_INTR_SHIFT            15

/* T2_INTR :: PCI_STATUS :: PP_TRK_DONE_INTR [14:14] */
#define BCHP_T2_INTR_PCI_STATUS_PP_TRK_DONE_INTR_MASK              0x00004000
#define BCHP_T2_INTR_PCI_STATUS_PP_TRK_DONE_INTR_SHIFT             14

/* T2_INTR :: PCI_STATUS :: PP_ACQ_DONE_INTR [13:13] */
#define BCHP_T2_INTR_PCI_STATUS_PP_ACQ_DONE_INTR_MASK              0x00002000
#define BCHP_T2_INTR_PCI_STATUS_PP_ACQ_DONE_INTR_SHIFT             13

/* T2_INTR :: PCI_STATUS :: PP_ACQ_SYM_DONE_INTR [12:12] */
#define BCHP_T2_INTR_PCI_STATUS_PP_ACQ_SYM_DONE_INTR_MASK          0x00001000
#define BCHP_T2_INTR_PCI_STATUS_PP_ACQ_SYM_DONE_INTR_SHIFT         12

/* T2_INTR :: PCI_STATUS :: GI_TRIGGER_DONE_INTR [11:11] */
#define BCHP_T2_INTR_PCI_STATUS_GI_TRIGGER_DONE_INTR_MASK          0x00000800
#define BCHP_T2_INTR_PCI_STATUS_GI_TRIGGER_DONE_INTR_SHIFT         11

/* T2_INTR :: PCI_STATUS :: GI_SEARCH_DONE_INTR [10:10] */
#define BCHP_T2_INTR_PCI_STATUS_GI_SEARCH_DONE_INTR_MASK           0x00000400
#define BCHP_T2_INTR_PCI_STATUS_GI_SEARCH_DONE_INTR_SHIFT          10

/* T2_INTR :: PCI_STATUS :: P1_DEC_VALID_INTR [09:09] */
#define BCHP_T2_INTR_PCI_STATUS_P1_DEC_VALID_INTR_MASK             0x00000200
#define BCHP_T2_INTR_PCI_STATUS_P1_DEC_VALID_INTR_SHIFT            9

/* T2_INTR :: PCI_STATUS :: P1_DEC_ERR_INTR [08:08] */
#define BCHP_T2_INTR_PCI_STATUS_P1_DEC_ERR_INTR_MASK               0x00000100
#define BCHP_T2_INTR_PCI_STATUS_P1_DEC_ERR_INTR_SHIFT              8

/* T2_INTR :: PCI_STATUS :: P1_VAL_VALID_INTR [07:07] */
#define BCHP_T2_INTR_PCI_STATUS_P1_VAL_VALID_INTR_MASK             0x00000080
#define BCHP_T2_INTR_PCI_STATUS_P1_VAL_VALID_INTR_SHIFT            7

/* T2_INTR :: PCI_STATUS :: P1_VAL_ERR_INTR [06:06] */
#define BCHP_T2_INTR_PCI_STATUS_P1_VAL_ERR_INTR_MASK               0x00000040
#define BCHP_T2_INTR_PCI_STATUS_P1_VAL_ERR_INTR_SHIFT              6

/* T2_INTR :: PCI_STATUS :: P1_DET_VALID_INTR [05:05] */
#define BCHP_T2_INTR_PCI_STATUS_P1_DET_VALID_INTR_MASK             0x00000020
#define BCHP_T2_INTR_PCI_STATUS_P1_DET_VALID_INTR_SHIFT            5

/* T2_INTR :: PCI_STATUS :: P1_DET_ERR_INTR [04:04] */
#define BCHP_T2_INTR_PCI_STATUS_P1_DET_ERR_INTR_MASK               0x00000010
#define BCHP_T2_INTR_PCI_STATUS_P1_DET_ERR_INTR_SHIFT              4

/* T2_INTR :: PCI_STATUS :: FBCNT1_INTR [03:03] */
#define BCHP_T2_INTR_PCI_STATUS_FBCNT1_INTR_MASK                   0x00000008
#define BCHP_T2_INTR_PCI_STATUS_FBCNT1_INTR_SHIFT                  3

/* T2_INTR :: PCI_STATUS :: FBCNT0_INTR [02:02] */
#define BCHP_T2_INTR_PCI_STATUS_FBCNT0_INTR_MASK                   0x00000004
#define BCHP_T2_INTR_PCI_STATUS_FBCNT0_INTR_SHIFT                  2

/* T2_INTR :: PCI_STATUS :: FSCNT1_INTR [01:01] */
#define BCHP_T2_INTR_PCI_STATUS_FSCNT1_INTR_MASK                   0x00000002
#define BCHP_T2_INTR_PCI_STATUS_FSCNT1_INTR_SHIFT                  1

/* T2_INTR :: PCI_STATUS :: FSCNT0_INTR [00:00] */
#define BCHP_T2_INTR_PCI_STATUS_FSCNT0_INTR_MASK                   0x00000001
#define BCHP_T2_INTR_PCI_STATUS_FSCNT0_INTR_SHIFT                  0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* T2_INTR :: PCI_SET :: reserved0 [31:29] */
#define BCHP_T2_INTR_PCI_SET_reserved0_MASK                        0xe0000000
#define BCHP_T2_INTR_PCI_SET_reserved0_SHIFT                       29

/* T2_INTR :: PCI_SET :: OI_INTR3 [28:28] */
#define BCHP_T2_INTR_PCI_SET_OI_INTR3_MASK                         0x10000000
#define BCHP_T2_INTR_PCI_SET_OI_INTR3_SHIFT                        28

/* T2_INTR :: PCI_SET :: OI_INTR2 [27:27] */
#define BCHP_T2_INTR_PCI_SET_OI_INTR2_MASK                         0x08000000
#define BCHP_T2_INTR_PCI_SET_OI_INTR2_SHIFT                        27

/* T2_INTR :: PCI_SET :: OI_INTR1 [26:26] */
#define BCHP_T2_INTR_PCI_SET_OI_INTR1_MASK                         0x04000000
#define BCHP_T2_INTR_PCI_SET_OI_INTR1_SHIFT                        26

/* T2_INTR :: PCI_SET :: P1_DEC_FEF_INTR [25:25] */
#define BCHP_T2_INTR_PCI_SET_P1_DEC_FEF_INTR_MASK                  0x02000000
#define BCHP_T2_INTR_PCI_SET_P1_DEC_FEF_INTR_SHIFT                 25

/* T2_INTR :: PCI_SET :: OFDM_FRAME_END_INTR [24:24] */
#define BCHP_T2_INTR_PCI_SET_OFDM_FRAME_END_INTR_MASK              0x01000000
#define BCHP_T2_INTR_PCI_SET_OFDM_FRAME_END_INTR_SHIFT             24

/* T2_INTR :: PCI_SET :: INBAND1_DEC_DONE_INTR [23:23] */
#define BCHP_T2_INTR_PCI_SET_INBAND1_DEC_DONE_INTR_MASK            0x00800000
#define BCHP_T2_INTR_PCI_SET_INBAND1_DEC_DONE_INTR_SHIFT           23

/* T2_INTR :: PCI_SET :: INBAND0_DEC_DONE_INTR [22:22] */
#define BCHP_T2_INTR_PCI_SET_INBAND0_DEC_DONE_INTR_MASK            0x00400000
#define BCHP_T2_INTR_PCI_SET_INBAND0_DEC_DONE_INTR_SHIFT           22

/* T2_INTR :: PCI_SET :: L1_POST_DEC_DONE_INTR [21:21] */
#define BCHP_T2_INTR_PCI_SET_L1_POST_DEC_DONE_INTR_MASK            0x00200000
#define BCHP_T2_INTR_PCI_SET_L1_POST_DEC_DONE_INTR_SHIFT           21

/* T2_INTR :: PCI_SET :: L1_PRE_DEC_DONE_INTR [20:20] */
#define BCHP_T2_INTR_PCI_SET_L1_PRE_DEC_DONE_INTR_MASK             0x00100000
#define BCHP_T2_INTR_PCI_SET_L1_PRE_DEC_DONE_INTR_SHIFT            20

/* T2_INTR :: PCI_SET :: FDI_MEM_OFLOW_INTR [19:19] */
#define BCHP_T2_INTR_PCI_SET_FDI_MEM_OFLOW_INTR_MASK               0x00080000
#define BCHP_T2_INTR_PCI_SET_FDI_MEM_OFLOW_INTR_SHIFT              19

/* T2_INTR :: PCI_SET :: WPO_SEARCH_DONE_INTR [18:18] */
#define BCHP_T2_INTR_PCI_SET_WPO_SEARCH_DONE_INTR_MASK             0x00040000
#define BCHP_T2_INTR_PCI_SET_WPO_SEARCH_DONE_INTR_SHIFT            18

/* T2_INTR :: PCI_SET :: WPO_SEARCH_START_INTR [17:17] */
#define BCHP_T2_INTR_PCI_SET_WPO_SEARCH_START_INTR_MASK            0x00020000
#define BCHP_T2_INTR_PCI_SET_WPO_SEARCH_START_INTR_SHIFT           17

/* T2_INTR :: PCI_SET :: FFT_SLIP_VALID_INTR [16:16] */
#define BCHP_T2_INTR_PCI_SET_FFT_SLIP_VALID_INTR_MASK              0x00010000
#define BCHP_T2_INTR_PCI_SET_FFT_SLIP_VALID_INTR_SHIFT             16

/* T2_INTR :: PCI_SET :: TI_EST_VALID_INTR [15:15] */
#define BCHP_T2_INTR_PCI_SET_TI_EST_VALID_INTR_MASK                0x00008000
#define BCHP_T2_INTR_PCI_SET_TI_EST_VALID_INTR_SHIFT               15

/* T2_INTR :: PCI_SET :: PP_TRK_DONE_INTR [14:14] */
#define BCHP_T2_INTR_PCI_SET_PP_TRK_DONE_INTR_MASK                 0x00004000
#define BCHP_T2_INTR_PCI_SET_PP_TRK_DONE_INTR_SHIFT                14

/* T2_INTR :: PCI_SET :: PP_ACQ_DONE_INTR [13:13] */
#define BCHP_T2_INTR_PCI_SET_PP_ACQ_DONE_INTR_MASK                 0x00002000
#define BCHP_T2_INTR_PCI_SET_PP_ACQ_DONE_INTR_SHIFT                13

/* T2_INTR :: PCI_SET :: PP_ACQ_SYM_DONE_INTR [12:12] */
#define BCHP_T2_INTR_PCI_SET_PP_ACQ_SYM_DONE_INTR_MASK             0x00001000
#define BCHP_T2_INTR_PCI_SET_PP_ACQ_SYM_DONE_INTR_SHIFT            12

/* T2_INTR :: PCI_SET :: GI_TRIGGER_DONE_INTR [11:11] */
#define BCHP_T2_INTR_PCI_SET_GI_TRIGGER_DONE_INTR_MASK             0x00000800
#define BCHP_T2_INTR_PCI_SET_GI_TRIGGER_DONE_INTR_SHIFT            11

/* T2_INTR :: PCI_SET :: GI_SEARCH_DONE_INTR [10:10] */
#define BCHP_T2_INTR_PCI_SET_GI_SEARCH_DONE_INTR_MASK              0x00000400
#define BCHP_T2_INTR_PCI_SET_GI_SEARCH_DONE_INTR_SHIFT             10

/* T2_INTR :: PCI_SET :: P1_DEC_VALID_INTR [09:09] */
#define BCHP_T2_INTR_PCI_SET_P1_DEC_VALID_INTR_MASK                0x00000200
#define BCHP_T2_INTR_PCI_SET_P1_DEC_VALID_INTR_SHIFT               9

/* T2_INTR :: PCI_SET :: P1_DEC_ERR_INTR [08:08] */
#define BCHP_T2_INTR_PCI_SET_P1_DEC_ERR_INTR_MASK                  0x00000100
#define BCHP_T2_INTR_PCI_SET_P1_DEC_ERR_INTR_SHIFT                 8

/* T2_INTR :: PCI_SET :: P1_VAL_VALID_INTR [07:07] */
#define BCHP_T2_INTR_PCI_SET_P1_VAL_VALID_INTR_MASK                0x00000080
#define BCHP_T2_INTR_PCI_SET_P1_VAL_VALID_INTR_SHIFT               7

/* T2_INTR :: PCI_SET :: P1_VAL_ERR_INTR [06:06] */
#define BCHP_T2_INTR_PCI_SET_P1_VAL_ERR_INTR_MASK                  0x00000040
#define BCHP_T2_INTR_PCI_SET_P1_VAL_ERR_INTR_SHIFT                 6

/* T2_INTR :: PCI_SET :: P1_DET_VALID_INTR [05:05] */
#define BCHP_T2_INTR_PCI_SET_P1_DET_VALID_INTR_MASK                0x00000020
#define BCHP_T2_INTR_PCI_SET_P1_DET_VALID_INTR_SHIFT               5

/* T2_INTR :: PCI_SET :: P1_DET_ERR_INTR [04:04] */
#define BCHP_T2_INTR_PCI_SET_P1_DET_ERR_INTR_MASK                  0x00000010
#define BCHP_T2_INTR_PCI_SET_P1_DET_ERR_INTR_SHIFT                 4

/* T2_INTR :: PCI_SET :: FBCNT1_INTR [03:03] */
#define BCHP_T2_INTR_PCI_SET_FBCNT1_INTR_MASK                      0x00000008
#define BCHP_T2_INTR_PCI_SET_FBCNT1_INTR_SHIFT                     3

/* T2_INTR :: PCI_SET :: FBCNT0_INTR [02:02] */
#define BCHP_T2_INTR_PCI_SET_FBCNT0_INTR_MASK                      0x00000004
#define BCHP_T2_INTR_PCI_SET_FBCNT0_INTR_SHIFT                     2

/* T2_INTR :: PCI_SET :: FSCNT1_INTR [01:01] */
#define BCHP_T2_INTR_PCI_SET_FSCNT1_INTR_MASK                      0x00000002
#define BCHP_T2_INTR_PCI_SET_FSCNT1_INTR_SHIFT                     1

/* T2_INTR :: PCI_SET :: FSCNT0_INTR [00:00] */
#define BCHP_T2_INTR_PCI_SET_FSCNT0_INTR_MASK                      0x00000001
#define BCHP_T2_INTR_PCI_SET_FSCNT0_INTR_SHIFT                     0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* T2_INTR :: PCI_CLEAR :: reserved0 [31:29] */
#define BCHP_T2_INTR_PCI_CLEAR_reserved0_MASK                      0xe0000000
#define BCHP_T2_INTR_PCI_CLEAR_reserved0_SHIFT                     29

/* T2_INTR :: PCI_CLEAR :: OI_INTR3 [28:28] */
#define BCHP_T2_INTR_PCI_CLEAR_OI_INTR3_MASK                       0x10000000
#define BCHP_T2_INTR_PCI_CLEAR_OI_INTR3_SHIFT                      28

/* T2_INTR :: PCI_CLEAR :: OI_INTR2 [27:27] */
#define BCHP_T2_INTR_PCI_CLEAR_OI_INTR2_MASK                       0x08000000
#define BCHP_T2_INTR_PCI_CLEAR_OI_INTR2_SHIFT                      27

/* T2_INTR :: PCI_CLEAR :: OI_INTR1 [26:26] */
#define BCHP_T2_INTR_PCI_CLEAR_OI_INTR1_MASK                       0x04000000
#define BCHP_T2_INTR_PCI_CLEAR_OI_INTR1_SHIFT                      26

/* T2_INTR :: PCI_CLEAR :: P1_DEC_FEF_INTR [25:25] */
#define BCHP_T2_INTR_PCI_CLEAR_P1_DEC_FEF_INTR_MASK                0x02000000
#define BCHP_T2_INTR_PCI_CLEAR_P1_DEC_FEF_INTR_SHIFT               25

/* T2_INTR :: PCI_CLEAR :: OFDM_FRAME_END_INTR [24:24] */
#define BCHP_T2_INTR_PCI_CLEAR_OFDM_FRAME_END_INTR_MASK            0x01000000
#define BCHP_T2_INTR_PCI_CLEAR_OFDM_FRAME_END_INTR_SHIFT           24

/* T2_INTR :: PCI_CLEAR :: INBAND1_DEC_DONE_INTR [23:23] */
#define BCHP_T2_INTR_PCI_CLEAR_INBAND1_DEC_DONE_INTR_MASK          0x00800000
#define BCHP_T2_INTR_PCI_CLEAR_INBAND1_DEC_DONE_INTR_SHIFT         23

/* T2_INTR :: PCI_CLEAR :: INBAND0_DEC_DONE_INTR [22:22] */
#define BCHP_T2_INTR_PCI_CLEAR_INBAND0_DEC_DONE_INTR_MASK          0x00400000
#define BCHP_T2_INTR_PCI_CLEAR_INBAND0_DEC_DONE_INTR_SHIFT         22

/* T2_INTR :: PCI_CLEAR :: L1_POST_DEC_DONE_INTR [21:21] */
#define BCHP_T2_INTR_PCI_CLEAR_L1_POST_DEC_DONE_INTR_MASK          0x00200000
#define BCHP_T2_INTR_PCI_CLEAR_L1_POST_DEC_DONE_INTR_SHIFT         21

/* T2_INTR :: PCI_CLEAR :: L1_PRE_DEC_DONE_INTR [20:20] */
#define BCHP_T2_INTR_PCI_CLEAR_L1_PRE_DEC_DONE_INTR_MASK           0x00100000
#define BCHP_T2_INTR_PCI_CLEAR_L1_PRE_DEC_DONE_INTR_SHIFT          20

/* T2_INTR :: PCI_CLEAR :: FDI_MEM_OFLOW_INTR [19:19] */
#define BCHP_T2_INTR_PCI_CLEAR_FDI_MEM_OFLOW_INTR_MASK             0x00080000
#define BCHP_T2_INTR_PCI_CLEAR_FDI_MEM_OFLOW_INTR_SHIFT            19

/* T2_INTR :: PCI_CLEAR :: WPO_SEARCH_DONE_INTR [18:18] */
#define BCHP_T2_INTR_PCI_CLEAR_WPO_SEARCH_DONE_INTR_MASK           0x00040000
#define BCHP_T2_INTR_PCI_CLEAR_WPO_SEARCH_DONE_INTR_SHIFT          18

/* T2_INTR :: PCI_CLEAR :: WPO_SEARCH_START_INTR [17:17] */
#define BCHP_T2_INTR_PCI_CLEAR_WPO_SEARCH_START_INTR_MASK          0x00020000
#define BCHP_T2_INTR_PCI_CLEAR_WPO_SEARCH_START_INTR_SHIFT         17

/* T2_INTR :: PCI_CLEAR :: FFT_SLIP_VALID_INTR [16:16] */
#define BCHP_T2_INTR_PCI_CLEAR_FFT_SLIP_VALID_INTR_MASK            0x00010000
#define BCHP_T2_INTR_PCI_CLEAR_FFT_SLIP_VALID_INTR_SHIFT           16

/* T2_INTR :: PCI_CLEAR :: TI_EST_VALID_INTR [15:15] */
#define BCHP_T2_INTR_PCI_CLEAR_TI_EST_VALID_INTR_MASK              0x00008000
#define BCHP_T2_INTR_PCI_CLEAR_TI_EST_VALID_INTR_SHIFT             15

/* T2_INTR :: PCI_CLEAR :: PP_TRK_DONE_INTR [14:14] */
#define BCHP_T2_INTR_PCI_CLEAR_PP_TRK_DONE_INTR_MASK               0x00004000
#define BCHP_T2_INTR_PCI_CLEAR_PP_TRK_DONE_INTR_SHIFT              14

/* T2_INTR :: PCI_CLEAR :: PP_ACQ_DONE_INTR [13:13] */
#define BCHP_T2_INTR_PCI_CLEAR_PP_ACQ_DONE_INTR_MASK               0x00002000
#define BCHP_T2_INTR_PCI_CLEAR_PP_ACQ_DONE_INTR_SHIFT              13

/* T2_INTR :: PCI_CLEAR :: PP_ACQ_SYM_DONE_INTR [12:12] */
#define BCHP_T2_INTR_PCI_CLEAR_PP_ACQ_SYM_DONE_INTR_MASK           0x00001000
#define BCHP_T2_INTR_PCI_CLEAR_PP_ACQ_SYM_DONE_INTR_SHIFT          12

/* T2_INTR :: PCI_CLEAR :: GI_TRIGGER_DONE_INTR [11:11] */
#define BCHP_T2_INTR_PCI_CLEAR_GI_TRIGGER_DONE_INTR_MASK           0x00000800
#define BCHP_T2_INTR_PCI_CLEAR_GI_TRIGGER_DONE_INTR_SHIFT          11

/* T2_INTR :: PCI_CLEAR :: GI_SEARCH_DONE_INTR [10:10] */
#define BCHP_T2_INTR_PCI_CLEAR_GI_SEARCH_DONE_INTR_MASK            0x00000400
#define BCHP_T2_INTR_PCI_CLEAR_GI_SEARCH_DONE_INTR_SHIFT           10

/* T2_INTR :: PCI_CLEAR :: P1_DEC_VALID_INTR [09:09] */
#define BCHP_T2_INTR_PCI_CLEAR_P1_DEC_VALID_INTR_MASK              0x00000200
#define BCHP_T2_INTR_PCI_CLEAR_P1_DEC_VALID_INTR_SHIFT             9

/* T2_INTR :: PCI_CLEAR :: P1_DEC_ERR_INTR [08:08] */
#define BCHP_T2_INTR_PCI_CLEAR_P1_DEC_ERR_INTR_MASK                0x00000100
#define BCHP_T2_INTR_PCI_CLEAR_P1_DEC_ERR_INTR_SHIFT               8

/* T2_INTR :: PCI_CLEAR :: P1_VAL_VALID_INTR [07:07] */
#define BCHP_T2_INTR_PCI_CLEAR_P1_VAL_VALID_INTR_MASK              0x00000080
#define BCHP_T2_INTR_PCI_CLEAR_P1_VAL_VALID_INTR_SHIFT             7

/* T2_INTR :: PCI_CLEAR :: P1_VAL_ERR_INTR [06:06] */
#define BCHP_T2_INTR_PCI_CLEAR_P1_VAL_ERR_INTR_MASK                0x00000040
#define BCHP_T2_INTR_PCI_CLEAR_P1_VAL_ERR_INTR_SHIFT               6

/* T2_INTR :: PCI_CLEAR :: P1_DET_VALID_INTR [05:05] */
#define BCHP_T2_INTR_PCI_CLEAR_P1_DET_VALID_INTR_MASK              0x00000020
#define BCHP_T2_INTR_PCI_CLEAR_P1_DET_VALID_INTR_SHIFT             5

/* T2_INTR :: PCI_CLEAR :: P1_DET_ERR_INTR [04:04] */
#define BCHP_T2_INTR_PCI_CLEAR_P1_DET_ERR_INTR_MASK                0x00000010
#define BCHP_T2_INTR_PCI_CLEAR_P1_DET_ERR_INTR_SHIFT               4

/* T2_INTR :: PCI_CLEAR :: FBCNT1_INTR [03:03] */
#define BCHP_T2_INTR_PCI_CLEAR_FBCNT1_INTR_MASK                    0x00000008
#define BCHP_T2_INTR_PCI_CLEAR_FBCNT1_INTR_SHIFT                   3

/* T2_INTR :: PCI_CLEAR :: FBCNT0_INTR [02:02] */
#define BCHP_T2_INTR_PCI_CLEAR_FBCNT0_INTR_MASK                    0x00000004
#define BCHP_T2_INTR_PCI_CLEAR_FBCNT0_INTR_SHIFT                   2

/* T2_INTR :: PCI_CLEAR :: FSCNT1_INTR [01:01] */
#define BCHP_T2_INTR_PCI_CLEAR_FSCNT1_INTR_MASK                    0x00000002
#define BCHP_T2_INTR_PCI_CLEAR_FSCNT1_INTR_SHIFT                   1

/* T2_INTR :: PCI_CLEAR :: FSCNT0_INTR [00:00] */
#define BCHP_T2_INTR_PCI_CLEAR_FSCNT0_INTR_MASK                    0x00000001
#define BCHP_T2_INTR_PCI_CLEAR_FSCNT0_INTR_SHIFT                   0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* T2_INTR :: PCI_MASK_STATUS :: reserved0 [31:29] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_reserved0_MASK                0xe0000000
#define BCHP_T2_INTR_PCI_MASK_STATUS_reserved0_SHIFT               29

/* T2_INTR :: PCI_MASK_STATUS :: OI_INTR3 [28:28] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_OI_INTR3_MASK                 0x10000000
#define BCHP_T2_INTR_PCI_MASK_STATUS_OI_INTR3_SHIFT                28

/* T2_INTR :: PCI_MASK_STATUS :: OI_INTR2 [27:27] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_OI_INTR2_MASK                 0x08000000
#define BCHP_T2_INTR_PCI_MASK_STATUS_OI_INTR2_SHIFT                27

/* T2_INTR :: PCI_MASK_STATUS :: OI_INTR1 [26:26] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_OI_INTR1_MASK                 0x04000000
#define BCHP_T2_INTR_PCI_MASK_STATUS_OI_INTR1_SHIFT                26

/* T2_INTR :: PCI_MASK_STATUS :: P1_DEC_FEF_INTR [25:25] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_DEC_FEF_INTR_MASK          0x02000000
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_DEC_FEF_INTR_SHIFT         25

/* T2_INTR :: PCI_MASK_STATUS :: OFDM_FRAME_END_INTR [24:24] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_OFDM_FRAME_END_INTR_MASK      0x01000000
#define BCHP_T2_INTR_PCI_MASK_STATUS_OFDM_FRAME_END_INTR_SHIFT     24

/* T2_INTR :: PCI_MASK_STATUS :: INBAND1_DEC_DONE_INTR [23:23] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_INBAND1_DEC_DONE_INTR_MASK    0x00800000
#define BCHP_T2_INTR_PCI_MASK_STATUS_INBAND1_DEC_DONE_INTR_SHIFT   23

/* T2_INTR :: PCI_MASK_STATUS :: INBAND0_DEC_DONE_INTR [22:22] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_INBAND0_DEC_DONE_INTR_MASK    0x00400000
#define BCHP_T2_INTR_PCI_MASK_STATUS_INBAND0_DEC_DONE_INTR_SHIFT   22

/* T2_INTR :: PCI_MASK_STATUS :: L1_POST_DEC_DONE_INTR [21:21] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_L1_POST_DEC_DONE_INTR_MASK    0x00200000
#define BCHP_T2_INTR_PCI_MASK_STATUS_L1_POST_DEC_DONE_INTR_SHIFT   21

/* T2_INTR :: PCI_MASK_STATUS :: L1_PRE_DEC_DONE_INTR [20:20] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_L1_PRE_DEC_DONE_INTR_MASK     0x00100000
#define BCHP_T2_INTR_PCI_MASK_STATUS_L1_PRE_DEC_DONE_INTR_SHIFT    20

/* T2_INTR :: PCI_MASK_STATUS :: FDI_MEM_OFLOW_INTR [19:19] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_FDI_MEM_OFLOW_INTR_MASK       0x00080000
#define BCHP_T2_INTR_PCI_MASK_STATUS_FDI_MEM_OFLOW_INTR_SHIFT      19

/* T2_INTR :: PCI_MASK_STATUS :: WPO_SEARCH_DONE_INTR [18:18] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_WPO_SEARCH_DONE_INTR_MASK     0x00040000
#define BCHP_T2_INTR_PCI_MASK_STATUS_WPO_SEARCH_DONE_INTR_SHIFT    18

/* T2_INTR :: PCI_MASK_STATUS :: WPO_SEARCH_START_INTR [17:17] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_WPO_SEARCH_START_INTR_MASK    0x00020000
#define BCHP_T2_INTR_PCI_MASK_STATUS_WPO_SEARCH_START_INTR_SHIFT   17

/* T2_INTR :: PCI_MASK_STATUS :: FFT_SLIP_VALID_INTR [16:16] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_FFT_SLIP_VALID_INTR_MASK      0x00010000
#define BCHP_T2_INTR_PCI_MASK_STATUS_FFT_SLIP_VALID_INTR_SHIFT     16

/* T2_INTR :: PCI_MASK_STATUS :: TI_EST_VALID_INTR [15:15] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_TI_EST_VALID_INTR_MASK        0x00008000
#define BCHP_T2_INTR_PCI_MASK_STATUS_TI_EST_VALID_INTR_SHIFT       15

/* T2_INTR :: PCI_MASK_STATUS :: PP_TRK_DONE_INTR [14:14] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_PP_TRK_DONE_INTR_MASK         0x00004000
#define BCHP_T2_INTR_PCI_MASK_STATUS_PP_TRK_DONE_INTR_SHIFT        14

/* T2_INTR :: PCI_MASK_STATUS :: PP_ACQ_DONE_INTR [13:13] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_PP_ACQ_DONE_INTR_MASK         0x00002000
#define BCHP_T2_INTR_PCI_MASK_STATUS_PP_ACQ_DONE_INTR_SHIFT        13

/* T2_INTR :: PCI_MASK_STATUS :: PP_ACQ_SYM_DONE_INTR [12:12] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_PP_ACQ_SYM_DONE_INTR_MASK     0x00001000
#define BCHP_T2_INTR_PCI_MASK_STATUS_PP_ACQ_SYM_DONE_INTR_SHIFT    12

/* T2_INTR :: PCI_MASK_STATUS :: GI_TRIGGER_DONE_INTR [11:11] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_GI_TRIGGER_DONE_INTR_MASK     0x00000800
#define BCHP_T2_INTR_PCI_MASK_STATUS_GI_TRIGGER_DONE_INTR_SHIFT    11

/* T2_INTR :: PCI_MASK_STATUS :: GI_SEARCH_DONE_INTR [10:10] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_GI_SEARCH_DONE_INTR_MASK      0x00000400
#define BCHP_T2_INTR_PCI_MASK_STATUS_GI_SEARCH_DONE_INTR_SHIFT     10

/* T2_INTR :: PCI_MASK_STATUS :: P1_DEC_VALID_INTR [09:09] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_DEC_VALID_INTR_MASK        0x00000200
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_DEC_VALID_INTR_SHIFT       9

/* T2_INTR :: PCI_MASK_STATUS :: P1_DEC_ERR_INTR [08:08] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_DEC_ERR_INTR_MASK          0x00000100
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_DEC_ERR_INTR_SHIFT         8

/* T2_INTR :: PCI_MASK_STATUS :: P1_VAL_VALID_INTR [07:07] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_VAL_VALID_INTR_MASK        0x00000080
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_VAL_VALID_INTR_SHIFT       7

/* T2_INTR :: PCI_MASK_STATUS :: P1_VAL_ERR_INTR [06:06] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_VAL_ERR_INTR_MASK          0x00000040
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_VAL_ERR_INTR_SHIFT         6

/* T2_INTR :: PCI_MASK_STATUS :: P1_DET_VALID_INTR [05:05] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_DET_VALID_INTR_MASK        0x00000020
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_DET_VALID_INTR_SHIFT       5

/* T2_INTR :: PCI_MASK_STATUS :: P1_DET_ERR_INTR [04:04] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_DET_ERR_INTR_MASK          0x00000010
#define BCHP_T2_INTR_PCI_MASK_STATUS_P1_DET_ERR_INTR_SHIFT         4

/* T2_INTR :: PCI_MASK_STATUS :: FBCNT1_INTR [03:03] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_FBCNT1_INTR_MASK              0x00000008
#define BCHP_T2_INTR_PCI_MASK_STATUS_FBCNT1_INTR_SHIFT             3

/* T2_INTR :: PCI_MASK_STATUS :: FBCNT0_INTR [02:02] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_FBCNT0_INTR_MASK              0x00000004
#define BCHP_T2_INTR_PCI_MASK_STATUS_FBCNT0_INTR_SHIFT             2

/* T2_INTR :: PCI_MASK_STATUS :: FSCNT1_INTR [01:01] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_FSCNT1_INTR_MASK              0x00000002
#define BCHP_T2_INTR_PCI_MASK_STATUS_FSCNT1_INTR_SHIFT             1

/* T2_INTR :: PCI_MASK_STATUS :: FSCNT0_INTR [00:00] */
#define BCHP_T2_INTR_PCI_MASK_STATUS_FSCNT0_INTR_MASK              0x00000001
#define BCHP_T2_INTR_PCI_MASK_STATUS_FSCNT0_INTR_SHIFT             0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* T2_INTR :: PCI_MASK_SET :: reserved0 [31:29] */
#define BCHP_T2_INTR_PCI_MASK_SET_reserved0_MASK                   0xe0000000
#define BCHP_T2_INTR_PCI_MASK_SET_reserved0_SHIFT                  29

/* T2_INTR :: PCI_MASK_SET :: OI_INTR3 [28:28] */
#define BCHP_T2_INTR_PCI_MASK_SET_OI_INTR3_MASK                    0x10000000
#define BCHP_T2_INTR_PCI_MASK_SET_OI_INTR3_SHIFT                   28

/* T2_INTR :: PCI_MASK_SET :: OI_INTR2 [27:27] */
#define BCHP_T2_INTR_PCI_MASK_SET_OI_INTR2_MASK                    0x08000000
#define BCHP_T2_INTR_PCI_MASK_SET_OI_INTR2_SHIFT                   27

/* T2_INTR :: PCI_MASK_SET :: OI_INTR1 [26:26] */
#define BCHP_T2_INTR_PCI_MASK_SET_OI_INTR1_MASK                    0x04000000
#define BCHP_T2_INTR_PCI_MASK_SET_OI_INTR1_SHIFT                   26

/* T2_INTR :: PCI_MASK_SET :: P1_DEC_FEF_INTR [25:25] */
#define BCHP_T2_INTR_PCI_MASK_SET_P1_DEC_FEF_INTR_MASK             0x02000000
#define BCHP_T2_INTR_PCI_MASK_SET_P1_DEC_FEF_INTR_SHIFT            25

/* T2_INTR :: PCI_MASK_SET :: OFDM_FRAME_END_INTR [24:24] */
#define BCHP_T2_INTR_PCI_MASK_SET_OFDM_FRAME_END_INTR_MASK         0x01000000
#define BCHP_T2_INTR_PCI_MASK_SET_OFDM_FRAME_END_INTR_SHIFT        24

/* T2_INTR :: PCI_MASK_SET :: INBAND1_DEC_DONE_INTR [23:23] */
#define BCHP_T2_INTR_PCI_MASK_SET_INBAND1_DEC_DONE_INTR_MASK       0x00800000
#define BCHP_T2_INTR_PCI_MASK_SET_INBAND1_DEC_DONE_INTR_SHIFT      23

/* T2_INTR :: PCI_MASK_SET :: INBAND0_DEC_DONE_INTR [22:22] */
#define BCHP_T2_INTR_PCI_MASK_SET_INBAND0_DEC_DONE_INTR_MASK       0x00400000
#define BCHP_T2_INTR_PCI_MASK_SET_INBAND0_DEC_DONE_INTR_SHIFT      22

/* T2_INTR :: PCI_MASK_SET :: L1_POST_DEC_DONE_INTR [21:21] */
#define BCHP_T2_INTR_PCI_MASK_SET_L1_POST_DEC_DONE_INTR_MASK       0x00200000
#define BCHP_T2_INTR_PCI_MASK_SET_L1_POST_DEC_DONE_INTR_SHIFT      21

/* T2_INTR :: PCI_MASK_SET :: L1_PRE_DEC_DONE_INTR [20:20] */
#define BCHP_T2_INTR_PCI_MASK_SET_L1_PRE_DEC_DONE_INTR_MASK        0x00100000
#define BCHP_T2_INTR_PCI_MASK_SET_L1_PRE_DEC_DONE_INTR_SHIFT       20

/* T2_INTR :: PCI_MASK_SET :: FDI_MEM_OFLOW_INTR [19:19] */
#define BCHP_T2_INTR_PCI_MASK_SET_FDI_MEM_OFLOW_INTR_MASK          0x00080000
#define BCHP_T2_INTR_PCI_MASK_SET_FDI_MEM_OFLOW_INTR_SHIFT         19

/* T2_INTR :: PCI_MASK_SET :: WPO_SEARCH_DONE_INTR [18:18] */
#define BCHP_T2_INTR_PCI_MASK_SET_WPO_SEARCH_DONE_INTR_MASK        0x00040000
#define BCHP_T2_INTR_PCI_MASK_SET_WPO_SEARCH_DONE_INTR_SHIFT       18

/* T2_INTR :: PCI_MASK_SET :: WPO_SEARCH_START_INTR [17:17] */
#define BCHP_T2_INTR_PCI_MASK_SET_WPO_SEARCH_START_INTR_MASK       0x00020000
#define BCHP_T2_INTR_PCI_MASK_SET_WPO_SEARCH_START_INTR_SHIFT      17

/* T2_INTR :: PCI_MASK_SET :: FFT_SLIP_VALID_INTR [16:16] */
#define BCHP_T2_INTR_PCI_MASK_SET_FFT_SLIP_VALID_INTR_MASK         0x00010000
#define BCHP_T2_INTR_PCI_MASK_SET_FFT_SLIP_VALID_INTR_SHIFT        16

/* T2_INTR :: PCI_MASK_SET :: TI_EST_VALID_INTR [15:15] */
#define BCHP_T2_INTR_PCI_MASK_SET_TI_EST_VALID_INTR_MASK           0x00008000
#define BCHP_T2_INTR_PCI_MASK_SET_TI_EST_VALID_INTR_SHIFT          15

/* T2_INTR :: PCI_MASK_SET :: PP_TRK_DONE_INTR [14:14] */
#define BCHP_T2_INTR_PCI_MASK_SET_PP_TRK_DONE_INTR_MASK            0x00004000
#define BCHP_T2_INTR_PCI_MASK_SET_PP_TRK_DONE_INTR_SHIFT           14

/* T2_INTR :: PCI_MASK_SET :: PP_ACQ_DONE_INTR [13:13] */
#define BCHP_T2_INTR_PCI_MASK_SET_PP_ACQ_DONE_INTR_MASK            0x00002000
#define BCHP_T2_INTR_PCI_MASK_SET_PP_ACQ_DONE_INTR_SHIFT           13

/* T2_INTR :: PCI_MASK_SET :: PP_ACQ_SYM_DONE_INTR [12:12] */
#define BCHP_T2_INTR_PCI_MASK_SET_PP_ACQ_SYM_DONE_INTR_MASK        0x00001000
#define BCHP_T2_INTR_PCI_MASK_SET_PP_ACQ_SYM_DONE_INTR_SHIFT       12

/* T2_INTR :: PCI_MASK_SET :: GI_TRIGGER_DONE_INTR [11:11] */
#define BCHP_T2_INTR_PCI_MASK_SET_GI_TRIGGER_DONE_INTR_MASK        0x00000800
#define BCHP_T2_INTR_PCI_MASK_SET_GI_TRIGGER_DONE_INTR_SHIFT       11

/* T2_INTR :: PCI_MASK_SET :: GI_SEARCH_DONE_INTR [10:10] */
#define BCHP_T2_INTR_PCI_MASK_SET_GI_SEARCH_DONE_INTR_MASK         0x00000400
#define BCHP_T2_INTR_PCI_MASK_SET_GI_SEARCH_DONE_INTR_SHIFT        10

/* T2_INTR :: PCI_MASK_SET :: P1_DEC_VALID_INTR [09:09] */
#define BCHP_T2_INTR_PCI_MASK_SET_P1_DEC_VALID_INTR_MASK           0x00000200
#define BCHP_T2_INTR_PCI_MASK_SET_P1_DEC_VALID_INTR_SHIFT          9

/* T2_INTR :: PCI_MASK_SET :: P1_DEC_ERR_INTR [08:08] */
#define BCHP_T2_INTR_PCI_MASK_SET_P1_DEC_ERR_INTR_MASK             0x00000100
#define BCHP_T2_INTR_PCI_MASK_SET_P1_DEC_ERR_INTR_SHIFT            8

/* T2_INTR :: PCI_MASK_SET :: P1_VAL_VALID_INTR [07:07] */
#define BCHP_T2_INTR_PCI_MASK_SET_P1_VAL_VALID_INTR_MASK           0x00000080
#define BCHP_T2_INTR_PCI_MASK_SET_P1_VAL_VALID_INTR_SHIFT          7

/* T2_INTR :: PCI_MASK_SET :: P1_VAL_ERR_INTR [06:06] */
#define BCHP_T2_INTR_PCI_MASK_SET_P1_VAL_ERR_INTR_MASK             0x00000040
#define BCHP_T2_INTR_PCI_MASK_SET_P1_VAL_ERR_INTR_SHIFT            6

/* T2_INTR :: PCI_MASK_SET :: P1_DET_VALID_INTR [05:05] */
#define BCHP_T2_INTR_PCI_MASK_SET_P1_DET_VALID_INTR_MASK           0x00000020
#define BCHP_T2_INTR_PCI_MASK_SET_P1_DET_VALID_INTR_SHIFT          5

/* T2_INTR :: PCI_MASK_SET :: P1_DET_ERR_INTR [04:04] */
#define BCHP_T2_INTR_PCI_MASK_SET_P1_DET_ERR_INTR_MASK             0x00000010
#define BCHP_T2_INTR_PCI_MASK_SET_P1_DET_ERR_INTR_SHIFT            4

/* T2_INTR :: PCI_MASK_SET :: FBCNT1_INTR [03:03] */
#define BCHP_T2_INTR_PCI_MASK_SET_FBCNT1_INTR_MASK                 0x00000008
#define BCHP_T2_INTR_PCI_MASK_SET_FBCNT1_INTR_SHIFT                3

/* T2_INTR :: PCI_MASK_SET :: FBCNT0_INTR [02:02] */
#define BCHP_T2_INTR_PCI_MASK_SET_FBCNT0_INTR_MASK                 0x00000004
#define BCHP_T2_INTR_PCI_MASK_SET_FBCNT0_INTR_SHIFT                2

/* T2_INTR :: PCI_MASK_SET :: FSCNT1_INTR [01:01] */
#define BCHP_T2_INTR_PCI_MASK_SET_FSCNT1_INTR_MASK                 0x00000002
#define BCHP_T2_INTR_PCI_MASK_SET_FSCNT1_INTR_SHIFT                1

/* T2_INTR :: PCI_MASK_SET :: FSCNT0_INTR [00:00] */
#define BCHP_T2_INTR_PCI_MASK_SET_FSCNT0_INTR_MASK                 0x00000001
#define BCHP_T2_INTR_PCI_MASK_SET_FSCNT0_INTR_SHIFT                0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* T2_INTR :: PCI_MASK_CLEAR :: reserved0 [31:29] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_reserved0_MASK                 0xe0000000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_reserved0_SHIFT                29

/* T2_INTR :: PCI_MASK_CLEAR :: OI_INTR3 [28:28] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_OI_INTR3_MASK                  0x10000000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_OI_INTR3_SHIFT                 28

/* T2_INTR :: PCI_MASK_CLEAR :: OI_INTR2 [27:27] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_OI_INTR2_MASK                  0x08000000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_OI_INTR2_SHIFT                 27

/* T2_INTR :: PCI_MASK_CLEAR :: OI_INTR1 [26:26] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_OI_INTR1_MASK                  0x04000000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_OI_INTR1_SHIFT                 26

/* T2_INTR :: PCI_MASK_CLEAR :: P1_DEC_FEF_INTR [25:25] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_DEC_FEF_INTR_MASK           0x02000000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_DEC_FEF_INTR_SHIFT          25

/* T2_INTR :: PCI_MASK_CLEAR :: OFDM_FRAME_END_INTR [24:24] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_OFDM_FRAME_END_INTR_MASK       0x01000000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_OFDM_FRAME_END_INTR_SHIFT      24

/* T2_INTR :: PCI_MASK_CLEAR :: INBAND1_DEC_DONE_INTR [23:23] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_INBAND1_DEC_DONE_INTR_MASK     0x00800000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_INBAND1_DEC_DONE_INTR_SHIFT    23

/* T2_INTR :: PCI_MASK_CLEAR :: INBAND0_DEC_DONE_INTR [22:22] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_INBAND0_DEC_DONE_INTR_MASK     0x00400000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_INBAND0_DEC_DONE_INTR_SHIFT    22

/* T2_INTR :: PCI_MASK_CLEAR :: L1_POST_DEC_DONE_INTR [21:21] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_L1_POST_DEC_DONE_INTR_MASK     0x00200000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_L1_POST_DEC_DONE_INTR_SHIFT    21

/* T2_INTR :: PCI_MASK_CLEAR :: L1_PRE_DEC_DONE_INTR [20:20] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_L1_PRE_DEC_DONE_INTR_MASK      0x00100000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_L1_PRE_DEC_DONE_INTR_SHIFT     20

/* T2_INTR :: PCI_MASK_CLEAR :: FDI_MEM_OFLOW_INTR [19:19] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_FDI_MEM_OFLOW_INTR_MASK        0x00080000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_FDI_MEM_OFLOW_INTR_SHIFT       19

/* T2_INTR :: PCI_MASK_CLEAR :: WPO_SEARCH_DONE_INTR [18:18] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_WPO_SEARCH_DONE_INTR_MASK      0x00040000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_WPO_SEARCH_DONE_INTR_SHIFT     18

/* T2_INTR :: PCI_MASK_CLEAR :: WPO_SEARCH_START_INTR [17:17] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_WPO_SEARCH_START_INTR_MASK     0x00020000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_WPO_SEARCH_START_INTR_SHIFT    17

/* T2_INTR :: PCI_MASK_CLEAR :: FFT_SLIP_VALID_INTR [16:16] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_FFT_SLIP_VALID_INTR_MASK       0x00010000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_FFT_SLIP_VALID_INTR_SHIFT      16

/* T2_INTR :: PCI_MASK_CLEAR :: TI_EST_VALID_INTR [15:15] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_TI_EST_VALID_INTR_MASK         0x00008000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_TI_EST_VALID_INTR_SHIFT        15

/* T2_INTR :: PCI_MASK_CLEAR :: PP_TRK_DONE_INTR [14:14] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_PP_TRK_DONE_INTR_MASK          0x00004000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_PP_TRK_DONE_INTR_SHIFT         14

/* T2_INTR :: PCI_MASK_CLEAR :: PP_ACQ_DONE_INTR [13:13] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_PP_ACQ_DONE_INTR_MASK          0x00002000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_PP_ACQ_DONE_INTR_SHIFT         13

/* T2_INTR :: PCI_MASK_CLEAR :: PP_ACQ_SYM_DONE_INTR [12:12] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_PP_ACQ_SYM_DONE_INTR_MASK      0x00001000
#define BCHP_T2_INTR_PCI_MASK_CLEAR_PP_ACQ_SYM_DONE_INTR_SHIFT     12

/* T2_INTR :: PCI_MASK_CLEAR :: GI_TRIGGER_DONE_INTR [11:11] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_GI_TRIGGER_DONE_INTR_MASK      0x00000800
#define BCHP_T2_INTR_PCI_MASK_CLEAR_GI_TRIGGER_DONE_INTR_SHIFT     11

/* T2_INTR :: PCI_MASK_CLEAR :: GI_SEARCH_DONE_INTR [10:10] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_GI_SEARCH_DONE_INTR_MASK       0x00000400
#define BCHP_T2_INTR_PCI_MASK_CLEAR_GI_SEARCH_DONE_INTR_SHIFT      10

/* T2_INTR :: PCI_MASK_CLEAR :: P1_DEC_VALID_INTR [09:09] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_DEC_VALID_INTR_MASK         0x00000200
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_DEC_VALID_INTR_SHIFT        9

/* T2_INTR :: PCI_MASK_CLEAR :: P1_DEC_ERR_INTR [08:08] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_DEC_ERR_INTR_MASK           0x00000100
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_DEC_ERR_INTR_SHIFT          8

/* T2_INTR :: PCI_MASK_CLEAR :: P1_VAL_VALID_INTR [07:07] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_VAL_VALID_INTR_MASK         0x00000080
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_VAL_VALID_INTR_SHIFT        7

/* T2_INTR :: PCI_MASK_CLEAR :: P1_VAL_ERR_INTR [06:06] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_VAL_ERR_INTR_MASK           0x00000040
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_VAL_ERR_INTR_SHIFT          6

/* T2_INTR :: PCI_MASK_CLEAR :: P1_DET_VALID_INTR [05:05] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_DET_VALID_INTR_MASK         0x00000020
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_DET_VALID_INTR_SHIFT        5

/* T2_INTR :: PCI_MASK_CLEAR :: P1_DET_ERR_INTR [04:04] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_DET_ERR_INTR_MASK           0x00000010
#define BCHP_T2_INTR_PCI_MASK_CLEAR_P1_DET_ERR_INTR_SHIFT          4

/* T2_INTR :: PCI_MASK_CLEAR :: FBCNT1_INTR [03:03] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_FBCNT1_INTR_MASK               0x00000008
#define BCHP_T2_INTR_PCI_MASK_CLEAR_FBCNT1_INTR_SHIFT              3

/* T2_INTR :: PCI_MASK_CLEAR :: FBCNT0_INTR [02:02] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_FBCNT0_INTR_MASK               0x00000004
#define BCHP_T2_INTR_PCI_MASK_CLEAR_FBCNT0_INTR_SHIFT              2

/* T2_INTR :: PCI_MASK_CLEAR :: FSCNT1_INTR [01:01] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_FSCNT1_INTR_MASK               0x00000002
#define BCHP_T2_INTR_PCI_MASK_CLEAR_FSCNT1_INTR_SHIFT              1

/* T2_INTR :: PCI_MASK_CLEAR :: FSCNT0_INTR [00:00] */
#define BCHP_T2_INTR_PCI_MASK_CLEAR_FSCNT0_INTR_MASK               0x00000001
#define BCHP_T2_INTR_PCI_MASK_CLEAR_FSCNT0_INTR_SHIFT              0

#endif /* #ifndef BCHP_T2_INTR_H__ */

/* End of File */
