
State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg
Name state_reg.STATE_WRITE_PAYLOAD_LAST state_reg.STATE_WRITE_PAYLOAD state_reg.STATE_WRITE_HEADER state_reg.STATE_IDLE state_reg.STATE_WAIT_LAST 
state_reg.STATE_IDLE 0 0 0 0 0 
state_reg.STATE_WRITE_HEADER 0 0 1 1 0 
state_reg.STATE_WRITE_PAYLOAD 0 1 0 1 0 
state_reg.STATE_WRITE_PAYLOAD_LAST 1 0 0 1 0 
state_reg.STATE_WAIT_LAST 0 0 0 1 1 

State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg
Name state_reg.STATE_FINISH_SUM state_reg.STATE_SUM_PAYLOAD state_reg.STATE_SUM_HEADER_3 state_reg.STATE_SUM_HEADER_2 state_reg.STATE_SUM_HEADER_1 state_reg.STATE_IDLE 
state_reg.STATE_IDLE 0 0 0 0 0 0 
state_reg.STATE_SUM_HEADER_1 0 0 0 0 1 1 
state_reg.STATE_SUM_HEADER_2 0 0 0 1 0 1 
state_reg.STATE_SUM_HEADER_3 0 0 1 0 0 1 
state_reg.STATE_SUM_PAYLOAD 0 1 0 0 0 1 
state_reg.STATE_FINISH_SUM 1 0 0 0 0 1 

State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg
Name state_reg.STATE_READ_PAYLOAD_LAST state_reg.STATE_READ_PAYLOAD state_reg.STATE_READ_HEADER state_reg.STATE_IDLE state_reg.STATE_WAIT_LAST 
state_reg.STATE_IDLE 0 0 0 0 0 
state_reg.STATE_READ_HEADER 0 0 1 1 0 
state_reg.STATE_READ_PAYLOAD 0 1 0 1 0 
state_reg.STATE_READ_PAYLOAD_LAST 1 0 0 1 0 
state_reg.STATE_WAIT_LAST 0 0 0 1 1 

State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg
Name state_reg.STATE_IDLE state_reg.STATE_WAIT_PACKET state_reg.STATE_ARP_QUERY 
state_reg.STATE_IDLE 0 0 0 
state_reg.STATE_ARP_QUERY 1 0 1 
state_reg.STATE_WAIT_PACKET 1 1 0 

State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg
Name state_reg.STATE_WRITE_PAYLOAD_LAST state_reg.STATE_WRITE_PAYLOAD state_reg.STATE_WRITE_HEADER state_reg.STATE_IDLE state_reg.STATE_WAIT_LAST 
state_reg.STATE_IDLE 0 0 0 0 0 
state_reg.STATE_WRITE_HEADER 0 0 1 1 0 
state_reg.STATE_WRITE_PAYLOAD 0 1 0 1 0 
state_reg.STATE_WRITE_PAYLOAD_LAST 1 0 0 1 0 
state_reg.STATE_WAIT_LAST 0 0 0 1 1 

State Machine - |fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg
Name state_reg.STATE_READ_PAYLOAD_LAST state_reg.STATE_READ_PAYLOAD state_reg.STATE_READ_HEADER state_reg.STATE_IDLE state_reg.STATE_WAIT_LAST 
state_reg.STATE_IDLE 0 0 0 0 0 
state_reg.STATE_READ_HEADER 0 0 1 1 0 
state_reg.STATE_READ_PAYLOAD 0 1 0 1 0 
state_reg.STATE_READ_PAYLOAD_LAST 1 0 0 1 0 
state_reg.STATE_WAIT_LAST 0 0 0 1 1 

State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg
Name state_reg.STATE_IFG state_reg.STATE_WAIT_END state_reg.STATE_FCS state_reg.STATE_PAD state_reg.STATE_LAST state_reg.STATE_PAYLOAD state_reg.STATE_PREAMBLE state_reg.STATE_IDLE 
state_reg.STATE_IDLE 0 0 0 0 0 0 0 0 
state_reg.STATE_PREAMBLE 0 0 0 0 0 0 1 1 
state_reg.STATE_PAYLOAD 0 0 0 0 0 1 0 1 
state_reg.STATE_LAST 0 0 0 0 1 0 0 1 
state_reg.STATE_PAD 0 0 0 1 0 0 0 1 
state_reg.STATE_FCS 0 0 1 0 0 0 0 1 
state_reg.STATE_WAIT_END 0 1 0 0 0 0 0 1 
state_reg.STATE_IFG 1 0 0 0 0 0 0 1 

State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg
Name state_reg.STATE_IDLE state_reg.STATE_WAIT_LAST state_reg.STATE_PAYLOAD 
state_reg.STATE_IDLE 0 0 0 
state_reg.STATE_PAYLOAD 1 0 1 
state_reg.STATE_WAIT_LAST 1 1 0 
