(declare-fun temp622_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp622_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp622_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp622_4 () (_ BitVec 64))
(declare-fun temp622_5 () (_ BitVec 64))
(declare-fun temp622_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp622_7 () (_ BitVec 64))
(declare-fun temp622_8 () (_ BitVec 64))
(declare-fun temp622_9 () (_ BitVec 64))
(declare-fun temp622_10 () (_ BitVec 64))
(declare-fun temp622_11 () (_ BitVec 64))
(declare-fun temp622_12 () (_ BitVec 64))
(declare-fun temp622_13 () (_ BitVec 64))
(declare-fun temp622_14 () (_ BitVec 64))
(declare-fun temp622_15 () (_ BitVec 64))
(declare-fun temp622_16 () (_ BitVec 64))
(declare-fun temp622_17 () (_ BitVec 64))
(declare-fun temp622_18 () (_ BitVec 64))
(declare-fun temp622_19 () (_ BitVec 64))
(declare-fun temp622_20 () (_ BitVec 64))
(declare-fun temp622_21 () (_ BitVec 64))
(declare-fun temp622_22 () (_ BitVec 64))
(declare-fun temp622_23 () (_ BitVec 64))
(declare-fun temp622_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp622_25 () (_ BitVec 64))
(declare-fun var5707197 () (_ BitVec 64))
(declare-fun var5707209 () (_ BitVec 64))
(assert (= temp622_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp622_1)))
(assert (= temp622_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp622_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp622_3 #xffffffffffffffff))
(assert (= var71509 temp622_3))
(assert (= temp622_4 #x0000000000000000))
(assert (= temp622_5 temp622_4))
(assert (= temp622_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp622_5)))
(assert (= temp622_7 #x0000000000000001))
(assert (= temp622_8 temp622_7))
(assert (= temp622_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp622_8)))
(assert (= temp622_10 #x0000000000000002))
(assert (= temp622_11 temp622_10))
(assert (= temp622_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp622_11)))
(assert (= temp622_13 #x0000000000000003))
(assert (= temp622_14 temp622_13))
(assert (= temp622_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp622_14)))
(assert (= temp622_16 #x0000000000000004))
(assert (= temp622_17 temp622_16))
(assert (= temp622_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp622_17)))
(assert (= temp622_19 #x0000000000000005))
(assert (= temp622_20 temp622_19))
(assert (= temp622_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp622_20)))
(assert (= temp622_22 #x0000000000000000))
(assert (= temp622_23
   (ite (bvslt var71509 temp622_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp622_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp622_23)))
(assert (= var75972 temp622_24))
(assert (bvslt (ite (bvslt var71509 temp622_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp622_25 #x0000000000000001))
(assert (= var5707197 temp622_25))
(assert (= var5707209 var5707197))
(model-add temp622_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp622_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp622_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp622_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp622_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp622_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp622_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp622_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp622_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp622_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp622_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp622_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp622_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp622_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp622_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp622_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp622_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp622_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp622_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp622_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp622_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp622_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp622_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp622_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp622_25 () (_ BitVec 64) #x0000000000000001)
(model-add var5707197 () (_ BitVec 64) #x0000000000000001)
(model-add var5707209 () (_ BitVec 64) #x0000000000000001)






