==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '../SYN_dataset/adi/generate/adi.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'n' (../SYN_dataset/adi/generate/adi.cpp:1:63)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.62 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.88 seconds. Elapsed time: 5.44 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (../SYN_dataset/adi/generate/adi.cpp:4) in function 'adi' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_5' (../SYN_dataset/adi/generate/adi.cpp:4) in function 'adi' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_41_2' (../SYN_dataset/adi/generate/adi.cpp:4) in function 'adi' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_60_5' (../SYN_dataset/adi/generate/adi.cpp:4) in function 'adi' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_46_3' (../SYN_dataset/adi/generate/adi.cpp:5) in function 'adi' completely with a factor of 58.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_4' (../SYN_dataset/adi/generate/adi.cpp:5) in function 'adi' completely with a factor of 58.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_6' (../SYN_dataset/adi/generate/adi.cpp:5) in function 'adi' completely with a factor of 58.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_72_7' (../SYN_dataset/adi/generate/adi.cpp:5) in function 'adi' completely with a factor of 58.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.228 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_39_1' (../SYN_dataset/adi/generate/adi.cpp:3:7) in function 'adi' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.43 seconds. CPU system time: 0 seconds. Elapsed time: 2.53 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'adi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adi_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_1', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'u'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_3', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'u'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_58', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'u'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_59', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'u'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_146', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'u'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_166', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array 'u'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_41_2' (loop 'VITIS_LOOP_41_2'): Unable to schedule 'load' operation ('u_load_57', ../SYN_dataset/adi/generate/adi.cpp:49) on array 'u' due to limited memory ports (II = 86). Please consider using a memory core with more ports or partitioning the array 'u'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 87, Depth = 2461, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 15.03 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.87 seconds. CPU system time: 0 seconds. Elapsed time: 22.28 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adi_Pipeline_VITIS_LOOP_60_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_5'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_60_5' (loop 'VITIS_LOOP_60_5'): Unable to schedule 'load' operation ('v_load_1', ../SYN_dataset/adi/generate/adi.cpp:68) on array 'v' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'v'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_60_5' (loop 'VITIS_LOOP_60_5'): Unable to schedule 'load' operation ('v_load_58', ../SYN_dataset/adi/generate/adi.cpp:68) on array 'v' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'v'.
WARNING: [HLS 200-885] The II Violation in module 'adi_Pipeline_VITIS_LOOP_60_5' (loop 'VITIS_LOOP_60_5'): Unable to schedule 'load' operation ('v_load_60', ../SYN_dataset/adi/generate/adi.cpp:68) on array 'v' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'v'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
