

================================================================
== Vitis HLS Report for 'ConvertWidthB'
================================================================
* Date:           Mon Nov 11 16:39:24 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.448 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                                           |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                                  Instance                                 |                              Module                             |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_fu_98  |ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.44>
ST_1 : Operation 4 [1/1] (1.39ns)   --->   "%size_m_6 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_m"   --->   Operation 4 'read' 'size_m_6' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_m_c11, i32 %size_m_6"   --->   Operation 5 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.39ns)   --->   "%size_k_3 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_k"   --->   Operation 6 'read' 'size_k_3' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_k_c6, i32 %size_k_3"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.39ns)   --->   "%size_n_6 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_n"   --->   Operation 8 'read' 'size_n_6' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_n_c3, i32 %size_n_6"   --->   Operation 9 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i32 %size_n_6" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:111->/home/minghe/gemm_hls/include/MatrixMultiplication.h:131->../kernel/Memory.cpp:294]   --->   Operation 10 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.88ns)   --->   "%add_ln111 = add i33 %zext_ln111, i33 511" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:111->/home/minghe/gemm_hls/include/MatrixMultiplication.h:131->../kernel/Memory.cpp:294]   --->   Operation 11 'add' 'add_ln111' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %add_ln111, i32 9, i32 32" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:111->/home/minghe/gemm_hls/include/MatrixMultiplication.h:131->../kernel/Memory.cpp:294]   --->   Operation 12 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i32 %size_m_6" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:116->/home/minghe/gemm_hls/include/MatrixMultiplication.h:131->../kernel/Memory.cpp:294]   --->   Operation 13 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%add_ln116 = add i33 %zext_ln116, i33 511" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:116->/home/minghe/gemm_hls/include/MatrixMultiplication.h:131->../kernel/Memory.cpp:294]   --->   Operation 14 'add' 'add_ln116' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %add_ln116, i32 9, i32 32" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:116->/home/minghe/gemm_hls/include/MatrixMultiplication.h:131->../kernel/Memory.cpp:294]   --->   Operation 15 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln132_2 = zext i24 %lshr_ln3" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:132->../kernel/Memory.cpp:294]   --->   Operation 16 'zext' 'zext_ln132_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i32 %size_k_3" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:132->../kernel/Memory.cpp:294]   --->   Operation 17 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.17ns)   --->   "%mul_ln132 = mul i55 %zext_ln132_2, i55 %zext_ln132" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:132->../kernel/Memory.cpp:294]   --->   Operation 18 'mul' 'mul_ln132' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.79>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i24 %lshr_ln" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:132->../kernel/Memory.cpp:294]   --->   Operation 19 'zext' 'zext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.79ns)   --->   "%mul_ln132_1 = mul i55 %mul_ln132, i55 %zext_ln132_1" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:132->../kernel/Memory.cpp:294]   --->   Operation 20 'mul' 'mul_ln132_1' <Predicate = true> <Delay = 3.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i55.i6, i55 %mul_ln132_1, i6 0" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:132->../kernel/Memory.cpp:294]   --->   Operation 21 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln132 = call void @ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory, i61 %tmp_s, i256 %bFeed, i512 %bMemory" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:132->../kernel/Memory.cpp:294]   --->   Operation 23 'call' 'call_ln132' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_m, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_m_c11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_k, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_k_c6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_n, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_n_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bFeed, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %bMemory, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln132 = call void @ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory, i61 %tmp_s, i256 %bFeed, i512 %bMemory" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:132->../kernel/Memory.cpp:294]   --->   Operation 32 'call' 'call_ln132' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln321 = ret" [../kernel/Memory.cpp:321]   --->   Operation 33 'ret' 'ret_ln321' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bMemory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bFeed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_n]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_k]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_n_c3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_k_c6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_m_c11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_m_6          (read          ) [ 0000]
write_ln0         (write         ) [ 0000]
size_k_3          (read          ) [ 0000]
write_ln0         (write         ) [ 0000]
size_n_6          (read          ) [ 0000]
write_ln0         (write         ) [ 0000]
zext_ln111        (zext          ) [ 0000]
add_ln111         (add           ) [ 0000]
lshr_ln           (partselect    ) [ 0010]
zext_ln116        (zext          ) [ 0000]
add_ln116         (add           ) [ 0000]
lshr_ln3          (partselect    ) [ 0000]
zext_ln132_2      (zext          ) [ 0000]
zext_ln132        (zext          ) [ 0000]
mul_ln132         (mul           ) [ 0010]
zext_ln132_1      (zext          ) [ 0000]
mul_ln132_1       (mul           ) [ 0000]
tmp_s             (bitconcatenate) [ 0001]
empty             (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln132        (call          ) [ 0000]
ret_ln321         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bMemory">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bMemory"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bFeed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bFeed"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="size_n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="size_k">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_k"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size_m">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="size_n_c3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n_c3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="size_k_c6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_k_c6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="size_m_c11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m_c11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i55.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="size_m_6_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_m_6/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="size_k_3_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_k_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="size_n_6_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_n_6/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="61" slack="0"/>
<pin id="101" dir="0" index="2" bw="256" slack="0"/>
<pin id="102" dir="0" index="3" bw="512" slack="0"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln132/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="mul_ln132_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="24" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln132/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="mul_ln132_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="55" slack="1"/>
<pin id="113" dir="0" index="1" bw="24" slack="0"/>
<pin id="114" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln132_1/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln111_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln111_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="10" slack="0"/>
<pin id="122" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="lshr_ln_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="24" slack="0"/>
<pin id="127" dir="0" index="1" bw="33" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="0" index="3" bw="7" slack="0"/>
<pin id="130" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln116_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln116_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="10" slack="0"/>
<pin id="142" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="lshr_ln3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="24" slack="0"/>
<pin id="147" dir="0" index="1" bw="33" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="0" index="3" bw="7" slack="0"/>
<pin id="150" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln132_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="24" slack="0"/>
<pin id="157" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln132_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln132_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="24" slack="1"/>
<pin id="167" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_s_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="61" slack="0"/>
<pin id="171" dir="0" index="1" bw="55" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="lshr_ln_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="24" slack="1"/>
<pin id="180" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="183" class="1005" name="mul_ln132_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="55" slack="1"/>
<pin id="185" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln132 "/>
</bind>
</comp>

<comp id="188" class="1005" name="tmp_s_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="61" slack="1"/>
<pin id="190" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="56" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="70" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="84" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="118"><net_src comp="84" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="119" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="138"><net_src comp="56" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="139" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="158"><net_src comp="145" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="163"><net_src comp="70" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="168"><net_src comp="165" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="111" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="177"><net_src comp="169" pin="3"/><net_sink comp="98" pin=1"/></net>

<net id="181"><net_src comp="125" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="186"><net_src comp="107" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="191"><net_src comp="169" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="98" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bFeed | {2 3 }
	Port: size_n_c3 | {1 }
	Port: size_k_c6 | {1 }
	Port: size_m_c11 | {1 }
 - Input state : 
	Port: ConvertWidthB : bMemory | {2 3 }
	Port: ConvertWidthB : size_n | {1 }
	Port: ConvertWidthB : size_k | {1 }
	Port: ConvertWidthB : size_m | {1 }
  - Chain level:
	State 1
		add_ln111 : 1
		lshr_ln : 2
		add_ln116 : 1
		lshr_ln3 : 2
		zext_ln132_2 : 3
		mul_ln132 : 4
	State 2
		mul_ln132_1 : 1
		tmp_s : 2
		call_ln132 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|---------|
| Operation|                              Functional Unit                              |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_fu_98 |    0    |   640   |  17961  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|    add   |                              add_ln111_fu_119                             |    0    |    0    |    39   |
|          |                              add_ln116_fu_139                             |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|    mul   |                              mul_ln132_fu_107                             |    2    |    0    |    20   |
|          |                             mul_ln132_1_fu_111                            |    4    |    0    |    26   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|          |                            size_m_6_read_fu_56                            |    0    |    0    |    0    |
|   read   |                            size_k_3_read_fu_70                            |    0    |    0    |    0    |
|          |                            size_n_6_read_fu_84                            |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|          |                           write_ln0_write_fu_62                           |    0    |    0    |    0    |
|   write  |                           write_ln0_write_fu_76                           |    0    |    0    |    0    |
|          |                           write_ln0_write_fu_90                           |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|          |                             zext_ln111_fu_115                             |    0    |    0    |    0    |
|          |                             zext_ln116_fu_135                             |    0    |    0    |    0    |
|   zext   |                            zext_ln132_2_fu_155                            |    0    |    0    |    0    |
|          |                             zext_ln132_fu_160                             |    0    |    0    |    0    |
|          |                            zext_ln132_1_fu_165                            |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|partselect|                               lshr_ln_fu_125                              |    0    |    0    |    0    |
|          |                              lshr_ln3_fu_145                              |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                tmp_s_fu_169                               |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                           |    6    |   640   |  18085  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| lshr_ln_reg_178 |   24   |
|mul_ln132_reg_183|   55   |
|  tmp_s_reg_188  |   61   |
+-----------------+--------+
|      Total      |   140  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                    Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_fu_98 |  p1  |   2  |  61  |   122  ||    0    ||    9    |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                   Total                                   |      |      |      |   122  ||  0.387  ||    0    ||    9    |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   640  |  18085 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   140  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    0   |   780  |  18094 |
+-----------+--------+--------+--------+--------+
