Source Block: hdl/library/common/ad_gt_channel_1.v@179:189@HdlIdDef

  reg     [ 3:0]  rx_user_ready = 'd0;
  reg     [ 3:0]  tx_user_ready = 'd0;
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata = 'd0;
  reg             up_drp_ready = 'd0;

Diff Content:
- 184   reg             up_drp_sel_int = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_gt.v@267:277
  reg             up_tx_sysref = 'd0;
  reg             up_tx_sync = 'd0;
  reg     [ 7:0]  up_drp_lanesel = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg             up_drp_status = 'd0;
  reg             up_drp_rwn = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata_hold = 'd0;
  reg             up_es_init = 'd0;

Clone Blocks 2:
hdl/library/common/ad_gt_channel_1.v@182:192
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata = 'd0;
  reg             up_drp_ready = 'd0;
  reg     [ 7:0]  up_drp_rxrate = 'd0;

  // internal signals

Clone Blocks 3:
hdl/library/common/up_gt.v@270:280
  reg             up_drp_sel_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg             up_drp_status = 'd0;
  reg             up_drp_rwn = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata_hold = 'd0;
  reg             up_es_init = 'd0;
  reg             up_es_stop = 'd0;
  reg             up_es_stop_hold = 'd0;
  reg             up_es_start = 'd0;

Clone Blocks 4:
hdl/library/common/up_gt.v@266:276
  reg             up_tx_sysref_sel = 'd0;
  reg             up_tx_sysref = 'd0;
  reg             up_tx_sync = 'd0;
  reg     [ 7:0]  up_drp_lanesel = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg             up_drp_status = 'd0;
  reg             up_drp_rwn = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata_hold = 'd0;

Clone Blocks 5:
hdl/library/common/ad_gt_channel_1.v@176:186
  output  [ 7:0]  up_drp_rxrate;

  // internal registers

  reg     [ 3:0]  rx_user_ready = 'd0;
  reg     [ 3:0]  tx_user_ready = 'd0;
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg             up_drp_wr_int = 'd0;

Clone Blocks 6:
hdl/library/common/ad_gt_channel_1.v@181:191
  reg     [ 3:0]  tx_user_ready = 'd0;
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata = 'd0;
  reg             up_drp_ready = 'd0;
  reg     [ 7:0]  up_drp_rxrate = 'd0;


Clone Blocks 7:
hdl/library/common/up_gt.v@269:279
  reg     [ 7:0]  up_drp_lanesel = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg             up_drp_status = 'd0;
  reg             up_drp_rwn = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata_hold = 'd0;
  reg             up_es_init = 'd0;
  reg             up_es_stop = 'd0;
  reg             up_es_stop_hold = 'd0;

Clone Blocks 8:
hdl/library/common/ad_gt_channel_1.v@180:190
  reg     [ 3:0]  rx_user_ready = 'd0;
  reg     [ 3:0]  tx_user_ready = 'd0;
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata = 'd0;
  reg             up_drp_ready = 'd0;
  reg     [ 7:0]  up_drp_rxrate = 'd0;

Clone Blocks 9:
hdl/library/common/up_gt.v@268:278
  reg             up_tx_sync = 'd0;
  reg     [ 7:0]  up_drp_lanesel = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg             up_drp_status = 'd0;
  reg             up_drp_rwn = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata_hold = 'd0;
  reg             up_es_init = 'd0;
  reg             up_es_stop = 'd0;

