{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 250 -defaultsOSRD
preplace port usb_dn_io_0 -pg 1 -y 110 -defaultsOSRD
preplace port ulpi_dir_i_0 -pg 1 -y 960 -defaultsOSRD
preplace port ulpi_stp_o_0 -pg 1 -y 630 -defaultsOSRD
preplace port ulpi_stp_o_1 -pg 1 -y 2160 -defaultsOSRD
preplace port ulpi_dir_i_1 -pg 1 -y 1420 -defaultsOSRD
preplace port usb_dp_io_0 -pg 1 -y 90 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 230 -defaultsOSRD
preplace port ulpi_nxt_i_0 -pg 1 -y 990 -defaultsOSRD
preplace port ulpi_nxt_i_1 -pg 1 -y 1450 -defaultsOSRD
preplace portBus ulpi_data_io_0 -pg 1 -y 610 -defaultsOSRD
preplace portBus ulpi_data_io_1 -pg 1 -y 2140 -defaultsOSRD
preplace portBus led_0 -pg 1 -y 530 -defaultsOSRD
preplace portBus ulpi_rst_o_0 -pg 1 -y 590 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 10 -y 530 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 7 -y 630 -defaultsOSRD
preplace inst usb_bridge_top_0 -pg 1 -lvl 3 -y 90 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 9 -y 790 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 10 -y 700 -defaultsOSRD
preplace inst xlslice_10 -pg 1 -lvl 8 -y 1630 -defaultsOSRD
preplace inst xlslice_4 -pg 1 -lvl 8 -y 1850 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -y 430 -defaultsOSRD
preplace inst xlslice_5 -pg 1 -lvl 8 -y 1950 -defaultsOSRD
preplace inst usb_cdc_core_0 -pg 1 -lvl 8 -y 730 -defaultsOSRD
preplace inst xlslice_6 -pg 1 -lvl 8 -y 1750 -defaultsOSRD
preplace inst xlslice_7 -pg 1 -lvl 8 -y 2050 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -y 410 -defaultsOSRD
preplace inst xlslice_8 -pg 1 -lvl 8 -y 2150 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 10 -y 1450 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 6 -y 690 -defaultsOSRD
preplace inst xlslice_9 -pg 1 -lvl 6 -y 790 -defaultsOSRD
preplace inst rst_ps7_0_9M -pg 1 -lvl 1 -y 320 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 2 -y 130 -defaultsOSRD
preplace inst ulpi_wrapper_0 -pg 1 -lvl 9 -y 1120 -defaultsOSRD
preplace inst ulpi_wrapper_1 -pg 1 -lvl 9 -y 1810 -defaultsOSRD
preplace inst rst_ps7_0_47M -pg 1 -lvl 1 -y 110 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 7 -y 810 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -y 330 -defaultsOSRD
preplace netloc xlslice_2_Dout 1 2 9 760 970 NJ 970 NJ 970 NJ 970 NJ 970 NJ 970 3000 620 3710 600 3960J
preplace netloc ulpi_dir_i_0_1 1 0 10 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 3030 710 3670
preplace netloc state_o 1 9 1 3720
preplace netloc usb_bridge_top_0_m_axi 1 1 3 430 470 NJ 470 1170
preplace netloc utmi_tx_ready_o_1 1 9 1 N
preplace netloc ulpi_nxt_i_1_1 1 0 10 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 2940 660 3680J
preplace netloc processing_system7_0_FIXED_IO 1 3 8 1200J 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ
preplace netloc ulpi_data_in_o_d 1 9 1 3520
preplace netloc axis_data_fifo_0_m_axis_tdata 1 7 1 2410
preplace netloc xcvrselect_o 1 9 1 3620
preplace netloc rst_ps7_0_9M_peripheral_aresetn 1 1 9 420 460 730J 510 1210 540 1520 540 NJ 540 NJ 540 NJ 540 NJ 540 N
preplace netloc otg_complete_o_1 1 9 1 3700
preplace netloc xcvrselect_o_1 1 9 1 3420
preplace netloc state_o_1 1 9 1 3430
preplace netloc utmi_rxvalid_o 1 9 1 N
preplace netloc LEDShifter_0_led 1 10 1 NJ
preplace netloc utmi_dppulldown_o 1 8 2 2960 1410 3570J
preplace netloc xlconcat_0_dout 1 5 6 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 3950
preplace netloc otg_complete_o 1 9 1 3570
preplace netloc xlslice_10_Dout 1 8 1 2870J
preplace netloc utmi_linestate_o 1 9 1 3400
preplace netloc mode_update_o_1 1 9 1 3540
preplace netloc processing_system7_0_DDR 1 3 8 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ
preplace netloc tx_delay_complete_o_1 1 9 1 3460
preplace netloc xlslice_5_Dout 1 8 1 2900J
preplace netloc utmi_xcvrselect_o 1 8 2 2950 1450 3480J
preplace netloc outport_valid_o 1 8 2 2910J 700 3590
preplace netloc ulpi_dir_i_1_1 1 0 10 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 2970 720 3650J
preplace netloc utmi_txready_o 1 9 1 3730
preplace netloc ulpi_wrapper_0_utmi_rxerror_o 1 7 3 2490 1470 NJ 1470 3430
preplace netloc ulpi_data_dir_d 1 9 1 3510
preplace netloc tx_delay_complete_o 1 9 1 3550
preplace netloc xlslice_7_Dout 1 8 1 2990J
preplace netloc rst_ps7_0_9M_peripheral_reset 1 7 1 2500J
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 N
preplace netloc xlslice_4_Dout 1 8 1 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 4 40 490 NJ 490 NJ 490 1160
preplace netloc utmi_tx_ready_o 1 9 1 3560
preplace netloc turnaround_d 1 9 1 3490
preplace netloc ulpi_reg_read_flag_d 1 9 1 3510
preplace netloc utmi_dmpulldown_o 1 8 2 2890 1500 NJ
preplace netloc utmi_data_out_o 1 8 2 2930 1480 NJ
preplace netloc ulpi_wrapper_0_utmi_rxactive_o 1 7 3 2480 1460 NJ 1460 3440
preplace netloc mode_complete_o 1 9 1 3580
preplace netloc usb_fs_phy_0_utmi_linestate_o 1 7 3 2500 920 2920J 670 3410
preplace netloc mode_update_o 1 9 1 3630
preplace netloc utmi_termselect_o 1 8 2 2980 1420 3540J
preplace netloc utmi_data_in_o 1 9 1 N
preplace netloc opmode_o 1 9 1 3590
preplace netloc rst_ps7_0_47M_peripheral_aresetn 1 1 1 N
preplace netloc ulpi_wrapper_0_utmi_txready_o 1 7 3 2460 1430 NJ 1430 3400
preplace netloc utmi_rxactive_o 1 9 1 3400
preplace netloc ulpi_reg_read_flag_d_1 1 9 1 N
preplace netloc xlslice_6_Dout 1 8 1 2860J
preplace netloc usb_cdc_core_0_inport_accept_o 1 7 2 2390 910 2860
preplace netloc rst_ps7_0_9M_interconnect_aresetn 1 1 3 410 450 740J 480 1200J
preplace netloc otg_update_o_1 1 9 1 3500
preplace netloc Net 1 9 2 3490J 610 NJ
preplace netloc termselect_o_1 1 9 1 3450
preplace netloc ulpi_data_dir_d_1 1 9 1 3720
preplace netloc xlslice_8_Dout 1 8 1 3030J
preplace netloc axis_data_fifo_0_m_axis_tvalid 1 7 1 2430
preplace netloc Net1 1 3 8 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 10 50 420 390 320 750 500 1190 530 1510 530 NJ 530 2010 930 2400 940 2990 610 3400
preplace netloc Net2 1 3 8 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ
preplace netloc otg_update_o 1 9 1 3640
preplace netloc utmi_tx_accept_o_1 1 9 1 3740
preplace netloc Net3 1 9 2 3480J 2140 NJ
preplace netloc processing_system7_0_FCLK_CLK2 1 0 4 40 10 400 10 760 10 1180
preplace netloc ulpi_wrapper_0_ulpi_stp_o 1 9 2 3740 620 3960J
preplace netloc outport_data_o 1 8 2 2900J 690 3690
preplace netloc utmi_txvalid_o 1 8 2 3020 680 3610J
preplace netloc axis_data_fifo_0_s_axis_tready 1 6 4 2030 560 NJ 560 NJ 560 3730
preplace netloc ulpi_nxt_i_0_1 1 0 10 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 NJ 990 3040 730 3660
preplace netloc utmi_rxerror_o 1 9 1 3740
preplace netloc ulpi_wrapper_1_ulpi_stp_o 1 9 2 3440 2160 NJ
preplace netloc mode_complete_o_1 1 9 1 3660
preplace netloc ulpi_data_out_i_d 1 9 1 3530
preplace netloc utmi_tx_accept_o 1 9 1 3540
preplace netloc termselect_o 1 9 1 3590
preplace netloc ulpi_data_in_o_d_1 1 9 1 3410
preplace netloc state_r_do 1 8 2 2860 630 3600
preplace netloc usb_rst_time_do 1 8 2 2860J 650 3700
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 N
preplace netloc xlslice_9_Dout 1 6 3 2000 1410 NJ 1410 2880J
preplace netloc utmi_op_mode_o 1 8 2 2870 1440 NJ
preplace netloc turnaround_d_1 1 9 1 N
preplace netloc axi_mem_intercon_M00_AXI 1 2 1 750
preplace netloc ulpi_data_out_i_d_1 1 9 1 3430
preplace netloc ulpi_wrapper_0_utmi_data_in_o 1 7 3 2470 900 2880J 640 3420
preplace netloc axi_gpio_0_gpio_io_o 1 5 4 1800 570 2020 570 2420 930 3010J
preplace netloc const_HIGH_dout 1 6 2 2020 690 2440
preplace netloc opmode_o_1 1 9 1 3470
preplace netloc ulpi_wrapper_0_utmi_rxvalid_o 1 7 3 2450 1490 NJ 1490 3500
levelinfo -pg 1 0 220 580 960 1360 1660 1900 2210 2680 3220 3850 3980 -top 0 -bot 2210
",
}
{
   da_axi4_cnt: "27",
   da_board_cnt: "3",
   da_clkrst_cnt: "5",
   da_ps7_cnt: "1",
}
