library ieee;
use ieee.std_logic_1164.all;

entity AccN is
	generic(N : positive := 4);
	port(reset : in std_logic;
	clk : in std_logic;
	enable : in std_logic;
	dataIn : in std_logic_vector((N-1) downto 0);
	dataOut : out std_logic_vector((N-1)downto 0 );
end AccN;
	