Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Nov 07 06:16:51 2017
| Host         : LAPTOP-QUI0SV4S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file rle_design_wrapper_timing_summary_routed.rpt -rpx rle_design_wrapper_timing_summary_routed.rpx
| Design       : rle_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.360        0.000                      0                48439        0.018        0.000                      0                48439        8.750        0.000                       0                 18645  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.360        0.000                      0                48439        0.018        0.000                      0                48439        8.750        0.000                       0                 18645  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg129_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.194ns  (logic 1.450ns (8.954%)  route 14.744ns (91.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.737     3.031    rle_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=336, routed)        14.744    19.225    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X100Y92        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg129_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.607    22.786    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X100Y92        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg129_reg[28]/C
                         clock pessimism              0.129    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X100Y92        FDRE (Setup_fdre_C_D)       -0.028    22.585    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg129_reg[28]
  -------------------------------------------------------------------
                         required time                         22.585    
                         arrival time                         -19.225    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg99_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.196ns  (logic 1.450ns (8.953%)  route 14.746ns (91.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.737     3.031    rle_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.481 r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=336, routed)        14.746    19.227    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_wdata[27]
    SLICE_X97Y108        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg99_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.781    22.960    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X97Y108        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg99_reg[27]/C
                         clock pessimism              0.129    23.089    
                         clock uncertainty           -0.302    22.787    
    SLICE_X97Y108        FDRE (Setup_fdre_C_D)       -0.067    22.720    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg99_reg[27]
  -------------------------------------------------------------------
                         required time                         22.720    
                         arrival time                         -19.227    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg128_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.005ns  (logic 1.450ns (9.060%)  route 14.555ns (90.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.737     3.031    rle_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=336, routed)        14.555    19.035    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X101Y92        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg128_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.607    22.786    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X101Y92        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg128_reg[28]/C
                         clock pessimism              0.129    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X101Y92        FDRE (Setup_fdre_C_D)       -0.081    22.532    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg128_reg[28]
  -------------------------------------------------------------------
                         required time                         22.532    
                         arrival time                         -19.035    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg81_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.943ns  (logic 1.450ns (9.095%)  route 14.493ns (90.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 22.788 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.737     3.031    rle_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=336, routed)        14.493    18.973    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X95Y97         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg81_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.609    22.788    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y97         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg81_reg[28]/C
                         clock pessimism              0.129    22.917    
                         clock uncertainty           -0.302    22.615    
    SLICE_X95Y97         FDRE (Setup_fdre_C_D)       -0.061    22.554    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg81_reg[28]
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                         -18.973    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg103_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.999ns  (logic 1.450ns (9.063%)  route 14.549ns (90.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 22.957 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.737     3.031    rle_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.481 r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=336, routed)        14.549    19.030    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_wdata[27]
    SLICE_X93Y110        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg103_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.778    22.957    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X93Y110        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg103_reg[27]/C
                         clock pessimism              0.129    23.086    
                         clock uncertainty           -0.302    22.784    
    SLICE_X93Y110        FDRE (Setup_fdre_C_D)       -0.092    22.692    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg103_reg[27]
  -------------------------------------------------------------------
                         required time                         22.692    
                         arrival time                         -19.030    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg122_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.027ns  (logic 1.450ns (9.047%)  route 14.577ns (90.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 22.958 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.737     3.031    rle_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.481 r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=336, routed)        14.577    19.058    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_wdata[27]
    SLICE_X92Y107        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg122_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.779    22.958    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X92Y107        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg122_reg[27]/C
                         clock pessimism              0.129    23.087    
                         clock uncertainty           -0.302    22.785    
    SLICE_X92Y107        FDRE (Setup_fdre_C_D)       -0.045    22.740    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg122_reg[27]
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                         -19.058    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg148_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.888ns  (logic 1.450ns (9.127%)  route 14.438ns (90.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 22.788 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.737     3.031    rle_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=336, routed)        14.438    18.918    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_wdata[31]
    SLICE_X102Y93        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg148_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.609    22.788    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y93        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg148_reg[31]/C
                         clock pessimism              0.129    22.917    
                         clock uncertainty           -0.302    22.615    
    SLICE_X102Y93        FDRE (Setup_fdre_C_D)       -0.013    22.602    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg148_reg[31]
  -------------------------------------------------------------------
                         required time                         22.602    
                         arrival time                         -18.918    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg94_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.764ns  (logic 1.450ns (9.198%)  route 14.314ns (90.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 22.787 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.737     3.031    rle_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=336, routed)        14.314    18.795    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X95Y96         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg94_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.608    22.787    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y96         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg94_reg[28]/C
                         clock pessimism              0.129    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X95Y96         FDRE (Setup_fdre_C_D)       -0.067    22.547    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg94_reg[28]
  -------------------------------------------------------------------
                         required time                         22.547    
                         arrival time                         -18.795    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg82_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.784ns  (logic 1.450ns (9.186%)  route 14.334ns (90.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 22.788 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.737     3.031    rle_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=336, routed)        14.334    18.815    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X96Y97         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg82_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.609    22.788    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X96Y97         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg82_reg[28]/C
                         clock pessimism              0.129    22.917    
                         clock uncertainty           -0.302    22.615    
    SLICE_X96Y97         FDRE (Setup_fdre_C_D)       -0.028    22.587    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg82_reg[28]
  -------------------------------------------------------------------
                         required time                         22.587    
                         arrival time                         -18.815    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg98_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.920ns  (logic 1.450ns (9.108%)  route 14.469ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 22.959 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.737     3.031    rle_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.481 r  rle_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=336, routed)        14.469    18.950    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_wdata[27]
    SLICE_X95Y109        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg98_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       1.780    22.959    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X95Y109        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg98_reg[27]/C
                         clock pessimism              0.129    23.088    
                         clock uncertainty           -0.302    22.786    
    SLICE_X95Y109        FDRE (Setup_fdre_C_D)       -0.058    22.728    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg98_reg[27]
  -------------------------------------------------------------------
                         required time                         22.728    
                         arrival time                         -18.950    
  -------------------------------------------------------------------
                         slack                                  3.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg9_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_118_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.705%)  route 0.132ns (48.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.660     0.996    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y100        FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg9_reg[1]/Q
                         net (fo=2, routed)           0.132     1.269    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/slv_reg9_reg[8][1]
    SLICE_X56Y99         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_118_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.848     1.214    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/s00_axi_aclk
    SLICE_X56Y99         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_118_reg[1]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.072     1.251    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_118_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg71_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_56_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.966%)  route 0.212ns (60.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.555     0.891    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y93         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg71_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg71_reg[2]/Q
                         net (fo=2, routed)           0.212     1.243    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/slv_reg71_reg[8][2]
    SLICE_X53Y95         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_56_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.820     1.186    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/s00_axi_aclk
    SLICE_X53Y95         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_56_reg[2]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.070     1.221    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_56_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg72_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_55_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.298%)  route 0.168ns (56.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.554     0.890    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y90         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg72_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg72_reg[7]/Q
                         net (fo=2, routed)           0.168     1.185    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/slv_reg72_reg[8][7]
    SLICE_X50Y92         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_55_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.819     1.185    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/s00_axi_aclk
    SLICE_X50Y92         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_55_reg[7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.010     1.160    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_55_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg67_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_60_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.042%)  route 0.220ns (60.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.553     0.889    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y89         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg67_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg67_reg[1]/Q
                         net (fo=2, routed)           0.220     1.250    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/slv_reg67_reg[8][1]
    SLICE_X50Y90         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_60_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.819     1.185    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/s00_axi_aclk
    SLICE_X50Y90         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_60_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.063     1.213    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_60_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rle_design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/slv_reg58_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/quantization_out_a58_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.040%)  route 0.171ns (42.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.634     0.970    rle_design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y144        FDRE                                         r  rle_design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/slv_reg58_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  rle_design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/slv_reg58_reg[4]/Q
                         net (fo=3, routed)           0.171     1.269    rle_design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/slv_reg58_reg[11][4]
    SLICE_X48Y143        LUT6 (Prop_lut6_I5_O)        0.099     1.368 r  rle_design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/quantization_out_a58_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.368    rle_design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/add12s_105ot[1]
    SLICE_X48Y143        FDRE                                         r  rle_design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/quantization_out_a58_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.910     1.276    rle_design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/s00_axi_aclk
    SLICE_X48Y143        FDRE                                         r  rle_design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/quantization_out_a58_r_reg[1]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y143        FDRE (Hold_fdre_C_D)         0.092     1.329    rle_design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/quantization_out_a58_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg68_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_59_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.832%)  route 0.222ns (61.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.553     0.889    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y89         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg68_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg68_reg[1]/Q
                         net (fo=2, routed)           0.222     1.252    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/slv_reg68_reg[8][1]
    SLICE_X50Y90         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_59_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.819     1.185    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/s00_axi_aclk
    SLICE_X50Y90         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_59_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.063     1.213    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_59_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/slv_reg37_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/RG_rle_in_r_25_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.216%)  route 0.183ns (58.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.549     0.885    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y67         FDRE                                         r  rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/slv_reg37_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/slv_reg37_reg[4]/Q
                         net (fo=2, routed)           0.183     1.195    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/slv_reg37_reg[11][4]
    SLICE_X52Y67         FDRE                                         r  rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/RG_rle_in_r_25_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.812     1.178    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/s00_axi_aclk
    SLICE_X52Y67         FDRE                                         r  rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/RG_rle_in_r_25_reg[4]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.012     1.155    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/RG_rle_in_r_25_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg115_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_12_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.274%)  route 0.198ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.550     0.886    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y89         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg115_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg115_reg[7]/Q
                         net (fo=2, routed)           0.198     1.212    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/slv_reg115_reg[8][7]
    SLICE_X49Y92         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_12_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.823     1.189    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/s00_axi_aclk
    SLICE_X49Y92         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_12_reg[7]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.017     1.171    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_12_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg46_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_81_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.503%)  route 0.235ns (62.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.557     0.893    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y99         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg46_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg46_reg[4]/Q
                         net (fo=2, routed)           0.235     1.269    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/slv_reg46_reg[8][4]
    SLICE_X52Y98         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_81_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.821     1.187    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/s00_axi_aclk
    SLICE_X52Y98         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_81_reg[4]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.075     1.227    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_81_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg120_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_7_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.917%)  route 0.201ns (61.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.550     0.886    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y88         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg120_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/slv_reg120_reg[7]/Q
                         net (fo=2, routed)           0.201     1.215    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/slv_reg120_reg[8][7]
    SLICE_X49Y92         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_7_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rle_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18645, routed)       0.823     1.189    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/s00_axi_aclk
    SLICE_X49Y92         FDRE                                         r  rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_7_reg[7]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.018     1.172    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/RG_huffman_in_r_7_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rle_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y24    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/rl/INST_MEMB12W128_sub_1/MEMB12W128_r_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y24    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/rl/INST_MEMB12W128_sub_1/MEMB12W128_r_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y36    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/rl/INST_MEMB9W128_sub_1/MEMB9W128_r_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X3Y36    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/rl/INST_MEMB9W128_sub_1/MEMB9W128_r_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  rle_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X58Y128   rle_design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X80Y131   rle_design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y51    rle_design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y51    rle_design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y44    rle_design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X86Y91    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/ac_code/INST_MEM_ac_code_subD_1/ac_code_r_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X86Y91    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/ac_code/INST_MEM_ac_code_subD_1/ac_code_r_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X86Y90    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/ac_code/INST_MEM_ac_code_subD_1/ac_code_r_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X86Y90    rle_design_i/DARC_HUFFMAN_0/inst/DARC_HUFFMAN_v1_0_S00_AXI_inst/huffman0/INST_dat/ac_code/INST_MEM_ac_code_subD_1/ac_code_r_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y65    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_0_0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y65    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_0_0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y65    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y65    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y65    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_10_10/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y65    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_10_10/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y64    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/quantized_block/INST_MEM_quantized_block_subD_1/quantized_block_r_reg_0_63_11_11/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y64    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/quantized_block/INST_MEM_quantized_block_subD_1/quantized_block_r_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y64    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/quantized_block/INST_MEM_quantized_block_subD_1/quantized_block_r_reg_0_63_1_1/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y64    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/quantized_block/INST_MEM_quantized_block_subD_1/quantized_block_r_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y63    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/quantized_block/INST_MEM_quantized_block_subD_1/quantized_block_r_reg_0_63_2_2/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y63    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/quantized_block/INST_MEM_quantized_block_subD_1/quantized_block_r_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y63    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/quantized_block/INST_MEM_quantized_block_subD_1/quantized_block_r_reg_0_63_3_3/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y63    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/quantized_block/INST_MEM_quantized_block_subD_1/quantized_block_r_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y62    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/quantized_block/INST_MEM_quantized_block_subD_1/quantized_block_r_reg_0_63_4_4/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y62    rle_design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/quantized_block/INST_MEM_quantized_block_subD_1/quantized_block_r_reg_0_63_4_4/SP/CLK



