// Seed: 4119792416
module module_0;
  assign id_1 = -1;
  assign module_1.type_1 = 0;
  wire id_2 = id_1;
  assign id_1 = -1;
  module_3 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wire id_2
);
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0
);
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  assign module_0.type_3 = 0;
endmodule
