Running: S:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/CECS 361/Project5/top_module_tb_isim_beh.exe -prj F:/CECS 361/Project5/top_module_tb_beh.prj top_module_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "F:/CECS 361/Project5/vga.v" into library work
Analyzing Verilog file "F:/CECS 361/Project5/pixel_gen.v" into library work
Analyzing Verilog file "F:/CECS 361/Project5/AISO.v" into library work
Analyzing Verilog file "F:/CECS 361/Project5/top_module.v" into library work
Analyzing Verilog file "F:/CECS 361/Project5/top_module_tb.v" into library work
Analyzing Verilog file "S:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AISO
Compiling module vga_sync
Compiling module pixel_gen
Compiling module top_module
Compiling module top_module_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\top_module_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 6 Verilog Units
Built simulation executable F:/CECS 361/Project5/top_module_tb_isim_beh.exe
Fuse Memory Usage: 28528 KB
Fuse CPU Usage: 577 ms
