<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › include › mach › regs-s3c2443-clock.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-s3c2443-clock.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/mach-s3c2410/include/mach/regs-s3c2443-clock.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2007 Simtec Electronics</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *	http://armlinux.simtec.co.uk/</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2443 clock register definitions</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARM_REGS_S3C2443_CLOCK</span>
<span class="cp">#define __ASM_ARM_REGS_S3C2443_CLOCK</span>

<span class="cp">#define S3C2443_CLKREG(x)		((x) + S3C24XX_VA_CLKPWR)</span>

<span class="cp">#define S3C2443_PLLCON_MDIVSHIFT	16</span>
<span class="cp">#define S3C2443_PLLCON_PDIVSHIFT	8</span>
<span class="cp">#define S3C2443_PLLCON_SDIVSHIFT	0</span>
<span class="cp">#define S3C2443_PLLCON_MDIVMASK		((1&lt;&lt;(1+(23-16)))-1)</span>
<span class="cp">#define S3C2443_PLLCON_PDIVMASK		((1&lt;&lt;(1+(9-8)))-1)</span>
<span class="cp">#define S3C2443_PLLCON_SDIVMASK		(3)</span>

<span class="cp">#define S3C2443_MPLLCON			S3C2443_CLKREG(0x10)</span>
<span class="cp">#define S3C2443_EPLLCON			S3C2443_CLKREG(0x18)</span>
<span class="cp">#define S3C2443_CLKSRC			S3C2443_CLKREG(0x20)</span>
<span class="cp">#define S3C2443_CLKDIV0			S3C2443_CLKREG(0x24)</span>
<span class="cp">#define S3C2443_CLKDIV1			S3C2443_CLKREG(0x28)</span>
<span class="cp">#define S3C2443_HCLKCON			S3C2443_CLKREG(0x30)</span>
<span class="cp">#define S3C2443_PCLKCON			S3C2443_CLKREG(0x34)</span>
<span class="cp">#define S3C2443_SCLKCON			S3C2443_CLKREG(0x38)</span>
<span class="cp">#define S3C2443_PWRMODE			S3C2443_CLKREG(0x40)</span>
<span class="cp">#define S3C2443_SWRST			S3C2443_CLKREG(0x44)</span>
<span class="cp">#define S3C2443_BUSPRI0			S3C2443_CLKREG(0x50)</span>
<span class="cp">#define S3C2443_SYSID			S3C2443_CLKREG(0x5C)</span>
<span class="cp">#define S3C2443_PWRCFG			S3C2443_CLKREG(0x60)</span>
<span class="cp">#define S3C2443_RSTCON			S3C2443_CLKREG(0x64)</span>
<span class="cp">#define S3C2443_PHYCTRL			S3C2443_CLKREG(0x80)</span>
<span class="cp">#define S3C2443_PHYPWR			S3C2443_CLKREG(0x84)</span>
<span class="cp">#define S3C2443_URSTCON			S3C2443_CLKREG(0x88)</span>
<span class="cp">#define S3C2443_UCLKCON			S3C2443_CLKREG(0x8C)</span>

<span class="cp">#define S3C2443_SWRST_RESET		(0x533c2443)</span>

<span class="cp">#define S3C2443_PLLCON_OFF		(1&lt;&lt;24)</span>

<span class="cp">#define S3C2443_CLKSRC_EPLLREF_XTAL	(2&lt;&lt;7)</span>
<span class="cp">#define S3C2443_CLKSRC_EPLLREF_EXTCLK	(3&lt;&lt;7)</span>
<span class="cp">#define S3C2443_CLKSRC_EPLLREF_MPLLREF	(0&lt;&lt;7)</span>
<span class="cp">#define S3C2443_CLKSRC_EPLLREF_MPLLREF2	(1&lt;&lt;7)</span>
<span class="cp">#define S3C2443_CLKSRC_EPLLREF_MASK	(3&lt;&lt;7)</span>

<span class="cp">#define S3C2443_CLKSRC_EXTCLK_DIV	(1&lt;&lt;3)</span>

<span class="cp">#define S3C2443_CLKDIV0_HALF_HCLK	(1&lt;&lt;3)</span>
<span class="cp">#define S3C2443_CLKDIV0_HALF_PCLK	(1&lt;&lt;2)</span>

<span class="cp">#define S3C2443_CLKDIV0_HCLKDIV_MASK	(3&lt;&lt;0)</span>

<span class="cp">#define S3C2443_CLKDIV0_EXTDIV_MASK	(3&lt;&lt;6)</span>
<span class="cp">#define S3C2443_CLKDIV0_EXTDIV_SHIFT	(6)</span>

<span class="cp">#define S3C2443_CLKDIV0_PREDIV_MASK	(3&lt;&lt;4)</span>
<span class="cp">#define S3C2443_CLKDIV0_PREDIV_SHIFT	(4)</span>

<span class="cp">#define S3C2416_CLKDIV0_ARMDIV_MASK	(7 &lt;&lt; 9)</span>
<span class="cp">#define S3C2443_CLKDIV0_ARMDIV_MASK	(15&lt;&lt;9)</span>
<span class="cp">#define S3C2443_CLKDIV0_ARMDIV_SHIFT	(9)</span>
<span class="cp">#define S3C2443_CLKDIV0_ARMDIV_1	(0&lt;&lt;9)</span>
<span class="cp">#define S3C2443_CLKDIV0_ARMDIV_2	(8&lt;&lt;9)</span>
<span class="cp">#define S3C2443_CLKDIV0_ARMDIV_3	(2&lt;&lt;9)</span>
<span class="cp">#define S3C2443_CLKDIV0_ARMDIV_4	(9&lt;&lt;9)</span>
<span class="cp">#define S3C2443_CLKDIV0_ARMDIV_6	(10&lt;&lt;9)</span>
<span class="cp">#define S3C2443_CLKDIV0_ARMDIV_8	(11&lt;&lt;9)</span>
<span class="cp">#define S3C2443_CLKDIV0_ARMDIV_12	(13&lt;&lt;9)</span>
<span class="cp">#define S3C2443_CLKDIV0_ARMDIV_16	(15&lt;&lt;9)</span>

<span class="cm">/* S3C2443_CLKDIV1 removed, only used in clock.c code */</span>

<span class="cp">#define S3C2443_CLKCON_NAND</span>

<span class="cp">#define S3C2443_HCLKCON_DMA0		(1&lt;&lt;0)</span>
<span class="cp">#define S3C2443_HCLKCON_DMA1		(1&lt;&lt;1)</span>
<span class="cp">#define S3C2443_HCLKCON_DMA2		(1&lt;&lt;2)</span>
<span class="cp">#define S3C2443_HCLKCON_DMA3		(1&lt;&lt;3)</span>
<span class="cp">#define S3C2443_HCLKCON_DMA4		(1&lt;&lt;4)</span>
<span class="cp">#define S3C2443_HCLKCON_DMA5		(1&lt;&lt;5)</span>
<span class="cp">#define S3C2443_HCLKCON_CAMIF		(1&lt;&lt;8)</span>
<span class="cp">#define S3C2443_HCLKCON_LCDC		(1&lt;&lt;9)</span>
<span class="cp">#define S3C2443_HCLKCON_USBH		(1&lt;&lt;11)</span>
<span class="cp">#define S3C2443_HCLKCON_USBD		(1&lt;&lt;12)</span>
<span class="cp">#define S3C2416_HCLKCON_HSMMC0		(1&lt;&lt;15)</span>
<span class="cp">#define S3C2443_HCLKCON_HSMMC		(1&lt;&lt;16)</span>
<span class="cp">#define S3C2443_HCLKCON_CFC		(1&lt;&lt;17)</span>
<span class="cp">#define S3C2443_HCLKCON_SSMC		(1&lt;&lt;18)</span>
<span class="cp">#define S3C2443_HCLKCON_DRAMC		(1&lt;&lt;19)</span>

<span class="cp">#define S3C2443_PCLKCON_UART0		(1&lt;&lt;0)</span>
<span class="cp">#define S3C2443_PCLKCON_UART1		(1&lt;&lt;1)</span>
<span class="cp">#define S3C2443_PCLKCON_UART2		(1&lt;&lt;2)</span>
<span class="cp">#define S3C2443_PCLKCON_UART3		(1&lt;&lt;3)</span>
<span class="cp">#define S3C2443_PCLKCON_IIC		(1&lt;&lt;4)</span>
<span class="cp">#define S3C2443_PCLKCON_SDI		(1&lt;&lt;5)</span>
<span class="cp">#define S3C2443_PCLKCON_HSSPI		(1&lt;&lt;6)</span>
<span class="cp">#define S3C2443_PCLKCON_ADC		(1&lt;&lt;7)</span>
<span class="cp">#define S3C2443_PCLKCON_AC97		(1&lt;&lt;8)</span>
<span class="cp">#define S3C2443_PCLKCON_IIS		(1&lt;&lt;9)</span>
<span class="cp">#define S3C2443_PCLKCON_PWMT		(1&lt;&lt;10)</span>
<span class="cp">#define S3C2443_PCLKCON_WDT		(1&lt;&lt;11)</span>
<span class="cp">#define S3C2443_PCLKCON_RTC		(1&lt;&lt;12)</span>
<span class="cp">#define S3C2443_PCLKCON_GPIO		(1&lt;&lt;13)</span>
<span class="cp">#define S3C2443_PCLKCON_SPI0		(1&lt;&lt;14)</span>
<span class="cp">#define S3C2443_PCLKCON_SPI1		(1&lt;&lt;15)</span>

<span class="cp">#define S3C2443_SCLKCON_DDRCLK		(1&lt;&lt;16)</span>
<span class="cp">#define S3C2443_SCLKCON_SSMCCLK		(1&lt;&lt;15)</span>
<span class="cp">#define S3C2443_SCLKCON_HSSPICLK	(1&lt;&lt;14)</span>
<span class="cp">#define S3C2443_SCLKCON_HSMMCCLK_EXT	(1&lt;&lt;13)</span>
<span class="cp">#define S3C2443_SCLKCON_HSMMCCLK_EPLL	(1&lt;&lt;12)</span>
<span class="cp">#define S3C2443_SCLKCON_CAMCLK		(1&lt;&lt;11)</span>
<span class="cp">#define S3C2443_SCLKCON_DISPCLK		(1&lt;&lt;10)</span>
<span class="cp">#define S3C2443_SCLKCON_I2SCLK		(1&lt;&lt;9)</span>
<span class="cp">#define S3C2443_SCLKCON_UARTCLK		(1&lt;&lt;8)</span>
<span class="cp">#define S3C2443_SCLKCON_USBHOST		(1&lt;&lt;1)</span>

<span class="cp">#define S3C2443_PWRCFG_SLEEP		(1&lt;&lt;15)</span>

<span class="cp">#define S3C2443_PWRCFG_USBPHY		(1 &lt;&lt; 4)</span>

<span class="cp">#define S3C2443_URSTCON_FUNCRST		(1 &lt;&lt; 2)</span>
<span class="cp">#define S3C2443_URSTCON_PHYRST		(1 &lt;&lt; 0)</span>

<span class="cp">#define S3C2443_PHYCTRL_CLKSEL		(1 &lt;&lt; 3)</span>
<span class="cp">#define S3C2443_PHYCTRL_EXTCLK		(1 &lt;&lt; 2)</span>
<span class="cp">#define S3C2443_PHYCTRL_PLLSEL		(1 &lt;&lt; 1)</span>
<span class="cp">#define S3C2443_PHYCTRL_DSPORT		(1 &lt;&lt; 0)</span>

<span class="cp">#define S3C2443_PHYPWR_COMMON_ON	(1 &lt;&lt; 31)</span>
<span class="cp">#define S3C2443_PHYPWR_ANALOG_PD	(1 &lt;&lt; 4)</span>
<span class="cp">#define S3C2443_PHYPWR_PLL_REFCLK	(1 &lt;&lt; 3)</span>
<span class="cp">#define S3C2443_PHYPWR_XO_ON		(1 &lt;&lt; 2)</span>
<span class="cp">#define S3C2443_PHYPWR_PLL_PWRDN	(1 &lt;&lt; 1)</span>
<span class="cp">#define S3C2443_PHYPWR_FSUSPEND		(1 &lt;&lt; 0)</span>

<span class="cp">#define S3C2443_UCLKCON_DETECT_VBUS	(1 &lt;&lt; 31)</span>
<span class="cp">#define S3C2443_UCLKCON_FUNC_CLKEN	(1 &lt;&lt; 2)</span>
<span class="cp">#define S3C2443_UCLKCON_TCLKEN		(1 &lt;&lt; 0)</span>

<span class="cp">#include &lt;asm/div64.h&gt;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span>
<span class="nf">s3c2443_get_mpll</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pllval</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">baseclk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mdiv</span><span class="p">,</span> <span class="n">pdiv</span><span class="p">,</span> <span class="n">sdiv</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">fvco</span><span class="p">;</span>

	<span class="n">mdiv</span> <span class="o">=</span> <span class="n">pllval</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_PLLCON_MDIVSHIFT</span><span class="p">;</span>
	<span class="n">pdiv</span> <span class="o">=</span> <span class="n">pllval</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_PLLCON_PDIVSHIFT</span><span class="p">;</span>
	<span class="n">sdiv</span> <span class="o">=</span> <span class="n">pllval</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_PLLCON_SDIVSHIFT</span><span class="p">;</span>

	<span class="n">mdiv</span> <span class="o">&amp;=</span> <span class="n">S3C2443_PLLCON_MDIVMASK</span><span class="p">;</span>
	<span class="n">pdiv</span> <span class="o">&amp;=</span> <span class="n">S3C2443_PLLCON_PDIVMASK</span><span class="p">;</span>
	<span class="n">sdiv</span> <span class="o">&amp;=</span> <span class="n">S3C2443_PLLCON_SDIVMASK</span><span class="p">;</span>

	<span class="n">fvco</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint64_t</span><span class="p">)</span><span class="n">baseclk</span> <span class="o">*</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="p">(</span><span class="n">mdiv</span> <span class="o">+</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">do_div</span><span class="p">(</span><span class="n">fvco</span><span class="p">,</span> <span class="n">pdiv</span> <span class="o">&lt;&lt;</span> <span class="n">sdiv</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">fvco</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span>
<span class="nf">s3c2443_get_epll</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pllval</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">baseclk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mdiv</span><span class="p">,</span> <span class="n">pdiv</span><span class="p">,</span> <span class="n">sdiv</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">fvco</span><span class="p">;</span>

	<span class="n">mdiv</span> <span class="o">=</span> <span class="n">pllval</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_PLLCON_MDIVSHIFT</span><span class="p">;</span>
	<span class="n">pdiv</span> <span class="o">=</span> <span class="n">pllval</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_PLLCON_PDIVSHIFT</span><span class="p">;</span>
	<span class="n">sdiv</span> <span class="o">=</span> <span class="n">pllval</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_PLLCON_SDIVSHIFT</span><span class="p">;</span>

	<span class="n">mdiv</span> <span class="o">&amp;=</span> <span class="n">S3C2443_PLLCON_MDIVMASK</span><span class="p">;</span>
	<span class="n">pdiv</span> <span class="o">&amp;=</span> <span class="n">S3C2443_PLLCON_PDIVMASK</span><span class="p">;</span>
	<span class="n">sdiv</span> <span class="o">&amp;=</span> <span class="n">S3C2443_PLLCON_SDIVMASK</span><span class="p">;</span>

	<span class="n">fvco</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint64_t</span><span class="p">)</span><span class="n">baseclk</span> <span class="o">*</span> <span class="p">(</span><span class="n">mdiv</span> <span class="o">+</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">do_div</span><span class="p">(</span><span class="n">fvco</span><span class="p">,</span> <span class="p">(</span><span class="n">pdiv</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">sdiv</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">fvco</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/*  __ASM_ARM_REGS_S3C2443_CLOCK */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
