Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Sat Nov 25 19:14:35 2017
| Host         : A205-07 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 45 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.580      -13.616                      3                   94        0.068        0.000                      0                   94        3.000        0.000                       0                    51  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0    {0.000 35.000}       70.000          14.286          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0_1  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -4.580      -13.616                      3                   94        0.276        0.000                      0                   94        4.196        0.000                       0                    47  
  clkfbout_clk_wiz_0                                                                                                                                                     30.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -4.578      -13.610                      3                   94        0.276        0.000                      0                   94        4.196        0.000                       0                    47  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -4.580      -13.616                      3                   94        0.068        0.000                      0                   94  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -4.580      -13.616                      3                   94        0.068        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -4.580ns,  Total Violation      -13.616ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.580ns  (required time - arrival time)
  Source:                 display/curr_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.821ns  (logic 9.687ns (70.090%)  route 4.134ns (29.910%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.894 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.641    -0.899    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  display/curr_x_reg[3]/Q
                         net (fo=4, routed)           0.683     0.240    display/blk_r2__4[3]
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     0.364 r  display/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    draw_mod/curr_x_reg[3][3]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.740 r  draw_mod/blk_r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.740    draw_mod/blk_r3_inferred__0/i__carry_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.857 r  draw_mod/blk_r3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.857    draw_mod/blk_r3_inferred__0/i__carry__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.172 r  draw_mod/blk_r3_inferred__0/i__carry__1/O[3]
                         net (fo=54, routed)          0.796     1.968    draw_mod/blk_r3[31]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.187 r  draw_mod/blk_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.189    draw_mod/blk_r2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.707 r  draw_mod/blk_r2__4/P[0]
                         net (fo=2, routed)           0.632     8.339    draw_mod/blk_r2__4_n_105
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  draw_mod/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    draw_mod/i__carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  draw_mod/blk_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    draw_mod/blk_r2_inferred__0/i__carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.347 r  draw_mod/blk_r2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.589     9.935    draw_mod/blk_r2_inferred__0/i__carry__0_n_6
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.303    10.238 r  draw_mod/blk_r1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.238    draw_mod/blk_r1_carry__4_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.816 f  draw_mod/blk_r1_carry__4/O[2]
                         net (fo=1, routed)           0.665    11.481    draw_mod/blk_r1[22]
    SLICE_X9Y90          LUT4 (Prop_lut4_I1_O)        0.301    11.782 f  draw_mod/R_pix_r[3]_i_13/O
                         net (fo=1, routed)           0.290    12.072    draw_mod/R_pix_r[3]_i_13_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124    12.196 f  draw_mod/R_pix_r[3]_i_5/O
                         net (fo=3, routed)           0.175    12.371    draw_mod/R_pix_r[3]_i_5_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124    12.495 r  draw_mod/R_pix_r[1]_i_2/O
                         net (fo=1, routed)           0.303    12.798    draw_mod/R_pix_r[1]_i_2_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    12.922 r  draw_mod/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    12.922    display/D[0]
    SLICE_X8Y90          FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.522     7.894    display/clk_out1
    SLICE_X8Y90          FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.577     8.472    
                         clock uncertainty           -0.208     8.263    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)        0.079     8.342    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                 -4.580    

Slack (VIOLATED) :        -4.528ns  (required time - arrival time)
  Source:                 display/curr_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.719ns  (logic 9.634ns (70.225%)  route 4.085ns (29.775%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.894 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.641    -0.899    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  display/curr_x_reg[3]/Q
                         net (fo=4, routed)           0.683     0.240    display/blk_r2__4[3]
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     0.364 r  display/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    draw_mod/curr_x_reg[3][3]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.740 r  draw_mod/blk_r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.740    draw_mod/blk_r3_inferred__0/i__carry_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.857 r  draw_mod/blk_r3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.857    draw_mod/blk_r3_inferred__0/i__carry__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.172 r  draw_mod/blk_r3_inferred__0/i__carry__1/O[3]
                         net (fo=54, routed)          0.796     1.968    draw_mod/blk_r3[31]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.187 r  draw_mod/blk_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.189    draw_mod/blk_r2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.707 r  draw_mod/blk_r2__4/P[0]
                         net (fo=2, routed)           0.632     8.339    draw_mod/blk_r2__4_n_105
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  draw_mod/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    draw_mod/i__carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  draw_mod/blk_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    draw_mod/blk_r2_inferred__0/i__carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.347 r  draw_mod/blk_r2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.589     9.935    draw_mod/blk_r2_inferred__0/i__carry__0_n_6
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.303    10.238 r  draw_mod/blk_r1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.238    draw_mod/blk_r1_carry__4_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.881 r  draw_mod/blk_r1_carry__4/O[3]
                         net (fo=1, routed)           0.313    11.195    draw_mod/blk_r1[23]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.307    11.502 r  draw_mod/R_pix_r[3]_i_12/O
                         net (fo=2, routed)           0.315    11.816    draw_mod/R_pix_r[3]_i_12_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I4_O)        0.124    11.940 f  draw_mod/R_pix_r[3]_i_4/O
                         net (fo=2, routed)           0.756    12.696    draw_mod/R_pix_r[3]_i_4_n_0
    SLICE_X9Y89          LUT4 (Prop_lut4_I2_O)        0.124    12.820 r  draw_mod/R_pix_g[3]_i_1/O
                         net (fo=1, routed)           0.000    12.820    display/tmpG[0]
    SLICE_X9Y89          FDRE                                         r  display/R_pix_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.522     7.894    display/clk_out1
    SLICE_X9Y89          FDRE                                         r  display/R_pix_g_reg[3]/C
                         clock pessimism              0.577     8.472    
                         clock uncertainty           -0.208     8.263    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.029     8.292    display/R_pix_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.292    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                 -4.528    

Slack (VIOLATED) :        -4.509ns  (required time - arrival time)
  Source:                 display/curr_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.701ns  (logic 9.839ns (71.811%)  route 3.862ns (28.189%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 7.895 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.641    -0.899    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  display/curr_x_reg[3]/Q
                         net (fo=4, routed)           0.683     0.240    display/blk_r2__4[3]
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     0.364 r  display/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    draw_mod/curr_x_reg[3][3]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.740 r  draw_mod/blk_r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.740    draw_mod/blk_r3_inferred__0/i__carry_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.857 r  draw_mod/blk_r3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.857    draw_mod/blk_r3_inferred__0/i__carry__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.172 r  draw_mod/blk_r3_inferred__0/i__carry__1/O[3]
                         net (fo=54, routed)          0.796     1.968    draw_mod/blk_r3[31]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.187 r  draw_mod/blk_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.189    draw_mod/blk_r2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.707 r  draw_mod/blk_r2__4/P[0]
                         net (fo=2, routed)           0.632     8.339    draw_mod/blk_r2__4_n_105
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  draw_mod/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    draw_mod/i__carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  draw_mod/blk_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    draw_mod/blk_r2_inferred__0/i__carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.347 r  draw_mod/blk_r2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.589     9.935    draw_mod/blk_r2_inferred__0/i__carry__0_n_6
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.303    10.238 r  draw_mod/blk_r1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.238    draw_mod/blk_r1_carry__4_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.771 r  draw_mod/blk_r1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.771    draw_mod/blk_r1_carry__4_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.086 f  draw_mod/blk_r1_carry__5/O[3]
                         net (fo=1, routed)           0.582    11.669    draw_mod/blk_r1[27]
    SLICE_X9Y90          LUT4 (Prop_lut4_I2_O)        0.307    11.976 f  draw_mod/R_pix_r[3]_i_10/O
                         net (fo=2, routed)           0.165    12.141    draw_mod/R_pix_r[3]_i_10_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.124    12.265 f  draw_mod/R_pix_r[3]_i_3/O
                         net (fo=2, routed)           0.414    12.679    draw_mod/R_pix_r[3]_i_3_n_0
    SLICE_X9Y91          LUT4 (Prop_lut4_I1_O)        0.124    12.803 r  draw_mod/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    12.803    display/D[1]
    SLICE_X9Y91          FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.523     7.895    display/clk_out1
    SLICE_X9Y91          FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.577     8.473    
                         clock uncertainty           -0.208     8.264    
    SLICE_X9Y91          FDRE (Setup_fdre_C_D)        0.029     8.293    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                 -4.509    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.208     8.240    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.811    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.811    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.208     8.240    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.811    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.811    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.208     8.240    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.811    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.811    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.208     8.240    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.811    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.811    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.052%)  route 3.518ns (80.948%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.892 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.639     3.525    display/vcount[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520     7.892    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.559     8.452    
                         clock uncertainty           -0.208     8.243    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.524     7.719    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.052%)  route 3.518ns (80.948%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.892 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.639     3.525    display/vcount[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520     7.892    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.559     8.452    
                         clock uncertainty           -0.208     8.243    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.524     7.719    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.052%)  route 3.518ns (80.948%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.892 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.639     3.525    display/vcount[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520     7.892    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.559     8.452    
                         clock uncertainty           -0.208     8.243    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.524     7.719    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.571    -0.593    display/clk_out1
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.187    -0.242    display/hcount_reg_n_0_[0]
    SLICE_X8Y85          LUT1 (Prop_lut1_I0_O)        0.045    -0.197 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    display/hcount[0]
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.841    -0.832    display/clk_out1
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.120    -0.473    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.632%)  route 0.203ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.571    -0.593    display/clk_out1
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.203    -0.226    display/hcount_reg_n_0_[0]
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.841    -0.832    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[0]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.072    -0.508    display/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.494%)  route 0.197ns (48.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          0.197    -0.233    display/vcount_reg_n_0_[5]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/vcount[5]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.121    -0.473    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.227ns (57.689%)  route 0.166ns (42.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.600    -0.564    display/clk_out1
    SLICE_X7Y87          FDRE                                         r  display/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  display/hcount_reg[3]/Q
                         net (fo=7, routed)           0.166    -0.270    display/hcount_reg_n_0_[3]
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.099    -0.171 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    display/data0[5]
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.092    -0.458    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.079%)  route 0.208ns (49.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X8Y83          FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.208    -0.222    display/vcount_reg_n_0_[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.045    -0.177 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    display/vcount[0]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X8Y83          FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120    -0.474    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.231ns (54.052%)  route 0.196ns (45.948%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.599    -0.565    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.135    -0.289    display/hcount_reg_n_0_[5]
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.061    -0.183    display/hcount[10]_i_3_n_0
    SLICE_X7Y87          LUT3 (Prop_lut3_I0_O)        0.045    -0.138 r  display/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    display/data0[7]
    SLICE_X7Y87          FDRE                                         r  display/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    display/clk_out1
    SLICE_X7Y87          FDRE                                         r  display/hcount_reg[7]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.092    -0.457    display/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.191%)  route 0.216ns (50.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          0.216    -0.214    display/vcount_reg_n_0_[5]
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.169 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    display/vcount[8]_i_1_n_0
    SLICE_X11Y83         FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X11Y83         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X11Y83         FDRE (Hold_fdre_C_D)         0.091    -0.490    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.355%)  route 0.233ns (55.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.233    -0.220    display/vcount_reg_n_0_[3]
    SLICE_X13Y83         LUT6 (Prop_lut6_I2_O)        0.045    -0.175 r  display/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    display/vcount[6]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.092    -0.502    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.249%)  route 0.234ns (55.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.234    -0.219    display/vcount_reg_n_0_[3]
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.045    -0.174 r  display/vcount[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.174    display/curr_y0[4]
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.092    -0.502    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 display/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.246ns (53.942%)  route 0.210ns (46.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.600    -0.564    display/clk_out1
    SLICE_X6Y87          FDRE                                         r  display/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.148    -0.416 r  display/hcount_reg[9]/Q
                         net (fo=8, routed)           0.210    -0.206    display/hcount_reg_n_0_[9]
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.098    -0.108 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.108    display/data0[10]
    SLICE_X6Y87          FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    display/clk_out1
    SLICE_X6Y87          FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121    -0.443    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y89      display/R_pix_g_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X8Y90      display/R_pix_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y91      display/R_pix_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y85      display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y88      display/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y86      display/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y86      display/curr_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y85      display/curr_x_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y85      display/curr_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y86      display/curr_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y86      display/curr_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y85      display/curr_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y86      display/curr_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X13Y82     display/curr_y_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X13Y82     display/curr_y_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X13Y82     display/curr_y_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X13Y82     display/curr_y_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X13Y82     display/curr_y_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X8Y90      display/R_pix_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y91      display/R_pix_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y89      display/R_pix_g_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y89      display/R_pix_g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X8Y90      display/R_pix_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y91      display/R_pix_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y85      display/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y85      display/curr_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y88      display/curr_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y88      display/curr_x_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -4.578ns,  Total Violation      -13.610ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.578ns  (required time - arrival time)
  Source:                 display/curr_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.821ns  (logic 9.687ns (70.090%)  route 4.134ns (29.910%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.894 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.641    -0.899    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  display/curr_x_reg[3]/Q
                         net (fo=4, routed)           0.683     0.240    display/blk_r2__4[3]
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     0.364 r  display/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    draw_mod/curr_x_reg[3][3]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.740 r  draw_mod/blk_r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.740    draw_mod/blk_r3_inferred__0/i__carry_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.857 r  draw_mod/blk_r3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.857    draw_mod/blk_r3_inferred__0/i__carry__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.172 r  draw_mod/blk_r3_inferred__0/i__carry__1/O[3]
                         net (fo=54, routed)          0.796     1.968    draw_mod/blk_r3[31]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.187 r  draw_mod/blk_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.189    draw_mod/blk_r2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.707 r  draw_mod/blk_r2__4/P[0]
                         net (fo=2, routed)           0.632     8.339    draw_mod/blk_r2__4_n_105
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  draw_mod/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    draw_mod/i__carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  draw_mod/blk_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    draw_mod/blk_r2_inferred__0/i__carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.347 r  draw_mod/blk_r2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.589     9.935    draw_mod/blk_r2_inferred__0/i__carry__0_n_6
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.303    10.238 r  draw_mod/blk_r1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.238    draw_mod/blk_r1_carry__4_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.816 f  draw_mod/blk_r1_carry__4/O[2]
                         net (fo=1, routed)           0.665    11.481    draw_mod/blk_r1[22]
    SLICE_X9Y90          LUT4 (Prop_lut4_I1_O)        0.301    11.782 f  draw_mod/R_pix_r[3]_i_13/O
                         net (fo=1, routed)           0.290    12.072    draw_mod/R_pix_r[3]_i_13_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124    12.196 f  draw_mod/R_pix_r[3]_i_5/O
                         net (fo=3, routed)           0.175    12.371    draw_mod/R_pix_r[3]_i_5_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124    12.495 r  draw_mod/R_pix_r[1]_i_2/O
                         net (fo=1, routed)           0.303    12.798    draw_mod/R_pix_r[1]_i_2_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    12.922 r  draw_mod/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    12.922    display/D[0]
    SLICE_X8Y90          FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.522     7.894    display/clk_out1
    SLICE_X8Y90          FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.577     8.472    
                         clock uncertainty           -0.206     8.265    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)        0.079     8.344    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                 -4.578    

Slack (VIOLATED) :        -4.526ns  (required time - arrival time)
  Source:                 display/curr_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.719ns  (logic 9.634ns (70.225%)  route 4.085ns (29.775%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.894 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.641    -0.899    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  display/curr_x_reg[3]/Q
                         net (fo=4, routed)           0.683     0.240    display/blk_r2__4[3]
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     0.364 r  display/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    draw_mod/curr_x_reg[3][3]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.740 r  draw_mod/blk_r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.740    draw_mod/blk_r3_inferred__0/i__carry_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.857 r  draw_mod/blk_r3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.857    draw_mod/blk_r3_inferred__0/i__carry__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.172 r  draw_mod/blk_r3_inferred__0/i__carry__1/O[3]
                         net (fo=54, routed)          0.796     1.968    draw_mod/blk_r3[31]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.187 r  draw_mod/blk_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.189    draw_mod/blk_r2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.707 r  draw_mod/blk_r2__4/P[0]
                         net (fo=2, routed)           0.632     8.339    draw_mod/blk_r2__4_n_105
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  draw_mod/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    draw_mod/i__carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  draw_mod/blk_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    draw_mod/blk_r2_inferred__0/i__carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.347 r  draw_mod/blk_r2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.589     9.935    draw_mod/blk_r2_inferred__0/i__carry__0_n_6
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.303    10.238 r  draw_mod/blk_r1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.238    draw_mod/blk_r1_carry__4_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.881 r  draw_mod/blk_r1_carry__4/O[3]
                         net (fo=1, routed)           0.313    11.195    draw_mod/blk_r1[23]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.307    11.502 r  draw_mod/R_pix_r[3]_i_12/O
                         net (fo=2, routed)           0.315    11.816    draw_mod/R_pix_r[3]_i_12_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I4_O)        0.124    11.940 f  draw_mod/R_pix_r[3]_i_4/O
                         net (fo=2, routed)           0.756    12.696    draw_mod/R_pix_r[3]_i_4_n_0
    SLICE_X9Y89          LUT4 (Prop_lut4_I2_O)        0.124    12.820 r  draw_mod/R_pix_g[3]_i_1/O
                         net (fo=1, routed)           0.000    12.820    display/tmpG[0]
    SLICE_X9Y89          FDRE                                         r  display/R_pix_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.522     7.894    display/clk_out1
    SLICE_X9Y89          FDRE                                         r  display/R_pix_g_reg[3]/C
                         clock pessimism              0.577     8.472    
                         clock uncertainty           -0.206     8.265    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.029     8.294    display/R_pix_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                 -4.526    

Slack (VIOLATED) :        -4.507ns  (required time - arrival time)
  Source:                 display/curr_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.701ns  (logic 9.839ns (71.811%)  route 3.862ns (28.189%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 7.895 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.641    -0.899    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  display/curr_x_reg[3]/Q
                         net (fo=4, routed)           0.683     0.240    display/blk_r2__4[3]
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     0.364 r  display/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    draw_mod/curr_x_reg[3][3]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.740 r  draw_mod/blk_r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.740    draw_mod/blk_r3_inferred__0/i__carry_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.857 r  draw_mod/blk_r3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.857    draw_mod/blk_r3_inferred__0/i__carry__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.172 r  draw_mod/blk_r3_inferred__0/i__carry__1/O[3]
                         net (fo=54, routed)          0.796     1.968    draw_mod/blk_r3[31]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.187 r  draw_mod/blk_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.189    draw_mod/blk_r2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.707 r  draw_mod/blk_r2__4/P[0]
                         net (fo=2, routed)           0.632     8.339    draw_mod/blk_r2__4_n_105
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  draw_mod/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    draw_mod/i__carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  draw_mod/blk_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    draw_mod/blk_r2_inferred__0/i__carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.347 r  draw_mod/blk_r2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.589     9.935    draw_mod/blk_r2_inferred__0/i__carry__0_n_6
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.303    10.238 r  draw_mod/blk_r1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.238    draw_mod/blk_r1_carry__4_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.771 r  draw_mod/blk_r1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.771    draw_mod/blk_r1_carry__4_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.086 f  draw_mod/blk_r1_carry__5/O[3]
                         net (fo=1, routed)           0.582    11.669    draw_mod/blk_r1[27]
    SLICE_X9Y90          LUT4 (Prop_lut4_I2_O)        0.307    11.976 f  draw_mod/R_pix_r[3]_i_10/O
                         net (fo=2, routed)           0.165    12.141    draw_mod/R_pix_r[3]_i_10_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.124    12.265 f  draw_mod/R_pix_r[3]_i_3/O
                         net (fo=2, routed)           0.414    12.679    draw_mod/R_pix_r[3]_i_3_n_0
    SLICE_X9Y91          LUT4 (Prop_lut4_I1_O)        0.124    12.803 r  draw_mod/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    12.803    display/D[1]
    SLICE_X9Y91          FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.523     7.895    display/clk_out1
    SLICE_X9Y91          FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.577     8.473    
                         clock uncertainty           -0.206     8.266    
    SLICE_X9Y91          FDRE (Setup_fdre_C_D)        0.029     8.295    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                 -4.507    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.206     8.242    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.813    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.813    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.206     8.242    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.813    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.813    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.206     8.242    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.813    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.813    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.206     8.242    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.813    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.813    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.052%)  route 3.518ns (80.948%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.892 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.639     3.525    display/vcount[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520     7.892    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.559     8.452    
                         clock uncertainty           -0.206     8.245    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.524     7.721    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.721    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.052%)  route 3.518ns (80.948%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.892 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.639     3.525    display/vcount[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520     7.892    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.559     8.452    
                         clock uncertainty           -0.206     8.245    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.524     7.721    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.721    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.052%)  route 3.518ns (80.948%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.892 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.639     3.525    display/vcount[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520     7.892    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.559     8.452    
                         clock uncertainty           -0.206     8.245    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.524     7.721    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.721    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.571    -0.593    display/clk_out1
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.187    -0.242    display/hcount_reg_n_0_[0]
    SLICE_X8Y85          LUT1 (Prop_lut1_I0_O)        0.045    -0.197 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    display/hcount[0]
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.841    -0.832    display/clk_out1
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.120    -0.473    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.632%)  route 0.203ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.571    -0.593    display/clk_out1
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.203    -0.226    display/hcount_reg_n_0_[0]
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.841    -0.832    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[0]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.072    -0.508    display/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.494%)  route 0.197ns (48.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          0.197    -0.233    display/vcount_reg_n_0_[5]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/vcount[5]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.121    -0.473    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.227ns (57.689%)  route 0.166ns (42.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.600    -0.564    display/clk_out1
    SLICE_X7Y87          FDRE                                         r  display/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  display/hcount_reg[3]/Q
                         net (fo=7, routed)           0.166    -0.270    display/hcount_reg_n_0_[3]
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.099    -0.171 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    display/data0[5]
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.092    -0.458    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.079%)  route 0.208ns (49.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X8Y83          FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.208    -0.222    display/vcount_reg_n_0_[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.045    -0.177 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    display/vcount[0]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X8Y83          FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120    -0.474    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.231ns (54.052%)  route 0.196ns (45.948%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.599    -0.565    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.135    -0.289    display/hcount_reg_n_0_[5]
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.061    -0.183    display/hcount[10]_i_3_n_0
    SLICE_X7Y87          LUT3 (Prop_lut3_I0_O)        0.045    -0.138 r  display/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    display/data0[7]
    SLICE_X7Y87          FDRE                                         r  display/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    display/clk_out1
    SLICE_X7Y87          FDRE                                         r  display/hcount_reg[7]/C
                         clock pessimism              0.254    -0.549    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.092    -0.457    display/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.191%)  route 0.216ns (50.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          0.216    -0.214    display/vcount_reg_n_0_[5]
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.169 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    display/vcount[8]_i_1_n_0
    SLICE_X11Y83         FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X11Y83         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X11Y83         FDRE (Hold_fdre_C_D)         0.091    -0.490    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.355%)  route 0.233ns (55.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.233    -0.220    display/vcount_reg_n_0_[3]
    SLICE_X13Y83         LUT6 (Prop_lut6_I2_O)        0.045    -0.175 r  display/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    display/vcount[6]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.092    -0.502    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.249%)  route 0.234ns (55.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.234    -0.219    display/vcount_reg_n_0_[3]
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.045    -0.174 r  display/vcount[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.174    display/curr_y0[4]
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.092    -0.502    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 display/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.246ns (53.942%)  route 0.210ns (46.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.600    -0.564    display/clk_out1
    SLICE_X6Y87          FDRE                                         r  display/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.148    -0.416 r  display/hcount_reg[9]/Q
                         net (fo=8, routed)           0.210    -0.206    display/hcount_reg_n_0_[9]
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.098    -0.108 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.108    display/data0[10]
    SLICE_X6Y87          FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    display/clk_out1
    SLICE_X6Y87          FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121    -0.443    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y89      display/R_pix_g_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X8Y90      display/R_pix_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y91      display/R_pix_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y85      display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y88      display/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y86      display/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y86      display/curr_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X9Y85      display/curr_x_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y85      display/curr_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y86      display/curr_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y86      display/curr_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y85      display/curr_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y86      display/curr_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X13Y82     display/curr_y_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X13Y82     display/curr_y_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X13Y82     display/curr_y_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X13Y82     display/curr_y_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X13Y82     display/curr_y_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X8Y90      display/R_pix_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y91      display/R_pix_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y89      display/R_pix_g_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y89      display/R_pix_g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X8Y90      display/R_pix_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y91      display/R_pix_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y85      display/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y85      display/curr_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y88      display/curr_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X9Y88      display/curr_x_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -4.580ns,  Total Violation      -13.616ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.580ns  (required time - arrival time)
  Source:                 display/curr_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.821ns  (logic 9.687ns (70.090%)  route 4.134ns (29.910%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.894 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.641    -0.899    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  display/curr_x_reg[3]/Q
                         net (fo=4, routed)           0.683     0.240    display/blk_r2__4[3]
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     0.364 r  display/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    draw_mod/curr_x_reg[3][3]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.740 r  draw_mod/blk_r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.740    draw_mod/blk_r3_inferred__0/i__carry_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.857 r  draw_mod/blk_r3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.857    draw_mod/blk_r3_inferred__0/i__carry__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.172 r  draw_mod/blk_r3_inferred__0/i__carry__1/O[3]
                         net (fo=54, routed)          0.796     1.968    draw_mod/blk_r3[31]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.187 r  draw_mod/blk_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.189    draw_mod/blk_r2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.707 r  draw_mod/blk_r2__4/P[0]
                         net (fo=2, routed)           0.632     8.339    draw_mod/blk_r2__4_n_105
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  draw_mod/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    draw_mod/i__carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  draw_mod/blk_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    draw_mod/blk_r2_inferred__0/i__carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.347 r  draw_mod/blk_r2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.589     9.935    draw_mod/blk_r2_inferred__0/i__carry__0_n_6
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.303    10.238 r  draw_mod/blk_r1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.238    draw_mod/blk_r1_carry__4_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.816 f  draw_mod/blk_r1_carry__4/O[2]
                         net (fo=1, routed)           0.665    11.481    draw_mod/blk_r1[22]
    SLICE_X9Y90          LUT4 (Prop_lut4_I1_O)        0.301    11.782 f  draw_mod/R_pix_r[3]_i_13/O
                         net (fo=1, routed)           0.290    12.072    draw_mod/R_pix_r[3]_i_13_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124    12.196 f  draw_mod/R_pix_r[3]_i_5/O
                         net (fo=3, routed)           0.175    12.371    draw_mod/R_pix_r[3]_i_5_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124    12.495 r  draw_mod/R_pix_r[1]_i_2/O
                         net (fo=1, routed)           0.303    12.798    draw_mod/R_pix_r[1]_i_2_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    12.922 r  draw_mod/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    12.922    display/D[0]
    SLICE_X8Y90          FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.522     7.894    display/clk_out1
    SLICE_X8Y90          FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.577     8.472    
                         clock uncertainty           -0.208     8.263    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)        0.079     8.342    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                 -4.580    

Slack (VIOLATED) :        -4.528ns  (required time - arrival time)
  Source:                 display/curr_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.719ns  (logic 9.634ns (70.225%)  route 4.085ns (29.775%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.894 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.641    -0.899    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  display/curr_x_reg[3]/Q
                         net (fo=4, routed)           0.683     0.240    display/blk_r2__4[3]
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     0.364 r  display/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    draw_mod/curr_x_reg[3][3]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.740 r  draw_mod/blk_r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.740    draw_mod/blk_r3_inferred__0/i__carry_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.857 r  draw_mod/blk_r3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.857    draw_mod/blk_r3_inferred__0/i__carry__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.172 r  draw_mod/blk_r3_inferred__0/i__carry__1/O[3]
                         net (fo=54, routed)          0.796     1.968    draw_mod/blk_r3[31]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.187 r  draw_mod/blk_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.189    draw_mod/blk_r2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.707 r  draw_mod/blk_r2__4/P[0]
                         net (fo=2, routed)           0.632     8.339    draw_mod/blk_r2__4_n_105
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  draw_mod/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    draw_mod/i__carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  draw_mod/blk_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    draw_mod/blk_r2_inferred__0/i__carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.347 r  draw_mod/blk_r2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.589     9.935    draw_mod/blk_r2_inferred__0/i__carry__0_n_6
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.303    10.238 r  draw_mod/blk_r1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.238    draw_mod/blk_r1_carry__4_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.881 r  draw_mod/blk_r1_carry__4/O[3]
                         net (fo=1, routed)           0.313    11.195    draw_mod/blk_r1[23]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.307    11.502 r  draw_mod/R_pix_r[3]_i_12/O
                         net (fo=2, routed)           0.315    11.816    draw_mod/R_pix_r[3]_i_12_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I4_O)        0.124    11.940 f  draw_mod/R_pix_r[3]_i_4/O
                         net (fo=2, routed)           0.756    12.696    draw_mod/R_pix_r[3]_i_4_n_0
    SLICE_X9Y89          LUT4 (Prop_lut4_I2_O)        0.124    12.820 r  draw_mod/R_pix_g[3]_i_1/O
                         net (fo=1, routed)           0.000    12.820    display/tmpG[0]
    SLICE_X9Y89          FDRE                                         r  display/R_pix_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.522     7.894    display/clk_out1
    SLICE_X9Y89          FDRE                                         r  display/R_pix_g_reg[3]/C
                         clock pessimism              0.577     8.472    
                         clock uncertainty           -0.208     8.263    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.029     8.292    display/R_pix_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.292    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                 -4.528    

Slack (VIOLATED) :        -4.509ns  (required time - arrival time)
  Source:                 display/curr_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.701ns  (logic 9.839ns (71.811%)  route 3.862ns (28.189%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 7.895 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.641    -0.899    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  display/curr_x_reg[3]/Q
                         net (fo=4, routed)           0.683     0.240    display/blk_r2__4[3]
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     0.364 r  display/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    draw_mod/curr_x_reg[3][3]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.740 r  draw_mod/blk_r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.740    draw_mod/blk_r3_inferred__0/i__carry_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.857 r  draw_mod/blk_r3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.857    draw_mod/blk_r3_inferred__0/i__carry__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.172 r  draw_mod/blk_r3_inferred__0/i__carry__1/O[3]
                         net (fo=54, routed)          0.796     1.968    draw_mod/blk_r3[31]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.187 r  draw_mod/blk_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.189    draw_mod/blk_r2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.707 r  draw_mod/blk_r2__4/P[0]
                         net (fo=2, routed)           0.632     8.339    draw_mod/blk_r2__4_n_105
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  draw_mod/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    draw_mod/i__carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  draw_mod/blk_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    draw_mod/blk_r2_inferred__0/i__carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.347 r  draw_mod/blk_r2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.589     9.935    draw_mod/blk_r2_inferred__0/i__carry__0_n_6
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.303    10.238 r  draw_mod/blk_r1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.238    draw_mod/blk_r1_carry__4_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.771 r  draw_mod/blk_r1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.771    draw_mod/blk_r1_carry__4_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.086 f  draw_mod/blk_r1_carry__5/O[3]
                         net (fo=1, routed)           0.582    11.669    draw_mod/blk_r1[27]
    SLICE_X9Y90          LUT4 (Prop_lut4_I2_O)        0.307    11.976 f  draw_mod/R_pix_r[3]_i_10/O
                         net (fo=2, routed)           0.165    12.141    draw_mod/R_pix_r[3]_i_10_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.124    12.265 f  draw_mod/R_pix_r[3]_i_3/O
                         net (fo=2, routed)           0.414    12.679    draw_mod/R_pix_r[3]_i_3_n_0
    SLICE_X9Y91          LUT4 (Prop_lut4_I1_O)        0.124    12.803 r  draw_mod/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    12.803    display/D[1]
    SLICE_X9Y91          FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.523     7.895    display/clk_out1
    SLICE_X9Y91          FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.577     8.473    
                         clock uncertainty           -0.208     8.264    
    SLICE_X9Y91          FDRE (Setup_fdre_C_D)        0.029     8.293    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                 -4.509    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.208     8.240    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.811    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.811    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.208     8.240    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.811    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.811    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.208     8.240    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.811    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.811    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.208     8.240    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.811    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.811    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.052%)  route 3.518ns (80.948%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.892 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.639     3.525    display/vcount[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520     7.892    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.559     8.452    
                         clock uncertainty           -0.208     8.243    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.524     7.719    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.052%)  route 3.518ns (80.948%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.892 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.639     3.525    display/vcount[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520     7.892    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.559     8.452    
                         clock uncertainty           -0.208     8.243    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.524     7.719    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.052%)  route 3.518ns (80.948%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.892 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.639     3.525    display/vcount[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520     7.892    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.559     8.452    
                         clock uncertainty           -0.208     8.243    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.524     7.719    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.571    -0.593    display/clk_out1
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.187    -0.242    display/hcount_reg_n_0_[0]
    SLICE_X8Y85          LUT1 (Prop_lut1_I0_O)        0.045    -0.197 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    display/hcount[0]
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.841    -0.832    display/clk_out1
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.208    -0.385    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.120    -0.265    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.632%)  route 0.203ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.571    -0.593    display/clk_out1
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.203    -0.226    display/hcount_reg_n_0_[0]
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.841    -0.832    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[0]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.208    -0.372    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.072    -0.300    display/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.494%)  route 0.197ns (48.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          0.197    -0.233    display/vcount_reg_n_0_[5]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/vcount[5]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.208    -0.386    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.121    -0.265    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.227ns (57.689%)  route 0.166ns (42.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.600    -0.564    display/clk_out1
    SLICE_X7Y87          FDRE                                         r  display/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  display/hcount_reg[3]/Q
                         net (fo=7, routed)           0.166    -0.270    display/hcount_reg_n_0_[3]
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.099    -0.171 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    display/data0[5]
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.208    -0.342    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.092    -0.250    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.079%)  route 0.208ns (49.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X8Y83          FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.208    -0.222    display/vcount_reg_n_0_[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.045    -0.177 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    display/vcount[0]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X8Y83          FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.208    -0.386    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120    -0.266    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.231ns (54.052%)  route 0.196ns (45.948%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.599    -0.565    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.135    -0.289    display/hcount_reg_n_0_[5]
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.061    -0.183    display/hcount[10]_i_3_n_0
    SLICE_X7Y87          LUT3 (Prop_lut3_I0_O)        0.045    -0.138 r  display/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    display/data0[7]
    SLICE_X7Y87          FDRE                                         r  display/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    display/clk_out1
    SLICE_X7Y87          FDRE                                         r  display/hcount_reg[7]/C
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.208    -0.341    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.092    -0.249    display/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.191%)  route 0.216ns (50.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          0.216    -0.214    display/vcount_reg_n_0_[5]
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.169 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    display/vcount[8]_i_1_n_0
    SLICE_X11Y83         FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X11Y83         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.208    -0.373    
    SLICE_X11Y83         FDRE (Hold_fdre_C_D)         0.091    -0.282    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.355%)  route 0.233ns (55.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.233    -0.220    display/vcount_reg_n_0_[3]
    SLICE_X13Y83         LUT6 (Prop_lut6_I2_O)        0.045    -0.175 r  display/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    display/vcount[6]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.208    -0.386    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.092    -0.294    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.249%)  route 0.234ns (55.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.234    -0.219    display/vcount_reg_n_0_[3]
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.045    -0.174 r  display/vcount[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.174    display/curr_y0[4]
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.208    -0.386    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.092    -0.294    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 display/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.246ns (53.942%)  route 0.210ns (46.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.600    -0.564    display/clk_out1
    SLICE_X6Y87          FDRE                                         r  display/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.148    -0.416 r  display/hcount_reg[9]/Q
                         net (fo=8, routed)           0.210    -0.206    display/hcount_reg_n_0_[9]
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.098    -0.108 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.108    display/data0[10]
    SLICE_X6Y87          FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    display/clk_out1
    SLICE_X6Y87          FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.239    -0.564    
                         clock uncertainty            0.208    -0.356    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121    -0.235    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -4.580ns,  Total Violation      -13.616ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.580ns  (required time - arrival time)
  Source:                 display/curr_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.821ns  (logic 9.687ns (70.090%)  route 4.134ns (29.910%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.894 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.641    -0.899    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  display/curr_x_reg[3]/Q
                         net (fo=4, routed)           0.683     0.240    display/blk_r2__4[3]
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     0.364 r  display/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    draw_mod/curr_x_reg[3][3]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.740 r  draw_mod/blk_r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.740    draw_mod/blk_r3_inferred__0/i__carry_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.857 r  draw_mod/blk_r3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.857    draw_mod/blk_r3_inferred__0/i__carry__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.172 r  draw_mod/blk_r3_inferred__0/i__carry__1/O[3]
                         net (fo=54, routed)          0.796     1.968    draw_mod/blk_r3[31]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.187 r  draw_mod/blk_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.189    draw_mod/blk_r2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.707 r  draw_mod/blk_r2__4/P[0]
                         net (fo=2, routed)           0.632     8.339    draw_mod/blk_r2__4_n_105
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  draw_mod/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    draw_mod/i__carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  draw_mod/blk_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    draw_mod/blk_r2_inferred__0/i__carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.347 r  draw_mod/blk_r2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.589     9.935    draw_mod/blk_r2_inferred__0/i__carry__0_n_6
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.303    10.238 r  draw_mod/blk_r1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.238    draw_mod/blk_r1_carry__4_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.816 f  draw_mod/blk_r1_carry__4/O[2]
                         net (fo=1, routed)           0.665    11.481    draw_mod/blk_r1[22]
    SLICE_X9Y90          LUT4 (Prop_lut4_I1_O)        0.301    11.782 f  draw_mod/R_pix_r[3]_i_13/O
                         net (fo=1, routed)           0.290    12.072    draw_mod/R_pix_r[3]_i_13_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124    12.196 f  draw_mod/R_pix_r[3]_i_5/O
                         net (fo=3, routed)           0.175    12.371    draw_mod/R_pix_r[3]_i_5_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.124    12.495 r  draw_mod/R_pix_r[1]_i_2/O
                         net (fo=1, routed)           0.303    12.798    draw_mod/R_pix_r[1]_i_2_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I0_O)        0.124    12.922 r  draw_mod/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    12.922    display/D[0]
    SLICE_X8Y90          FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.522     7.894    display/clk_out1
    SLICE_X8Y90          FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.577     8.472    
                         clock uncertainty           -0.208     8.263    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)        0.079     8.342    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                 -4.580    

Slack (VIOLATED) :        -4.528ns  (required time - arrival time)
  Source:                 display/curr_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.719ns  (logic 9.634ns (70.225%)  route 4.085ns (29.775%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.894 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.641    -0.899    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  display/curr_x_reg[3]/Q
                         net (fo=4, routed)           0.683     0.240    display/blk_r2__4[3]
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     0.364 r  display/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    draw_mod/curr_x_reg[3][3]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.740 r  draw_mod/blk_r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.740    draw_mod/blk_r3_inferred__0/i__carry_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.857 r  draw_mod/blk_r3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.857    draw_mod/blk_r3_inferred__0/i__carry__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.172 r  draw_mod/blk_r3_inferred__0/i__carry__1/O[3]
                         net (fo=54, routed)          0.796     1.968    draw_mod/blk_r3[31]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.187 r  draw_mod/blk_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.189    draw_mod/blk_r2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.707 r  draw_mod/blk_r2__4/P[0]
                         net (fo=2, routed)           0.632     8.339    draw_mod/blk_r2__4_n_105
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  draw_mod/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    draw_mod/i__carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  draw_mod/blk_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    draw_mod/blk_r2_inferred__0/i__carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.347 r  draw_mod/blk_r2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.589     9.935    draw_mod/blk_r2_inferred__0/i__carry__0_n_6
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.303    10.238 r  draw_mod/blk_r1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.238    draw_mod/blk_r1_carry__4_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.881 r  draw_mod/blk_r1_carry__4/O[3]
                         net (fo=1, routed)           0.313    11.195    draw_mod/blk_r1[23]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.307    11.502 r  draw_mod/R_pix_r[3]_i_12/O
                         net (fo=2, routed)           0.315    11.816    draw_mod/R_pix_r[3]_i_12_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I4_O)        0.124    11.940 f  draw_mod/R_pix_r[3]_i_4/O
                         net (fo=2, routed)           0.756    12.696    draw_mod/R_pix_r[3]_i_4_n_0
    SLICE_X9Y89          LUT4 (Prop_lut4_I2_O)        0.124    12.820 r  draw_mod/R_pix_g[3]_i_1/O
                         net (fo=1, routed)           0.000    12.820    display/tmpG[0]
    SLICE_X9Y89          FDRE                                         r  display/R_pix_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.522     7.894    display/clk_out1
    SLICE_X9Y89          FDRE                                         r  display/R_pix_g_reg[3]/C
                         clock pessimism              0.577     8.472    
                         clock uncertainty           -0.208     8.263    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)        0.029     8.292    display/R_pix_g_reg[3]
  -------------------------------------------------------------------
                         required time                          8.292    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                 -4.528    

Slack (VIOLATED) :        -4.509ns  (required time - arrival time)
  Source:                 display/curr_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.701ns  (logic 9.839ns (71.811%)  route 3.862ns (28.189%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 7.895 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.641    -0.899    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  display/curr_x_reg[3]/Q
                         net (fo=4, routed)           0.683     0.240    display/blk_r2__4[3]
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     0.364 r  display/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    draw_mod/curr_x_reg[3][3]
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.740 r  draw_mod/blk_r3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.740    draw_mod/blk_r3_inferred__0/i__carry_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.857 r  draw_mod/blk_r3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.857    draw_mod/blk_r3_inferred__0/i__carry__0_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.172 r  draw_mod/blk_r3_inferred__0/i__carry__1/O[3]
                         net (fo=54, routed)          0.796     1.968    draw_mod/blk_r3[31]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.187 r  draw_mod/blk_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.189    draw_mod/blk_r2__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.707 r  draw_mod/blk_r2__4/P[0]
                         net (fo=2, routed)           0.632     8.339    draw_mod/blk_r2__4_n_105
    SLICE_X11Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  draw_mod/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    draw_mod/i__carry_i_3_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  draw_mod/blk_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    draw_mod/blk_r2_inferred__0/i__carry_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.347 r  draw_mod/blk_r2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.589     9.935    draw_mod/blk_r2_inferred__0/i__carry__0_n_6
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.303    10.238 r  draw_mod/blk_r1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.238    draw_mod/blk_r1_carry__4_i_3_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.771 r  draw_mod/blk_r1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.771    draw_mod/blk_r1_carry__4_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.086 f  draw_mod/blk_r1_carry__5/O[3]
                         net (fo=1, routed)           0.582    11.669    draw_mod/blk_r1[27]
    SLICE_X9Y90          LUT4 (Prop_lut4_I2_O)        0.307    11.976 f  draw_mod/R_pix_r[3]_i_10/O
                         net (fo=2, routed)           0.165    12.141    draw_mod/R_pix_r[3]_i_10_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.124    12.265 f  draw_mod/R_pix_r[3]_i_3/O
                         net (fo=2, routed)           0.414    12.679    draw_mod/R_pix_r[3]_i_3_n_0
    SLICE_X9Y91          LUT4 (Prop_lut4_I1_O)        0.124    12.803 r  draw_mod/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    12.803    display/D[1]
    SLICE_X9Y91          FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.523     7.895    display/clk_out1
    SLICE_X9Y91          FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.577     8.473    
                         clock uncertainty           -0.208     8.264    
    SLICE_X9Y91          FDRE (Setup_fdre_C_D)        0.029     8.293    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.293    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                 -4.509    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.208     8.240    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.811    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.811    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.208     8.240    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.811    display/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.811    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.208     8.240    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.811    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.811    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.828ns (17.871%)  route 3.805ns (82.129%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 7.889 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.926     3.813    display/vcount[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.517     7.889    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.559     8.449    
                         clock uncertainty           -0.208     8.240    
    SLICE_X13Y83         FDRE (Setup_fdre_C_R)       -0.429     7.811    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.811    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.052%)  route 3.518ns (80.948%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.892 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.639     3.525    display/vcount[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520     7.892    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.559     8.452    
                         clock uncertainty           -0.208     8.243    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.524     7.719    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.052%)  route 3.518ns (80.948%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.892 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.639     3.525    display/vcount[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520     7.892    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.559     8.452    
                         clock uncertainty           -0.208     8.243    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.524     7.719    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.828ns (19.052%)  route 3.518ns (80.948%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 7.892 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.719    -0.821    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.095     0.730    display/hcount_reg_n_0_[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I3_O)        0.124     0.854 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           1.050     1.905    display/hcount[10]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124     2.029 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.734     2.762    display/vcount[9]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.886 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.639     3.525    display/vcount[9]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          1.520     7.892    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.559     8.452    
                         clock uncertainty           -0.208     8.243    
    SLICE_X10Y83         FDRE (Setup_fdre_C_R)       -0.524     7.719    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.719    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  4.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.571    -0.593    display/clk_out1
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.187    -0.242    display/hcount_reg_n_0_[0]
    SLICE_X8Y85          LUT1 (Prop_lut1_I0_O)        0.045    -0.197 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    display/hcount[0]
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.841    -0.832    display/clk_out1
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.208    -0.385    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.120    -0.265    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.632%)  route 0.203ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.571    -0.593    display/clk_out1
    SLICE_X8Y85          FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.203    -0.226    display/hcount_reg_n_0_[0]
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.841    -0.832    display/clk_out1
    SLICE_X9Y85          FDRE                                         r  display/curr_x_reg[0]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.208    -0.372    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.072    -0.300    display/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.494%)  route 0.197ns (48.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          0.197    -0.233    display/vcount_reg_n_0_[5]
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/vcount[5]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.208    -0.386    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.121    -0.265    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.227ns (57.689%)  route 0.166ns (42.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.600    -0.564    display/clk_out1
    SLICE_X7Y87          FDRE                                         r  display/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  display/hcount_reg[3]/Q
                         net (fo=7, routed)           0.166    -0.270    display/hcount_reg_n_0_[3]
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.099    -0.171 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    display/data0[5]
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.869    -0.804    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.208    -0.342    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.092    -0.250    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.079%)  route 0.208ns (49.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X8Y83          FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.208    -0.222    display/vcount_reg_n_0_[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.045    -0.177 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    display/vcount[0]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X8Y83          FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.208    -0.386    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.120    -0.266    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.231ns (54.052%)  route 0.196ns (45.948%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.599    -0.565    display/clk_out1
    SLICE_X7Y86          FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.135    -0.289    display/hcount_reg_n_0_[5]
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.061    -0.183    display/hcount[10]_i_3_n_0
    SLICE_X7Y87          LUT3 (Prop_lut3_I0_O)        0.045    -0.138 r  display/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    display/data0[7]
    SLICE_X7Y87          FDRE                                         r  display/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    display/clk_out1
    SLICE_X7Y87          FDRE                                         r  display/hcount_reg[7]/C
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.208    -0.341    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.092    -0.249    display/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.191%)  route 0.216ns (50.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X10Y83         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  display/vcount_reg[5]/Q
                         net (fo=17, routed)          0.216    -0.214    display/vcount_reg_n_0_[5]
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.169 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    display/vcount[8]_i_1_n_0
    SLICE_X11Y83         FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X11Y83         FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.208    -0.373    
    SLICE_X11Y83         FDRE (Hold_fdre_C_D)         0.091    -0.282    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.355%)  route 0.233ns (55.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.233    -0.220    display/vcount_reg_n_0_[3]
    SLICE_X13Y83         LUT6 (Prop_lut6_I2_O)        0.045    -0.175 r  display/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    display/vcount[6]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.208    -0.386    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.092    -0.294    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.249%)  route 0.234ns (55.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.570    -0.594    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  display/vcount_reg[3]/Q
                         net (fo=14, routed)          0.234    -0.219    display/vcount_reg_n_0_[3]
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.045    -0.174 r  display/vcount[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.174    display/curr_y0[4]
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.839    -0.834    display/clk_out1
    SLICE_X13Y83         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.208    -0.386    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.092    -0.294    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 display/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.246ns (53.942%)  route 0.210ns (46.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.600    -0.564    display/clk_out1
    SLICE_X6Y87          FDRE                                         r  display/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.148    -0.416 r  display/hcount_reg[9]/Q
                         net (fo=8, routed)           0.210    -0.206    display/hcount_reg_n_0_[9]
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.098    -0.108 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.108    display/data0[10]
    SLICE_X6Y87          FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=45, routed)          0.870    -0.803    display/clk_out1
    SLICE_X6Y87          FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.239    -0.564    
                         clock uncertainty            0.208    -0.356    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121    -0.235    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.127    





