---
layout: default
title: zenn-articles
---

# ã€Semiconductorã€‘15. What Is Legacy Technology  
## â€” A Record of Failures from the Era When Semiconductors Were Ruled by Physics
topics: ["Semiconductor", "Technology History", "DRAM", "Reliability"]

---

# ğŸ§­ What Is Legacy Technology?

**Legacy Technology** is not  
an archive created to nostalgically look back on old semiconductor technologies.

It is a structured record of  
**real failures and recoveries** that occurred in an era  
when semiconductor devices were **directly and unavoidably governed by physical constraints**.

This was before problems could be  
â€œhiddenâ€ by software, firmware,  
or system-level compensation.

Moments when process integration, cell structure, and device physics  
**directly determined yield, reliability, and business decisions**  
are preserved here.

ğŸ“Œ **The complete archive covered by this article** is available at:  
[https://samizo-aitl.github.io/Edusemi-Plus/archive/legacy/](https://samizo-aitl.github.io/Edusemi-Plus/archive/legacy/)

---

## ğŸ•° Historical Background  
### â€” The Era When DRAM Was â€œPure Physicsâ€

Until the mid-1990s, Japan stood at the forefront of DRAM technology worldwide.

Multiple domestic manufacturers simultaneously achieved:

- ğŸ”¬ World-class **DRAM development**
- ğŸ­ World-class **DRAM mass production**

The core axes of competition were not limited to density or cost,  
but focused on:

- ğŸ§± Cell stability  
- â³ Data retention  
- ğŸ›¡ Long-term reliability  

At that time, DRAM cell design was treated fundamentally  
as an **analog, physics-driven problem**.

---

## ğŸ— Design Culture and Assumptions of the Time

The design culture of that era was built on clear assumptions:

- ğŸ§® Cell capacitance must be **secured structurally**
- âš ï¸ Time-dependent failures are **abnormal events**
- ğŸŒ The market uses devices in  
  **unpredictable and often aggressive ways**

While this culture produced extremely robust memory devices,  
it relied heavily on one critical premise:

> â— **Physical margins must never be violated**

As long as this premise held,  
reliability was something that could be **guaranteed by design**.

---

## âš ï¸ The Turning Point  
### (Late 1990s to Early 2000s)

As scaling entered the **0.25 Âµm generation and beyond**,  
this premise began to collapse.

### ğŸ”„ What Changed

| Item | Reality |
|---|---|
| ğŸ§® Cell capacitance | Structural margins collapsed |
| ğŸ’§ Leakage / Disturb | Became the norm, not exceptions |
| â³ Retention | Became the dominant constraint |
| ğŸ’° Market pressure | Speed and cost prioritized over physical certainty |

At the same time, DRAM prices entered a long-term decline,  
forcing decisions to **push products into mass production  
before failure mechanisms were fully understood**.

Failures such as Pause, Disturb, and Retention loss  
were no longer hypotheses.

They became **real problems** that surfaced:

- ğŸ§ª In actual products  
- ğŸ–¥ In real systems  
- ğŸ‘¤ Through real user behavior  

---

## ğŸ” Why Read Legacy Technology Now?

The technologies discussed here are  
already **more than 20 years old**.

However,  
**the structure of failure has not aged.**

The same causal structures repeatedly appear  
in modern semiconductor systems:

- ğŸ§© Device limits are masked by system-level solutions  
- ğŸ§‘â€ğŸ’» Reliability risks are delegated to software  
- ğŸ“Š Physical uncertainty is absorbed into business decisions  

What has changed is only the  
**scale, vocabulary, and abstraction layers**.

---

## ğŸ¯ Scope of This Archive

This archive focuses on the  
**intersection of physics, manufacturing, and decision-making**.

- ğŸ§ª Semiconductor process integration (1990sâ€“early 2000s)
- ğŸ’¾ DRAM and Pseudo-SRAM
- âš¡ Physical failures such as leakage, Disturb, and Retention
- ğŸ“‰ Yield recovery under severe constraints
- ğŸ§­ Engineering decisions under business pressure

The following are **intentionally excluded**:

- ğŸš« Know-how applicable to current fabs
- ğŸ”’ Confidential process conditions
- ğŸ§¬ Reproducible manufacturing recipes

---

## ğŸ§­ How to Read This Archive

Each case is organized in the following order:

1. ğŸ— **Process / Structure**  
2. ğŸ” **Observed failure modes**  
3. ğŸ§  **Physical root causes**  
4. ğŸ§ª **Manifestation in tests / binning**  
5. ğŸ”§ **Yield recovery or strategic decisions**

This is not a retrospective explanatory order.  
It reflects **the actual sequence in which problems appeared and were resolved in the field**.

---

## ğŸ§± Positioning

There is only one reason this archive exists.

> ğŸ§± **Physics does not disappear as technology advances.**

It merely becomes easier to ignore.

This archive records the moments  
when **physics could no longer be ignored**.

---

## ğŸ”— Related Links (Primary Sources)

- ğŸ“š Legacy Technology Archive  
  [https://samizo-aitl.github.io/Edusemi-Plus/archive/legacy/](https://samizo-aitl.github.io/Edusemi-Plus/archive/legacy/)

- ğŸ“˜ 0.25 Âµm DRAM Case List  
  [https://samizo-aitl.github.io/Edusemi-Plus/archive/legacy/dram_025um/](https://samizo-aitl.github.io/Edusemi-Plus/archive/legacy/dram_025um/)

- ğŸ“™ PSRAM (2001) Case List  
  [https://samizo-aitl.github.io/Edusemi-Plus/archive/legacy/psram_2001/](https://samizo-aitl.github.io/Edusemi-Plus/archive/legacy/psram_2001/)

---

### â­ Next

From the next article onward,  
we will enter the **actual anomalies observed in 0.25 Âµm generation DRAM**.

First, we will address only  
**what was happening**.

The causes and interpretations will follow later.
