#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f74940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f74ad0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f662d0 .functor NOT 1, L_0x1fcd960, C4<0>, C4<0>, C4<0>;
L_0x1fcd0c0 .functor XOR 2, L_0x1fcd670, L_0x1fcd710, C4<00>, C4<00>;
L_0x1fcd850 .functor XOR 2, L_0x1fcd0c0, L_0x1fcd7b0, C4<00>, C4<00>;
v0x1fc6900_0 .net *"_ivl_10", 1 0, L_0x1fcd7b0;  1 drivers
v0x1fc6a00_0 .net *"_ivl_12", 1 0, L_0x1fcd850;  1 drivers
v0x1fc6ae0_0 .net *"_ivl_2", 1 0, L_0x1fcd020;  1 drivers
v0x1fc6ba0_0 .net *"_ivl_4", 1 0, L_0x1fcd670;  1 drivers
v0x1fc6c80_0 .net *"_ivl_6", 1 0, L_0x1fcd710;  1 drivers
v0x1fc6db0_0 .net *"_ivl_8", 1 0, L_0x1fcd0c0;  1 drivers
v0x1fc6e90_0 .net "a", 0 0, v0x1fc1e00_0;  1 drivers
v0x1fc6f30_0 .net "b", 0 0, v0x1fc1ea0_0;  1 drivers
v0x1fc6fd0_0 .net "c", 0 0, v0x1fc1f40_0;  1 drivers
v0x1fc7070_0 .var "clk", 0 0;
v0x1fc7110_0 .net "d", 0 0, v0x1fc2080_0;  1 drivers
v0x1fc71b0_0 .net "out_pos_dut", 0 0, L_0x1fcd3d0;  1 drivers
v0x1fc7250_0 .net "out_pos_ref", 0 0, L_0x1fc8780;  1 drivers
v0x1fc72f0_0 .net "out_sop_dut", 0 0, L_0x1fca0f0;  1 drivers
v0x1fc7390_0 .net "out_sop_ref", 0 0, L_0x1f9c5b0;  1 drivers
v0x1fc7430_0 .var/2u "stats1", 223 0;
v0x1fc74d0_0 .var/2u "strobe", 0 0;
v0x1fc7570_0 .net "tb_match", 0 0, L_0x1fcd960;  1 drivers
v0x1fc7640_0 .net "tb_mismatch", 0 0, L_0x1f662d0;  1 drivers
v0x1fc76e0_0 .net "wavedrom_enable", 0 0, v0x1fc2350_0;  1 drivers
v0x1fc77b0_0 .net "wavedrom_title", 511 0, v0x1fc23f0_0;  1 drivers
L_0x1fcd020 .concat [ 1 1 0 0], L_0x1fc8780, L_0x1f9c5b0;
L_0x1fcd670 .concat [ 1 1 0 0], L_0x1fc8780, L_0x1f9c5b0;
L_0x1fcd710 .concat [ 1 1 0 0], L_0x1fcd3d0, L_0x1fca0f0;
L_0x1fcd7b0 .concat [ 1 1 0 0], L_0x1fc8780, L_0x1f9c5b0;
L_0x1fcd960 .cmp/eeq 2, L_0x1fcd020, L_0x1fcd850;
S_0x1f74c60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1f74ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f666b0 .functor AND 1, v0x1fc1f40_0, v0x1fc2080_0, C4<1>, C4<1>;
L_0x1f66a90 .functor NOT 1, v0x1fc1e00_0, C4<0>, C4<0>, C4<0>;
L_0x1f66e70 .functor NOT 1, v0x1fc1ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1f670f0 .functor AND 1, L_0x1f66a90, L_0x1f66e70, C4<1>, C4<1>;
L_0x1f7f560 .functor AND 1, L_0x1f670f0, v0x1fc1f40_0, C4<1>, C4<1>;
L_0x1f9c5b0 .functor OR 1, L_0x1f666b0, L_0x1f7f560, C4<0>, C4<0>;
L_0x1fc7c00 .functor NOT 1, v0x1fc1ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc7c70 .functor OR 1, L_0x1fc7c00, v0x1fc2080_0, C4<0>, C4<0>;
L_0x1fc7d80 .functor AND 1, v0x1fc1f40_0, L_0x1fc7c70, C4<1>, C4<1>;
L_0x1fc7e40 .functor NOT 1, v0x1fc1e00_0, C4<0>, C4<0>, C4<0>;
L_0x1fc7f10 .functor OR 1, L_0x1fc7e40, v0x1fc1ea0_0, C4<0>, C4<0>;
L_0x1fc7f80 .functor AND 1, L_0x1fc7d80, L_0x1fc7f10, C4<1>, C4<1>;
L_0x1fc8100 .functor NOT 1, v0x1fc1ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc8170 .functor OR 1, L_0x1fc8100, v0x1fc2080_0, C4<0>, C4<0>;
L_0x1fc8090 .functor AND 1, v0x1fc1f40_0, L_0x1fc8170, C4<1>, C4<1>;
L_0x1fc8300 .functor NOT 1, v0x1fc1e00_0, C4<0>, C4<0>, C4<0>;
L_0x1fc8400 .functor OR 1, L_0x1fc8300, v0x1fc2080_0, C4<0>, C4<0>;
L_0x1fc84c0 .functor AND 1, L_0x1fc8090, L_0x1fc8400, C4<1>, C4<1>;
L_0x1fc8670 .functor XNOR 1, L_0x1fc7f80, L_0x1fc84c0, C4<0>, C4<0>;
v0x1f65c00_0 .net *"_ivl_0", 0 0, L_0x1f666b0;  1 drivers
v0x1f66000_0 .net *"_ivl_12", 0 0, L_0x1fc7c00;  1 drivers
v0x1f663e0_0 .net *"_ivl_14", 0 0, L_0x1fc7c70;  1 drivers
v0x1f667c0_0 .net *"_ivl_16", 0 0, L_0x1fc7d80;  1 drivers
v0x1f66ba0_0 .net *"_ivl_18", 0 0, L_0x1fc7e40;  1 drivers
v0x1f66f80_0 .net *"_ivl_2", 0 0, L_0x1f66a90;  1 drivers
v0x1f67200_0 .net *"_ivl_20", 0 0, L_0x1fc7f10;  1 drivers
v0x1fc0370_0 .net *"_ivl_24", 0 0, L_0x1fc8100;  1 drivers
v0x1fc0450_0 .net *"_ivl_26", 0 0, L_0x1fc8170;  1 drivers
v0x1fc0530_0 .net *"_ivl_28", 0 0, L_0x1fc8090;  1 drivers
v0x1fc0610_0 .net *"_ivl_30", 0 0, L_0x1fc8300;  1 drivers
v0x1fc06f0_0 .net *"_ivl_32", 0 0, L_0x1fc8400;  1 drivers
v0x1fc07d0_0 .net *"_ivl_36", 0 0, L_0x1fc8670;  1 drivers
L_0x7f13d3687018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1fc0890_0 .net *"_ivl_38", 0 0, L_0x7f13d3687018;  1 drivers
v0x1fc0970_0 .net *"_ivl_4", 0 0, L_0x1f66e70;  1 drivers
v0x1fc0a50_0 .net *"_ivl_6", 0 0, L_0x1f670f0;  1 drivers
v0x1fc0b30_0 .net *"_ivl_8", 0 0, L_0x1f7f560;  1 drivers
v0x1fc0c10_0 .net "a", 0 0, v0x1fc1e00_0;  alias, 1 drivers
v0x1fc0cd0_0 .net "b", 0 0, v0x1fc1ea0_0;  alias, 1 drivers
v0x1fc0d90_0 .net "c", 0 0, v0x1fc1f40_0;  alias, 1 drivers
v0x1fc0e50_0 .net "d", 0 0, v0x1fc2080_0;  alias, 1 drivers
v0x1fc0f10_0 .net "out_pos", 0 0, L_0x1fc8780;  alias, 1 drivers
v0x1fc0fd0_0 .net "out_sop", 0 0, L_0x1f9c5b0;  alias, 1 drivers
v0x1fc1090_0 .net "pos0", 0 0, L_0x1fc7f80;  1 drivers
v0x1fc1150_0 .net "pos1", 0 0, L_0x1fc84c0;  1 drivers
L_0x1fc8780 .functor MUXZ 1, L_0x7f13d3687018, L_0x1fc7f80, L_0x1fc8670, C4<>;
S_0x1fc12d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1f74ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1fc1e00_0 .var "a", 0 0;
v0x1fc1ea0_0 .var "b", 0 0;
v0x1fc1f40_0 .var "c", 0 0;
v0x1fc1fe0_0 .net "clk", 0 0, v0x1fc7070_0;  1 drivers
v0x1fc2080_0 .var "d", 0 0;
v0x1fc2170_0 .var/2u "fail", 0 0;
v0x1fc2210_0 .var/2u "fail1", 0 0;
v0x1fc22b0_0 .net "tb_match", 0 0, L_0x1fcd960;  alias, 1 drivers
v0x1fc2350_0 .var "wavedrom_enable", 0 0;
v0x1fc23f0_0 .var "wavedrom_title", 511 0;
E_0x1f732b0/0 .event negedge, v0x1fc1fe0_0;
E_0x1f732b0/1 .event posedge, v0x1fc1fe0_0;
E_0x1f732b0 .event/or E_0x1f732b0/0, E_0x1f732b0/1;
S_0x1fc1600 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1fc12d0;
 .timescale -12 -12;
v0x1fc1840_0 .var/2s "i", 31 0;
E_0x1f73150 .event posedge, v0x1fc1fe0_0;
S_0x1fc1940 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1fc12d0;
 .timescale -12 -12;
v0x1fc1b40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fc1c20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1fc12d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fc25d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1f74ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fc8ae0 .functor AND 1, v0x1fc1e00_0, L_0x1fc8930, C4<1>, C4<1>;
L_0x1fc8d70 .functor AND 1, L_0x1fc8ae0, L_0x1fc8bc0, C4<1>, C4<1>;
L_0x1fc9030 .functor AND 1, L_0x1fc8d70, L_0x1fc8e80, C4<1>, C4<1>;
L_0x1fc93c0 .functor AND 1, L_0x1fc9140, L_0x1fc9320, C4<1>, C4<1>;
L_0x1fc9500 .functor AND 1, L_0x1fc93c0, v0x1fc1f40_0, C4<1>, C4<1>;
L_0x1fc95c0 .functor AND 1, L_0x1fc9500, v0x1fc2080_0, C4<1>, C4<1>;
L_0x1fc96c0 .functor OR 1, L_0x1fc9030, L_0x1fc95c0, C4<0>, C4<0>;
L_0x1fc9950 .functor AND 1, L_0x1fc97d0, L_0x1fc98b0, C4<1>, C4<1>;
L_0x1fc9ba0 .functor AND 1, L_0x1fc9950, L_0x1fc9ab0, C4<1>, C4<1>;
L_0x1fc9cb0 .functor AND 1, L_0x1fc9ba0, v0x1fc2080_0, C4<1>, C4<1>;
L_0x1fc9dd0 .functor OR 1, L_0x1fc96c0, L_0x1fc9cb0, C4<0>, C4<0>;
L_0x1fca030 .functor AND 1, L_0x1fc9e90, L_0x1fc9f30, C4<1>, C4<1>;
L_0x1fca160 .functor AND 1, L_0x1fca030, v0x1fc1f40_0, C4<1>, C4<1>;
L_0x1fca2c0 .functor AND 1, L_0x1fca160, L_0x1fca220, C4<1>, C4<1>;
L_0x1fca0f0 .functor OR 1, L_0x1fc9dd0, L_0x1fca2c0, C4<0>, C4<0>;
L_0x1fca540 .functor OR 1, v0x1fc1e00_0, v0x1fc1ea0_0, C4<0>, C4<0>;
L_0x1fca640 .functor OR 1, L_0x1fca540, v0x1fc1f40_0, C4<0>, C4<0>;
L_0x1fca700 .functor OR 1, L_0x1fca640, v0x1fc2080_0, C4<0>, C4<0>;
L_0x1fca860 .functor AND 1, v0x1fc1e00_0, v0x1fc1ea0_0, C4<1>, C4<1>;
L_0x1fca9e0 .functor AND 1, L_0x1fca860, L_0x1fca8d0, C4<1>, C4<1>;
L_0x1fcaba0 .functor AND 1, L_0x1fca9e0, L_0x1fca7c0, C4<1>, C4<1>;
L_0x1fca970 .functor AND 1, L_0x1fca700, L_0x1fcacb0, C4<1>, C4<1>;
L_0x1fcb020 .functor AND 1, v0x1fc1e00_0, L_0x1fcaf80, C4<1>, C4<1>;
L_0x1fcb0e0 .functor AND 1, L_0x1fcb020, v0x1fc1f40_0, C4<1>, C4<1>;
L_0x1fcb3a0 .functor AND 1, L_0x1fcb0e0, L_0x1fcb270, C4<1>, C4<1>;
L_0x1fcb5a0 .functor AND 1, L_0x1fca970, L_0x1fcb4b0, C4<1>, C4<1>;
L_0x1fcb790 .functor AND 1, v0x1fc1e00_0, v0x1fc1ea0_0, C4<1>, C4<1>;
L_0x1fcb940 .functor AND 1, L_0x1fcb790, L_0x1fcb800, C4<1>, C4<1>;
L_0x1fcbb40 .functor AND 1, L_0x1fcb940, v0x1fc2080_0, C4<1>, C4<1>;
L_0x1fcbcf0 .functor AND 1, L_0x1fcb5a0, L_0x1fcbc00, C4<1>, C4<1>;
L_0x1fcc050 .functor AND 1, v0x1fc1e00_0, L_0x1fcbf00, C4<1>, C4<1>;
L_0x1fcc110 .functor AND 1, L_0x1fcc050, v0x1fc1f40_0, C4<1>, C4<1>;
L_0x1fcc4f0 .functor AND 1, L_0x1fcc110, v0x1fc2080_0, C4<1>, C4<1>;
L_0x1fcc810 .functor AND 1, L_0x1fcbcf0, L_0x1fcb8a0, C4<1>, C4<1>;
L_0x1fccba0 .functor AND 1, v0x1fc1e00_0, L_0x1fcca40, C4<1>, C4<1>;
L_0x1fccf10 .functor AND 1, L_0x1fccba0, L_0x1fcce70, C4<1>, C4<1>;
L_0x1fcd150 .functor AND 1, L_0x1fccf10, v0x1fc2080_0, C4<1>, C4<1>;
L_0x1fcd3d0 .functor AND 1, L_0x1fcc810, L_0x1fcd210, C4<1>, C4<1>;
v0x1fc2790_0 .net *"_ivl_1", 0 0, L_0x1fc8930;  1 drivers
v0x1fc2850_0 .net *"_ivl_10", 0 0, L_0x1fc9030;  1 drivers
v0x1fc2930_0 .net *"_ivl_100", 0 0, L_0x1fcc050;  1 drivers
v0x1fc2a20_0 .net *"_ivl_102", 0 0, L_0x1fcc110;  1 drivers
v0x1fc2b00_0 .net *"_ivl_104", 0 0, L_0x1fcc4f0;  1 drivers
v0x1fc2c30_0 .net *"_ivl_107", 0 0, L_0x1fcb8a0;  1 drivers
v0x1fc2cf0_0 .net *"_ivl_108", 0 0, L_0x1fcc810;  1 drivers
v0x1fc2dd0_0 .net *"_ivl_111", 0 0, L_0x1fcca40;  1 drivers
v0x1fc2e90_0 .net *"_ivl_112", 0 0, L_0x1fccba0;  1 drivers
v0x1fc3000_0 .net *"_ivl_115", 0 0, L_0x1fcce70;  1 drivers
v0x1fc30c0_0 .net *"_ivl_116", 0 0, L_0x1fccf10;  1 drivers
v0x1fc31a0_0 .net *"_ivl_118", 0 0, L_0x1fcd150;  1 drivers
v0x1fc3280_0 .net *"_ivl_121", 0 0, L_0x1fcd210;  1 drivers
v0x1fc3340_0 .net *"_ivl_13", 0 0, L_0x1fc9140;  1 drivers
v0x1fc3400_0 .net *"_ivl_15", 0 0, L_0x1fc9320;  1 drivers
v0x1fc34c0_0 .net *"_ivl_16", 0 0, L_0x1fc93c0;  1 drivers
v0x1fc35a0_0 .net *"_ivl_18", 0 0, L_0x1fc9500;  1 drivers
v0x1fc3790_0 .net *"_ivl_2", 0 0, L_0x1fc8ae0;  1 drivers
v0x1fc3870_0 .net *"_ivl_20", 0 0, L_0x1fc95c0;  1 drivers
v0x1fc3950_0 .net *"_ivl_22", 0 0, L_0x1fc96c0;  1 drivers
v0x1fc3a30_0 .net *"_ivl_25", 0 0, L_0x1fc97d0;  1 drivers
v0x1fc3af0_0 .net *"_ivl_27", 0 0, L_0x1fc98b0;  1 drivers
v0x1fc3bb0_0 .net *"_ivl_28", 0 0, L_0x1fc9950;  1 drivers
v0x1fc3c90_0 .net *"_ivl_31", 0 0, L_0x1fc9ab0;  1 drivers
v0x1fc3d50_0 .net *"_ivl_32", 0 0, L_0x1fc9ba0;  1 drivers
v0x1fc3e30_0 .net *"_ivl_34", 0 0, L_0x1fc9cb0;  1 drivers
v0x1fc3f10_0 .net *"_ivl_36", 0 0, L_0x1fc9dd0;  1 drivers
v0x1fc3ff0_0 .net *"_ivl_39", 0 0, L_0x1fc9e90;  1 drivers
v0x1fc40b0_0 .net *"_ivl_41", 0 0, L_0x1fc9f30;  1 drivers
v0x1fc4170_0 .net *"_ivl_42", 0 0, L_0x1fca030;  1 drivers
v0x1fc4250_0 .net *"_ivl_44", 0 0, L_0x1fca160;  1 drivers
v0x1fc4330_0 .net *"_ivl_47", 0 0, L_0x1fca220;  1 drivers
v0x1fc43f0_0 .net *"_ivl_48", 0 0, L_0x1fca2c0;  1 drivers
v0x1fc46e0_0 .net *"_ivl_5", 0 0, L_0x1fc8bc0;  1 drivers
v0x1fc47a0_0 .net *"_ivl_52", 0 0, L_0x1fca540;  1 drivers
v0x1fc4880_0 .net *"_ivl_54", 0 0, L_0x1fca640;  1 drivers
v0x1fc4960_0 .net *"_ivl_56", 0 0, L_0x1fca700;  1 drivers
v0x1fc4a40_0 .net *"_ivl_58", 0 0, L_0x1fca860;  1 drivers
v0x1fc4b20_0 .net *"_ivl_6", 0 0, L_0x1fc8d70;  1 drivers
v0x1fc4c00_0 .net *"_ivl_61", 0 0, L_0x1fca8d0;  1 drivers
v0x1fc4cc0_0 .net *"_ivl_62", 0 0, L_0x1fca9e0;  1 drivers
v0x1fc4da0_0 .net *"_ivl_65", 0 0, L_0x1fca7c0;  1 drivers
v0x1fc4e60_0 .net *"_ivl_66", 0 0, L_0x1fcaba0;  1 drivers
v0x1fc4f40_0 .net *"_ivl_69", 0 0, L_0x1fcacb0;  1 drivers
v0x1fc5000_0 .net *"_ivl_70", 0 0, L_0x1fca970;  1 drivers
v0x1fc50e0_0 .net *"_ivl_73", 0 0, L_0x1fcaf80;  1 drivers
v0x1fc51a0_0 .net *"_ivl_74", 0 0, L_0x1fcb020;  1 drivers
v0x1fc5280_0 .net *"_ivl_76", 0 0, L_0x1fcb0e0;  1 drivers
v0x1fc5360_0 .net *"_ivl_79", 0 0, L_0x1fcb270;  1 drivers
v0x1fc5420_0 .net *"_ivl_80", 0 0, L_0x1fcb3a0;  1 drivers
v0x1fc5500_0 .net *"_ivl_83", 0 0, L_0x1fcb4b0;  1 drivers
v0x1fc55c0_0 .net *"_ivl_84", 0 0, L_0x1fcb5a0;  1 drivers
v0x1fc56a0_0 .net *"_ivl_86", 0 0, L_0x1fcb790;  1 drivers
v0x1fc5780_0 .net *"_ivl_89", 0 0, L_0x1fcb800;  1 drivers
v0x1fc5840_0 .net *"_ivl_9", 0 0, L_0x1fc8e80;  1 drivers
v0x1fc5900_0 .net *"_ivl_90", 0 0, L_0x1fcb940;  1 drivers
v0x1fc59e0_0 .net *"_ivl_92", 0 0, L_0x1fcbb40;  1 drivers
v0x1fc5ac0_0 .net *"_ivl_95", 0 0, L_0x1fcbc00;  1 drivers
v0x1fc5b80_0 .net *"_ivl_96", 0 0, L_0x1fcbcf0;  1 drivers
v0x1fc5c60_0 .net *"_ivl_99", 0 0, L_0x1fcbf00;  1 drivers
v0x1fc5d20_0 .net "a", 0 0, v0x1fc1e00_0;  alias, 1 drivers
v0x1fc5dc0_0 .net "b", 0 0, v0x1fc1ea0_0;  alias, 1 drivers
v0x1fc5eb0_0 .net "c", 0 0, v0x1fc1f40_0;  alias, 1 drivers
v0x1fc5fa0_0 .net "d", 0 0, v0x1fc2080_0;  alias, 1 drivers
v0x1fc6090_0 .net "out_pos", 0 0, L_0x1fcd3d0;  alias, 1 drivers
v0x1fc6560_0 .net "out_sop", 0 0, L_0x1fca0f0;  alias, 1 drivers
L_0x1fc8930 .reduce/nor v0x1fc1ea0_0;
L_0x1fc8bc0 .reduce/nor v0x1fc1f40_0;
L_0x1fc8e80 .reduce/nor v0x1fc2080_0;
L_0x1fc9140 .reduce/nor v0x1fc1e00_0;
L_0x1fc9320 .reduce/nor v0x1fc1ea0_0;
L_0x1fc97d0 .reduce/nor v0x1fc1e00_0;
L_0x1fc98b0 .reduce/nor v0x1fc1ea0_0;
L_0x1fc9ab0 .reduce/nor v0x1fc1f40_0;
L_0x1fc9e90 .reduce/nor v0x1fc1e00_0;
L_0x1fc9f30 .reduce/nor v0x1fc1ea0_0;
L_0x1fca220 .reduce/nor v0x1fc2080_0;
L_0x1fca8d0 .reduce/nor v0x1fc1f40_0;
L_0x1fca7c0 .reduce/nor v0x1fc2080_0;
L_0x1fcacb0 .reduce/nor L_0x1fcaba0;
L_0x1fcaf80 .reduce/nor v0x1fc1ea0_0;
L_0x1fcb270 .reduce/nor v0x1fc2080_0;
L_0x1fcb4b0 .reduce/nor L_0x1fcb3a0;
L_0x1fcb800 .reduce/nor v0x1fc1f40_0;
L_0x1fcbc00 .reduce/nor L_0x1fcbb40;
L_0x1fcbf00 .reduce/nor v0x1fc1ea0_0;
L_0x1fcb8a0 .reduce/nor L_0x1fcc4f0;
L_0x1fcca40 .reduce/nor v0x1fc1ea0_0;
L_0x1fcce70 .reduce/nor v0x1fc1f40_0;
L_0x1fcd210 .reduce/nor L_0x1fcd150;
S_0x1fc66e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f74ad0;
 .timescale -12 -12;
E_0x1f5b9f0 .event anyedge, v0x1fc74d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fc74d0_0;
    %nor/r;
    %assign/vec4 v0x1fc74d0_0, 0;
    %wait E_0x1f5b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fc12d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc2170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc2210_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1fc12d0;
T_4 ;
    %wait E_0x1f732b0;
    %load/vec4 v0x1fc22b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fc2170_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fc12d0;
T_5 ;
    %wait E_0x1f73150;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
    %wait E_0x1f73150;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
    %wait E_0x1f73150;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
    %wait E_0x1f73150;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
    %wait E_0x1f73150;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
    %wait E_0x1f73150;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
    %wait E_0x1f73150;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
    %wait E_0x1f73150;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
    %wait E_0x1f73150;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
    %wait E_0x1f73150;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
    %wait E_0x1f73150;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
    %wait E_0x1f73150;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
    %wait E_0x1f73150;
    %load/vec4 v0x1fc2170_0;
    %store/vec4 v0x1fc2210_0, 0, 1;
    %fork t_1, S_0x1fc1600;
    %jmp t_0;
    .scope S_0x1fc1600;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fc1840_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1fc1840_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f73150;
    %load/vec4 v0x1fc1840_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fc1840_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1fc1840_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1fc12d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f732b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fc2080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc1ea0_0, 0;
    %assign/vec4 v0x1fc1e00_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1fc2170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1fc2210_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f74ad0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc7070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc74d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f74ad0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fc7070_0;
    %inv;
    %store/vec4 v0x1fc7070_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f74ad0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fc1fe0_0, v0x1fc7640_0, v0x1fc6e90_0, v0x1fc6f30_0, v0x1fc6fd0_0, v0x1fc7110_0, v0x1fc7390_0, v0x1fc72f0_0, v0x1fc7250_0, v0x1fc71b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f74ad0;
T_9 ;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f74ad0;
T_10 ;
    %wait E_0x1f732b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fc7430_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7430_0, 4, 32;
    %load/vec4 v0x1fc7570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7430_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fc7430_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7430_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fc7390_0;
    %load/vec4 v0x1fc7390_0;
    %load/vec4 v0x1fc72f0_0;
    %xor;
    %load/vec4 v0x1fc7390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7430_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7430_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1fc7250_0;
    %load/vec4 v0x1fc7250_0;
    %load/vec4 v0x1fc71b0_0;
    %xor;
    %load/vec4 v0x1fc7250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7430_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1fc7430_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fc7430_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response46/top_module.sv";
