This repository tracks my 90 days journey of revising FPGA design fundamentals, practise Verilog code. 
As I transition towards a digital designer, and FPGA engineer role, I want to use this to track my progress. 
