/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <dt-bindings/input/input.h>
#include "imx7d.dtsi"

/ {
	memory {
		reg = <0x80000000 0x80000000>;
	};

	pxp_v4l2_out {
		compatible = "fsl,imx7d-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	sound {
		compatible = "simple-audio-card";
		simple-audio-card,name = "wm8731audio";
		simple-audio-card,widgets =
			"Headphone", "Headphone Jack",
			"Line", "Line Out",
			"Microphone", "Mic Jack",
			"Line", "Line In";
		simple-audio-card,routing =
			"Headphone Jack", "RHPOUT",
			"Headphone Jack", "LHPOUT",
			"LLINEIN", "Line Jack",
			"RLINEIN", "Line Jack",
			"MICIN", "Mic Bias",
			"Mic Bias", "Mic Jack";
		simple-audio-card,format = "i2s";
		simple-audio-card,bitclock-master = <&sound_master>;
		simple-audio-card,frame-master = <&sound_master>;
		/*simple-audio-card,bitclock-inversion;*/

		assigned-clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_SRC>,
			          <&clks IMX7D_AUDIO_MCLK_ROOT_CLK>;
		assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
		assigned-clock-rates = <0>, <12288000>;

		sound_master: simple-audio-card,cpu {
			sound-dai = <&sai1 0>;
			system-clock-direction = "out";
		};

		simple-audio-card,codec {
			sound-dai = <&wm8731>;
			system-clock-type = "mclk";
			system-clock-frequency = <12288000>;
			system-clock-direction = "in";
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_sd1_vmmc: regulator@3 {
			compatible = "regulator-fixed";
			regulator-name = "VDD_SD1";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
			startup-delay-us = <200000>;
			enable-active-high;
		};

		reg_vref_1v8: regulator@5 {
			compatible = "regulator-fixed";
			reg = <5>;
			regulator-name = "vref-1v8";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
		};

		wlreg_on: fixedregulator@100 {
			compatible = "regulator-fixed";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-name = "wlreg_on";
		};
	};
};

&adc1 {
	vref-supply = <&reg_vref_1v8>;
	status = "okay";
};

&adc2 {
	vref-supply = <&reg_vref_1v8>;
	status = "okay";
};

&cpu0 {
	arm-supply = <&sw1a_reg>;
};

&clks {
	assigned-clocks = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
	assigned-clock-rates = <884736000>;
};

&epxp {
	status = "okay";
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_ecspi1>;
	pinctrl-1 = <&pinctrl_ecspi1_sleep>;
	cs-gpios = <&gpio4 19 0>;
	status = "okay";

	/* Touch */
	ads7846@0 {
		reg = <0>;
		compatible = "ti,ads7846";
		interrupt-parent = <&gpio1>;
		interrupts = <9 0>;
		spi-max-frequency = <1500000>;
		pendown-gpio = <&gpio1 9 0>;
		ti,x-min = /bits/ 16 <125>;
		ti,x-max = /bits/ 16 <4008>;
		ti,y-min = /bits/ 16 <282>;
		ti,y-max = /bits/ 16 <3864>;
		ti,x-plate-ohms = /bits/ 16 <180>;
		ti,pressure-max = /bits/ 16 <255>;
		ti,debounce-max = /bits/ 16 <10>;
		ti,debounce-tol = /bits/ 16 <3>;
		ti,debounce-rep = /bits/ 16 <1>;
		ti,settle-delay-usec = /bits/ 16 <150>;
		ti,keep-vref-on;
		linux,wakeup;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-supply=<&vgen3_reg>;
	assigned-clocks = <&clks IMX7D_ENET1_TIME_ROOT_SRC>,
			  <&clks IMX7D_ENET1_TIME_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
	assigned-clock-rates = <0>, <100000000>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	status = "okay";
	phy-reset-gpios = <&gpio5 11 GPIO_ACTIVE_LOW>;
        phy-reset-duration=<100>;
        phy-reset-on-resume;

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-id004d.d074","ethernet-phy-ieee802.3-c22";
			reg = <0>;
		};

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-id004d.d074","ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};
	};
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-supply=<&vgen3_reg>;
	assigned-clocks = <&clks IMX7D_ENET2_TIME_ROOT_SRC>,
			  <&clks IMX7D_ENET2_TIME_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
	assigned-clock-rates = <0>, <100000000>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy1>;
	phy-reset-gpios = <&gpio4 3 GPIO_ACTIVE_LOW>;
        phy-reset-duration=<100>;
        phy-reset-on-resume;
	fsl,magic-packet;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic: pfuze3000@08 {
		compatible = "fsl,pfuze3000";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1a {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			/* use sw1c_reg to align with pfuze100/pfuze200 */
			sw1c_reg: sw1b {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <1850000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1650000>;
				regulator-boot-on;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vldo1 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen2_reg: vldo2 {
				status = "disabled";
			};

			vgen3_reg: vccsd {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vgen4_reg: v33 {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <2850000>;
				regulator-always-on;
			};

			vgen5_reg: vldo3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vldo4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	wm8731: wm8731@1a {
		#sound-dai-cells = <0>;
		compatible = "wlf,wm8731";
		reg = <0x1a>;
		clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_CLK>;
		clock-names = "mclk";
		status = "okay";
	};
};

&gpmi {
	status = "disabled";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;

	imx7d-sdb {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO14__GPIO1_IO14		0x80000000  /* bt reg on */
				MX7D_PAD_SD2_RESET_B__GPIO5_IO11	0x79  /* ethphy0 reset */
				MX7D_PAD_UART2_TX_DATA__GPIO4_IO3	0x79  /* ethphy1 reset */

				MX7D_PAD_SD1_CD_B__GPIO5_IO0		0x69
				MX7D_PAD_EPDC_DATA01__GPIO2_IO1		0x69
				MX7D_PAD_EPDC_DATA04__GPIO2_IO4		0x69
				MX7D_PAD_EPDC_DATA09__GPIO2_IO9		0x69
				MX7D_PAD_EPDC_DATA15__GPIO2_IO15	0x69
				MX7D_PAD_EPDC_DATA03__GPIO2_IO3		0x69
				MX7D_PAD_EPDC_DATA02__GPIO2_IO2		0x69
				MX7D_PAD_EPDC_DATA00__GPIO2_IO0		0x69
				MX7D_PAD_EPDC_DATA11__GPIO2_IO11	0x69
				MX7D_PAD_LCD_DATA22__GPIO3_IO27		0x69
				MX7D_PAD_EPDC_DATA08__GPIO2_IO8		0x69
				MX7D_PAD_EPDC_DATA07__GPIO2_IO7		0x69
				MX7D_PAD_EPDC_DATA06__GPIO2_IO6		0x69
				MX7D_PAD_LCD_DATA01__GPIO3_IO6		0x69
				MX7D_PAD_EPDC_DATA12__GPIO2_IO12	0x69
				MX7D_PAD_LCD_DATA02__GPIO3_IO7		0x69
				MX7D_PAD_LCD_DATA16__GPIO3_IO21		0x69
				MX7D_PAD_LCD_DATA03__GPIO3_IO8		0x69
				MX7D_PAD_LCD_DATA18__GPIO3_IO23		0x69
				MX7D_PAD_EPDC_BDR0__GPIO2_IO28		0x69
				MX7D_PAD_EPDC_BDR1__GPIO2_IO29		0x69
				MX7D_PAD_ECSPI2_MISO__GPIO4_IO22	0x69
				MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21	0x69
				MX7D_PAD_ECSPI2_SS0__GPIO4_IO23		0x69
				MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20	0x69
				MX7D_PAD_I2C3_SDA__GPIO4_IO13		0x69
				MX7D_PAD_I2C3_SCL__GPIO4_IO12		0x69
				MX7D_PAD_SD1_WP__GPIO5_IO1		0x69
				MX7D_PAD_I2C4_SDA__GPIO4_IO15		0x69
				MX7D_PAD_I2C4_SCL__GPIO4_IO14		0x69
				MX7D_PAD_SAI2_TX_BCLK__GPIO6_IO20	0x69
				MX7D_PAD_SAI2_TX_SYNC__GPIO6_IO19	0x69
				MX7D_PAD_GPIO1_IO10__GPIO1_IO10		0x69
				MX7D_PAD_GPIO1_IO12__GPIO1_IO12		0x69
				MX7D_PAD_GPIO1_IO11__GPIO1_IO11		0x69
				MX7D_PAD_LCD_DATA21__GPIO3_IO26		0x69
				MX7D_PAD_EPDC_DATA14__GPIO2_IO14	0x69
				MX7D_PAD_LCD_DATA23__GPIO3_IO28		0x69
				MX7D_PAD_LCD_DATA19__GPIO3_IO24		0x69
				MX7D_PAD_LCD_DATA20__GPIO3_IO25		0x69
				MX7D_PAD_EPDC_DATA05__GPIO2_IO5		0x69
				MX7D_PAD_EPDC_DATA13__GPIO2_IO13	0x69
				MX7D_PAD_LCD_RESET__GPIO3_IO4		0x69
				MX7D_PAD_LCD_DATA17__GPIO3_IO22		0x69
				MX7D_PAD_LCD_DATA00__GPIO3_IO5		0x69
				MX7D_PAD_LCD_ENABLE__GPIO3_IO1		0x69
				MX7D_PAD_LCD_HSYNC__GPIO3_IO2		0x69
				MX7D_PAD_LCD_VSYNC__GPIO3_IO3		0x69
				MX7D_PAD_LCD_CLK__GPIO3_IO0		0x69
				MX7D_PAD_LCD_DATA07__GPIO3_IO12		0x69
				MX7D_PAD_LCD_DATA08__GPIO3_IO13		0x69
				MX7D_PAD_LCD_DATA11__GPIO3_IO16		0x69
				MX7D_PAD_LCD_DATA12__GPIO3_IO17		0x69
				MX7D_PAD_LCD_DATA06__GPIO3_IO11		0x69
				MX7D_PAD_LCD_DATA15__GPIO3_IO20		0x69
				MX7D_PAD_LCD_DATA13__GPIO3_IO18		0x69
				MX7D_PAD_LCD_DATA10__GPIO3_IO15		0x69
				MX7D_PAD_LCD_DATA05__GPIO3_IO10		0x69
				MX7D_PAD_LCD_DATA09__GPIO3_IO14		0x69
				MX7D_PAD_LCD_DATA04__GPIO3_IO9		0x69
				MX7D_PAD_LCD_DATA14__GPIO3_IO19		0x69
				MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30	0x69
				MX7D_PAD_GPIO1_IO13__GPIO1_IO13		0x69
				MX7D_PAD_SAI1_RX_BCLK__GPIO6_IO17	0x69
				MX7D_PAD_SAI2_RX_DATA__GPIO6_IO21	0x69
				MX7D_PAD_SAI1_RX_SYNC__GPIO6_IO16	0x69
				MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22	0x69

			>;
		};

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31	0x79 /* pcie reset */
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX7D_PAD_ECSPI1_MISO__ECSPI1_MISO	0x2
				MX7D_PAD_ECSPI1_MOSI__ECSPI1_MOSI	0x2
				MX7D_PAD_ECSPI1_SCLK__ECSPI1_SCLK	0x2
				MX7D_PAD_ECSPI1_SS0__GPIO4_IO19		0x2
			>;
		};

		pinctrl_ecspi1_sleep: ecspi1grp_sleep {
			fsl,pins = <
				MX7D_PAD_ECSPI1_MISO__GPIO4_IO18	0x14
				MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17	0x14
				MX7D_PAD_ECSPI1_SCLK__GPIO4_IO16	0x14
				MX7D_PAD_ECSPI1_SS0__DISABLED		0x14
			>;
		};

		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX7D_PAD_SD2_CD_B__ENET1_MDIO			0x3
				MX7D_PAD_SD2_WP__ENET1_MDC			0x3
				MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC	0x1
				MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0	0x1
				MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	0x1
				MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2	0x1
				MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3	0x1
				MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL	0x1
				MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC	0x1
				MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0	0x1
				MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1	0x1
				MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2	0x1
				MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3	0x1
				MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL	0x1
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC		0x1
				MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0		0x1
				MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1		0x1
				MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2		0x1
				MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3		0x1
				MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL		0x1
				MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC		0x1
				MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0		0x1
				MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1		0x1
				MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2		0x1
				MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3		0x1
				MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL		0x1
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX7D_PAD_I2C1_SDA__I2C1_SDA	0x4000007f
				MX7D_PAD_I2C1_SCL__I2C1_SCL	0x4000007f
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX7D_PAD_I2C2_SDA__I2C2_SDA	0x4000007f
				MX7D_PAD_I2C2_SCL__I2C2_SCL	0x4000007f
			>;
		};

		pinctrl_sai1: sai1grp {
			fsl,pins = <
				MX7D_PAD_ENET1_RX_CLK__SAI1_TX_BCLK	0x1f
				MX7D_PAD_ENET1_CRS__SAI1_TX_SYNC	0x1f
				MX7D_PAD_ENET1_COL__SAI1_TX_DATA0	0x30
				MX7D_PAD_ENET1_TX_CLK__SAI1_RX_DATA0	0x1f
			>;
		};

		pinctrl_tsc2046_pendown: tsc2046_pendown {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO09__GPIO1_IO9		0x59
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX	0x79
				MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX	0x79
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX7D_PAD_UART3_TX_DATA__UART3_DCE_TX	0x79
				MX7D_PAD_UART3_RX_DATA__UART3_DCE_RX	0x79
				MX7D_PAD_UART3_CTS_B__UART3_DCE_CTS	0x79
				MX7D_PAD_UART3_RTS_B__UART3_DCE_RTS	0x79
			>;
		};
		pinctrl_usdhc1_gpio: usdhc1_gpiogrp {
			fsl,pins = <
				MX7D_PAD_SD1_RESET_B__GPIO5_IO2		0x59 /* vmmc */
				MX7D_PAD_GPIO1_IO08__SD1_VSELECT	0x59 /* VSELECT */
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD		0x59
				MX7D_PAD_SD1_CLK__SD1_CLK		0x19
				MX7D_PAD_SD1_DATA0__SD1_DATA0		0x59
				MX7D_PAD_SD1_DATA1__SD1_DATA1		0x59
				MX7D_PAD_SD1_DATA2__SD1_DATA2		0x59
				MX7D_PAD_SD1_DATA3__SD1_DATA3		0x59
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD		0x5a
				MX7D_PAD_SD1_CLK__SD1_CLK		0x1a
				MX7D_PAD_SD1_DATA0__SD1_DATA0		0x5a
				MX7D_PAD_SD1_DATA1__SD1_DATA1		0x5a
				MX7D_PAD_SD1_DATA2__SD1_DATA2		0x5a
				MX7D_PAD_SD1_DATA3__SD1_DATA3		0x5a
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD		0x5b
				MX7D_PAD_SD1_CLK__SD1_CLK		0x1b
				MX7D_PAD_SD1_DATA0__SD1_DATA0		0x5b
				MX7D_PAD_SD1_DATA1__SD1_DATA1		0x5b
				MX7D_PAD_SD1_DATA2__SD1_DATA2		0x5b
				MX7D_PAD_SD1_DATA3__SD1_DATA3		0x5b
			>;
		};

		pinctrl_usdhc2_sleep: usdhc2grp_sleep {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__GPIO5_IO13		0x14
				MX7D_PAD_SD2_CLK__GPIO5_IO12		0x14
				MX7D_PAD_SD2_DATA0__GPIO5_IO14		0x14
				MX7D_PAD_SD2_DATA1__GPIO5_IO15		0x14
				MX7D_PAD_SD2_DATA2__GPIO5_IO16		0x14
				MX7D_PAD_SD2_DATA3__GPIO5_IO17		0x14
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__SD2_CMD	0x59
				MX7D_PAD_SD2_CLK__SD2_CLK	0x19
				MX7D_PAD_SD2_DATA0__SD2_DATA0	0x59
				MX7D_PAD_SD2_DATA1__SD2_DATA1	0x59
				MX7D_PAD_SD2_DATA2__SD2_DATA2	0x59
				MX7D_PAD_SD2_DATA3__SD2_DATA3	0x59
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__SD2_CMD	0x5a
				MX7D_PAD_SD2_CLK__SD2_CLK	0x1a
				MX7D_PAD_SD2_DATA0__SD2_DATA0	0x5a
				MX7D_PAD_SD2_DATA1__SD2_DATA1	0x5a
				MX7D_PAD_SD2_DATA2__SD2_DATA2	0x5a
				MX7D_PAD_SD2_DATA3__SD2_DATA3	0x5a
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__SD2_CMD	0x5b
				MX7D_PAD_SD2_CLK__SD2_CLK	0x1b
				MX7D_PAD_SD2_DATA0__SD2_DATA0	0x5b
				MX7D_PAD_SD2_DATA1__SD2_DATA1	0x5b
				MX7D_PAD_SD2_DATA2__SD2_DATA2	0x5b
				MX7D_PAD_SD2_DATA3__SD2_DATA3	0x5b
			>;
		};
	};
};

&pcie_phy {
	status = "okay";
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio2 31 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&sai1 {
	#sound-dai-cells = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai1 &pinctrl_sai1_mclk>;
	assigned-clocks = <&clks IMX7D_SAI1_ROOT_SRC>,
			  <&clks IMX7D_SAI1_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
	assigned-clock-rates = <0>, <36864000>;
	status = "okay";
};

&sdma {
	status = "okay";
};

&iomuxc_lpsr {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_2>;

	imx7d-sdb {
		pinctrl_hog_2: hoggrp-2 {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO07__GPIO1_IO7		0x59
				MX7D_PAD_GPIO1_IO05__GPIO1_IO5		0x59
				MX7D_PAD_GPIO1_IO02__GPIO1_IO2		0x59
				MX7D_PAD_GPIO1_IO00__GPIO1_IO0		0x59
			>;
		};

		pinctrl_sai1_mclk: sai1grp_mclk {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO01__SAI1_MCLK		0x1f
			>;
		};

		pinctrl_wlan: wlangrp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO04__GPIO1_IO4		0x59 /* WL_REG_ON */
				MX7D_PAD_GPIO1_IO03__OSC32K_32K_OUT	0xb0 /* WIFI Slow clock */
			>;
		};

		pinctrl_wlan_sleep: wlangrp_sleep {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO04__GPIO1_IO4		0x14 /* WL_REG_ON */
				MX7D_PAD_GPIO1_IO03__OSC32K_32K_OUT	0x14 /* WIFI Slow clock */
			>;
		};
	};
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	assigned-clocks = <&clks IMX7D_UART3_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
	fsl,uart-has-rtscts;
	status = "okay";
};
&usbh {
	status = "okay";
};

&usbotg1 {
	dr_mode = "peripheral";
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
	non-removable;
	no-1-8-v;
	enable-sdio-wakeup;
	keep-power-in-suspend;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz","sleep";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_wlan>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_wlan>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_wlan>;
	pinctrl-3 = <&pinctrl_usdhc2_sleep>, <&pinctrl_wlan_sleep>;
	enable-sdio-wakeup;
	keep-power-in-suspend;
	non-removable;
	pm-ignore-notify;
	vmmc-supply = <&wlreg_on>;
	status = "okay";
};

&usdhc3 {
	status = "disabled";
};

&snvs_rtc {
       status = "disabled";
};

