
ADI_BMS_Mainboard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013c6c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001348  08013dfc  08013dfc  00014dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015144  08015144  00017224  2**0
                  CONTENTS
  4 .ARM          00000008  08015144  08015144  00016144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801514c  0801514c  00017224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801514c  0801514c  0001614c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015150  08015150  00016150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000224  20000000  08015154  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00017224  2**0
                  CONTENTS
 10 .bss          00002144  20000224  20000224  00017224  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002368  20002368  00017224  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00017224  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001db37  00000000  00000000  00017254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004876  00000000  00000000  00034d8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001910  00000000  00000000  00039608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001333  00000000  00000000  0003af18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025eb5  00000000  00000000  0003c24b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023899  00000000  00000000  00062100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d63f3  00000000  00000000  00085999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015bd8c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000769c  00000000  00000000  0015bdd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  0016346c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000224 	.word	0x20000224
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013de4 	.word	0x08013de4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000228 	.word	0x20000228
 80001cc:	08013de4 	.word	0x08013de4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b96a 	b.w	8000d98 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	460c      	mov	r4, r1
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d14e      	bne.n	8000b86 <__udivmoddi4+0xaa>
 8000ae8:	4694      	mov	ip, r2
 8000aea:	458c      	cmp	ip, r1
 8000aec:	4686      	mov	lr, r0
 8000aee:	fab2 f282 	clz	r2, r2
 8000af2:	d962      	bls.n	8000bba <__udivmoddi4+0xde>
 8000af4:	b14a      	cbz	r2, 8000b0a <__udivmoddi4+0x2e>
 8000af6:	f1c2 0320 	rsb	r3, r2, #32
 8000afa:	4091      	lsls	r1, r2
 8000afc:	fa20 f303 	lsr.w	r3, r0, r3
 8000b00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b04:	4319      	orrs	r1, r3
 8000b06:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b0e:	fa1f f68c 	uxth.w	r6, ip
 8000b12:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b16:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b1a:	fb07 1114 	mls	r1, r7, r4, r1
 8000b1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b22:	fb04 f106 	mul.w	r1, r4, r6
 8000b26:	4299      	cmp	r1, r3
 8000b28:	d90a      	bls.n	8000b40 <__udivmoddi4+0x64>
 8000b2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b2e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b32:	f080 8112 	bcs.w	8000d5a <__udivmoddi4+0x27e>
 8000b36:	4299      	cmp	r1, r3
 8000b38:	f240 810f 	bls.w	8000d5a <__udivmoddi4+0x27e>
 8000b3c:	3c02      	subs	r4, #2
 8000b3e:	4463      	add	r3, ip
 8000b40:	1a59      	subs	r1, r3, r1
 8000b42:	fa1f f38e 	uxth.w	r3, lr
 8000b46:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b4a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b4e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b52:	fb00 f606 	mul.w	r6, r0, r6
 8000b56:	429e      	cmp	r6, r3
 8000b58:	d90a      	bls.n	8000b70 <__udivmoddi4+0x94>
 8000b5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b5e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b62:	f080 80fc 	bcs.w	8000d5e <__udivmoddi4+0x282>
 8000b66:	429e      	cmp	r6, r3
 8000b68:	f240 80f9 	bls.w	8000d5e <__udivmoddi4+0x282>
 8000b6c:	4463      	add	r3, ip
 8000b6e:	3802      	subs	r0, #2
 8000b70:	1b9b      	subs	r3, r3, r6
 8000b72:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b76:	2100      	movs	r1, #0
 8000b78:	b11d      	cbz	r5, 8000b82 <__udivmoddi4+0xa6>
 8000b7a:	40d3      	lsrs	r3, r2
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b86:	428b      	cmp	r3, r1
 8000b88:	d905      	bls.n	8000b96 <__udivmoddi4+0xba>
 8000b8a:	b10d      	cbz	r5, 8000b90 <__udivmoddi4+0xb4>
 8000b8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b90:	2100      	movs	r1, #0
 8000b92:	4608      	mov	r0, r1
 8000b94:	e7f5      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000b96:	fab3 f183 	clz	r1, r3
 8000b9a:	2900      	cmp	r1, #0
 8000b9c:	d146      	bne.n	8000c2c <__udivmoddi4+0x150>
 8000b9e:	42a3      	cmp	r3, r4
 8000ba0:	d302      	bcc.n	8000ba8 <__udivmoddi4+0xcc>
 8000ba2:	4290      	cmp	r0, r2
 8000ba4:	f0c0 80f0 	bcc.w	8000d88 <__udivmoddi4+0x2ac>
 8000ba8:	1a86      	subs	r6, r0, r2
 8000baa:	eb64 0303 	sbc.w	r3, r4, r3
 8000bae:	2001      	movs	r0, #1
 8000bb0:	2d00      	cmp	r5, #0
 8000bb2:	d0e6      	beq.n	8000b82 <__udivmoddi4+0xa6>
 8000bb4:	e9c5 6300 	strd	r6, r3, [r5]
 8000bb8:	e7e3      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000bba:	2a00      	cmp	r2, #0
 8000bbc:	f040 8090 	bne.w	8000ce0 <__udivmoddi4+0x204>
 8000bc0:	eba1 040c 	sub.w	r4, r1, ip
 8000bc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bc8:	fa1f f78c 	uxth.w	r7, ip
 8000bcc:	2101      	movs	r1, #1
 8000bce:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bd6:	fb08 4416 	mls	r4, r8, r6, r4
 8000bda:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bde:	fb07 f006 	mul.w	r0, r7, r6
 8000be2:	4298      	cmp	r0, r3
 8000be4:	d908      	bls.n	8000bf8 <__udivmoddi4+0x11c>
 8000be6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bea:	f106 34ff 	add.w	r4, r6, #4294967295
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x11a>
 8000bf0:	4298      	cmp	r0, r3
 8000bf2:	f200 80cd 	bhi.w	8000d90 <__udivmoddi4+0x2b4>
 8000bf6:	4626      	mov	r6, r4
 8000bf8:	1a1c      	subs	r4, r3, r0
 8000bfa:	fa1f f38e 	uxth.w	r3, lr
 8000bfe:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c02:	fb08 4410 	mls	r4, r8, r0, r4
 8000c06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c0a:	fb00 f707 	mul.w	r7, r0, r7
 8000c0e:	429f      	cmp	r7, r3
 8000c10:	d908      	bls.n	8000c24 <__udivmoddi4+0x148>
 8000c12:	eb1c 0303 	adds.w	r3, ip, r3
 8000c16:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c1a:	d202      	bcs.n	8000c22 <__udivmoddi4+0x146>
 8000c1c:	429f      	cmp	r7, r3
 8000c1e:	f200 80b0 	bhi.w	8000d82 <__udivmoddi4+0x2a6>
 8000c22:	4620      	mov	r0, r4
 8000c24:	1bdb      	subs	r3, r3, r7
 8000c26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c2a:	e7a5      	b.n	8000b78 <__udivmoddi4+0x9c>
 8000c2c:	f1c1 0620 	rsb	r6, r1, #32
 8000c30:	408b      	lsls	r3, r1
 8000c32:	fa22 f706 	lsr.w	r7, r2, r6
 8000c36:	431f      	orrs	r7, r3
 8000c38:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c3c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c40:	ea43 030c 	orr.w	r3, r3, ip
 8000c44:	40f4      	lsrs	r4, r6
 8000c46:	fa00 f801 	lsl.w	r8, r0, r1
 8000c4a:	0c38      	lsrs	r0, r7, #16
 8000c4c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c50:	fbb4 fef0 	udiv	lr, r4, r0
 8000c54:	fa1f fc87 	uxth.w	ip, r7
 8000c58:	fb00 441e 	mls	r4, r0, lr, r4
 8000c5c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c60:	fb0e f90c 	mul.w	r9, lr, ip
 8000c64:	45a1      	cmp	r9, r4
 8000c66:	fa02 f201 	lsl.w	r2, r2, r1
 8000c6a:	d90a      	bls.n	8000c82 <__udivmoddi4+0x1a6>
 8000c6c:	193c      	adds	r4, r7, r4
 8000c6e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c72:	f080 8084 	bcs.w	8000d7e <__udivmoddi4+0x2a2>
 8000c76:	45a1      	cmp	r9, r4
 8000c78:	f240 8081 	bls.w	8000d7e <__udivmoddi4+0x2a2>
 8000c7c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c80:	443c      	add	r4, r7
 8000c82:	eba4 0409 	sub.w	r4, r4, r9
 8000c86:	fa1f f983 	uxth.w	r9, r3
 8000c8a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c8e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c92:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c96:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c9a:	45a4      	cmp	ip, r4
 8000c9c:	d907      	bls.n	8000cae <__udivmoddi4+0x1d2>
 8000c9e:	193c      	adds	r4, r7, r4
 8000ca0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ca4:	d267      	bcs.n	8000d76 <__udivmoddi4+0x29a>
 8000ca6:	45a4      	cmp	ip, r4
 8000ca8:	d965      	bls.n	8000d76 <__udivmoddi4+0x29a>
 8000caa:	3b02      	subs	r3, #2
 8000cac:	443c      	add	r4, r7
 8000cae:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000cb2:	fba0 9302 	umull	r9, r3, r0, r2
 8000cb6:	eba4 040c 	sub.w	r4, r4, ip
 8000cba:	429c      	cmp	r4, r3
 8000cbc:	46ce      	mov	lr, r9
 8000cbe:	469c      	mov	ip, r3
 8000cc0:	d351      	bcc.n	8000d66 <__udivmoddi4+0x28a>
 8000cc2:	d04e      	beq.n	8000d62 <__udivmoddi4+0x286>
 8000cc4:	b155      	cbz	r5, 8000cdc <__udivmoddi4+0x200>
 8000cc6:	ebb8 030e 	subs.w	r3, r8, lr
 8000cca:	eb64 040c 	sbc.w	r4, r4, ip
 8000cce:	fa04 f606 	lsl.w	r6, r4, r6
 8000cd2:	40cb      	lsrs	r3, r1
 8000cd4:	431e      	orrs	r6, r3
 8000cd6:	40cc      	lsrs	r4, r1
 8000cd8:	e9c5 6400 	strd	r6, r4, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	e750      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000ce0:	f1c2 0320 	rsb	r3, r2, #32
 8000ce4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ce8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cec:	fa24 f303 	lsr.w	r3, r4, r3
 8000cf0:	4094      	lsls	r4, r2
 8000cf2:	430c      	orrs	r4, r1
 8000cf4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cfc:	fa1f f78c 	uxth.w	r7, ip
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3110 	mls	r1, r8, r0, r3
 8000d08:	0c23      	lsrs	r3, r4, #16
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb00 f107 	mul.w	r1, r0, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d908      	bls.n	8000d28 <__udivmoddi4+0x24c>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d1e:	d22c      	bcs.n	8000d7a <__udivmoddi4+0x29e>
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d92a      	bls.n	8000d7a <__udivmoddi4+0x29e>
 8000d24:	3802      	subs	r0, #2
 8000d26:	4463      	add	r3, ip
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d30:	fb08 3311 	mls	r3, r8, r1, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb01 f307 	mul.w	r3, r1, r7
 8000d3c:	42a3      	cmp	r3, r4
 8000d3e:	d908      	bls.n	8000d52 <__udivmoddi4+0x276>
 8000d40:	eb1c 0404 	adds.w	r4, ip, r4
 8000d44:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d48:	d213      	bcs.n	8000d72 <__udivmoddi4+0x296>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d911      	bls.n	8000d72 <__udivmoddi4+0x296>
 8000d4e:	3902      	subs	r1, #2
 8000d50:	4464      	add	r4, ip
 8000d52:	1ae4      	subs	r4, r4, r3
 8000d54:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d58:	e739      	b.n	8000bce <__udivmoddi4+0xf2>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	e6f0      	b.n	8000b40 <__udivmoddi4+0x64>
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e706      	b.n	8000b70 <__udivmoddi4+0x94>
 8000d62:	45c8      	cmp	r8, r9
 8000d64:	d2ae      	bcs.n	8000cc4 <__udivmoddi4+0x1e8>
 8000d66:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d6a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d6e:	3801      	subs	r0, #1
 8000d70:	e7a8      	b.n	8000cc4 <__udivmoddi4+0x1e8>
 8000d72:	4631      	mov	r1, r6
 8000d74:	e7ed      	b.n	8000d52 <__udivmoddi4+0x276>
 8000d76:	4603      	mov	r3, r0
 8000d78:	e799      	b.n	8000cae <__udivmoddi4+0x1d2>
 8000d7a:	4630      	mov	r0, r6
 8000d7c:	e7d4      	b.n	8000d28 <__udivmoddi4+0x24c>
 8000d7e:	46d6      	mov	lr, sl
 8000d80:	e77f      	b.n	8000c82 <__udivmoddi4+0x1a6>
 8000d82:	4463      	add	r3, ip
 8000d84:	3802      	subs	r0, #2
 8000d86:	e74d      	b.n	8000c24 <__udivmoddi4+0x148>
 8000d88:	4606      	mov	r6, r0
 8000d8a:	4623      	mov	r3, r4
 8000d8c:	4608      	mov	r0, r1
 8000d8e:	e70f      	b.n	8000bb0 <__udivmoddi4+0xd4>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	4463      	add	r3, ip
 8000d94:	e730      	b.n	8000bf8 <__udivmoddi4+0x11c>
 8000d96:	bf00      	nop

08000d98 <__aeabi_idiv0>:
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop

08000d9c <Pec15_Calc>:
uint16_t Pec15_Calc
( 
uint8_t len, /* Number of bytes that will be used to calculate a PEC */
uint8_t *data /* Array of data that will be used to calculate  a PEC */								 
)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	6039      	str	r1, [r7, #0]
 8000da6:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder,addr;
  remainder = 16; /* initialize the PEC */
 8000da8:	2310      	movs	r3, #16
 8000daa:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8000dac:	2300      	movs	r3, #0
 8000dae:	737b      	strb	r3, [r7, #13]
 8000db0:	e018      	b.n	8000de4 <Pec15_Calc+0x48>
  {
    addr = (((remainder>>7)^data[i])&0xff);/* calculate PEC table address */
 8000db2:	89fb      	ldrh	r3, [r7, #14]
 8000db4:	09db      	lsrs	r3, r3, #7
 8000db6:	b29b      	uxth	r3, r3
 8000db8:	7b7a      	ldrb	r2, [r7, #13]
 8000dba:	6839      	ldr	r1, [r7, #0]
 8000dbc:	440a      	add	r2, r1
 8000dbe:	7812      	ldrb	r2, [r2, #0]
 8000dc0:	4053      	eors	r3, r2
 8000dc2:	b29b      	uxth	r3, r3
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	817b      	strh	r3, [r7, #10]
    remainder = ((remainder<<8)^Crc15Table[addr]);
 8000dc8:	89fb      	ldrh	r3, [r7, #14]
 8000dca:	021b      	lsls	r3, r3, #8
 8000dcc:	b21a      	sxth	r2, r3
 8000dce:	897b      	ldrh	r3, [r7, #10]
 8000dd0:	490b      	ldr	r1, [pc, #44]	@ (8000e00 <Pec15_Calc+0x64>)
 8000dd2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000dd6:	b21b      	sxth	r3, r3
 8000dd8:	4053      	eors	r3, r2
 8000dda:	b21b      	sxth	r3, r3
 8000ddc:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8000dde:	7b7b      	ldrb	r3, [r7, #13]
 8000de0:	3301      	adds	r3, #1
 8000de2:	737b      	strb	r3, [r7, #13]
 8000de4:	7b7a      	ldrb	r2, [r7, #13]
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d3e2      	bcc.n	8000db2 <Pec15_Calc+0x16>
  }
  return(remainder*2);/* The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2 */
 8000dec:	89fb      	ldrh	r3, [r7, #14]
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	b29b      	uxth	r3, r3
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3714      	adds	r7, #20
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	08014de4 	.word	0x08014de4

08000e04 <pec10_calc>:

uint16_t pec10_calc(bool rx_cmd, int len, uint8_t *data)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b087      	sub	sp, #28
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
 8000e10:	73fb      	strb	r3, [r7, #15]
  uint16_t remainder = 16; /* PEC_SEED;   0000010000 */ 
 8000e12:	2310      	movs	r3, #16
 8000e14:	82fb      	strh	r3, [r7, #22]
  uint16_t polynom = 0x8F; /* x10 + x7 + x3 + x2 + x + 1 <- the CRC15 polynomial         100 1000 1111   48F */
 8000e16:	238f      	movs	r3, #143	@ 0x8f
 8000e18:	823b      	strh	r3, [r7, #16]
  
  /* Perform modulo-2 division, a byte at a time. */
  for (uint8_t pbyte = 0; pbyte < len; ++pbyte)
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	757b      	strb	r3, [r7, #21]
 8000e1e:	e024      	b.n	8000e6a <pec10_calc+0x66>
  {
    /* Bring the next byte into the remainder. */
    remainder ^= (uint16_t)(data[pbyte] << 2);
 8000e20:	7d7b      	ldrb	r3, [r7, #21]
 8000e22:	687a      	ldr	r2, [r7, #4]
 8000e24:	4413      	add	r3, r2
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	009b      	lsls	r3, r3, #2
 8000e2a:	b29a      	uxth	r2, r3
 8000e2c:	8afb      	ldrh	r3, [r7, #22]
 8000e2e:	4053      	eors	r3, r2
 8000e30:	82fb      	strh	r3, [r7, #22]
    /* Perform modulo-2 division, a bit at a time.*/
    for (uint8_t bit_ = 8; bit_ > 0; --bit_)
 8000e32:	2308      	movs	r3, #8
 8000e34:	753b      	strb	r3, [r7, #20]
 8000e36:	e012      	b.n	8000e5e <pec10_calc+0x5a>
    {
      /* Try to divide the current data bit. */
      if ((remainder & 0x200) > 0)//equivalent to remainder & 2^14 simply check for MSB
 8000e38:	8afb      	ldrh	r3, [r7, #22]
 8000e3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	dd07      	ble.n	8000e52 <pec10_calc+0x4e>
      {
        remainder = (uint16_t)((remainder << 1));
 8000e42:	8afb      	ldrh	r3, [r7, #22]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	82fb      	strh	r3, [r7, #22]
        remainder = (uint16_t)(remainder ^ polynom);
 8000e48:	8afa      	ldrh	r2, [r7, #22]
 8000e4a:	8a3b      	ldrh	r3, [r7, #16]
 8000e4c:	4053      	eors	r3, r2
 8000e4e:	82fb      	strh	r3, [r7, #22]
 8000e50:	e002      	b.n	8000e58 <pec10_calc+0x54>
      }
      else
      {
        remainder = (uint16_t)(remainder << 1);
 8000e52:	8afb      	ldrh	r3, [r7, #22]
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	82fb      	strh	r3, [r7, #22]
    for (uint8_t bit_ = 8; bit_ > 0; --bit_)
 8000e58:	7d3b      	ldrb	r3, [r7, #20]
 8000e5a:	3b01      	subs	r3, #1
 8000e5c:	753b      	strb	r3, [r7, #20]
 8000e5e:	7d3b      	ldrb	r3, [r7, #20]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d1e9      	bne.n	8000e38 <pec10_calc+0x34>
  for (uint8_t pbyte = 0; pbyte < len; ++pbyte)
 8000e64:	7d7b      	ldrb	r3, [r7, #21]
 8000e66:	3301      	adds	r3, #1
 8000e68:	757b      	strb	r3, [r7, #21]
 8000e6a:	7d7b      	ldrb	r3, [r7, #21]
 8000e6c:	68ba      	ldr	r2, [r7, #8]
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	dcd6      	bgt.n	8000e20 <pec10_calc+0x1c>
      }
    }
  }
  if (rx_cmd == true)
 8000e72:	7bfb      	ldrb	r3, [r7, #15]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d027      	beq.n	8000ec8 <pec10_calc+0xc4>
  {  
    remainder ^= (uint16_t)((data[len] & 0xFC) << 2);
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	4413      	add	r3, r2
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	b21b      	sxth	r3, r3
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	b21b      	sxth	r3, r3
 8000e86:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
 8000e8a:	b21a      	sxth	r2, r3
 8000e8c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000e90:	4053      	eors	r3, r2
 8000e92:	b21b      	sxth	r3, r3
 8000e94:	82fb      	strh	r3, [r7, #22]
    /* Perform modulo-2 division, a bit at a time */
    for (uint8_t bit_ = 6; bit_ > 0; --bit_)
 8000e96:	2306      	movs	r3, #6
 8000e98:	74fb      	strb	r3, [r7, #19]
 8000e9a:	e012      	b.n	8000ec2 <pec10_calc+0xbe>
    {
      /* Try to divide the current data bit */
      if ((remainder & 0x200) > 0)//equivalent to remainder & 2^14 simply check for MSB
 8000e9c:	8afb      	ldrh	r3, [r7, #22]
 8000e9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	dd07      	ble.n	8000eb6 <pec10_calc+0xb2>
      {
        remainder = (uint16_t)((remainder << 1));
 8000ea6:	8afb      	ldrh	r3, [r7, #22]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	82fb      	strh	r3, [r7, #22]
        remainder = (uint16_t)(remainder ^ polynom);
 8000eac:	8afa      	ldrh	r2, [r7, #22]
 8000eae:	8a3b      	ldrh	r3, [r7, #16]
 8000eb0:	4053      	eors	r3, r2
 8000eb2:	82fb      	strh	r3, [r7, #22]
 8000eb4:	e002      	b.n	8000ebc <pec10_calc+0xb8>
      }
      else
      {
        remainder = (uint16_t)((remainder << 1));
 8000eb6:	8afb      	ldrh	r3, [r7, #22]
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	82fb      	strh	r3, [r7, #22]
    for (uint8_t bit_ = 6; bit_ > 0; --bit_)
 8000ebc:	7cfb      	ldrb	r3, [r7, #19]
 8000ebe:	3b01      	subs	r3, #1
 8000ec0:	74fb      	strb	r3, [r7, #19]
 8000ec2:	7cfb      	ldrb	r3, [r7, #19]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d1e9      	bne.n	8000e9c <pec10_calc+0x98>
      }
    }
  }
  return ((uint16_t)(remainder & 0x3FF));
 8000ec8:	8afb      	ldrh	r3, [r7, #22]
 8000eca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000ece:	b29b      	uxth	r3, r3
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	371c      	adds	r7, #28
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <spiSendCmd>:
* @return None
*
*******************************************************************************
*/
void spiSendCmd(uint8_t tx_cmd[2])
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint8_t cmd[4];
  uint16_t cmd_pec;	
  cmd[0] = tx_cmd[0];
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	723b      	strb	r3, [r7, #8]
  cmd[1] =  tx_cmd[1];
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	785b      	ldrb	r3, [r3, #1]
 8000eee:	727b      	strb	r3, [r7, #9]
  cmd_pec = Pec15_Calc(2, cmd);
 8000ef0:	f107 0308 	add.w	r3, r7, #8
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	2002      	movs	r0, #2
 8000ef8:	f7ff ff50 	bl	8000d9c <Pec15_Calc>
 8000efc:	4603      	mov	r3, r0
 8000efe:	81fb      	strh	r3, [r7, #14]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8000f00:	89fb      	ldrh	r3, [r7, #14]
 8000f02:	0a1b      	lsrs	r3, r3, #8
 8000f04:	b29b      	uxth	r3, r3
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t)(cmd_pec);
 8000f0a:	89fb      	ldrh	r3, [r7, #14]
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	72fb      	strb	r3, [r7, #11]
  adBmsCsLow();
 8000f10:	f006 fc32 	bl	8007778 <adBmsCsLow>
  spiWriteBytes(4, &cmd[0]);
 8000f14:	f107 0308 	add.w	r3, r7, #8
 8000f18:	4619      	mov	r1, r3
 8000f1a:	2004      	movs	r0, #4
 8000f1c:	f006 fc44 	bl	80077a8 <spiWriteBytes>
  adBmsCsHigh();
 8000f20:	f006 fc36 	bl	8007790 <adBmsCsHigh>
}
 8000f24:	bf00      	nop
 8000f26:	3710      	adds	r7, #16
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <spiReadData>:
uint8_t *rx_data,
uint8_t *pec_error,
uint8_t *cmd_cntr,
uint8_t regData_size
)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08c      	sub	sp, #48	@ 0x30
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60b9      	str	r1, [r7, #8]
 8000f34:	607a      	str	r2, [r7, #4]
 8000f36:	603b      	str	r3, [r7, #0]
 8000f38:	4603      	mov	r3, r0
 8000f3a:	73fb      	strb	r3, [r7, #15]
  uint8_t *data, *copyArray, src_address = 0;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint16_t cmd_pec, received_pec, calculated_pec;
  uint8_t BYTES_IN_REG = regData_size;
 8000f42:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000f46:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t RX_BUFFER = (regData_size * tIC);
 8000f4a:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8000f4e:	7bfb      	ldrb	r3, [r7, #15]
 8000f50:	fb12 f303 	smulbb	r3, r2, r3
 8000f54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  
  data = (uint8_t *)calloc(RX_BUFFER, sizeof(uint8_t));
 8000f58:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f011 f98c 	bl	801227c <calloc>
 8000f64:	4603      	mov	r3, r0
 8000f66:	627b      	str	r3, [r7, #36]	@ 0x24
  copyArray = (uint8_t *)calloc(BYTES_IN_REG, sizeof(uint8_t));
 8000f68:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f6c:	2101      	movs	r1, #1
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f011 f984 	bl	801227c <calloc>
 8000f74:	4603      	mov	r3, r0
 8000f76:	623b      	str	r3, [r7, #32]
  if((data == NULL) || (copyArray == NULL))
 8000f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d002      	beq.n	8000f84 <spiReadData+0x58>
 8000f7e:	6a3b      	ldr	r3, [r7, #32]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d105      	bne.n	8000f90 <spiReadData+0x64>
  {
   #ifdef MBED     
    pc.printf(" Failed to allocate spi read data memory \n");
    #else
    printf(" Failed to allocate spi read data memory \n");
 8000f84:	486a      	ldr	r0, [pc, #424]	@ (8001130 <spiReadData+0x204>)
 8000f86:	f011 fb8f 	bl	80126a8 <puts>
    #endif	  
    exit(0);
 8000f8a:	2000      	movs	r0, #0
 8000f8c:	f011 f992 	bl	80122b4 <exit>
  }
  else
  {
    uint8_t cmd[4];
    cmd[0] = tx_cmd[0];
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	753b      	strb	r3, [r7, #20]
    cmd[1] = tx_cmd[1];
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	785b      	ldrb	r3, [r3, #1]
 8000f9a:	757b      	strb	r3, [r7, #21]
    cmd_pec = Pec15_Calc(2, cmd);
 8000f9c:	f107 0314 	add.w	r3, r7, #20
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	2002      	movs	r0, #2
 8000fa4:	f7ff fefa 	bl	8000d9c <Pec15_Calc>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	83fb      	strh	r3, [r7, #30]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8000fac:	8bfb      	ldrh	r3, [r7, #30]
 8000fae:	0a1b      	lsrs	r3, r3, #8
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	75bb      	strb	r3, [r7, #22]
    cmd[3] = (uint8_t)(cmd_pec);
 8000fb6:	8bfb      	ldrh	r3, [r7, #30]
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	75fb      	strb	r3, [r7, #23]
    adBmsCsLow();
 8000fbc:	f006 fbdc 	bl	8007778 <adBmsCsLow>
    spiWriteReadBytes(&cmd[0], &data[0], RX_BUFFER);                 /* Read the configuration data of all ICs on the daisy chain into readdata array */
 8000fc0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000fc4:	b29a      	uxth	r2, r3
 8000fc6:	f107 0314 	add.w	r3, r7, #20
 8000fca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f006 fbff 	bl	80077d0 <spiWriteReadBytes>
    adBmsCsHigh();
 8000fd2:	f006 fbdd 	bl	8007790 <adBmsCsHigh>
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000fdc:	e097      	b.n	800110e <spiReadData+0x1e2>
    {																																      /* Into the r_comm array as well as check the received data for any bit errors */
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG-2); current_byte++)
 8000fde:	2300      	movs	r3, #0
 8000fe0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000fe4:	e01e      	b.n	8001024 <spiReadData+0xf8>
      {
        rx_data[(current_ic*BYTES_IN_REG)+current_byte] = data[current_byte + (current_ic*BYTES_IN_REG)];
 8000fe6:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8000fea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000fee:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8000ff2:	fb01 f303 	mul.w	r3, r1, r3
 8000ff6:	4413      	add	r3, r2
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ffc:	441a      	add	r2, r3
 8000ffe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001002:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8001006:	fb03 f101 	mul.w	r1, r3, r1
 800100a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800100e:	440b      	add	r3, r1
 8001010:	4619      	mov	r1, r3
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	440b      	add	r3, r1
 8001016:	7812      	ldrb	r2, [r2, #0]
 8001018:	701a      	strb	r2, [r3, #0]
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG-2); current_byte++)
 800101a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800101e:	3301      	adds	r3, #1
 8001020:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001024:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001028:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800102c:	3b02      	subs	r3, #2
 800102e:	429a      	cmp	r2, r3
 8001030:	dbd9      	blt.n	8000fe6 <spiReadData+0xba>
      }
      /* Get command counter value */
      cmd_cntr[current_ic] = (data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] >> 2);
 8001032:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001036:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800103a:	fb03 f202 	mul.w	r2, r3, r2
 800103e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001042:	3b02      	subs	r3, #2
 8001044:	4413      	add	r3, r2
 8001046:	461a      	mov	r2, r3
 8001048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800104a:	4413      	add	r3, r2
 800104c:	781a      	ldrb	r2, [r3, #0]
 800104e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001052:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001054:	440b      	add	r3, r1
 8001056:	0892      	lsrs	r2, r2, #2
 8001058:	b2d2      	uxtb	r2, r2
 800105a:	701a      	strb	r2, [r3, #0]
      /* Get received pec value from ic*/
      received_pec = (uint16_t)(((data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] & 0x03) << 8) | data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 1)]);
 800105c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001060:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001064:	fb03 f202 	mul.w	r2, r3, r2
 8001068:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800106c:	3b02      	subs	r3, #2
 800106e:	4413      	add	r3, r2
 8001070:	461a      	mov	r2, r3
 8001072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001074:	4413      	add	r3, r2
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	021b      	lsls	r3, r3, #8
 800107a:	b21b      	sxth	r3, r3
 800107c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001080:	b21a      	sxth	r2, r3
 8001082:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001086:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800108a:	fb03 f101 	mul.w	r1, r3, r1
 800108e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001092:	3b01      	subs	r3, #1
 8001094:	440b      	add	r3, r1
 8001096:	4619      	mov	r1, r3
 8001098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800109a:	440b      	add	r3, r1
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	b21b      	sxth	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	83bb      	strh	r3, [r7, #28]
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], BYTES_IN_REG);
 80010a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80010aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010ac:	4413      	add	r3, r2
 80010ae:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80010b2:	4619      	mov	r1, r3
 80010b4:	6a38      	ldr	r0, [r7, #32]
 80010b6:	f011 fc74 	bl	80129a2 <memcpy>
      src_address = ((current_ic+1) * (regData_size));
 80010ba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80010be:	3301      	adds	r3, #1
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80010c6:	fb12 f303 	smulbb	r3, r2, r3
 80010ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      /* Calculate data pec */
      calculated_pec = (uint16_t)pec10_calc(true, (BYTES_IN_REG-2), &copyArray[0]);
 80010ce:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80010d2:	3b02      	subs	r3, #2
 80010d4:	6a3a      	ldr	r2, [r7, #32]
 80010d6:	4619      	mov	r1, r3
 80010d8:	2001      	movs	r0, #1
 80010da:	f7ff fe93 	bl	8000e04 <pec10_calc>
 80010de:	4603      	mov	r3, r0
 80010e0:	837b      	strh	r3, [r7, #26]
      /* Match received pec with calculated pec */
      if (received_pec == calculated_pec){ pec_error[current_ic] = 0; }/* If no error is there value set to 0 */
 80010e2:	8bba      	ldrh	r2, [r7, #28]
 80010e4:	8b7b      	ldrh	r3, [r7, #26]
 80010e6:	429a      	cmp	r2, r3
 80010e8:	d106      	bne.n	80010f8 <spiReadData+0x1cc>
 80010ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80010ee:	683a      	ldr	r2, [r7, #0]
 80010f0:	4413      	add	r3, r2
 80010f2:	2200      	movs	r2, #0
 80010f4:	701a      	strb	r2, [r3, #0]
 80010f6:	e005      	b.n	8001104 <spiReadData+0x1d8>
      else{ pec_error[current_ic] = 1; }                               /* If error is there value set to 1 */                         
 80010f8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80010fc:	683a      	ldr	r2, [r7, #0]
 80010fe:	4413      	add	r3, r2
 8001100:	2201      	movs	r2, #1
 8001102:	701a      	strb	r2, [r3, #0]
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 8001104:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001108:	3301      	adds	r3, #1
 800110a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800110e:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001112:	7bfb      	ldrb	r3, [r7, #15]
 8001114:	429a      	cmp	r2, r3
 8001116:	f4ff af62 	bcc.w	8000fde <spiReadData+0xb2>
    }
  }
  free(data);
 800111a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800111c:	f011 f8dc 	bl	80122d8 <free>
  free(copyArray);
 8001120:	6a38      	ldr	r0, [r7, #32]
 8001122:	f011 f8d9 	bl	80122d8 <free>
}
 8001126:	bf00      	nop
 8001128:	3730      	adds	r7, #48	@ 0x30
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	08013dfc 	.word	0x08013dfc

08001134 <spiWriteData>:
(
uint8_t tIC, 
uint8_t tx_cmd[2], 
uint8_t *data
)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08a      	sub	sp, #40	@ 0x28
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
 8001140:	73fb      	strb	r3, [r7, #15]
  uint8_t BYTES_IN_REG = TX_DATA;
 8001142:	2306      	movs	r3, #6
 8001144:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint8_t CMD_LEN = 4 + (RX_DATA * tIC);
 8001148:	7bfb      	ldrb	r3, [r7, #15]
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	b2db      	uxtb	r3, r3
 800114e:	3304      	adds	r3, #4
 8001150:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint16_t data_pec, cmd_pec;
  uint8_t *cmd, copyArray[TX_DATA], src_address = 0;
 8001154:	2300      	movs	r3, #0
 8001156:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint8_t cmd_index;
  cmd = (uint8_t *)calloc(CMD_LEN, sizeof(uint8_t)); 
 800115a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800115e:	2101      	movs	r1, #1
 8001160:	4618      	mov	r0, r3
 8001162:	f011 f88b 	bl	801227c <calloc>
 8001166:	4603      	mov	r3, r0
 8001168:	61fb      	str	r3, [r7, #28]
  if(cmd == NULL)
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d105      	bne.n	800117c <spiWriteData+0x48>
  {
#ifdef MBED
    pc.printf(" Failed to allocate cmd array memory \n");
#else
    printf(" Failed to allocate cmd array memory \n");
 8001170:	4851      	ldr	r0, [pc, #324]	@ (80012b8 <spiWriteData+0x184>)
 8001172:	f011 fa99 	bl	80126a8 <puts>
#endif  
    exit(0);
 8001176:	2000      	movs	r0, #0
 8001178:	f011 f89c 	bl	80122b4 <exit>
  }
  else
  {
    cmd[0] = tx_cmd[0];
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	781a      	ldrb	r2, [r3, #0]
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	3301      	adds	r3, #1
 8001188:	68ba      	ldr	r2, [r7, #8]
 800118a:	7852      	ldrb	r2, [r2, #1]
 800118c:	701a      	strb	r2, [r3, #0]
    cmd_pec = Pec15_Calc(2, cmd);
 800118e:	69f9      	ldr	r1, [r7, #28]
 8001190:	2002      	movs	r0, #2
 8001192:	f7ff fe03 	bl	8000d9c <Pec15_Calc>
 8001196:	4603      	mov	r3, r0
 8001198:	837b      	strh	r3, [r7, #26]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 800119a:	8b7b      	ldrh	r3, [r7, #26]
 800119c:	0a1b      	lsrs	r3, r3, #8
 800119e:	b29a      	uxth	r2, r3
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	3302      	adds	r3, #2
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t)(cmd_pec);
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	3303      	adds	r3, #3
 80011ac:	8b7a      	ldrh	r2, [r7, #26]
 80011ae:	b2d2      	uxtb	r2, r2
 80011b0:	701a      	strb	r2, [r3, #0]
    cmd_index = 4;
 80011b2:	2304      	movs	r3, #4
 80011b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* executes for each LTC68xx, this loops starts with the last IC on the stack */
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 80011b8:	7bfb      	ldrb	r3, [r7, #15]
 80011ba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80011be:	e064      	b.n	800128a <spiWriteData+0x156>
    {	                                                                      
      src_address = ((current_ic-1) * TX_DATA); 
 80011c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80011c4:	461a      	mov	r2, r3
 80011c6:	0052      	lsls	r2, r2, #1
 80011c8:	4413      	add	r3, r2
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	3b06      	subs	r3, #6
 80011d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      /* The first configuration written is received by the last IC in the daisy chain */
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80011d4:	2300      	movs	r3, #0
 80011d6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80011da:	e01d      	b.n	8001218 <spiWriteData+0xe4>
      {
        cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 80011dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80011e0:	1e5a      	subs	r2, r3, #1
 80011e2:	4613      	mov	r3, r2
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	4413      	add	r3, r2
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	461a      	mov	r2, r3
 80011ec:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80011f0:	4413      	add	r3, r2
 80011f2:	461a      	mov	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	441a      	add	r2, r3
 80011f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011fc:	69f9      	ldr	r1, [r7, #28]
 80011fe:	440b      	add	r3, r1
 8001200:	7812      	ldrb	r2, [r2, #0]
 8001202:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 1;
 8001204:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001208:	3301      	adds	r3, #1
 800120a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 800120e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001212:	3301      	adds	r3, #1
 8001214:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001218:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800121c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001220:	429a      	cmp	r2, r3
 8001222:	d3db      	bcc.n	80011dc <spiWriteData+0xa8>
      }
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], TX_DATA); /* dst, src, size */
 8001224:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	18d1      	adds	r1, r2, r3
 800122c:	f107 0310 	add.w	r3, r7, #16
 8001230:	2206      	movs	r2, #6
 8001232:	4618      	mov	r0, r3
 8001234:	f011 fbb5 	bl	80129a2 <memcpy>
      /* calculating the PEC for each Ics configuration register data */
      data_pec = (uint16_t)pec10_calc(true,BYTES_IN_REG, &copyArray[0]);  
 8001238:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800123c:	f107 0210 	add.w	r2, r7, #16
 8001240:	4619      	mov	r1, r3
 8001242:	2001      	movs	r0, #1
 8001244:	f7ff fdde 	bl	8000e04 <pec10_calc>
 8001248:	4603      	mov	r3, r0
 800124a:	833b      	strh	r3, [r7, #24]
      cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 800124c:	8b3b      	ldrh	r3, [r7, #24]
 800124e:	0a1b      	lsrs	r3, r3, #8
 8001250:	b299      	uxth	r1, r3
 8001252:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001256:	69fa      	ldr	r2, [r7, #28]
 8001258:	4413      	add	r3, r2
 800125a:	b2ca      	uxtb	r2, r1
 800125c:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 800125e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001262:	3301      	adds	r3, #1
 8001264:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      cmd[cmd_index] = (uint8_t)data_pec;
 8001268:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800126c:	69fa      	ldr	r2, [r7, #28]
 800126e:	4413      	add	r3, r2
 8001270:	8b3a      	ldrh	r2, [r7, #24]
 8001272:	b2d2      	uxtb	r2, r2
 8001274:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001276:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800127a:	3301      	adds	r3, #1
 800127c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001280:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001284:	3b01      	subs	r3, #1
 8001286:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800128a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800128e:	2b00      	cmp	r3, #0
 8001290:	d196      	bne.n	80011c0 <spiWriteData+0x8c>
    }
    adBmsCsLow();
 8001292:	f006 fa71 	bl	8007778 <adBmsCsLow>
    spiWriteBytes(CMD_LEN, &cmd[0]);
 8001296:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800129a:	b29b      	uxth	r3, r3
 800129c:	69f9      	ldr	r1, [r7, #28]
 800129e:	4618      	mov	r0, r3
 80012a0:	f006 fa82 	bl	80077a8 <spiWriteBytes>
    adBmsCsHigh();
 80012a4:	f006 fa74 	bl	8007790 <adBmsCsHigh>
  }
  free(cmd); 
 80012a8:	69f8      	ldr	r0, [r7, #28]
 80012aa:	f011 f815 	bl	80122d8 <free>
}
 80012ae:	bf00      	nop
 80012b0:	3728      	adds	r7, #40	@ 0x28
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	08013e28 	.word	0x08013e28

080012bc <adBmsReadData>:
* @return None 
*
*******************************************************************************
*/
void adBmsReadData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b090      	sub	sp, #64	@ 0x40
 80012c0:	af02      	add	r7, sp, #8
 80012c2:	60b9      	str	r1, [r7, #8]
 80012c4:	607a      	str	r2, [r7, #4]
 80012c6:	461a      	mov	r2, r3
 80012c8:	4603      	mov	r3, r0
 80012ca:	73fb      	strb	r3, [r7, #15]
 80012cc:	4613      	mov	r3, r2
 80012ce:	73bb      	strb	r3, [r7, #14]
  uint16_t rBuff_size;
  uint8_t regData_size;
  if(group == ALL_GRP)
 80012d0:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d142      	bne.n	800135e <adBmsReadData+0xa2>
  {
    if(type == Rdcvall){rBuff_size = RDCVALL_SIZE; regData_size = RDCVALL_SIZE;}
 80012d8:	7bbb      	ldrb	r3, [r7, #14]
 80012da:	2b0c      	cmp	r3, #12
 80012dc:	d105      	bne.n	80012ea <adBmsReadData+0x2e>
 80012de:	2322      	movs	r3, #34	@ 0x22
 80012e0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80012e2:	2322      	movs	r3, #34	@ 0x22
 80012e4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80012e8:	e040      	b.n	800136c <adBmsReadData+0xb0>
    else if(type == Rdsall){rBuff_size = RDSALL_SIZE; regData_size = RDSALL_SIZE;}
 80012ea:	7bbb      	ldrb	r3, [r7, #14]
 80012ec:	2b0e      	cmp	r3, #14
 80012ee:	d105      	bne.n	80012fc <adBmsReadData+0x40>
 80012f0:	2322      	movs	r3, #34	@ 0x22
 80012f2:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80012f4:	2322      	movs	r3, #34	@ 0x22
 80012f6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80012fa:	e037      	b.n	800136c <adBmsReadData+0xb0>
    else if(type == Rdacall){rBuff_size = RDACALL_SIZE; regData_size = RDACALL_SIZE;}
 80012fc:	7bbb      	ldrb	r3, [r7, #14]
 80012fe:	2b0d      	cmp	r3, #13
 8001300:	d105      	bne.n	800130e <adBmsReadData+0x52>
 8001302:	2322      	movs	r3, #34	@ 0x22
 8001304:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001306:	2322      	movs	r3, #34	@ 0x22
 8001308:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800130c:	e02e      	b.n	800136c <adBmsReadData+0xb0>
    else if(type == Rdfcall){rBuff_size = RDFCALL_SIZE; regData_size = RDFCALL_SIZE;}
 800130e:	7bbb      	ldrb	r3, [r7, #14]
 8001310:	2b11      	cmp	r3, #17
 8001312:	d105      	bne.n	8001320 <adBmsReadData+0x64>
 8001314:	2322      	movs	r3, #34	@ 0x22
 8001316:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001318:	2322      	movs	r3, #34	@ 0x22
 800131a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800131e:	e025      	b.n	800136c <adBmsReadData+0xb0>
    else if(type == Rdcsall){rBuff_size = RDCSALL_SIZE; regData_size = RDCSALL_SIZE;}
 8001320:	7bbb      	ldrb	r3, [r7, #14]
 8001322:	2b0f      	cmp	r3, #15
 8001324:	d105      	bne.n	8001332 <adBmsReadData+0x76>
 8001326:	2342      	movs	r3, #66	@ 0x42
 8001328:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800132a:	2342      	movs	r3, #66	@ 0x42
 800132c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001330:	e01c      	b.n	800136c <adBmsReadData+0xb0>
    else if(type == Rdasall){rBuff_size = RDASALL_SIZE; regData_size = RDASALL_SIZE;}
 8001332:	7bbb      	ldrb	r3, [r7, #14]
 8001334:	2b12      	cmp	r3, #18
 8001336:	d105      	bne.n	8001344 <adBmsReadData+0x88>
 8001338:	2346      	movs	r3, #70	@ 0x46
 800133a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800133c:	2346      	movs	r3, #70	@ 0x46
 800133e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001342:	e013      	b.n	800136c <adBmsReadData+0xb0>
    else if(type == Rdacsall){rBuff_size = RDACSALL_SIZE; regData_size = RDACSALL_SIZE;}
 8001344:	7bbb      	ldrb	r3, [r7, #14]
 8001346:	2b10      	cmp	r3, #16
 8001348:	d105      	bne.n	8001356 <adBmsReadData+0x9a>
 800134a:	2342      	movs	r3, #66	@ 0x42
 800134c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800134e:	2342      	movs	r3, #66	@ 0x42
 8001350:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001354:	e00a      	b.n	800136c <adBmsReadData+0xb0>
    else{printf("Read All cmd wrong type select \n");}
 8001356:	48bc      	ldr	r0, [pc, #752]	@ (8001648 <adBmsReadData+0x38c>)
 8001358:	f011 f9a6 	bl	80126a8 <puts>
 800135c:	e006      	b.n	800136c <adBmsReadData+0xb0>
  }
  else{rBuff_size = (tIC * RX_DATA); regData_size = RX_DATA;}
 800135e:	7bfb      	ldrb	r3, [r7, #15]
 8001360:	b29b      	uxth	r3, r3
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001366:	2308      	movs	r3, #8
 8001368:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t *read_buffer, *pec_error, *cmd_count;
  read_buffer = (uint8_t *)calloc(rBuff_size, sizeof(uint8_t));
 800136c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800136e:	2101      	movs	r1, #1
 8001370:	4618      	mov	r0, r3
 8001372:	f010 ff83 	bl	801227c <calloc>
 8001376:	4603      	mov	r3, r0
 8001378:	61bb      	str	r3, [r7, #24]
  pec_error = (uint8_t *)calloc(tIC, sizeof(uint8_t)); 
 800137a:	7bfb      	ldrb	r3, [r7, #15]
 800137c:	2101      	movs	r1, #1
 800137e:	4618      	mov	r0, r3
 8001380:	f010 ff7c 	bl	801227c <calloc>
 8001384:	4603      	mov	r3, r0
 8001386:	617b      	str	r3, [r7, #20]
  cmd_count = (uint8_t *)calloc(tIC, sizeof(uint8_t));
 8001388:	7bfb      	ldrb	r3, [r7, #15]
 800138a:	2101      	movs	r1, #1
 800138c:	4618      	mov	r0, r3
 800138e:	f010 ff75 	bl	801227c <calloc>
 8001392:	4603      	mov	r3, r0
 8001394:	613b      	str	r3, [r7, #16]
  if((pec_error == NULL) || (cmd_count == NULL) || (read_buffer == NULL))
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d005      	beq.n	80013a8 <adBmsReadData+0xec>
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d002      	beq.n	80013a8 <adBmsReadData+0xec>
 80013a2:	69bb      	ldr	r3, [r7, #24]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d105      	bne.n	80013b4 <adBmsReadData+0xf8>
  {
#ifdef MBED
    pc.printf(" Failed to allocate memory \n");
#else
    printf(" Failed to allocate memory \n");
 80013a8:	48a8      	ldr	r0, [pc, #672]	@ (800164c <adBmsReadData+0x390>)
 80013aa:	f011 f97d 	bl	80126a8 <puts>
#endif
    exit(0);
 80013ae:	2000      	movs	r0, #0
 80013b0:	f010 ff80 	bl	80122b4 <exit>
  }
  else
  {
    spiReadData(tIC, &cmd_arg[0], &read_buffer[0], &pec_error[0], &cmd_count[0], regData_size);
 80013b4:	7bf8      	ldrb	r0, [r7, #15]
 80013b6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80013ba:	9301      	str	r3, [sp, #4]
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	6879      	ldr	r1, [r7, #4]
 80013c6:	f7ff fdb1 	bl	8000f2c <spiReadData>
    switch (type)
 80013ca:	7bbb      	ldrb	r3, [r7, #14]
 80013cc:	2b12      	cmp	r3, #18
 80013ce:	f200 849e 	bhi.w	8001d0e <adBmsReadData+0xa52>
 80013d2:	a201      	add	r2, pc, #4	@ (adr r2, 80013d8 <adBmsReadData+0x11c>)
 80013d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d8:	0800148f 	.word	0x0800148f
 80013dc:	08001631 	.word	0x08001631
 80013e0:	080016a3 	.word	0x080016a3
 80013e4:	0800170b 	.word	0x0800170b
 80013e8:	080017d9 	.word	0x080017d9
 80013ec:	080014f9 	.word	0x080014f9
 80013f0:	08001561 	.word	0x08001561
 80013f4:	080015c9 	.word	0x080015c9
 80013f8:	08001425 	.word	0x08001425
 80013fc:	08001773 	.word	0x08001773
 8001400:	08001841 	.word	0x08001841
 8001404:	08001d0f 	.word	0x08001d0f
 8001408:	080018a7 	.word	0x080018a7
 800140c:	0800190f 	.word	0x0800190f
 8001410:	08001977 	.word	0x08001977
 8001414:	08001a47 	.word	0x08001a47
 8001418:	08001b17 	.word	0x08001b17
 800141c:	080019df 	.word	0x080019df
 8001420:	08001be7 	.word	0x08001be7
    {
    case Config:
      adBms6830ParseConfig(tIC, ic, group, &read_buffer[0]);
 8001424:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001428:	7bf8      	ldrb	r0, [r7, #15]
 800142a:	69bb      	ldr	r3, [r7, #24]
 800142c:	68b9      	ldr	r1, [r7, #8]
 800142e:	f001 f9a1 	bl	8002774 <adBms6830ParseConfig>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001432:	2300      	movs	r3, #0
 8001434:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001438:	e022      	b.n	8001480 <adBmsReadData+0x1c4>
      {							
        ic[cic].cccrc.cfgr_pec = pec_error[cic];
 800143a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800143e:	697a      	ldr	r2, [r7, #20]
 8001440:	441a      	add	r2, r3
 8001442:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001446:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800144a:	fb01 f303 	mul.w	r3, r1, r3
 800144e:	68b9      	ldr	r1, [r7, #8]
 8001450:	440b      	add	r3, r1
 8001452:	7812      	ldrb	r2, [r2, #0]
 8001454:	f883 2190 	strb.w	r2, [r3, #400]	@ 0x190
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001458:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	441a      	add	r2, r3
 8001460:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001464:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001468:	fb01 f303 	mul.w	r3, r1, r3
 800146c:	68b9      	ldr	r1, [r7, #8]
 800146e:	440b      	add	r3, r1
 8001470:	7812      	ldrb	r2, [r2, #0]
 8001472:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001476:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800147a:	3301      	adds	r3, #1
 800147c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001480:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001484:	7bfb      	ldrb	r3, [r7, #15]
 8001486:	429a      	cmp	r2, r3
 8001488:	d3d7      	bcc.n	800143a <adBmsReadData+0x17e>
      }
      break;
 800148a:	f000 bc41 	b.w	8001d10 <adBmsReadData+0xa54>
      
    case Cell:
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 800148e:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001492:	7bf8      	ldrb	r0, [r7, #15]
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	68b9      	ldr	r1, [r7, #8]
 8001498:	f001 f98e 	bl	80027b8 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800149c:	2300      	movs	r3, #0
 800149e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80014a2:	e022      	b.n	80014ea <adBmsReadData+0x22e>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80014a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014a8:	697a      	ldr	r2, [r7, #20]
 80014aa:	441a      	add	r2, r3
 80014ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014b0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80014b4:	fb01 f303 	mul.w	r3, r1, r3
 80014b8:	68b9      	ldr	r1, [r7, #8]
 80014ba:	440b      	add	r3, r1
 80014bc:	7812      	ldrb	r2, [r2, #0]
 80014be:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80014c2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014c6:	693a      	ldr	r2, [r7, #16]
 80014c8:	441a      	add	r2, r3
 80014ca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014ce:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80014d2:	fb01 f303 	mul.w	r3, r1, r3
 80014d6:	68b9      	ldr	r1, [r7, #8]
 80014d8:	440b      	add	r3, r1
 80014da:	7812      	ldrb	r2, [r2, #0]
 80014dc:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80014e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014e4:	3301      	adds	r3, #1
 80014e6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80014ea:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d3d7      	bcc.n	80014a4 <adBmsReadData+0x1e8>
      }
      break;
 80014f4:	f000 bc0c 	b.w	8001d10 <adBmsReadData+0xa54>
      
    case AvgCell:
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 80014f8:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80014fc:	7bf8      	ldrb	r0, [r7, #15]
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	68b9      	ldr	r1, [r7, #8]
 8001502:	f001 fc35 	bl	8002d70 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001506:	2300      	movs	r3, #0
 8001508:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800150c:	e022      	b.n	8001554 <adBmsReadData+0x298>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 800150e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001512:	697a      	ldr	r2, [r7, #20]
 8001514:	441a      	add	r2, r3
 8001516:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800151a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800151e:	fb01 f303 	mul.w	r3, r1, r3
 8001522:	68b9      	ldr	r1, [r7, #8]
 8001524:	440b      	add	r3, r1
 8001526:	7812      	ldrb	r2, [r2, #0]
 8001528:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800152c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001530:	693a      	ldr	r2, [r7, #16]
 8001532:	441a      	add	r2, r3
 8001534:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001538:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800153c:	fb01 f303 	mul.w	r3, r1, r3
 8001540:	68b9      	ldr	r1, [r7, #8]
 8001542:	440b      	add	r3, r1
 8001544:	7812      	ldrb	r2, [r2, #0]
 8001546:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800154a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800154e:	3301      	adds	r3, #1
 8001550:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001554:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8001558:	7bfb      	ldrb	r3, [r7, #15]
 800155a:	429a      	cmp	r2, r3
 800155c:	d3d7      	bcc.n	800150e <adBmsReadData+0x252>
      }
      break;
 800155e:	e3d7      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case S_volt:
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001560:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001564:	7bf8      	ldrb	r0, [r7, #15]
 8001566:	69bb      	ldr	r3, [r7, #24]
 8001568:	68b9      	ldr	r1, [r7, #8]
 800156a:	f001 fefd 	bl	8003368 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800156e:	2300      	movs	r3, #0
 8001570:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8001574:	e022      	b.n	80015bc <adBmsReadData+0x300>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001576:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800157a:	697a      	ldr	r2, [r7, #20]
 800157c:	441a      	add	r2, r3
 800157e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001582:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001586:	fb01 f303 	mul.w	r3, r1, r3
 800158a:	68b9      	ldr	r1, [r7, #8]
 800158c:	440b      	add	r3, r1
 800158e:	7812      	ldrb	r2, [r2, #0]
 8001590:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001594:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	441a      	add	r2, r3
 800159c:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80015a0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015a4:	fb01 f303 	mul.w	r3, r1, r3
 80015a8:	68b9      	ldr	r1, [r7, #8]
 80015aa:	440b      	add	r3, r1
 80015ac:	7812      	ldrb	r2, [r2, #0]
 80015ae:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015b2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80015b6:	3301      	adds	r3, #1
 80015b8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80015bc:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80015c0:	7bfb      	ldrb	r3, [r7, #15]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d3d7      	bcc.n	8001576 <adBmsReadData+0x2ba>
      }
      break;
 80015c6:	e3a3      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case F_volt:
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 80015c8:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80015cc:	7bf8      	ldrb	r0, [r7, #15]
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	68b9      	ldr	r1, [r7, #8]
 80015d2:	f002 f9c5 	bl	8003960 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015d6:	2300      	movs	r3, #0
 80015d8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80015dc:	e022      	b.n	8001624 <adBmsReadData+0x368>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 80015de:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80015e2:	697a      	ldr	r2, [r7, #20]
 80015e4:	441a      	add	r2, r3
 80015e6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80015ea:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015ee:	fb01 f303 	mul.w	r3, r1, r3
 80015f2:	68b9      	ldr	r1, [r7, #8]
 80015f4:	440b      	add	r3, r1
 80015f6:	7812      	ldrb	r2, [r2, #0]
 80015f8:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80015fc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001600:	693a      	ldr	r2, [r7, #16]
 8001602:	441a      	add	r2, r3
 8001604:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001608:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800160c:	fb01 f303 	mul.w	r3, r1, r3
 8001610:	68b9      	ldr	r1, [r7, #8]
 8001612:	440b      	add	r3, r1
 8001614:	7812      	ldrb	r2, [r2, #0]
 8001616:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800161a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800161e:	3301      	adds	r3, #1
 8001620:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8001624:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001628:	7bfb      	ldrb	r3, [r7, #15]
 800162a:	429a      	cmp	r2, r3
 800162c:	d3d7      	bcc.n	80015de <adBmsReadData+0x322>
      }
      break;
 800162e:	e36f      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case Aux:
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001630:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001634:	7bf8      	ldrb	r0, [r7, #15]
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	68b9      	ldr	r1, [r7, #8]
 800163a:	f002 fc8d 	bl	8003f58 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800163e:	2300      	movs	r3, #0
 8001640:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001644:	e027      	b.n	8001696 <adBmsReadData+0x3da>
 8001646:	bf00      	nop
 8001648:	08013e50 	.word	0x08013e50
 800164c:	08013e70 	.word	0x08013e70
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001650:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001654:	697a      	ldr	r2, [r7, #20]
 8001656:	441a      	add	r2, r3
 8001658:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800165c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001660:	fb01 f303 	mul.w	r3, r1, r3
 8001664:	68b9      	ldr	r1, [r7, #8]
 8001666:	440b      	add	r3, r1
 8001668:	7812      	ldrb	r2, [r2, #0]
 800166a:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800166e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001672:	693a      	ldr	r2, [r7, #16]
 8001674:	441a      	add	r2, r3
 8001676:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800167a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800167e:	fb01 f303 	mul.w	r3, r1, r3
 8001682:	68b9      	ldr	r1, [r7, #8]
 8001684:	440b      	add	r3, r1
 8001686:	7812      	ldrb	r2, [r2, #0]
 8001688:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800168c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001690:	3301      	adds	r3, #1
 8001692:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001696:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800169a:	7bfb      	ldrb	r3, [r7, #15]
 800169c:	429a      	cmp	r2, r3
 800169e:	d3d7      	bcc.n	8001650 <adBmsReadData+0x394>
      }
      break;
 80016a0:	e336      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case RAux:
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[0]);
 80016a2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80016a6:	7bf8      	ldrb	r0, [r7, #15]
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	68b9      	ldr	r1, [r7, #8]
 80016ac:	f002 fea4 	bl	80043f8 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016b0:	2300      	movs	r3, #0
 80016b2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80016b6:	e022      	b.n	80016fe <adBmsReadData+0x442>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 80016b8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80016bc:	697a      	ldr	r2, [r7, #20]
 80016be:	441a      	add	r2, r3
 80016c0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80016c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80016c8:	fb01 f303 	mul.w	r3, r1, r3
 80016cc:	68b9      	ldr	r1, [r7, #8]
 80016ce:	440b      	add	r3, r1
 80016d0:	7812      	ldrb	r2, [r2, #0]
 80016d2:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80016d6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	441a      	add	r2, r3
 80016de:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80016e2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80016e6:	fb01 f303 	mul.w	r3, r1, r3
 80016ea:	68b9      	ldr	r1, [r7, #8]
 80016ec:	440b      	add	r3, r1
 80016ee:	7812      	ldrb	r2, [r2, #0]
 80016f0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016f4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80016f8:	3301      	adds	r3, #1
 80016fa:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80016fe:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001702:	7bfb      	ldrb	r3, [r7, #15]
 8001704:	429a      	cmp	r2, r3
 8001706:	d3d7      	bcc.n	80016b8 <adBmsReadData+0x3fc>
      }
      break;
 8001708:	e302      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case Status:
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[0]);
 800170a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 800170e:	7bf8      	ldrb	r0, [r7, #15]
 8001710:	69bb      	ldr	r3, [r7, #24]
 8001712:	68b9      	ldr	r1, [r7, #8]
 8001714:	f003 ff3e 	bl	8005594 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001718:	2300      	movs	r3, #0
 800171a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800171e:	e022      	b.n	8001766 <adBmsReadData+0x4aa>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001720:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	441a      	add	r2, r3
 8001728:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800172c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001730:	fb01 f303 	mul.w	r3, r1, r3
 8001734:	68b9      	ldr	r1, [r7, #8]
 8001736:	440b      	add	r3, r1
 8001738:	7812      	ldrb	r2, [r2, #0]
 800173a:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800173e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	441a      	add	r2, r3
 8001746:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800174a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800174e:	fb01 f303 	mul.w	r3, r1, r3
 8001752:	68b9      	ldr	r1, [r7, #8]
 8001754:	440b      	add	r3, r1
 8001756:	7812      	ldrb	r2, [r2, #0]
 8001758:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800175c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001760:	3301      	adds	r3, #1
 8001762:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001766:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	429a      	cmp	r2, r3
 800176e:	d3d7      	bcc.n	8001720 <adBmsReadData+0x464>
      }
      break;
 8001770:	e2ce      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case Comm:
      adBms6830ParseComm(tIC, ic, &read_buffer[0]);
 8001772:	7bfb      	ldrb	r3, [r7, #15]
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	68b9      	ldr	r1, [r7, #8]
 8001778:	4618      	mov	r0, r3
 800177a:	f003 ff85 	bl	8005688 <adBms6830ParseComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800177e:	2300      	movs	r3, #0
 8001780:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001784:	e022      	b.n	80017cc <adBmsReadData+0x510>
      {
        ic[cic].cccrc.comm_pec = pec_error[cic];
 8001786:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800178a:	697a      	ldr	r2, [r7, #20]
 800178c:	441a      	add	r2, r3
 800178e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001792:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001796:	fb01 f303 	mul.w	r3, r1, r3
 800179a:	68b9      	ldr	r1, [r7, #8]
 800179c:	440b      	add	r3, r1
 800179e:	7812      	ldrb	r2, [r2, #0]
 80017a0:	f883 2198 	strb.w	r2, [r3, #408]	@ 0x198
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80017a4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	441a      	add	r2, r3
 80017ac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80017b0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017b4:	fb01 f303 	mul.w	r3, r1, r3
 80017b8:	68b9      	ldr	r1, [r7, #8]
 80017ba:	440b      	add	r3, r1
 80017bc:	7812      	ldrb	r2, [r2, #0]
 80017be:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017c2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80017c6:	3301      	adds	r3, #1
 80017c8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80017cc:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d3d7      	bcc.n	8001786 <adBmsReadData+0x4ca>
      }
      break;
 80017d6:	e29b      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case Pwm:
      adBms6830ParsePwm(tIC, ic, group, &read_buffer[0]);
 80017d8:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80017dc:	7bf8      	ldrb	r0, [r7, #15]
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	68b9      	ldr	r1, [r7, #8]
 80017e2:	f004 fa6d 	bl	8005cc0 <adBms6830ParsePwm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017e6:	2300      	movs	r3, #0
 80017e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80017ec:	e022      	b.n	8001834 <adBmsReadData+0x578>
      {
        ic[cic].cccrc.pwm_pec = pec_error[cic];
 80017ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80017f2:	697a      	ldr	r2, [r7, #20]
 80017f4:	441a      	add	r2, r3
 80017f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80017fa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017fe:	fb01 f303 	mul.w	r3, r1, r3
 8001802:	68b9      	ldr	r1, [r7, #8]
 8001804:	440b      	add	r3, r1
 8001806:	7812      	ldrb	r2, [r2, #0]
 8001808:	f883 2199 	strb.w	r2, [r3, #409]	@ 0x199
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800180c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001810:	693a      	ldr	r2, [r7, #16]
 8001812:	441a      	add	r2, r3
 8001814:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001818:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800181c:	fb01 f303 	mul.w	r3, r1, r3
 8001820:	68b9      	ldr	r1, [r7, #8]
 8001822:	440b      	add	r3, r1
 8001824:	7812      	ldrb	r2, [r2, #0]
 8001826:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800182a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800182e:	3301      	adds	r3, #1
 8001830:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001834:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8001838:	7bfb      	ldrb	r3, [r7, #15]
 800183a:	429a      	cmp	r2, r3
 800183c:	d3d7      	bcc.n	80017ee <adBmsReadData+0x532>
      }
      break;
 800183e:	e267      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case Sid:
      adBms6830ParseSID(tIC, ic, &read_buffer[0]);
 8001840:	7bfb      	ldrb	r3, [r7, #15]
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	68b9      	ldr	r1, [r7, #8]
 8001846:	4618      	mov	r0, r3
 8001848:	f003 fffd 	bl	8005846 <adBms6830ParseSID>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800184c:	2300      	movs	r3, #0
 800184e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001852:	e022      	b.n	800189a <adBmsReadData+0x5de>
      {
        ic[cic].cccrc.sid_pec = pec_error[cic];
 8001854:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001858:	697a      	ldr	r2, [r7, #20]
 800185a:	441a      	add	r2, r3
 800185c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001860:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001864:	fb01 f303 	mul.w	r3, r1, r3
 8001868:	68b9      	ldr	r1, [r7, #8]
 800186a:	440b      	add	r3, r1
 800186c:	7812      	ldrb	r2, [r2, #0]
 800186e:	f883 219a 	strb.w	r2, [r3, #410]	@ 0x19a
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001872:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	441a      	add	r2, r3
 800187a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800187e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001882:	fb01 f303 	mul.w	r3, r1, r3
 8001886:	68b9      	ldr	r1, [r7, #8]
 8001888:	440b      	add	r3, r1
 800188a:	7812      	ldrb	r2, [r2, #0]
 800188c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001890:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001894:	3301      	adds	r3, #1
 8001896:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800189a:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 800189e:	7bfb      	ldrb	r3, [r7, #15]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d3d7      	bcc.n	8001854 <adBmsReadData+0x598>
      }
      break;
 80018a4:	e234      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case Rdcvall:
      /* 32 byte cell data + 2 byte pec */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80018a6:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80018aa:	7bf8      	ldrb	r0, [r7, #15]
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	68b9      	ldr	r1, [r7, #8]
 80018b0:	f000 ff82 	bl	80027b8 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018b4:	2300      	movs	r3, #0
 80018b6:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80018ba:	e022      	b.n	8001902 <adBmsReadData+0x646>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80018bc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80018c0:	697a      	ldr	r2, [r7, #20]
 80018c2:	441a      	add	r2, r3
 80018c4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80018c8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018cc:	fb01 f303 	mul.w	r3, r1, r3
 80018d0:	68b9      	ldr	r1, [r7, #8]
 80018d2:	440b      	add	r3, r1
 80018d4:	7812      	ldrb	r2, [r2, #0]
 80018d6:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80018da:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80018de:	693a      	ldr	r2, [r7, #16]
 80018e0:	441a      	add	r2, r3
 80018e2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80018e6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018ea:	fb01 f303 	mul.w	r3, r1, r3
 80018ee:	68b9      	ldr	r1, [r7, #8]
 80018f0:	440b      	add	r3, r1
 80018f2:	7812      	ldrb	r2, [r2, #0]
 80018f4:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018f8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80018fc:	3301      	adds	r3, #1
 80018fe:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001902:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8001906:	7bfb      	ldrb	r3, [r7, #15]
 8001908:	429a      	cmp	r2, r3
 800190a:	d3d7      	bcc.n	80018bc <adBmsReadData+0x600>
      }
      break;
 800190c:	e200      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case Rdacall:
      /* 32 byte avg cell data + 2 byte pec */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 800190e:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001912:	7bf8      	ldrb	r0, [r7, #15]
 8001914:	69bb      	ldr	r3, [r7, #24]
 8001916:	68b9      	ldr	r1, [r7, #8]
 8001918:	f001 fa2a 	bl	8002d70 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800191c:	2300      	movs	r3, #0
 800191e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001922:	e022      	b.n	800196a <adBmsReadData+0x6ae>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001924:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	441a      	add	r2, r3
 800192c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001930:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001934:	fb01 f303 	mul.w	r3, r1, r3
 8001938:	68b9      	ldr	r1, [r7, #8]
 800193a:	440b      	add	r3, r1
 800193c:	7812      	ldrb	r2, [r2, #0]
 800193e:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001942:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	441a      	add	r2, r3
 800194a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800194e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001952:	fb01 f303 	mul.w	r3, r1, r3
 8001956:	68b9      	ldr	r1, [r7, #8]
 8001958:	440b      	add	r3, r1
 800195a:	7812      	ldrb	r2, [r2, #0]
 800195c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001960:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001964:	3301      	adds	r3, #1
 8001966:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800196a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800196e:	7bfb      	ldrb	r3, [r7, #15]
 8001970:	429a      	cmp	r2, r3
 8001972:	d3d7      	bcc.n	8001924 <adBmsReadData+0x668>
      }
      break;
 8001974:	e1cc      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case Rdsall:
      /* 32 byte scell volt data + 2 byte pec */
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001976:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 800197a:	7bf8      	ldrb	r0, [r7, #15]
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	68b9      	ldr	r1, [r7, #8]
 8001980:	f001 fcf2 	bl	8003368 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001984:	2300      	movs	r3, #0
 8001986:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800198a:	e022      	b.n	80019d2 <adBmsReadData+0x716>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 800198c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001990:	697a      	ldr	r2, [r7, #20]
 8001992:	441a      	add	r2, r3
 8001994:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001998:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800199c:	fb01 f303 	mul.w	r3, r1, r3
 80019a0:	68b9      	ldr	r1, [r7, #8]
 80019a2:	440b      	add	r3, r1
 80019a4:	7812      	ldrb	r2, [r2, #0]
 80019a6:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80019aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	441a      	add	r2, r3
 80019b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80019b6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019ba:	fb01 f303 	mul.w	r3, r1, r3
 80019be:	68b9      	ldr	r1, [r7, #8]
 80019c0:	440b      	add	r3, r1
 80019c2:	7812      	ldrb	r2, [r2, #0]
 80019c4:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80019cc:	3301      	adds	r3, #1
 80019ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80019d2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80019d6:	7bfb      	ldrb	r3, [r7, #15]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d3d7      	bcc.n	800198c <adBmsReadData+0x6d0>
      }
      break;
 80019dc:	e198      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case Rdfcall:
      /* 32 byte fcell data + 2 byte pec */
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 80019de:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80019e2:	7bf8      	ldrb	r0, [r7, #15]
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	68b9      	ldr	r1, [r7, #8]
 80019e8:	f001 ffba 	bl	8003960 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019ec:	2300      	movs	r3, #0
 80019ee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80019f2:	e022      	b.n	8001a3a <adBmsReadData+0x77e>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 80019f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80019f8:	697a      	ldr	r2, [r7, #20]
 80019fa:	441a      	add	r2, r3
 80019fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001a00:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a04:	fb01 f303 	mul.w	r3, r1, r3
 8001a08:	68b9      	ldr	r1, [r7, #8]
 8001a0a:	440b      	add	r3, r1
 8001a0c:	7812      	ldrb	r2, [r2, #0]
 8001a0e:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001a12:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	441a      	add	r2, r3
 8001a1a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001a1e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a22:	fb01 f303 	mul.w	r3, r1, r3
 8001a26:	68b9      	ldr	r1, [r7, #8]
 8001a28:	440b      	add	r3, r1
 8001a2a:	7812      	ldrb	r2, [r2, #0]
 8001a2c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001a34:	3301      	adds	r3, #1
 8001a36:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001a3a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d3d7      	bcc.n	80019f4 <adBmsReadData+0x738>
      }
      break;
 8001a44:	e164      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case Rdcsall:
      /* 64 byte + 2 byte pec = 32 byte cell data + 32 byte scell volt data */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 8001a46:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a4a:	7bf8      	ldrb	r0, [r7, #15]
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	68b9      	ldr	r1, [r7, #8]
 8001a50:	f000 feb2 	bl	80027b8 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a54:	2300      	movs	r3, #0
 8001a56:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001a5a:	e022      	b.n	8001aa2 <adBmsReadData+0x7e6>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 8001a5c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001a60:	697a      	ldr	r2, [r7, #20]
 8001a62:	441a      	add	r2, r3
 8001a64:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001a68:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a6c:	fb01 f303 	mul.w	r3, r1, r3
 8001a70:	68b9      	ldr	r1, [r7, #8]
 8001a72:	440b      	add	r3, r1
 8001a74:	7812      	ldrb	r2, [r2, #0]
 8001a76:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001a7a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001a7e:	693a      	ldr	r2, [r7, #16]
 8001a80:	441a      	add	r2, r3
 8001a82:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001a86:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a8a:	fb01 f303 	mul.w	r3, r1, r3
 8001a8e:	68b9      	ldr	r1, [r7, #8]
 8001a90:	440b      	add	r3, r1
 8001a92:	7812      	ldrb	r2, [r2, #0]
 8001a94:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a98:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001aa2:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d3d7      	bcc.n	8001a5c <adBmsReadData+0x7a0>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	3320      	adds	r3, #32
 8001ab0:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001ab4:	7bf8      	ldrb	r0, [r7, #15]
 8001ab6:	68b9      	ldr	r1, [r7, #8]
 8001ab8:	f001 fc56 	bl	8003368 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001abc:	2300      	movs	r3, #0
 8001abe:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001ac2:	e022      	b.n	8001b0a <adBmsReadData+0x84e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001ac4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ac8:	697a      	ldr	r2, [r7, #20]
 8001aca:	441a      	add	r2, r3
 8001acc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ad0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ad4:	fb01 f303 	mul.w	r3, r1, r3
 8001ad8:	68b9      	ldr	r1, [r7, #8]
 8001ada:	440b      	add	r3, r1
 8001adc:	7812      	ldrb	r2, [r2, #0]
 8001ade:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001ae2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	441a      	add	r2, r3
 8001aea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001aee:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001af2:	fb01 f303 	mul.w	r3, r1, r3
 8001af6:	68b9      	ldr	r1, [r7, #8]
 8001af8:	440b      	add	r3, r1
 8001afa:	7812      	ldrb	r2, [r2, #0]
 8001afc:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b00:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001b04:	3301      	adds	r3, #1
 8001b06:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001b0a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001b0e:	7bfb      	ldrb	r3, [r7, #15]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d3d7      	bcc.n	8001ac4 <adBmsReadData+0x808>
      }
      break;
 8001b14:	e0fc      	b.n	8001d10 <adBmsReadData+0xa54>
      
    case Rdacsall:
      /* 64 byte + 2 byte pec = 32 byte avg cell data + 32 byte scell volt data */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001b16:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001b1a:	7bf8      	ldrb	r0, [r7, #15]
 8001b1c:	69bb      	ldr	r3, [r7, #24]
 8001b1e:	68b9      	ldr	r1, [r7, #8]
 8001b20:	f001 f926 	bl	8002d70 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b24:	2300      	movs	r3, #0
 8001b26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001b2a:	e022      	b.n	8001b72 <adBmsReadData+0x8b6>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001b2c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001b30:	697a      	ldr	r2, [r7, #20]
 8001b32:	441a      	add	r2, r3
 8001b34:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001b38:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b3c:	fb01 f303 	mul.w	r3, r1, r3
 8001b40:	68b9      	ldr	r1, [r7, #8]
 8001b42:	440b      	add	r3, r1
 8001b44:	7812      	ldrb	r2, [r2, #0]
 8001b46:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b4a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	441a      	add	r2, r3
 8001b52:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001b56:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b5a:	fb01 f303 	mul.w	r3, r1, r3
 8001b5e:	68b9      	ldr	r1, [r7, #8]
 8001b60:	440b      	add	r3, r1
 8001b62:	7812      	ldrb	r2, [r2, #0]
 8001b64:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b68:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001b72:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d3d7      	bcc.n	8001b2c <adBmsReadData+0x870>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	3320      	adds	r3, #32
 8001b80:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001b84:	7bf8      	ldrb	r0, [r7, #15]
 8001b86:	68b9      	ldr	r1, [r7, #8]
 8001b88:	f001 fbee 	bl	8003368 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001b92:	e022      	b.n	8001bda <adBmsReadData+0x91e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001b94:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	441a      	add	r2, r3
 8001b9c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001ba0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ba4:	fb01 f303 	mul.w	r3, r1, r3
 8001ba8:	68b9      	ldr	r1, [r7, #8]
 8001baa:	440b      	add	r3, r1
 8001bac:	7812      	ldrb	r2, [r2, #0]
 8001bae:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001bb2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	441a      	add	r2, r3
 8001bba:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001bbe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001bc2:	fb01 f303 	mul.w	r3, r1, r3
 8001bc6:	68b9      	ldr	r1, [r7, #8]
 8001bc8:	440b      	add	r3, r1
 8001bca:	7812      	ldrb	r2, [r2, #0]
 8001bcc:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bd0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001bda:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001bde:	7bfb      	ldrb	r3, [r7, #15]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d3d7      	bcc.n	8001b94 <adBmsReadData+0x8d8>
      }
      break;
 8001be4:	e094      	b.n	8001d10 <adBmsReadData+0xa54>
    case Rdasall:
      /* 68 byte + 2 byte pec: 
      24 byte gpio data + 20 byte Redundant gpio data +
      24 byte status A(6 byte), B(6 byte), C(4 byte), D(6 byte) & E(2 byte)
      */
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001be6:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001bea:	7bf8      	ldrb	r0, [r7, #15]
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	68b9      	ldr	r1, [r7, #8]
 8001bf0:	f002 f9b2 	bl	8003f58 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001bfa:	e022      	b.n	8001c42 <adBmsReadData+0x986>
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001bfc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001c00:	697a      	ldr	r2, [r7, #20]
 8001c02:	441a      	add	r2, r3
 8001c04:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001c08:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c0c:	fb01 f303 	mul.w	r3, r1, r3
 8001c10:	68b9      	ldr	r1, [r7, #8]
 8001c12:	440b      	add	r3, r1
 8001c14:	7812      	ldrb	r2, [r2, #0]
 8001c16:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001c1a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	441a      	add	r2, r3
 8001c22:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001c26:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c2a:	fb01 f303 	mul.w	r3, r1, r3
 8001c2e:	68b9      	ldr	r1, [r7, #8]
 8001c30:	440b      	add	r3, r1
 8001c32:	7812      	ldrb	r2, [r2, #0]
 8001c34:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c38:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001c42:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d3d7      	bcc.n	8001bfc <adBmsReadData+0x940>
      }
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[24]);
 8001c4c:	69bb      	ldr	r3, [r7, #24]
 8001c4e:	3318      	adds	r3, #24
 8001c50:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c54:	7bf8      	ldrb	r0, [r7, #15]
 8001c56:	68b9      	ldr	r1, [r7, #8]
 8001c58:	f002 fbce 	bl	80043f8 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	f887 3020 	strb.w	r3, [r7, #32]
 8001c62:	e022      	b.n	8001caa <adBmsReadData+0x9ee>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 8001c64:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c68:	697a      	ldr	r2, [r7, #20]
 8001c6a:	441a      	add	r2, r3
 8001c6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c70:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c74:	fb01 f303 	mul.w	r3, r1, r3
 8001c78:	68b9      	ldr	r1, [r7, #8]
 8001c7a:	440b      	add	r3, r1
 8001c7c:	7812      	ldrb	r2, [r2, #0]
 8001c7e:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001c82:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	441a      	add	r2, r3
 8001c8a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c8e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c92:	fb01 f303 	mul.w	r3, r1, r3
 8001c96:	68b9      	ldr	r1, [r7, #8]
 8001c98:	440b      	add	r3, r1
 8001c9a:	7812      	ldrb	r2, [r2, #0]
 8001c9c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ca0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	f887 3020 	strb.w	r3, [r7, #32]
 8001caa:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001cae:	7bfb      	ldrb	r3, [r7, #15]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d3d7      	bcc.n	8001c64 <adBmsReadData+0x9a8>
      }
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[44]);
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	332c      	adds	r3, #44	@ 0x2c
 8001cb8:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001cbc:	7bf8      	ldrb	r0, [r7, #15]
 8001cbe:	68b9      	ldr	r1, [r7, #8]
 8001cc0:	f003 fc68 	bl	8005594 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	77fb      	strb	r3, [r7, #31]
 8001cc8:	e01c      	b.n	8001d04 <adBmsReadData+0xa48>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001cca:	7ffb      	ldrb	r3, [r7, #31]
 8001ccc:	697a      	ldr	r2, [r7, #20]
 8001cce:	441a      	add	r2, r3
 8001cd0:	7ffb      	ldrb	r3, [r7, #31]
 8001cd2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001cd6:	fb01 f303 	mul.w	r3, r1, r3
 8001cda:	68b9      	ldr	r1, [r7, #8]
 8001cdc:	440b      	add	r3, r1
 8001cde:	7812      	ldrb	r2, [r2, #0]
 8001ce0:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001ce4:	7ffb      	ldrb	r3, [r7, #31]
 8001ce6:	693a      	ldr	r2, [r7, #16]
 8001ce8:	441a      	add	r2, r3
 8001cea:	7ffb      	ldrb	r3, [r7, #31]
 8001cec:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001cf0:	fb01 f303 	mul.w	r3, r1, r3
 8001cf4:	68b9      	ldr	r1, [r7, #8]
 8001cf6:	440b      	add	r3, r1
 8001cf8:	7812      	ldrb	r2, [r2, #0]
 8001cfa:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001cfe:	7ffb      	ldrb	r3, [r7, #31]
 8001d00:	3301      	adds	r3, #1
 8001d02:	77fb      	strb	r3, [r7, #31]
 8001d04:	7ffa      	ldrb	r2, [r7, #31]
 8001d06:	7bfb      	ldrb	r3, [r7, #15]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d3de      	bcc.n	8001cca <adBmsReadData+0xa0e>
      }
      break;
 8001d0c:	e000      	b.n	8001d10 <adBmsReadData+0xa54>
      
    default:
      break;
 8001d0e:	bf00      	nop
    }
  }
  free(read_buffer);
 8001d10:	69b8      	ldr	r0, [r7, #24]
 8001d12:	f010 fae1 	bl	80122d8 <free>
  free(pec_error); 
 8001d16:	6978      	ldr	r0, [r7, #20]
 8001d18:	f010 fade 	bl	80122d8 <free>
  free(cmd_count); 
 8001d1c:	6938      	ldr	r0, [r7, #16]
 8001d1e:	f010 fadb 	bl	80122d8 <free>
}
 8001d22:	bf00      	nop
 8001d24:	3738      	adds	r7, #56	@ 0x38
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop

08001d2c <adBmsWriteData>:
* @return None 
*
*******************************************************************************
*/
void adBmsWriteData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{	  
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b08a      	sub	sp, #40	@ 0x28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60b9      	str	r1, [r7, #8]
 8001d34:	607a      	str	r2, [r7, #4]
 8001d36:	461a      	mov	r2, r3
 8001d38:	4603      	mov	r3, r0
 8001d3a:	73fb      	strb	r3, [r7, #15]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	73bb      	strb	r3, [r7, #14]
  uint8_t data_len = TX_DATA, write_size = (TX_DATA * tIC);
 8001d40:	2306      	movs	r3, #6
 8001d42:	76fb      	strb	r3, [r7, #27]
 8001d44:	7bfb      	ldrb	r3, [r7, #15]
 8001d46:	461a      	mov	r2, r3
 8001d48:	0052      	lsls	r2, r2, #1
 8001d4a:	4413      	add	r3, r2
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	76bb      	strb	r3, [r7, #26]
  uint8_t *write_buffer = (uint8_t *)calloc(write_size, sizeof(uint8_t));
 8001d50:	7ebb      	ldrb	r3, [r7, #26]
 8001d52:	2101      	movs	r1, #1
 8001d54:	4618      	mov	r0, r3
 8001d56:	f010 fa91 	bl	801227c <calloc>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	617b      	str	r3, [r7, #20]
  if(write_buffer == NULL)
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d105      	bne.n	8001d70 <adBmsWriteData+0x44>
  {
#ifdef MBED
    pc.printf(" Failed to allocate write_buffer array memory \n");
#else
    printf(" Failed to allocate write_buffer array memory \n");
 8001d64:	48bb      	ldr	r0, [pc, #748]	@ (8002054 <adBmsWriteData+0x328>)
 8001d66:	f010 fc9f 	bl	80126a8 <puts>
#endif
    exit(0);
 8001d6a:	2000      	movs	r0, #0
 8001d6c:	f010 faa2 	bl	80122b4 <exit>
  }
  else
  {
    switch (type)
 8001d70:	7bbb      	ldrb	r3, [r7, #14]
 8001d72:	3b04      	subs	r3, #4
 8001d74:	2b07      	cmp	r3, #7
 8001d76:	f200 816f 	bhi.w	8002058 <adBmsWriteData+0x32c>
 8001d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8001d80 <adBmsWriteData+0x54>)
 8001d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d80:	08001f13 	.word	0x08001f13
 8001d84:	08002059 	.word	0x08002059
 8001d88:	08002059 	.word	0x08002059
 8001d8c:	08002059 	.word	0x08002059
 8001d90:	08001da1 	.word	0x08001da1
 8001d94:	08001e9d 	.word	0x08001e9d
 8001d98:	08002059 	.word	0x08002059
 8001d9c:	08001ff7 	.word	0x08001ff7
    {	   
    case Config:	
      switch (group)
 8001da0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d002      	beq.n	8001dae <adBmsWriteData+0x82>
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d03b      	beq.n	8001e24 <adBmsWriteData+0xf8>
            write_buffer[(cic * data_len) + data] = ic[cic].configb.tx_data[data];
          }		
        }
        break;
      }
      break;
 8001dac:	e155      	b.n	800205a <adBmsWriteData+0x32e>
        adBms6830CreateConfiga(tIC, &ic[0]);
 8001dae:	7bfb      	ldrb	r3, [r7, #15]
 8001db0:	68b9      	ldr	r1, [r7, #8]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f003 ffa5 	bl	8005d02 <adBms6830CreateConfiga>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001db8:	2300      	movs	r3, #0
 8001dba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001dbe:	e02b      	b.n	8001e18 <adBmsWriteData+0xec>
          for (uint8_t data = 0; data < data_len; data++)
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001dc6:	e01d      	b.n	8001e04 <adBmsWriteData+0xd8>
            write_buffer[(cic * data_len) + data] = ic[cic].configa.tx_data[data];
 8001dc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001dcc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001dd0:	fb02 f303 	mul.w	r3, r2, r3
 8001dd4:	68ba      	ldr	r2, [r7, #8]
 8001dd6:	18d1      	adds	r1, r2, r3
 8001dd8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001ddc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001de0:	7ef8      	ldrb	r0, [r7, #27]
 8001de2:	fb03 f000 	mul.w	r0, r3, r0
 8001de6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001dea:	4403      	add	r3, r0
 8001dec:	4618      	mov	r0, r3
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	4403      	add	r3, r0
 8001df2:	440a      	add	r2, r1
 8001df4:	f892 211f 	ldrb.w	r2, [r2, #287]	@ 0x11f
 8001df8:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8001dfa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001dfe:	3301      	adds	r3, #1
 8001e00:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001e04:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001e08:	7efb      	ldrb	r3, [r7, #27]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d3dc      	bcc.n	8001dc8 <adBmsWriteData+0x9c>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001e0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001e12:	3301      	adds	r3, #1
 8001e14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001e18:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001e1c:	7bfb      	ldrb	r3, [r7, #15]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d3ce      	bcc.n	8001dc0 <adBmsWriteData+0x94>
        break;
 8001e22:	e03a      	b.n	8001e9a <adBmsWriteData+0x16e>
        adBms6830CreateConfigb(tIC, &ic[0]);
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
 8001e26:	68b9      	ldr	r1, [r7, #8]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f004 f873 	bl	8005f14 <adBms6830CreateConfigb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001e2e:	2300      	movs	r3, #0
 8001e30:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001e34:	e02b      	b.n	8001e8e <adBmsWriteData+0x162>
          for (uint8_t data = 0; data < data_len; data++)
 8001e36:	2300      	movs	r3, #0
 8001e38:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001e3c:	e01d      	b.n	8001e7a <adBmsWriteData+0x14e>
            write_buffer[(cic * data_len) + data] = ic[cic].configb.tx_data[data];
 8001e3e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001e42:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001e46:	fb02 f303 	mul.w	r3, r2, r3
 8001e4a:	68ba      	ldr	r2, [r7, #8]
 8001e4c:	18d1      	adds	r1, r2, r3
 8001e4e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001e52:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001e56:	7ef8      	ldrb	r0, [r7, #27]
 8001e58:	fb03 f000 	mul.w	r0, r3, r0
 8001e5c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001e60:	4403      	add	r3, r0
 8001e62:	4618      	mov	r0, r3
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	4403      	add	r3, r0
 8001e68:	440a      	add	r2, r1
 8001e6a:	f892 212d 	ldrb.w	r2, [r2, #301]	@ 0x12d
 8001e6e:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8001e70:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001e74:	3301      	adds	r3, #1
 8001e76:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001e7a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001e7e:	7efb      	ldrb	r3, [r7, #27]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d3dc      	bcc.n	8001e3e <adBmsWriteData+0x112>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001e84:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001e88:	3301      	adds	r3, #1
 8001e8a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001e8e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001e92:	7bfb      	ldrb	r3, [r7, #15]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d3ce      	bcc.n	8001e36 <adBmsWriteData+0x10a>
        break;
 8001e98:	bf00      	nop
      break;
 8001e9a:	e0de      	b.n	800205a <adBmsWriteData+0x32e>
      
    case Comm:
      adBms6830CreateComm(tIC, &ic[0]);
 8001e9c:	7bfb      	ldrb	r3, [r7, #15]
 8001e9e:	68b9      	ldr	r1, [r7, #8]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f004 fa37 	bl	8006314 <adBms6830CreateComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001eac:	e02b      	b.n	8001f06 <adBmsWriteData+0x1da>
      {
        for (uint8_t data = 0; data < data_len; data++)
 8001eae:	2300      	movs	r3, #0
 8001eb0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001eb4:	e01d      	b.n	8001ef2 <adBmsWriteData+0x1c6>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].com.tx_data[data];
 8001eb6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001eba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001ebe:	fb02 f303 	mul.w	r3, r2, r3
 8001ec2:	68ba      	ldr	r2, [r7, #8]
 8001ec4:	18d1      	adds	r1, r2, r3
 8001ec6:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001eca:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001ece:	7ef8      	ldrb	r0, [r7, #27]
 8001ed0:	fb03 f000 	mul.w	r0, r3, r0
 8001ed4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001ed8:	4403      	add	r3, r0
 8001eda:	4618      	mov	r0, r3
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	4403      	add	r3, r0
 8001ee0:	440a      	add	r2, r1
 8001ee2:	f892 2157 	ldrb.w	r2, [r2, #343]	@ 0x157
 8001ee6:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 8001ee8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001eec:	3301      	adds	r3, #1
 8001eee:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001ef2:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001ef6:	7efb      	ldrb	r3, [r7, #27]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d3dc      	bcc.n	8001eb6 <adBmsWriteData+0x18a>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001efc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001f00:	3301      	adds	r3, #1
 8001f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001f06:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001f0a:	7bfb      	ldrb	r3, [r7, #15]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d3ce      	bcc.n	8001eae <adBmsWriteData+0x182>
        }	
      }
      break;
 8001f10:	e0a3      	b.n	800205a <adBmsWriteData+0x32e>
      
    case Pwm:
      switch (group)
 8001f12:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d002      	beq.n	8001f20 <adBmsWriteData+0x1f4>
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d03b      	beq.n	8001f96 <adBmsWriteData+0x26a>
            write_buffer[(cic * data_len) + data] = ic[cic].pwmb.tx_data[data];
          }	
        }
        break;
      }
      break;
 8001f1e:	e09c      	b.n	800205a <adBmsWriteData+0x32e>
        adBms6830CreatePwma(tIC, &ic[0]);
 8001f20:	7bfb      	ldrb	r3, [r7, #15]
 8001f22:	68b9      	ldr	r1, [r7, #8]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f004 faaf 	bl	8006488 <adBms6830CreatePwma>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001f30:	e02b      	b.n	8001f8a <adBmsWriteData+0x25e>
          for (uint8_t data = 0; data < data_len; data++)
 8001f32:	2300      	movs	r3, #0
 8001f34:	f887 3020 	strb.w	r3, [r7, #32]
 8001f38:	e01d      	b.n	8001f76 <adBmsWriteData+0x24a>
            write_buffer[(cic * data_len) + data] = ic[cic].pwma.tx_data[data];
 8001f3a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001f3e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001f42:	fb02 f303 	mul.w	r3, r2, r3
 8001f46:	68ba      	ldr	r2, [r7, #8]
 8001f48:	18d1      	adds	r1, r2, r3
 8001f4a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001f4e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001f52:	7ef8      	ldrb	r0, [r7, #27]
 8001f54:	fb03 f000 	mul.w	r0, r3, r0
 8001f58:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f5c:	4403      	add	r3, r0
 8001f5e:	4618      	mov	r0, r3
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	4403      	add	r3, r0
 8001f64:	440a      	add	r2, r1
 8001f66:	f892 2165 	ldrb.w	r2, [r2, #357]	@ 0x165
 8001f6a:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8001f6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f70:	3301      	adds	r3, #1
 8001f72:	f887 3020 	strb.w	r3, [r7, #32]
 8001f76:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001f7a:	7efb      	ldrb	r3, [r7, #27]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d3dc      	bcc.n	8001f3a <adBmsWriteData+0x20e>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001f80:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001f84:	3301      	adds	r3, #1
 8001f86:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001f8a:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8001f8e:	7bfb      	ldrb	r3, [r7, #15]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d3ce      	bcc.n	8001f32 <adBmsWriteData+0x206>
        break;   
 8001f94:	e02e      	b.n	8001ff4 <adBmsWriteData+0x2c8>
        adBms6830CreatePwmb(tIC, &ic[0]);
 8001f96:	7bfb      	ldrb	r3, [r7, #15]
 8001f98:	68b9      	ldr	r1, [r7, #8]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f004 fb64 	bl	8006668 <adBms6830CreatePwmb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	77fb      	strb	r3, [r7, #31]
 8001fa4:	e021      	b.n	8001fea <adBmsWriteData+0x2be>
          for (uint8_t data = 0; data < data_len; data++)
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	77bb      	strb	r3, [r7, #30]
 8001faa:	e017      	b.n	8001fdc <adBmsWriteData+0x2b0>
            write_buffer[(cic * data_len) + data] = ic[cic].pwmb.tx_data[data];
 8001fac:	7ffb      	ldrb	r3, [r7, #31]
 8001fae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8001fb2:	fb02 f303 	mul.w	r3, r2, r3
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	18d1      	adds	r1, r2, r3
 8001fba:	7fba      	ldrb	r2, [r7, #30]
 8001fbc:	7ffb      	ldrb	r3, [r7, #31]
 8001fbe:	7ef8      	ldrb	r0, [r7, #27]
 8001fc0:	fb03 f000 	mul.w	r0, r3, r0
 8001fc4:	7fbb      	ldrb	r3, [r7, #30]
 8001fc6:	4403      	add	r3, r0
 8001fc8:	4618      	mov	r0, r3
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	4403      	add	r3, r0
 8001fce:	440a      	add	r2, r1
 8001fd0:	f892 2173 	ldrb.w	r2, [r2, #371]	@ 0x173
 8001fd4:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8001fd6:	7fbb      	ldrb	r3, [r7, #30]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	77bb      	strb	r3, [r7, #30]
 8001fdc:	7fba      	ldrb	r2, [r7, #30]
 8001fde:	7efb      	ldrb	r3, [r7, #27]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d3e3      	bcc.n	8001fac <adBmsWriteData+0x280>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8001fe4:	7ffb      	ldrb	r3, [r7, #31]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	77fb      	strb	r3, [r7, #31]
 8001fea:	7ffa      	ldrb	r2, [r7, #31]
 8001fec:	7bfb      	ldrb	r3, [r7, #15]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d3d9      	bcc.n	8001fa6 <adBmsWriteData+0x27a>
        break;
 8001ff2:	bf00      	nop
      break;
 8001ff4:	e031      	b.n	800205a <adBmsWriteData+0x32e>
      
    case Clrflag:	
      adBms6830CreateClrflagData(tIC, &ic[0]);
 8001ff6:	7bfb      	ldrb	r3, [r7, #15]
 8001ff8:	68b9      	ldr	r1, [r7, #8]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f004 f849 	bl	8006092 <adBms6830CreateClrflagData>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8002000:	2300      	movs	r3, #0
 8002002:	777b      	strb	r3, [r7, #29]
 8002004:	e021      	b.n	800204a <adBmsWriteData+0x31e>
      {
        for (uint8_t data = 0; data < data_len; data++)
 8002006:	2300      	movs	r3, #0
 8002008:	773b      	strb	r3, [r7, #28]
 800200a:	e017      	b.n	800203c <adBmsWriteData+0x310>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].clrflag.tx_data[data];
 800200c:	7f7b      	ldrb	r3, [r7, #29]
 800200e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002012:	fb02 f303 	mul.w	r3, r2, r3
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	18d1      	adds	r1, r2, r3
 800201a:	7f3a      	ldrb	r2, [r7, #28]
 800201c:	7f7b      	ldrb	r3, [r7, #29]
 800201e:	7ef8      	ldrb	r0, [r7, #27]
 8002020:	fb03 f000 	mul.w	r0, r3, r0
 8002024:	7f3b      	ldrb	r3, [r7, #28]
 8002026:	4403      	add	r3, r0
 8002028:	4618      	mov	r0, r3
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	4403      	add	r3, r0
 800202e:	440a      	add	r2, r1
 8002030:	f892 213b 	ldrb.w	r2, [r2, #315]	@ 0x13b
 8002034:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 8002036:	7f3b      	ldrb	r3, [r7, #28]
 8002038:	3301      	adds	r3, #1
 800203a:	773b      	strb	r3, [r7, #28]
 800203c:	7f3a      	ldrb	r2, [r7, #28]
 800203e:	7efb      	ldrb	r3, [r7, #27]
 8002040:	429a      	cmp	r2, r3
 8002042:	d3e3      	bcc.n	800200c <adBmsWriteData+0x2e0>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8002044:	7f7b      	ldrb	r3, [r7, #29]
 8002046:	3301      	adds	r3, #1
 8002048:	777b      	strb	r3, [r7, #29]
 800204a:	7f7a      	ldrb	r2, [r7, #29]
 800204c:	7bfb      	ldrb	r3, [r7, #15]
 800204e:	429a      	cmp	r2, r3
 8002050:	d3d9      	bcc.n	8002006 <adBmsWriteData+0x2da>
        }
      }
      break;
 8002052:	e002      	b.n	800205a <adBmsWriteData+0x32e>
 8002054:	08013e8c 	.word	0x08013e8c
      
    default:
      break;
 8002058:	bf00      	nop
    }
  }
  spiWriteData(tIC, cmd_arg, &write_buffer[0]);	
 800205a:	7bfb      	ldrb	r3, [r7, #15]
 800205c:	697a      	ldr	r2, [r7, #20]
 800205e:	6879      	ldr	r1, [r7, #4]
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff f867 	bl	8001134 <spiWriteData>
  free(write_buffer);
 8002066:	6978      	ldr	r0, [r7, #20]
 8002068:	f010 f936 	bl	80122d8 <free>
}
 800206c:	bf00      	nop
 800206e:	3728      	adds	r7, #40	@ 0x28
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <adBmsPollAdc>:
* @return None 
*
*******************************************************************************
*/
uint32_t adBmsPollAdc(uint8_t tx_cmd[2])
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t conv_count = 0;
 800207c:	2300      	movs	r3, #0
 800207e:	617b      	str	r3, [r7, #20]
  uint8_t cmd[4];
  uint16_t cmd_pec;
  uint8_t read_data = 0x00;
 8002080:	2300      	movs	r3, #0
 8002082:	72fb      	strb	r3, [r7, #11]
  uint8_t SDO_Line = 0xFF;
 8002084:	23ff      	movs	r3, #255	@ 0xff
 8002086:	74fb      	strb	r3, [r7, #19]
  cmd[0] = tx_cmd[0];
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	733b      	strb	r3, [r7, #12]
  cmd[1] = tx_cmd[1];
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	785b      	ldrb	r3, [r3, #1]
 8002092:	737b      	strb	r3, [r7, #13]
  cmd_pec = Pec15_Calc(2, cmd);
 8002094:	f107 030c 	add.w	r3, r7, #12
 8002098:	4619      	mov	r1, r3
 800209a:	2002      	movs	r0, #2
 800209c:	f7fe fe7e 	bl	8000d9c <Pec15_Calc>
 80020a0:	4603      	mov	r3, r0
 80020a2:	823b      	strh	r3, [r7, #16]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 80020a4:	8a3b      	ldrh	r3, [r7, #16]
 80020a6:	0a1b      	lsrs	r3, r3, #8
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	73bb      	strb	r3, [r7, #14]
  cmd[3] = (uint8_t)(cmd_pec);
 80020ae:	8a3b      	ldrh	r3, [r7, #16]
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	73fb      	strb	r3, [r7, #15]
  startTimer();
 80020b4:	f005 fbbe 	bl	8007834 <startTimer>
  adBmsCsLow();
 80020b8:	f005 fb5e 	bl	8007778 <adBmsCsLow>
  spiWriteBytes(4, &cmd[0]);
 80020bc:	f107 030c 	add.w	r3, r7, #12
 80020c0:	4619      	mov	r1, r3
 80020c2:	2004      	movs	r0, #4
 80020c4:	f005 fb70 	bl	80077a8 <spiWriteBytes>
  do{
    spiReadBytes(1, &read_data);
 80020c8:	f107 030b 	add.w	r3, r7, #11
 80020cc:	4619      	mov	r1, r3
 80020ce:	2001      	movs	r0, #1
 80020d0:	f005 fb9c 	bl	800780c <spiReadBytes>
  }while(!(read_data == SDO_Line));
 80020d4:	7afb      	ldrb	r3, [r7, #11]
 80020d6:	7cfa      	ldrb	r2, [r7, #19]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d1f5      	bne.n	80020c8 <adBmsPollAdc+0x54>
  adBmsCsHigh();
 80020dc:	f005 fb58 	bl	8007790 <adBmsCsHigh>
  conv_count = getTimCount();
 80020e0:	f005 fbc0 	bl	8007864 <getTimCount>
 80020e4:	6178      	str	r0, [r7, #20]
  stopTimer();
 80020e6:	f005 fbb1 	bl	800784c <stopTimer>
  return(conv_count);
 80020ea:	697b      	ldr	r3, [r7, #20]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3718      	adds	r7, #24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <adBms6830_Adcv>:
CONT cont,
DCP dcp,
RSTF rstf,
OW_C_S owcs
)
{
 80020f4:	b590      	push	{r4, r7, lr}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4604      	mov	r4, r0
 80020fc:	4608      	mov	r0, r1
 80020fe:	4611      	mov	r1, r2
 8002100:	461a      	mov	r2, r3
 8002102:	4623      	mov	r3, r4
 8002104:	71fb      	strb	r3, [r7, #7]
 8002106:	4603      	mov	r3, r0
 8002108:	71bb      	strb	r3, [r7, #6]
 800210a:	460b      	mov	r3, r1
 800210c:	717b      	strb	r3, [r7, #5]
 800210e:	4613      	mov	r3, r2
 8002110:	713b      	strb	r3, [r7, #4]
  uint8_t cmd[2];
  cmd[0] = 0x02 + rd;
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	3302      	adds	r3, #2
 8002116:	b2db      	uxtb	r3, r3
 8002118:	733b      	strb	r3, [r7, #12]
  cmd[1] = (cont<<7)+(dcp<<4)+(rstf<<2)+(owcs & 0x03) + 0x60;
 800211a:	79bb      	ldrb	r3, [r7, #6]
 800211c:	01db      	lsls	r3, r3, #7
 800211e:	b2da      	uxtb	r2, r3
 8002120:	797b      	ldrb	r3, [r7, #5]
 8002122:	011b      	lsls	r3, r3, #4
 8002124:	b2db      	uxtb	r3, r3
 8002126:	4413      	add	r3, r2
 8002128:	b2da      	uxtb	r2, r3
 800212a:	793b      	ldrb	r3, [r7, #4]
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	b2db      	uxtb	r3, r3
 8002130:	4413      	add	r3, r2
 8002132:	b2da      	uxtb	r2, r3
 8002134:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002138:	f003 0303 	and.w	r3, r3, #3
 800213c:	b2db      	uxtb	r3, r3
 800213e:	4413      	add	r3, r2
 8002140:	b2db      	uxtb	r3, r3
 8002142:	3360      	adds	r3, #96	@ 0x60
 8002144:	b2db      	uxtb	r3, r3
 8002146:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 8002148:	f107 030c 	add.w	r3, r7, #12
 800214c:	4618      	mov	r0, r3
 800214e:	f7fe fec5 	bl	8000edc <spiSendCmd>
}
 8002152:	bf00      	nop
 8002154:	3714      	adds	r7, #20
 8002156:	46bd      	mov	sp, r7
 8002158:	bd90      	pop	{r4, r7, pc}

0800215a <adBms6830_Adsv>:
(
CONT cont,
DCP dcp,
OW_C_S owcs
)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b084      	sub	sp, #16
 800215e:	af00      	add	r7, sp, #0
 8002160:	4603      	mov	r3, r0
 8002162:	71fb      	strb	r3, [r7, #7]
 8002164:	460b      	mov	r3, r1
 8002166:	71bb      	strb	r3, [r7, #6]
 8002168:	4613      	mov	r3, r2
 800216a:	717b      	strb	r3, [r7, #5]
  uint8_t cmd[2];
  cmd[0] = 0x01;
 800216c:	2301      	movs	r3, #1
 800216e:	733b      	strb	r3, [r7, #12]
  cmd[1] = (cont<<7)+(dcp<<4)+(owcs &0x03) + 0x68;
 8002170:	79fb      	ldrb	r3, [r7, #7]
 8002172:	01db      	lsls	r3, r3, #7
 8002174:	b2da      	uxtb	r2, r3
 8002176:	79bb      	ldrb	r3, [r7, #6]
 8002178:	011b      	lsls	r3, r3, #4
 800217a:	b2db      	uxtb	r3, r3
 800217c:	4413      	add	r3, r2
 800217e:	b2da      	uxtb	r2, r3
 8002180:	797b      	ldrb	r3, [r7, #5]
 8002182:	f003 0303 	and.w	r3, r3, #3
 8002186:	b2db      	uxtb	r3, r3
 8002188:	4413      	add	r3, r2
 800218a:	b2db      	uxtb	r3, r3
 800218c:	3368      	adds	r3, #104	@ 0x68
 800218e:	b2db      	uxtb	r3, r3
 8002190:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 8002192:	f107 030c 	add.w	r3, r7, #12
 8002196:	4618      	mov	r0, r3
 8002198:	f7fe fea0 	bl	8000edc <spiSendCmd>
}
 800219c:	bf00      	nop
 800219e:	3710      	adds	r7, #16
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <adBms6830_Adax>:
(
OW_AUX owaux, 							
PUP pup,
CH ch
)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	71fb      	strb	r3, [r7, #7]
 80021ae:	460b      	mov	r3, r1
 80021b0:	71bb      	strb	r3, [r7, #6]
 80021b2:	4613      	mov	r3, r2
 80021b4:	717b      	strb	r3, [r7, #5]
  uint8_t cmd[2];
  cmd[0] = 0x04 + owaux;
 80021b6:	79fb      	ldrb	r3, [r7, #7]
 80021b8:	3304      	adds	r3, #4
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	733b      	strb	r3, [r7, #12]
  cmd[1] = (pup << 7) + (((ch >>4)&0x01)<<6) + (ch & 0x0F) + 0x10;
 80021be:	79bb      	ldrb	r3, [r7, #6]
 80021c0:	01db      	lsls	r3, r3, #7
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	797b      	ldrb	r3, [r7, #5]
 80021c6:	091b      	lsrs	r3, r3, #4
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	019b      	lsls	r3, r3, #6
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	4413      	add	r3, r2
 80021d6:	b2da      	uxtb	r2, r3
 80021d8:	797b      	ldrb	r3, [r7, #5]
 80021da:	f003 030f 	and.w	r3, r3, #15
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	4413      	add	r3, r2
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	3310      	adds	r3, #16
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 80021ea:	f107 030c 	add.w	r3, r7, #12
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7fe fe74 	bl	8000edc <spiSendCmd>
}
 80021f4:	bf00      	nop
 80021f6:	3710      	adds	r7, #16
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <adBms6830_Adax2>:
*/
void adBms6830_Adax2
(
CH ch
)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd[2];
  cmd[0] = 0x04;
 8002206:	2304      	movs	r3, #4
 8002208:	733b      	strb	r3, [r7, #12]
  cmd[1] = (ch & 0x0F);
 800220a:	79fb      	ldrb	r3, [r7, #7]
 800220c:	f003 030f 	and.w	r3, r3, #15
 8002210:	b2db      	uxtb	r3, r3
 8002212:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 8002214:	f107 030c 	add.w	r3, r7, #12
 8002218:	4618      	mov	r0, r3
 800221a:	f7fe fe5f 	bl	8000edc <spiSendCmd>
}
 800221e:	bf00      	nop
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
	...

08002228 <SetOverVoltageThreshold>:
 * @return OverVoltage_value
 *
 *******************************************************************************
*/
uint16_t SetOverVoltageThreshold(float voltage)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t vov_value;
  uint8_t rbits = 12;
 8002232:	230c      	movs	r3, #12
 8002234:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 8002236:	edd7 7a01 	vldr	s15, [r7, #4]
 800223a:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800223e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002242:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f7fe f976 	bl	8000538 <__aeabi_f2d>
 800224c:	a314      	add	r3, pc, #80	@ (adr r3, 80022a0 <SetOverVoltageThreshold+0x78>)
 800224e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002252:	f7fe faf3 	bl	800083c <__aeabi_ddiv>
 8002256:	4602      	mov	r2, r0
 8002258:	460b      	mov	r3, r1
 800225a:	4610      	mov	r0, r2
 800225c:	4619      	mov	r1, r3
 800225e:	f7fe fbd5 	bl	8000a0c <__aeabi_d2f>
 8002262:	4603      	mov	r3, r0
 8002264:	607b      	str	r3, [r7, #4]
  vov_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 8002266:	7bfb      	ldrb	r3, [r7, #15]
 8002268:	3b01      	subs	r3, #1
 800226a:	2202      	movs	r2, #2
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	ee07 3a90 	vmov	s15, r3
 8002274:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002278:	edd7 7a01 	vldr	s15, [r7, #4]
 800227c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002280:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002284:	ee17 3a90 	vmov	r3, s15
 8002288:	81bb      	strh	r3, [r7, #12]
  vov_value &= 0xFFF;
 800228a:	89bb      	ldrh	r3, [r7, #12]
 800228c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002290:	81bb      	strh	r3, [r7, #12]
  return vov_value;
 8002292:	89bb      	ldrh	r3, [r7, #12]
}
 8002294:	4618      	mov	r0, r3
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	f3af 8000 	nop.w
 80022a0:	30553261 	.word	0x30553261
 80022a4:	3f63a92a 	.word	0x3f63a92a

080022a8 <SetUnderVoltageThreshold>:
 * @return UnderVoltage_value
 *
 *******************************************************************************
*/
uint16_t SetUnderVoltageThreshold(float voltage)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t vuv_value;
  uint8_t rbits = 12;
 80022b2:	230c      	movs	r3, #12
 80022b4:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 80022b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80022ba:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80022be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80022c2:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f7fe f936 	bl	8000538 <__aeabi_f2d>
 80022cc:	a314      	add	r3, pc, #80	@ (adr r3, 8002320 <SetUnderVoltageThreshold+0x78>)
 80022ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d2:	f7fe fab3 	bl	800083c <__aeabi_ddiv>
 80022d6:	4602      	mov	r2, r0
 80022d8:	460b      	mov	r3, r1
 80022da:	4610      	mov	r0, r2
 80022dc:	4619      	mov	r1, r3
 80022de:	f7fe fb95 	bl	8000a0c <__aeabi_d2f>
 80022e2:	4603      	mov	r3, r0
 80022e4:	607b      	str	r3, [r7, #4]
  vuv_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
 80022e8:	3b01      	subs	r3, #1
 80022ea:	2202      	movs	r2, #2
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	ee07 3a90 	vmov	s15, r3
 80022f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80022fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002300:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002304:	ee17 3a90 	vmov	r3, s15
 8002308:	81bb      	strh	r3, [r7, #12]
  vuv_value &= 0xFFF;
 800230a:	89bb      	ldrh	r3, [r7, #12]
 800230c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002310:	81bb      	strh	r3, [r7, #12]
  return vuv_value;
 8002312:	89bb      	ldrh	r3, [r7, #12]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3710      	adds	r7, #16
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	f3af 8000 	nop.w
 8002320:	30553261 	.word	0x30553261
 8002324:	3f63a92a 	.word	0x3f63a92a

08002328 <adBms6830ParseConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfiga(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
 8002334:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8002336:	2300      	movs	r3, #0
 8002338:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800233a:	2300      	movs	r3, #0
 800233c:	75bb      	strb	r3, [r7, #22]
 800233e:	e132      	b.n	80025a6 <adBms6830ParseConfiga+0x27e>
  {
    memcpy(&ic[curr_ic].configa.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8002340:	7dbb      	ldrb	r3, [r7, #22]
 8002342:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002346:	fb02 f303 	mul.w	r3, r2, r3
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	4413      	add	r3, r2
 800234e:	f203 1025 	addw	r0, r3, #293	@ 0x125
 8002352:	7dfb      	ldrb	r3, [r7, #23]
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	4413      	add	r3, r2
 8002358:	2208      	movs	r2, #8
 800235a:	4619      	mov	r1, r3
 800235c:	f010 fb21 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8002360:	7dbb      	ldrb	r3, [r7, #22]
 8002362:	3301      	adds	r3, #1
 8002364:	b2db      	uxtb	r3, r3
 8002366:	00db      	lsls	r3, r3, #3
 8002368:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfga.cth = (ic[curr_ic].configa.rx_data[0] & 0x07);
 800236a:	7dbb      	ldrb	r3, [r7, #22]
 800236c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002370:	fb02 f303 	mul.w	r3, r2, r3
 8002374:	68ba      	ldr	r2, [r7, #8]
 8002376:	4413      	add	r3, r2
 8002378:	f893 1125 	ldrb.w	r1, [r3, #293]	@ 0x125
 800237c:	7dbb      	ldrb	r3, [r7, #22]
 800237e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002382:	fb02 f303 	mul.w	r3, r2, r3
 8002386:	68ba      	ldr	r2, [r7, #8]
 8002388:	441a      	add	r2, r3
 800238a:	460b      	mov	r3, r1
 800238c:	f003 0307 	and.w	r3, r3, #7
 8002390:	b2d9      	uxtb	r1, r3
 8002392:	7993      	ldrb	r3, [r2, #6]
 8002394:	f361 0343 	bfi	r3, r1, #1, #3
 8002398:	7193      	strb	r3, [r2, #6]
    ic[curr_ic].rx_cfga.refon   = (ic[curr_ic].configa.rx_data[0] & 0x80) >> 7;
 800239a:	7dbb      	ldrb	r3, [r7, #22]
 800239c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80023a0:	fb02 f303 	mul.w	r3, r2, r3
 80023a4:	68ba      	ldr	r2, [r7, #8]
 80023a6:	4413      	add	r3, r2
 80023a8:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 80023ac:	09db      	lsrs	r3, r3, #7
 80023ae:	b2d9      	uxtb	r1, r3
 80023b0:	7dbb      	ldrb	r3, [r7, #22]
 80023b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80023b6:	fb02 f303 	mul.w	r3, r2, r3
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	441a      	add	r2, r3
 80023be:	460b      	mov	r3, r1
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	b2d9      	uxtb	r1, r3
 80023c6:	7993      	ldrb	r3, [r2, #6]
 80023c8:	f361 0300 	bfi	r3, r1, #0, #1
 80023cc:	7193      	strb	r3, [r2, #6]

    ic[curr_ic].rx_cfga.flag_d  = (ic[curr_ic].configa.rx_data[1] & 0xFF);
 80023ce:	7dbb      	ldrb	r3, [r7, #22]
 80023d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80023d4:	fb02 f303 	mul.w	r3, r2, r3
 80023d8:	68ba      	ldr	r2, [r7, #8]
 80023da:	441a      	add	r2, r3
 80023dc:	7dbb      	ldrb	r3, [r7, #22]
 80023de:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80023e2:	fb01 f303 	mul.w	r3, r1, r3
 80023e6:	68b9      	ldr	r1, [r7, #8]
 80023e8:	440b      	add	r3, r1
 80023ea:	f892 2126 	ldrb.w	r2, [r2, #294]	@ 0x126
 80023ee:	71da      	strb	r2, [r3, #7]

    ic[curr_ic].rx_cfga.soakon   = (ic[curr_ic].configa.rx_data[2] & 0x80) >> 7;
 80023f0:	7dbb      	ldrb	r3, [r7, #22]
 80023f2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80023f6:	fb02 f303 	mul.w	r3, r2, r3
 80023fa:	68ba      	ldr	r2, [r7, #8]
 80023fc:	4413      	add	r3, r2
 80023fe:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8002402:	09db      	lsrs	r3, r3, #7
 8002404:	b2d9      	uxtb	r1, r3
 8002406:	7dbb      	ldrb	r3, [r7, #22]
 8002408:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800240c:	fb02 f303 	mul.w	r3, r2, r3
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	441a      	add	r2, r3
 8002414:	460b      	mov	r3, r1
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	b2d9      	uxtb	r1, r3
 800241c:	7a13      	ldrb	r3, [r2, #8]
 800241e:	f361 0300 	bfi	r3, r1, #0, #1
 8002422:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owrng    = (((ic[curr_ic].configa.rx_data[2] & 0x40) >> 6));
 8002424:	7dbb      	ldrb	r3, [r7, #22]
 8002426:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800242a:	fb02 f303 	mul.w	r3, r2, r3
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	4413      	add	r3, r2
 8002432:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8002436:	1199      	asrs	r1, r3, #6
 8002438:	7dbb      	ldrb	r3, [r7, #22]
 800243a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800243e:	fb02 f303 	mul.w	r3, r2, r3
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	441a      	add	r2, r3
 8002446:	460b      	mov	r3, r1
 8002448:	f003 0301 	and.w	r3, r3, #1
 800244c:	b2d9      	uxtb	r1, r3
 800244e:	7a13      	ldrb	r3, [r2, #8]
 8002450:	f361 0341 	bfi	r3, r1, #1, #1
 8002454:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owa    = ( (ic[curr_ic].configa.rx_data[2] & 0x38) >> 3);
 8002456:	7dbb      	ldrb	r3, [r7, #22]
 8002458:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800245c:	fb02 f303 	mul.w	r3, r2, r3
 8002460:	68ba      	ldr	r2, [r7, #8]
 8002462:	4413      	add	r3, r2
 8002464:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8002468:	10d9      	asrs	r1, r3, #3
 800246a:	7dbb      	ldrb	r3, [r7, #22]
 800246c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002470:	fb02 f303 	mul.w	r3, r2, r3
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	441a      	add	r2, r3
 8002478:	460b      	mov	r3, r1
 800247a:	f003 0307 	and.w	r3, r3, #7
 800247e:	b2d9      	uxtb	r1, r3
 8002480:	7a13      	ldrb	r3, [r2, #8]
 8002482:	f361 0384 	bfi	r3, r1, #2, #3
 8002486:	7213      	strb	r3, [r2, #8]

    ic[curr_ic].rx_cfga.gpo        = ( (ic[curr_ic].configa.rx_data[3] & 0xFF)| ((ic[curr_ic].configa.rx_data[4] & 0x03) << 8) );
 8002488:	7dbb      	ldrb	r3, [r7, #22]
 800248a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800248e:	fb02 f303 	mul.w	r3, r2, r3
 8002492:	68ba      	ldr	r2, [r7, #8]
 8002494:	4413      	add	r3, r2
 8002496:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 800249a:	b21a      	sxth	r2, r3
 800249c:	7dbb      	ldrb	r3, [r7, #22]
 800249e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80024a2:	fb01 f303 	mul.w	r3, r1, r3
 80024a6:	68b9      	ldr	r1, [r7, #8]
 80024a8:	440b      	add	r3, r1
 80024aa:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 80024ae:	021b      	lsls	r3, r3, #8
 80024b0:	b21b      	sxth	r3, r3
 80024b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024b6:	b21b      	sxth	r3, r3
 80024b8:	4313      	orrs	r3, r2
 80024ba:	b219      	sxth	r1, r3
 80024bc:	7dbb      	ldrb	r3, [r7, #22]
 80024be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80024c2:	fb02 f303 	mul.w	r3, r2, r3
 80024c6:	68ba      	ldr	r2, [r7, #8]
 80024c8:	441a      	add	r2, r3
 80024ca:	460b      	mov	r3, r1
 80024cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024d0:	b299      	uxth	r1, r3
 80024d2:	8913      	ldrh	r3, [r2, #8]
 80024d4:	f361 134e 	bfi	r3, r1, #5, #10
 80024d8:	8113      	strh	r3, [r2, #8]

    ic[curr_ic].rx_cfga.snap   = ((ic[curr_ic].configa.rx_data[5] & 0x20) >> 5);
 80024da:	7dbb      	ldrb	r3, [r7, #22]
 80024dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80024e0:	fb02 f303 	mul.w	r3, r2, r3
 80024e4:	68ba      	ldr	r2, [r7, #8]
 80024e6:	4413      	add	r3, r2
 80024e8:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 80024ec:	1159      	asrs	r1, r3, #5
 80024ee:	7dbb      	ldrb	r3, [r7, #22]
 80024f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80024f4:	fb02 f303 	mul.w	r3, r2, r3
 80024f8:	68ba      	ldr	r2, [r7, #8]
 80024fa:	441a      	add	r2, r3
 80024fc:	460b      	mov	r3, r1
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	b2d9      	uxtb	r1, r3
 8002504:	7a53      	ldrb	r3, [r2, #9]
 8002506:	f361 13c7 	bfi	r3, r1, #7, #1
 800250a:	7253      	strb	r3, [r2, #9]
    ic[curr_ic].rx_cfga.mute_st   = ((ic[curr_ic].configa.rx_data[5] & 0x10) >> 4);
 800250c:	7dbb      	ldrb	r3, [r7, #22]
 800250e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002512:	fb02 f303 	mul.w	r3, r2, r3
 8002516:	68ba      	ldr	r2, [r7, #8]
 8002518:	4413      	add	r3, r2
 800251a:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800251e:	1119      	asrs	r1, r3, #4
 8002520:	7dbb      	ldrb	r3, [r7, #22]
 8002522:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002526:	fb02 f303 	mul.w	r3, r2, r3
 800252a:	68ba      	ldr	r2, [r7, #8]
 800252c:	441a      	add	r2, r3
 800252e:	460b      	mov	r3, r1
 8002530:	f003 0301 	and.w	r3, r3, #1
 8002534:	b2d9      	uxtb	r1, r3
 8002536:	7a93      	ldrb	r3, [r2, #10]
 8002538:	f361 0300 	bfi	r3, r1, #0, #1
 800253c:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.comm_bk   = ((ic[curr_ic].configa.rx_data[5] & 0x08) >> 3);
 800253e:	7dbb      	ldrb	r3, [r7, #22]
 8002540:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002544:	fb02 f303 	mul.w	r3, r2, r3
 8002548:	68ba      	ldr	r2, [r7, #8]
 800254a:	4413      	add	r3, r2
 800254c:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8002550:	10d9      	asrs	r1, r3, #3
 8002552:	7dbb      	ldrb	r3, [r7, #22]
 8002554:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002558:	fb02 f303 	mul.w	r3, r2, r3
 800255c:	68ba      	ldr	r2, [r7, #8]
 800255e:	441a      	add	r2, r3
 8002560:	460b      	mov	r3, r1
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	b2d9      	uxtb	r1, r3
 8002568:	7a93      	ldrb	r3, [r2, #10]
 800256a:	f361 0341 	bfi	r3, r1, #1, #1
 800256e:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.fc   = ((ic[curr_ic].configa.rx_data[5] & 0x07) >> 0);
 8002570:	7dbb      	ldrb	r3, [r7, #22]
 8002572:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002576:	fb02 f303 	mul.w	r3, r2, r3
 800257a:	68ba      	ldr	r2, [r7, #8]
 800257c:	4413      	add	r3, r2
 800257e:	f893 112a 	ldrb.w	r1, [r3, #298]	@ 0x12a
 8002582:	7dbb      	ldrb	r3, [r7, #22]
 8002584:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002588:	fb02 f303 	mul.w	r3, r2, r3
 800258c:	68ba      	ldr	r2, [r7, #8]
 800258e:	441a      	add	r2, r3
 8002590:	460b      	mov	r3, r1
 8002592:	f003 0307 	and.w	r3, r3, #7
 8002596:	b2d9      	uxtb	r1, r3
 8002598:	7a93      	ldrb	r3, [r2, #10]
 800259a:	f361 0384 	bfi	r3, r1, #2, #3
 800259e:	7293      	strb	r3, [r2, #10]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80025a0:	7dbb      	ldrb	r3, [r7, #22]
 80025a2:	3301      	adds	r3, #1
 80025a4:	75bb      	strb	r3, [r7, #22]
 80025a6:	7dba      	ldrb	r2, [r7, #22]
 80025a8:	7bfb      	ldrb	r3, [r7, #15]
 80025aa:	429a      	cmp	r2, r3
 80025ac:	f4ff aec8 	bcc.w	8002340 <adBms6830ParseConfiga+0x18>
  }
}
 80025b0:	bf00      	nop
 80025b2:	bf00      	nop
 80025b4:	3718      	adds	r7, #24
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <adBms6830ParseConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfigb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b086      	sub	sp, #24
 80025be:	af00      	add	r7, sp, #0
 80025c0:	4603      	mov	r3, r0
 80025c2:	60b9      	str	r1, [r7, #8]
 80025c4:	607a      	str	r2, [r7, #4]
 80025c6:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80025cc:	2300      	movs	r3, #0
 80025ce:	75bb      	strb	r3, [r7, #22]
 80025d0:	e0c6      	b.n	8002760 <adBms6830ParseConfigb+0x1a6>
  {
    memcpy(&ic[curr_ic].configb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80025d2:	7dbb      	ldrb	r3, [r7, #22]
 80025d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025d8:	fb02 f303 	mul.w	r3, r2, r3
 80025dc:	68ba      	ldr	r2, [r7, #8]
 80025de:	4413      	add	r3, r2
 80025e0:	f203 1033 	addw	r0, r3, #307	@ 0x133
 80025e4:	7dfb      	ldrb	r3, [r7, #23]
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	4413      	add	r3, r2
 80025ea:	2208      	movs	r2, #8
 80025ec:	4619      	mov	r1, r3
 80025ee:	f010 f9d8 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80025f2:	7dbb      	ldrb	r3, [r7, #22]
 80025f4:	3301      	adds	r3, #1
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	00db      	lsls	r3, r3, #3
 80025fa:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfgb.vuv = ((ic[curr_ic].configb.rx_data[0])  | ((ic[curr_ic].configb.rx_data[1] & 0x0F) << 8));
 80025fc:	7dbb      	ldrb	r3, [r7, #22]
 80025fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002602:	fb02 f303 	mul.w	r3, r2, r3
 8002606:	68ba      	ldr	r2, [r7, #8]
 8002608:	4413      	add	r3, r2
 800260a:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 800260e:	b21a      	sxth	r2, r3
 8002610:	7dbb      	ldrb	r3, [r7, #22]
 8002612:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002616:	fb01 f303 	mul.w	r3, r1, r3
 800261a:	68b9      	ldr	r1, [r7, #8]
 800261c:	440b      	add	r3, r1
 800261e:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8002622:	021b      	lsls	r3, r3, #8
 8002624:	b21b      	sxth	r3, r3
 8002626:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800262a:	b21b      	sxth	r3, r3
 800262c:	4313      	orrs	r3, r2
 800262e:	b219      	sxth	r1, r3
 8002630:	7dbb      	ldrb	r3, [r7, #22]
 8002632:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002636:	fb02 f303 	mul.w	r3, r2, r3
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	4413      	add	r3, r2
 800263e:	b28a      	uxth	r2, r1
 8002640:	829a      	strh	r2, [r3, #20]
    ic[curr_ic].rx_cfgb.vov  = (ic[curr_ic].configb.rx_data[2]<<4)+((ic[curr_ic].configb.rx_data[1] &0xF0)>>4)  ;
 8002642:	7dbb      	ldrb	r3, [r7, #22]
 8002644:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002648:	fb02 f303 	mul.w	r3, r2, r3
 800264c:	68ba      	ldr	r2, [r7, #8]
 800264e:	4413      	add	r3, r2
 8002650:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8002654:	011b      	lsls	r3, r3, #4
 8002656:	b29a      	uxth	r2, r3
 8002658:	7dbb      	ldrb	r3, [r7, #22]
 800265a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800265e:	fb01 f303 	mul.w	r3, r1, r3
 8002662:	68b9      	ldr	r1, [r7, #8]
 8002664:	440b      	add	r3, r1
 8002666:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 800266a:	091b      	lsrs	r3, r3, #4
 800266c:	b2db      	uxtb	r3, r3
 800266e:	4618      	mov	r0, r3
 8002670:	7dbb      	ldrb	r3, [r7, #22]
 8002672:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002676:	fb01 f303 	mul.w	r3, r1, r3
 800267a:	68b9      	ldr	r1, [r7, #8]
 800267c:	440b      	add	r3, r1
 800267e:	4402      	add	r2, r0
 8002680:	b292      	uxth	r2, r2
 8002682:	82da      	strh	r2, [r3, #22]
    ic[curr_ic].rx_cfgb.dtmen = (((ic[curr_ic].configb.rx_data[3] & 0x80) >> 7));
 8002684:	7dbb      	ldrb	r3, [r7, #22]
 8002686:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800268a:	fb02 f303 	mul.w	r3, r2, r3
 800268e:	68ba      	ldr	r2, [r7, #8]
 8002690:	4413      	add	r3, r2
 8002692:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8002696:	09db      	lsrs	r3, r3, #7
 8002698:	b2d9      	uxtb	r1, r3
 800269a:	7dbb      	ldrb	r3, [r7, #22]
 800269c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026a0:	fb02 f303 	mul.w	r3, r2, r3
 80026a4:	68ba      	ldr	r2, [r7, #8]
 80026a6:	441a      	add	r2, r3
 80026a8:	460b      	mov	r3, r1
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	b2d9      	uxtb	r1, r3
 80026b0:	7e13      	ldrb	r3, [r2, #24]
 80026b2:	f361 0300 	bfi	r3, r1, #0, #1
 80026b6:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dtrng= ((ic[curr_ic].configb.rx_data[3] & 0x40) >> 6);
 80026b8:	7dbb      	ldrb	r3, [r7, #22]
 80026ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026be:	fb02 f303 	mul.w	r3, r2, r3
 80026c2:	68ba      	ldr	r2, [r7, #8]
 80026c4:	4413      	add	r3, r2
 80026c6:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 80026ca:	1199      	asrs	r1, r3, #6
 80026cc:	7dbb      	ldrb	r3, [r7, #22]
 80026ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026d2:	fb02 f303 	mul.w	r3, r2, r3
 80026d6:	68ba      	ldr	r2, [r7, #8]
 80026d8:	441a      	add	r2, r3
 80026da:	460b      	mov	r3, r1
 80026dc:	f003 0301 	and.w	r3, r3, #1
 80026e0:	b2d9      	uxtb	r1, r3
 80026e2:	7e13      	ldrb	r3, [r2, #24]
 80026e4:	f361 0341 	bfi	r3, r1, #1, #1
 80026e8:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcto   = ((ic[curr_ic].configb.rx_data[3] & 0x3F));
 80026ea:	7dbb      	ldrb	r3, [r7, #22]
 80026ec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026f0:	fb02 f303 	mul.w	r3, r2, r3
 80026f4:	68ba      	ldr	r2, [r7, #8]
 80026f6:	4413      	add	r3, r2
 80026f8:	f893 1136 	ldrb.w	r1, [r3, #310]	@ 0x136
 80026fc:	7dbb      	ldrb	r3, [r7, #22]
 80026fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002702:	fb02 f303 	mul.w	r3, r2, r3
 8002706:	68ba      	ldr	r2, [r7, #8]
 8002708:	441a      	add	r2, r3
 800270a:	460b      	mov	r3, r1
 800270c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002710:	b2d9      	uxtb	r1, r3
 8002712:	7e13      	ldrb	r3, [r2, #24]
 8002714:	f361 0387 	bfi	r3, r1, #2, #6
 8002718:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcc = ((ic[curr_ic].configb.rx_data[4]) | ((ic[curr_ic].configb.rx_data[5] & 0xFF) << 8));
 800271a:	7dbb      	ldrb	r3, [r7, #22]
 800271c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002720:	fb02 f303 	mul.w	r3, r2, r3
 8002724:	68ba      	ldr	r2, [r7, #8]
 8002726:	4413      	add	r3, r2
 8002728:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 800272c:	b21a      	sxth	r2, r3
 800272e:	7dbb      	ldrb	r3, [r7, #22]
 8002730:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002734:	fb01 f303 	mul.w	r3, r1, r3
 8002738:	68b9      	ldr	r1, [r7, #8]
 800273a:	440b      	add	r3, r1
 800273c:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8002740:	021b      	lsls	r3, r3, #8
 8002742:	b21b      	sxth	r3, r3
 8002744:	4313      	orrs	r3, r2
 8002746:	b219      	sxth	r1, r3
 8002748:	7dbb      	ldrb	r3, [r7, #22]
 800274a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800274e:	fb02 f303 	mul.w	r3, r2, r3
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	4413      	add	r3, r2
 8002756:	b28a      	uxth	r2, r1
 8002758:	835a      	strh	r2, [r3, #26]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800275a:	7dbb      	ldrb	r3, [r7, #22]
 800275c:	3301      	adds	r3, #1
 800275e:	75bb      	strb	r3, [r7, #22]
 8002760:	7dba      	ldrb	r2, [r7, #22]
 8002762:	7bfb      	ldrb	r3, [r7, #15]
 8002764:	429a      	cmp	r2, r3
 8002766:	f4ff af34 	bcc.w	80025d2 <adBms6830ParseConfigb+0x18>
  }
}
 800276a:	bf00      	nop
 800276c:	bf00      	nop
 800276e:	3718      	adds	r7, #24
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <adBms6830ParseConfig>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfig(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	60b9      	str	r1, [r7, #8]
 800277c:	607b      	str	r3, [r7, #4]
 800277e:	4603      	mov	r3, r0
 8002780:	73fb      	strb	r3, [r7, #15]
 8002782:	4613      	mov	r3, r2
 8002784:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 8002786:	7bbb      	ldrb	r3, [r7, #14]
 8002788:	2b01      	cmp	r3, #1
 800278a:	d002      	beq.n	8002792 <adBms6830ParseConfig+0x1e>
 800278c:	2b02      	cmp	r3, #2
 800278e:	d007      	beq.n	80027a0 <adBms6830ParseConfig+0x2c>
  case B:
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
    break;

  default:
    break;
 8002790:	e00d      	b.n	80027ae <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfiga(tIC, &ic[0], &data[0]);
 8002792:	7bfb      	ldrb	r3, [r7, #15]
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	68b9      	ldr	r1, [r7, #8]
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff fdc5 	bl	8002328 <adBms6830ParseConfiga>
    break;
 800279e:	e006      	b.n	80027ae <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	68b9      	ldr	r1, [r7, #8]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7ff ff07 	bl	80025ba <adBms6830ParseConfigb>
    break;
 80027ac:	bf00      	nop
  }
}
 80027ae:	bf00      	nop
 80027b0:	3710      	adds	r7, #16
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
	...

080027b8 <adBms6830ParseCell>:
 *
 *******************************************************************************
*/
/* Parse cell voltages */
void adBms6830ParseCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *cv_data)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60b9      	str	r1, [r7, #8]
 80027c0:	607b      	str	r3, [r7, #4]
 80027c2:	4603      	mov	r3, r0
 80027c4:	73fb      	strb	r3, [r7, #15]
 80027c6:	4613      	mov	r3, r2
 80027c8:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 80027ca:	2300      	movs	r3, #0
 80027cc:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDCVALL_SIZE;}
 80027ce:	7bbb      	ldrb	r3, [r7, #14]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d102      	bne.n	80027da <adBms6830ParseCell+0x22>
 80027d4:	2322      	movs	r3, #34	@ 0x22
 80027d6:	75fb      	strb	r3, [r7, #23]
 80027d8:	e001      	b.n	80027de <adBms6830ParseCell+0x26>
  else {data_size = RX_DATA;}
 80027da:	2308      	movs	r3, #8
 80027dc:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 80027de:	7dfb      	ldrb	r3, [r7, #23]
 80027e0:	2101      	movs	r1, #1
 80027e2:	4618      	mov	r0, r3
 80027e4:	f00f fd4a 	bl	801227c <calloc>
 80027e8:	4603      	mov	r3, r0
 80027ea:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d105      	bne.n	80027fe <adBms6830ParseCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse cell memory \n");
    #else
    printf(" Failed to allocate parse cell memory \n");
 80027f2:	488e      	ldr	r0, [pc, #568]	@ (8002a2c <adBms6830ParseCell+0x274>)
 80027f4:	f00f ff58 	bl	80126a8 <puts>
    #endif
    exit(0);
 80027f8:	2000      	movs	r0, #0
 80027fa:	f00f fd5b 	bl	80122b4 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80027fe:	2300      	movs	r3, #0
 8002800:	757b      	strb	r3, [r7, #21]
 8002802:	e2a9      	b.n	8002d58 <adBms6830ParseCell+0x5a0>
  {
    memcpy(&data[0], &cv_data[address], data_size); /* dst , src , size */
 8002804:	7dbb      	ldrb	r3, [r7, #22]
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	4413      	add	r3, r2
 800280a:	7dfa      	ldrb	r2, [r7, #23]
 800280c:	4619      	mov	r1, r3
 800280e:	6938      	ldr	r0, [r7, #16]
 8002810:	f010 f8c7 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8002814:	7d7b      	ldrb	r3, [r7, #21]
 8002816:	3301      	adds	r3, #1
 8002818:	b2db      	uxtb	r3, r3
 800281a:	7dfa      	ldrb	r2, [r7, #23]
 800281c:	fb12 f303 	smulbb	r3, r2, r3
 8002820:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8002822:	7bbb      	ldrb	r3, [r7, #14]
 8002824:	2b06      	cmp	r3, #6
 8002826:	f200 8293 	bhi.w	8002d50 <adBms6830ParseCell+0x598>
 800282a:	a201      	add	r2, pc, #4	@ (adr r2, 8002830 <adBms6830ParseCell+0x78>)
 800282c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002830:	08002ad1 	.word	0x08002ad1
 8002834:	0800284d 	.word	0x0800284d
 8002838:	080028c5 	.word	0x080028c5
 800283c:	0800293d 	.word	0x0800293d
 8002840:	080029b5 	.word	0x080029b5
 8002844:	08002a31 	.word	0x08002a31
 8002848:	08002aa9 	.word	0x08002aa9
    {
    case A: /* Cell Register group A */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	461a      	mov	r2, r3
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	3301      	adds	r3, #1
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	021b      	lsls	r3, r3, #8
 800285a:	b29b      	uxth	r3, r3
 800285c:	4413      	add	r3, r2
 800285e:	b299      	uxth	r1, r3
 8002860:	7d7b      	ldrb	r3, [r7, #21]
 8002862:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002866:	fb02 f303 	mul.w	r3, r2, r3
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	4413      	add	r3, r2
 800286e:	b20a      	sxth	r2, r1
 8002870:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	3302      	adds	r3, #2
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	461a      	mov	r2, r3
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	3303      	adds	r3, #3
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	021b      	lsls	r3, r3, #8
 8002882:	b29b      	uxth	r3, r3
 8002884:	4413      	add	r3, r2
 8002886:	b299      	uxth	r1, r3
 8002888:	7d7b      	ldrb	r3, [r7, #21]
 800288a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800288e:	fb02 f303 	mul.w	r3, r2, r3
 8002892:	68ba      	ldr	r2, [r7, #8]
 8002894:	4413      	add	r3, r2
 8002896:	b20a      	sxth	r2, r1
 8002898:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	3304      	adds	r3, #4
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	461a      	mov	r2, r3
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	3305      	adds	r3, #5
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	021b      	lsls	r3, r3, #8
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	4413      	add	r3, r2
 80028ae:	b299      	uxth	r1, r3
 80028b0:	7d7b      	ldrb	r3, [r7, #21]
 80028b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028b6:	fb02 f303 	mul.w	r3, r2, r3
 80028ba:	68ba      	ldr	r2, [r7, #8]
 80028bc:	4413      	add	r3, r2
 80028be:	b20a      	sxth	r2, r1
 80028c0:	849a      	strh	r2, [r3, #36]	@ 0x24
      break;
 80028c2:	e246      	b.n	8002d52 <adBms6830ParseCell+0x59a>

    case B: /* Cell Register group B */
      ic[curr_ic].cell.c_codes[3] = (data[0] + (data[1] << 8));
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	461a      	mov	r2, r3
 80028ca:	693b      	ldr	r3, [r7, #16]
 80028cc:	3301      	adds	r3, #1
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	021b      	lsls	r3, r3, #8
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	4413      	add	r3, r2
 80028d6:	b299      	uxth	r1, r3
 80028d8:	7d7b      	ldrb	r3, [r7, #21]
 80028da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028de:	fb02 f303 	mul.w	r3, r2, r3
 80028e2:	68ba      	ldr	r2, [r7, #8]
 80028e4:	4413      	add	r3, r2
 80028e6:	b20a      	sxth	r2, r1
 80028e8:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[2] + (data[3] << 8));
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	3302      	adds	r3, #2
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	461a      	mov	r2, r3
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	3303      	adds	r3, #3
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	021b      	lsls	r3, r3, #8
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	4413      	add	r3, r2
 80028fe:	b299      	uxth	r1, r3
 8002900:	7d7b      	ldrb	r3, [r7, #21]
 8002902:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002906:	fb02 f303 	mul.w	r3, r2, r3
 800290a:	68ba      	ldr	r2, [r7, #8]
 800290c:	4413      	add	r3, r2
 800290e:	b20a      	sxth	r2, r1
 8002910:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[4] + (data[5] << 8));
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	3304      	adds	r3, #4
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	461a      	mov	r2, r3
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	3305      	adds	r3, #5
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	021b      	lsls	r3, r3, #8
 8002922:	b29b      	uxth	r3, r3
 8002924:	4413      	add	r3, r2
 8002926:	b299      	uxth	r1, r3
 8002928:	7d7b      	ldrb	r3, [r7, #21]
 800292a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800292e:	fb02 f303 	mul.w	r3, r2, r3
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	4413      	add	r3, r2
 8002936:	b20a      	sxth	r2, r1
 8002938:	855a      	strh	r2, [r3, #42]	@ 0x2a
      break;
 800293a:	e20a      	b.n	8002d52 <adBms6830ParseCell+0x59a>

    case C: /* Cell Register group C */
      ic[curr_ic].cell.c_codes[6] = (data[0] + (data[1] << 8));
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	461a      	mov	r2, r3
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	3301      	adds	r3, #1
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	021b      	lsls	r3, r3, #8
 800294a:	b29b      	uxth	r3, r3
 800294c:	4413      	add	r3, r2
 800294e:	b299      	uxth	r1, r3
 8002950:	7d7b      	ldrb	r3, [r7, #21]
 8002952:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002956:	fb02 f303 	mul.w	r3, r2, r3
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	4413      	add	r3, r2
 800295e:	b20a      	sxth	r2, r1
 8002960:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[2] + (data[3] << 8));
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	3302      	adds	r3, #2
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	461a      	mov	r2, r3
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	3303      	adds	r3, #3
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	021b      	lsls	r3, r3, #8
 8002972:	b29b      	uxth	r3, r3
 8002974:	4413      	add	r3, r2
 8002976:	b299      	uxth	r1, r3
 8002978:	7d7b      	ldrb	r3, [r7, #21]
 800297a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800297e:	fb02 f303 	mul.w	r3, r2, r3
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	4413      	add	r3, r2
 8002986:	b20a      	sxth	r2, r1
 8002988:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[4] + (data[5] << 8));
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	3304      	adds	r3, #4
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	461a      	mov	r2, r3
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	3305      	adds	r3, #5
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	021b      	lsls	r3, r3, #8
 800299a:	b29b      	uxth	r3, r3
 800299c:	4413      	add	r3, r2
 800299e:	b299      	uxth	r1, r3
 80029a0:	7d7b      	ldrb	r3, [r7, #21]
 80029a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80029a6:	fb02 f303 	mul.w	r3, r2, r3
 80029aa:	68ba      	ldr	r2, [r7, #8]
 80029ac:	4413      	add	r3, r2
 80029ae:	b20a      	sxth	r2, r1
 80029b0:	861a      	strh	r2, [r3, #48]	@ 0x30
      break;
 80029b2:	e1ce      	b.n	8002d52 <adBms6830ParseCell+0x59a>

    case D: /* Cell Register group D */
      ic[curr_ic].cell.c_codes[9] =  (data[0] + (data[1] << 8));
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	461a      	mov	r2, r3
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	3301      	adds	r3, #1
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	021b      	lsls	r3, r3, #8
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	4413      	add	r3, r2
 80029c6:	b299      	uxth	r1, r3
 80029c8:	7d7b      	ldrb	r3, [r7, #21]
 80029ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80029ce:	fb02 f303 	mul.w	r3, r2, r3
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	4413      	add	r3, r2
 80029d6:	b20a      	sxth	r2, r1
 80029d8:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[2] + (data[3] << 8));
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	3302      	adds	r3, #2
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	461a      	mov	r2, r3
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	3303      	adds	r3, #3
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	021b      	lsls	r3, r3, #8
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	4413      	add	r3, r2
 80029ee:	b299      	uxth	r1, r3
 80029f0:	7d7b      	ldrb	r3, [r7, #21]
 80029f2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80029f6:	fb02 f303 	mul.w	r3, r2, r3
 80029fa:	68ba      	ldr	r2, [r7, #8]
 80029fc:	4413      	add	r3, r2
 80029fe:	b20a      	sxth	r2, r1
 8002a00:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[4] + (data[5] << 8));
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	3304      	adds	r3, #4
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	461a      	mov	r2, r3
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	3305      	adds	r3, #5
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	021b      	lsls	r3, r3, #8
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	4413      	add	r3, r2
 8002a16:	b299      	uxth	r1, r3
 8002a18:	7d7b      	ldrb	r3, [r7, #21]
 8002a1a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a1e:	fb02 f303 	mul.w	r3, r2, r3
 8002a22:	68ba      	ldr	r2, [r7, #8]
 8002a24:	4413      	add	r3, r2
 8002a26:	b20a      	sxth	r2, r1
 8002a28:	86da      	strh	r2, [r3, #54]	@ 0x36
      break;
 8002a2a:	e192      	b.n	8002d52 <adBms6830ParseCell+0x59a>
 8002a2c:	08013ebc 	.word	0x08013ebc

    case E: /* Cell Register group E */
      ic[curr_ic].cell.c_codes[12] = (data[0] + (data[1] << 8));
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	461a      	mov	r2, r3
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	021b      	lsls	r3, r3, #8
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	4413      	add	r3, r2
 8002a42:	b299      	uxth	r1, r3
 8002a44:	7d7b      	ldrb	r3, [r7, #21]
 8002a46:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a4a:	fb02 f303 	mul.w	r3, r2, r3
 8002a4e:	68ba      	ldr	r2, [r7, #8]
 8002a50:	4413      	add	r3, r2
 8002a52:	b20a      	sxth	r2, r1
 8002a54:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[2] + (data[3] << 8));
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	3302      	adds	r3, #2
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	3303      	adds	r3, #3
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	021b      	lsls	r3, r3, #8
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	4413      	add	r3, r2
 8002a6a:	b299      	uxth	r1, r3
 8002a6c:	7d7b      	ldrb	r3, [r7, #21]
 8002a6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a72:	fb02 f303 	mul.w	r3, r2, r3
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	4413      	add	r3, r2
 8002a7a:	b20a      	sxth	r2, r1
 8002a7c:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[4] + (data[5] << 8));
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	3304      	adds	r3, #4
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	461a      	mov	r2, r3
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	3305      	adds	r3, #5
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	021b      	lsls	r3, r3, #8
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	4413      	add	r3, r2
 8002a92:	b299      	uxth	r1, r3
 8002a94:	7d7b      	ldrb	r3, [r7, #21]
 8002a96:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a9a:	fb02 f303 	mul.w	r3, r2, r3
 8002a9e:	68ba      	ldr	r2, [r7, #8]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	b20a      	sxth	r2, r1
 8002aa4:	879a      	strh	r2, [r3, #60]	@ 0x3c
      break;
 8002aa6:	e154      	b.n	8002d52 <adBms6830ParseCell+0x59a>

    case F: /* Cell Register group F */
      ic[curr_ic].cell.c_codes[15] = (data[0] + (data[1] << 8));
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	461a      	mov	r2, r3
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	021b      	lsls	r3, r3, #8
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	4413      	add	r3, r2
 8002aba:	b299      	uxth	r1, r3
 8002abc:	7d7b      	ldrb	r3, [r7, #21]
 8002abe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ac2:	fb02 f303 	mul.w	r3, r2, r3
 8002ac6:	68ba      	ldr	r2, [r7, #8]
 8002ac8:	4413      	add	r3, r2
 8002aca:	b20a      	sxth	r2, r1
 8002acc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002ace:	e140      	b.n	8002d52 <adBms6830ParseCell+0x59a>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	021b      	lsls	r3, r3, #8
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	4413      	add	r3, r2
 8002ae2:	b299      	uxth	r1, r3
 8002ae4:	7d7b      	ldrb	r3, [r7, #21]
 8002ae6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002aea:	fb02 f303 	mul.w	r3, r2, r3
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	4413      	add	r3, r2
 8002af2:	b20a      	sxth	r2, r1
 8002af4:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	3302      	adds	r3, #2
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	461a      	mov	r2, r3
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	3303      	adds	r3, #3
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	021b      	lsls	r3, r3, #8
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	4413      	add	r3, r2
 8002b0a:	b299      	uxth	r1, r3
 8002b0c:	7d7b      	ldrb	r3, [r7, #21]
 8002b0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b12:	fb02 f303 	mul.w	r3, r2, r3
 8002b16:	68ba      	ldr	r2, [r7, #8]
 8002b18:	4413      	add	r3, r2
 8002b1a:	b20a      	sxth	r2, r1
 8002b1c:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	3304      	adds	r3, #4
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	461a      	mov	r2, r3
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	3305      	adds	r3, #5
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	021b      	lsls	r3, r3, #8
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	4413      	add	r3, r2
 8002b32:	b299      	uxth	r1, r3
 8002b34:	7d7b      	ldrb	r3, [r7, #21]
 8002b36:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b3a:	fb02 f303 	mul.w	r3, r2, r3
 8002b3e:	68ba      	ldr	r2, [r7, #8]
 8002b40:	4413      	add	r3, r2
 8002b42:	b20a      	sxth	r2, r1
 8002b44:	849a      	strh	r2, [r3, #36]	@ 0x24
      ic[curr_ic].cell.c_codes[3] = (data[6] + (data[7] << 8));
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	3306      	adds	r3, #6
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	3307      	adds	r3, #7
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	021b      	lsls	r3, r3, #8
 8002b56:	b29b      	uxth	r3, r3
 8002b58:	4413      	add	r3, r2
 8002b5a:	b299      	uxth	r1, r3
 8002b5c:	7d7b      	ldrb	r3, [r7, #21]
 8002b5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b62:	fb02 f303 	mul.w	r3, r2, r3
 8002b66:	68ba      	ldr	r2, [r7, #8]
 8002b68:	4413      	add	r3, r2
 8002b6a:	b20a      	sxth	r2, r1
 8002b6c:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[8] + (data[9] << 8));
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	3308      	adds	r3, #8
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	461a      	mov	r2, r3
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	3309      	adds	r3, #9
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	021b      	lsls	r3, r3, #8
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	4413      	add	r3, r2
 8002b82:	b299      	uxth	r1, r3
 8002b84:	7d7b      	ldrb	r3, [r7, #21]
 8002b86:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b8a:	fb02 f303 	mul.w	r3, r2, r3
 8002b8e:	68ba      	ldr	r2, [r7, #8]
 8002b90:	4413      	add	r3, r2
 8002b92:	b20a      	sxth	r2, r1
 8002b94:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[10] + (data[11] << 8));
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	330a      	adds	r3, #10
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	330b      	adds	r3, #11
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	021b      	lsls	r3, r3, #8
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	4413      	add	r3, r2
 8002baa:	b299      	uxth	r1, r3
 8002bac:	7d7b      	ldrb	r3, [r7, #21]
 8002bae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002bb2:	fb02 f303 	mul.w	r3, r2, r3
 8002bb6:	68ba      	ldr	r2, [r7, #8]
 8002bb8:	4413      	add	r3, r2
 8002bba:	b20a      	sxth	r2, r1
 8002bbc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      ic[curr_ic].cell.c_codes[6] = (data[12] + (data[13] << 8));
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	330c      	adds	r3, #12
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	330d      	adds	r3, #13
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	021b      	lsls	r3, r3, #8
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	4413      	add	r3, r2
 8002bd2:	b299      	uxth	r1, r3
 8002bd4:	7d7b      	ldrb	r3, [r7, #21]
 8002bd6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002bda:	fb02 f303 	mul.w	r3, r2, r3
 8002bde:	68ba      	ldr	r2, [r7, #8]
 8002be0:	4413      	add	r3, r2
 8002be2:	b20a      	sxth	r2, r1
 8002be4:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[14] + (data[15] << 8));
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	330e      	adds	r3, #14
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	461a      	mov	r2, r3
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	330f      	adds	r3, #15
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	021b      	lsls	r3, r3, #8
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	4413      	add	r3, r2
 8002bfa:	b299      	uxth	r1, r3
 8002bfc:	7d7b      	ldrb	r3, [r7, #21]
 8002bfe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c02:	fb02 f303 	mul.w	r3, r2, r3
 8002c06:	68ba      	ldr	r2, [r7, #8]
 8002c08:	4413      	add	r3, r2
 8002c0a:	b20a      	sxth	r2, r1
 8002c0c:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[16] + (data[17] << 8));
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	3310      	adds	r3, #16
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	461a      	mov	r2, r3
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	3311      	adds	r3, #17
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	021b      	lsls	r3, r3, #8
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	4413      	add	r3, r2
 8002c22:	b299      	uxth	r1, r3
 8002c24:	7d7b      	ldrb	r3, [r7, #21]
 8002c26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c2a:	fb02 f303 	mul.w	r3, r2, r3
 8002c2e:	68ba      	ldr	r2, [r7, #8]
 8002c30:	4413      	add	r3, r2
 8002c32:	b20a      	sxth	r2, r1
 8002c34:	861a      	strh	r2, [r3, #48]	@ 0x30
      ic[curr_ic].cell.c_codes[9] =  (data[18] + (data[19] << 8));
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	3312      	adds	r3, #18
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	3313      	adds	r3, #19
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	021b      	lsls	r3, r3, #8
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	4413      	add	r3, r2
 8002c4a:	b299      	uxth	r1, r3
 8002c4c:	7d7b      	ldrb	r3, [r7, #21]
 8002c4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c52:	fb02 f303 	mul.w	r3, r2, r3
 8002c56:	68ba      	ldr	r2, [r7, #8]
 8002c58:	4413      	add	r3, r2
 8002c5a:	b20a      	sxth	r2, r1
 8002c5c:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[20] + (data[21] << 8));
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	3314      	adds	r3, #20
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	461a      	mov	r2, r3
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	3315      	adds	r3, #21
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	021b      	lsls	r3, r3, #8
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	4413      	add	r3, r2
 8002c72:	b299      	uxth	r1, r3
 8002c74:	7d7b      	ldrb	r3, [r7, #21]
 8002c76:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c7a:	fb02 f303 	mul.w	r3, r2, r3
 8002c7e:	68ba      	ldr	r2, [r7, #8]
 8002c80:	4413      	add	r3, r2
 8002c82:	b20a      	sxth	r2, r1
 8002c84:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[22] + (data[23] << 8));
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	3316      	adds	r3, #22
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	3317      	adds	r3, #23
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	021b      	lsls	r3, r3, #8
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	4413      	add	r3, r2
 8002c9a:	b299      	uxth	r1, r3
 8002c9c:	7d7b      	ldrb	r3, [r7, #21]
 8002c9e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ca2:	fb02 f303 	mul.w	r3, r2, r3
 8002ca6:	68ba      	ldr	r2, [r7, #8]
 8002ca8:	4413      	add	r3, r2
 8002caa:	b20a      	sxth	r2, r1
 8002cac:	86da      	strh	r2, [r3, #54]	@ 0x36
      ic[curr_ic].cell.c_codes[12] = (data[24] + (data[25] << 8));
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	3318      	adds	r3, #24
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	3319      	adds	r3, #25
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	021b      	lsls	r3, r3, #8
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	4413      	add	r3, r2
 8002cc2:	b299      	uxth	r1, r3
 8002cc4:	7d7b      	ldrb	r3, [r7, #21]
 8002cc6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cca:	fb02 f303 	mul.w	r3, r2, r3
 8002cce:	68ba      	ldr	r2, [r7, #8]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	b20a      	sxth	r2, r1
 8002cd4:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[26] + (data[27] << 8));
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	331a      	adds	r3, #26
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	331b      	adds	r3, #27
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	021b      	lsls	r3, r3, #8
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	4413      	add	r3, r2
 8002cea:	b299      	uxth	r1, r3
 8002cec:	7d7b      	ldrb	r3, [r7, #21]
 8002cee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cf2:	fb02 f303 	mul.w	r3, r2, r3
 8002cf6:	68ba      	ldr	r2, [r7, #8]
 8002cf8:	4413      	add	r3, r2
 8002cfa:	b20a      	sxth	r2, r1
 8002cfc:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[28] + (data[29] << 8));
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	331c      	adds	r3, #28
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	461a      	mov	r2, r3
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	331d      	adds	r3, #29
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	021b      	lsls	r3, r3, #8
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	4413      	add	r3, r2
 8002d12:	b299      	uxth	r1, r3
 8002d14:	7d7b      	ldrb	r3, [r7, #21]
 8002d16:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d1a:	fb02 f303 	mul.w	r3, r2, r3
 8002d1e:	68ba      	ldr	r2, [r7, #8]
 8002d20:	4413      	add	r3, r2
 8002d22:	b20a      	sxth	r2, r1
 8002d24:	879a      	strh	r2, [r3, #60]	@ 0x3c
      ic[curr_ic].cell.c_codes[15] = (data[30] + (data[31] << 8));
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	331e      	adds	r3, #30
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	331f      	adds	r3, #31
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	021b      	lsls	r3, r3, #8
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	4413      	add	r3, r2
 8002d3a:	b299      	uxth	r1, r3
 8002d3c:	7d7b      	ldrb	r3, [r7, #21]
 8002d3e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d42:	fb02 f303 	mul.w	r3, r2, r3
 8002d46:	68ba      	ldr	r2, [r7, #8]
 8002d48:	4413      	add	r3, r2
 8002d4a:	b20a      	sxth	r2, r1
 8002d4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002d4e:	e000      	b.n	8002d52 <adBms6830ParseCell+0x59a>

    default:
      break;
 8002d50:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002d52:	7d7b      	ldrb	r3, [r7, #21]
 8002d54:	3301      	adds	r3, #1
 8002d56:	757b      	strb	r3, [r7, #21]
 8002d58:	7d7a      	ldrb	r2, [r7, #21]
 8002d5a:	7bfb      	ldrb	r3, [r7, #15]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	f4ff ad51 	bcc.w	8002804 <adBms6830ParseCell+0x4c>
    }
  }
  free(data);
 8002d62:	6938      	ldr	r0, [r7, #16]
 8002d64:	f00f fab8 	bl	80122d8 <free>
}
 8002d68:	bf00      	nop
 8002d6a:	3718      	adds	r7, #24
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <adBms6830ParseAverageCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAverageCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *acv_data)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60b9      	str	r1, [r7, #8]
 8002d78:	607b      	str	r3, [r7, #4]
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	73fb      	strb	r3, [r7, #15]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002d82:	2300      	movs	r3, #0
 8002d84:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDACALL_SIZE;}
 8002d86:	7bbb      	ldrb	r3, [r7, #14]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d102      	bne.n	8002d92 <adBms6830ParseAverageCell+0x22>
 8002d8c:	2322      	movs	r3, #34	@ 0x22
 8002d8e:	75fb      	strb	r3, [r7, #23]
 8002d90:	e001      	b.n	8002d96 <adBms6830ParseAverageCell+0x26>
  else {data_size = RX_DATA;}
 8002d92:	2308      	movs	r3, #8
 8002d94:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8002d96:	7dfb      	ldrb	r3, [r7, #23]
 8002d98:	2101      	movs	r1, #1
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f00f fa6e 	bl	801227c <calloc>
 8002da0:	4603      	mov	r3, r0
 8002da2:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d105      	bne.n	8002db6 <adBms6830ParseAverageCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse avg cell memory \n");
    #else
    printf(" Failed to allocate parse avg cell memory \n");
 8002daa:	4894      	ldr	r0, [pc, #592]	@ (8002ffc <adBms6830ParseAverageCell+0x28c>)
 8002dac:	f00f fc7c 	bl	80126a8 <puts>
    #endif
    exit(0);
 8002db0:	2000      	movs	r0, #0
 8002db2:	f00f fa7f 	bl	80122b4 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002db6:	2300      	movs	r3, #0
 8002db8:	757b      	strb	r3, [r7, #21]
 8002dba:	e2c9      	b.n	8003350 <adBms6830ParseAverageCell+0x5e0>
  {
    memcpy(&data[0], &acv_data[address], data_size); /* dst , src , size */
 8002dbc:	7dbb      	ldrb	r3, [r7, #22]
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	7dfa      	ldrb	r2, [r7, #23]
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	6938      	ldr	r0, [r7, #16]
 8002dc8:	f00f fdeb 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8002dcc:	7d7b      	ldrb	r3, [r7, #21]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	7dfa      	ldrb	r2, [r7, #23]
 8002dd4:	fb12 f303 	smulbb	r3, r2, r3
 8002dd8:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8002dda:	7bbb      	ldrb	r3, [r7, #14]
 8002ddc:	2b06      	cmp	r3, #6
 8002dde:	f200 82b3 	bhi.w	8003348 <adBms6830ParseAverageCell+0x5d8>
 8002de2:	a201      	add	r2, pc, #4	@ (adr r2, 8002de8 <adBms6830ParseAverageCell+0x78>)
 8002de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de8:	080030a9 	.word	0x080030a9
 8002dec:	08002e05 	.word	0x08002e05
 8002df0:	08002e83 	.word	0x08002e83
 8002df4:	08002f01 	.word	0x08002f01
 8002df8:	08002f7f 	.word	0x08002f7f
 8002dfc:	08003001 	.word	0x08003001
 8002e00:	0800307f 	.word	0x0800307f
    {
    case A: /* Cell Register group A */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	461a      	mov	r2, r3
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	021b      	lsls	r3, r3, #8
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	4413      	add	r3, r2
 8002e16:	b299      	uxth	r1, r3
 8002e18:	7d7b      	ldrb	r3, [r7, #21]
 8002e1a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e1e:	fb02 f303 	mul.w	r3, r2, r3
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	4413      	add	r3, r2
 8002e26:	b20a      	sxth	r2, r1
 8002e28:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	3302      	adds	r3, #2
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	461a      	mov	r2, r3
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	3303      	adds	r3, #3
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	021b      	lsls	r3, r3, #8
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	4413      	add	r3, r2
 8002e40:	b299      	uxth	r1, r3
 8002e42:	7d7b      	ldrb	r3, [r7, #21]
 8002e44:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e48:	fb02 f303 	mul.w	r3, r2, r3
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	4413      	add	r3, r2
 8002e50:	b20a      	sxth	r2, r1
 8002e52:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	3304      	adds	r3, #4
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	3305      	adds	r3, #5
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	021b      	lsls	r3, r3, #8
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	4413      	add	r3, r2
 8002e6a:	b299      	uxth	r1, r3
 8002e6c:	7d7b      	ldrb	r3, [r7, #21]
 8002e6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e72:	fb02 f303 	mul.w	r3, r2, r3
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	4413      	add	r3, r2
 8002e7a:	b20a      	sxth	r2, r1
 8002e7c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      break;
 8002e80:	e263      	b.n	800334a <adBms6830ParseAverageCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].acell.ac_codes[3] = (data[0] + (data[1] << 8));
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	461a      	mov	r2, r3
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	021b      	lsls	r3, r3, #8
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	4413      	add	r3, r2
 8002e94:	b299      	uxth	r1, r3
 8002e96:	7d7b      	ldrb	r3, [r7, #21]
 8002e98:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e9c:	fb02 f303 	mul.w	r3, r2, r3
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	b20a      	sxth	r2, r1
 8002ea6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[2] + (data[3] << 8));
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	3302      	adds	r3, #2
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	3303      	adds	r3, #3
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	021b      	lsls	r3, r3, #8
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	4413      	add	r3, r2
 8002ebe:	b299      	uxth	r1, r3
 8002ec0:	7d7b      	ldrb	r3, [r7, #21]
 8002ec2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ec6:	fb02 f303 	mul.w	r3, r2, r3
 8002eca:	68ba      	ldr	r2, [r7, #8]
 8002ecc:	4413      	add	r3, r2
 8002ece:	b20a      	sxth	r2, r1
 8002ed0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[4] + (data[5] << 8));
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	3304      	adds	r3, #4
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	461a      	mov	r2, r3
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	3305      	adds	r3, #5
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	021b      	lsls	r3, r3, #8
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	4413      	add	r3, r2
 8002ee8:	b299      	uxth	r1, r3
 8002eea:	7d7b      	ldrb	r3, [r7, #21]
 8002eec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ef0:	fb02 f303 	mul.w	r3, r2, r3
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	b20a      	sxth	r2, r1
 8002efa:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      break;
 8002efe:	e224      	b.n	800334a <adBms6830ParseAverageCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].acell.ac_codes[6] = (data[0] + (data[1] << 8));
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	461a      	mov	r2, r3
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	021b      	lsls	r3, r3, #8
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	4413      	add	r3, r2
 8002f12:	b299      	uxth	r1, r3
 8002f14:	7d7b      	ldrb	r3, [r7, #21]
 8002f16:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002f1a:	fb02 f303 	mul.w	r3, r2, r3
 8002f1e:	68ba      	ldr	r2, [r7, #8]
 8002f20:	4413      	add	r3, r2
 8002f22:	b20a      	sxth	r2, r1
 8002f24:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[2] + (data[3] << 8));
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	3302      	adds	r3, #2
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	461a      	mov	r2, r3
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	3303      	adds	r3, #3
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	021b      	lsls	r3, r3, #8
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	4413      	add	r3, r2
 8002f3c:	b299      	uxth	r1, r3
 8002f3e:	7d7b      	ldrb	r3, [r7, #21]
 8002f40:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002f44:	fb02 f303 	mul.w	r3, r2, r3
 8002f48:	68ba      	ldr	r2, [r7, #8]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	b20a      	sxth	r2, r1
 8002f4e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[4] + (data[5] << 8));
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	3304      	adds	r3, #4
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	461a      	mov	r2, r3
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	3305      	adds	r3, #5
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	021b      	lsls	r3, r3, #8
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	4413      	add	r3, r2
 8002f66:	b299      	uxth	r1, r3
 8002f68:	7d7b      	ldrb	r3, [r7, #21]
 8002f6a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002f6e:	fb02 f303 	mul.w	r3, r2, r3
 8002f72:	68ba      	ldr	r2, [r7, #8]
 8002f74:	4413      	add	r3, r2
 8002f76:	b20a      	sxth	r2, r1
 8002f78:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      break;
 8002f7c:	e1e5      	b.n	800334a <adBms6830ParseAverageCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].acell.ac_codes[9] =  (data[0] + (data[1] << 8));
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	461a      	mov	r2, r3
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	3301      	adds	r3, #1
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	021b      	lsls	r3, r3, #8
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	4413      	add	r3, r2
 8002f90:	b299      	uxth	r1, r3
 8002f92:	7d7b      	ldrb	r3, [r7, #21]
 8002f94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002f98:	fb02 f303 	mul.w	r3, r2, r3
 8002f9c:	68ba      	ldr	r2, [r7, #8]
 8002f9e:	4413      	add	r3, r2
 8002fa0:	b20a      	sxth	r2, r1
 8002fa2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[2] + (data[3] << 8));
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	3302      	adds	r3, #2
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	461a      	mov	r2, r3
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	3303      	adds	r3, #3
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	021b      	lsls	r3, r3, #8
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	4413      	add	r3, r2
 8002fba:	b299      	uxth	r1, r3
 8002fbc:	7d7b      	ldrb	r3, [r7, #21]
 8002fbe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002fc2:	fb02 f303 	mul.w	r3, r2, r3
 8002fc6:	68ba      	ldr	r2, [r7, #8]
 8002fc8:	4413      	add	r3, r2
 8002fca:	b20a      	sxth	r2, r1
 8002fcc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[4] + (data[5] << 8));
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	3304      	adds	r3, #4
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	3305      	adds	r3, #5
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	021b      	lsls	r3, r3, #8
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	4413      	add	r3, r2
 8002fe4:	b299      	uxth	r1, r3
 8002fe6:	7d7b      	ldrb	r3, [r7, #21]
 8002fe8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002fec:	fb02 f303 	mul.w	r3, r2, r3
 8002ff0:	68ba      	ldr	r2, [r7, #8]
 8002ff2:	4413      	add	r3, r2
 8002ff4:	b20a      	sxth	r2, r1
 8002ff6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      break;
 8002ffa:	e1a6      	b.n	800334a <adBms6830ParseAverageCell+0x5da>
 8002ffc:	08013ee4 	.word	0x08013ee4

    case E: /* Cell Register group E */
      ic[curr_ic].acell.ac_codes[12] = (data[0] + (data[1] << 8));
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	461a      	mov	r2, r3
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	3301      	adds	r3, #1
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	021b      	lsls	r3, r3, #8
 800300e:	b29b      	uxth	r3, r3
 8003010:	4413      	add	r3, r2
 8003012:	b299      	uxth	r1, r3
 8003014:	7d7b      	ldrb	r3, [r7, #21]
 8003016:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800301a:	fb02 f303 	mul.w	r3, r2, r3
 800301e:	68ba      	ldr	r2, [r7, #8]
 8003020:	4413      	add	r3, r2
 8003022:	b20a      	sxth	r2, r1
 8003024:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[2] + (data[3] << 8));
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	3302      	adds	r3, #2
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	461a      	mov	r2, r3
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	3303      	adds	r3, #3
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	021b      	lsls	r3, r3, #8
 8003038:	b29b      	uxth	r3, r3
 800303a:	4413      	add	r3, r2
 800303c:	b299      	uxth	r1, r3
 800303e:	7d7b      	ldrb	r3, [r7, #21]
 8003040:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003044:	fb02 f303 	mul.w	r3, r2, r3
 8003048:	68ba      	ldr	r2, [r7, #8]
 800304a:	4413      	add	r3, r2
 800304c:	b20a      	sxth	r2, r1
 800304e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[4] + (data[5] << 8));
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	3304      	adds	r3, #4
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	461a      	mov	r2, r3
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	3305      	adds	r3, #5
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	021b      	lsls	r3, r3, #8
 8003062:	b29b      	uxth	r3, r3
 8003064:	4413      	add	r3, r2
 8003066:	b299      	uxth	r1, r3
 8003068:	7d7b      	ldrb	r3, [r7, #21]
 800306a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800306e:	fb02 f303 	mul.w	r3, r2, r3
 8003072:	68ba      	ldr	r2, [r7, #8]
 8003074:	4413      	add	r3, r2
 8003076:	b20a      	sxth	r2, r1
 8003078:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      break;
 800307c:	e165      	b.n	800334a <adBms6830ParseAverageCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].acell.ac_codes[15] = (data[0] + (data[1] << 8));
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	461a      	mov	r2, r3
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	3301      	adds	r3, #1
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	021b      	lsls	r3, r3, #8
 800308c:	b29b      	uxth	r3, r3
 800308e:	4413      	add	r3, r2
 8003090:	b299      	uxth	r1, r3
 8003092:	7d7b      	ldrb	r3, [r7, #21]
 8003094:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003098:	fb02 f303 	mul.w	r3, r2, r3
 800309c:	68ba      	ldr	r2, [r7, #8]
 800309e:	4413      	add	r3, r2
 80030a0:	b20a      	sxth	r2, r1
 80030a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 80030a6:	e150      	b.n	800334a <adBms6830ParseAverageCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	461a      	mov	r2, r3
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	3301      	adds	r3, #1
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	021b      	lsls	r3, r3, #8
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	4413      	add	r3, r2
 80030ba:	b299      	uxth	r1, r3
 80030bc:	7d7b      	ldrb	r3, [r7, #21]
 80030be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030c2:	fb02 f303 	mul.w	r3, r2, r3
 80030c6:	68ba      	ldr	r2, [r7, #8]
 80030c8:	4413      	add	r3, r2
 80030ca:	b20a      	sxth	r2, r1
 80030cc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	3302      	adds	r3, #2
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	461a      	mov	r2, r3
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	3303      	adds	r3, #3
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	021b      	lsls	r3, r3, #8
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	4413      	add	r3, r2
 80030e4:	b299      	uxth	r1, r3
 80030e6:	7d7b      	ldrb	r3, [r7, #21]
 80030e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030ec:	fb02 f303 	mul.w	r3, r2, r3
 80030f0:	68ba      	ldr	r2, [r7, #8]
 80030f2:	4413      	add	r3, r2
 80030f4:	b20a      	sxth	r2, r1
 80030f6:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	3304      	adds	r3, #4
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	461a      	mov	r2, r3
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	3305      	adds	r3, #5
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	021b      	lsls	r3, r3, #8
 800310a:	b29b      	uxth	r3, r3
 800310c:	4413      	add	r3, r2
 800310e:	b299      	uxth	r1, r3
 8003110:	7d7b      	ldrb	r3, [r7, #21]
 8003112:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003116:	fb02 f303 	mul.w	r3, r2, r3
 800311a:	68ba      	ldr	r2, [r7, #8]
 800311c:	4413      	add	r3, r2
 800311e:	b20a      	sxth	r2, r1
 8003120:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      ic[curr_ic].acell.ac_codes[3] = (data[6] + (data[7] << 8));
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	3306      	adds	r3, #6
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	461a      	mov	r2, r3
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	3307      	adds	r3, #7
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	021b      	lsls	r3, r3, #8
 8003134:	b29b      	uxth	r3, r3
 8003136:	4413      	add	r3, r2
 8003138:	b299      	uxth	r1, r3
 800313a:	7d7b      	ldrb	r3, [r7, #21]
 800313c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003140:	fb02 f303 	mul.w	r3, r2, r3
 8003144:	68ba      	ldr	r2, [r7, #8]
 8003146:	4413      	add	r3, r2
 8003148:	b20a      	sxth	r2, r1
 800314a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[8] + (data[9] << 8));
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	3308      	adds	r3, #8
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	461a      	mov	r2, r3
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	3309      	adds	r3, #9
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	021b      	lsls	r3, r3, #8
 800315e:	b29b      	uxth	r3, r3
 8003160:	4413      	add	r3, r2
 8003162:	b299      	uxth	r1, r3
 8003164:	7d7b      	ldrb	r3, [r7, #21]
 8003166:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800316a:	fb02 f303 	mul.w	r3, r2, r3
 800316e:	68ba      	ldr	r2, [r7, #8]
 8003170:	4413      	add	r3, r2
 8003172:	b20a      	sxth	r2, r1
 8003174:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[10] + (data[11] << 8));
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	330a      	adds	r3, #10
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	461a      	mov	r2, r3
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	330b      	adds	r3, #11
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	021b      	lsls	r3, r3, #8
 8003188:	b29b      	uxth	r3, r3
 800318a:	4413      	add	r3, r2
 800318c:	b299      	uxth	r1, r3
 800318e:	7d7b      	ldrb	r3, [r7, #21]
 8003190:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003194:	fb02 f303 	mul.w	r3, r2, r3
 8003198:	68ba      	ldr	r2, [r7, #8]
 800319a:	4413      	add	r3, r2
 800319c:	b20a      	sxth	r2, r1
 800319e:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      ic[curr_ic].acell.ac_codes[6] = (data[12] + (data[13] << 8));
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	330c      	adds	r3, #12
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	461a      	mov	r2, r3
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	330d      	adds	r3, #13
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	021b      	lsls	r3, r3, #8
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	4413      	add	r3, r2
 80031b6:	b299      	uxth	r1, r3
 80031b8:	7d7b      	ldrb	r3, [r7, #21]
 80031ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031be:	fb02 f303 	mul.w	r3, r2, r3
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	4413      	add	r3, r2
 80031c6:	b20a      	sxth	r2, r1
 80031c8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[14] + (data[15] << 8));
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	330e      	adds	r3, #14
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	461a      	mov	r2, r3
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	330f      	adds	r3, #15
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	021b      	lsls	r3, r3, #8
 80031dc:	b29b      	uxth	r3, r3
 80031de:	4413      	add	r3, r2
 80031e0:	b299      	uxth	r1, r3
 80031e2:	7d7b      	ldrb	r3, [r7, #21]
 80031e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031e8:	fb02 f303 	mul.w	r3, r2, r3
 80031ec:	68ba      	ldr	r2, [r7, #8]
 80031ee:	4413      	add	r3, r2
 80031f0:	b20a      	sxth	r2, r1
 80031f2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[16] + (data[17] << 8));
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	3310      	adds	r3, #16
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	461a      	mov	r2, r3
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	3311      	adds	r3, #17
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	021b      	lsls	r3, r3, #8
 8003206:	b29b      	uxth	r3, r3
 8003208:	4413      	add	r3, r2
 800320a:	b299      	uxth	r1, r3
 800320c:	7d7b      	ldrb	r3, [r7, #21]
 800320e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003212:	fb02 f303 	mul.w	r3, r2, r3
 8003216:	68ba      	ldr	r2, [r7, #8]
 8003218:	4413      	add	r3, r2
 800321a:	b20a      	sxth	r2, r1
 800321c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      ic[curr_ic].acell.ac_codes[9] =  (data[18] + (data[19] << 8));
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	3312      	adds	r3, #18
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	461a      	mov	r2, r3
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	3313      	adds	r3, #19
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	021b      	lsls	r3, r3, #8
 8003230:	b29b      	uxth	r3, r3
 8003232:	4413      	add	r3, r2
 8003234:	b299      	uxth	r1, r3
 8003236:	7d7b      	ldrb	r3, [r7, #21]
 8003238:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800323c:	fb02 f303 	mul.w	r3, r2, r3
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	4413      	add	r3, r2
 8003244:	b20a      	sxth	r2, r1
 8003246:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[20] + (data[21] << 8));
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	3314      	adds	r3, #20
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	461a      	mov	r2, r3
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	3315      	adds	r3, #21
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	021b      	lsls	r3, r3, #8
 800325a:	b29b      	uxth	r3, r3
 800325c:	4413      	add	r3, r2
 800325e:	b299      	uxth	r1, r3
 8003260:	7d7b      	ldrb	r3, [r7, #21]
 8003262:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003266:	fb02 f303 	mul.w	r3, r2, r3
 800326a:	68ba      	ldr	r2, [r7, #8]
 800326c:	4413      	add	r3, r2
 800326e:	b20a      	sxth	r2, r1
 8003270:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[22] + (data[23] << 8));
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	3316      	adds	r3, #22
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	461a      	mov	r2, r3
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	3317      	adds	r3, #23
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	021b      	lsls	r3, r3, #8
 8003284:	b29b      	uxth	r3, r3
 8003286:	4413      	add	r3, r2
 8003288:	b299      	uxth	r1, r3
 800328a:	7d7b      	ldrb	r3, [r7, #21]
 800328c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003290:	fb02 f303 	mul.w	r3, r2, r3
 8003294:	68ba      	ldr	r2, [r7, #8]
 8003296:	4413      	add	r3, r2
 8003298:	b20a      	sxth	r2, r1
 800329a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      ic[curr_ic].acell.ac_codes[12] = (data[24] + (data[25] << 8));
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	3318      	adds	r3, #24
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	461a      	mov	r2, r3
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	3319      	adds	r3, #25
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	021b      	lsls	r3, r3, #8
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	4413      	add	r3, r2
 80032b2:	b299      	uxth	r1, r3
 80032b4:	7d7b      	ldrb	r3, [r7, #21]
 80032b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032ba:	fb02 f303 	mul.w	r3, r2, r3
 80032be:	68ba      	ldr	r2, [r7, #8]
 80032c0:	4413      	add	r3, r2
 80032c2:	b20a      	sxth	r2, r1
 80032c4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[26] + (data[27] << 8));
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	331a      	adds	r3, #26
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	461a      	mov	r2, r3
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	331b      	adds	r3, #27
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	021b      	lsls	r3, r3, #8
 80032d8:	b29b      	uxth	r3, r3
 80032da:	4413      	add	r3, r2
 80032dc:	b299      	uxth	r1, r3
 80032de:	7d7b      	ldrb	r3, [r7, #21]
 80032e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032e4:	fb02 f303 	mul.w	r3, r2, r3
 80032e8:	68ba      	ldr	r2, [r7, #8]
 80032ea:	4413      	add	r3, r2
 80032ec:	b20a      	sxth	r2, r1
 80032ee:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[28] + (data[29] << 8));
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	331c      	adds	r3, #28
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	461a      	mov	r2, r3
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	331d      	adds	r3, #29
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	021b      	lsls	r3, r3, #8
 8003302:	b29b      	uxth	r3, r3
 8003304:	4413      	add	r3, r2
 8003306:	b299      	uxth	r1, r3
 8003308:	7d7b      	ldrb	r3, [r7, #21]
 800330a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800330e:	fb02 f303 	mul.w	r3, r2, r3
 8003312:	68ba      	ldr	r2, [r7, #8]
 8003314:	4413      	add	r3, r2
 8003316:	b20a      	sxth	r2, r1
 8003318:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      ic[curr_ic].acell.ac_codes[15] = (data[30] + (data[31] << 8));
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	331e      	adds	r3, #30
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	461a      	mov	r2, r3
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	331f      	adds	r3, #31
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	021b      	lsls	r3, r3, #8
 800332c:	b29b      	uxth	r3, r3
 800332e:	4413      	add	r3, r2
 8003330:	b299      	uxth	r1, r3
 8003332:	7d7b      	ldrb	r3, [r7, #21]
 8003334:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003338:	fb02 f303 	mul.w	r3, r2, r3
 800333c:	68ba      	ldr	r2, [r7, #8]
 800333e:	4413      	add	r3, r2
 8003340:	b20a      	sxth	r2, r1
 8003342:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 8003346:	e000      	b.n	800334a <adBms6830ParseAverageCell+0x5da>

    default:
      break;
 8003348:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800334a:	7d7b      	ldrb	r3, [r7, #21]
 800334c:	3301      	adds	r3, #1
 800334e:	757b      	strb	r3, [r7, #21]
 8003350:	7d7a      	ldrb	r2, [r7, #21]
 8003352:	7bfb      	ldrb	r3, [r7, #15]
 8003354:	429a      	cmp	r2, r3
 8003356:	f4ff ad31 	bcc.w	8002dbc <adBms6830ParseAverageCell+0x4c>
    }
  }
  free(data);
 800335a:	6938      	ldr	r0, [r7, #16]
 800335c:	f00e ffbc 	bl	80122d8 <free>
}
 8003360:	bf00      	nop
 8003362:	3718      	adds	r7, #24
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <adBms6830ParseSCell>:
 *
 *******************************************************************************
*/
/* Parse S cell voltages */
void adBms6830ParseSCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *scv_data)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	60b9      	str	r1, [r7, #8]
 8003370:	607b      	str	r3, [r7, #4]
 8003372:	4603      	mov	r3, r0
 8003374:	73fb      	strb	r3, [r7, #15]
 8003376:	4613      	mov	r3, r2
 8003378:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 800337a:	2300      	movs	r3, #0
 800337c:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDSALL_SIZE;}
 800337e:	7bbb      	ldrb	r3, [r7, #14]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d102      	bne.n	800338a <adBms6830ParseSCell+0x22>
 8003384:	2322      	movs	r3, #34	@ 0x22
 8003386:	75fb      	strb	r3, [r7, #23]
 8003388:	e001      	b.n	800338e <adBms6830ParseSCell+0x26>
  else {data_size = RX_DATA;}
 800338a:	2308      	movs	r3, #8
 800338c:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 800338e:	7dfb      	ldrb	r3, [r7, #23]
 8003390:	2101      	movs	r1, #1
 8003392:	4618      	mov	r0, r3
 8003394:	f00e ff72 	bl	801227c <calloc>
 8003398:	4603      	mov	r3, r0
 800339a:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d105      	bne.n	80033ae <adBms6830ParseSCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse scv memory \n");
    #else
    printf(" Failed to allocate parse scv memory \n");
 80033a2:	4894      	ldr	r0, [pc, #592]	@ (80035f4 <adBms6830ParseSCell+0x28c>)
 80033a4:	f00f f980 	bl	80126a8 <puts>
    #endif
    exit(0);
 80033a8:	2000      	movs	r0, #0
 80033aa:	f00e ff83 	bl	80122b4 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80033ae:	2300      	movs	r3, #0
 80033b0:	757b      	strb	r3, [r7, #21]
 80033b2:	e2c9      	b.n	8003948 <adBms6830ParseSCell+0x5e0>
  {
    memcpy(&data[0], &scv_data[address], data_size); /* dst , src , size */
 80033b4:	7dbb      	ldrb	r3, [r7, #22]
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	4413      	add	r3, r2
 80033ba:	7dfa      	ldrb	r2, [r7, #23]
 80033bc:	4619      	mov	r1, r3
 80033be:	6938      	ldr	r0, [r7, #16]
 80033c0:	f00f faef 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (data_size));
 80033c4:	7d7b      	ldrb	r3, [r7, #21]
 80033c6:	3301      	adds	r3, #1
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	7dfa      	ldrb	r2, [r7, #23]
 80033cc:	fb12 f303 	smulbb	r3, r2, r3
 80033d0:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 80033d2:	7bbb      	ldrb	r3, [r7, #14]
 80033d4:	2b06      	cmp	r3, #6
 80033d6:	f200 82b3 	bhi.w	8003940 <adBms6830ParseSCell+0x5d8>
 80033da:	a201      	add	r2, pc, #4	@ (adr r2, 80033e0 <adBms6830ParseSCell+0x78>)
 80033dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033e0:	080036a1 	.word	0x080036a1
 80033e4:	080033fd 	.word	0x080033fd
 80033e8:	0800347b 	.word	0x0800347b
 80033ec:	080034f9 	.word	0x080034f9
 80033f0:	08003577 	.word	0x08003577
 80033f4:	080035f9 	.word	0x080035f9
 80033f8:	08003677 	.word	0x08003677
    {
    case A: /* Cell Register group A */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	461a      	mov	r2, r3
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	3301      	adds	r3, #1
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	021b      	lsls	r3, r3, #8
 800340a:	b29b      	uxth	r3, r3
 800340c:	4413      	add	r3, r2
 800340e:	b299      	uxth	r1, r3
 8003410:	7d7b      	ldrb	r3, [r7, #21]
 8003412:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003416:	fb02 f303 	mul.w	r3, r2, r3
 800341a:	68ba      	ldr	r2, [r7, #8]
 800341c:	4413      	add	r3, r2
 800341e:	b20a      	sxth	r2, r1
 8003420:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	3302      	adds	r3, #2
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	461a      	mov	r2, r3
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	3303      	adds	r3, #3
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	021b      	lsls	r3, r3, #8
 8003434:	b29b      	uxth	r3, r3
 8003436:	4413      	add	r3, r2
 8003438:	b299      	uxth	r1, r3
 800343a:	7d7b      	ldrb	r3, [r7, #21]
 800343c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003440:	fb02 f303 	mul.w	r3, r2, r3
 8003444:	68ba      	ldr	r2, [r7, #8]
 8003446:	4413      	add	r3, r2
 8003448:	b20a      	sxth	r2, r1
 800344a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	3304      	adds	r3, #4
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	461a      	mov	r2, r3
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	3305      	adds	r3, #5
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	021b      	lsls	r3, r3, #8
 800345e:	b29b      	uxth	r3, r3
 8003460:	4413      	add	r3, r2
 8003462:	b299      	uxth	r1, r3
 8003464:	7d7b      	ldrb	r3, [r7, #21]
 8003466:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800346a:	fb02 f303 	mul.w	r3, r2, r3
 800346e:	68ba      	ldr	r2, [r7, #8]
 8003470:	4413      	add	r3, r2
 8003472:	b20a      	sxth	r2, r1
 8003474:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      break;
 8003478:	e263      	b.n	8003942 <adBms6830ParseSCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].scell.sc_codes[3] = (data[0] + (data[1] << 8));
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	461a      	mov	r2, r3
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	3301      	adds	r3, #1
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	021b      	lsls	r3, r3, #8
 8003488:	b29b      	uxth	r3, r3
 800348a:	4413      	add	r3, r2
 800348c:	b299      	uxth	r1, r3
 800348e:	7d7b      	ldrb	r3, [r7, #21]
 8003490:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003494:	fb02 f303 	mul.w	r3, r2, r3
 8003498:	68ba      	ldr	r2, [r7, #8]
 800349a:	4413      	add	r3, r2
 800349c:	b20a      	sxth	r2, r1
 800349e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[2] + (data[3] << 8));
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	3302      	adds	r3, #2
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	461a      	mov	r2, r3
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	3303      	adds	r3, #3
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	021b      	lsls	r3, r3, #8
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	4413      	add	r3, r2
 80034b6:	b299      	uxth	r1, r3
 80034b8:	7d7b      	ldrb	r3, [r7, #21]
 80034ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034be:	fb02 f303 	mul.w	r3, r2, r3
 80034c2:	68ba      	ldr	r2, [r7, #8]
 80034c4:	4413      	add	r3, r2
 80034c6:	b20a      	sxth	r2, r1
 80034c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[4] + (data[5] << 8));
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	3304      	adds	r3, #4
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	461a      	mov	r2, r3
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	3305      	adds	r3, #5
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	021b      	lsls	r3, r3, #8
 80034dc:	b29b      	uxth	r3, r3
 80034de:	4413      	add	r3, r2
 80034e0:	b299      	uxth	r1, r3
 80034e2:	7d7b      	ldrb	r3, [r7, #21]
 80034e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034e8:	fb02 f303 	mul.w	r3, r2, r3
 80034ec:	68ba      	ldr	r2, [r7, #8]
 80034ee:	4413      	add	r3, r2
 80034f0:	b20a      	sxth	r2, r1
 80034f2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      break;
 80034f6:	e224      	b.n	8003942 <adBms6830ParseSCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].scell.sc_codes[6] = (data[0] + (data[1] << 8));
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	461a      	mov	r2, r3
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	3301      	adds	r3, #1
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	021b      	lsls	r3, r3, #8
 8003506:	b29b      	uxth	r3, r3
 8003508:	4413      	add	r3, r2
 800350a:	b299      	uxth	r1, r3
 800350c:	7d7b      	ldrb	r3, [r7, #21]
 800350e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003512:	fb02 f303 	mul.w	r3, r2, r3
 8003516:	68ba      	ldr	r2, [r7, #8]
 8003518:	4413      	add	r3, r2
 800351a:	b20a      	sxth	r2, r1
 800351c:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[2] + (data[3] << 8));
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	3302      	adds	r3, #2
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	461a      	mov	r2, r3
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	3303      	adds	r3, #3
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	021b      	lsls	r3, r3, #8
 8003530:	b29b      	uxth	r3, r3
 8003532:	4413      	add	r3, r2
 8003534:	b299      	uxth	r1, r3
 8003536:	7d7b      	ldrb	r3, [r7, #21]
 8003538:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800353c:	fb02 f303 	mul.w	r3, r2, r3
 8003540:	68ba      	ldr	r2, [r7, #8]
 8003542:	4413      	add	r3, r2
 8003544:	b20a      	sxth	r2, r1
 8003546:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[4] + (data[5] << 8));
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	3304      	adds	r3, #4
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	461a      	mov	r2, r3
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	3305      	adds	r3, #5
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	021b      	lsls	r3, r3, #8
 800355a:	b29b      	uxth	r3, r3
 800355c:	4413      	add	r3, r2
 800355e:	b299      	uxth	r1, r3
 8003560:	7d7b      	ldrb	r3, [r7, #21]
 8003562:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003566:	fb02 f303 	mul.w	r3, r2, r3
 800356a:	68ba      	ldr	r2, [r7, #8]
 800356c:	4413      	add	r3, r2
 800356e:	b20a      	sxth	r2, r1
 8003570:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      break;
 8003574:	e1e5      	b.n	8003942 <adBms6830ParseSCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].scell.sc_codes[9] =  (data[0] + (data[1] << 8));
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	461a      	mov	r2, r3
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	3301      	adds	r3, #1
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	021b      	lsls	r3, r3, #8
 8003584:	b29b      	uxth	r3, r3
 8003586:	4413      	add	r3, r2
 8003588:	b299      	uxth	r1, r3
 800358a:	7d7b      	ldrb	r3, [r7, #21]
 800358c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003590:	fb02 f303 	mul.w	r3, r2, r3
 8003594:	68ba      	ldr	r2, [r7, #8]
 8003596:	4413      	add	r3, r2
 8003598:	b20a      	sxth	r2, r1
 800359a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[2] + (data[3] << 8));
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	3302      	adds	r3, #2
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	461a      	mov	r2, r3
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	3303      	adds	r3, #3
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	021b      	lsls	r3, r3, #8
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	4413      	add	r3, r2
 80035b2:	b299      	uxth	r1, r3
 80035b4:	7d7b      	ldrb	r3, [r7, #21]
 80035b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80035ba:	fb02 f303 	mul.w	r3, r2, r3
 80035be:	68ba      	ldr	r2, [r7, #8]
 80035c0:	4413      	add	r3, r2
 80035c2:	b20a      	sxth	r2, r1
 80035c4:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[4] + (data[5] << 8));
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	3304      	adds	r3, #4
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	461a      	mov	r2, r3
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	3305      	adds	r3, #5
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	021b      	lsls	r3, r3, #8
 80035d8:	b29b      	uxth	r3, r3
 80035da:	4413      	add	r3, r2
 80035dc:	b299      	uxth	r1, r3
 80035de:	7d7b      	ldrb	r3, [r7, #21]
 80035e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80035e4:	fb02 f303 	mul.w	r3, r2, r3
 80035e8:	68ba      	ldr	r2, [r7, #8]
 80035ea:	4413      	add	r3, r2
 80035ec:	b20a      	sxth	r2, r1
 80035ee:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      break;
 80035f2:	e1a6      	b.n	8003942 <adBms6830ParseSCell+0x5da>
 80035f4:	08013f10 	.word	0x08013f10

    case E: /* Cell Register group E */
      ic[curr_ic].scell.sc_codes[12] = (data[0] + (data[1] << 8));
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	461a      	mov	r2, r3
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	3301      	adds	r3, #1
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	021b      	lsls	r3, r3, #8
 8003606:	b29b      	uxth	r3, r3
 8003608:	4413      	add	r3, r2
 800360a:	b299      	uxth	r1, r3
 800360c:	7d7b      	ldrb	r3, [r7, #21]
 800360e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003612:	fb02 f303 	mul.w	r3, r2, r3
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	4413      	add	r3, r2
 800361a:	b20a      	sxth	r2, r1
 800361c:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[2] + (data[3] << 8));
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	3302      	adds	r3, #2
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	461a      	mov	r2, r3
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	3303      	adds	r3, #3
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	021b      	lsls	r3, r3, #8
 8003630:	b29b      	uxth	r3, r3
 8003632:	4413      	add	r3, r2
 8003634:	b299      	uxth	r1, r3
 8003636:	7d7b      	ldrb	r3, [r7, #21]
 8003638:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800363c:	fb02 f303 	mul.w	r3, r2, r3
 8003640:	68ba      	ldr	r2, [r7, #8]
 8003642:	4413      	add	r3, r2
 8003644:	b20a      	sxth	r2, r1
 8003646:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[4] + (data[5] << 8));
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	3304      	adds	r3, #4
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	461a      	mov	r2, r3
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	3305      	adds	r3, #5
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	021b      	lsls	r3, r3, #8
 800365a:	b29b      	uxth	r3, r3
 800365c:	4413      	add	r3, r2
 800365e:	b299      	uxth	r1, r3
 8003660:	7d7b      	ldrb	r3, [r7, #21]
 8003662:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003666:	fb02 f303 	mul.w	r3, r2, r3
 800366a:	68ba      	ldr	r2, [r7, #8]
 800366c:	4413      	add	r3, r2
 800366e:	b20a      	sxth	r2, r1
 8003670:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      break;
 8003674:	e165      	b.n	8003942 <adBms6830ParseSCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].scell.sc_codes[15] = (data[0] + (data[1] << 8));
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	461a      	mov	r2, r3
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	3301      	adds	r3, #1
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	021b      	lsls	r3, r3, #8
 8003684:	b29b      	uxth	r3, r3
 8003686:	4413      	add	r3, r2
 8003688:	b299      	uxth	r1, r3
 800368a:	7d7b      	ldrb	r3, [r7, #21]
 800368c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003690:	fb02 f303 	mul.w	r3, r2, r3
 8003694:	68ba      	ldr	r2, [r7, #8]
 8003696:	4413      	add	r3, r2
 8003698:	b20a      	sxth	r2, r1
 800369a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 800369e:	e150      	b.n	8003942 <adBms6830ParseSCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	461a      	mov	r2, r3
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	3301      	adds	r3, #1
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	021b      	lsls	r3, r3, #8
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	4413      	add	r3, r2
 80036b2:	b299      	uxth	r1, r3
 80036b4:	7d7b      	ldrb	r3, [r7, #21]
 80036b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036ba:	fb02 f303 	mul.w	r3, r2, r3
 80036be:	68ba      	ldr	r2, [r7, #8]
 80036c0:	4413      	add	r3, r2
 80036c2:	b20a      	sxth	r2, r1
 80036c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	3302      	adds	r3, #2
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	461a      	mov	r2, r3
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	3303      	adds	r3, #3
 80036d4:	781b      	ldrb	r3, [r3, #0]
 80036d6:	021b      	lsls	r3, r3, #8
 80036d8:	b29b      	uxth	r3, r3
 80036da:	4413      	add	r3, r2
 80036dc:	b299      	uxth	r1, r3
 80036de:	7d7b      	ldrb	r3, [r7, #21]
 80036e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036e4:	fb02 f303 	mul.w	r3, r2, r3
 80036e8:	68ba      	ldr	r2, [r7, #8]
 80036ea:	4413      	add	r3, r2
 80036ec:	b20a      	sxth	r2, r1
 80036ee:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	3304      	adds	r3, #4
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	461a      	mov	r2, r3
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	3305      	adds	r3, #5
 80036fe:	781b      	ldrb	r3, [r3, #0]
 8003700:	021b      	lsls	r3, r3, #8
 8003702:	b29b      	uxth	r3, r3
 8003704:	4413      	add	r3, r2
 8003706:	b299      	uxth	r1, r3
 8003708:	7d7b      	ldrb	r3, [r7, #21]
 800370a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800370e:	fb02 f303 	mul.w	r3, r2, r3
 8003712:	68ba      	ldr	r2, [r7, #8]
 8003714:	4413      	add	r3, r2
 8003716:	b20a      	sxth	r2, r1
 8003718:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      ic[curr_ic].scell.sc_codes[3] = (data[6] + (data[7] << 8));
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	3306      	adds	r3, #6
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	461a      	mov	r2, r3
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	3307      	adds	r3, #7
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	021b      	lsls	r3, r3, #8
 800372c:	b29b      	uxth	r3, r3
 800372e:	4413      	add	r3, r2
 8003730:	b299      	uxth	r1, r3
 8003732:	7d7b      	ldrb	r3, [r7, #21]
 8003734:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003738:	fb02 f303 	mul.w	r3, r2, r3
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	4413      	add	r3, r2
 8003740:	b20a      	sxth	r2, r1
 8003742:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[8] + (data[9] << 8));
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	3308      	adds	r3, #8
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	461a      	mov	r2, r3
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	3309      	adds	r3, #9
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	021b      	lsls	r3, r3, #8
 8003756:	b29b      	uxth	r3, r3
 8003758:	4413      	add	r3, r2
 800375a:	b299      	uxth	r1, r3
 800375c:	7d7b      	ldrb	r3, [r7, #21]
 800375e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003762:	fb02 f303 	mul.w	r3, r2, r3
 8003766:	68ba      	ldr	r2, [r7, #8]
 8003768:	4413      	add	r3, r2
 800376a:	b20a      	sxth	r2, r1
 800376c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[10] + (data[11] << 8));
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	330a      	adds	r3, #10
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	461a      	mov	r2, r3
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	330b      	adds	r3, #11
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	021b      	lsls	r3, r3, #8
 8003780:	b29b      	uxth	r3, r3
 8003782:	4413      	add	r3, r2
 8003784:	b299      	uxth	r1, r3
 8003786:	7d7b      	ldrb	r3, [r7, #21]
 8003788:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800378c:	fb02 f303 	mul.w	r3, r2, r3
 8003790:	68ba      	ldr	r2, [r7, #8]
 8003792:	4413      	add	r3, r2
 8003794:	b20a      	sxth	r2, r1
 8003796:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      ic[curr_ic].scell.sc_codes[6] = (data[12] + (data[13] << 8));
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	330c      	adds	r3, #12
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	461a      	mov	r2, r3
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	330d      	adds	r3, #13
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	021b      	lsls	r3, r3, #8
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	4413      	add	r3, r2
 80037ae:	b299      	uxth	r1, r3
 80037b0:	7d7b      	ldrb	r3, [r7, #21]
 80037b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037b6:	fb02 f303 	mul.w	r3, r2, r3
 80037ba:	68ba      	ldr	r2, [r7, #8]
 80037bc:	4413      	add	r3, r2
 80037be:	b20a      	sxth	r2, r1
 80037c0:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[14] + (data[15] << 8));
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	330e      	adds	r3, #14
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	461a      	mov	r2, r3
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	330f      	adds	r3, #15
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	021b      	lsls	r3, r3, #8
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	4413      	add	r3, r2
 80037d8:	b299      	uxth	r1, r3
 80037da:	7d7b      	ldrb	r3, [r7, #21]
 80037dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037e0:	fb02 f303 	mul.w	r3, r2, r3
 80037e4:	68ba      	ldr	r2, [r7, #8]
 80037e6:	4413      	add	r3, r2
 80037e8:	b20a      	sxth	r2, r1
 80037ea:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[16] + (data[17] << 8));
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	3310      	adds	r3, #16
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	461a      	mov	r2, r3
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	3311      	adds	r3, #17
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	021b      	lsls	r3, r3, #8
 80037fe:	b29b      	uxth	r3, r3
 8003800:	4413      	add	r3, r2
 8003802:	b299      	uxth	r1, r3
 8003804:	7d7b      	ldrb	r3, [r7, #21]
 8003806:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800380a:	fb02 f303 	mul.w	r3, r2, r3
 800380e:	68ba      	ldr	r2, [r7, #8]
 8003810:	4413      	add	r3, r2
 8003812:	b20a      	sxth	r2, r1
 8003814:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      ic[curr_ic].scell.sc_codes[9] = (data[18] + (data[19] << 8));
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	3312      	adds	r3, #18
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	461a      	mov	r2, r3
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	3313      	adds	r3, #19
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	021b      	lsls	r3, r3, #8
 8003828:	b29b      	uxth	r3, r3
 800382a:	4413      	add	r3, r2
 800382c:	b299      	uxth	r1, r3
 800382e:	7d7b      	ldrb	r3, [r7, #21]
 8003830:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003834:	fb02 f303 	mul.w	r3, r2, r3
 8003838:	68ba      	ldr	r2, [r7, #8]
 800383a:	4413      	add	r3, r2
 800383c:	b20a      	sxth	r2, r1
 800383e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[20] + (data[21] << 8));
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	3314      	adds	r3, #20
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	461a      	mov	r2, r3
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	3315      	adds	r3, #21
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	021b      	lsls	r3, r3, #8
 8003852:	b29b      	uxth	r3, r3
 8003854:	4413      	add	r3, r2
 8003856:	b299      	uxth	r1, r3
 8003858:	7d7b      	ldrb	r3, [r7, #21]
 800385a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800385e:	fb02 f303 	mul.w	r3, r2, r3
 8003862:	68ba      	ldr	r2, [r7, #8]
 8003864:	4413      	add	r3, r2
 8003866:	b20a      	sxth	r2, r1
 8003868:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[22] + (data[23] << 8));
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	3316      	adds	r3, #22
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	461a      	mov	r2, r3
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	3317      	adds	r3, #23
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	021b      	lsls	r3, r3, #8
 800387c:	b29b      	uxth	r3, r3
 800387e:	4413      	add	r3, r2
 8003880:	b299      	uxth	r1, r3
 8003882:	7d7b      	ldrb	r3, [r7, #21]
 8003884:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003888:	fb02 f303 	mul.w	r3, r2, r3
 800388c:	68ba      	ldr	r2, [r7, #8]
 800388e:	4413      	add	r3, r2
 8003890:	b20a      	sxth	r2, r1
 8003892:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      ic[curr_ic].scell.sc_codes[12] = (data[24] + (data[25] << 8));
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	3318      	adds	r3, #24
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	461a      	mov	r2, r3
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	3319      	adds	r3, #25
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	021b      	lsls	r3, r3, #8
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	4413      	add	r3, r2
 80038aa:	b299      	uxth	r1, r3
 80038ac:	7d7b      	ldrb	r3, [r7, #21]
 80038ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038b2:	fb02 f303 	mul.w	r3, r2, r3
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	4413      	add	r3, r2
 80038ba:	b20a      	sxth	r2, r1
 80038bc:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[26] + (data[27] << 8));
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	331a      	adds	r3, #26
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	461a      	mov	r2, r3
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	331b      	adds	r3, #27
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	021b      	lsls	r3, r3, #8
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	4413      	add	r3, r2
 80038d4:	b299      	uxth	r1, r3
 80038d6:	7d7b      	ldrb	r3, [r7, #21]
 80038d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038dc:	fb02 f303 	mul.w	r3, r2, r3
 80038e0:	68ba      	ldr	r2, [r7, #8]
 80038e2:	4413      	add	r3, r2
 80038e4:	b20a      	sxth	r2, r1
 80038e6:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[28] + (data[29] << 8));
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	331c      	adds	r3, #28
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	461a      	mov	r2, r3
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	331d      	adds	r3, #29
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	021b      	lsls	r3, r3, #8
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	4413      	add	r3, r2
 80038fe:	b299      	uxth	r1, r3
 8003900:	7d7b      	ldrb	r3, [r7, #21]
 8003902:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003906:	fb02 f303 	mul.w	r3, r2, r3
 800390a:	68ba      	ldr	r2, [r7, #8]
 800390c:	4413      	add	r3, r2
 800390e:	b20a      	sxth	r2, r1
 8003910:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      ic[curr_ic].scell.sc_codes[15] = (data[30] + (data[31] << 8));
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	331e      	adds	r3, #30
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	461a      	mov	r2, r3
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	331f      	adds	r3, #31
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	021b      	lsls	r3, r3, #8
 8003924:	b29b      	uxth	r3, r3
 8003926:	4413      	add	r3, r2
 8003928:	b299      	uxth	r1, r3
 800392a:	7d7b      	ldrb	r3, [r7, #21]
 800392c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003930:	fb02 f303 	mul.w	r3, r2, r3
 8003934:	68ba      	ldr	r2, [r7, #8]
 8003936:	4413      	add	r3, r2
 8003938:	b20a      	sxth	r2, r1
 800393a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 800393e:	e000      	b.n	8003942 <adBms6830ParseSCell+0x5da>

    default:
      break;
 8003940:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003942:	7d7b      	ldrb	r3, [r7, #21]
 8003944:	3301      	adds	r3, #1
 8003946:	757b      	strb	r3, [r7, #21]
 8003948:	7d7a      	ldrb	r2, [r7, #21]
 800394a:	7bfb      	ldrb	r3, [r7, #15]
 800394c:	429a      	cmp	r2, r3
 800394e:	f4ff ad31 	bcc.w	80033b4 <adBms6830ParseSCell+0x4c>
    }
  }
  free(data);
 8003952:	6938      	ldr	r0, [r7, #16]
 8003954:	f00e fcc0 	bl	80122d8 <free>
}
 8003958:	bf00      	nop
 800395a:	3718      	adds	r7, #24
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <adBms6830ParseFCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseFCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *fcv_data)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af00      	add	r7, sp, #0
 8003966:	60b9      	str	r1, [r7, #8]
 8003968:	607b      	str	r3, [r7, #4]
 800396a:	4603      	mov	r3, r0
 800396c:	73fb      	strb	r3, [r7, #15]
 800396e:	4613      	mov	r3, r2
 8003970:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003972:	2300      	movs	r3, #0
 8003974:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDFCALL_SIZE;}
 8003976:	7bbb      	ldrb	r3, [r7, #14]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d102      	bne.n	8003982 <adBms6830ParseFCell+0x22>
 800397c:	2322      	movs	r3, #34	@ 0x22
 800397e:	75fb      	strb	r3, [r7, #23]
 8003980:	e001      	b.n	8003986 <adBms6830ParseFCell+0x26>
  else {data_size = RX_DATA;}
 8003982:	2308      	movs	r3, #8
 8003984:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003986:	7dfb      	ldrb	r3, [r7, #23]
 8003988:	2101      	movs	r1, #1
 800398a:	4618      	mov	r0, r3
 800398c:	f00e fc76 	bl	801227c <calloc>
 8003990:	4603      	mov	r3, r0
 8003992:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d105      	bne.n	80039a6 <adBms6830ParseFCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse fcell memory \n");
    #else
    printf(" Failed to allocate parse fcell memory \n");
 800399a:	4894      	ldr	r0, [pc, #592]	@ (8003bec <adBms6830ParseFCell+0x28c>)
 800399c:	f00e fe84 	bl	80126a8 <puts>
    #endif
    exit(0);
 80039a0:	2000      	movs	r0, #0
 80039a2:	f00e fc87 	bl	80122b4 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80039a6:	2300      	movs	r3, #0
 80039a8:	757b      	strb	r3, [r7, #21]
 80039aa:	e2c9      	b.n	8003f40 <adBms6830ParseFCell+0x5e0>
  {
    memcpy(&data[0], &fcv_data[address], data_size); /* dst , src , size */
 80039ac:	7dbb      	ldrb	r3, [r7, #22]
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	4413      	add	r3, r2
 80039b2:	7dfa      	ldrb	r2, [r7, #23]
 80039b4:	4619      	mov	r1, r3
 80039b6:	6938      	ldr	r0, [r7, #16]
 80039b8:	f00e fff3 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (data_size));
 80039bc:	7d7b      	ldrb	r3, [r7, #21]
 80039be:	3301      	adds	r3, #1
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	7dfa      	ldrb	r2, [r7, #23]
 80039c4:	fb12 f303 	smulbb	r3, r2, r3
 80039c8:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 80039ca:	7bbb      	ldrb	r3, [r7, #14]
 80039cc:	2b06      	cmp	r3, #6
 80039ce:	f200 82b3 	bhi.w	8003f38 <adBms6830ParseFCell+0x5d8>
 80039d2:	a201      	add	r2, pc, #4	@ (adr r2, 80039d8 <adBms6830ParseFCell+0x78>)
 80039d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d8:	08003c99 	.word	0x08003c99
 80039dc:	080039f5 	.word	0x080039f5
 80039e0:	08003a73 	.word	0x08003a73
 80039e4:	08003af1 	.word	0x08003af1
 80039e8:	08003b6f 	.word	0x08003b6f
 80039ec:	08003bf1 	.word	0x08003bf1
 80039f0:	08003c6f 	.word	0x08003c6f
    {
    case A: /* Cell Register group A */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	461a      	mov	r2, r3
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	3301      	adds	r3, #1
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	021b      	lsls	r3, r3, #8
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	4413      	add	r3, r2
 8003a06:	b299      	uxth	r1, r3
 8003a08:	7d7b      	ldrb	r3, [r7, #21]
 8003a0a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a0e:	fb02 f303 	mul.w	r3, r2, r3
 8003a12:	68ba      	ldr	r2, [r7, #8]
 8003a14:	4413      	add	r3, r2
 8003a16:	b20a      	sxth	r2, r1
 8003a18:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	3302      	adds	r3, #2
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	461a      	mov	r2, r3
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	3303      	adds	r3, #3
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	021b      	lsls	r3, r3, #8
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	4413      	add	r3, r2
 8003a30:	b299      	uxth	r1, r3
 8003a32:	7d7b      	ldrb	r3, [r7, #21]
 8003a34:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a38:	fb02 f303 	mul.w	r3, r2, r3
 8003a3c:	68ba      	ldr	r2, [r7, #8]
 8003a3e:	4413      	add	r3, r2
 8003a40:	b20a      	sxth	r2, r1
 8003a42:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	3304      	adds	r3, #4
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	3305      	adds	r3, #5
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	021b      	lsls	r3, r3, #8
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	4413      	add	r3, r2
 8003a5a:	b299      	uxth	r1, r3
 8003a5c:	7d7b      	ldrb	r3, [r7, #21]
 8003a5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a62:	fb02 f303 	mul.w	r3, r2, r3
 8003a66:	68ba      	ldr	r2, [r7, #8]
 8003a68:	4413      	add	r3, r2
 8003a6a:	b20a      	sxth	r2, r1
 8003a6c:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      break;
 8003a70:	e263      	b.n	8003f3a <adBms6830ParseFCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].fcell.fc_codes[3] = (data[0] + (data[1] << 8));
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	461a      	mov	r2, r3
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	021b      	lsls	r3, r3, #8
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	4413      	add	r3, r2
 8003a84:	b299      	uxth	r1, r3
 8003a86:	7d7b      	ldrb	r3, [r7, #21]
 8003a88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a8c:	fb02 f303 	mul.w	r3, r2, r3
 8003a90:	68ba      	ldr	r2, [r7, #8]
 8003a92:	4413      	add	r3, r2
 8003a94:	b20a      	sxth	r2, r1
 8003a96:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[2] + (data[3] << 8));
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	3302      	adds	r3, #2
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	3303      	adds	r3, #3
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	021b      	lsls	r3, r3, #8
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	4413      	add	r3, r2
 8003aae:	b299      	uxth	r1, r3
 8003ab0:	7d7b      	ldrb	r3, [r7, #21]
 8003ab2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ab6:	fb02 f303 	mul.w	r3, r2, r3
 8003aba:	68ba      	ldr	r2, [r7, #8]
 8003abc:	4413      	add	r3, r2
 8003abe:	b20a      	sxth	r2, r1
 8003ac0:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[4] + (data[5] << 8));
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	3304      	adds	r3, #4
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	461a      	mov	r2, r3
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	3305      	adds	r3, #5
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	021b      	lsls	r3, r3, #8
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	4413      	add	r3, r2
 8003ad8:	b299      	uxth	r1, r3
 8003ada:	7d7b      	ldrb	r3, [r7, #21]
 8003adc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ae0:	fb02 f303 	mul.w	r3, r2, r3
 8003ae4:	68ba      	ldr	r2, [r7, #8]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	b20a      	sxth	r2, r1
 8003aea:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      break;
 8003aee:	e224      	b.n	8003f3a <adBms6830ParseFCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].fcell.fc_codes[6] = (data[0] + (data[1] << 8));
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	461a      	mov	r2, r3
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	3301      	adds	r3, #1
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	021b      	lsls	r3, r3, #8
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	4413      	add	r3, r2
 8003b02:	b299      	uxth	r1, r3
 8003b04:	7d7b      	ldrb	r3, [r7, #21]
 8003b06:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003b0a:	fb02 f303 	mul.w	r3, r2, r3
 8003b0e:	68ba      	ldr	r2, [r7, #8]
 8003b10:	4413      	add	r3, r2
 8003b12:	b20a      	sxth	r2, r1
 8003b14:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[2] + (data[3] << 8));
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	3302      	adds	r3, #2
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	461a      	mov	r2, r3
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	3303      	adds	r3, #3
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	021b      	lsls	r3, r3, #8
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	4413      	add	r3, r2
 8003b2c:	b299      	uxth	r1, r3
 8003b2e:	7d7b      	ldrb	r3, [r7, #21]
 8003b30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003b34:	fb02 f303 	mul.w	r3, r2, r3
 8003b38:	68ba      	ldr	r2, [r7, #8]
 8003b3a:	4413      	add	r3, r2
 8003b3c:	b20a      	sxth	r2, r1
 8003b3e:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[4] + (data[5] << 8));
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	3304      	adds	r3, #4
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	461a      	mov	r2, r3
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	3305      	adds	r3, #5
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	021b      	lsls	r3, r3, #8
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	4413      	add	r3, r2
 8003b56:	b299      	uxth	r1, r3
 8003b58:	7d7b      	ldrb	r3, [r7, #21]
 8003b5a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003b5e:	fb02 f303 	mul.w	r3, r2, r3
 8003b62:	68ba      	ldr	r2, [r7, #8]
 8003b64:	4413      	add	r3, r2
 8003b66:	b20a      	sxth	r2, r1
 8003b68:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      break;
 8003b6c:	e1e5      	b.n	8003f3a <adBms6830ParseFCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].fcell.fc_codes[9] =  (data[0] + (data[1] << 8));
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	461a      	mov	r2, r3
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	3301      	adds	r3, #1
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	021b      	lsls	r3, r3, #8
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	4413      	add	r3, r2
 8003b80:	b299      	uxth	r1, r3
 8003b82:	7d7b      	ldrb	r3, [r7, #21]
 8003b84:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003b88:	fb02 f303 	mul.w	r3, r2, r3
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	4413      	add	r3, r2
 8003b90:	b20a      	sxth	r2, r1
 8003b92:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[2] + (data[3] << 8));
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	3302      	adds	r3, #2
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	3303      	adds	r3, #3
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	021b      	lsls	r3, r3, #8
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	4413      	add	r3, r2
 8003baa:	b299      	uxth	r1, r3
 8003bac:	7d7b      	ldrb	r3, [r7, #21]
 8003bae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003bb2:	fb02 f303 	mul.w	r3, r2, r3
 8003bb6:	68ba      	ldr	r2, [r7, #8]
 8003bb8:	4413      	add	r3, r2
 8003bba:	b20a      	sxth	r2, r1
 8003bbc:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[4] + (data[5] << 8));
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	3304      	adds	r3, #4
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	461a      	mov	r2, r3
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	3305      	adds	r3, #5
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	021b      	lsls	r3, r3, #8
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	4413      	add	r3, r2
 8003bd4:	b299      	uxth	r1, r3
 8003bd6:	7d7b      	ldrb	r3, [r7, #21]
 8003bd8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003bdc:	fb02 f303 	mul.w	r3, r2, r3
 8003be0:	68ba      	ldr	r2, [r7, #8]
 8003be2:	4413      	add	r3, r2
 8003be4:	b20a      	sxth	r2, r1
 8003be6:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      break;
 8003bea:	e1a6      	b.n	8003f3a <adBms6830ParseFCell+0x5da>
 8003bec:	08013f38 	.word	0x08013f38

    case E: /* Cell Register group E */
      ic[curr_ic].fcell.fc_codes[12] = (data[0] + (data[1] << 8));
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	021b      	lsls	r3, r3, #8
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	4413      	add	r3, r2
 8003c02:	b299      	uxth	r1, r3
 8003c04:	7d7b      	ldrb	r3, [r7, #21]
 8003c06:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c0a:	fb02 f303 	mul.w	r3, r2, r3
 8003c0e:	68ba      	ldr	r2, [r7, #8]
 8003c10:	4413      	add	r3, r2
 8003c12:	b20a      	sxth	r2, r1
 8003c14:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[2] + (data[3] << 8));
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	3302      	adds	r3, #2
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	461a      	mov	r2, r3
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	3303      	adds	r3, #3
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	021b      	lsls	r3, r3, #8
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	4413      	add	r3, r2
 8003c2c:	b299      	uxth	r1, r3
 8003c2e:	7d7b      	ldrb	r3, [r7, #21]
 8003c30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c34:	fb02 f303 	mul.w	r3, r2, r3
 8003c38:	68ba      	ldr	r2, [r7, #8]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	b20a      	sxth	r2, r1
 8003c3e:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[4] + (data[5] << 8));
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	3304      	adds	r3, #4
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	461a      	mov	r2, r3
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	3305      	adds	r3, #5
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	021b      	lsls	r3, r3, #8
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	4413      	add	r3, r2
 8003c56:	b299      	uxth	r1, r3
 8003c58:	7d7b      	ldrb	r3, [r7, #21]
 8003c5a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c5e:	fb02 f303 	mul.w	r3, r2, r3
 8003c62:	68ba      	ldr	r2, [r7, #8]
 8003c64:	4413      	add	r3, r2
 8003c66:	b20a      	sxth	r2, r1
 8003c68:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      break;
 8003c6c:	e165      	b.n	8003f3a <adBms6830ParseFCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].fcell.fc_codes[15] = (data[0] + (data[1] << 8));
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	461a      	mov	r2, r3
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	3301      	adds	r3, #1
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	021b      	lsls	r3, r3, #8
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	4413      	add	r3, r2
 8003c80:	b299      	uxth	r1, r3
 8003c82:	7d7b      	ldrb	r3, [r7, #21]
 8003c84:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c88:	fb02 f303 	mul.w	r3, r2, r3
 8003c8c:	68ba      	ldr	r2, [r7, #8]
 8003c8e:	4413      	add	r3, r2
 8003c90:	b20a      	sxth	r2, r1
 8003c92:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 8003c96:	e150      	b.n	8003f3a <adBms6830ParseFCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	021b      	lsls	r3, r3, #8
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	4413      	add	r3, r2
 8003caa:	b299      	uxth	r1, r3
 8003cac:	7d7b      	ldrb	r3, [r7, #21]
 8003cae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003cb2:	fb02 f303 	mul.w	r3, r2, r3
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	4413      	add	r3, r2
 8003cba:	b20a      	sxth	r2, r1
 8003cbc:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	3302      	adds	r3, #2
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	3303      	adds	r3, #3
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	021b      	lsls	r3, r3, #8
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	4413      	add	r3, r2
 8003cd4:	b299      	uxth	r1, r3
 8003cd6:	7d7b      	ldrb	r3, [r7, #21]
 8003cd8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003cdc:	fb02 f303 	mul.w	r3, r2, r3
 8003ce0:	68ba      	ldr	r2, [r7, #8]
 8003ce2:	4413      	add	r3, r2
 8003ce4:	b20a      	sxth	r2, r1
 8003ce6:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	3304      	adds	r3, #4
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	3305      	adds	r3, #5
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	021b      	lsls	r3, r3, #8
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	4413      	add	r3, r2
 8003cfe:	b299      	uxth	r1, r3
 8003d00:	7d7b      	ldrb	r3, [r7, #21]
 8003d02:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d06:	fb02 f303 	mul.w	r3, r2, r3
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	b20a      	sxth	r2, r1
 8003d10:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      ic[curr_ic].fcell.fc_codes[3] = (data[6] + (data[7] << 8));
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	3306      	adds	r3, #6
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	3307      	adds	r3, #7
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	021b      	lsls	r3, r3, #8
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	4413      	add	r3, r2
 8003d28:	b299      	uxth	r1, r3
 8003d2a:	7d7b      	ldrb	r3, [r7, #21]
 8003d2c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d30:	fb02 f303 	mul.w	r3, r2, r3
 8003d34:	68ba      	ldr	r2, [r7, #8]
 8003d36:	4413      	add	r3, r2
 8003d38:	b20a      	sxth	r2, r1
 8003d3a:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[8] + (data[9] << 8));
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	3308      	adds	r3, #8
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	461a      	mov	r2, r3
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	3309      	adds	r3, #9
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	021b      	lsls	r3, r3, #8
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	4413      	add	r3, r2
 8003d52:	b299      	uxth	r1, r3
 8003d54:	7d7b      	ldrb	r3, [r7, #21]
 8003d56:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d5a:	fb02 f303 	mul.w	r3, r2, r3
 8003d5e:	68ba      	ldr	r2, [r7, #8]
 8003d60:	4413      	add	r3, r2
 8003d62:	b20a      	sxth	r2, r1
 8003d64:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[10] + (data[11] << 8));
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	330a      	adds	r3, #10
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	461a      	mov	r2, r3
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	330b      	adds	r3, #11
 8003d74:	781b      	ldrb	r3, [r3, #0]
 8003d76:	021b      	lsls	r3, r3, #8
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	4413      	add	r3, r2
 8003d7c:	b299      	uxth	r1, r3
 8003d7e:	7d7b      	ldrb	r3, [r7, #21]
 8003d80:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d84:	fb02 f303 	mul.w	r3, r2, r3
 8003d88:	68ba      	ldr	r2, [r7, #8]
 8003d8a:	4413      	add	r3, r2
 8003d8c:	b20a      	sxth	r2, r1
 8003d8e:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      ic[curr_ic].fcell.fc_codes[6] = (data[12] + (data[13] << 8));
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	330c      	adds	r3, #12
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	461a      	mov	r2, r3
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	330d      	adds	r3, #13
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	021b      	lsls	r3, r3, #8
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	4413      	add	r3, r2
 8003da6:	b299      	uxth	r1, r3
 8003da8:	7d7b      	ldrb	r3, [r7, #21]
 8003daa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003dae:	fb02 f303 	mul.w	r3, r2, r3
 8003db2:	68ba      	ldr	r2, [r7, #8]
 8003db4:	4413      	add	r3, r2
 8003db6:	b20a      	sxth	r2, r1
 8003db8:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[14] + (data[15] << 8));
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	330e      	adds	r3, #14
 8003dc0:	781b      	ldrb	r3, [r3, #0]
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	330f      	adds	r3, #15
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	021b      	lsls	r3, r3, #8
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	4413      	add	r3, r2
 8003dd0:	b299      	uxth	r1, r3
 8003dd2:	7d7b      	ldrb	r3, [r7, #21]
 8003dd4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003dd8:	fb02 f303 	mul.w	r3, r2, r3
 8003ddc:	68ba      	ldr	r2, [r7, #8]
 8003dde:	4413      	add	r3, r2
 8003de0:	b20a      	sxth	r2, r1
 8003de2:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[16] + (data[17] << 8));
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	3310      	adds	r3, #16
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	461a      	mov	r2, r3
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	3311      	adds	r3, #17
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	021b      	lsls	r3, r3, #8
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	4413      	add	r3, r2
 8003dfa:	b299      	uxth	r1, r3
 8003dfc:	7d7b      	ldrb	r3, [r7, #21]
 8003dfe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e02:	fb02 f303 	mul.w	r3, r2, r3
 8003e06:	68ba      	ldr	r2, [r7, #8]
 8003e08:	4413      	add	r3, r2
 8003e0a:	b20a      	sxth	r2, r1
 8003e0c:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      ic[curr_ic].fcell.fc_codes[9] =  (data[18] + (data[19] << 8));
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	3312      	adds	r3, #18
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	461a      	mov	r2, r3
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	3313      	adds	r3, #19
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	021b      	lsls	r3, r3, #8
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	4413      	add	r3, r2
 8003e24:	b299      	uxth	r1, r3
 8003e26:	7d7b      	ldrb	r3, [r7, #21]
 8003e28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e2c:	fb02 f303 	mul.w	r3, r2, r3
 8003e30:	68ba      	ldr	r2, [r7, #8]
 8003e32:	4413      	add	r3, r2
 8003e34:	b20a      	sxth	r2, r1
 8003e36:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[20] + (data[21] << 8));
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	3314      	adds	r3, #20
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	461a      	mov	r2, r3
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	3315      	adds	r3, #21
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	021b      	lsls	r3, r3, #8
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	4413      	add	r3, r2
 8003e4e:	b299      	uxth	r1, r3
 8003e50:	7d7b      	ldrb	r3, [r7, #21]
 8003e52:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e56:	fb02 f303 	mul.w	r3, r2, r3
 8003e5a:	68ba      	ldr	r2, [r7, #8]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	b20a      	sxth	r2, r1
 8003e60:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[22] + (data[23] << 8));
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	3316      	adds	r3, #22
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	3317      	adds	r3, #23
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	021b      	lsls	r3, r3, #8
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	4413      	add	r3, r2
 8003e78:	b299      	uxth	r1, r3
 8003e7a:	7d7b      	ldrb	r3, [r7, #21]
 8003e7c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e80:	fb02 f303 	mul.w	r3, r2, r3
 8003e84:	68ba      	ldr	r2, [r7, #8]
 8003e86:	4413      	add	r3, r2
 8003e88:	b20a      	sxth	r2, r1
 8003e8a:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      ic[curr_ic].fcell.fc_codes[12] = (data[24] + (data[25] << 8));
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	3318      	adds	r3, #24
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	461a      	mov	r2, r3
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	3319      	adds	r3, #25
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	021b      	lsls	r3, r3, #8
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	4413      	add	r3, r2
 8003ea2:	b299      	uxth	r1, r3
 8003ea4:	7d7b      	ldrb	r3, [r7, #21]
 8003ea6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003eaa:	fb02 f303 	mul.w	r3, r2, r3
 8003eae:	68ba      	ldr	r2, [r7, #8]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	b20a      	sxth	r2, r1
 8003eb4:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[26] + (data[27] << 8));
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	331a      	adds	r3, #26
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	331b      	adds	r3, #27
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	021b      	lsls	r3, r3, #8
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	4413      	add	r3, r2
 8003ecc:	b299      	uxth	r1, r3
 8003ece:	7d7b      	ldrb	r3, [r7, #21]
 8003ed0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ed4:	fb02 f303 	mul.w	r3, r2, r3
 8003ed8:	68ba      	ldr	r2, [r7, #8]
 8003eda:	4413      	add	r3, r2
 8003edc:	b20a      	sxth	r2, r1
 8003ede:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[28] + (data[29] << 8));
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	331c      	adds	r3, #28
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	461a      	mov	r2, r3
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	331d      	adds	r3, #29
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	021b      	lsls	r3, r3, #8
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	4413      	add	r3, r2
 8003ef6:	b299      	uxth	r1, r3
 8003ef8:	7d7b      	ldrb	r3, [r7, #21]
 8003efa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003efe:	fb02 f303 	mul.w	r3, r2, r3
 8003f02:	68ba      	ldr	r2, [r7, #8]
 8003f04:	4413      	add	r3, r2
 8003f06:	b20a      	sxth	r2, r1
 8003f08:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      ic[curr_ic].fcell.fc_codes[15] = (data[30] + (data[31] << 8));
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	331e      	adds	r3, #30
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	461a      	mov	r2, r3
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	331f      	adds	r3, #31
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	021b      	lsls	r3, r3, #8
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	4413      	add	r3, r2
 8003f20:	b299      	uxth	r1, r3
 8003f22:	7d7b      	ldrb	r3, [r7, #21]
 8003f24:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f28:	fb02 f303 	mul.w	r3, r2, r3
 8003f2c:	68ba      	ldr	r2, [r7, #8]
 8003f2e:	4413      	add	r3, r2
 8003f30:	b20a      	sxth	r2, r1
 8003f32:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 8003f36:	e000      	b.n	8003f3a <adBms6830ParseFCell+0x5da>

    default:
      break;
 8003f38:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003f3a:	7d7b      	ldrb	r3, [r7, #21]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	757b      	strb	r3, [r7, #21]
 8003f40:	7d7a      	ldrb	r2, [r7, #21]
 8003f42:	7bfb      	ldrb	r3, [r7, #15]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	f4ff ad31 	bcc.w	80039ac <adBms6830ParseFCell+0x4c>
    }
  }
  free(data);
 8003f4a:	6938      	ldr	r0, [r7, #16]
 8003f4c:	f00e f9c4 	bl	80122d8 <free>
}
 8003f50:	bf00      	nop
 8003f52:	3718      	adds	r7, #24
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}

08003f58 <adBms6830ParseAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *aux_data)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60b9      	str	r1, [r7, #8]
 8003f60:	607b      	str	r3, [r7, #4]
 8003f62:	4603      	mov	r3, r0
 8003f64:	73fb      	strb	r3, [r7, #15]
 8003f66:	4613      	mov	r3, r2
 8003f68:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-44);}  /* RDASALL_SIZE 68 byte - (RAUX 20 byte + STATUS 24 byte) */
 8003f6e:	7bbb      	ldrb	r3, [r7, #14]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d102      	bne.n	8003f7a <adBms6830ParseAux+0x22>
 8003f74:	231a      	movs	r3, #26
 8003f76:	75fb      	strb	r3, [r7, #23]
 8003f78:	e001      	b.n	8003f7e <adBms6830ParseAux+0x26>
  else {data_size = RX_DATA;}
 8003f7a:	2308      	movs	r3, #8
 8003f7c:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003f7e:	7dfb      	ldrb	r3, [r7, #23]
 8003f80:	2101      	movs	r1, #1
 8003f82:	4618      	mov	r0, r3
 8003f84:	f00e f97a 	bl	801227c <calloc>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d105      	bne.n	8003f9e <adBms6830ParseAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse aux memory \n");
    #else
    printf(" Failed to allocate parse aux memory \n");
 8003f92:	4892      	ldr	r0, [pc, #584]	@ (80041dc <adBms6830ParseAux+0x284>)
 8003f94:	f00e fb88 	bl	80126a8 <puts>
    #endif
    exit(0);
 8003f98:	2000      	movs	r0, #0
 8003f9a:	f00e f98b 	bl	80122b4 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	757b      	strb	r3, [r7, #21]
 8003fa2:	e21d      	b.n	80043e0 <adBms6830ParseAux+0x488>
  {
    memcpy(&data[0], &aux_data[address], data_size); /* dst , src , size */
 8003fa4:	7dbb      	ldrb	r3, [r7, #22]
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	4413      	add	r3, r2
 8003faa:	7dfa      	ldrb	r2, [r7, #23]
 8003fac:	4619      	mov	r1, r3
 8003fae:	6938      	ldr	r0, [r7, #16]
 8003fb0:	f00e fcf7 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003fb4:	7d7b      	ldrb	r3, [r7, #21]
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	7dfa      	ldrb	r2, [r7, #23]
 8003fbc:	fb12 f303 	smulbb	r3, r2, r3
 8003fc0:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8003fc2:	7bbb      	ldrb	r3, [r7, #14]
 8003fc4:	2b04      	cmp	r3, #4
 8003fc6:	f200 8207 	bhi.w	80043d8 <adBms6830ParseAux+0x480>
 8003fca:	a201      	add	r2, pc, #4	@ (adr r2, 8003fd0 <adBms6830ParseAux+0x78>)
 8003fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd0:	080041e1 	.word	0x080041e1
 8003fd4:	08003fe5 	.word	0x08003fe5
 8003fd8:	08004063 	.word	0x08004063
 8003fdc:	080040e1 	.word	0x080040e1
 8003fe0:	0800415f 	.word	0x0800415f
    {
    case A: /* Aux Register group A */
      ic[curr_ic].aux.a_codes[0] = (data[0] + (data[1] << 8));
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	461a      	mov	r2, r3
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	3301      	adds	r3, #1
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	021b      	lsls	r3, r3, #8
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	4413      	add	r3, r2
 8003ff6:	b299      	uxth	r1, r3
 8003ff8:	7d7b      	ldrb	r3, [r7, #21]
 8003ffa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ffe:	fb02 f303 	mul.w	r3, r2, r3
 8004002:	68ba      	ldr	r2, [r7, #8]
 8004004:	4413      	add	r3, r2
 8004006:	b20a      	sxth	r2, r1
 8004008:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1] = (data[2] + (data[3] << 8));
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	3302      	adds	r3, #2
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	461a      	mov	r2, r3
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	3303      	adds	r3, #3
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	021b      	lsls	r3, r3, #8
 800401c:	b29b      	uxth	r3, r3
 800401e:	4413      	add	r3, r2
 8004020:	b299      	uxth	r1, r3
 8004022:	7d7b      	ldrb	r3, [r7, #21]
 8004024:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004028:	fb02 f303 	mul.w	r3, r2, r3
 800402c:	68ba      	ldr	r2, [r7, #8]
 800402e:	4413      	add	r3, r2
 8004030:	b20a      	sxth	r2, r1
 8004032:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2] = (data[4] + (data[5] << 8));
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	3304      	adds	r3, #4
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	461a      	mov	r2, r3
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	3305      	adds	r3, #5
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	021b      	lsls	r3, r3, #8
 8004046:	b29b      	uxth	r3, r3
 8004048:	4413      	add	r3, r2
 800404a:	b299      	uxth	r1, r3
 800404c:	7d7b      	ldrb	r3, [r7, #21]
 800404e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004052:	fb02 f303 	mul.w	r3, r2, r3
 8004056:	68ba      	ldr	r2, [r7, #8]
 8004058:	4413      	add	r3, r2
 800405a:	b20a      	sxth	r2, r1
 800405c:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      break;
 8004060:	e1bb      	b.n	80043da <adBms6830ParseAux+0x482>

    case B: /* Aux Register group B */
      ic[curr_ic].aux.a_codes[3] = (data[0] + (data[1] << 8));
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	461a      	mov	r2, r3
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	3301      	adds	r3, #1
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	021b      	lsls	r3, r3, #8
 8004070:	b29b      	uxth	r3, r3
 8004072:	4413      	add	r3, r2
 8004074:	b299      	uxth	r1, r3
 8004076:	7d7b      	ldrb	r3, [r7, #21]
 8004078:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800407c:	fb02 f303 	mul.w	r3, r2, r3
 8004080:	68ba      	ldr	r2, [r7, #8]
 8004082:	4413      	add	r3, r2
 8004084:	b20a      	sxth	r2, r1
 8004086:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4] = (data[2] + (data[3] << 8));
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	3302      	adds	r3, #2
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	461a      	mov	r2, r3
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	3303      	adds	r3, #3
 8004096:	781b      	ldrb	r3, [r3, #0]
 8004098:	021b      	lsls	r3, r3, #8
 800409a:	b29b      	uxth	r3, r3
 800409c:	4413      	add	r3, r2
 800409e:	b299      	uxth	r1, r3
 80040a0:	7d7b      	ldrb	r3, [r7, #21]
 80040a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80040a6:	fb02 f303 	mul.w	r3, r2, r3
 80040aa:	68ba      	ldr	r2, [r7, #8]
 80040ac:	4413      	add	r3, r2
 80040ae:	b20a      	sxth	r2, r1
 80040b0:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5] = (data[4] + (data[5] << 8));
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	3304      	adds	r3, #4
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	461a      	mov	r2, r3
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	3305      	adds	r3, #5
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	021b      	lsls	r3, r3, #8
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	4413      	add	r3, r2
 80040c8:	b299      	uxth	r1, r3
 80040ca:	7d7b      	ldrb	r3, [r7, #21]
 80040cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80040d0:	fb02 f303 	mul.w	r3, r2, r3
 80040d4:	68ba      	ldr	r2, [r7, #8]
 80040d6:	4413      	add	r3, r2
 80040d8:	b20a      	sxth	r2, r1
 80040da:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      break;
 80040de:	e17c      	b.n	80043da <adBms6830ParseAux+0x482>

    case C: /* Aux Register group C */
      ic[curr_ic].aux.a_codes[6] = (data[0] + (data[1] << 8));
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	461a      	mov	r2, r3
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	3301      	adds	r3, #1
 80040ea:	781b      	ldrb	r3, [r3, #0]
 80040ec:	021b      	lsls	r3, r3, #8
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	4413      	add	r3, r2
 80040f2:	b299      	uxth	r1, r3
 80040f4:	7d7b      	ldrb	r3, [r7, #21]
 80040f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80040fa:	fb02 f303 	mul.w	r3, r2, r3
 80040fe:	68ba      	ldr	r2, [r7, #8]
 8004100:	4413      	add	r3, r2
 8004102:	b20a      	sxth	r2, r1
 8004104:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7] = (data[2] + (data[3] << 8));
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	3302      	adds	r3, #2
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	461a      	mov	r2, r3
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	3303      	adds	r3, #3
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	021b      	lsls	r3, r3, #8
 8004118:	b29b      	uxth	r3, r3
 800411a:	4413      	add	r3, r2
 800411c:	b299      	uxth	r1, r3
 800411e:	7d7b      	ldrb	r3, [r7, #21]
 8004120:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004124:	fb02 f303 	mul.w	r3, r2, r3
 8004128:	68ba      	ldr	r2, [r7, #8]
 800412a:	4413      	add	r3, r2
 800412c:	b20a      	sxth	r2, r1
 800412e:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8] = (data[4] + (data[5] << 8));
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	3304      	adds	r3, #4
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	461a      	mov	r2, r3
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	3305      	adds	r3, #5
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	021b      	lsls	r3, r3, #8
 8004142:	b29b      	uxth	r3, r3
 8004144:	4413      	add	r3, r2
 8004146:	b299      	uxth	r1, r3
 8004148:	7d7b      	ldrb	r3, [r7, #21]
 800414a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800414e:	fb02 f303 	mul.w	r3, r2, r3
 8004152:	68ba      	ldr	r2, [r7, #8]
 8004154:	4413      	add	r3, r2
 8004156:	b20a      	sxth	r2, r1
 8004158:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      break;
 800415c:	e13d      	b.n	80043da <adBms6830ParseAux+0x482>

    case D: /* Aux Register group D */
      ic[curr_ic].aux.a_codes[9] =  (data[0] + (data[1] << 8));
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	781b      	ldrb	r3, [r3, #0]
 8004162:	461a      	mov	r2, r3
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	3301      	adds	r3, #1
 8004168:	781b      	ldrb	r3, [r3, #0]
 800416a:	021b      	lsls	r3, r3, #8
 800416c:	b29b      	uxth	r3, r3
 800416e:	4413      	add	r3, r2
 8004170:	b299      	uxth	r1, r3
 8004172:	7d7b      	ldrb	r3, [r7, #21]
 8004174:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004178:	fb02 f303 	mul.w	r3, r2, r3
 800417c:	68ba      	ldr	r2, [r7, #8]
 800417e:	4413      	add	r3, r2
 8004180:	b20a      	sxth	r2, r1
 8004182:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] =  (data[2] + (data[3] << 8));
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	3302      	adds	r3, #2
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	461a      	mov	r2, r3
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	3303      	adds	r3, #3
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	021b      	lsls	r3, r3, #8
 8004196:	b29b      	uxth	r3, r3
 8004198:	4413      	add	r3, r2
 800419a:	b299      	uxth	r1, r3
 800419c:	7d7b      	ldrb	r3, [r7, #21]
 800419e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80041a2:	fb02 f303 	mul.w	r3, r2, r3
 80041a6:	68ba      	ldr	r2, [r7, #8]
 80041a8:	4413      	add	r3, r2
 80041aa:	b20a      	sxth	r2, r1
 80041ac:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] =  (data[4] + (data[5] << 8));
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	3304      	adds	r3, #4
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	461a      	mov	r2, r3
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	3305      	adds	r3, #5
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	021b      	lsls	r3, r3, #8
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	4413      	add	r3, r2
 80041c4:	b299      	uxth	r1, r3
 80041c6:	7d7b      	ldrb	r3, [r7, #21]
 80041c8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80041cc:	fb02 f303 	mul.w	r3, r2, r3
 80041d0:	68ba      	ldr	r2, [r7, #8]
 80041d2:	4413      	add	r3, r2
 80041d4:	b20a      	sxth	r2, r1
 80041d6:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
      break;
 80041da:	e0fe      	b.n	80043da <adBms6830ParseAux+0x482>
 80041dc:	08013f60 	.word	0x08013f60

   case ALL_GRP: /* Aux Register group ALL */
      ic[curr_ic].aux.a_codes[0]  = (data[0] + (data[1] << 8));
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	461a      	mov	r2, r3
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	3301      	adds	r3, #1
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	021b      	lsls	r3, r3, #8
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	4413      	add	r3, r2
 80041f2:	b299      	uxth	r1, r3
 80041f4:	7d7b      	ldrb	r3, [r7, #21]
 80041f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80041fa:	fb02 f303 	mul.w	r3, r2, r3
 80041fe:	68ba      	ldr	r2, [r7, #8]
 8004200:	4413      	add	r3, r2
 8004202:	b20a      	sxth	r2, r1
 8004204:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1]  = (data[2] + (data[3] << 8));
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	3302      	adds	r3, #2
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	461a      	mov	r2, r3
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	3303      	adds	r3, #3
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	021b      	lsls	r3, r3, #8
 8004218:	b29b      	uxth	r3, r3
 800421a:	4413      	add	r3, r2
 800421c:	b299      	uxth	r1, r3
 800421e:	7d7b      	ldrb	r3, [r7, #21]
 8004220:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004224:	fb02 f303 	mul.w	r3, r2, r3
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	4413      	add	r3, r2
 800422c:	b20a      	sxth	r2, r1
 800422e:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2]  = (data[4] + (data[5] << 8));
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	3304      	adds	r3, #4
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	461a      	mov	r2, r3
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	3305      	adds	r3, #5
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	021b      	lsls	r3, r3, #8
 8004242:	b29b      	uxth	r3, r3
 8004244:	4413      	add	r3, r2
 8004246:	b299      	uxth	r1, r3
 8004248:	7d7b      	ldrb	r3, [r7, #21]
 800424a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800424e:	fb02 f303 	mul.w	r3, r2, r3
 8004252:	68ba      	ldr	r2, [r7, #8]
 8004254:	4413      	add	r3, r2
 8004256:	b20a      	sxth	r2, r1
 8004258:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      ic[curr_ic].aux.a_codes[3]  = (data[6] + (data[7] << 8));
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	3306      	adds	r3, #6
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	461a      	mov	r2, r3
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	3307      	adds	r3, #7
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	021b      	lsls	r3, r3, #8
 800426c:	b29b      	uxth	r3, r3
 800426e:	4413      	add	r3, r2
 8004270:	b299      	uxth	r1, r3
 8004272:	7d7b      	ldrb	r3, [r7, #21]
 8004274:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004278:	fb02 f303 	mul.w	r3, r2, r3
 800427c:	68ba      	ldr	r2, [r7, #8]
 800427e:	4413      	add	r3, r2
 8004280:	b20a      	sxth	r2, r1
 8004282:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4]  = (data[8] + (data[9] << 8));
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	3308      	adds	r3, #8
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	461a      	mov	r2, r3
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	3309      	adds	r3, #9
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	021b      	lsls	r3, r3, #8
 8004296:	b29b      	uxth	r3, r3
 8004298:	4413      	add	r3, r2
 800429a:	b299      	uxth	r1, r3
 800429c:	7d7b      	ldrb	r3, [r7, #21]
 800429e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042a2:	fb02 f303 	mul.w	r3, r2, r3
 80042a6:	68ba      	ldr	r2, [r7, #8]
 80042a8:	4413      	add	r3, r2
 80042aa:	b20a      	sxth	r2, r1
 80042ac:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5]  = (data[10] + (data[11] << 8));
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	330a      	adds	r3, #10
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	461a      	mov	r2, r3
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	330b      	adds	r3, #11
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	021b      	lsls	r3, r3, #8
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	4413      	add	r3, r2
 80042c4:	b299      	uxth	r1, r3
 80042c6:	7d7b      	ldrb	r3, [r7, #21]
 80042c8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042cc:	fb02 f303 	mul.w	r3, r2, r3
 80042d0:	68ba      	ldr	r2, [r7, #8]
 80042d2:	4413      	add	r3, r2
 80042d4:	b20a      	sxth	r2, r1
 80042d6:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      ic[curr_ic].aux.a_codes[6]  = (data[12] + (data[13] << 8));
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	330c      	adds	r3, #12
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	461a      	mov	r2, r3
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	330d      	adds	r3, #13
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	021b      	lsls	r3, r3, #8
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	4413      	add	r3, r2
 80042ee:	b299      	uxth	r1, r3
 80042f0:	7d7b      	ldrb	r3, [r7, #21]
 80042f2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042f6:	fb02 f303 	mul.w	r3, r2, r3
 80042fa:	68ba      	ldr	r2, [r7, #8]
 80042fc:	4413      	add	r3, r2
 80042fe:	b20a      	sxth	r2, r1
 8004300:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7]  = (data[14] + (data[15] << 8));
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	330e      	adds	r3, #14
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	461a      	mov	r2, r3
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	330f      	adds	r3, #15
 8004310:	781b      	ldrb	r3, [r3, #0]
 8004312:	021b      	lsls	r3, r3, #8
 8004314:	b29b      	uxth	r3, r3
 8004316:	4413      	add	r3, r2
 8004318:	b299      	uxth	r1, r3
 800431a:	7d7b      	ldrb	r3, [r7, #21]
 800431c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004320:	fb02 f303 	mul.w	r3, r2, r3
 8004324:	68ba      	ldr	r2, [r7, #8]
 8004326:	4413      	add	r3, r2
 8004328:	b20a      	sxth	r2, r1
 800432a:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8]  = (data[16] + (data[17] << 8));
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	3310      	adds	r3, #16
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	461a      	mov	r2, r3
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	3311      	adds	r3, #17
 800433a:	781b      	ldrb	r3, [r3, #0]
 800433c:	021b      	lsls	r3, r3, #8
 800433e:	b29b      	uxth	r3, r3
 8004340:	4413      	add	r3, r2
 8004342:	b299      	uxth	r1, r3
 8004344:	7d7b      	ldrb	r3, [r7, #21]
 8004346:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800434a:	fb02 f303 	mul.w	r3, r2, r3
 800434e:	68ba      	ldr	r2, [r7, #8]
 8004350:	4413      	add	r3, r2
 8004352:	b20a      	sxth	r2, r1
 8004354:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      ic[curr_ic].aux.a_codes[9]  = (data[18] + (data[19] << 8));
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	3312      	adds	r3, #18
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	461a      	mov	r2, r3
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	3313      	adds	r3, #19
 8004364:	781b      	ldrb	r3, [r3, #0]
 8004366:	021b      	lsls	r3, r3, #8
 8004368:	b29b      	uxth	r3, r3
 800436a:	4413      	add	r3, r2
 800436c:	b299      	uxth	r1, r3
 800436e:	7d7b      	ldrb	r3, [r7, #21]
 8004370:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004374:	fb02 f303 	mul.w	r3, r2, r3
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	4413      	add	r3, r2
 800437c:	b20a      	sxth	r2, r1
 800437e:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] = (data[20] + (data[21] << 8));
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	3314      	adds	r3, #20
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	461a      	mov	r2, r3
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	3315      	adds	r3, #21
 800438e:	781b      	ldrb	r3, [r3, #0]
 8004390:	021b      	lsls	r3, r3, #8
 8004392:	b29b      	uxth	r3, r3
 8004394:	4413      	add	r3, r2
 8004396:	b299      	uxth	r1, r3
 8004398:	7d7b      	ldrb	r3, [r7, #21]
 800439a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800439e:	fb02 f303 	mul.w	r3, r2, r3
 80043a2:	68ba      	ldr	r2, [r7, #8]
 80043a4:	4413      	add	r3, r2
 80043a6:	b20a      	sxth	r2, r1
 80043a8:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] = (data[22] + (data[23] << 8));
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	3316      	adds	r3, #22
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	461a      	mov	r2, r3
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	3317      	adds	r3, #23
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	021b      	lsls	r3, r3, #8
 80043bc:	b29b      	uxth	r3, r3
 80043be:	4413      	add	r3, r2
 80043c0:	b299      	uxth	r1, r3
 80043c2:	7d7b      	ldrb	r3, [r7, #21]
 80043c4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043c8:	fb02 f303 	mul.w	r3, r2, r3
 80043cc:	68ba      	ldr	r2, [r7, #8]
 80043ce:	4413      	add	r3, r2
 80043d0:	b20a      	sxth	r2, r1
 80043d2:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
     break;
 80043d6:	e000      	b.n	80043da <adBms6830ParseAux+0x482>

    default:
      break;
 80043d8:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80043da:	7d7b      	ldrb	r3, [r7, #21]
 80043dc:	3301      	adds	r3, #1
 80043de:	757b      	strb	r3, [r7, #21]
 80043e0:	7d7a      	ldrb	r2, [r7, #21]
 80043e2:	7bfb      	ldrb	r3, [r7, #15]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	f4ff addd 	bcc.w	8003fa4 <adBms6830ParseAux+0x4c>
    }
  }
  free(data);
 80043ea:	6938      	ldr	r0, [r7, #16]
 80043ec:	f00d ff74 	bl	80122d8 <free>
}
 80043f0:	bf00      	nop
 80043f2:	3718      	adds	r7, #24
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <adBms6830ParseRAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseRAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *raux_data)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b086      	sub	sp, #24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60b9      	str	r1, [r7, #8]
 8004400:	607b      	str	r3, [r7, #4]
 8004402:	4603      	mov	r3, r0
 8004404:	73fb      	strb	r3, [r7, #15]
 8004406:	4613      	mov	r3, r2
 8004408:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 800440a:	2300      	movs	r3, #0
 800440c:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-48);}  /* RDASALL_SIZE 68 byte - (AUX 24 byte + STATUS 24 byte) */
 800440e:	7bbb      	ldrb	r3, [r7, #14]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d102      	bne.n	800441a <adBms6830ParseRAux+0x22>
 8004414:	2316      	movs	r3, #22
 8004416:	75fb      	strb	r3, [r7, #23]
 8004418:	e001      	b.n	800441e <adBms6830ParseRAux+0x26>
  else {data_size = RX_DATA;}
 800441a:	2308      	movs	r3, #8
 800441c:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 800441e:	7dfb      	ldrb	r3, [r7, #23]
 8004420:	2101      	movs	r1, #1
 8004422:	4618      	mov	r0, r3
 8004424:	f00d ff2a 	bl	801227c <calloc>
 8004428:	4603      	mov	r3, r0
 800442a:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d105      	bne.n	800443e <adBms6830ParseRAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse raux memory \n");
    #else
    printf(" Failed to allocate parse raux memory \n");
 8004432:	487d      	ldr	r0, [pc, #500]	@ (8004628 <adBms6830ParseRAux+0x230>)
 8004434:	f00e f938 	bl	80126a8 <puts>
    #endif
    exit(0);
 8004438:	2000      	movs	r0, #0
 800443a:	f00d ff3b 	bl	80122b4 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800443e:	2300      	movs	r3, #0
 8004440:	757b      	strb	r3, [r7, #21]
 8004442:	e1c9      	b.n	80047d8 <adBms6830ParseRAux+0x3e0>
  {
    memcpy(&data[0], &raux_data[address], data_size); /* dst , src , size */
 8004444:	7dbb      	ldrb	r3, [r7, #22]
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	4413      	add	r3, r2
 800444a:	7dfa      	ldrb	r2, [r7, #23]
 800444c:	4619      	mov	r1, r3
 800444e:	6938      	ldr	r0, [r7, #16]
 8004450:	f00e faa7 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8004454:	7d7b      	ldrb	r3, [r7, #21]
 8004456:	3301      	adds	r3, #1
 8004458:	b2db      	uxtb	r3, r3
 800445a:	7dfa      	ldrb	r2, [r7, #23]
 800445c:	fb12 f303 	smulbb	r3, r2, r3
 8004460:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8004462:	7bbb      	ldrb	r3, [r7, #14]
 8004464:	2b04      	cmp	r3, #4
 8004466:	f200 81b3 	bhi.w	80047d0 <adBms6830ParseRAux+0x3d8>
 800446a:	a201      	add	r2, pc, #4	@ (adr r2, 8004470 <adBms6830ParseRAux+0x78>)
 800446c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004470:	0800462d 	.word	0x0800462d
 8004474:	08004485 	.word	0x08004485
 8004478:	08004503 	.word	0x08004503
 800447c:	08004581 	.word	0x08004581
 8004480:	080045ff 	.word	0x080045ff
    {
    case A: /* RAux Register group A */
      ic[curr_ic].raux.ra_codes[0] = (data[0] + (data[1] << 8));
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	461a      	mov	r2, r3
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	3301      	adds	r3, #1
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	021b      	lsls	r3, r3, #8
 8004492:	b29b      	uxth	r3, r3
 8004494:	4413      	add	r3, r2
 8004496:	b299      	uxth	r1, r3
 8004498:	7d7b      	ldrb	r3, [r7, #21]
 800449a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800449e:	fb02 f303 	mul.w	r3, r2, r3
 80044a2:	68ba      	ldr	r2, [r7, #8]
 80044a4:	4413      	add	r3, r2
 80044a6:	b20a      	sxth	r2, r1
 80044a8:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1] = (data[2] + (data[3] << 8));
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	3302      	adds	r3, #2
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	461a      	mov	r2, r3
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	3303      	adds	r3, #3
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	021b      	lsls	r3, r3, #8
 80044bc:	b29b      	uxth	r3, r3
 80044be:	4413      	add	r3, r2
 80044c0:	b299      	uxth	r1, r3
 80044c2:	7d7b      	ldrb	r3, [r7, #21]
 80044c4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80044c8:	fb02 f303 	mul.w	r3, r2, r3
 80044cc:	68ba      	ldr	r2, [r7, #8]
 80044ce:	4413      	add	r3, r2
 80044d0:	b20a      	sxth	r2, r1
 80044d2:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2] = (data[4] + (data[5] << 8));
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	3304      	adds	r3, #4
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	461a      	mov	r2, r3
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	3305      	adds	r3, #5
 80044e2:	781b      	ldrb	r3, [r3, #0]
 80044e4:	021b      	lsls	r3, r3, #8
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	4413      	add	r3, r2
 80044ea:	b299      	uxth	r1, r3
 80044ec:	7d7b      	ldrb	r3, [r7, #21]
 80044ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80044f2:	fb02 f303 	mul.w	r3, r2, r3
 80044f6:	68ba      	ldr	r2, [r7, #8]
 80044f8:	4413      	add	r3, r2
 80044fa:	b20a      	sxth	r2, r1
 80044fc:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      break;
 8004500:	e167      	b.n	80047d2 <adBms6830ParseRAux+0x3da>

    case B: /* RAux Register group B */
      ic[curr_ic].raux.ra_codes[3] = (data[0] + (data[1] << 8));
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	461a      	mov	r2, r3
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	3301      	adds	r3, #1
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	021b      	lsls	r3, r3, #8
 8004510:	b29b      	uxth	r3, r3
 8004512:	4413      	add	r3, r2
 8004514:	b299      	uxth	r1, r3
 8004516:	7d7b      	ldrb	r3, [r7, #21]
 8004518:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800451c:	fb02 f303 	mul.w	r3, r2, r3
 8004520:	68ba      	ldr	r2, [r7, #8]
 8004522:	4413      	add	r3, r2
 8004524:	b20a      	sxth	r2, r1
 8004526:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4] = (data[2] + (data[3] << 8));
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	3302      	adds	r3, #2
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	461a      	mov	r2, r3
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	3303      	adds	r3, #3
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	021b      	lsls	r3, r3, #8
 800453a:	b29b      	uxth	r3, r3
 800453c:	4413      	add	r3, r2
 800453e:	b299      	uxth	r1, r3
 8004540:	7d7b      	ldrb	r3, [r7, #21]
 8004542:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004546:	fb02 f303 	mul.w	r3, r2, r3
 800454a:	68ba      	ldr	r2, [r7, #8]
 800454c:	4413      	add	r3, r2
 800454e:	b20a      	sxth	r2, r1
 8004550:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5] = (data[4] + (data[5] << 8));
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	3304      	adds	r3, #4
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	461a      	mov	r2, r3
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	3305      	adds	r3, #5
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	021b      	lsls	r3, r3, #8
 8004564:	b29b      	uxth	r3, r3
 8004566:	4413      	add	r3, r2
 8004568:	b299      	uxth	r1, r3
 800456a:	7d7b      	ldrb	r3, [r7, #21]
 800456c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004570:	fb02 f303 	mul.w	r3, r2, r3
 8004574:	68ba      	ldr	r2, [r7, #8]
 8004576:	4413      	add	r3, r2
 8004578:	b20a      	sxth	r2, r1
 800457a:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      break;
 800457e:	e128      	b.n	80047d2 <adBms6830ParseRAux+0x3da>

    case C: /* RAux Register group C */
      ic[curr_ic].raux.ra_codes[6] = (data[0] + (data[1] << 8));
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	461a      	mov	r2, r3
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	3301      	adds	r3, #1
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	021b      	lsls	r3, r3, #8
 800458e:	b29b      	uxth	r3, r3
 8004590:	4413      	add	r3, r2
 8004592:	b299      	uxth	r1, r3
 8004594:	7d7b      	ldrb	r3, [r7, #21]
 8004596:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800459a:	fb02 f303 	mul.w	r3, r2, r3
 800459e:	68ba      	ldr	r2, [r7, #8]
 80045a0:	4413      	add	r3, r2
 80045a2:	b20a      	sxth	r2, r1
 80045a4:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7] = (data[2] + (data[3] << 8));
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	3302      	adds	r3, #2
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	461a      	mov	r2, r3
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	3303      	adds	r3, #3
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	021b      	lsls	r3, r3, #8
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	4413      	add	r3, r2
 80045bc:	b299      	uxth	r1, r3
 80045be:	7d7b      	ldrb	r3, [r7, #21]
 80045c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80045c4:	fb02 f303 	mul.w	r3, r2, r3
 80045c8:	68ba      	ldr	r2, [r7, #8]
 80045ca:	4413      	add	r3, r2
 80045cc:	b20a      	sxth	r2, r1
 80045ce:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8] = (data[4] + (data[5] << 8));
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	3304      	adds	r3, #4
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	461a      	mov	r2, r3
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	3305      	adds	r3, #5
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	021b      	lsls	r3, r3, #8
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	4413      	add	r3, r2
 80045e6:	b299      	uxth	r1, r3
 80045e8:	7d7b      	ldrb	r3, [r7, #21]
 80045ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80045ee:	fb02 f303 	mul.w	r3, r2, r3
 80045f2:	68ba      	ldr	r2, [r7, #8]
 80045f4:	4413      	add	r3, r2
 80045f6:	b20a      	sxth	r2, r1
 80045f8:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      break;
 80045fc:	e0e9      	b.n	80047d2 <adBms6830ParseRAux+0x3da>

    case D: /* RAux Register group D */
      ic[curr_ic].raux.ra_codes[9] =  (data[0] + (data[1] << 8));
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	781b      	ldrb	r3, [r3, #0]
 8004602:	461a      	mov	r2, r3
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	3301      	adds	r3, #1
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	021b      	lsls	r3, r3, #8
 800460c:	b29b      	uxth	r3, r3
 800460e:	4413      	add	r3, r2
 8004610:	b299      	uxth	r1, r3
 8004612:	7d7b      	ldrb	r3, [r7, #21]
 8004614:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004618:	fb02 f303 	mul.w	r3, r2, r3
 800461c:	68ba      	ldr	r2, [r7, #8]
 800461e:	4413      	add	r3, r2
 8004620:	b20a      	sxth	r2, r1
 8004622:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
      break;
 8004626:	e0d4      	b.n	80047d2 <adBms6830ParseRAux+0x3da>
 8004628:	08013f88 	.word	0x08013f88

    case ALL_GRP: /* RAux Register group ALL */
      ic[curr_ic].raux.ra_codes[0]  = (data[0] + (data[1] << 8));
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	461a      	mov	r2, r3
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	3301      	adds	r3, #1
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	021b      	lsls	r3, r3, #8
 800463a:	b29b      	uxth	r3, r3
 800463c:	4413      	add	r3, r2
 800463e:	b299      	uxth	r1, r3
 8004640:	7d7b      	ldrb	r3, [r7, #21]
 8004642:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004646:	fb02 f303 	mul.w	r3, r2, r3
 800464a:	68ba      	ldr	r2, [r7, #8]
 800464c:	4413      	add	r3, r2
 800464e:	b20a      	sxth	r2, r1
 8004650:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1]  = (data[2] + (data[3] << 8));
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	3302      	adds	r3, #2
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	461a      	mov	r2, r3
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	3303      	adds	r3, #3
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	021b      	lsls	r3, r3, #8
 8004664:	b29b      	uxth	r3, r3
 8004666:	4413      	add	r3, r2
 8004668:	b299      	uxth	r1, r3
 800466a:	7d7b      	ldrb	r3, [r7, #21]
 800466c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004670:	fb02 f303 	mul.w	r3, r2, r3
 8004674:	68ba      	ldr	r2, [r7, #8]
 8004676:	4413      	add	r3, r2
 8004678:	b20a      	sxth	r2, r1
 800467a:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2]  = (data[4] + (data[5] << 8));
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	3304      	adds	r3, #4
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	461a      	mov	r2, r3
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	3305      	adds	r3, #5
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	021b      	lsls	r3, r3, #8
 800468e:	b29b      	uxth	r3, r3
 8004690:	4413      	add	r3, r2
 8004692:	b299      	uxth	r1, r3
 8004694:	7d7b      	ldrb	r3, [r7, #21]
 8004696:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800469a:	fb02 f303 	mul.w	r3, r2, r3
 800469e:	68ba      	ldr	r2, [r7, #8]
 80046a0:	4413      	add	r3, r2
 80046a2:	b20a      	sxth	r2, r1
 80046a4:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      ic[curr_ic].raux.ra_codes[3]  = (data[6] + (data[7] << 8));
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	3306      	adds	r3, #6
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	461a      	mov	r2, r3
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	3307      	adds	r3, #7
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	021b      	lsls	r3, r3, #8
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	4413      	add	r3, r2
 80046bc:	b299      	uxth	r1, r3
 80046be:	7d7b      	ldrb	r3, [r7, #21]
 80046c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046c4:	fb02 f303 	mul.w	r3, r2, r3
 80046c8:	68ba      	ldr	r2, [r7, #8]
 80046ca:	4413      	add	r3, r2
 80046cc:	b20a      	sxth	r2, r1
 80046ce:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4]  = (data[8] + (data[9] << 8));
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	3308      	adds	r3, #8
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	461a      	mov	r2, r3
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	3309      	adds	r3, #9
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	021b      	lsls	r3, r3, #8
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	4413      	add	r3, r2
 80046e6:	b299      	uxth	r1, r3
 80046e8:	7d7b      	ldrb	r3, [r7, #21]
 80046ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046ee:	fb02 f303 	mul.w	r3, r2, r3
 80046f2:	68ba      	ldr	r2, [r7, #8]
 80046f4:	4413      	add	r3, r2
 80046f6:	b20a      	sxth	r2, r1
 80046f8:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5]  = (data[10] + (data[11] << 8));
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	330a      	adds	r3, #10
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	461a      	mov	r2, r3
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	330b      	adds	r3, #11
 8004708:	781b      	ldrb	r3, [r3, #0]
 800470a:	021b      	lsls	r3, r3, #8
 800470c:	b29b      	uxth	r3, r3
 800470e:	4413      	add	r3, r2
 8004710:	b299      	uxth	r1, r3
 8004712:	7d7b      	ldrb	r3, [r7, #21]
 8004714:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004718:	fb02 f303 	mul.w	r3, r2, r3
 800471c:	68ba      	ldr	r2, [r7, #8]
 800471e:	4413      	add	r3, r2
 8004720:	b20a      	sxth	r2, r1
 8004722:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      ic[curr_ic].raux.ra_codes[6]  = (data[12] + (data[13] << 8));
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	330c      	adds	r3, #12
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	461a      	mov	r2, r3
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	330d      	adds	r3, #13
 8004732:	781b      	ldrb	r3, [r3, #0]
 8004734:	021b      	lsls	r3, r3, #8
 8004736:	b29b      	uxth	r3, r3
 8004738:	4413      	add	r3, r2
 800473a:	b299      	uxth	r1, r3
 800473c:	7d7b      	ldrb	r3, [r7, #21]
 800473e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004742:	fb02 f303 	mul.w	r3, r2, r3
 8004746:	68ba      	ldr	r2, [r7, #8]
 8004748:	4413      	add	r3, r2
 800474a:	b20a      	sxth	r2, r1
 800474c:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7]  = (data[14] + (data[15] << 8));
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	330e      	adds	r3, #14
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	461a      	mov	r2, r3
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	330f      	adds	r3, #15
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	021b      	lsls	r3, r3, #8
 8004760:	b29b      	uxth	r3, r3
 8004762:	4413      	add	r3, r2
 8004764:	b299      	uxth	r1, r3
 8004766:	7d7b      	ldrb	r3, [r7, #21]
 8004768:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800476c:	fb02 f303 	mul.w	r3, r2, r3
 8004770:	68ba      	ldr	r2, [r7, #8]
 8004772:	4413      	add	r3, r2
 8004774:	b20a      	sxth	r2, r1
 8004776:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8]  = (data[16] + (data[17] << 8));
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	3310      	adds	r3, #16
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	461a      	mov	r2, r3
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	3311      	adds	r3, #17
 8004786:	781b      	ldrb	r3, [r3, #0]
 8004788:	021b      	lsls	r3, r3, #8
 800478a:	b29b      	uxth	r3, r3
 800478c:	4413      	add	r3, r2
 800478e:	b299      	uxth	r1, r3
 8004790:	7d7b      	ldrb	r3, [r7, #21]
 8004792:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004796:	fb02 f303 	mul.w	r3, r2, r3
 800479a:	68ba      	ldr	r2, [r7, #8]
 800479c:	4413      	add	r3, r2
 800479e:	b20a      	sxth	r2, r1
 80047a0:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      ic[curr_ic].raux.ra_codes[9]  = (data[18] + (data[19] << 8));
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	3312      	adds	r3, #18
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	461a      	mov	r2, r3
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	3313      	adds	r3, #19
 80047b0:	781b      	ldrb	r3, [r3, #0]
 80047b2:	021b      	lsls	r3, r3, #8
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	4413      	add	r3, r2
 80047b8:	b299      	uxth	r1, r3
 80047ba:	7d7b      	ldrb	r3, [r7, #21]
 80047bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047c0:	fb02 f303 	mul.w	r3, r2, r3
 80047c4:	68ba      	ldr	r2, [r7, #8]
 80047c6:	4413      	add	r3, r2
 80047c8:	b20a      	sxth	r2, r1
 80047ca:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
     break;
 80047ce:	e000      	b.n	80047d2 <adBms6830ParseRAux+0x3da>

    default:
      break;
 80047d0:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80047d2:	7d7b      	ldrb	r3, [r7, #21]
 80047d4:	3301      	adds	r3, #1
 80047d6:	757b      	strb	r3, [r7, #21]
 80047d8:	7d7a      	ldrb	r2, [r7, #21]
 80047da:	7bfb      	ldrb	r3, [r7, #15]
 80047dc:	429a      	cmp	r2, r3
 80047de:	f4ff ae31 	bcc.w	8004444 <adBms6830ParseRAux+0x4c>
    }
  }
  free(data);
 80047e2:	6938      	ldr	r0, [r7, #16]
 80047e4:	f00d fd78 	bl	80122d8 <free>
}
 80047e8:	bf00      	nop
 80047ea:	3718      	adds	r7, #24
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <adBms6830ParseStatusA>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusA(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	4603      	mov	r3, r0
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]
 80047fc:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80047fe:	2300      	movs	r3, #0
 8004800:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004802:	2300      	movs	r3, #0
 8004804:	75bb      	strb	r3, [r7, #22]
 8004806:	e07a      	b.n	80048fe <adBms6830ParseStatusA+0x10e>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004808:	7dbb      	ldrb	r3, [r7, #22]
 800480a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800480e:	fb02 f303 	mul.w	r3, r2, r3
 8004812:	68ba      	ldr	r2, [r7, #8]
 8004814:	4413      	add	r3, r2
 8004816:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 800481a:	7dfb      	ldrb	r3, [r7, #23]
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	4413      	add	r3, r2
 8004820:	2208      	movs	r2, #8
 8004822:	4619      	mov	r1, r3
 8004824:	f00e f8bd 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004828:	7dbb      	ldrb	r3, [r7, #22]
 800482a:	3301      	adds	r3, #1
 800482c:	b2db      	uxtb	r3, r3
 800482e:	00db      	lsls	r3, r3, #3
 8004830:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].stata.vref2   = (ic[curr_ic].stat.rx_data[0] | (ic[curr_ic].stat.rx_data[1] << 8));
 8004832:	7dbb      	ldrb	r3, [r7, #22]
 8004834:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004838:	fb02 f303 	mul.w	r3, r2, r3
 800483c:	68ba      	ldr	r2, [r7, #8]
 800483e:	4413      	add	r3, r2
 8004840:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004844:	b21a      	sxth	r2, r3
 8004846:	7dbb      	ldrb	r3, [r7, #22]
 8004848:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800484c:	fb01 f303 	mul.w	r3, r1, r3
 8004850:	68b9      	ldr	r1, [r7, #8]
 8004852:	440b      	add	r3, r1
 8004854:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004858:	021b      	lsls	r3, r3, #8
 800485a:	b21b      	sxth	r3, r3
 800485c:	4313      	orrs	r3, r2
 800485e:	b219      	sxth	r1, r3
 8004860:	7dbb      	ldrb	r3, [r7, #22]
 8004862:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004866:	fb02 f303 	mul.w	r3, r2, r3
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	4413      	add	r3, r2
 800486e:	b28a      	uxth	r2, r1
 8004870:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
    ic[curr_ic].stata.itmp = (ic[curr_ic].stat.rx_data[2] | (ic[curr_ic].stat.rx_data[3] << 8));
 8004874:	7dbb      	ldrb	r3, [r7, #22]
 8004876:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800487a:	fb02 f303 	mul.w	r3, r2, r3
 800487e:	68ba      	ldr	r2, [r7, #8]
 8004880:	4413      	add	r3, r2
 8004882:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004886:	b21a      	sxth	r2, r3
 8004888:	7dbb      	ldrb	r3, [r7, #22]
 800488a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800488e:	fb01 f303 	mul.w	r3, r1, r3
 8004892:	68b9      	ldr	r1, [r7, #8]
 8004894:	440b      	add	r3, r1
 8004896:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 800489a:	021b      	lsls	r3, r3, #8
 800489c:	b21b      	sxth	r3, r3
 800489e:	4313      	orrs	r3, r2
 80048a0:	b219      	sxth	r1, r3
 80048a2:	7dbb      	ldrb	r3, [r7, #22]
 80048a4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048a8:	fb02 f303 	mul.w	r3, r2, r3
 80048ac:	68ba      	ldr	r2, [r7, #8]
 80048ae:	4413      	add	r3, r2
 80048b0:	b28a      	uxth	r2, r1
 80048b2:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
    ic[curr_ic].stata.vref3   = (ic[curr_ic].stat.rx_data[4] | (ic[curr_ic].stat.rx_data[5] << 8));
 80048b6:	7dbb      	ldrb	r3, [r7, #22]
 80048b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048bc:	fb02 f303 	mul.w	r3, r2, r3
 80048c0:	68ba      	ldr	r2, [r7, #8]
 80048c2:	4413      	add	r3, r2
 80048c4:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80048c8:	b21a      	sxth	r2, r3
 80048ca:	7dbb      	ldrb	r3, [r7, #22]
 80048cc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80048d0:	fb01 f303 	mul.w	r3, r1, r3
 80048d4:	68b9      	ldr	r1, [r7, #8]
 80048d6:	440b      	add	r3, r1
 80048d8:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80048dc:	021b      	lsls	r3, r3, #8
 80048de:	b21b      	sxth	r3, r3
 80048e0:	4313      	orrs	r3, r2
 80048e2:	b219      	sxth	r1, r3
 80048e4:	7dbb      	ldrb	r3, [r7, #22]
 80048e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048ea:	fb02 f303 	mul.w	r3, r2, r3
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	4413      	add	r3, r2
 80048f2:	b28a      	uxth	r2, r1
 80048f4:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80048f8:	7dbb      	ldrb	r3, [r7, #22]
 80048fa:	3301      	adds	r3, #1
 80048fc:	75bb      	strb	r3, [r7, #22]
 80048fe:	7dba      	ldrb	r2, [r7, #22]
 8004900:	7bfb      	ldrb	r3, [r7, #15]
 8004902:	429a      	cmp	r2, r3
 8004904:	d380      	bcc.n	8004808 <adBms6830ParseStatusA+0x18>
  }
}
 8004906:	bf00      	nop
 8004908:	bf00      	nop
 800490a:	3718      	adds	r7, #24
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <adBms6830ParseStatusB>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusB(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b086      	sub	sp, #24
 8004914:	af00      	add	r7, sp, #0
 8004916:	4603      	mov	r3, r0
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
 800491c:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 800491e:	2300      	movs	r3, #0
 8004920:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004922:	2300      	movs	r3, #0
 8004924:	75bb      	strb	r3, [r7, #22]
 8004926:	e077      	b.n	8004a18 <adBms6830ParseStatusB+0x108>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004928:	7dbb      	ldrb	r3, [r7, #22]
 800492a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800492e:	fb02 f303 	mul.w	r3, r2, r3
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	4413      	add	r3, r2
 8004936:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 800493a:	7dfb      	ldrb	r3, [r7, #23]
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	4413      	add	r3, r2
 8004940:	2208      	movs	r2, #8
 8004942:	4619      	mov	r1, r3
 8004944:	f00e f82d 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004948:	7dbb      	ldrb	r3, [r7, #22]
 800494a:	3301      	adds	r3, #1
 800494c:	b2db      	uxtb	r3, r3
 800494e:	00db      	lsls	r3, r3, #3
 8004950:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statb.vd   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004952:	7dbb      	ldrb	r3, [r7, #22]
 8004954:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004958:	fb02 f303 	mul.w	r3, r2, r3
 800495c:	68ba      	ldr	r2, [r7, #8]
 800495e:	4413      	add	r3, r2
 8004960:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004964:	4618      	mov	r0, r3
 8004966:	7dbb      	ldrb	r3, [r7, #22]
 8004968:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800496c:	fb02 f303 	mul.w	r3, r2, r3
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	4413      	add	r3, r2
 8004974:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004978:	021b      	lsls	r3, r3, #8
 800497a:	b29a      	uxth	r2, r3
 800497c:	7dbb      	ldrb	r3, [r7, #22]
 800497e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004982:	fb01 f303 	mul.w	r3, r1, r3
 8004986:	68b9      	ldr	r1, [r7, #8]
 8004988:	440b      	add	r3, r1
 800498a:	4402      	add	r2, r0
 800498c:	b292      	uxth	r2, r2
 800498e:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
    ic[curr_ic].statb.va = (ic[curr_ic].stat.rx_data[2] + (ic[curr_ic].stat.rx_data[3] << 8));
 8004992:	7dbb      	ldrb	r3, [r7, #22]
 8004994:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004998:	fb02 f303 	mul.w	r3, r2, r3
 800499c:	68ba      	ldr	r2, [r7, #8]
 800499e:	4413      	add	r3, r2
 80049a0:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80049a4:	4618      	mov	r0, r3
 80049a6:	7dbb      	ldrb	r3, [r7, #22]
 80049a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049ac:	fb02 f303 	mul.w	r3, r2, r3
 80049b0:	68ba      	ldr	r2, [r7, #8]
 80049b2:	4413      	add	r3, r2
 80049b4:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80049b8:	021b      	lsls	r3, r3, #8
 80049ba:	b29a      	uxth	r2, r3
 80049bc:	7dbb      	ldrb	r3, [r7, #22]
 80049be:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80049c2:	fb01 f303 	mul.w	r3, r1, r3
 80049c6:	68b9      	ldr	r1, [r7, #8]
 80049c8:	440b      	add	r3, r1
 80049ca:	4402      	add	r2, r0
 80049cc:	b292      	uxth	r2, r2
 80049ce:	f8a3 20d4 	strh.w	r2, [r3, #212]	@ 0xd4
    ic[curr_ic].statb.vr4k   = (ic[curr_ic].stat.rx_data[4] + (ic[curr_ic].stat.rx_data[5] << 8));
 80049d2:	7dbb      	ldrb	r3, [r7, #22]
 80049d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049d8:	fb02 f303 	mul.w	r3, r2, r3
 80049dc:	68ba      	ldr	r2, [r7, #8]
 80049de:	4413      	add	r3, r2
 80049e0:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80049e4:	4618      	mov	r0, r3
 80049e6:	7dbb      	ldrb	r3, [r7, #22]
 80049e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049ec:	fb02 f303 	mul.w	r3, r2, r3
 80049f0:	68ba      	ldr	r2, [r7, #8]
 80049f2:	4413      	add	r3, r2
 80049f4:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80049f8:	021b      	lsls	r3, r3, #8
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	7dbb      	ldrb	r3, [r7, #22]
 80049fe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004a02:	fb01 f303 	mul.w	r3, r1, r3
 8004a06:	68b9      	ldr	r1, [r7, #8]
 8004a08:	440b      	add	r3, r1
 8004a0a:	4402      	add	r2, r0
 8004a0c:	b292      	uxth	r2, r2
 8004a0e:	f8a3 20d6 	strh.w	r2, [r3, #214]	@ 0xd6
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004a12:	7dbb      	ldrb	r3, [r7, #22]
 8004a14:	3301      	adds	r3, #1
 8004a16:	75bb      	strb	r3, [r7, #22]
 8004a18:	7dba      	ldrb	r2, [r7, #22]
 8004a1a:	7bfb      	ldrb	r3, [r7, #15]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d383      	bcc.n	8004928 <adBms6830ParseStatusB+0x18>
  }
}
 8004a20:	bf00      	nop
 8004a22:	bf00      	nop
 8004a24:	3718      	adds	r7, #24
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}

08004a2a <adBms6830ParseStatusC>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusC(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004a2a:	b580      	push	{r7, lr}
 8004a2c:	b086      	sub	sp, #24
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	4603      	mov	r3, r0
 8004a32:	60b9      	str	r1, [r7, #8]
 8004a34:	607a      	str	r2, [r7, #4]
 8004a36:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	75bb      	strb	r3, [r7, #22]
 8004a40:	e1e7      	b.n	8004e12 <adBms6830ParseStatusC+0x3e8>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004a42:	7dbb      	ldrb	r3, [r7, #22]
 8004a44:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a48:	fb02 f303 	mul.w	r3, r2, r3
 8004a4c:	68ba      	ldr	r2, [r7, #8]
 8004a4e:	4413      	add	r3, r2
 8004a50:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004a54:	7dfb      	ldrb	r3, [r7, #23]
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	4413      	add	r3, r2
 8004a5a:	2208      	movs	r2, #8
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	f00d ffa0 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004a62:	7dbb      	ldrb	r3, [r7, #22]
 8004a64:	3301      	adds	r3, #1
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	00db      	lsls	r3, r3, #3
 8004a6a:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statc.cs_flt   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004a6c:	7dbb      	ldrb	r3, [r7, #22]
 8004a6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a72:	fb02 f303 	mul.w	r3, r2, r3
 8004a76:	68ba      	ldr	r2, [r7, #8]
 8004a78:	4413      	add	r3, r2
 8004a7a:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004a7e:	4618      	mov	r0, r3
 8004a80:	7dbb      	ldrb	r3, [r7, #22]
 8004a82:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a86:	fb02 f303 	mul.w	r3, r2, r3
 8004a8a:	68ba      	ldr	r2, [r7, #8]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004a92:	021b      	lsls	r3, r3, #8
 8004a94:	b29a      	uxth	r2, r3
 8004a96:	7dbb      	ldrb	r3, [r7, #22]
 8004a98:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004a9c:	fb01 f303 	mul.w	r3, r1, r3
 8004aa0:	68b9      	ldr	r1, [r7, #8]
 8004aa2:	440b      	add	r3, r1
 8004aa4:	4402      	add	r2, r0
 8004aa6:	b292      	uxth	r2, r2
 8004aa8:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
    ic[curr_ic].statc.otp2_med = (ic[curr_ic].stat.rx_data[4] & 0x01);
 8004aac:	7dbb      	ldrb	r3, [r7, #22]
 8004aae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ab2:	fb02 f303 	mul.w	r3, r2, r3
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	4413      	add	r3, r2
 8004aba:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 8004abe:	7dbb      	ldrb	r3, [r7, #22]
 8004ac0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ac4:	fb02 f303 	mul.w	r3, r2, r3
 8004ac8:	68ba      	ldr	r2, [r7, #8]
 8004aca:	441a      	add	r2, r3
 8004acc:	460b      	mov	r3, r1
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	b2d9      	uxtb	r1, r3
 8004ad4:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004ad8:	f361 13c7 	bfi	r3, r1, #7, #1
 8004adc:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp2_ed = ((ic[curr_ic].stat.rx_data[4] & 0x02) >> 1);
 8004ae0:	7dbb      	ldrb	r3, [r7, #22]
 8004ae2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ae6:	fb02 f303 	mul.w	r3, r2, r3
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	4413      	add	r3, r2
 8004aee:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004af2:	1059      	asrs	r1, r3, #1
 8004af4:	7dbb      	ldrb	r3, [r7, #22]
 8004af6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004afa:	fb02 f303 	mul.w	r3, r2, r3
 8004afe:	68ba      	ldr	r2, [r7, #8]
 8004b00:	441a      	add	r2, r3
 8004b02:	460b      	mov	r3, r1
 8004b04:	f003 0301 	and.w	r3, r3, #1
 8004b08:	b2d9      	uxtb	r1, r3
 8004b0a:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004b0e:	f361 1386 	bfi	r3, r1, #6, #1
 8004b12:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_med = ((ic[curr_ic].stat.rx_data[4] & 0x04) >> 2);
 8004b16:	7dbb      	ldrb	r3, [r7, #22]
 8004b18:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b1c:	fb02 f303 	mul.w	r3, r2, r3
 8004b20:	68ba      	ldr	r2, [r7, #8]
 8004b22:	4413      	add	r3, r2
 8004b24:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004b28:	1099      	asrs	r1, r3, #2
 8004b2a:	7dbb      	ldrb	r3, [r7, #22]
 8004b2c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b30:	fb02 f303 	mul.w	r3, r2, r3
 8004b34:	68ba      	ldr	r2, [r7, #8]
 8004b36:	441a      	add	r2, r3
 8004b38:	460b      	mov	r3, r1
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	b2d9      	uxtb	r1, r3
 8004b40:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004b44:	f361 1345 	bfi	r3, r1, #5, #1
 8004b48:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_ed = ((ic[curr_ic].stat.rx_data[4] & 0x08) >> 3);
 8004b4c:	7dbb      	ldrb	r3, [r7, #22]
 8004b4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b52:	fb02 f303 	mul.w	r3, r2, r3
 8004b56:	68ba      	ldr	r2, [r7, #8]
 8004b58:	4413      	add	r3, r2
 8004b5a:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004b5e:	10d9      	asrs	r1, r3, #3
 8004b60:	7dbb      	ldrb	r3, [r7, #22]
 8004b62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b66:	fb02 f303 	mul.w	r3, r2, r3
 8004b6a:	68ba      	ldr	r2, [r7, #8]
 8004b6c:	441a      	add	r2, r3
 8004b6e:	460b      	mov	r3, r1
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	b2d9      	uxtb	r1, r3
 8004b76:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004b7a:	f361 1304 	bfi	r3, r1, #4, #1
 8004b7e:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_uv  = ((ic[curr_ic].stat.rx_data[4] & 0x10) >> 4);
 8004b82:	7dbb      	ldrb	r3, [r7, #22]
 8004b84:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b88:	fb02 f303 	mul.w	r3, r2, r3
 8004b8c:	68ba      	ldr	r2, [r7, #8]
 8004b8e:	4413      	add	r3, r2
 8004b90:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004b94:	1119      	asrs	r1, r3, #4
 8004b96:	7dbb      	ldrb	r3, [r7, #22]
 8004b98:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b9c:	fb02 f303 	mul.w	r3, r2, r3
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	441a      	add	r2, r3
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	b2d9      	uxtb	r1, r3
 8004bac:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004bb0:	f361 03c3 	bfi	r3, r1, #3, #1
 8004bb4:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_ov = ((ic[curr_ic].stat.rx_data[4] & 0x20) >> 5);
 8004bb8:	7dbb      	ldrb	r3, [r7, #22]
 8004bba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004bbe:	fb02 f303 	mul.w	r3, r2, r3
 8004bc2:	68ba      	ldr	r2, [r7, #8]
 8004bc4:	4413      	add	r3, r2
 8004bc6:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004bca:	1159      	asrs	r1, r3, #5
 8004bcc:	7dbb      	ldrb	r3, [r7, #22]
 8004bce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004bd2:	fb02 f303 	mul.w	r3, r2, r3
 8004bd6:	68ba      	ldr	r2, [r7, #8]
 8004bd8:	441a      	add	r2, r3
 8004bda:	460b      	mov	r3, r1
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	b2d9      	uxtb	r1, r3
 8004be2:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004be6:	f361 0382 	bfi	r3, r1, #2, #1
 8004bea:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_uv = ((ic[curr_ic].stat.rx_data[4] & 0x40) >> 6);
 8004bee:	7dbb      	ldrb	r3, [r7, #22]
 8004bf0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004bf4:	fb02 f303 	mul.w	r3, r2, r3
 8004bf8:	68ba      	ldr	r2, [r7, #8]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004c00:	1199      	asrs	r1, r3, #6
 8004c02:	7dbb      	ldrb	r3, [r7, #22]
 8004c04:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c08:	fb02 f303 	mul.w	r3, r2, r3
 8004c0c:	68ba      	ldr	r2, [r7, #8]
 8004c0e:	441a      	add	r2, r3
 8004c10:	460b      	mov	r3, r1
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	b2d9      	uxtb	r1, r3
 8004c18:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004c1c:	f361 0341 	bfi	r3, r1, #1, #1
 8004c20:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_ov = ((ic[curr_ic].stat.rx_data[4] & 0x80) >> 7);
 8004c24:	7dbb      	ldrb	r3, [r7, #22]
 8004c26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c2a:	fb02 f303 	mul.w	r3, r2, r3
 8004c2e:	68ba      	ldr	r2, [r7, #8]
 8004c30:	4413      	add	r3, r2
 8004c32:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004c36:	09db      	lsrs	r3, r3, #7
 8004c38:	b2d9      	uxtb	r1, r3
 8004c3a:	7dbb      	ldrb	r3, [r7, #22]
 8004c3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c40:	fb02 f303 	mul.w	r3, r2, r3
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	441a      	add	r2, r3
 8004c48:	460b      	mov	r3, r1
 8004c4a:	f003 0301 	and.w	r3, r3, #1
 8004c4e:	b2d9      	uxtb	r1, r3
 8004c50:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004c54:	f361 0300 	bfi	r3, r1, #0, #1
 8004c58:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.oscchk = (ic[curr_ic].stat.rx_data[5] & 0x01);
 8004c5c:	7dbb      	ldrb	r3, [r7, #22]
 8004c5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c62:	fb02 f303 	mul.w	r3, r2, r3
 8004c66:	68ba      	ldr	r2, [r7, #8]
 8004c68:	4413      	add	r3, r2
 8004c6a:	f893 1154 	ldrb.w	r1, [r3, #340]	@ 0x154
 8004c6e:	7dbb      	ldrb	r3, [r7, #22]
 8004c70:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c74:	fb02 f303 	mul.w	r3, r2, r3
 8004c78:	68ba      	ldr	r2, [r7, #8]
 8004c7a:	441a      	add	r2, r3
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	b2d9      	uxtb	r1, r3
 8004c84:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004c88:	f361 13c7 	bfi	r3, r1, #7, #1
 8004c8c:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.tmodchk = ((ic[curr_ic].stat.rx_data[5] & 0x02) >> 1);
 8004c90:	7dbb      	ldrb	r3, [r7, #22]
 8004c92:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c96:	fb02 f303 	mul.w	r3, r2, r3
 8004c9a:	68ba      	ldr	r2, [r7, #8]
 8004c9c:	4413      	add	r3, r2
 8004c9e:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004ca2:	1059      	asrs	r1, r3, #1
 8004ca4:	7dbb      	ldrb	r3, [r7, #22]
 8004ca6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004caa:	fb02 f303 	mul.w	r3, r2, r3
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	441a      	add	r2, r3
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	f003 0301 	and.w	r3, r3, #1
 8004cb8:	b2d9      	uxtb	r1, r3
 8004cba:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004cbe:	f361 1386 	bfi	r3, r1, #6, #1
 8004cc2:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.thsd = ((ic[curr_ic].stat.rx_data[5] & 0x04) >> 2);
 8004cc6:	7dbb      	ldrb	r3, [r7, #22]
 8004cc8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ccc:	fb02 f303 	mul.w	r3, r2, r3
 8004cd0:	68ba      	ldr	r2, [r7, #8]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004cd8:	1099      	asrs	r1, r3, #2
 8004cda:	7dbb      	ldrb	r3, [r7, #22]
 8004cdc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ce0:	fb02 f303 	mul.w	r3, r2, r3
 8004ce4:	68ba      	ldr	r2, [r7, #8]
 8004ce6:	441a      	add	r2, r3
 8004ce8:	460b      	mov	r3, r1
 8004cea:	f003 0301 	and.w	r3, r3, #1
 8004cee:	b2d9      	uxtb	r1, r3
 8004cf0:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004cf4:	f361 1345 	bfi	r3, r1, #5, #1
 8004cf8:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.sleep = ((ic[curr_ic].stat.rx_data[5] & 0x08) >> 3);
 8004cfc:	7dbb      	ldrb	r3, [r7, #22]
 8004cfe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d02:	fb02 f303 	mul.w	r3, r2, r3
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	4413      	add	r3, r2
 8004d0a:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004d0e:	10d9      	asrs	r1, r3, #3
 8004d10:	7dbb      	ldrb	r3, [r7, #22]
 8004d12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d16:	fb02 f303 	mul.w	r3, r2, r3
 8004d1a:	68ba      	ldr	r2, [r7, #8]
 8004d1c:	441a      	add	r2, r3
 8004d1e:	460b      	mov	r3, r1
 8004d20:	f003 0301 	and.w	r3, r3, #1
 8004d24:	b2d9      	uxtb	r1, r3
 8004d26:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004d2a:	f361 1304 	bfi	r3, r1, #4, #1
 8004d2e:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.spiflt  = ((ic[curr_ic].stat.rx_data[5] & 0x10) >> 4);
 8004d32:	7dbb      	ldrb	r3, [r7, #22]
 8004d34:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d38:	fb02 f303 	mul.w	r3, r2, r3
 8004d3c:	68ba      	ldr	r2, [r7, #8]
 8004d3e:	4413      	add	r3, r2
 8004d40:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004d44:	1119      	asrs	r1, r3, #4
 8004d46:	7dbb      	ldrb	r3, [r7, #22]
 8004d48:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d4c:	fb02 f303 	mul.w	r3, r2, r3
 8004d50:	68ba      	ldr	r2, [r7, #8]
 8004d52:	441a      	add	r2, r3
 8004d54:	460b      	mov	r3, r1
 8004d56:	f003 0301 	and.w	r3, r3, #1
 8004d5a:	b2d9      	uxtb	r1, r3
 8004d5c:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004d60:	f361 03c3 	bfi	r3, r1, #3, #1
 8004d64:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.comp = ((ic[curr_ic].stat.rx_data[5] & 0x20) >> 5);
 8004d68:	7dbb      	ldrb	r3, [r7, #22]
 8004d6a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d6e:	fb02 f303 	mul.w	r3, r2, r3
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	4413      	add	r3, r2
 8004d76:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004d7a:	1159      	asrs	r1, r3, #5
 8004d7c:	7dbb      	ldrb	r3, [r7, #22]
 8004d7e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d82:	fb02 f303 	mul.w	r3, r2, r3
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	441a      	add	r2, r3
 8004d8a:	460b      	mov	r3, r1
 8004d8c:	f003 0301 	and.w	r3, r3, #1
 8004d90:	b2d9      	uxtb	r1, r3
 8004d92:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004d96:	f361 0382 	bfi	r3, r1, #2, #1
 8004d9a:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vdel = ((ic[curr_ic].stat.rx_data[5] & 0x40) >> 6);
 8004d9e:	7dbb      	ldrb	r3, [r7, #22]
 8004da0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004da4:	fb02 f303 	mul.w	r3, r2, r3
 8004da8:	68ba      	ldr	r2, [r7, #8]
 8004daa:	4413      	add	r3, r2
 8004dac:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004db0:	1199      	asrs	r1, r3, #6
 8004db2:	7dbb      	ldrb	r3, [r7, #22]
 8004db4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004db8:	fb02 f303 	mul.w	r3, r2, r3
 8004dbc:	68ba      	ldr	r2, [r7, #8]
 8004dbe:	441a      	add	r2, r3
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	f003 0301 	and.w	r3, r3, #1
 8004dc6:	b2d9      	uxtb	r1, r3
 8004dc8:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004dcc:	f361 0341 	bfi	r3, r1, #1, #1
 8004dd0:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vde = ((ic[curr_ic].stat.rx_data[5] & 0x80) >> 7);
 8004dd4:	7dbb      	ldrb	r3, [r7, #22]
 8004dd6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004dda:	fb02 f303 	mul.w	r3, r2, r3
 8004dde:	68ba      	ldr	r2, [r7, #8]
 8004de0:	4413      	add	r3, r2
 8004de2:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004de6:	09db      	lsrs	r3, r3, #7
 8004de8:	b2d9      	uxtb	r1, r3
 8004dea:	7dbb      	ldrb	r3, [r7, #22]
 8004dec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004df0:	fb02 f303 	mul.w	r3, r2, r3
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	441a      	add	r2, r3
 8004df8:	460b      	mov	r3, r1
 8004dfa:	f003 0301 	and.w	r3, r3, #1
 8004dfe:	b2d9      	uxtb	r1, r3
 8004e00:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004e04:	f361 0300 	bfi	r3, r1, #0, #1
 8004e08:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004e0c:	7dbb      	ldrb	r3, [r7, #22]
 8004e0e:	3301      	adds	r3, #1
 8004e10:	75bb      	strb	r3, [r7, #22]
 8004e12:	7dba      	ldrb	r2, [r7, #22]
 8004e14:	7bfb      	ldrb	r3, [r7, #15]
 8004e16:	429a      	cmp	r2, r3
 8004e18:	f4ff ae13 	bcc.w	8004a42 <adBms6830ParseStatusC+0x18>
  }
}
 8004e1c:	bf00      	nop
 8004e1e:	bf00      	nop
 8004e20:	3718      	adds	r7, #24
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <adBms6830ParseStatusD>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusD(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b086      	sub	sp, #24
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	60b9      	str	r1, [r7, #8]
 8004e30:	607a      	str	r2, [r7, #4]
 8004e32:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004e34:	2300      	movs	r3, #0
 8004e36:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004e38:	2300      	movs	r3, #0
 8004e3a:	75bb      	strb	r3, [r7, #22]
 8004e3c:	e32b      	b.n	8005496 <adBms6830ParseStatusD+0x670>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004e3e:	7dbb      	ldrb	r3, [r7, #22]
 8004e40:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e44:	fb02 f303 	mul.w	r3, r2, r3
 8004e48:	68ba      	ldr	r2, [r7, #8]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004e50:	7dfb      	ldrb	r3, [r7, #23]
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	4413      	add	r3, r2
 8004e56:	2208      	movs	r2, #8
 8004e58:	4619      	mov	r1, r3
 8004e5a:	f00d fda2 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004e5e:	7dbb      	ldrb	r3, [r7, #22]
 8004e60:	3301      	adds	r3, #1
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	00db      	lsls	r3, r3, #3
 8004e66:	75fb      	strb	r3, [r7, #23]
    /* uv, ov bits 1 to 4 status bits */
    ic[curr_ic].statd.c_uv[0] = (ic[curr_ic].stat.rx_data[0] & 0x01);
 8004e68:	7dbb      	ldrb	r3, [r7, #22]
 8004e6a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e6e:	fb02 f303 	mul.w	r3, r2, r3
 8004e72:	68ba      	ldr	r2, [r7, #8]
 8004e74:	4413      	add	r3, r2
 8004e76:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 8004e7a:	7dbb      	ldrb	r3, [r7, #22]
 8004e7c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004e80:	fb01 f303 	mul.w	r3, r1, r3
 8004e84:	68b9      	ldr	r1, [r7, #8]
 8004e86:	440b      	add	r3, r1
 8004e88:	f002 0201 	and.w	r2, r2, #1
 8004e8c:	b2d2      	uxtb	r2, r2
 8004e8e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    ic[curr_ic].statd.c_ov[0] = ((ic[curr_ic].stat.rx_data[0] & 0x02) >> 1);
 8004e92:	7dbb      	ldrb	r3, [r7, #22]
 8004e94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e98:	fb02 f303 	mul.w	r3, r2, r3
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	4413      	add	r3, r2
 8004ea0:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004ea4:	105b      	asrs	r3, r3, #1
 8004ea6:	b2da      	uxtb	r2, r3
 8004ea8:	7dbb      	ldrb	r3, [r7, #22]
 8004eaa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004eae:	fb01 f303 	mul.w	r3, r1, r3
 8004eb2:	68b9      	ldr	r1, [r7, #8]
 8004eb4:	440b      	add	r3, r1
 8004eb6:	f002 0201 	and.w	r2, r2, #1
 8004eba:	b2d2      	uxtb	r2, r2
 8004ebc:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
    ic[curr_ic].statd.c_uv[1] = ((ic[curr_ic].stat.rx_data[0] & 0x04) >> 2);
 8004ec0:	7dbb      	ldrb	r3, [r7, #22]
 8004ec2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ec6:	fb02 f303 	mul.w	r3, r2, r3
 8004eca:	68ba      	ldr	r2, [r7, #8]
 8004ecc:	4413      	add	r3, r2
 8004ece:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004ed2:	109b      	asrs	r3, r3, #2
 8004ed4:	b2da      	uxtb	r2, r3
 8004ed6:	7dbb      	ldrb	r3, [r7, #22]
 8004ed8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004edc:	fb01 f303 	mul.w	r3, r1, r3
 8004ee0:	68b9      	ldr	r1, [r7, #8]
 8004ee2:	440b      	add	r3, r1
 8004ee4:	f002 0201 	and.w	r2, r2, #1
 8004ee8:	b2d2      	uxtb	r2, r2
 8004eea:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
    ic[curr_ic].statd.c_ov[1] = ((ic[curr_ic].stat.rx_data[0] & 0x08) >> 3);
 8004eee:	7dbb      	ldrb	r3, [r7, #22]
 8004ef0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ef4:	fb02 f303 	mul.w	r3, r2, r3
 8004ef8:	68ba      	ldr	r2, [r7, #8]
 8004efa:	4413      	add	r3, r2
 8004efc:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004f00:	10db      	asrs	r3, r3, #3
 8004f02:	b2da      	uxtb	r2, r3
 8004f04:	7dbb      	ldrb	r3, [r7, #22]
 8004f06:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004f0a:	fb01 f303 	mul.w	r3, r1, r3
 8004f0e:	68b9      	ldr	r1, [r7, #8]
 8004f10:	440b      	add	r3, r1
 8004f12:	f002 0201 	and.w	r2, r2, #1
 8004f16:	b2d2      	uxtb	r2, r2
 8004f18:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
    ic[curr_ic].statd.c_uv[2] = ((ic[curr_ic].stat.rx_data[0] & 0x10) >> 4);
 8004f1c:	7dbb      	ldrb	r3, [r7, #22]
 8004f1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f22:	fb02 f303 	mul.w	r3, r2, r3
 8004f26:	68ba      	ldr	r2, [r7, #8]
 8004f28:	4413      	add	r3, r2
 8004f2a:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004f2e:	111b      	asrs	r3, r3, #4
 8004f30:	b2da      	uxtb	r2, r3
 8004f32:	7dbb      	ldrb	r3, [r7, #22]
 8004f34:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004f38:	fb01 f303 	mul.w	r3, r1, r3
 8004f3c:	68b9      	ldr	r1, [r7, #8]
 8004f3e:	440b      	add	r3, r1
 8004f40:	f002 0201 	and.w	r2, r2, #1
 8004f44:	b2d2      	uxtb	r2, r2
 8004f46:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
    ic[curr_ic].statd.c_ov[2] = ((ic[curr_ic].stat.rx_data[0] & 0x20) >> 5);
 8004f4a:	7dbb      	ldrb	r3, [r7, #22]
 8004f4c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f50:	fb02 f303 	mul.w	r3, r2, r3
 8004f54:	68ba      	ldr	r2, [r7, #8]
 8004f56:	4413      	add	r3, r2
 8004f58:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004f5c:	115b      	asrs	r3, r3, #5
 8004f5e:	b2da      	uxtb	r2, r3
 8004f60:	7dbb      	ldrb	r3, [r7, #22]
 8004f62:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004f66:	fb01 f303 	mul.w	r3, r1, r3
 8004f6a:	68b9      	ldr	r1, [r7, #8]
 8004f6c:	440b      	add	r3, r1
 8004f6e:	f002 0201 	and.w	r2, r2, #1
 8004f72:	b2d2      	uxtb	r2, r2
 8004f74:	f883 20de 	strb.w	r2, [r3, #222]	@ 0xde
    ic[curr_ic].statd.c_uv[3] = ((ic[curr_ic].stat.rx_data[0] & 0x40) >> 6);
 8004f78:	7dbb      	ldrb	r3, [r7, #22]
 8004f7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f7e:	fb02 f303 	mul.w	r3, r2, r3
 8004f82:	68ba      	ldr	r2, [r7, #8]
 8004f84:	4413      	add	r3, r2
 8004f86:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004f8a:	119b      	asrs	r3, r3, #6
 8004f8c:	b2da      	uxtb	r2, r3
 8004f8e:	7dbb      	ldrb	r3, [r7, #22]
 8004f90:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004f94:	fb01 f303 	mul.w	r3, r1, r3
 8004f98:	68b9      	ldr	r1, [r7, #8]
 8004f9a:	440b      	add	r3, r1
 8004f9c:	f002 0201 	and.w	r2, r2, #1
 8004fa0:	b2d2      	uxtb	r2, r2
 8004fa2:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
    ic[curr_ic].statd.c_ov[3] = ((ic[curr_ic].stat.rx_data[0] & 0x80) >> 7);
 8004fa6:	7dbb      	ldrb	r3, [r7, #22]
 8004fa8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fac:	fb02 f303 	mul.w	r3, r2, r3
 8004fb0:	68ba      	ldr	r2, [r7, #8]
 8004fb2:	4413      	add	r3, r2
 8004fb4:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 8004fb8:	7dbb      	ldrb	r3, [r7, #22]
 8004fba:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004fbe:	fb01 f303 	mul.w	r3, r1, r3
 8004fc2:	68b9      	ldr	r1, [r7, #8]
 8004fc4:	440b      	add	r3, r1
 8004fc6:	09d2      	lsrs	r2, r2, #7
 8004fc8:	b2d2      	uxtb	r2, r2
 8004fca:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
    /* uv, ov bits 5 to 8 status bits */
    ic[curr_ic].statd.c_uv[4] = (ic[curr_ic].stat.rx_data[1] & 0x01);
 8004fce:	7dbb      	ldrb	r3, [r7, #22]
 8004fd0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fd4:	fb02 f303 	mul.w	r3, r2, r3
 8004fd8:	68ba      	ldr	r2, [r7, #8]
 8004fda:	4413      	add	r3, r2
 8004fdc:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 8004fe0:	7dbb      	ldrb	r3, [r7, #22]
 8004fe2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004fe6:	fb01 f303 	mul.w	r3, r1, r3
 8004fea:	68b9      	ldr	r1, [r7, #8]
 8004fec:	440b      	add	r3, r1
 8004fee:	f002 0201 	and.w	r2, r2, #1
 8004ff2:	b2d2      	uxtb	r2, r2
 8004ff4:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    ic[curr_ic].statd.c_ov[4] = ((ic[curr_ic].stat.rx_data[1] & 0x02) >> 1);
 8004ff8:	7dbb      	ldrb	r3, [r7, #22]
 8004ffa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ffe:	fb02 f303 	mul.w	r3, r2, r3
 8005002:	68ba      	ldr	r2, [r7, #8]
 8005004:	4413      	add	r3, r2
 8005006:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 800500a:	105b      	asrs	r3, r3, #1
 800500c:	b2da      	uxtb	r2, r3
 800500e:	7dbb      	ldrb	r3, [r7, #22]
 8005010:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005014:	fb01 f303 	mul.w	r3, r1, r3
 8005018:	68b9      	ldr	r1, [r7, #8]
 800501a:	440b      	add	r3, r1
 800501c:	f002 0201 	and.w	r2, r2, #1
 8005020:	b2d2      	uxtb	r2, r2
 8005022:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
    ic[curr_ic].statd.c_uv[5] = ((ic[curr_ic].stat.rx_data[1] & 0x04) >> 2);
 8005026:	7dbb      	ldrb	r3, [r7, #22]
 8005028:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800502c:	fb02 f303 	mul.w	r3, r2, r3
 8005030:	68ba      	ldr	r2, [r7, #8]
 8005032:	4413      	add	r3, r2
 8005034:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005038:	109b      	asrs	r3, r3, #2
 800503a:	b2da      	uxtb	r2, r3
 800503c:	7dbb      	ldrb	r3, [r7, #22]
 800503e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005042:	fb01 f303 	mul.w	r3, r1, r3
 8005046:	68b9      	ldr	r1, [r7, #8]
 8005048:	440b      	add	r3, r1
 800504a:	f002 0201 	and.w	r2, r2, #1
 800504e:	b2d2      	uxtb	r2, r2
 8005050:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
    ic[curr_ic].statd.c_ov[5] = ((ic[curr_ic].stat.rx_data[1] & 0x08) >> 3);
 8005054:	7dbb      	ldrb	r3, [r7, #22]
 8005056:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800505a:	fb02 f303 	mul.w	r3, r2, r3
 800505e:	68ba      	ldr	r2, [r7, #8]
 8005060:	4413      	add	r3, r2
 8005062:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005066:	10db      	asrs	r3, r3, #3
 8005068:	b2da      	uxtb	r2, r3
 800506a:	7dbb      	ldrb	r3, [r7, #22]
 800506c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005070:	fb01 f303 	mul.w	r3, r1, r3
 8005074:	68b9      	ldr	r1, [r7, #8]
 8005076:	440b      	add	r3, r1
 8005078:	f002 0201 	and.w	r2, r2, #1
 800507c:	b2d2      	uxtb	r2, r2
 800507e:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1
    ic[curr_ic].statd.c_uv[6] = ((ic[curr_ic].stat.rx_data[1] & 0x10) >> 4);
 8005082:	7dbb      	ldrb	r3, [r7, #22]
 8005084:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005088:	fb02 f303 	mul.w	r3, r2, r3
 800508c:	68ba      	ldr	r2, [r7, #8]
 800508e:	4413      	add	r3, r2
 8005090:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005094:	111b      	asrs	r3, r3, #4
 8005096:	b2da      	uxtb	r2, r3
 8005098:	7dbb      	ldrb	r3, [r7, #22]
 800509a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800509e:	fb01 f303 	mul.w	r3, r1, r3
 80050a2:	68b9      	ldr	r1, [r7, #8]
 80050a4:	440b      	add	r3, r1
 80050a6:	f002 0201 	and.w	r2, r2, #1
 80050aa:	b2d2      	uxtb	r2, r2
 80050ac:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
    ic[curr_ic].statd.c_ov[6] = ((ic[curr_ic].stat.rx_data[1] & 0x20) >> 5);
 80050b0:	7dbb      	ldrb	r3, [r7, #22]
 80050b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050b6:	fb02 f303 	mul.w	r3, r2, r3
 80050ba:	68ba      	ldr	r2, [r7, #8]
 80050bc:	4413      	add	r3, r2
 80050be:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80050c2:	115b      	asrs	r3, r3, #5
 80050c4:	b2da      	uxtb	r2, r3
 80050c6:	7dbb      	ldrb	r3, [r7, #22]
 80050c8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80050cc:	fb01 f303 	mul.w	r3, r1, r3
 80050d0:	68b9      	ldr	r1, [r7, #8]
 80050d2:	440b      	add	r3, r1
 80050d4:	f002 0201 	and.w	r2, r2, #1
 80050d8:	b2d2      	uxtb	r2, r2
 80050da:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    ic[curr_ic].statd.c_uv[7] = ((ic[curr_ic].stat.rx_data[1] & 0x40) >> 6);
 80050de:	7dbb      	ldrb	r3, [r7, #22]
 80050e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050e4:	fb02 f303 	mul.w	r3, r2, r3
 80050e8:	68ba      	ldr	r2, [r7, #8]
 80050ea:	4413      	add	r3, r2
 80050ec:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80050f0:	119b      	asrs	r3, r3, #6
 80050f2:	b2da      	uxtb	r2, r3
 80050f4:	7dbb      	ldrb	r3, [r7, #22]
 80050f6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80050fa:	fb01 f303 	mul.w	r3, r1, r3
 80050fe:	68b9      	ldr	r1, [r7, #8]
 8005100:	440b      	add	r3, r1
 8005102:	f002 0201 	and.w	r2, r2, #1
 8005106:	b2d2      	uxtb	r2, r2
 8005108:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
    ic[curr_ic].statd.c_ov[7] = ((ic[curr_ic].stat.rx_data[1] & 0x80) >> 7);
 800510c:	7dbb      	ldrb	r3, [r7, #22]
 800510e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005112:	fb02 f303 	mul.w	r3, r2, r3
 8005116:	68ba      	ldr	r2, [r7, #8]
 8005118:	4413      	add	r3, r2
 800511a:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 800511e:	7dbb      	ldrb	r3, [r7, #22]
 8005120:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005124:	fb01 f303 	mul.w	r3, r1, r3
 8005128:	68b9      	ldr	r1, [r7, #8]
 800512a:	440b      	add	r3, r1
 800512c:	09d2      	lsrs	r2, r2, #7
 800512e:	b2d2      	uxtb	r2, r2
 8005130:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
    /* uv, ov bits 9 to 12 status bits */
    ic[curr_ic].statd.c_uv[8] = (ic[curr_ic].stat.rx_data[2] & 0x01);
 8005134:	7dbb      	ldrb	r3, [r7, #22]
 8005136:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800513a:	fb02 f303 	mul.w	r3, r2, r3
 800513e:	68ba      	ldr	r2, [r7, #8]
 8005140:	4413      	add	r3, r2
 8005142:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 8005146:	7dbb      	ldrb	r3, [r7, #22]
 8005148:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800514c:	fb01 f303 	mul.w	r3, r1, r3
 8005150:	68b9      	ldr	r1, [r7, #8]
 8005152:	440b      	add	r3, r1
 8005154:	f002 0201 	and.w	r2, r2, #1
 8005158:	b2d2      	uxtb	r2, r2
 800515a:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
    ic[curr_ic].statd.c_ov[8] = ((ic[curr_ic].stat.rx_data[2] & 0x02) >> 1);
 800515e:	7dbb      	ldrb	r3, [r7, #22]
 8005160:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005164:	fb02 f303 	mul.w	r3, r2, r3
 8005168:	68ba      	ldr	r2, [r7, #8]
 800516a:	4413      	add	r3, r2
 800516c:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005170:	105b      	asrs	r3, r3, #1
 8005172:	b2da      	uxtb	r2, r3
 8005174:	7dbb      	ldrb	r3, [r7, #22]
 8005176:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800517a:	fb01 f303 	mul.w	r3, r1, r3
 800517e:	68b9      	ldr	r1, [r7, #8]
 8005180:	440b      	add	r3, r1
 8005182:	f002 0201 	and.w	r2, r2, #1
 8005186:	b2d2      	uxtb	r2, r2
 8005188:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    ic[curr_ic].statd.c_uv[9] = ((ic[curr_ic].stat.rx_data[2] & 0x04) >> 2);
 800518c:	7dbb      	ldrb	r3, [r7, #22]
 800518e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005192:	fb02 f303 	mul.w	r3, r2, r3
 8005196:	68ba      	ldr	r2, [r7, #8]
 8005198:	4413      	add	r3, r2
 800519a:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 800519e:	109b      	asrs	r3, r3, #2
 80051a0:	b2da      	uxtb	r2, r3
 80051a2:	7dbb      	ldrb	r3, [r7, #22]
 80051a4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80051a8:	fb01 f303 	mul.w	r3, r1, r3
 80051ac:	68b9      	ldr	r1, [r7, #8]
 80051ae:	440b      	add	r3, r1
 80051b0:	f002 0201 	and.w	r2, r2, #1
 80051b4:	b2d2      	uxtb	r2, r2
 80051b6:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    ic[curr_ic].statd.c_ov[9] = ((ic[curr_ic].stat.rx_data[2] & 0x08) >> 3);
 80051ba:	7dbb      	ldrb	r3, [r7, #22]
 80051bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051c0:	fb02 f303 	mul.w	r3, r2, r3
 80051c4:	68ba      	ldr	r2, [r7, #8]
 80051c6:	4413      	add	r3, r2
 80051c8:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80051cc:	10db      	asrs	r3, r3, #3
 80051ce:	b2da      	uxtb	r2, r3
 80051d0:	7dbb      	ldrb	r3, [r7, #22]
 80051d2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80051d6:	fb01 f303 	mul.w	r3, r1, r3
 80051da:	68b9      	ldr	r1, [r7, #8]
 80051dc:	440b      	add	r3, r1
 80051de:	f002 0201 	and.w	r2, r2, #1
 80051e2:	b2d2      	uxtb	r2, r2
 80051e4:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
    ic[curr_ic].statd.c_uv[10] = ((ic[curr_ic].stat.rx_data[2] & 0x10) >> 4);
 80051e8:	7dbb      	ldrb	r3, [r7, #22]
 80051ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051ee:	fb02 f303 	mul.w	r3, r2, r3
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	4413      	add	r3, r2
 80051f6:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80051fa:	111b      	asrs	r3, r3, #4
 80051fc:	b2da      	uxtb	r2, r3
 80051fe:	7dbb      	ldrb	r3, [r7, #22]
 8005200:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005204:	fb01 f303 	mul.w	r3, r1, r3
 8005208:	68b9      	ldr	r1, [r7, #8]
 800520a:	440b      	add	r3, r1
 800520c:	f002 0201 	and.w	r2, r2, #1
 8005210:	b2d2      	uxtb	r2, r2
 8005212:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    ic[curr_ic].statd.c_ov[10] = ((ic[curr_ic].stat.rx_data[2] & 0x20) >> 5);
 8005216:	7dbb      	ldrb	r3, [r7, #22]
 8005218:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800521c:	fb02 f303 	mul.w	r3, r2, r3
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	4413      	add	r3, r2
 8005224:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005228:	115b      	asrs	r3, r3, #5
 800522a:	b2da      	uxtb	r2, r3
 800522c:	7dbb      	ldrb	r3, [r7, #22]
 800522e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005232:	fb01 f303 	mul.w	r3, r1, r3
 8005236:	68b9      	ldr	r1, [r7, #8]
 8005238:	440b      	add	r3, r1
 800523a:	f002 0201 	and.w	r2, r2, #1
 800523e:	b2d2      	uxtb	r2, r2
 8005240:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
    ic[curr_ic].statd.c_uv[11] = ((ic[curr_ic].stat.rx_data[2] & 0x40) >> 6);
 8005244:	7dbb      	ldrb	r3, [r7, #22]
 8005246:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800524a:	fb02 f303 	mul.w	r3, r2, r3
 800524e:	68ba      	ldr	r2, [r7, #8]
 8005250:	4413      	add	r3, r2
 8005252:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005256:	119b      	asrs	r3, r3, #6
 8005258:	b2da      	uxtb	r2, r3
 800525a:	7dbb      	ldrb	r3, [r7, #22]
 800525c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005260:	fb01 f303 	mul.w	r3, r1, r3
 8005264:	68b9      	ldr	r1, [r7, #8]
 8005266:	440b      	add	r3, r1
 8005268:	f002 0201 	and.w	r2, r2, #1
 800526c:	b2d2      	uxtb	r2, r2
 800526e:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
    ic[curr_ic].statd.c_ov[11] = ((ic[curr_ic].stat.rx_data[2] & 0x80) >> 7);
 8005272:	7dbb      	ldrb	r3, [r7, #22]
 8005274:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005278:	fb02 f303 	mul.w	r3, r2, r3
 800527c:	68ba      	ldr	r2, [r7, #8]
 800527e:	4413      	add	r3, r2
 8005280:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 8005284:	7dbb      	ldrb	r3, [r7, #22]
 8005286:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800528a:	fb01 f303 	mul.w	r3, r1, r3
 800528e:	68b9      	ldr	r1, [r7, #8]
 8005290:	440b      	add	r3, r1
 8005292:	09d2      	lsrs	r2, r2, #7
 8005294:	b2d2      	uxtb	r2, r2
 8005296:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
    /* uv, ov bits 13 to 16 status bits */
    ic[curr_ic].statd.c_uv[12] = (ic[curr_ic].stat.rx_data[3] & 0x01);
 800529a:	7dbb      	ldrb	r3, [r7, #22]
 800529c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052a0:	fb02 f303 	mul.w	r3, r2, r3
 80052a4:	68ba      	ldr	r2, [r7, #8]
 80052a6:	4413      	add	r3, r2
 80052a8:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 80052ac:	7dbb      	ldrb	r3, [r7, #22]
 80052ae:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052b2:	fb01 f303 	mul.w	r3, r1, r3
 80052b6:	68b9      	ldr	r1, [r7, #8]
 80052b8:	440b      	add	r3, r1
 80052ba:	f002 0201 	and.w	r2, r2, #1
 80052be:	b2d2      	uxtb	r2, r2
 80052c0:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
    ic[curr_ic].statd.c_ov[12] = ((ic[curr_ic].stat.rx_data[3] & 0x02) >> 1);
 80052c4:	7dbb      	ldrb	r3, [r7, #22]
 80052c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052ca:	fb02 f303 	mul.w	r3, r2, r3
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	4413      	add	r3, r2
 80052d2:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80052d6:	105b      	asrs	r3, r3, #1
 80052d8:	b2da      	uxtb	r2, r3
 80052da:	7dbb      	ldrb	r3, [r7, #22]
 80052dc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052e0:	fb01 f303 	mul.w	r3, r1, r3
 80052e4:	68b9      	ldr	r1, [r7, #8]
 80052e6:	440b      	add	r3, r1
 80052e8:	f002 0201 	and.w	r2, r2, #1
 80052ec:	b2d2      	uxtb	r2, r2
 80052ee:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
    ic[curr_ic].statd.c_uv[13] = ((ic[curr_ic].stat.rx_data[3] & 0x04) >> 2);
 80052f2:	7dbb      	ldrb	r3, [r7, #22]
 80052f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052f8:	fb02 f303 	mul.w	r3, r2, r3
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	4413      	add	r3, r2
 8005300:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005304:	109b      	asrs	r3, r3, #2
 8005306:	b2da      	uxtb	r2, r3
 8005308:	7dbb      	ldrb	r3, [r7, #22]
 800530a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800530e:	fb01 f303 	mul.w	r3, r1, r3
 8005312:	68b9      	ldr	r1, [r7, #8]
 8005314:	440b      	add	r3, r1
 8005316:	f002 0201 	and.w	r2, r2, #1
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    ic[curr_ic].statd.c_ov[13] = ((ic[curr_ic].stat.rx_data[3] & 0x08) >> 3);
 8005320:	7dbb      	ldrb	r3, [r7, #22]
 8005322:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005326:	fb02 f303 	mul.w	r3, r2, r3
 800532a:	68ba      	ldr	r2, [r7, #8]
 800532c:	4413      	add	r3, r2
 800532e:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005332:	10db      	asrs	r3, r3, #3
 8005334:	b2da      	uxtb	r2, r3
 8005336:	7dbb      	ldrb	r3, [r7, #22]
 8005338:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800533c:	fb01 f303 	mul.w	r3, r1, r3
 8005340:	68b9      	ldr	r1, [r7, #8]
 8005342:	440b      	add	r3, r1
 8005344:	f002 0201 	and.w	r2, r2, #1
 8005348:	b2d2      	uxtb	r2, r2
 800534a:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    ic[curr_ic].statd.c_uv[14] = ((ic[curr_ic].stat.rx_data[3] & 0x10) >> 4);
 800534e:	7dbb      	ldrb	r3, [r7, #22]
 8005350:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005354:	fb02 f303 	mul.w	r3, r2, r3
 8005358:	68ba      	ldr	r2, [r7, #8]
 800535a:	4413      	add	r3, r2
 800535c:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005360:	111b      	asrs	r3, r3, #4
 8005362:	b2da      	uxtb	r2, r3
 8005364:	7dbb      	ldrb	r3, [r7, #22]
 8005366:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800536a:	fb01 f303 	mul.w	r3, r1, r3
 800536e:	68b9      	ldr	r1, [r7, #8]
 8005370:	440b      	add	r3, r1
 8005372:	f002 0201 	and.w	r2, r2, #1
 8005376:	b2d2      	uxtb	r2, r2
 8005378:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    ic[curr_ic].statd.c_ov[14] = ((ic[curr_ic].stat.rx_data[3] & 0x20) >> 5);
 800537c:	7dbb      	ldrb	r3, [r7, #22]
 800537e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005382:	fb02 f303 	mul.w	r3, r2, r3
 8005386:	68ba      	ldr	r2, [r7, #8]
 8005388:	4413      	add	r3, r2
 800538a:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 800538e:	115b      	asrs	r3, r3, #5
 8005390:	b2da      	uxtb	r2, r3
 8005392:	7dbb      	ldrb	r3, [r7, #22]
 8005394:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005398:	fb01 f303 	mul.w	r3, r1, r3
 800539c:	68b9      	ldr	r1, [r7, #8]
 800539e:	440b      	add	r3, r1
 80053a0:	f002 0201 	and.w	r2, r2, #1
 80053a4:	b2d2      	uxtb	r2, r2
 80053a6:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
    ic[curr_ic].statd.c_uv[15] = ((ic[curr_ic].stat.rx_data[3] & 0x40) >> 6);
 80053aa:	7dbb      	ldrb	r3, [r7, #22]
 80053ac:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053b0:	fb02 f303 	mul.w	r3, r2, r3
 80053b4:	68ba      	ldr	r2, [r7, #8]
 80053b6:	4413      	add	r3, r2
 80053b8:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80053bc:	119b      	asrs	r3, r3, #6
 80053be:	b2da      	uxtb	r2, r3
 80053c0:	7dbb      	ldrb	r3, [r7, #22]
 80053c2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053c6:	fb01 f303 	mul.w	r3, r1, r3
 80053ca:	68b9      	ldr	r1, [r7, #8]
 80053cc:	440b      	add	r3, r1
 80053ce:	f002 0201 	and.w	r2, r2, #1
 80053d2:	b2d2      	uxtb	r2, r2
 80053d4:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
    ic[curr_ic].statd.c_ov[15] = ((ic[curr_ic].stat.rx_data[3] & 0x80) >> 7);
 80053d8:	7dbb      	ldrb	r3, [r7, #22]
 80053da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053de:	fb02 f303 	mul.w	r3, r2, r3
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	4413      	add	r3, r2
 80053e6:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 80053ea:	7dbb      	ldrb	r3, [r7, #22]
 80053ec:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053f0:	fb01 f303 	mul.w	r3, r1, r3
 80053f4:	68b9      	ldr	r1, [r7, #8]
 80053f6:	440b      	add	r3, r1
 80053f8:	09d2      	lsrs	r2, r2, #7
 80053fa:	b2d2      	uxtb	r2, r2
 80053fc:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
    /* ct and cts */
    ic[curr_ic].statd.cts = (ic[curr_ic].stat.rx_data[4] & 0x03);
 8005400:	7dbb      	ldrb	r3, [r7, #22]
 8005402:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005406:	fb02 f303 	mul.w	r3, r2, r3
 800540a:	68ba      	ldr	r2, [r7, #8]
 800540c:	4413      	add	r3, r2
 800540e:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 8005412:	7dbb      	ldrb	r3, [r7, #22]
 8005414:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005418:	fb02 f303 	mul.w	r3, r2, r3
 800541c:	68ba      	ldr	r2, [r7, #8]
 800541e:	441a      	add	r2, r3
 8005420:	460b      	mov	r3, r1
 8005422:	f003 0303 	and.w	r3, r3, #3
 8005426:	b2d9      	uxtb	r1, r3
 8005428:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 800542c:	f361 1387 	bfi	r3, r1, #6, #2
 8005430:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    ic[curr_ic].statd.ct = ((ic[curr_ic].stat.rx_data[4] & 0xFC) >> 2);
 8005434:	7dbb      	ldrb	r3, [r7, #22]
 8005436:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800543a:	fb02 f303 	mul.w	r3, r2, r3
 800543e:	68ba      	ldr	r2, [r7, #8]
 8005440:	4413      	add	r3, r2
 8005442:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8005446:	089b      	lsrs	r3, r3, #2
 8005448:	b2d9      	uxtb	r1, r3
 800544a:	7dbb      	ldrb	r3, [r7, #22]
 800544c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005450:	fb02 f303 	mul.w	r3, r2, r3
 8005454:	68ba      	ldr	r2, [r7, #8]
 8005456:	441a      	add	r2, r3
 8005458:	460b      	mov	r3, r1
 800545a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800545e:	b2d9      	uxtb	r1, r3
 8005460:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 8005464:	f361 0305 	bfi	r3, r1, #0, #6
 8005468:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    /* oc_cntr */
    ic[curr_ic].statd.oc_cntr = (ic[curr_ic].stat.rx_data[5] & 0xFF);
 800546c:	7dbb      	ldrb	r3, [r7, #22]
 800546e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005472:	fb02 f303 	mul.w	r3, r2, r3
 8005476:	68ba      	ldr	r2, [r7, #8]
 8005478:	441a      	add	r2, r3
 800547a:	7dbb      	ldrb	r3, [r7, #22]
 800547c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005480:	fb01 f303 	mul.w	r3, r1, r3
 8005484:	68b9      	ldr	r1, [r7, #8]
 8005486:	440b      	add	r3, r1
 8005488:	f892 2154 	ldrb.w	r2, [r2, #340]	@ 0x154
 800548c:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005490:	7dbb      	ldrb	r3, [r7, #22]
 8005492:	3301      	adds	r3, #1
 8005494:	75bb      	strb	r3, [r7, #22]
 8005496:	7dba      	ldrb	r2, [r7, #22]
 8005498:	7bfb      	ldrb	r3, [r7, #15]
 800549a:	429a      	cmp	r2, r3
 800549c:	f4ff accf 	bcc.w	8004e3e <adBms6830ParseStatusD+0x18>
  }
}
 80054a0:	bf00      	nop
 80054a2:	bf00      	nop
 80054a4:	3718      	adds	r7, #24
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}

080054aa <adBms6830ParseStatusE>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusE(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80054aa:	b580      	push	{r7, lr}
 80054ac:	b086      	sub	sp, #24
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	4603      	mov	r3, r0
 80054b2:	60b9      	str	r1, [r7, #8]
 80054b4:	607a      	str	r2, [r7, #4]
 80054b6:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80054b8:	2300      	movs	r3, #0
 80054ba:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80054bc:	2300      	movs	r3, #0
 80054be:	75bb      	strb	r3, [r7, #22]
 80054c0:	e05e      	b.n	8005580 <adBms6830ParseStatusE+0xd6>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80054c2:	7dbb      	ldrb	r3, [r7, #22]
 80054c4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054c8:	fb02 f303 	mul.w	r3, r2, r3
 80054cc:	68ba      	ldr	r2, [r7, #8]
 80054ce:	4413      	add	r3, r2
 80054d0:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 80054d4:	7dfb      	ldrb	r3, [r7, #23]
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	4413      	add	r3, r2
 80054da:	2208      	movs	r2, #8
 80054dc:	4619      	mov	r1, r3
 80054de:	f00d fa60 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80054e2:	7dbb      	ldrb	r3, [r7, #22]
 80054e4:	3301      	adds	r3, #1
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	00db      	lsls	r3, r3, #3
 80054ea:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].state.gpi   = ((ic[curr_ic].stat.rx_data[4] + ((ic[curr_ic].stat.rx_data[5] & 0x03) << 8)));
 80054ec:	7dbb      	ldrb	r3, [r7, #22]
 80054ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054f2:	fb02 f303 	mul.w	r3, r2, r3
 80054f6:	68ba      	ldr	r2, [r7, #8]
 80054f8:	4413      	add	r3, r2
 80054fa:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80054fe:	4619      	mov	r1, r3
 8005500:	7dbb      	ldrb	r3, [r7, #22]
 8005502:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005506:	fb02 f303 	mul.w	r3, r2, r3
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	4413      	add	r3, r2
 800550e:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8005512:	021b      	lsls	r3, r3, #8
 8005514:	b29b      	uxth	r3, r3
 8005516:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800551a:	b29b      	uxth	r3, r3
 800551c:	440b      	add	r3, r1
 800551e:	b299      	uxth	r1, r3
 8005520:	7dbb      	ldrb	r3, [r7, #22]
 8005522:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005526:	fb02 f303 	mul.w	r3, r2, r3
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	441a      	add	r2, r3
 800552e:	460b      	mov	r3, r1
 8005530:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005534:	b299      	uxth	r1, r3
 8005536:	f8b2 30fe 	ldrh.w	r3, [r2, #254]	@ 0xfe
 800553a:	f361 0309 	bfi	r3, r1, #0, #10
 800553e:	f8a2 30fe 	strh.w	r3, [r2, #254]	@ 0xfe
    ic[curr_ic].state.rev = ((ic[curr_ic].stat.rx_data[5] & 0xF0) >> 4);
 8005542:	7dbb      	ldrb	r3, [r7, #22]
 8005544:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005548:	fb02 f303 	mul.w	r3, r2, r3
 800554c:	68ba      	ldr	r2, [r7, #8]
 800554e:	4413      	add	r3, r2
 8005550:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8005554:	091b      	lsrs	r3, r3, #4
 8005556:	b2d9      	uxtb	r1, r3
 8005558:	7dbb      	ldrb	r3, [r7, #22]
 800555a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800555e:	fb02 f303 	mul.w	r3, r2, r3
 8005562:	68ba      	ldr	r2, [r7, #8]
 8005564:	441a      	add	r2, r3
 8005566:	460b      	mov	r3, r1
 8005568:	f003 030f 	and.w	r3, r3, #15
 800556c:	b2d9      	uxtb	r1, r3
 800556e:	f892 30ff 	ldrb.w	r3, [r2, #255]	@ 0xff
 8005572:	f361 0385 	bfi	r3, r1, #2, #4
 8005576:	f882 30ff 	strb.w	r3, [r2, #255]	@ 0xff
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800557a:	7dbb      	ldrb	r3, [r7, #22]
 800557c:	3301      	adds	r3, #1
 800557e:	75bb      	strb	r3, [r7, #22]
 8005580:	7dba      	ldrb	r2, [r7, #22]
 8005582:	7bfb      	ldrb	r3, [r7, #15]
 8005584:	429a      	cmp	r2, r3
 8005586:	d39c      	bcc.n	80054c2 <adBms6830ParseStatusE+0x18>
  }
}
 8005588:	bf00      	nop
 800558a:	bf00      	nop
 800558c:	3718      	adds	r7, #24
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
	...

08005594 <adBms6830ParseStatus>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatus(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b088      	sub	sp, #32
 8005598:	af00      	add	r7, sp, #0
 800559a:	60b9      	str	r1, [r7, #8]
 800559c:	607b      	str	r3, [r7, #4]
 800559e:	4603      	mov	r3, r0
 80055a0:	73fb      	strb	r3, [r7, #15]
 80055a2:	4613      	mov	r3, r2
 80055a4:	73bb      	strb	r3, [r7, #14]
  uint8_t statc[RX_DATA], state[RX_DATA];
  switch (grp)
 80055a6:	7bbb      	ldrb	r3, [r7, #14]
 80055a8:	2b05      	cmp	r3, #5
 80055aa:	d868      	bhi.n	800567e <adBms6830ParseStatus+0xea>
 80055ac:	a201      	add	r2, pc, #4	@ (adr r2, 80055b4 <adBms6830ParseStatus+0x20>)
 80055ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b2:	bf00      	nop
 80055b4:	08005613 	.word	0x08005613
 80055b8:	080055cd 	.word	0x080055cd
 80055bc:	080055db 	.word	0x080055db
 80055c0:	080055e9 	.word	0x080055e9
 80055c4:	080055f7 	.word	0x080055f7
 80055c8:	08005605 	.word	0x08005605
  {
    case A: /* Status Register group A */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 80055cc:	7bfb      	ldrb	r3, [r7, #15]
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	68b9      	ldr	r1, [r7, #8]
 80055d2:	4618      	mov	r0, r3
 80055d4:	f7ff f90c 	bl	80047f0 <adBms6830ParseStatusA>
      break;
 80055d8:	e052      	b.n	8005680 <adBms6830ParseStatus+0xec>

    case B: /* Status Register group B */
      adBms6830ParseStatusB(tIC, &ic[0], &data[0]);
 80055da:	7bfb      	ldrb	r3, [r7, #15]
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	68b9      	ldr	r1, [r7, #8]
 80055e0:	4618      	mov	r0, r3
 80055e2:	f7ff f995 	bl	8004910 <adBms6830ParseStatusB>
      break;
 80055e6:	e04b      	b.n	8005680 <adBms6830ParseStatus+0xec>

    case C: /* Status Register group C */
      adBms6830ParseStatusC(tIC, &ic[0], &data[0]);
 80055e8:	7bfb      	ldrb	r3, [r7, #15]
 80055ea:	687a      	ldr	r2, [r7, #4]
 80055ec:	68b9      	ldr	r1, [r7, #8]
 80055ee:	4618      	mov	r0, r3
 80055f0:	f7ff fa1b 	bl	8004a2a <adBms6830ParseStatusC>
      break;
 80055f4:	e044      	b.n	8005680 <adBms6830ParseStatus+0xec>

    case D: /* Status Register group D */
      adBms6830ParseStatusD(tIC, &ic[0], &data[0]);
 80055f6:	7bfb      	ldrb	r3, [r7, #15]
 80055f8:	687a      	ldr	r2, [r7, #4]
 80055fa:	68b9      	ldr	r1, [r7, #8]
 80055fc:	4618      	mov	r0, r3
 80055fe:	f7ff fc12 	bl	8004e26 <adBms6830ParseStatusD>
      break;
 8005602:	e03d      	b.n	8005680 <adBms6830ParseStatus+0xec>

    case E: /* Status Register group E */
      adBms6830ParseStatusE(tIC, &ic[0], &data[0]);
 8005604:	7bfb      	ldrb	r3, [r7, #15]
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	68b9      	ldr	r1, [r7, #8]
 800560a:	4618      	mov	r0, r3
 800560c:	f7ff ff4d 	bl	80054aa <adBms6830ParseStatusE>
      break;
 8005610:	e036      	b.n	8005680 <adBms6830ParseStatus+0xec>

    case ALL_GRP: /* Status Register group ALL */
      /* Status A base address data[0] index */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 8005612:	7bfb      	ldrb	r3, [r7, #15]
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	68b9      	ldr	r1, [r7, #8]
 8005618:	4618      	mov	r0, r3
 800561a:	f7ff f8e9 	bl	80047f0 <adBms6830ParseStatusA>
      /* Status B base address data[6] index */
      adBms6830ParseStatusB(tIC, &ic[0], &data[6]);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	1d9a      	adds	r2, r3, #6
 8005622:	7bfb      	ldrb	r3, [r7, #15]
 8005624:	68b9      	ldr	r1, [r7, #8]
 8005626:	4618      	mov	r0, r3
 8005628:	f7ff f972 	bl	8004910 <adBms6830ParseStatusB>
      /* Status C base address data[12] index */
      statc[0] = data[12];
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	7b1b      	ldrb	r3, [r3, #12]
 8005630:	763b      	strb	r3, [r7, #24]
      statc[1] = data[13];
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	7b5b      	ldrb	r3, [r3, #13]
 8005636:	767b      	strb	r3, [r7, #25]
      statc[4] = data[14];
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	7b9b      	ldrb	r3, [r3, #14]
 800563c:	773b      	strb	r3, [r7, #28]
      statc[5] = data[15];
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	7bdb      	ldrb	r3, [r3, #15]
 8005642:	777b      	strb	r3, [r7, #29]
      adBms6830ParseStatusC(tIC, &ic[0], &statc[0]);
 8005644:	f107 0218 	add.w	r2, r7, #24
 8005648:	7bfb      	ldrb	r3, [r7, #15]
 800564a:	68b9      	ldr	r1, [r7, #8]
 800564c:	4618      	mov	r0, r3
 800564e:	f7ff f9ec 	bl	8004a2a <adBms6830ParseStatusC>
      /* Status D base address data[16] index */
      adBms6830ParseStatusD(tIC, &ic[0], &data[16]);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f103 0210 	add.w	r2, r3, #16
 8005658:	7bfb      	ldrb	r3, [r7, #15]
 800565a:	68b9      	ldr	r1, [r7, #8]
 800565c:	4618      	mov	r0, r3
 800565e:	f7ff fbe2 	bl	8004e26 <adBms6830ParseStatusD>
      /* Status E base address data[22] index */
      state[4] = data[22];
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	7d9b      	ldrb	r3, [r3, #22]
 8005666:	753b      	strb	r3, [r7, #20]
      state[5] = data[23];
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	7ddb      	ldrb	r3, [r3, #23]
 800566c:	757b      	strb	r3, [r7, #21]
      adBms6830ParseStatusE(tIC, &ic[0], &state[0]);
 800566e:	f107 0210 	add.w	r2, r7, #16
 8005672:	7bfb      	ldrb	r3, [r7, #15]
 8005674:	68b9      	ldr	r1, [r7, #8]
 8005676:	4618      	mov	r0, r3
 8005678:	f7ff ff17 	bl	80054aa <adBms6830ParseStatusE>
     break;
 800567c:	e000      	b.n	8005680 <adBms6830ParseStatus+0xec>

    default:
      break;
 800567e:	bf00      	nop
  }
}
 8005680:	bf00      	nop
 8005682:	3720      	adds	r7, #32
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <adBms6830ParseComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseComm(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b086      	sub	sp, #24
 800568c:	af00      	add	r7, sp, #0
 800568e:	4603      	mov	r3, r0
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
 8005694:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005696:	2300      	movs	r3, #0
 8005698:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800569a:	2300      	movs	r3, #0
 800569c:	75bb      	strb	r3, [r7, #22]
 800569e:	e0c8      	b.n	8005832 <adBms6830ParseComm+0x1aa>
  {
    memcpy(&ic[curr_ic].com.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80056a0:	7dbb      	ldrb	r3, [r7, #22]
 80056a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056a6:	fb02 f303 	mul.w	r3, r2, r3
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	4413      	add	r3, r2
 80056ae:	f203 105d 	addw	r0, r3, #349	@ 0x15d
 80056b2:	7dfb      	ldrb	r3, [r7, #23]
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	4413      	add	r3, r2
 80056b8:	2208      	movs	r2, #8
 80056ba:	4619      	mov	r1, r3
 80056bc:	f00d f971 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80056c0:	7dbb      	ldrb	r3, [r7, #22]
 80056c2:	3301      	adds	r3, #1
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	00db      	lsls	r3, r3, #3
 80056c8:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].comm.icomm[0] = ((ic[curr_ic].com.rx_data[0] & 0xF0) >> 4);
 80056ca:	7dbb      	ldrb	r3, [r7, #22]
 80056cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056d0:	fb02 f303 	mul.w	r3, r2, r3
 80056d4:	68ba      	ldr	r2, [r7, #8]
 80056d6:	4413      	add	r3, r2
 80056d8:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 80056dc:	7dbb      	ldrb	r3, [r7, #22]
 80056de:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80056e2:	fb01 f303 	mul.w	r3, r1, r3
 80056e6:	68b9      	ldr	r1, [r7, #8]
 80056e8:	440b      	add	r3, r1
 80056ea:	0912      	lsrs	r2, r2, #4
 80056ec:	b2d2      	uxtb	r2, r2
 80056ee:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    ic[curr_ic].comm.fcomm[0] = (ic[curr_ic].com.rx_data[0] & 0x0F);
 80056f2:	7dbb      	ldrb	r3, [r7, #22]
 80056f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056f8:	fb02 f303 	mul.w	r3, r2, r3
 80056fc:	68ba      	ldr	r2, [r7, #8]
 80056fe:	4413      	add	r3, r2
 8005700:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 8005704:	7dbb      	ldrb	r3, [r7, #22]
 8005706:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800570a:	fb01 f303 	mul.w	r3, r1, r3
 800570e:	68b9      	ldr	r1, [r7, #8]
 8005710:	440b      	add	r3, r1
 8005712:	f002 020f 	and.w	r2, r2, #15
 8005716:	b2d2      	uxtb	r2, r2
 8005718:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
    ic[curr_ic].comm.data[0] = (ic[curr_ic].com.rx_data[1]);
 800571c:	7dbb      	ldrb	r3, [r7, #22]
 800571e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005722:	fb02 f303 	mul.w	r3, r2, r3
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	441a      	add	r2, r3
 800572a:	7dbb      	ldrb	r3, [r7, #22]
 800572c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005730:	fb01 f303 	mul.w	r3, r1, r3
 8005734:	68b9      	ldr	r1, [r7, #8]
 8005736:	440b      	add	r3, r1
 8005738:	f892 215e 	ldrb.w	r2, [r2, #350]	@ 0x15e
 800573c:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    ic[curr_ic].comm.icomm[1] = ((ic[curr_ic].com.rx_data[2] & 0xF0) >> 4);
 8005740:	7dbb      	ldrb	r3, [r7, #22]
 8005742:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005746:	fb02 f303 	mul.w	r3, r2, r3
 800574a:	68ba      	ldr	r2, [r7, #8]
 800574c:	4413      	add	r3, r2
 800574e:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 8005752:	7dbb      	ldrb	r3, [r7, #22]
 8005754:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005758:	fb01 f303 	mul.w	r3, r1, r3
 800575c:	68b9      	ldr	r1, [r7, #8]
 800575e:	440b      	add	r3, r1
 8005760:	0912      	lsrs	r2, r2, #4
 8005762:	b2d2      	uxtb	r2, r2
 8005764:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    ic[curr_ic].comm.data[1] = (ic[curr_ic].com.rx_data[3]);
 8005768:	7dbb      	ldrb	r3, [r7, #22]
 800576a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800576e:	fb02 f303 	mul.w	r3, r2, r3
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	441a      	add	r2, r3
 8005776:	7dbb      	ldrb	r3, [r7, #22]
 8005778:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800577c:	fb01 f303 	mul.w	r3, r1, r3
 8005780:	68b9      	ldr	r1, [r7, #8]
 8005782:	440b      	add	r3, r1
 8005784:	f892 2160 	ldrb.w	r2, [r2, #352]	@ 0x160
 8005788:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    ic[curr_ic].comm.fcomm[1] = (ic[curr_ic].com.rx_data[2] & 0x0F);
 800578c:	7dbb      	ldrb	r3, [r7, #22]
 800578e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005792:	fb02 f303 	mul.w	r3, r2, r3
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	4413      	add	r3, r2
 800579a:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 800579e:	7dbb      	ldrb	r3, [r7, #22]
 80057a0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80057a4:	fb01 f303 	mul.w	r3, r1, r3
 80057a8:	68b9      	ldr	r1, [r7, #8]
 80057aa:	440b      	add	r3, r1
 80057ac:	f002 020f 	and.w	r2, r2, #15
 80057b0:	b2d2      	uxtb	r2, r2
 80057b2:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    ic[curr_ic].comm.icomm[2] = ((ic[curr_ic].com.rx_data[4] & 0xF0) >> 4);
 80057b6:	7dbb      	ldrb	r3, [r7, #22]
 80057b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80057bc:	fb02 f303 	mul.w	r3, r2, r3
 80057c0:	68ba      	ldr	r2, [r7, #8]
 80057c2:	4413      	add	r3, r2
 80057c4:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 80057c8:	7dbb      	ldrb	r3, [r7, #22]
 80057ca:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80057ce:	fb01 f303 	mul.w	r3, r1, r3
 80057d2:	68b9      	ldr	r1, [r7, #8]
 80057d4:	440b      	add	r3, r1
 80057d6:	0912      	lsrs	r2, r2, #4
 80057d8:	b2d2      	uxtb	r2, r2
 80057da:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
    ic[curr_ic].comm.data[2] = (ic[curr_ic].com.rx_data[5]);
 80057de:	7dbb      	ldrb	r3, [r7, #22]
 80057e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80057e4:	fb02 f303 	mul.w	r3, r2, r3
 80057e8:	68ba      	ldr	r2, [r7, #8]
 80057ea:	441a      	add	r2, r3
 80057ec:	7dbb      	ldrb	r3, [r7, #22]
 80057ee:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80057f2:	fb01 f303 	mul.w	r3, r1, r3
 80057f6:	68b9      	ldr	r1, [r7, #8]
 80057f8:	440b      	add	r3, r1
 80057fa:	f892 2162 	ldrb.w	r2, [r2, #354]	@ 0x162
 80057fe:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
    ic[curr_ic].comm.fcomm[2] = (ic[curr_ic].com.rx_data[4] & 0x0F);
 8005802:	7dbb      	ldrb	r3, [r7, #22]
 8005804:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005808:	fb02 f303 	mul.w	r3, r2, r3
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	4413      	add	r3, r2
 8005810:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 8005814:	7dbb      	ldrb	r3, [r7, #22]
 8005816:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800581a:	fb01 f303 	mul.w	r3, r1, r3
 800581e:	68b9      	ldr	r1, [r7, #8]
 8005820:	440b      	add	r3, r1
 8005822:	f002 020f 	and.w	r2, r2, #15
 8005826:	b2d2      	uxtb	r2, r2
 8005828:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800582c:	7dbb      	ldrb	r3, [r7, #22]
 800582e:	3301      	adds	r3, #1
 8005830:	75bb      	strb	r3, [r7, #22]
 8005832:	7dba      	ldrb	r2, [r7, #22]
 8005834:	7bfb      	ldrb	r3, [r7, #15]
 8005836:	429a      	cmp	r2, r3
 8005838:	f4ff af32 	bcc.w	80056a0 <adBms6830ParseComm+0x18>
  }
}
 800583c:	bf00      	nop
 800583e:	bf00      	nop
 8005840:	3718      	adds	r7, #24
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}

08005846 <adBms6830ParseSID>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseSID(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b086      	sub	sp, #24
 800584a:	af00      	add	r7, sp, #0
 800584c:	4603      	mov	r3, r0
 800584e:	60b9      	str	r1, [r7, #8]
 8005850:	607a      	str	r2, [r7, #4]
 8005852:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005854:	2300      	movs	r3, #0
 8005856:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005858:	2300      	movs	r3, #0
 800585a:	75bb      	strb	r3, [r7, #22]
 800585c:	e083      	b.n	8005966 <adBms6830ParseSID+0x120>
  {
    memcpy(&ic[curr_ic].rsid.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 800585e:	7dbb      	ldrb	r3, [r7, #22]
 8005860:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005864:	fb02 f303 	mul.w	r3, r2, r3
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	4413      	add	r3, r2
 800586c:	f203 1087 	addw	r0, r3, #391	@ 0x187
 8005870:	7dfb      	ldrb	r3, [r7, #23]
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	4413      	add	r3, r2
 8005876:	2208      	movs	r2, #8
 8005878:	4619      	mov	r1, r3
 800587a:	f00d f892 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 800587e:	7dbb      	ldrb	r3, [r7, #22]
 8005880:	3301      	adds	r3, #1
 8005882:	b2db      	uxtb	r3, r3
 8005884:	00db      	lsls	r3, r3, #3
 8005886:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].sid.sid[0] = ic[curr_ic].rsid.rx_data[0];
 8005888:	7dbb      	ldrb	r3, [r7, #22]
 800588a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800588e:	fb02 f303 	mul.w	r3, r2, r3
 8005892:	68ba      	ldr	r2, [r7, #8]
 8005894:	441a      	add	r2, r3
 8005896:	7dbb      	ldrb	r3, [r7, #22]
 8005898:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800589c:	fb01 f303 	mul.w	r3, r1, r3
 80058a0:	68b9      	ldr	r1, [r7, #8]
 80058a2:	440b      	add	r3, r1
 80058a4:	f892 2187 	ldrb.w	r2, [r2, #391]	@ 0x187
 80058a8:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    ic[curr_ic].sid.sid[1] = ic[curr_ic].rsid.rx_data[1];
 80058ac:	7dbb      	ldrb	r3, [r7, #22]
 80058ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80058b2:	fb02 f303 	mul.w	r3, r2, r3
 80058b6:	68ba      	ldr	r2, [r7, #8]
 80058b8:	441a      	add	r2, r3
 80058ba:	7dbb      	ldrb	r3, [r7, #22]
 80058bc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80058c0:	fb01 f303 	mul.w	r3, r1, r3
 80058c4:	68b9      	ldr	r1, [r7, #8]
 80058c6:	440b      	add	r3, r1
 80058c8:	f892 2188 	ldrb.w	r2, [r2, #392]	@ 0x188
 80058cc:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    ic[curr_ic].sid.sid[2] = ic[curr_ic].rsid.rx_data[2];
 80058d0:	7dbb      	ldrb	r3, [r7, #22]
 80058d2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80058d6:	fb02 f303 	mul.w	r3, r2, r3
 80058da:	68ba      	ldr	r2, [r7, #8]
 80058dc:	441a      	add	r2, r3
 80058de:	7dbb      	ldrb	r3, [r7, #22]
 80058e0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80058e4:	fb01 f303 	mul.w	r3, r1, r3
 80058e8:	68b9      	ldr	r1, [r7, #8]
 80058ea:	440b      	add	r3, r1
 80058ec:	f892 2189 	ldrb.w	r2, [r2, #393]	@ 0x189
 80058f0:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    ic[curr_ic].sid.sid[3] = ic[curr_ic].rsid.rx_data[3];
 80058f4:	7dbb      	ldrb	r3, [r7, #22]
 80058f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80058fa:	fb02 f303 	mul.w	r3, r2, r3
 80058fe:	68ba      	ldr	r2, [r7, #8]
 8005900:	441a      	add	r2, r3
 8005902:	7dbb      	ldrb	r3, [r7, #22]
 8005904:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005908:	fb01 f303 	mul.w	r3, r1, r3
 800590c:	68b9      	ldr	r1, [r7, #8]
 800590e:	440b      	add	r3, r1
 8005910:	f892 218a 	ldrb.w	r2, [r2, #394]	@ 0x18a
 8005914:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
    ic[curr_ic].sid.sid[4] = ic[curr_ic].rsid.rx_data[4];
 8005918:	7dbb      	ldrb	r3, [r7, #22]
 800591a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800591e:	fb02 f303 	mul.w	r3, r2, r3
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	441a      	add	r2, r3
 8005926:	7dbb      	ldrb	r3, [r7, #22]
 8005928:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800592c:	fb01 f303 	mul.w	r3, r1, r3
 8005930:	68b9      	ldr	r1, [r7, #8]
 8005932:	440b      	add	r3, r1
 8005934:	f892 218b 	ldrb.w	r2, [r2, #395]	@ 0x18b
 8005938:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    ic[curr_ic].sid.sid[5] = ic[curr_ic].rsid.rx_data[5];
 800593c:	7dbb      	ldrb	r3, [r7, #22]
 800593e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005942:	fb02 f303 	mul.w	r3, r2, r3
 8005946:	68ba      	ldr	r2, [r7, #8]
 8005948:	441a      	add	r2, r3
 800594a:	7dbb      	ldrb	r3, [r7, #22]
 800594c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005950:	fb01 f303 	mul.w	r3, r1, r3
 8005954:	68b9      	ldr	r1, [r7, #8]
 8005956:	440b      	add	r3, r1
 8005958:	f892 218c 	ldrb.w	r2, [r2, #396]	@ 0x18c
 800595c:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005960:	7dbb      	ldrb	r3, [r7, #22]
 8005962:	3301      	adds	r3, #1
 8005964:	75bb      	strb	r3, [r7, #22]
 8005966:	7dba      	ldrb	r2, [r7, #22]
 8005968:	7bfb      	ldrb	r3, [r7, #15]
 800596a:	429a      	cmp	r2, r3
 800596c:	f4ff af77 	bcc.w	800585e <adBms6830ParseSID+0x18>
  }
}
 8005970:	bf00      	nop
 8005972:	bf00      	nop
 8005974:	3718      	adds	r7, #24
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}

0800597a <adBms6830ParsePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwma(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800597a:	b580      	push	{r7, lr}
 800597c:	b086      	sub	sp, #24
 800597e:	af00      	add	r7, sp, #0
 8005980:	4603      	mov	r3, r0
 8005982:	60b9      	str	r1, [r7, #8]
 8005984:	607a      	str	r2, [r7, #4]
 8005986:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005988:	2300      	movs	r3, #0
 800598a:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800598c:	2300      	movs	r3, #0
 800598e:	75bb      	strb	r3, [r7, #22]
 8005990:	e10d      	b.n	8005bae <adBms6830ParsePwma+0x234>
  {
    memcpy(&ic[curr_ic].pwma.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005992:	7dbb      	ldrb	r3, [r7, #22]
 8005994:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005998:	fb02 f303 	mul.w	r3, r2, r3
 800599c:	68ba      	ldr	r2, [r7, #8]
 800599e:	4413      	add	r3, r2
 80059a0:	f203 106b 	addw	r0, r3, #363	@ 0x16b
 80059a4:	7dfb      	ldrb	r3, [r7, #23]
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	4413      	add	r3, r2
 80059aa:	2208      	movs	r2, #8
 80059ac:	4619      	mov	r1, r3
 80059ae:	f00c fff8 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80059b2:	7dbb      	ldrb	r3, [r7, #22]
 80059b4:	3301      	adds	r3, #1
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	00db      	lsls	r3, r3, #3
 80059ba:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmA.pwma[0] = (ic[curr_ic].pwma.rx_data[0] & 0x0F);
 80059bc:	7dbb      	ldrb	r3, [r7, #22]
 80059be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80059c2:	fb02 f303 	mul.w	r3, r2, r3
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	4413      	add	r3, r2
 80059ca:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 80059ce:	7dbb      	ldrb	r3, [r7, #22]
 80059d0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80059d4:	fb01 f303 	mul.w	r3, r1, r3
 80059d8:	68b9      	ldr	r1, [r7, #8]
 80059da:	440b      	add	r3, r1
 80059dc:	f002 020f 	and.w	r2, r2, #15
 80059e0:	b2d2      	uxtb	r2, r2
 80059e2:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
    ic[curr_ic].PwmA.pwma[1] = ((ic[curr_ic].pwma.rx_data[0] & 0xF0) >> 4);
 80059e6:	7dbb      	ldrb	r3, [r7, #22]
 80059e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80059ec:	fb02 f303 	mul.w	r3, r2, r3
 80059f0:	68ba      	ldr	r2, [r7, #8]
 80059f2:	4413      	add	r3, r2
 80059f4:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 80059f8:	7dbb      	ldrb	r3, [r7, #22]
 80059fa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80059fe:	fb01 f303 	mul.w	r3, r1, r3
 8005a02:	68b9      	ldr	r1, [r7, #8]
 8005a04:	440b      	add	r3, r1
 8005a06:	0912      	lsrs	r2, r2, #4
 8005a08:	b2d2      	uxtb	r2, r2
 8005a0a:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    ic[curr_ic].PwmA.pwma[2] = (ic[curr_ic].pwma.rx_data[1] & 0x0F);
 8005a0e:	7dbb      	ldrb	r3, [r7, #22]
 8005a10:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a14:	fb02 f303 	mul.w	r3, r2, r3
 8005a18:	68ba      	ldr	r2, [r7, #8]
 8005a1a:	4413      	add	r3, r2
 8005a1c:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8005a20:	7dbb      	ldrb	r3, [r7, #22]
 8005a22:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a26:	fb01 f303 	mul.w	r3, r1, r3
 8005a2a:	68b9      	ldr	r1, [r7, #8]
 8005a2c:	440b      	add	r3, r1
 8005a2e:	f002 020f 	and.w	r2, r2, #15
 8005a32:	b2d2      	uxtb	r2, r2
 8005a34:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    ic[curr_ic].PwmA.pwma[3] = ((ic[curr_ic].pwma.rx_data[1] & 0xF0) >> 4);
 8005a38:	7dbb      	ldrb	r3, [r7, #22]
 8005a3a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a3e:	fb02 f303 	mul.w	r3, r2, r3
 8005a42:	68ba      	ldr	r2, [r7, #8]
 8005a44:	4413      	add	r3, r2
 8005a46:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8005a4a:	7dbb      	ldrb	r3, [r7, #22]
 8005a4c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a50:	fb01 f303 	mul.w	r3, r1, r3
 8005a54:	68b9      	ldr	r1, [r7, #8]
 8005a56:	440b      	add	r3, r1
 8005a58:	0912      	lsrs	r2, r2, #4
 8005a5a:	b2d2      	uxtb	r2, r2
 8005a5c:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
    ic[curr_ic].PwmA.pwma[4] = (ic[curr_ic].pwma.rx_data[2] & 0x0F);
 8005a60:	7dbb      	ldrb	r3, [r7, #22]
 8005a62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a66:	fb02 f303 	mul.w	r3, r2, r3
 8005a6a:	68ba      	ldr	r2, [r7, #8]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 8005a72:	7dbb      	ldrb	r3, [r7, #22]
 8005a74:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a78:	fb01 f303 	mul.w	r3, r1, r3
 8005a7c:	68b9      	ldr	r1, [r7, #8]
 8005a7e:	440b      	add	r3, r1
 8005a80:	f002 020f 	and.w	r2, r2, #15
 8005a84:	b2d2      	uxtb	r2, r2
 8005a86:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
    ic[curr_ic].PwmA.pwma[5] = ((ic[curr_ic].pwma.rx_data[2] & 0xF0) >> 4);
 8005a8a:	7dbb      	ldrb	r3, [r7, #22]
 8005a8c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a90:	fb02 f303 	mul.w	r3, r2, r3
 8005a94:	68ba      	ldr	r2, [r7, #8]
 8005a96:	4413      	add	r3, r2
 8005a98:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 8005a9c:	7dbb      	ldrb	r3, [r7, #22]
 8005a9e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005aa2:	fb01 f303 	mul.w	r3, r1, r3
 8005aa6:	68b9      	ldr	r1, [r7, #8]
 8005aa8:	440b      	add	r3, r1
 8005aaa:	0912      	lsrs	r2, r2, #4
 8005aac:	b2d2      	uxtb	r2, r2
 8005aae:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    ic[curr_ic].PwmA.pwma[6] = (ic[curr_ic].pwma.rx_data[3] & 0x0F);
 8005ab2:	7dbb      	ldrb	r3, [r7, #22]
 8005ab4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ab8:	fb02 f303 	mul.w	r3, r2, r3
 8005abc:	68ba      	ldr	r2, [r7, #8]
 8005abe:	4413      	add	r3, r2
 8005ac0:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 8005ac4:	7dbb      	ldrb	r3, [r7, #22]
 8005ac6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005aca:	fb01 f303 	mul.w	r3, r1, r3
 8005ace:	68b9      	ldr	r1, [r7, #8]
 8005ad0:	440b      	add	r3, r1
 8005ad2:	f002 020f 	and.w	r2, r2, #15
 8005ad6:	b2d2      	uxtb	r2, r2
 8005ad8:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
    ic[curr_ic].PwmA.pwma[7] = ((ic[curr_ic].pwma.rx_data[3] & 0xF0) >> 4);
 8005adc:	7dbb      	ldrb	r3, [r7, #22]
 8005ade:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ae2:	fb02 f303 	mul.w	r3, r2, r3
 8005ae6:	68ba      	ldr	r2, [r7, #8]
 8005ae8:	4413      	add	r3, r2
 8005aea:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 8005aee:	7dbb      	ldrb	r3, [r7, #22]
 8005af0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005af4:	fb01 f303 	mul.w	r3, r1, r3
 8005af8:	68b9      	ldr	r1, [r7, #8]
 8005afa:	440b      	add	r3, r1
 8005afc:	0912      	lsrs	r2, r2, #4
 8005afe:	b2d2      	uxtb	r2, r2
 8005b00:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    ic[curr_ic].PwmA.pwma[8] = (ic[curr_ic].pwma.rx_data[4] & 0x0F);
 8005b04:	7dbb      	ldrb	r3, [r7, #22]
 8005b06:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b0a:	fb02 f303 	mul.w	r3, r2, r3
 8005b0e:	68ba      	ldr	r2, [r7, #8]
 8005b10:	4413      	add	r3, r2
 8005b12:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 8005b16:	7dbb      	ldrb	r3, [r7, #22]
 8005b18:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b1c:	fb01 f303 	mul.w	r3, r1, r3
 8005b20:	68b9      	ldr	r1, [r7, #8]
 8005b22:	440b      	add	r3, r1
 8005b24:	f002 020f 	and.w	r2, r2, #15
 8005b28:	b2d2      	uxtb	r2, r2
 8005b2a:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
    ic[curr_ic].PwmA.pwma[9] = ((ic[curr_ic].pwma.rx_data[4] & 0xF0) >> 4);
 8005b2e:	7dbb      	ldrb	r3, [r7, #22]
 8005b30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b34:	fb02 f303 	mul.w	r3, r2, r3
 8005b38:	68ba      	ldr	r2, [r7, #8]
 8005b3a:	4413      	add	r3, r2
 8005b3c:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 8005b40:	7dbb      	ldrb	r3, [r7, #22]
 8005b42:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b46:	fb01 f303 	mul.w	r3, r1, r3
 8005b4a:	68b9      	ldr	r1, [r7, #8]
 8005b4c:	440b      	add	r3, r1
 8005b4e:	0912      	lsrs	r2, r2, #4
 8005b50:	b2d2      	uxtb	r2, r2
 8005b52:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    ic[curr_ic].PwmA.pwma[10] = (ic[curr_ic].pwma.rx_data[5] & 0x0F);
 8005b56:	7dbb      	ldrb	r3, [r7, #22]
 8005b58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b5c:	fb02 f303 	mul.w	r3, r2, r3
 8005b60:	68ba      	ldr	r2, [r7, #8]
 8005b62:	4413      	add	r3, r2
 8005b64:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 8005b68:	7dbb      	ldrb	r3, [r7, #22]
 8005b6a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b6e:	fb01 f303 	mul.w	r3, r1, r3
 8005b72:	68b9      	ldr	r1, [r7, #8]
 8005b74:	440b      	add	r3, r1
 8005b76:	f002 020f 	and.w	r2, r2, #15
 8005b7a:	b2d2      	uxtb	r2, r2
 8005b7c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
    ic[curr_ic].PwmA.pwma[11] = ((ic[curr_ic].pwma.rx_data[5] & 0xF0) >> 4);
 8005b80:	7dbb      	ldrb	r3, [r7, #22]
 8005b82:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b86:	fb02 f303 	mul.w	r3, r2, r3
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	4413      	add	r3, r2
 8005b8e:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 8005b92:	7dbb      	ldrb	r3, [r7, #22]
 8005b94:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b98:	fb01 f303 	mul.w	r3, r1, r3
 8005b9c:	68b9      	ldr	r1, [r7, #8]
 8005b9e:	440b      	add	r3, r1
 8005ba0:	0912      	lsrs	r2, r2, #4
 8005ba2:	b2d2      	uxtb	r2, r2
 8005ba4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005ba8:	7dbb      	ldrb	r3, [r7, #22]
 8005baa:	3301      	adds	r3, #1
 8005bac:	75bb      	strb	r3, [r7, #22]
 8005bae:	7dba      	ldrb	r2, [r7, #22]
 8005bb0:	7bfb      	ldrb	r3, [r7, #15]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	f4ff aeed 	bcc.w	8005992 <adBms6830ParsePwma+0x18>
  }
}
 8005bb8:	bf00      	nop
 8005bba:	bf00      	nop
 8005bbc:	3718      	adds	r7, #24
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}

08005bc2 <adBms6830ParsePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwmb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005bc2:	b580      	push	{r7, lr}
 8005bc4:	b086      	sub	sp, #24
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	4603      	mov	r3, r0
 8005bca:	60b9      	str	r1, [r7, #8]
 8005bcc:	607a      	str	r2, [r7, #4]
 8005bce:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	75bb      	strb	r3, [r7, #22]
 8005bd8:	e069      	b.n	8005cae <adBms6830ParsePwmb+0xec>
  {
    memcpy(&ic[curr_ic].pwmb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005bda:	7dbb      	ldrb	r3, [r7, #22]
 8005bdc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005be0:	fb02 f303 	mul.w	r3, r2, r3
 8005be4:	68ba      	ldr	r2, [r7, #8]
 8005be6:	4413      	add	r3, r2
 8005be8:	f203 1079 	addw	r0, r3, #377	@ 0x179
 8005bec:	7dfb      	ldrb	r3, [r7, #23]
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	4413      	add	r3, r2
 8005bf2:	2208      	movs	r2, #8
 8005bf4:	4619      	mov	r1, r3
 8005bf6:	f00c fed4 	bl	80129a2 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005bfa:	7dbb      	ldrb	r3, [r7, #22]
 8005bfc:	3301      	adds	r3, #1
 8005bfe:	b2db      	uxtb	r3, r3
 8005c00:	00db      	lsls	r3, r3, #3
 8005c02:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmB.pwmb[0] = (ic[curr_ic].pwmb.rx_data[0] & 0x0F);
 8005c04:	7dbb      	ldrb	r3, [r7, #22]
 8005c06:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c0a:	fb02 f303 	mul.w	r3, r2, r3
 8005c0e:	68ba      	ldr	r2, [r7, #8]
 8005c10:	4413      	add	r3, r2
 8005c12:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8005c16:	7dbb      	ldrb	r3, [r7, #22]
 8005c18:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c1c:	fb01 f303 	mul.w	r3, r1, r3
 8005c20:	68b9      	ldr	r1, [r7, #8]
 8005c22:	440b      	add	r3, r1
 8005c24:	f002 020f 	and.w	r2, r2, #15
 8005c28:	b2d2      	uxtb	r2, r2
 8005c2a:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    ic[curr_ic].PwmB.pwmb[1] = ((ic[curr_ic].pwmb.rx_data[0] & 0xF0) >> 4);
 8005c2e:	7dbb      	ldrb	r3, [r7, #22]
 8005c30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c34:	fb02 f303 	mul.w	r3, r2, r3
 8005c38:	68ba      	ldr	r2, [r7, #8]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8005c40:	7dbb      	ldrb	r3, [r7, #22]
 8005c42:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c46:	fb01 f303 	mul.w	r3, r1, r3
 8005c4a:	68b9      	ldr	r1, [r7, #8]
 8005c4c:	440b      	add	r3, r1
 8005c4e:	0912      	lsrs	r2, r2, #4
 8005c50:	b2d2      	uxtb	r2, r2
 8005c52:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    ic[curr_ic].PwmB.pwmb[2] = (ic[curr_ic].pwmb.rx_data[1] & 0x0F);
 8005c56:	7dbb      	ldrb	r3, [r7, #22]
 8005c58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c5c:	fb02 f303 	mul.w	r3, r2, r3
 8005c60:	68ba      	ldr	r2, [r7, #8]
 8005c62:	4413      	add	r3, r2
 8005c64:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 8005c68:	7dbb      	ldrb	r3, [r7, #22]
 8005c6a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c6e:	fb01 f303 	mul.w	r3, r1, r3
 8005c72:	68b9      	ldr	r1, [r7, #8]
 8005c74:	440b      	add	r3, r1
 8005c76:	f002 020f 	and.w	r2, r2, #15
 8005c7a:	b2d2      	uxtb	r2, r2
 8005c7c:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    ic[curr_ic].PwmB.pwmb[3] = ((ic[curr_ic].pwmb.rx_data[1] & 0xF0) >> 4);
 8005c80:	7dbb      	ldrb	r3, [r7, #22]
 8005c82:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c86:	fb02 f303 	mul.w	r3, r2, r3
 8005c8a:	68ba      	ldr	r2, [r7, #8]
 8005c8c:	4413      	add	r3, r2
 8005c8e:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 8005c92:	7dbb      	ldrb	r3, [r7, #22]
 8005c94:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c98:	fb01 f303 	mul.w	r3, r1, r3
 8005c9c:	68b9      	ldr	r1, [r7, #8]
 8005c9e:	440b      	add	r3, r1
 8005ca0:	0912      	lsrs	r2, r2, #4
 8005ca2:	b2d2      	uxtb	r2, r2
 8005ca4:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005ca8:	7dbb      	ldrb	r3, [r7, #22]
 8005caa:	3301      	adds	r3, #1
 8005cac:	75bb      	strb	r3, [r7, #22]
 8005cae:	7dba      	ldrb	r2, [r7, #22]
 8005cb0:	7bfb      	ldrb	r3, [r7, #15]
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d391      	bcc.n	8005bda <adBms6830ParsePwmb+0x18>
  }
}
 8005cb6:	bf00      	nop
 8005cb8:	bf00      	nop
 8005cba:	3718      	adds	r7, #24
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <adBms6830ParsePwm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwm(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60b9      	str	r1, [r7, #8]
 8005cc8:	607b      	str	r3, [r7, #4]
 8005cca:	4603      	mov	r3, r0
 8005ccc:	73fb      	strb	r3, [r7, #15]
 8005cce:	4613      	mov	r3, r2
 8005cd0:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 8005cd2:	7bbb      	ldrb	r3, [r7, #14]
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d002      	beq.n	8005cde <adBms6830ParsePwm+0x1e>
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d007      	beq.n	8005cec <adBms6830ParsePwm+0x2c>
    case B:
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
      break;

    default:
      break;
 8005cdc:	e00d      	b.n	8005cfa <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwma(tIC, &ic[0], &data[0]);
 8005cde:	7bfb      	ldrb	r3, [r7, #15]
 8005ce0:	687a      	ldr	r2, [r7, #4]
 8005ce2:	68b9      	ldr	r1, [r7, #8]
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f7ff fe48 	bl	800597a <adBms6830ParsePwma>
      break;
 8005cea:	e006      	b.n	8005cfa <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
 8005cec:	7bfb      	ldrb	r3, [r7, #15]
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	68b9      	ldr	r1, [r7, #8]
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f7ff ff65 	bl	8005bc2 <adBms6830ParsePwmb>
      break;
 8005cf8:	bf00      	nop
  }
}
 8005cfa:	bf00      	nop
 8005cfc:	3710      	adds	r7, #16
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}

08005d02 <adBms6830CreateConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfiga(uint8_t tIC, cell_asic *ic)
{
 8005d02:	b480      	push	{r7}
 8005d04:	b085      	sub	sp, #20
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	4603      	mov	r3, r0
 8005d0a:	6039      	str	r1, [r7, #0]
 8005d0c:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005d0e:	2300      	movs	r3, #0
 8005d10:	73fb      	strb	r3, [r7, #15]
 8005d12:	e0f3      	b.n	8005efc <adBms6830CreateConfiga+0x1fa>
  {
    ic[curr_ic].configa.tx_data[0] = (((ic[curr_ic].tx_cfga.refon & 0x01) << 7) | (ic[curr_ic].tx_cfga.cth & 0x07));
 8005d14:	7bfb      	ldrb	r3, [r7, #15]
 8005d16:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d1a:	fb02 f303 	mul.w	r3, r2, r3
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	4413      	add	r3, r2
 8005d22:	781b      	ldrb	r3, [r3, #0]
 8005d24:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	01db      	lsls	r3, r3, #7
 8005d2c:	b25a      	sxtb	r2, r3
 8005d2e:	7bfb      	ldrb	r3, [r7, #15]
 8005d30:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d34:	fb01 f303 	mul.w	r3, r1, r3
 8005d38:	6839      	ldr	r1, [r7, #0]
 8005d3a:	440b      	add	r3, r1
 8005d3c:	781b      	ldrb	r3, [r3, #0]
 8005d3e:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	b25b      	sxtb	r3, r3
 8005d46:	f003 0307 	and.w	r3, r3, #7
 8005d4a:	b25b      	sxtb	r3, r3
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	b259      	sxtb	r1, r3
 8005d50:	7bfb      	ldrb	r3, [r7, #15]
 8005d52:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d56:	fb02 f303 	mul.w	r3, r2, r3
 8005d5a:	683a      	ldr	r2, [r7, #0]
 8005d5c:	4413      	add	r3, r2
 8005d5e:	b2ca      	uxtb	r2, r1
 8005d60:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
    ic[curr_ic].configa.tx_data[1] = (ic[curr_ic].tx_cfga.flag_d & 0xFF);
 8005d64:	7bfb      	ldrb	r3, [r7, #15]
 8005d66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d6a:	fb02 f303 	mul.w	r3, r2, r3
 8005d6e:	683a      	ldr	r2, [r7, #0]
 8005d70:	441a      	add	r2, r3
 8005d72:	7bfb      	ldrb	r3, [r7, #15]
 8005d74:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d78:	fb01 f303 	mul.w	r3, r1, r3
 8005d7c:	6839      	ldr	r1, [r7, #0]
 8005d7e:	440b      	add	r3, r1
 8005d80:	7852      	ldrb	r2, [r2, #1]
 8005d82:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    ic[curr_ic].configa.tx_data[2] = (((ic[curr_ic].tx_cfga.soakon & 0x01) << 7) | ((ic[curr_ic].tx_cfga.owrng & 0x01) << 6) | ((ic[curr_ic].tx_cfga.owa & 0x07) << 3));
 8005d86:	7bfb      	ldrb	r3, [r7, #15]
 8005d88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d8c:	fb02 f303 	mul.w	r3, r2, r3
 8005d90:	683a      	ldr	r2, [r7, #0]
 8005d92:	4413      	add	r3, r2
 8005d94:	789b      	ldrb	r3, [r3, #2]
 8005d96:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	01db      	lsls	r3, r3, #7
 8005d9e:	b25a      	sxtb	r2, r3
 8005da0:	7bfb      	ldrb	r3, [r7, #15]
 8005da2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005da6:	fb01 f303 	mul.w	r3, r1, r3
 8005daa:	6839      	ldr	r1, [r7, #0]
 8005dac:	440b      	add	r3, r1
 8005dae:	789b      	ldrb	r3, [r3, #2]
 8005db0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	019b      	lsls	r3, r3, #6
 8005db8:	b25b      	sxtb	r3, r3
 8005dba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dbe:	b25b      	sxtb	r3, r3
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	b25a      	sxtb	r2, r3
 8005dc4:	7bfb      	ldrb	r3, [r7, #15]
 8005dc6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005dca:	fb01 f303 	mul.w	r3, r1, r3
 8005dce:	6839      	ldr	r1, [r7, #0]
 8005dd0:	440b      	add	r3, r1
 8005dd2:	789b      	ldrb	r3, [r3, #2]
 8005dd4:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	00db      	lsls	r3, r3, #3
 8005ddc:	b25b      	sxtb	r3, r3
 8005dde:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005de2:	b25b      	sxtb	r3, r3
 8005de4:	4313      	orrs	r3, r2
 8005de6:	b259      	sxtb	r1, r3
 8005de8:	7bfb      	ldrb	r3, [r7, #15]
 8005dea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005dee:	fb02 f303 	mul.w	r3, r2, r3
 8005df2:	683a      	ldr	r2, [r7, #0]
 8005df4:	4413      	add	r3, r2
 8005df6:	b2ca      	uxtb	r2, r1
 8005df8:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    ic[curr_ic].configa.tx_data[3] = ((ic[curr_ic].tx_cfga.gpo & 0x00FF));
 8005dfc:	7bfb      	ldrb	r3, [r7, #15]
 8005dfe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e02:	fb02 f303 	mul.w	r3, r2, r3
 8005e06:	683a      	ldr	r2, [r7, #0]
 8005e08:	4413      	add	r3, r2
 8005e0a:	885b      	ldrh	r3, [r3, #2]
 8005e0c:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8005e10:	b299      	uxth	r1, r3
 8005e12:	7bfb      	ldrb	r3, [r7, #15]
 8005e14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e18:	fb02 f303 	mul.w	r3, r2, r3
 8005e1c:	683a      	ldr	r2, [r7, #0]
 8005e1e:	4413      	add	r3, r2
 8005e20:	b2ca      	uxtb	r2, r1
 8005e22:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    ic[curr_ic].configa.tx_data[4] = ((ic[curr_ic].tx_cfga.gpo & 0x0300)>>8);
 8005e26:	7bfb      	ldrb	r3, [r7, #15]
 8005e28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e2c:	fb02 f303 	mul.w	r3, r2, r3
 8005e30:	683a      	ldr	r2, [r7, #0]
 8005e32:	4413      	add	r3, r2
 8005e34:	885b      	ldrh	r3, [r3, #2]
 8005e36:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	121b      	asrs	r3, r3, #8
 8005e3e:	b2da      	uxtb	r2, r3
 8005e40:	7bfb      	ldrb	r3, [r7, #15]
 8005e42:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e46:	fb01 f303 	mul.w	r3, r1, r3
 8005e4a:	6839      	ldr	r1, [r7, #0]
 8005e4c:	440b      	add	r3, r1
 8005e4e:	f002 0203 	and.w	r2, r2, #3
 8005e52:	b2d2      	uxtb	r2, r2
 8005e54:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    ic[curr_ic].configa.tx_data[5] = (((ic[curr_ic].tx_cfga.snap & 0x01) << 5) | ((ic[curr_ic].tx_cfga.mute_st & 0x01) << 4) | ((ic[curr_ic].tx_cfga.comm_bk & 0x01) << 3) | (ic[curr_ic].tx_cfga.fc & 0x07));
 8005e58:	7bfb      	ldrb	r3, [r7, #15]
 8005e5a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e5e:	fb02 f303 	mul.w	r3, r2, r3
 8005e62:	683a      	ldr	r2, [r7, #0]
 8005e64:	4413      	add	r3, r2
 8005e66:	78db      	ldrb	r3, [r3, #3]
 8005e68:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	015b      	lsls	r3, r3, #5
 8005e70:	b25b      	sxtb	r3, r3
 8005e72:	f003 0320 	and.w	r3, r3, #32
 8005e76:	b25a      	sxtb	r2, r3
 8005e78:	7bfb      	ldrb	r3, [r7, #15]
 8005e7a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e7e:	fb01 f303 	mul.w	r3, r1, r3
 8005e82:	6839      	ldr	r1, [r7, #0]
 8005e84:	440b      	add	r3, r1
 8005e86:	791b      	ldrb	r3, [r3, #4]
 8005e88:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	011b      	lsls	r3, r3, #4
 8005e90:	b25b      	sxtb	r3, r3
 8005e92:	f003 0310 	and.w	r3, r3, #16
 8005e96:	b25b      	sxtb	r3, r3
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	b25a      	sxtb	r2, r3
 8005e9c:	7bfb      	ldrb	r3, [r7, #15]
 8005e9e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ea2:	fb01 f303 	mul.w	r3, r1, r3
 8005ea6:	6839      	ldr	r1, [r7, #0]
 8005ea8:	440b      	add	r3, r1
 8005eaa:	791b      	ldrb	r3, [r3, #4]
 8005eac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	00db      	lsls	r3, r3, #3
 8005eb4:	b25b      	sxtb	r3, r3
 8005eb6:	f003 0308 	and.w	r3, r3, #8
 8005eba:	b25b      	sxtb	r3, r3
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	b25a      	sxtb	r2, r3
 8005ec0:	7bfb      	ldrb	r3, [r7, #15]
 8005ec2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ec6:	fb01 f303 	mul.w	r3, r1, r3
 8005eca:	6839      	ldr	r1, [r7, #0]
 8005ecc:	440b      	add	r3, r1
 8005ece:	791b      	ldrb	r3, [r3, #4]
 8005ed0:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8005ed4:	b2db      	uxtb	r3, r3
 8005ed6:	b25b      	sxtb	r3, r3
 8005ed8:	f003 0307 	and.w	r3, r3, #7
 8005edc:	b25b      	sxtb	r3, r3
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	b259      	sxtb	r1, r3
 8005ee2:	7bfb      	ldrb	r3, [r7, #15]
 8005ee4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ee8:	fb02 f303 	mul.w	r3, r2, r3
 8005eec:	683a      	ldr	r2, [r7, #0]
 8005eee:	4413      	add	r3, r2
 8005ef0:	b2ca      	uxtb	r2, r1
 8005ef2:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005ef6:	7bfb      	ldrb	r3, [r7, #15]
 8005ef8:	3301      	adds	r3, #1
 8005efa:	73fb      	strb	r3, [r7, #15]
 8005efc:	7bfa      	ldrb	r2, [r7, #15]
 8005efe:	79fb      	ldrb	r3, [r7, #7]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	f4ff af07 	bcc.w	8005d14 <adBms6830CreateConfiga+0x12>
  }
}
 8005f06:	bf00      	nop
 8005f08:	bf00      	nop
 8005f0a:	3714      	adds	r7, #20
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <adBms6830CreateConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfigb(uint8_t tIC, cell_asic *ic)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	6039      	str	r1, [r7, #0]
 8005f1e:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005f20:	2300      	movs	r3, #0
 8005f22:	73fb      	strb	r3, [r7, #15]
 8005f24:	e0a9      	b.n	800607a <adBms6830CreateConfigb+0x166>
  {
    ic[curr_ic].configb.tx_data[0] = ((ic[curr_ic].tx_cfgb.vuv ));
 8005f26:	7bfb      	ldrb	r3, [r7, #15]
 8005f28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f2c:	fb02 f303 	mul.w	r3, r2, r3
 8005f30:	683a      	ldr	r2, [r7, #0]
 8005f32:	4413      	add	r3, r2
 8005f34:	8999      	ldrh	r1, [r3, #12]
 8005f36:	7bfb      	ldrb	r3, [r7, #15]
 8005f38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f3c:	fb02 f303 	mul.w	r3, r2, r3
 8005f40:	683a      	ldr	r2, [r7, #0]
 8005f42:	4413      	add	r3, r2
 8005f44:	b2ca      	uxtb	r2, r1
 8005f46:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
    ic[curr_ic].configb.tx_data[1] = (((ic[curr_ic].tx_cfgb.vov & 0x000F) << 4) | ((ic[curr_ic].tx_cfgb.vuv ) >> 8));
 8005f4a:	7bfb      	ldrb	r3, [r7, #15]
 8005f4c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f50:	fb02 f303 	mul.w	r3, r2, r3
 8005f54:	683a      	ldr	r2, [r7, #0]
 8005f56:	4413      	add	r3, r2
 8005f58:	89db      	ldrh	r3, [r3, #14]
 8005f5a:	011b      	lsls	r3, r3, #4
 8005f5c:	b25a      	sxtb	r2, r3
 8005f5e:	7bfb      	ldrb	r3, [r7, #15]
 8005f60:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005f64:	fb01 f303 	mul.w	r3, r1, r3
 8005f68:	6839      	ldr	r1, [r7, #0]
 8005f6a:	440b      	add	r3, r1
 8005f6c:	899b      	ldrh	r3, [r3, #12]
 8005f6e:	0a1b      	lsrs	r3, r3, #8
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	b25b      	sxtb	r3, r3
 8005f74:	4313      	orrs	r3, r2
 8005f76:	b259      	sxtb	r1, r3
 8005f78:	7bfb      	ldrb	r3, [r7, #15]
 8005f7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f7e:	fb02 f303 	mul.w	r3, r2, r3
 8005f82:	683a      	ldr	r2, [r7, #0]
 8005f84:	4413      	add	r3, r2
 8005f86:	b2ca      	uxtb	r2, r1
 8005f88:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
    ic[curr_ic].configb.tx_data[2] = ((ic[curr_ic].tx_cfgb.vov >>4)&0x0FF);
 8005f8c:	7bfb      	ldrb	r3, [r7, #15]
 8005f8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f92:	fb02 f303 	mul.w	r3, r2, r3
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	4413      	add	r3, r2
 8005f9a:	89db      	ldrh	r3, [r3, #14]
 8005f9c:	091b      	lsrs	r3, r3, #4
 8005f9e:	b299      	uxth	r1, r3
 8005fa0:	7bfb      	ldrb	r3, [r7, #15]
 8005fa2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005fa6:	fb02 f303 	mul.w	r3, r2, r3
 8005faa:	683a      	ldr	r2, [r7, #0]
 8005fac:	4413      	add	r3, r2
 8005fae:	b2ca      	uxtb	r2, r1
 8005fb0:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
    ic[curr_ic].configb.tx_data[3] = (((ic[curr_ic].tx_cfgb.dtmen & 0x01) << 7) | ((ic[curr_ic].tx_cfgb.dtrng & 0x01) << 6) | ((ic[curr_ic].tx_cfgb.dcto & 0x3F) << 0));
 8005fb4:	7bfb      	ldrb	r3, [r7, #15]
 8005fb6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005fba:	fb02 f303 	mul.w	r3, r2, r3
 8005fbe:	683a      	ldr	r2, [r7, #0]
 8005fc0:	4413      	add	r3, r2
 8005fc2:	7c1b      	ldrb	r3, [r3, #16]
 8005fc4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	01db      	lsls	r3, r3, #7
 8005fcc:	b25a      	sxtb	r2, r3
 8005fce:	7bfb      	ldrb	r3, [r7, #15]
 8005fd0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005fd4:	fb01 f303 	mul.w	r3, r1, r3
 8005fd8:	6839      	ldr	r1, [r7, #0]
 8005fda:	440b      	add	r3, r1
 8005fdc:	7c1b      	ldrb	r3, [r3, #16]
 8005fde:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	019b      	lsls	r3, r3, #6
 8005fe6:	b25b      	sxtb	r3, r3
 8005fe8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fec:	b25b      	sxtb	r3, r3
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	b25a      	sxtb	r2, r3
 8005ff2:	7bfb      	ldrb	r3, [r7, #15]
 8005ff4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ff8:	fb01 f303 	mul.w	r3, r1, r3
 8005ffc:	6839      	ldr	r1, [r7, #0]
 8005ffe:	440b      	add	r3, r1
 8006000:	7c1b      	ldrb	r3, [r3, #16]
 8006002:	f3c3 0385 	ubfx	r3, r3, #2, #6
 8006006:	b2db      	uxtb	r3, r3
 8006008:	b25b      	sxtb	r3, r3
 800600a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800600e:	b25b      	sxtb	r3, r3
 8006010:	4313      	orrs	r3, r2
 8006012:	b259      	sxtb	r1, r3
 8006014:	7bfb      	ldrb	r3, [r7, #15]
 8006016:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800601a:	fb02 f303 	mul.w	r3, r2, r3
 800601e:	683a      	ldr	r2, [r7, #0]
 8006020:	4413      	add	r3, r2
 8006022:	b2ca      	uxtb	r2, r1
 8006024:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    ic[curr_ic].configb.tx_data[4] = ((ic[curr_ic].tx_cfgb.dcc & 0xFF));
 8006028:	7bfb      	ldrb	r3, [r7, #15]
 800602a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800602e:	fb02 f303 	mul.w	r3, r2, r3
 8006032:	683a      	ldr	r2, [r7, #0]
 8006034:	4413      	add	r3, r2
 8006036:	8a59      	ldrh	r1, [r3, #18]
 8006038:	7bfb      	ldrb	r3, [r7, #15]
 800603a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800603e:	fb02 f303 	mul.w	r3, r2, r3
 8006042:	683a      	ldr	r2, [r7, #0]
 8006044:	4413      	add	r3, r2
 8006046:	b2ca      	uxtb	r2, r1
 8006048:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    ic[curr_ic].configb.tx_data[5] = ((ic[curr_ic].tx_cfgb.dcc >>8 ));
 800604c:	7bfb      	ldrb	r3, [r7, #15]
 800604e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006052:	fb02 f303 	mul.w	r3, r2, r3
 8006056:	683a      	ldr	r2, [r7, #0]
 8006058:	4413      	add	r3, r2
 800605a:	8a5b      	ldrh	r3, [r3, #18]
 800605c:	0a1b      	lsrs	r3, r3, #8
 800605e:	b299      	uxth	r1, r3
 8006060:	7bfb      	ldrb	r3, [r7, #15]
 8006062:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006066:	fb02 f303 	mul.w	r3, r2, r3
 800606a:	683a      	ldr	r2, [r7, #0]
 800606c:	4413      	add	r3, r2
 800606e:	b2ca      	uxtb	r2, r1
 8006070:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006074:	7bfb      	ldrb	r3, [r7, #15]
 8006076:	3301      	adds	r3, #1
 8006078:	73fb      	strb	r3, [r7, #15]
 800607a:	7bfa      	ldrb	r2, [r7, #15]
 800607c:	79fb      	ldrb	r3, [r7, #7]
 800607e:	429a      	cmp	r2, r3
 8006080:	f4ff af51 	bcc.w	8005f26 <adBms6830CreateConfigb+0x12>
  }
}
 8006084:	bf00      	nop
 8006086:	bf00      	nop
 8006088:	3714      	adds	r7, #20
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr

08006092 <adBms6830CreateClrflagData>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateClrflagData(uint8_t tIC, cell_asic *ic)
{
 8006092:	b480      	push	{r7}
 8006094:	b085      	sub	sp, #20
 8006096:	af00      	add	r7, sp, #0
 8006098:	4603      	mov	r3, r0
 800609a:	6039      	str	r1, [r7, #0]
 800609c:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800609e:	2300      	movs	r3, #0
 80060a0:	73fb      	strb	r3, [r7, #15]
 80060a2:	e12b      	b.n	80062fc <adBms6830CreateClrflagData+0x26a>
  {
    ic[curr_ic].clrflag.tx_data[0] = (ic[curr_ic].clflag.cl_csflt & 0x00FF);
 80060a4:	7bfb      	ldrb	r3, [r7, #15]
 80060a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060aa:	fb02 f303 	mul.w	r3, r2, r3
 80060ae:	683a      	ldr	r2, [r7, #0]
 80060b0:	4413      	add	r3, r2
 80060b2:	8b99      	ldrh	r1, [r3, #28]
 80060b4:	7bfb      	ldrb	r3, [r7, #15]
 80060b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060ba:	fb02 f303 	mul.w	r3, r2, r3
 80060be:	683a      	ldr	r2, [r7, #0]
 80060c0:	4413      	add	r3, r2
 80060c2:	b2ca      	uxtb	r2, r1
 80060c4:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
    ic[curr_ic].clrflag.tx_data[1] = ((ic[curr_ic].clflag.cl_csflt & 0xFF00) >> 8);
 80060c8:	7bfb      	ldrb	r3, [r7, #15]
 80060ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060ce:	fb02 f303 	mul.w	r3, r2, r3
 80060d2:	683a      	ldr	r2, [r7, #0]
 80060d4:	4413      	add	r3, r2
 80060d6:	8b9b      	ldrh	r3, [r3, #28]
 80060d8:	0a1b      	lsrs	r3, r3, #8
 80060da:	b299      	uxth	r1, r3
 80060dc:	7bfb      	ldrb	r3, [r7, #15]
 80060de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060e2:	fb02 f303 	mul.w	r3, r2, r3
 80060e6:	683a      	ldr	r2, [r7, #0]
 80060e8:	4413      	add	r3, r2
 80060ea:	b2ca      	uxtb	r2, r1
 80060ec:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
    ic[curr_ic].clrflag.tx_data[2] = 0x00;
 80060f0:	7bfb      	ldrb	r3, [r7, #15]
 80060f2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060f6:	fb02 f303 	mul.w	r3, r2, r3
 80060fa:	683a      	ldr	r2, [r7, #0]
 80060fc:	4413      	add	r3, r2
 80060fe:	2200      	movs	r2, #0
 8006100:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
    ic[curr_ic].clrflag.tx_data[3] = 0x00;
 8006104:	7bfb      	ldrb	r3, [r7, #15]
 8006106:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800610a:	fb02 f303 	mul.w	r3, r2, r3
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	4413      	add	r3, r2
 8006112:	2200      	movs	r2, #0
 8006114:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8006118:	7bfb      	ldrb	r3, [r7, #15]
 800611a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800611e:	fb02 f303 	mul.w	r3, r2, r3
 8006122:	683a      	ldr	r2, [r7, #0]
 8006124:	4413      	add	r3, r2
 8006126:	7f9b      	ldrb	r3, [r3, #30]
 8006128:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800612c:	b2db      	uxtb	r3, r3
 800612e:	01db      	lsls	r3, r3, #7
 8006130:	b25a      	sxtb	r2, r3
 8006132:	7bfb      	ldrb	r3, [r7, #15]
 8006134:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006138:	fb01 f303 	mul.w	r3, r1, r3
 800613c:	6839      	ldr	r1, [r7, #0]
 800613e:	440b      	add	r3, r1
 8006140:	7f9b      	ldrb	r3, [r3, #30]
 8006142:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006146:	b2db      	uxtb	r3, r3
 8006148:	019b      	lsls	r3, r3, #6
 800614a:	b25b      	sxtb	r3, r3
 800614c:	4313      	orrs	r3, r2
 800614e:	b25a      	sxtb	r2, r3
 8006150:	7bfb      	ldrb	r3, [r7, #15]
 8006152:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006156:	fb01 f303 	mul.w	r3, r1, r3
 800615a:	6839      	ldr	r1, [r7, #0]
 800615c:	440b      	add	r3, r1
 800615e:	7f9b      	ldrb	r3, [r3, #30]
 8006160:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006164:	b2db      	uxtb	r3, r3
 8006166:	015b      	lsls	r3, r3, #5
 8006168:	b25b      	sxtb	r3, r3
 800616a:	4313      	orrs	r3, r2
 800616c:	b25a      	sxtb	r2, r3
 800616e:	7bfb      	ldrb	r3, [r7, #15]
 8006170:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006174:	fb01 f303 	mul.w	r3, r1, r3
 8006178:	6839      	ldr	r1, [r7, #0]
 800617a:	440b      	add	r3, r1
 800617c:	7f9b      	ldrb	r3, [r3, #30]
 800617e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006182:	b2db      	uxtb	r3, r3
 8006184:	011b      	lsls	r3, r3, #4
 8006186:	b25b      	sxtb	r3, r3
 8006188:	4313      	orrs	r3, r2
 800618a:	b25a      	sxtb	r2, r3
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 800618c:	7bfb      	ldrb	r3, [r7, #15]
 800618e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006192:	fb01 f303 	mul.w	r3, r1, r3
 8006196:	6839      	ldr	r1, [r7, #0]
 8006198:	440b      	add	r3, r1
 800619a:	7f9b      	ldrb	r3, [r3, #30]
 800619c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	00db      	lsls	r3, r3, #3
 80061a4:	b25b      	sxtb	r3, r3
 80061a6:	4313      	orrs	r3, r2
 80061a8:	b25a      	sxtb	r2, r3
 80061aa:	7bfb      	ldrb	r3, [r7, #15]
 80061ac:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80061b0:	fb01 f303 	mul.w	r3, r1, r3
 80061b4:	6839      	ldr	r1, [r7, #0]
 80061b6:	440b      	add	r3, r1
 80061b8:	7f9b      	ldrb	r3, [r3, #30]
 80061ba:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	b25b      	sxtb	r3, r3
 80061c4:	4313      	orrs	r3, r2
 80061c6:	b25a      	sxtb	r2, r3
 80061c8:	7bfb      	ldrb	r3, [r7, #15]
 80061ca:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80061ce:	fb01 f303 	mul.w	r3, r1, r3
 80061d2:	6839      	ldr	r1, [r7, #0]
 80061d4:	440b      	add	r3, r1
 80061d6:	7f9b      	ldrb	r3, [r3, #30]
 80061d8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	005b      	lsls	r3, r3, #1
 80061e0:	b25b      	sxtb	r3, r3
 80061e2:	4313      	orrs	r3, r2
 80061e4:	b25a      	sxtb	r2, r3
 80061e6:	7bfb      	ldrb	r3, [r7, #15]
 80061e8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80061ec:	fb01 f303 	mul.w	r3, r1, r3
 80061f0:	6839      	ldr	r1, [r7, #0]
 80061f2:	440b      	add	r3, r1
 80061f4:	7f9b      	ldrb	r3, [r3, #30]
 80061f6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	b25b      	sxtb	r3, r3
 80061fe:	4313      	orrs	r3, r2
 8006200:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8006202:	7bfb      	ldrb	r3, [r7, #15]
 8006204:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006208:	fb02 f303 	mul.w	r3, r2, r3
 800620c:	683a      	ldr	r2, [r7, #0]
 800620e:	4413      	add	r3, r2
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 8006210:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8006212:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 8006216:	7bfb      	ldrb	r3, [r7, #15]
 8006218:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800621c:	fb02 f303 	mul.w	r3, r2, r3
 8006220:	683a      	ldr	r2, [r7, #0]
 8006222:	4413      	add	r3, r2
 8006224:	7fdb      	ldrb	r3, [r3, #31]
 8006226:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800622a:	b2db      	uxtb	r3, r3
 800622c:	01db      	lsls	r3, r3, #7
 800622e:	b25a      	sxtb	r2, r3
 8006230:	7bfb      	ldrb	r3, [r7, #15]
 8006232:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006236:	fb01 f303 	mul.w	r3, r1, r3
 800623a:	6839      	ldr	r1, [r7, #0]
 800623c:	440b      	add	r3, r1
 800623e:	7fdb      	ldrb	r3, [r3, #31]
 8006240:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006244:	b2db      	uxtb	r3, r3
 8006246:	019b      	lsls	r3, r3, #6
 8006248:	b25b      	sxtb	r3, r3
 800624a:	4313      	orrs	r3, r2
 800624c:	b25a      	sxtb	r2, r3
 800624e:	7bfb      	ldrb	r3, [r7, #15]
 8006250:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006254:	fb01 f303 	mul.w	r3, r1, r3
 8006258:	6839      	ldr	r1, [r7, #0]
 800625a:	440b      	add	r3, r1
 800625c:	7fdb      	ldrb	r3, [r3, #31]
 800625e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006262:	b2db      	uxtb	r3, r3
 8006264:	011b      	lsls	r3, r3, #4
 8006266:	b25b      	sxtb	r3, r3
 8006268:	4313      	orrs	r3, r2
 800626a:	b25a      	sxtb	r2, r3
 800626c:	7bfb      	ldrb	r3, [r7, #15]
 800626e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006272:	fb01 f303 	mul.w	r3, r1, r3
 8006276:	6839      	ldr	r1, [r7, #0]
 8006278:	440b      	add	r3, r1
 800627a:	7fdb      	ldrb	r3, [r3, #31]
 800627c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006280:	b2db      	uxtb	r3, r3
 8006282:	00db      	lsls	r3, r3, #3
 8006284:	b25b      	sxtb	r3, r3
 8006286:	4313      	orrs	r3, r2
 8006288:	b25a      	sxtb	r2, r3
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 800628a:	7bfb      	ldrb	r3, [r7, #15]
 800628c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006290:	fb01 f303 	mul.w	r3, r1, r3
 8006294:	6839      	ldr	r1, [r7, #0]
 8006296:	440b      	add	r3, r1
 8006298:	7fdb      	ldrb	r3, [r3, #31]
 800629a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	b25b      	sxtb	r3, r3
 80062a4:	4313      	orrs	r3, r2
 80062a6:	b25a      	sxtb	r2, r3
 80062a8:	7bfb      	ldrb	r3, [r7, #15]
 80062aa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80062ae:	fb01 f303 	mul.w	r3, r1, r3
 80062b2:	6839      	ldr	r1, [r7, #0]
 80062b4:	440b      	add	r3, r1
 80062b6:	7fdb      	ldrb	r3, [r3, #31]
 80062b8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80062bc:	b2db      	uxtb	r3, r3
 80062be:	005b      	lsls	r3, r3, #1
 80062c0:	b25b      	sxtb	r3, r3
 80062c2:	4313      	orrs	r3, r2
 80062c4:	b25a      	sxtb	r2, r3
 80062c6:	7bfb      	ldrb	r3, [r7, #15]
 80062c8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80062cc:	fb01 f303 	mul.w	r3, r1, r3
 80062d0:	6839      	ldr	r1, [r7, #0]
 80062d2:	440b      	add	r3, r1
 80062d4:	7fdb      	ldrb	r3, [r3, #31]
 80062d6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	b25b      	sxtb	r3, r3
 80062de:	4313      	orrs	r3, r2
 80062e0:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 80062e2:	7bfb      	ldrb	r3, [r7, #15]
 80062e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062e8:	fb02 f303 	mul.w	r3, r2, r3
 80062ec:	683a      	ldr	r2, [r7, #0]
 80062ee:	4413      	add	r3, r2
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 80062f0:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 80062f2:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80062f6:	7bfb      	ldrb	r3, [r7, #15]
 80062f8:	3301      	adds	r3, #1
 80062fa:	73fb      	strb	r3, [r7, #15]
 80062fc:	7bfa      	ldrb	r2, [r7, #15]
 80062fe:	79fb      	ldrb	r3, [r7, #7]
 8006300:	429a      	cmp	r2, r3
 8006302:	f4ff aecf 	bcc.w	80060a4 <adBms6830CreateClrflagData+0x12>
  }
}
 8006306:	bf00      	nop
 8006308:	bf00      	nop
 800630a:	3714      	adds	r7, #20
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <adBms6830CreateComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateComm(uint8_t tIC, cell_asic *ic)
{
 8006314:	b480      	push	{r7}
 8006316:	b085      	sub	sp, #20
 8006318:	af00      	add	r7, sp, #0
 800631a:	4603      	mov	r3, r0
 800631c:	6039      	str	r1, [r7, #0]
 800631e:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006320:	2300      	movs	r3, #0
 8006322:	73fb      	strb	r3, [r7, #15]
 8006324:	e0a4      	b.n	8006470 <adBms6830CreateComm+0x15c>
  {
    ic[curr_ic].com.tx_data[0] = ((ic[curr_ic].comm.icomm[0] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[0]   & 0x0F));
 8006326:	7bfb      	ldrb	r3, [r7, #15]
 8006328:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800632c:	fb02 f303 	mul.w	r3, r2, r3
 8006330:	683a      	ldr	r2, [r7, #0]
 8006332:	4413      	add	r3, r2
 8006334:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 8006338:	011b      	lsls	r3, r3, #4
 800633a:	b25a      	sxtb	r2, r3
 800633c:	7bfb      	ldrb	r3, [r7, #15]
 800633e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006342:	fb01 f303 	mul.w	r3, r1, r3
 8006346:	6839      	ldr	r1, [r7, #0]
 8006348:	440b      	add	r3, r1
 800634a:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800634e:	b25b      	sxtb	r3, r3
 8006350:	f003 030f 	and.w	r3, r3, #15
 8006354:	b25b      	sxtb	r3, r3
 8006356:	4313      	orrs	r3, r2
 8006358:	b259      	sxtb	r1, r3
 800635a:	7bfb      	ldrb	r3, [r7, #15]
 800635c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006360:	fb02 f303 	mul.w	r3, r2, r3
 8006364:	683a      	ldr	r2, [r7, #0]
 8006366:	4413      	add	r3, r2
 8006368:	b2ca      	uxtb	r2, r1
 800636a:	f883 2157 	strb.w	r2, [r3, #343]	@ 0x157
    ic[curr_ic].com.tx_data[1] = ((ic[curr_ic].comm.data[0] ));
 800636e:	7bfb      	ldrb	r3, [r7, #15]
 8006370:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006374:	fb02 f303 	mul.w	r3, r2, r3
 8006378:	683a      	ldr	r2, [r7, #0]
 800637a:	441a      	add	r2, r3
 800637c:	7bfb      	ldrb	r3, [r7, #15]
 800637e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006382:	fb01 f303 	mul.w	r3, r1, r3
 8006386:	6839      	ldr	r1, [r7, #0]
 8006388:	440b      	add	r3, r1
 800638a:	f892 2106 	ldrb.w	r2, [r2, #262]	@ 0x106
 800638e:	f883 2158 	strb.w	r2, [r3, #344]	@ 0x158
    ic[curr_ic].com.tx_data[2] = ((ic[curr_ic].comm.icomm[1] & 0x0F)  << 4 ) | (ic[curr_ic].comm.fcomm[1]   & 0x0F);
 8006392:	7bfb      	ldrb	r3, [r7, #15]
 8006394:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006398:	fb02 f303 	mul.w	r3, r2, r3
 800639c:	683a      	ldr	r2, [r7, #0]
 800639e:	4413      	add	r3, r2
 80063a0:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80063a4:	011b      	lsls	r3, r3, #4
 80063a6:	b25a      	sxtb	r2, r3
 80063a8:	7bfb      	ldrb	r3, [r7, #15]
 80063aa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063ae:	fb01 f303 	mul.w	r3, r1, r3
 80063b2:	6839      	ldr	r1, [r7, #0]
 80063b4:	440b      	add	r3, r1
 80063b6:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 80063ba:	b25b      	sxtb	r3, r3
 80063bc:	f003 030f 	and.w	r3, r3, #15
 80063c0:	b25b      	sxtb	r3, r3
 80063c2:	4313      	orrs	r3, r2
 80063c4:	b259      	sxtb	r1, r3
 80063c6:	7bfb      	ldrb	r3, [r7, #15]
 80063c8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80063cc:	fb02 f303 	mul.w	r3, r2, r3
 80063d0:	683a      	ldr	r2, [r7, #0]
 80063d2:	4413      	add	r3, r2
 80063d4:	b2ca      	uxtb	r2, r1
 80063d6:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
    ic[curr_ic].com.tx_data[3] = ((ic[curr_ic].comm.data[1]));
 80063da:	7bfb      	ldrb	r3, [r7, #15]
 80063dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80063e0:	fb02 f303 	mul.w	r3, r2, r3
 80063e4:	683a      	ldr	r2, [r7, #0]
 80063e6:	441a      	add	r2, r3
 80063e8:	7bfb      	ldrb	r3, [r7, #15]
 80063ea:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063ee:	fb01 f303 	mul.w	r3, r1, r3
 80063f2:	6839      	ldr	r1, [r7, #0]
 80063f4:	440b      	add	r3, r1
 80063f6:	f892 2107 	ldrb.w	r2, [r2, #263]	@ 0x107
 80063fa:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
    ic[curr_ic].com.tx_data[4] = ((ic[curr_ic].comm.icomm[2] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[2]   & 0x0F));
 80063fe:	7bfb      	ldrb	r3, [r7, #15]
 8006400:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006404:	fb02 f303 	mul.w	r3, r2, r3
 8006408:	683a      	ldr	r2, [r7, #0]
 800640a:	4413      	add	r3, r2
 800640c:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8006410:	011b      	lsls	r3, r3, #4
 8006412:	b25a      	sxtb	r2, r3
 8006414:	7bfb      	ldrb	r3, [r7, #15]
 8006416:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800641a:	fb01 f303 	mul.w	r3, r1, r3
 800641e:	6839      	ldr	r1, [r7, #0]
 8006420:	440b      	add	r3, r1
 8006422:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8006426:	b25b      	sxtb	r3, r3
 8006428:	f003 030f 	and.w	r3, r3, #15
 800642c:	b25b      	sxtb	r3, r3
 800642e:	4313      	orrs	r3, r2
 8006430:	b259      	sxtb	r1, r3
 8006432:	7bfb      	ldrb	r3, [r7, #15]
 8006434:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006438:	fb02 f303 	mul.w	r3, r2, r3
 800643c:	683a      	ldr	r2, [r7, #0]
 800643e:	4413      	add	r3, r2
 8006440:	b2ca      	uxtb	r2, r1
 8006442:	f883 215b 	strb.w	r2, [r3, #347]	@ 0x15b
    ic[curr_ic].com.tx_data[5] = ((ic[curr_ic].comm.data[2]));
 8006446:	7bfb      	ldrb	r3, [r7, #15]
 8006448:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800644c:	fb02 f303 	mul.w	r3, r2, r3
 8006450:	683a      	ldr	r2, [r7, #0]
 8006452:	441a      	add	r2, r3
 8006454:	7bfb      	ldrb	r3, [r7, #15]
 8006456:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800645a:	fb01 f303 	mul.w	r3, r1, r3
 800645e:	6839      	ldr	r1, [r7, #0]
 8006460:	440b      	add	r3, r1
 8006462:	f892 2108 	ldrb.w	r2, [r2, #264]	@ 0x108
 8006466:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800646a:	7bfb      	ldrb	r3, [r7, #15]
 800646c:	3301      	adds	r3, #1
 800646e:	73fb      	strb	r3, [r7, #15]
 8006470:	7bfa      	ldrb	r2, [r7, #15]
 8006472:	79fb      	ldrb	r3, [r7, #7]
 8006474:	429a      	cmp	r2, r3
 8006476:	f4ff af56 	bcc.w	8006326 <adBms6830CreateComm+0x12>
  }
}
 800647a:	bf00      	nop
 800647c:	bf00      	nop
 800647e:	3714      	adds	r7, #20
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <adBms6830CreatePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwma(uint8_t tIC, cell_asic *ic)
{
 8006488:	b480      	push	{r7}
 800648a:	b085      	sub	sp, #20
 800648c:	af00      	add	r7, sp, #0
 800648e:	4603      	mov	r3, r0
 8006490:	6039      	str	r1, [r7, #0]
 8006492:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006494:	2300      	movs	r3, #0
 8006496:	73fb      	strb	r3, [r7, #15]
 8006498:	e0da      	b.n	8006650 <adBms6830CreatePwma+0x1c8>
  {
    ic[curr_ic].pwma.tx_data[0] = ((ic[curr_ic].PwmA.pwma[1] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[0] & 0x0F));
 800649a:	7bfb      	ldrb	r3, [r7, #15]
 800649c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80064a0:	fb02 f303 	mul.w	r3, r2, r3
 80064a4:	683a      	ldr	r2, [r7, #0]
 80064a6:	4413      	add	r3, r2
 80064a8:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 80064ac:	011b      	lsls	r3, r3, #4
 80064ae:	b25a      	sxtb	r2, r3
 80064b0:	7bfb      	ldrb	r3, [r7, #15]
 80064b2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80064b6:	fb01 f303 	mul.w	r3, r1, r3
 80064ba:	6839      	ldr	r1, [r7, #0]
 80064bc:	440b      	add	r3, r1
 80064be:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 80064c2:	b25b      	sxtb	r3, r3
 80064c4:	f003 030f 	and.w	r3, r3, #15
 80064c8:	b25b      	sxtb	r3, r3
 80064ca:	4313      	orrs	r3, r2
 80064cc:	b259      	sxtb	r1, r3
 80064ce:	7bfb      	ldrb	r3, [r7, #15]
 80064d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80064d4:	fb02 f303 	mul.w	r3, r2, r3
 80064d8:	683a      	ldr	r2, [r7, #0]
 80064da:	4413      	add	r3, r2
 80064dc:	b2ca      	uxtb	r2, r1
 80064de:	f883 2165 	strb.w	r2, [r3, #357]	@ 0x165
    ic[curr_ic].pwma.tx_data[1] = ((ic[curr_ic].PwmA.pwma[3] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[2] & 0x0F));
 80064e2:	7bfb      	ldrb	r3, [r7, #15]
 80064e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80064e8:	fb02 f303 	mul.w	r3, r2, r3
 80064ec:	683a      	ldr	r2, [r7, #0]
 80064ee:	4413      	add	r3, r2
 80064f0:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80064f4:	011b      	lsls	r3, r3, #4
 80064f6:	b25a      	sxtb	r2, r3
 80064f8:	7bfb      	ldrb	r3, [r7, #15]
 80064fa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80064fe:	fb01 f303 	mul.w	r3, r1, r3
 8006502:	6839      	ldr	r1, [r7, #0]
 8006504:	440b      	add	r3, r1
 8006506:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 800650a:	b25b      	sxtb	r3, r3
 800650c:	f003 030f 	and.w	r3, r3, #15
 8006510:	b25b      	sxtb	r3, r3
 8006512:	4313      	orrs	r3, r2
 8006514:	b259      	sxtb	r1, r3
 8006516:	7bfb      	ldrb	r3, [r7, #15]
 8006518:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800651c:	fb02 f303 	mul.w	r3, r2, r3
 8006520:	683a      	ldr	r2, [r7, #0]
 8006522:	4413      	add	r3, r2
 8006524:	b2ca      	uxtb	r2, r1
 8006526:	f883 2166 	strb.w	r2, [r3, #358]	@ 0x166
    ic[curr_ic].pwma.tx_data[2] = ((ic[curr_ic].PwmA.pwma[5] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[4] & 0x0F));
 800652a:	7bfb      	ldrb	r3, [r7, #15]
 800652c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006530:	fb02 f303 	mul.w	r3, r2, r3
 8006534:	683a      	ldr	r2, [r7, #0]
 8006536:	4413      	add	r3, r2
 8006538:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 800653c:	011b      	lsls	r3, r3, #4
 800653e:	b25a      	sxtb	r2, r3
 8006540:	7bfb      	ldrb	r3, [r7, #15]
 8006542:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006546:	fb01 f303 	mul.w	r3, r1, r3
 800654a:	6839      	ldr	r1, [r7, #0]
 800654c:	440b      	add	r3, r1
 800654e:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8006552:	b25b      	sxtb	r3, r3
 8006554:	f003 030f 	and.w	r3, r3, #15
 8006558:	b25b      	sxtb	r3, r3
 800655a:	4313      	orrs	r3, r2
 800655c:	b259      	sxtb	r1, r3
 800655e:	7bfb      	ldrb	r3, [r7, #15]
 8006560:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006564:	fb02 f303 	mul.w	r3, r2, r3
 8006568:	683a      	ldr	r2, [r7, #0]
 800656a:	4413      	add	r3, r2
 800656c:	b2ca      	uxtb	r2, r1
 800656e:	f883 2167 	strb.w	r2, [r3, #359]	@ 0x167
    ic[curr_ic].pwma.tx_data[3] = ((ic[curr_ic].PwmA.pwma[7] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[6] & 0x0F));
 8006572:	7bfb      	ldrb	r3, [r7, #15]
 8006574:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006578:	fb02 f303 	mul.w	r3, r2, r3
 800657c:	683a      	ldr	r2, [r7, #0]
 800657e:	4413      	add	r3, r2
 8006580:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8006584:	011b      	lsls	r3, r3, #4
 8006586:	b25a      	sxtb	r2, r3
 8006588:	7bfb      	ldrb	r3, [r7, #15]
 800658a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800658e:	fb01 f303 	mul.w	r3, r1, r3
 8006592:	6839      	ldr	r1, [r7, #0]
 8006594:	440b      	add	r3, r1
 8006596:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 800659a:	b25b      	sxtb	r3, r3
 800659c:	f003 030f 	and.w	r3, r3, #15
 80065a0:	b25b      	sxtb	r3, r3
 80065a2:	4313      	orrs	r3, r2
 80065a4:	b259      	sxtb	r1, r3
 80065a6:	7bfb      	ldrb	r3, [r7, #15]
 80065a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065ac:	fb02 f303 	mul.w	r3, r2, r3
 80065b0:	683a      	ldr	r2, [r7, #0]
 80065b2:	4413      	add	r3, r2
 80065b4:	b2ca      	uxtb	r2, r1
 80065b6:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168
    ic[curr_ic].pwma.tx_data[4] = ((ic[curr_ic].PwmA.pwma[9] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[8] & 0x0F));
 80065ba:	7bfb      	ldrb	r3, [r7, #15]
 80065bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065c0:	fb02 f303 	mul.w	r3, r2, r3
 80065c4:	683a      	ldr	r2, [r7, #0]
 80065c6:	4413      	add	r3, r2
 80065c8:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 80065cc:	011b      	lsls	r3, r3, #4
 80065ce:	b25a      	sxtb	r2, r3
 80065d0:	7bfb      	ldrb	r3, [r7, #15]
 80065d2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80065d6:	fb01 f303 	mul.w	r3, r1, r3
 80065da:	6839      	ldr	r1, [r7, #0]
 80065dc:	440b      	add	r3, r1
 80065de:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 80065e2:	b25b      	sxtb	r3, r3
 80065e4:	f003 030f 	and.w	r3, r3, #15
 80065e8:	b25b      	sxtb	r3, r3
 80065ea:	4313      	orrs	r3, r2
 80065ec:	b259      	sxtb	r1, r3
 80065ee:	7bfb      	ldrb	r3, [r7, #15]
 80065f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065f4:	fb02 f303 	mul.w	r3, r2, r3
 80065f8:	683a      	ldr	r2, [r7, #0]
 80065fa:	4413      	add	r3, r2
 80065fc:	b2ca      	uxtb	r2, r1
 80065fe:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
    ic[curr_ic].pwma.tx_data[5] = ((ic[curr_ic].PwmA.pwma[11] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[10] & 0x0F));
 8006602:	7bfb      	ldrb	r3, [r7, #15]
 8006604:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006608:	fb02 f303 	mul.w	r3, r2, r3
 800660c:	683a      	ldr	r2, [r7, #0]
 800660e:	4413      	add	r3, r2
 8006610:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8006614:	011b      	lsls	r3, r3, #4
 8006616:	b25a      	sxtb	r2, r3
 8006618:	7bfb      	ldrb	r3, [r7, #15]
 800661a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800661e:	fb01 f303 	mul.w	r3, r1, r3
 8006622:	6839      	ldr	r1, [r7, #0]
 8006624:	440b      	add	r3, r1
 8006626:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800662a:	b25b      	sxtb	r3, r3
 800662c:	f003 030f 	and.w	r3, r3, #15
 8006630:	b25b      	sxtb	r3, r3
 8006632:	4313      	orrs	r3, r2
 8006634:	b259      	sxtb	r1, r3
 8006636:	7bfb      	ldrb	r3, [r7, #15]
 8006638:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800663c:	fb02 f303 	mul.w	r3, r2, r3
 8006640:	683a      	ldr	r2, [r7, #0]
 8006642:	4413      	add	r3, r2
 8006644:	b2ca      	uxtb	r2, r1
 8006646:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800664a:	7bfb      	ldrb	r3, [r7, #15]
 800664c:	3301      	adds	r3, #1
 800664e:	73fb      	strb	r3, [r7, #15]
 8006650:	7bfa      	ldrb	r2, [r7, #15]
 8006652:	79fb      	ldrb	r3, [r7, #7]
 8006654:	429a      	cmp	r2, r3
 8006656:	f4ff af20 	bcc.w	800649a <adBms6830CreatePwma+0x12>
  }
}
 800665a:	bf00      	nop
 800665c:	bf00      	nop
 800665e:	3714      	adds	r7, #20
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <adBms6830CreatePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwmb(uint8_t tIC, cell_asic *ic)
{
 8006668:	b480      	push	{r7}
 800666a:	b085      	sub	sp, #20
 800666c:	af00      	add	r7, sp, #0
 800666e:	4603      	mov	r3, r0
 8006670:	6039      	str	r1, [r7, #0]
 8006672:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006674:	2300      	movs	r3, #0
 8006676:	73fb      	strb	r3, [r7, #15]
 8006678:	e04a      	b.n	8006710 <adBms6830CreatePwmb+0xa8>
  {
    ic[curr_ic].pwmb.tx_data[0] = ((ic[curr_ic].PwmB.pwmb[1] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[0] & 0x0F));
 800667a:	7bfb      	ldrb	r3, [r7, #15]
 800667c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006680:	fb02 f303 	mul.w	r3, r2, r3
 8006684:	683a      	ldr	r2, [r7, #0]
 8006686:	4413      	add	r3, r2
 8006688:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 800668c:	011b      	lsls	r3, r3, #4
 800668e:	b25a      	sxtb	r2, r3
 8006690:	7bfb      	ldrb	r3, [r7, #15]
 8006692:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006696:	fb01 f303 	mul.w	r3, r1, r3
 800669a:	6839      	ldr	r1, [r7, #0]
 800669c:	440b      	add	r3, r1
 800669e:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 80066a2:	b25b      	sxtb	r3, r3
 80066a4:	f003 030f 	and.w	r3, r3, #15
 80066a8:	b25b      	sxtb	r3, r3
 80066aa:	4313      	orrs	r3, r2
 80066ac:	b259      	sxtb	r1, r3
 80066ae:	7bfb      	ldrb	r3, [r7, #15]
 80066b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066b4:	fb02 f303 	mul.w	r3, r2, r3
 80066b8:	683a      	ldr	r2, [r7, #0]
 80066ba:	4413      	add	r3, r2
 80066bc:	b2ca      	uxtb	r2, r1
 80066be:	f883 2173 	strb.w	r2, [r3, #371]	@ 0x173
    ic[curr_ic].pwmb.tx_data[1] = ((ic[curr_ic].PwmB.pwmb[3] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[2] & 0x0F));
 80066c2:	7bfb      	ldrb	r3, [r7, #15]
 80066c4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066c8:	fb02 f303 	mul.w	r3, r2, r3
 80066cc:	683a      	ldr	r2, [r7, #0]
 80066ce:	4413      	add	r3, r2
 80066d0:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80066d4:	011b      	lsls	r3, r3, #4
 80066d6:	b25a      	sxtb	r2, r3
 80066d8:	7bfb      	ldrb	r3, [r7, #15]
 80066da:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80066de:	fb01 f303 	mul.w	r3, r1, r3
 80066e2:	6839      	ldr	r1, [r7, #0]
 80066e4:	440b      	add	r3, r1
 80066e6:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 80066ea:	b25b      	sxtb	r3, r3
 80066ec:	f003 030f 	and.w	r3, r3, #15
 80066f0:	b25b      	sxtb	r3, r3
 80066f2:	4313      	orrs	r3, r2
 80066f4:	b259      	sxtb	r1, r3
 80066f6:	7bfb      	ldrb	r3, [r7, #15]
 80066f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066fc:	fb02 f303 	mul.w	r3, r2, r3
 8006700:	683a      	ldr	r2, [r7, #0]
 8006702:	4413      	add	r3, r2
 8006704:	b2ca      	uxtb	r2, r1
 8006706:	f883 2174 	strb.w	r2, [r3, #372]	@ 0x174
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800670a:	7bfb      	ldrb	r3, [r7, #15]
 800670c:	3301      	adds	r3, #1
 800670e:	73fb      	strb	r3, [r7, #15]
 8006710:	7bfa      	ldrb	r2, [r7, #15]
 8006712:	79fb      	ldrb	r3, [r7, #7]
 8006714:	429a      	cmp	r2, r3
 8006716:	d3b0      	bcc.n	800667a <adBms6830CreatePwmb+0x12>
  }
}
 8006718:	bf00      	nop
 800671a:	bf00      	nop
 800671c:	3714      	adds	r7, #20
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
	...

08006728 <adbms_main>:
LOOP_MEASURMENT MEASURE_AUX             = DISABLED;        /*   This is ENABLED or DISABLED       */
LOOP_MEASURMENT MEASURE_RAUX            = DISABLED;        /*   This is ENABLED or DISABLED       */
LOOP_MEASURMENT MEASURE_STAT            = DISABLED;        /*   This is ENABLED or DISABLED       */

void adbms_main()
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
  //printMenu();
  adBms6830_init_config(TOTAL_IC, &IC[0]);
 800672e:	490a      	ldr	r1, [pc, #40]	@ (8006758 <adbms_main+0x30>)
 8006730:	2001      	movs	r0, #1
 8006732:	f000 f919 	bl	8006968 <adBms6830_init_config>
    int user_command;
#ifdef MBED
    pc.scanf("%d", &user_command);
    pc.printf("Enter cmd:%d\n", user_command);
#else
    scanf("%d", &user_command);
 8006736:	1d3b      	adds	r3, r7, #4
 8006738:	4619      	mov	r1, r3
 800673a:	4808      	ldr	r0, [pc, #32]	@ (800675c <adbms_main+0x34>)
 800673c:	f00b ffbc 	bl	80126b8 <iscanf>
    printf("Enter cmd:%d\n", user_command);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4619      	mov	r1, r3
 8006744:	4806      	ldr	r0, [pc, #24]	@ (8006760 <adbms_main+0x38>)
 8006746:	f00b ff3f 	bl	80125c8 <iprintf>
#endif
    run_command(user_command);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4618      	mov	r0, r3
 800674e:	f000 f809 	bl	8006764 <run_command>
  {
 8006752:	bf00      	nop
 8006754:	e7ef      	b.n	8006736 <adbms_main+0xe>
 8006756:	bf00      	nop
 8006758:	20000240 	.word	0x20000240
 800675c:	08013fb0 	.word	0x08013fb0
 8006760:	08013fb4 	.word	0x08013fb4

08006764 <run_command>:
  }
}

void run_command(int cmd)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af02      	add	r7, sp, #8
 800676a:	6078      	str	r0, [r7, #4]
  switch(cmd)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2b14      	cmp	r3, #20
 8006770:	f200 80df 	bhi.w	8006932 <run_command+0x1ce>
 8006774:	a201      	add	r2, pc, #4	@ (adr r2, 800677c <run_command+0x18>)
 8006776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800677a:	bf00      	nop
 800677c:	0800692d 	.word	0x0800692d
 8006780:	080067d1 	.word	0x080067d1
 8006784:	080067db 	.word	0x080067db
 8006788:	080067e5 	.word	0x080067e5
 800678c:	080067ed 	.word	0x080067ed
 8006790:	080067f7 	.word	0x080067f7
 8006794:	080067ff 	.word	0x080067ff
 8006798:	08006809 	.word	0x08006809
 800679c:	08006811 	.word	0x08006811
 80067a0:	0800681b 	.word	0x0800681b
 80067a4:	08006823 	.word	0x08006823
 80067a8:	0800682d 	.word	0x0800682d
 80067ac:	08006837 	.word	0x08006837
 80067b0:	08006841 	.word	0x08006841
 80067b4:	0800684b 	.word	0x0800684b
 80067b8:	08006855 	.word	0x08006855
 80067bc:	0800685f 	.word	0x0800685f
 80067c0:	0800690d 	.word	0x0800690d
 80067c4:	08006915 	.word	0x08006915
 80067c8:	0800691d 	.word	0x0800691d
 80067cc:	08006925 	.word	0x08006925
  {

  case 1:
    adBms6830_write_read_config(TOTAL_IC, &IC[0]);
 80067d0:	495c      	ldr	r1, [pc, #368]	@ (8006944 <run_command+0x1e0>)
 80067d2:	2001      	movs	r0, #1
 80067d4:	f000 f92c 	bl	8006a30 <adBms6830_write_read_config>
    break;
 80067d8:	e0af      	b.n	800693a <run_command+0x1d6>

  case 2:
    adBms6830_read_config(TOTAL_IC, &IC[0]);
 80067da:	495a      	ldr	r1, [pc, #360]	@ (8006944 <run_command+0x1e0>)
 80067dc:	2001      	movs	r0, #1
 80067de:	f000 f969 	bl	8006ab4 <adBms6830_read_config>
    break;
 80067e2:	e0aa      	b.n	800693a <run_command+0x1d6>

  case 3:
    adBms6830_start_adc_cell_voltage_measurment(TOTAL_IC);
 80067e4:	2001      	movs	r0, #1
 80067e6:	f000 f98d 	bl	8006b04 <adBms6830_start_adc_cell_voltage_measurment>
    break;
 80067ea:	e0a6      	b.n	800693a <run_command+0x1d6>

  case 4:
    adBms6830_read_cell_voltages(TOTAL_IC, &IC[0]);
 80067ec:	4955      	ldr	r1, [pc, #340]	@ (8006944 <run_command+0x1e0>)
 80067ee:	2001      	movs	r0, #1
 80067f0:	f000 f9c2 	bl	8006b78 <adBms6830_read_cell_voltages>
    break;
 80067f4:	e0a1      	b.n	800693a <run_command+0x1d6>

  case 5:
    adBms6830_start_adc_s_voltage_measurment(TOTAL_IC);
 80067f6:	2001      	movs	r0, #1
 80067f8:	f000 fa0e 	bl	8006c18 <adBms6830_start_adc_s_voltage_measurment>
    break;
 80067fc:	e09d      	b.n	800693a <run_command+0x1d6>

  case 6:
    adBms6830_read_s_voltages(TOTAL_IC, &IC[0]);
 80067fe:	4951      	ldr	r1, [pc, #324]	@ (8006944 <run_command+0x1e0>)
 8006800:	2001      	movs	r0, #1
 8006802:	f000 fa39 	bl	8006c78 <adBms6830_read_s_voltages>
    break;
 8006806:	e098      	b.n	800693a <run_command+0x1d6>

  case 7:
    adBms6830_start_avgcell_voltage_measurment(TOTAL_IC);
 8006808:	2001      	movs	r0, #1
 800680a:	f000 fa85 	bl	8006d18 <adBms6830_start_avgcell_voltage_measurment>
    break;
 800680e:	e094      	b.n	800693a <run_command+0x1d6>

  case 8:
    adBms6830_read_avgcell_voltages(TOTAL_IC, &IC[0]);
 8006810:	494c      	ldr	r1, [pc, #304]	@ (8006944 <run_command+0x1e0>)
 8006812:	2001      	movs	r0, #1
 8006814:	f000 fab6 	bl	8006d84 <adBms6830_read_avgcell_voltages>
    break;
 8006818:	e08f      	b.n	800693a <run_command+0x1d6>

  case 9:
    adBms6830_start_fcell_voltage_measurment(TOTAL_IC);
 800681a:	2001      	movs	r0, #1
 800681c:	f000 fb02 	bl	8006e24 <adBms6830_start_fcell_voltage_measurment>
    break;
 8006820:	e08b      	b.n	800693a <run_command+0x1d6>

  case 10:
    adBms6830_read_fcell_voltages(TOTAL_IC, &IC[0]);
 8006822:	4948      	ldr	r1, [pc, #288]	@ (8006944 <run_command+0x1e0>)
 8006824:	2001      	movs	r0, #1
 8006826:	f000 fb37 	bl	8006e98 <adBms6830_read_fcell_voltages>
    break;
 800682a:	e086      	b.n	800693a <run_command+0x1d6>

  case 11:
    adBms6830_start_aux_voltage_measurment(TOTAL_IC, &IC[0]);
 800682c:	4945      	ldr	r1, [pc, #276]	@ (8006944 <run_command+0x1e0>)
 800682e:	2001      	movs	r0, #1
 8006830:	f000 fb82 	bl	8006f38 <adBms6830_start_aux_voltage_measurment>
    break;
 8006834:	e081      	b.n	800693a <run_command+0x1d6>

  case 12:
    adBms6830_read_aux_voltages(TOTAL_IC, &IC[0]);
 8006836:	4943      	ldr	r1, [pc, #268]	@ (8006944 <run_command+0x1e0>)
 8006838:	2001      	movs	r0, #1
 800683a:	f000 fbdb 	bl	8006ff4 <adBms6830_read_aux_voltages>
    break;
 800683e:	e07c      	b.n	800693a <run_command+0x1d6>

  case 13:
    adBms6830_start_raux_voltage_measurment(TOTAL_IC, &IC[0]);
 8006840:	4940      	ldr	r1, [pc, #256]	@ (8006944 <run_command+0x1e0>)
 8006842:	2001      	movs	r0, #1
 8006844:	f000 fc12 	bl	800706c <adBms6830_start_raux_voltage_measurment>
    break;
 8006848:	e077      	b.n	800693a <run_command+0x1d6>

  case 14:
    adBms6830_read_raux_voltages(TOTAL_IC, &IC[0]);
 800684a:	493e      	ldr	r1, [pc, #248]	@ (8006944 <run_command+0x1e0>)
 800684c:	2001      	movs	r0, #1
 800684e:	f000 fc63 	bl	8007118 <adBms6830_read_raux_voltages>
    break;
 8006852:	e072      	b.n	800693a <run_command+0x1d6>

  case 15:
    adBms6830_read_status_registers(TOTAL_IC, &IC[0]);
 8006854:	493b      	ldr	r1, [pc, #236]	@ (8006944 <run_command+0x1e0>)
 8006856:	2001      	movs	r0, #1
 8006858:	f000 fc9a 	bl	8007190 <adBms6830_read_status_registers>
    break;
 800685c:	e06d      	b.n	800693a <run_command+0x1d6>

  case 16:
    loop_count = 0;
 800685e:	4b3a      	ldr	r3, [pc, #232]	@ (8006948 <run_command+0x1e4>)
 8006860:	2200      	movs	r2, #0
 8006862:	601a      	str	r2, [r3, #0]
    adBmsWakeupIc(TOTAL_IC);
 8006864:	2001      	movs	r0, #1
 8006866:	f001 f815 	bl	8007894 <adBmsWakeupIc>
    adBmsWriteData(TOTAL_IC, &IC[0], WRCFGA, Config, A);
 800686a:	2301      	movs	r3, #1
 800686c:	9300      	str	r3, [sp, #0]
 800686e:	2308      	movs	r3, #8
 8006870:	4a36      	ldr	r2, [pc, #216]	@ (800694c <run_command+0x1e8>)
 8006872:	4934      	ldr	r1, [pc, #208]	@ (8006944 <run_command+0x1e0>)
 8006874:	2001      	movs	r0, #1
 8006876:	f7fb fa59 	bl	8001d2c <adBmsWriteData>
    adBmsWriteData(TOTAL_IC, &IC[0], WRCFGB, Config, B);
 800687a:	2302      	movs	r3, #2
 800687c:	9300      	str	r3, [sp, #0]
 800687e:	2308      	movs	r3, #8
 8006880:	4a33      	ldr	r2, [pc, #204]	@ (8006950 <run_command+0x1ec>)
 8006882:	4930      	ldr	r1, [pc, #192]	@ (8006944 <run_command+0x1e0>)
 8006884:	2001      	movs	r0, #1
 8006886:	f7fb fa51 	bl	8001d2c <adBmsWriteData>
    adBmsWakeupIc(TOTAL_IC);
 800688a:	2001      	movs	r0, #1
 800688c:	f001 f802 	bl	8007894 <adBmsWakeupIc>
    adBms6830_Adcv(REDUNDANT_MEASUREMENT, CONTINUOUS, DISCHARGE_PERMITTED, RESET_FILTER, CELL_OPEN_WIRE_DETECTION);
 8006890:	4b30      	ldr	r3, [pc, #192]	@ (8006954 <run_command+0x1f0>)
 8006892:	7818      	ldrb	r0, [r3, #0]
 8006894:	4b30      	ldr	r3, [pc, #192]	@ (8006958 <run_command+0x1f4>)
 8006896:	781a      	ldrb	r2, [r3, #0]
 8006898:	4b30      	ldr	r3, [pc, #192]	@ (800695c <run_command+0x1f8>)
 800689a:	7819      	ldrb	r1, [r3, #0]
 800689c:	4b30      	ldr	r3, [pc, #192]	@ (8006960 <run_command+0x1fc>)
 800689e:	781b      	ldrb	r3, [r3, #0]
 80068a0:	9300      	str	r3, [sp, #0]
 80068a2:	460b      	mov	r3, r1
 80068a4:	2101      	movs	r1, #1
 80068a6:	f7fb fc25 	bl	80020f4 <adBms6830_Adcv>
    Delay_ms(1); // ADCs are updated at their conversion rate is 1ms
 80068aa:	2001      	movs	r0, #1
 80068ac:	f000 ff58 	bl	8007760 <Delay_ms>
    adBms6830_Adcv(RD_ON, CONTINUOUS, DISCHARGE_PERMITTED, RESET_FILTER, CELL_OPEN_WIRE_DETECTION);
 80068b0:	4b29      	ldr	r3, [pc, #164]	@ (8006958 <run_command+0x1f4>)
 80068b2:	781a      	ldrb	r2, [r3, #0]
 80068b4:	4b29      	ldr	r3, [pc, #164]	@ (800695c <run_command+0x1f8>)
 80068b6:	7819      	ldrb	r1, [r3, #0]
 80068b8:	4b29      	ldr	r3, [pc, #164]	@ (8006960 <run_command+0x1fc>)
 80068ba:	781b      	ldrb	r3, [r3, #0]
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	460b      	mov	r3, r1
 80068c0:	2101      	movs	r1, #1
 80068c2:	2001      	movs	r0, #1
 80068c4:	f7fb fc16 	bl	80020f4 <adBms6830_Adcv>
    Delay_ms(1); // ADCs are updated at their conversion rate is 1ms
 80068c8:	2001      	movs	r0, #1
 80068ca:	f000 ff49 	bl	8007760 <Delay_ms>
    adBms6830_Adsv(CONTINUOUS, DISCHARGE_PERMITTED, CELL_OPEN_WIRE_DETECTION);
 80068ce:	4b22      	ldr	r3, [pc, #136]	@ (8006958 <run_command+0x1f4>)
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	4a23      	ldr	r2, [pc, #140]	@ (8006960 <run_command+0x1fc>)
 80068d4:	7812      	ldrb	r2, [r2, #0]
 80068d6:	4619      	mov	r1, r3
 80068d8:	2001      	movs	r0, #1
 80068da:	f7fb fc3e 	bl	800215a <adBms6830_Adsv>
    Delay_ms(8); // ADCs are updated at their conversion rate is 8ms
 80068de:	2008      	movs	r0, #8
 80068e0:	f000 ff3e 	bl	8007760 <Delay_ms>
    while(loop_count < LOOP_MEASUREMENT_COUNT)
 80068e4:	e00a      	b.n	80068fc <run_command+0x198>
    {
      measurement_loop();
 80068e6:	f000 fced 	bl	80072c4 <measurement_loop>
      Delay_ms(MEASUREMENT_LOOP_TIME);
 80068ea:	230a      	movs	r3, #10
 80068ec:	4618      	mov	r0, r3
 80068ee:	f000 ff37 	bl	8007760 <Delay_ms>
      loop_count = loop_count + 1;
 80068f2:	4b15      	ldr	r3, [pc, #84]	@ (8006948 <run_command+0x1e4>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	3301      	adds	r3, #1
 80068f8:	4a13      	ldr	r2, [pc, #76]	@ (8006948 <run_command+0x1e4>)
 80068fa:	6013      	str	r3, [r2, #0]
    while(loop_count < LOOP_MEASUREMENT_COUNT)
 80068fc:	4b12      	ldr	r3, [pc, #72]	@ (8006948 <run_command+0x1e4>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2201      	movs	r2, #1
 8006902:	4293      	cmp	r3, r2
 8006904:	d3ef      	bcc.n	80068e6 <run_command+0x182>
    }
    printMenu();
 8006906:	f003 f89f 	bl	8009a48 <printMenu>
    break;
 800690a:	e016      	b.n	800693a <run_command+0x1d6>

  case 17:
    adBms6830_clear_cell_measurement(TOTAL_IC);
 800690c:	2001      	movs	r0, #1
 800690e:	f000 fec7 	bl	80076a0 <adBms6830_clear_cell_measurement>
    break;
 8006912:	e012      	b.n	800693a <run_command+0x1d6>

  case 18:
    adBms6830_clear_aux_measurement(TOTAL_IC);
 8006914:	2001      	movs	r0, #1
 8006916:	f000 fedb 	bl	80076d0 <adBms6830_clear_aux_measurement>
    break;
 800691a:	e00e      	b.n	800693a <run_command+0x1d6>

  case 19:
    adBms6830_clear_spin_measurement(TOTAL_IC);
 800691c:	2001      	movs	r0, #1
 800691e:	f000 feef 	bl	8007700 <adBms6830_clear_spin_measurement>
    break;
 8006922:	e00a      	b.n	800693a <run_command+0x1d6>

  case 20:
    adBms6830_clear_fcell_measurement(TOTAL_IC);
 8006924:	2001      	movs	r0, #1
 8006926:	f000 ff03 	bl	8007730 <adBms6830_clear_fcell_measurement>
    break;
 800692a:	e006      	b.n	800693a <run_command+0x1d6>

  case 0:
    printMenu();
 800692c:	f003 f88c 	bl	8009a48 <printMenu>
    break;
 8006930:	e003      	b.n	800693a <run_command+0x1d6>

  default:
#ifdef MBED
    pc.printf("Incorrect Option\n\n");
#else
    printf("Incorrect Option\n\n");
 8006932:	480c      	ldr	r0, [pc, #48]	@ (8006964 <run_command+0x200>)
 8006934:	f00b feb8 	bl	80126a8 <puts>
#endif
    break;
 8006938:	bf00      	nop
  }
}
 800693a:	bf00      	nop
 800693c:	3708      	adds	r7, #8
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	20000240 	.word	0x20000240
 8006948:	200004e8 	.word	0x200004e8
 800694c:	20000000 	.word	0x20000000
 8006950:	20000004 	.word	0x20000004
 8006954:	200004e0 	.word	0x200004e0
 8006958:	200004e6 	.word	0x200004e6
 800695c:	200004e7 	.word	0x200004e7
 8006960:	200004e3 	.word	0x200004e3
 8006964:	08013fc4 	.word	0x08013fc4

08006968 <adBms6830_init_config>:
* @brief Set configuration register A. Refer to the data sheet
*        Set configuration register B. Refer to the data sheet
*******************************************************************************
*/
void adBms6830_init_config(uint8_t tIC, cell_asic *ic)
{
 8006968:	b590      	push	{r4, r7, lr}
 800696a:	b087      	sub	sp, #28
 800696c:	af02      	add	r7, sp, #8
 800696e:	4603      	mov	r3, r0
 8006970:	6039      	str	r1, [r7, #0]
 8006972:	71fb      	strb	r3, [r7, #7]
  for(uint8_t cic = 0; cic < tIC; cic++)
 8006974:	2300      	movs	r3, #0
 8006976:	73fb      	strb	r3, [r7, #15]
 8006978:	e038      	b.n	80069ec <adBms6830_init_config+0x84>
  {
    /* Init config A */
    ic[cic].tx_cfga.refon = PWR_UP;
 800697a:	7bfb      	ldrb	r3, [r7, #15]
 800697c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006980:	fb02 f303 	mul.w	r3, r2, r3
 8006984:	683a      	ldr	r2, [r7, #0]
 8006986:	441a      	add	r2, r3
 8006988:	7813      	ldrb	r3, [r2, #0]
 800698a:	f043 0301 	orr.w	r3, r3, #1
 800698e:	7013      	strb	r3, [r2, #0]
//    ic[cic].cfga.cth = CVT_8_1mV;
//    ic[cic].cfga.flag_d = ConfigA_Flag(FLAG_D0, FLAG_SET) | ConfigA_Flag(FLAG_D1, FLAG_SET);
//    ic[cic].cfga.gpo = ConfigA_Gpo(GPO2, GPO_SET) | ConfigA_Gpo(GPO10, GPO_SET);
    ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8006990:	7bfb      	ldrb	r3, [r7, #15]
 8006992:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006996:	fb02 f303 	mul.w	r3, r2, r3
 800699a:	683a      	ldr	r2, [r7, #0]
 800699c:	441a      	add	r2, r3
 800699e:	8853      	ldrh	r3, [r2, #2]
 80069a0:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80069a4:	f361 134e 	bfi	r3, r1, #5, #10
 80069a8:	8053      	strh	r3, [r2, #2]
//    ic[cic].cfga.soakon = SOAKON_CLR;
//    ic[cic].cfga.fc = IIR_FPA256;

    /* Init config B */
//    ic[cic].cfgb.dtmen = DTMEN_ON;
    ic[cic].tx_cfgb.vov = SetOverVoltageThreshold(OV_THRESHOLD);
 80069aa:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006a24 <adBms6830_init_config+0xbc>
 80069ae:	7bfb      	ldrb	r3, [r7, #15]
 80069b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80069b4:	fb02 f303 	mul.w	r3, r2, r3
 80069b8:	683a      	ldr	r2, [r7, #0]
 80069ba:	18d4      	adds	r4, r2, r3
 80069bc:	eeb0 0a67 	vmov.f32	s0, s15
 80069c0:	f7fb fc32 	bl	8002228 <SetOverVoltageThreshold>
 80069c4:	4603      	mov	r3, r0
 80069c6:	81e3      	strh	r3, [r4, #14]
    ic[cic].tx_cfgb.vuv = SetUnderVoltageThreshold(UV_THRESHOLD);
 80069c8:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80069cc:	7bfb      	ldrb	r3, [r7, #15]
 80069ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80069d2:	fb02 f303 	mul.w	r3, r2, r3
 80069d6:	683a      	ldr	r2, [r7, #0]
 80069d8:	18d4      	adds	r4, r2, r3
 80069da:	eeb0 0a67 	vmov.f32	s0, s15
 80069de:	f7fb fc63 	bl	80022a8 <SetUnderVoltageThreshold>
 80069e2:	4603      	mov	r3, r0
 80069e4:	81a3      	strh	r3, [r4, #12]
  for(uint8_t cic = 0; cic < tIC; cic++)
 80069e6:	7bfb      	ldrb	r3, [r7, #15]
 80069e8:	3301      	adds	r3, #1
 80069ea:	73fb      	strb	r3, [r7, #15]
 80069ec:	7bfa      	ldrb	r2, [r7, #15]
 80069ee:	79fb      	ldrb	r3, [r7, #7]
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d3c2      	bcc.n	800697a <adBms6830_init_config+0x12>
//    ic[cic].cfgb.dcc = ConfigB_DccBit(DCC16, DCC_BIT_SET);
//    SetConfigB_DischargeTimeOutValue(tIC, &ic[cic], RANG_0_TO_63_MIN, TIME_1MIN_OR_0_26HR);
  }
  adBmsWakeupIc(tIC);
 80069f4:	79fb      	ldrb	r3, [r7, #7]
 80069f6:	4618      	mov	r0, r3
 80069f8:	f000 ff4c 	bl	8007894 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 80069fc:	79f8      	ldrb	r0, [r7, #7]
 80069fe:	2301      	movs	r3, #1
 8006a00:	9300      	str	r3, [sp, #0]
 8006a02:	2308      	movs	r3, #8
 8006a04:	4a08      	ldr	r2, [pc, #32]	@ (8006a28 <adBms6830_init_config+0xc0>)
 8006a06:	6839      	ldr	r1, [r7, #0]
 8006a08:	f7fb f990 	bl	8001d2c <adBmsWriteData>
  adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 8006a0c:	79f8      	ldrb	r0, [r7, #7]
 8006a0e:	2302      	movs	r3, #2
 8006a10:	9300      	str	r3, [sp, #0]
 8006a12:	2308      	movs	r3, #8
 8006a14:	4a05      	ldr	r2, [pc, #20]	@ (8006a2c <adBms6830_init_config+0xc4>)
 8006a16:	6839      	ldr	r1, [r7, #0]
 8006a18:	f7fb f988 	bl	8001d2c <adBmsWriteData>
}
 8006a1c:	bf00      	nop
 8006a1e:	3714      	adds	r7, #20
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd90      	pop	{r4, r7, pc}
 8006a24:	40866666 	.word	0x40866666
 8006a28:	20000000 	.word	0x20000000
 8006a2c:	20000004 	.word	0x20000004

08006a30 <adBms6830_write_read_config>:
*******************************************************************************
* @brief Write and Read Configuration Register A/B
*******************************************************************************
*/
void adBms6830_write_read_config(uint8_t tIC, cell_asic *ic)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b084      	sub	sp, #16
 8006a34:	af02      	add	r7, sp, #8
 8006a36:	4603      	mov	r3, r0
 8006a38:	6039      	str	r1, [r7, #0]
 8006a3a:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006a3c:	79fb      	ldrb	r3, [r7, #7]
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f000 ff28 	bl	8007894 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8006a44:	79f8      	ldrb	r0, [r7, #7]
 8006a46:	2301      	movs	r3, #1
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	2308      	movs	r3, #8
 8006a4c:	4a15      	ldr	r2, [pc, #84]	@ (8006aa4 <adBms6830_write_read_config+0x74>)
 8006a4e:	6839      	ldr	r1, [r7, #0]
 8006a50:	f7fb f96c 	bl	8001d2c <adBmsWriteData>
  adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 8006a54:	79f8      	ldrb	r0, [r7, #7]
 8006a56:	2302      	movs	r3, #2
 8006a58:	9300      	str	r3, [sp, #0]
 8006a5a:	2308      	movs	r3, #8
 8006a5c:	4a12      	ldr	r2, [pc, #72]	@ (8006aa8 <adBms6830_write_read_config+0x78>)
 8006a5e:	6839      	ldr	r1, [r7, #0]
 8006a60:	f7fb f964 	bl	8001d2c <adBmsWriteData>
  adBmsReadData(tIC, &ic[0], RDCFGA, Config, A);
 8006a64:	79f8      	ldrb	r0, [r7, #7]
 8006a66:	2301      	movs	r3, #1
 8006a68:	9300      	str	r3, [sp, #0]
 8006a6a:	2308      	movs	r3, #8
 8006a6c:	4a0f      	ldr	r2, [pc, #60]	@ (8006aac <adBms6830_write_read_config+0x7c>)
 8006a6e:	6839      	ldr	r1, [r7, #0]
 8006a70:	f7fa fc24 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCFGB, Config, B);
 8006a74:	79f8      	ldrb	r0, [r7, #7]
 8006a76:	2302      	movs	r3, #2
 8006a78:	9300      	str	r3, [sp, #0]
 8006a7a:	2308      	movs	r3, #8
 8006a7c:	4a0c      	ldr	r2, [pc, #48]	@ (8006ab0 <adBms6830_write_read_config+0x80>)
 8006a7e:	6839      	ldr	r1, [r7, #0]
 8006a80:	f7fa fc1c 	bl	80012bc <adBmsReadData>
  printWriteConfig(tIC, &ic[0], Config, ALL_GRP);
 8006a84:	79f8      	ldrb	r0, [r7, #7]
 8006a86:	2300      	movs	r3, #0
 8006a88:	2208      	movs	r2, #8
 8006a8a:	6839      	ldr	r1, [r7, #0]
 8006a8c:	f000 ff20 	bl	80078d0 <printWriteConfig>
  printReadConfig(tIC, &ic[0], Config, ALL_GRP);
 8006a90:	79f8      	ldrb	r0, [r7, #7]
 8006a92:	2300      	movs	r3, #0
 8006a94:	2208      	movs	r2, #8
 8006a96:	6839      	ldr	r1, [r7, #0]
 8006a98:	f001 f8a0 	bl	8007bdc <printReadConfig>
}
 8006a9c:	bf00      	nop
 8006a9e:	3708      	adds	r7, #8
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}
 8006aa4:	20000000 	.word	0x20000000
 8006aa8:	20000004 	.word	0x20000004
 8006aac:	20000008 	.word	0x20000008
 8006ab0:	2000000c 	.word	0x2000000c

08006ab4 <adBms6830_read_config>:
*******************************************************************************
* @brief Read Configuration Register A/B
*******************************************************************************
*/
void adBms6830_read_config(uint8_t tIC, cell_asic *ic)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b084      	sub	sp, #16
 8006ab8:	af02      	add	r7, sp, #8
 8006aba:	4603      	mov	r3, r0
 8006abc:	6039      	str	r1, [r7, #0]
 8006abe:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006ac0:	79fb      	ldrb	r3, [r7, #7]
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f000 fee6 	bl	8007894 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDCFGA, Config, A);
 8006ac8:	79f8      	ldrb	r0, [r7, #7]
 8006aca:	2301      	movs	r3, #1
 8006acc:	9300      	str	r3, [sp, #0]
 8006ace:	2308      	movs	r3, #8
 8006ad0:	4a0a      	ldr	r2, [pc, #40]	@ (8006afc <adBms6830_read_config+0x48>)
 8006ad2:	6839      	ldr	r1, [r7, #0]
 8006ad4:	f7fa fbf2 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCFGB, Config, B);
 8006ad8:	79f8      	ldrb	r0, [r7, #7]
 8006ada:	2302      	movs	r3, #2
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	2308      	movs	r3, #8
 8006ae0:	4a07      	ldr	r2, [pc, #28]	@ (8006b00 <adBms6830_read_config+0x4c>)
 8006ae2:	6839      	ldr	r1, [r7, #0]
 8006ae4:	f7fa fbea 	bl	80012bc <adBmsReadData>
  printReadConfig(tIC, &ic[0], Config, ALL_GRP);
 8006ae8:	79f8      	ldrb	r0, [r7, #7]
 8006aea:	2300      	movs	r3, #0
 8006aec:	2208      	movs	r2, #8
 8006aee:	6839      	ldr	r1, [r7, #0]
 8006af0:	f001 f874 	bl	8007bdc <printReadConfig>
}
 8006af4:	bf00      	nop
 8006af6:	3708      	adds	r7, #8
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}
 8006afc:	20000008 	.word	0x20000008
 8006b00:	2000000c 	.word	0x2000000c

08006b04 <adBms6830_start_adc_cell_voltage_measurment>:
*******************************************************************************
* @brief Start ADC Cell Voltage Measurement
*******************************************************************************
*/
void adBms6830_start_adc_cell_voltage_measurment(uint8_t tIC)
{
 8006b04:	b590      	push	{r4, r7, lr}
 8006b06:	b085      	sub	sp, #20
 8006b08:	af02      	add	r7, sp, #8
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006b0e:	79fb      	ldrb	r3, [r7, #7]
 8006b10:	4618      	mov	r0, r3
 8006b12:	f000 febf 	bl	8007894 <adBmsWakeupIc>
  adBms6830_Adcv(REDUNDANT_MEASUREMENT, CONTINUOUS_MEASUREMENT, DISCHARGE_PERMITTED, RESET_FILTER, CELL_OPEN_WIRE_DETECTION);
 8006b16:	4b10      	ldr	r3, [pc, #64]	@ (8006b58 <adBms6830_start_adc_cell_voltage_measurment+0x54>)
 8006b18:	7818      	ldrb	r0, [r3, #0]
 8006b1a:	4b10      	ldr	r3, [pc, #64]	@ (8006b5c <adBms6830_start_adc_cell_voltage_measurment+0x58>)
 8006b1c:	7819      	ldrb	r1, [r3, #0]
 8006b1e:	4b10      	ldr	r3, [pc, #64]	@ (8006b60 <adBms6830_start_adc_cell_voltage_measurment+0x5c>)
 8006b20:	781a      	ldrb	r2, [r3, #0]
 8006b22:	4b10      	ldr	r3, [pc, #64]	@ (8006b64 <adBms6830_start_adc_cell_voltage_measurment+0x60>)
 8006b24:	781c      	ldrb	r4, [r3, #0]
 8006b26:	4b10      	ldr	r3, [pc, #64]	@ (8006b68 <adBms6830_start_adc_cell_voltage_measurment+0x64>)
 8006b28:	781b      	ldrb	r3, [r3, #0]
 8006b2a:	9300      	str	r3, [sp, #0]
 8006b2c:	4623      	mov	r3, r4
 8006b2e:	f7fb fae1 	bl	80020f4 <adBms6830_Adcv>
  pladc_count = adBmsPollAdc(PLADC);
 8006b32:	480e      	ldr	r0, [pc, #56]	@ (8006b6c <adBms6830_start_adc_cell_voltage_measurment+0x68>)
 8006b34:	f7fb fa9e 	bl	8002074 <adBmsPollAdc>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	4a0d      	ldr	r2, [pc, #52]	@ (8006b70 <adBms6830_start_adc_cell_voltage_measurment+0x6c>)
 8006b3c:	6013      	str	r3, [r2, #0]
#ifdef MBED
  pc.printf("Cell conversion completed\n");
#else
  printf("Cell conversion completed\n");
 8006b3e:	480d      	ldr	r0, [pc, #52]	@ (8006b74 <adBms6830_start_adc_cell_voltage_measurment+0x70>)
 8006b40:	f00b fdb2 	bl	80126a8 <puts>
#endif
  printPollAdcConvTime(pladc_count);
 8006b44:	4b0a      	ldr	r3, [pc, #40]	@ (8006b70 <adBms6830_start_adc_cell_voltage_measurment+0x6c>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4618      	mov	r0, r3
 8006b4a:	f002 ff59 	bl	8009a00 <printPollAdcConvTime>
}
 8006b4e:	bf00      	nop
 8006b50:	370c      	adds	r7, #12
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd90      	pop	{r4, r7, pc}
 8006b56:	bf00      	nop
 8006b58:	200004e0 	.word	0x200004e0
 8006b5c:	200004e2 	.word	0x200004e2
 8006b60:	200004e6 	.word	0x200004e6
 8006b64:	200004e7 	.word	0x200004e7
 8006b68:	200004e3 	.word	0x200004e3
 8006b6c:	200000b4 	.word	0x200000b4
 8006b70:	200004ec 	.word	0x200004ec
 8006b74:	08013fd8 	.word	0x08013fd8

08006b78 <adBms6830_read_cell_voltages>:
*******************************************************************************
* @brief Read Cell Voltages
*******************************************************************************
*/
void adBms6830_read_cell_voltages(uint8_t tIC, cell_asic *ic)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b084      	sub	sp, #16
 8006b7c:	af02      	add	r7, sp, #8
 8006b7e:	4603      	mov	r3, r0
 8006b80:	6039      	str	r1, [r7, #0]
 8006b82:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006b84:	79fb      	ldrb	r3, [r7, #7]
 8006b86:	4618      	mov	r0, r3
 8006b88:	f000 fe84 	bl	8007894 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDCVA, Cell, A);
 8006b8c:	79f8      	ldrb	r0, [r7, #7]
 8006b8e:	2301      	movs	r3, #1
 8006b90:	9300      	str	r3, [sp, #0]
 8006b92:	2300      	movs	r3, #0
 8006b94:	4a1a      	ldr	r2, [pc, #104]	@ (8006c00 <adBms6830_read_cell_voltages+0x88>)
 8006b96:	6839      	ldr	r1, [r7, #0]
 8006b98:	f7fa fb90 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVB, Cell, B);
 8006b9c:	79f8      	ldrb	r0, [r7, #7]
 8006b9e:	2302      	movs	r3, #2
 8006ba0:	9300      	str	r3, [sp, #0]
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	4a17      	ldr	r2, [pc, #92]	@ (8006c04 <adBms6830_read_cell_voltages+0x8c>)
 8006ba6:	6839      	ldr	r1, [r7, #0]
 8006ba8:	f7fa fb88 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVC, Cell, C);
 8006bac:	79f8      	ldrb	r0, [r7, #7]
 8006bae:	2303      	movs	r3, #3
 8006bb0:	9300      	str	r3, [sp, #0]
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	4a14      	ldr	r2, [pc, #80]	@ (8006c08 <adBms6830_read_cell_voltages+0x90>)
 8006bb6:	6839      	ldr	r1, [r7, #0]
 8006bb8:	f7fa fb80 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVD, Cell, D);
 8006bbc:	79f8      	ldrb	r0, [r7, #7]
 8006bbe:	2304      	movs	r3, #4
 8006bc0:	9300      	str	r3, [sp, #0]
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	4a11      	ldr	r2, [pc, #68]	@ (8006c0c <adBms6830_read_cell_voltages+0x94>)
 8006bc6:	6839      	ldr	r1, [r7, #0]
 8006bc8:	f7fa fb78 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVE, Cell, E);
 8006bcc:	79f8      	ldrb	r0, [r7, #7]
 8006bce:	2305      	movs	r3, #5
 8006bd0:	9300      	str	r3, [sp, #0]
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	4a0e      	ldr	r2, [pc, #56]	@ (8006c10 <adBms6830_read_cell_voltages+0x98>)
 8006bd6:	6839      	ldr	r1, [r7, #0]
 8006bd8:	f7fa fb70 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVF, Cell, F);
 8006bdc:	79f8      	ldrb	r0, [r7, #7]
 8006bde:	2306      	movs	r3, #6
 8006be0:	9300      	str	r3, [sp, #0]
 8006be2:	2300      	movs	r3, #0
 8006be4:	4a0b      	ldr	r2, [pc, #44]	@ (8006c14 <adBms6830_read_cell_voltages+0x9c>)
 8006be6:	6839      	ldr	r1, [r7, #0]
 8006be8:	f7fa fb68 	bl	80012bc <adBmsReadData>
  printVoltages(tIC, &ic[0], Cell);
 8006bec:	79fb      	ldrb	r3, [r7, #7]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	6839      	ldr	r1, [r7, #0]
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f001 fbbc 	bl	8008370 <printVoltages>
}
 8006bf8:	bf00      	nop
 8006bfa:	3708      	adds	r7, #8
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	20000010 	.word	0x20000010
 8006c04:	20000014 	.word	0x20000014
 8006c08:	20000018 	.word	0x20000018
 8006c0c:	2000001c 	.word	0x2000001c
 8006c10:	20000020 	.word	0x20000020
 8006c14:	20000024 	.word	0x20000024

08006c18 <adBms6830_start_adc_s_voltage_measurment>:
*******************************************************************************
* @brief Start ADC S-Voltage Measurement
*******************************************************************************
*/
void adBms6830_start_adc_s_voltage_measurment(uint8_t tIC)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	4603      	mov	r3, r0
 8006c20:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006c22:	79fb      	ldrb	r3, [r7, #7]
 8006c24:	4618      	mov	r0, r3
 8006c26:	f000 fe35 	bl	8007894 <adBmsWakeupIc>
  adBms6830_Adsv(CONTINUOUS_MEASUREMENT, DISCHARGE_PERMITTED, CELL_OPEN_WIRE_DETECTION);
 8006c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c60 <adBms6830_start_adc_s_voltage_measurment+0x48>)
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	4a0d      	ldr	r2, [pc, #52]	@ (8006c64 <adBms6830_start_adc_s_voltage_measurment+0x4c>)
 8006c30:	7811      	ldrb	r1, [r2, #0]
 8006c32:	4a0d      	ldr	r2, [pc, #52]	@ (8006c68 <adBms6830_start_adc_s_voltage_measurment+0x50>)
 8006c34:	7812      	ldrb	r2, [r2, #0]
 8006c36:	4618      	mov	r0, r3
 8006c38:	f7fb fa8f 	bl	800215a <adBms6830_Adsv>
  pladc_count = adBmsPollAdc(PLADC);
 8006c3c:	480b      	ldr	r0, [pc, #44]	@ (8006c6c <adBms6830_start_adc_s_voltage_measurment+0x54>)
 8006c3e:	f7fb fa19 	bl	8002074 <adBmsPollAdc>
 8006c42:	4603      	mov	r3, r0
 8006c44:	4a0a      	ldr	r2, [pc, #40]	@ (8006c70 <adBms6830_start_adc_s_voltage_measurment+0x58>)
 8006c46:	6013      	str	r3, [r2, #0]
#ifdef MBED
  pc.printf("S-Voltage conversion completed\n");
#else
  printf("S-Voltage conversion completed\n");
 8006c48:	480a      	ldr	r0, [pc, #40]	@ (8006c74 <adBms6830_start_adc_s_voltage_measurment+0x5c>)
 8006c4a:	f00b fd2d 	bl	80126a8 <puts>
#endif
  printPollAdcConvTime(pladc_count);
 8006c4e:	4b08      	ldr	r3, [pc, #32]	@ (8006c70 <adBms6830_start_adc_s_voltage_measurment+0x58>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4618      	mov	r0, r3
 8006c54:	f002 fed4 	bl	8009a00 <printPollAdcConvTime>
}
 8006c58:	bf00      	nop
 8006c5a:	3708      	adds	r7, #8
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	200004e2 	.word	0x200004e2
 8006c64:	200004e6 	.word	0x200004e6
 8006c68:	200004e3 	.word	0x200004e3
 8006c6c:	200000b4 	.word	0x200000b4
 8006c70:	200004ec 	.word	0x200004ec
 8006c74:	08013ff4 	.word	0x08013ff4

08006c78 <adBms6830_read_s_voltages>:
*******************************************************************************
* @brief Read S-Voltages
*******************************************************************************
*/
void adBms6830_read_s_voltages(uint8_t tIC, cell_asic *ic)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b084      	sub	sp, #16
 8006c7c:	af02      	add	r7, sp, #8
 8006c7e:	4603      	mov	r3, r0
 8006c80:	6039      	str	r1, [r7, #0]
 8006c82:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006c84:	79fb      	ldrb	r3, [r7, #7]
 8006c86:	4618      	mov	r0, r3
 8006c88:	f000 fe04 	bl	8007894 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDSVA, S_volt, A);
 8006c8c:	79f8      	ldrb	r0, [r7, #7]
 8006c8e:	2301      	movs	r3, #1
 8006c90:	9300      	str	r3, [sp, #0]
 8006c92:	2306      	movs	r3, #6
 8006c94:	4a1a      	ldr	r2, [pc, #104]	@ (8006d00 <adBms6830_read_s_voltages+0x88>)
 8006c96:	6839      	ldr	r1, [r7, #0]
 8006c98:	f7fa fb10 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVB, S_volt, B);
 8006c9c:	79f8      	ldrb	r0, [r7, #7]
 8006c9e:	2302      	movs	r3, #2
 8006ca0:	9300      	str	r3, [sp, #0]
 8006ca2:	2306      	movs	r3, #6
 8006ca4:	4a17      	ldr	r2, [pc, #92]	@ (8006d04 <adBms6830_read_s_voltages+0x8c>)
 8006ca6:	6839      	ldr	r1, [r7, #0]
 8006ca8:	f7fa fb08 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVC, S_volt, C);
 8006cac:	79f8      	ldrb	r0, [r7, #7]
 8006cae:	2303      	movs	r3, #3
 8006cb0:	9300      	str	r3, [sp, #0]
 8006cb2:	2306      	movs	r3, #6
 8006cb4:	4a14      	ldr	r2, [pc, #80]	@ (8006d08 <adBms6830_read_s_voltages+0x90>)
 8006cb6:	6839      	ldr	r1, [r7, #0]
 8006cb8:	f7fa fb00 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVD, S_volt, D);
 8006cbc:	79f8      	ldrb	r0, [r7, #7]
 8006cbe:	2304      	movs	r3, #4
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	2306      	movs	r3, #6
 8006cc4:	4a11      	ldr	r2, [pc, #68]	@ (8006d0c <adBms6830_read_s_voltages+0x94>)
 8006cc6:	6839      	ldr	r1, [r7, #0]
 8006cc8:	f7fa faf8 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVE, S_volt, E);
 8006ccc:	79f8      	ldrb	r0, [r7, #7]
 8006cce:	2305      	movs	r3, #5
 8006cd0:	9300      	str	r3, [sp, #0]
 8006cd2:	2306      	movs	r3, #6
 8006cd4:	4a0e      	ldr	r2, [pc, #56]	@ (8006d10 <adBms6830_read_s_voltages+0x98>)
 8006cd6:	6839      	ldr	r1, [r7, #0]
 8006cd8:	f7fa faf0 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSVF, S_volt, F);
 8006cdc:	79f8      	ldrb	r0, [r7, #7]
 8006cde:	2306      	movs	r3, #6
 8006ce0:	9300      	str	r3, [sp, #0]
 8006ce2:	2306      	movs	r3, #6
 8006ce4:	4a0b      	ldr	r2, [pc, #44]	@ (8006d14 <adBms6830_read_s_voltages+0x9c>)
 8006ce6:	6839      	ldr	r1, [r7, #0]
 8006ce8:	f7fa fae8 	bl	80012bc <adBmsReadData>
  printVoltages(tIC, &ic[0], S_volt);
 8006cec:	79fb      	ldrb	r3, [r7, #7]
 8006cee:	2206      	movs	r2, #6
 8006cf0:	6839      	ldr	r1, [r7, #0]
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f001 fb3c 	bl	8008370 <printVoltages>
}
 8006cf8:	bf00      	nop
 8006cfa:	3708      	adds	r7, #8
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	20000040 	.word	0x20000040
 8006d04:	20000044 	.word	0x20000044
 8006d08:	20000048 	.word	0x20000048
 8006d0c:	2000004c 	.word	0x2000004c
 8006d10:	20000050 	.word	0x20000050
 8006d14:	20000054 	.word	0x20000054

08006d18 <adBms6830_start_avgcell_voltage_measurment>:
*******************************************************************************
* @brief Start Avarage Cell Voltage Measurement
*******************************************************************************
*/
void adBms6830_start_avgcell_voltage_measurment(uint8_t tIC)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af02      	add	r7, sp, #8
 8006d1e:	4603      	mov	r3, r0
 8006d20:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006d22:	79fb      	ldrb	r3, [r7, #7]
 8006d24:	4618      	mov	r0, r3
 8006d26:	f000 fdb5 	bl	8007894 <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS_MEASUREMENT, DISCHARGE_PERMITTED, RESET_FILTER, CELL_OPEN_WIRE_DETECTION);
 8006d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8006d68 <adBms6830_start_avgcell_voltage_measurment+0x50>)
 8006d2c:	7819      	ldrb	r1, [r3, #0]
 8006d2e:	4b0f      	ldr	r3, [pc, #60]	@ (8006d6c <adBms6830_start_avgcell_voltage_measurment+0x54>)
 8006d30:	781a      	ldrb	r2, [r3, #0]
 8006d32:	4b0f      	ldr	r3, [pc, #60]	@ (8006d70 <adBms6830_start_avgcell_voltage_measurment+0x58>)
 8006d34:	7818      	ldrb	r0, [r3, #0]
 8006d36:	4b0f      	ldr	r3, [pc, #60]	@ (8006d74 <adBms6830_start_avgcell_voltage_measurment+0x5c>)
 8006d38:	781b      	ldrb	r3, [r3, #0]
 8006d3a:	9300      	str	r3, [sp, #0]
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2001      	movs	r0, #1
 8006d40:	f7fb f9d8 	bl	80020f4 <adBms6830_Adcv>
  pladc_count = adBmsPollAdc(PLADC);
 8006d44:	480c      	ldr	r0, [pc, #48]	@ (8006d78 <adBms6830_start_avgcell_voltage_measurment+0x60>)
 8006d46:	f7fb f995 	bl	8002074 <adBmsPollAdc>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	4a0b      	ldr	r2, [pc, #44]	@ (8006d7c <adBms6830_start_avgcell_voltage_measurment+0x64>)
 8006d4e:	6013      	str	r3, [r2, #0]
#ifdef MBED
  pc.printf("Avg Cell voltage conversion completed\n");
#else
  printf("Avg Cell voltage conversion completed\n");
 8006d50:	480b      	ldr	r0, [pc, #44]	@ (8006d80 <adBms6830_start_avgcell_voltage_measurment+0x68>)
 8006d52:	f00b fca9 	bl	80126a8 <puts>
#endif
  printPollAdcConvTime(pladc_count);
 8006d56:	4b09      	ldr	r3, [pc, #36]	@ (8006d7c <adBms6830_start_avgcell_voltage_measurment+0x64>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f002 fe50 	bl	8009a00 <printPollAdcConvTime>
}
 8006d60:	bf00      	nop
 8006d62:	3708      	adds	r7, #8
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}
 8006d68:	200004e2 	.word	0x200004e2
 8006d6c:	200004e6 	.word	0x200004e6
 8006d70:	200004e7 	.word	0x200004e7
 8006d74:	200004e3 	.word	0x200004e3
 8006d78:	200000b4 	.word	0x200000b4
 8006d7c:	200004ec 	.word	0x200004ec
 8006d80:	08014014 	.word	0x08014014

08006d84 <adBms6830_read_avgcell_voltages>:
*******************************************************************************
* @brief Read Avarage Cell Voltages
*******************************************************************************
*/
void adBms6830_read_avgcell_voltages(uint8_t tIC, cell_asic *ic)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af02      	add	r7, sp, #8
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	6039      	str	r1, [r7, #0]
 8006d8e:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006d90:	79fb      	ldrb	r3, [r7, #7]
 8006d92:	4618      	mov	r0, r3
 8006d94:	f000 fd7e 	bl	8007894 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDACA, AvgCell, A);
 8006d98:	79f8      	ldrb	r0, [r7, #7]
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	9300      	str	r3, [sp, #0]
 8006d9e:	2305      	movs	r3, #5
 8006da0:	4a1a      	ldr	r2, [pc, #104]	@ (8006e0c <adBms6830_read_avgcell_voltages+0x88>)
 8006da2:	6839      	ldr	r1, [r7, #0]
 8006da4:	f7fa fa8a 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACB, AvgCell, B);
 8006da8:	79f8      	ldrb	r0, [r7, #7]
 8006daa:	2302      	movs	r3, #2
 8006dac:	9300      	str	r3, [sp, #0]
 8006dae:	2305      	movs	r3, #5
 8006db0:	4a17      	ldr	r2, [pc, #92]	@ (8006e10 <adBms6830_read_avgcell_voltages+0x8c>)
 8006db2:	6839      	ldr	r1, [r7, #0]
 8006db4:	f7fa fa82 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACC, AvgCell, C);
 8006db8:	79f8      	ldrb	r0, [r7, #7]
 8006dba:	2303      	movs	r3, #3
 8006dbc:	9300      	str	r3, [sp, #0]
 8006dbe:	2305      	movs	r3, #5
 8006dc0:	4a14      	ldr	r2, [pc, #80]	@ (8006e14 <adBms6830_read_avgcell_voltages+0x90>)
 8006dc2:	6839      	ldr	r1, [r7, #0]
 8006dc4:	f7fa fa7a 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACD, AvgCell, D);
 8006dc8:	79f8      	ldrb	r0, [r7, #7]
 8006dca:	2304      	movs	r3, #4
 8006dcc:	9300      	str	r3, [sp, #0]
 8006dce:	2305      	movs	r3, #5
 8006dd0:	4a11      	ldr	r2, [pc, #68]	@ (8006e18 <adBms6830_read_avgcell_voltages+0x94>)
 8006dd2:	6839      	ldr	r1, [r7, #0]
 8006dd4:	f7fa fa72 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACE, AvgCell, E);
 8006dd8:	79f8      	ldrb	r0, [r7, #7]
 8006dda:	2305      	movs	r3, #5
 8006ddc:	9300      	str	r3, [sp, #0]
 8006dde:	2305      	movs	r3, #5
 8006de0:	4a0e      	ldr	r2, [pc, #56]	@ (8006e1c <adBms6830_read_avgcell_voltages+0x98>)
 8006de2:	6839      	ldr	r1, [r7, #0]
 8006de4:	f7fa fa6a 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDACF, AvgCell, F);
 8006de8:	79f8      	ldrb	r0, [r7, #7]
 8006dea:	2306      	movs	r3, #6
 8006dec:	9300      	str	r3, [sp, #0]
 8006dee:	2305      	movs	r3, #5
 8006df0:	4a0b      	ldr	r2, [pc, #44]	@ (8006e20 <adBms6830_read_avgcell_voltages+0x9c>)
 8006df2:	6839      	ldr	r1, [r7, #0]
 8006df4:	f7fa fa62 	bl	80012bc <adBmsReadData>
  printVoltages(tIC, &ic[0], AvgCell);
 8006df8:	79fb      	ldrb	r3, [r7, #7]
 8006dfa:	2205      	movs	r2, #5
 8006dfc:	6839      	ldr	r1, [r7, #0]
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f001 fab6 	bl	8008370 <printVoltages>
}
 8006e04:	bf00      	nop
 8006e06:	3708      	adds	r7, #8
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	20000028 	.word	0x20000028
 8006e10:	2000002c 	.word	0x2000002c
 8006e14:	20000030 	.word	0x20000030
 8006e18:	20000034 	.word	0x20000034
 8006e1c:	20000038 	.word	0x20000038
 8006e20:	2000003c 	.word	0x2000003c

08006e24 <adBms6830_start_fcell_voltage_measurment>:
*******************************************************************************
* @brief Start Filtered Cell Voltages Measurement
*******************************************************************************
*/
void adBms6830_start_fcell_voltage_measurment(uint8_t tIC)
{
 8006e24:	b590      	push	{r4, r7, lr}
 8006e26:	b085      	sub	sp, #20
 8006e28:	af02      	add	r7, sp, #8
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006e2e:	79fb      	ldrb	r3, [r7, #7]
 8006e30:	4618      	mov	r0, r3
 8006e32:	f000 fd2f 	bl	8007894 <adBmsWakeupIc>
  adBms6830_Adcv(REDUNDANT_MEASUREMENT, CONTINUOUS_MEASUREMENT, DISCHARGE_PERMITTED, RESET_FILTER, CELL_OPEN_WIRE_DETECTION);
 8006e36:	4b10      	ldr	r3, [pc, #64]	@ (8006e78 <adBms6830_start_fcell_voltage_measurment+0x54>)
 8006e38:	7818      	ldrb	r0, [r3, #0]
 8006e3a:	4b10      	ldr	r3, [pc, #64]	@ (8006e7c <adBms6830_start_fcell_voltage_measurment+0x58>)
 8006e3c:	7819      	ldrb	r1, [r3, #0]
 8006e3e:	4b10      	ldr	r3, [pc, #64]	@ (8006e80 <adBms6830_start_fcell_voltage_measurment+0x5c>)
 8006e40:	781a      	ldrb	r2, [r3, #0]
 8006e42:	4b10      	ldr	r3, [pc, #64]	@ (8006e84 <adBms6830_start_fcell_voltage_measurment+0x60>)
 8006e44:	781c      	ldrb	r4, [r3, #0]
 8006e46:	4b10      	ldr	r3, [pc, #64]	@ (8006e88 <adBms6830_start_fcell_voltage_measurment+0x64>)
 8006e48:	781b      	ldrb	r3, [r3, #0]
 8006e4a:	9300      	str	r3, [sp, #0]
 8006e4c:	4623      	mov	r3, r4
 8006e4e:	f7fb f951 	bl	80020f4 <adBms6830_Adcv>
  pladc_count = adBmsPollAdc(PLADC);
 8006e52:	480e      	ldr	r0, [pc, #56]	@ (8006e8c <adBms6830_start_fcell_voltage_measurment+0x68>)
 8006e54:	f7fb f90e 	bl	8002074 <adBmsPollAdc>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	4a0d      	ldr	r2, [pc, #52]	@ (8006e90 <adBms6830_start_fcell_voltage_measurment+0x6c>)
 8006e5c:	6013      	str	r3, [r2, #0]
#ifdef MBED
  pc.printf("F Cell voltage conversion completed\n");
#else
  printf("F Cell voltage conversion completed\n");
 8006e5e:	480d      	ldr	r0, [pc, #52]	@ (8006e94 <adBms6830_start_fcell_voltage_measurment+0x70>)
 8006e60:	f00b fc22 	bl	80126a8 <puts>
#endif
  printPollAdcConvTime(pladc_count);
 8006e64:	4b0a      	ldr	r3, [pc, #40]	@ (8006e90 <adBms6830_start_fcell_voltage_measurment+0x6c>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f002 fdc9 	bl	8009a00 <printPollAdcConvTime>
}
 8006e6e:	bf00      	nop
 8006e70:	370c      	adds	r7, #12
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd90      	pop	{r4, r7, pc}
 8006e76:	bf00      	nop
 8006e78:	200004e0 	.word	0x200004e0
 8006e7c:	200004e2 	.word	0x200004e2
 8006e80:	200004e6 	.word	0x200004e6
 8006e84:	200004e7 	.word	0x200004e7
 8006e88:	200004e3 	.word	0x200004e3
 8006e8c:	200000b4 	.word	0x200000b4
 8006e90:	200004ec 	.word	0x200004ec
 8006e94:	0801403c 	.word	0x0801403c

08006e98 <adBms6830_read_fcell_voltages>:
*******************************************************************************
* @brief Read Filtered Cell Voltages
*******************************************************************************
*/
void adBms6830_read_fcell_voltages(uint8_t tIC, cell_asic *ic)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af02      	add	r7, sp, #8
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	6039      	str	r1, [r7, #0]
 8006ea2:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006ea4:	79fb      	ldrb	r3, [r7, #7]
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f000 fcf4 	bl	8007894 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDFCA, F_volt, A);
 8006eac:	79f8      	ldrb	r0, [r7, #7]
 8006eae:	2301      	movs	r3, #1
 8006eb0:	9300      	str	r3, [sp, #0]
 8006eb2:	2307      	movs	r3, #7
 8006eb4:	4a1a      	ldr	r2, [pc, #104]	@ (8006f20 <adBms6830_read_fcell_voltages+0x88>)
 8006eb6:	6839      	ldr	r1, [r7, #0]
 8006eb8:	f7fa fa00 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCB, F_volt, B);
 8006ebc:	79f8      	ldrb	r0, [r7, #7]
 8006ebe:	2302      	movs	r3, #2
 8006ec0:	9300      	str	r3, [sp, #0]
 8006ec2:	2307      	movs	r3, #7
 8006ec4:	4a17      	ldr	r2, [pc, #92]	@ (8006f24 <adBms6830_read_fcell_voltages+0x8c>)
 8006ec6:	6839      	ldr	r1, [r7, #0]
 8006ec8:	f7fa f9f8 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCC, F_volt, C);
 8006ecc:	79f8      	ldrb	r0, [r7, #7]
 8006ece:	2303      	movs	r3, #3
 8006ed0:	9300      	str	r3, [sp, #0]
 8006ed2:	2307      	movs	r3, #7
 8006ed4:	4a14      	ldr	r2, [pc, #80]	@ (8006f28 <adBms6830_read_fcell_voltages+0x90>)
 8006ed6:	6839      	ldr	r1, [r7, #0]
 8006ed8:	f7fa f9f0 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCD, F_volt, D);
 8006edc:	79f8      	ldrb	r0, [r7, #7]
 8006ede:	2304      	movs	r3, #4
 8006ee0:	9300      	str	r3, [sp, #0]
 8006ee2:	2307      	movs	r3, #7
 8006ee4:	4a11      	ldr	r2, [pc, #68]	@ (8006f2c <adBms6830_read_fcell_voltages+0x94>)
 8006ee6:	6839      	ldr	r1, [r7, #0]
 8006ee8:	f7fa f9e8 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCE, F_volt, E);
 8006eec:	79f8      	ldrb	r0, [r7, #7]
 8006eee:	2305      	movs	r3, #5
 8006ef0:	9300      	str	r3, [sp, #0]
 8006ef2:	2307      	movs	r3, #7
 8006ef4:	4a0e      	ldr	r2, [pc, #56]	@ (8006f30 <adBms6830_read_fcell_voltages+0x98>)
 8006ef6:	6839      	ldr	r1, [r7, #0]
 8006ef8:	f7fa f9e0 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDFCF, F_volt, F);
 8006efc:	79f8      	ldrb	r0, [r7, #7]
 8006efe:	2306      	movs	r3, #6
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	2307      	movs	r3, #7
 8006f04:	4a0b      	ldr	r2, [pc, #44]	@ (8006f34 <adBms6830_read_fcell_voltages+0x9c>)
 8006f06:	6839      	ldr	r1, [r7, #0]
 8006f08:	f7fa f9d8 	bl	80012bc <adBmsReadData>
  printVoltages(tIC, &ic[0], F_volt);
 8006f0c:	79fb      	ldrb	r3, [r7, #7]
 8006f0e:	2207      	movs	r2, #7
 8006f10:	6839      	ldr	r1, [r7, #0]
 8006f12:	4618      	mov	r0, r3
 8006f14:	f001 fa2c 	bl	8008370 <printVoltages>
}
 8006f18:	bf00      	nop
 8006f1a:	3708      	adds	r7, #8
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	20000058 	.word	0x20000058
 8006f24:	2000005c 	.word	0x2000005c
 8006f28:	20000060 	.word	0x20000060
 8006f2c:	20000064 	.word	0x20000064
 8006f30:	20000068 	.word	0x20000068
 8006f34:	2000006c 	.word	0x2000006c

08006f38 <adBms6830_start_aux_voltage_measurment>:
*******************************************************************************
* @brief Start AUX, VMV, V+ Voltages Measurement
*******************************************************************************
*/
void adBms6830_start_aux_voltage_measurment(uint8_t tIC, cell_asic *ic)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b086      	sub	sp, #24
 8006f3c:	af02      	add	r7, sp, #8
 8006f3e:	4603      	mov	r3, r0
 8006f40:	6039      	str	r1, [r7, #0]
 8006f42:	71fb      	strb	r3, [r7, #7]
  for(uint8_t cic = 0; cic < tIC; cic++)
 8006f44:	2300      	movs	r3, #0
 8006f46:	73fb      	strb	r3, [r7, #15]
 8006f48:	e01a      	b.n	8006f80 <adBms6830_start_aux_voltage_measurment+0x48>
  {
    /* Init config A */
    ic[cic].tx_cfga.refon = PWR_UP;
 8006f4a:	7bfb      	ldrb	r3, [r7, #15]
 8006f4c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006f50:	fb02 f303 	mul.w	r3, r2, r3
 8006f54:	683a      	ldr	r2, [r7, #0]
 8006f56:	441a      	add	r2, r3
 8006f58:	7813      	ldrb	r3, [r2, #0]
 8006f5a:	f043 0301 	orr.w	r3, r3, #1
 8006f5e:	7013      	strb	r3, [r2, #0]
    ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8006f60:	7bfb      	ldrb	r3, [r7, #15]
 8006f62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006f66:	fb02 f303 	mul.w	r3, r2, r3
 8006f6a:	683a      	ldr	r2, [r7, #0]
 8006f6c:	441a      	add	r2, r3
 8006f6e:	8853      	ldrh	r3, [r2, #2]
 8006f70:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006f74:	f361 134e 	bfi	r3, r1, #5, #10
 8006f78:	8053      	strh	r3, [r2, #2]
  for(uint8_t cic = 0; cic < tIC; cic++)
 8006f7a:	7bfb      	ldrb	r3, [r7, #15]
 8006f7c:	3301      	adds	r3, #1
 8006f7e:	73fb      	strb	r3, [r7, #15]
 8006f80:	7bfa      	ldrb	r2, [r7, #15]
 8006f82:	79fb      	ldrb	r3, [r7, #7]
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d3e0      	bcc.n	8006f4a <adBms6830_start_aux_voltage_measurment+0x12>
  }
  adBmsWakeupIc(tIC);
 8006f88:	79fb      	ldrb	r3, [r7, #7]
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f000 fc82 	bl	8007894 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8006f90:	79f8      	ldrb	r0, [r7, #7]
 8006f92:	2301      	movs	r3, #1
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	2308      	movs	r3, #8
 8006f98:	4a0f      	ldr	r2, [pc, #60]	@ (8006fd8 <adBms6830_start_aux_voltage_measurment+0xa0>)
 8006f9a:	6839      	ldr	r1, [r7, #0]
 8006f9c:	f7fa fec6 	bl	8001d2c <adBmsWriteData>
  adBms6830_Adax(AUX_OPEN_WIRE_DETECTION, OPEN_WIRE_CURRENT_SOURCE, AUX_CH_TO_CONVERT);
 8006fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8006fdc <adBms6830_start_aux_voltage_measurment+0xa4>)
 8006fa2:	781b      	ldrb	r3, [r3, #0]
 8006fa4:	4a0e      	ldr	r2, [pc, #56]	@ (8006fe0 <adBms6830_start_aux_voltage_measurment+0xa8>)
 8006fa6:	7811      	ldrb	r1, [r2, #0]
 8006fa8:	4a0e      	ldr	r2, [pc, #56]	@ (8006fe4 <adBms6830_start_aux_voltage_measurment+0xac>)
 8006faa:	7812      	ldrb	r2, [r2, #0]
 8006fac:	4618      	mov	r0, r3
 8006fae:	f7fb f8f9 	bl	80021a4 <adBms6830_Adax>
  pladc_count = adBmsPollAdc(PLADC);
 8006fb2:	480d      	ldr	r0, [pc, #52]	@ (8006fe8 <adBms6830_start_aux_voltage_measurment+0xb0>)
 8006fb4:	f7fb f85e 	bl	8002074 <adBmsPollAdc>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	4a0c      	ldr	r2, [pc, #48]	@ (8006fec <adBms6830_start_aux_voltage_measurment+0xb4>)
 8006fbc:	6013      	str	r3, [r2, #0]
#ifdef MBED
  pc.printf("Aux voltage conversion completed\n");
#else
  printf("Aux voltage conversion completed\n");
 8006fbe:	480c      	ldr	r0, [pc, #48]	@ (8006ff0 <adBms6830_start_aux_voltage_measurment+0xb8>)
 8006fc0:	f00b fb72 	bl	80126a8 <puts>
#endif
  printPollAdcConvTime(pladc_count);
 8006fc4:	4b09      	ldr	r3, [pc, #36]	@ (8006fec <adBms6830_start_aux_voltage_measurment+0xb4>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f002 fd19 	bl	8009a00 <printPollAdcConvTime>
}
 8006fce:	bf00      	nop
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
 8006fd6:	bf00      	nop
 8006fd8:	20000000 	.word	0x20000000
 8006fdc:	200004e4 	.word	0x200004e4
 8006fe0:	200004e5 	.word	0x200004e5
 8006fe4:	200004e1 	.word	0x200004e1
 8006fe8:	200000b4 	.word	0x200000b4
 8006fec:	200004ec 	.word	0x200004ec
 8006ff0:	08014060 	.word	0x08014060

08006ff4 <adBms6830_read_aux_voltages>:
*******************************************************************************
* @brief Read AUX, VMV, V+ Voltages
*******************************************************************************
*/
void adBms6830_read_aux_voltages(uint8_t tIC, cell_asic *ic)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af02      	add	r7, sp, #8
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	6039      	str	r1, [r7, #0]
 8006ffe:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8007000:	79fb      	ldrb	r3, [r7, #7]
 8007002:	4618      	mov	r0, r3
 8007004:	f000 fc46 	bl	8007894 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDAUXA, Aux, A);
 8007008:	79f8      	ldrb	r0, [r7, #7]
 800700a:	2301      	movs	r3, #1
 800700c:	9300      	str	r3, [sp, #0]
 800700e:	2301      	movs	r3, #1
 8007010:	4a12      	ldr	r2, [pc, #72]	@ (800705c <adBms6830_read_aux_voltages+0x68>)
 8007012:	6839      	ldr	r1, [r7, #0]
 8007014:	f7fa f952 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDAUXB, Aux, B);
 8007018:	79f8      	ldrb	r0, [r7, #7]
 800701a:	2302      	movs	r3, #2
 800701c:	9300      	str	r3, [sp, #0]
 800701e:	2301      	movs	r3, #1
 8007020:	4a0f      	ldr	r2, [pc, #60]	@ (8007060 <adBms6830_read_aux_voltages+0x6c>)
 8007022:	6839      	ldr	r1, [r7, #0]
 8007024:	f7fa f94a 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDAUXC, Aux, C);
 8007028:	79f8      	ldrb	r0, [r7, #7]
 800702a:	2303      	movs	r3, #3
 800702c:	9300      	str	r3, [sp, #0]
 800702e:	2301      	movs	r3, #1
 8007030:	4a0c      	ldr	r2, [pc, #48]	@ (8007064 <adBms6830_read_aux_voltages+0x70>)
 8007032:	6839      	ldr	r1, [r7, #0]
 8007034:	f7fa f942 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDAUXD, Aux, D);
 8007038:	79f8      	ldrb	r0, [r7, #7]
 800703a:	2304      	movs	r3, #4
 800703c:	9300      	str	r3, [sp, #0]
 800703e:	2301      	movs	r3, #1
 8007040:	4a09      	ldr	r2, [pc, #36]	@ (8007068 <adBms6830_read_aux_voltages+0x74>)
 8007042:	6839      	ldr	r1, [r7, #0]
 8007044:	f7fa f93a 	bl	80012bc <adBmsReadData>
  printVoltages(tIC, &ic[0], Aux);
 8007048:	79fb      	ldrb	r3, [r7, #7]
 800704a:	2201      	movs	r2, #1
 800704c:	6839      	ldr	r1, [r7, #0]
 800704e:	4618      	mov	r0, r3
 8007050:	f001 f98e 	bl	8008370 <printVoltages>
}
 8007054:	bf00      	nop
 8007056:	3708      	adds	r7, #8
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}
 800705c:	20000070 	.word	0x20000070
 8007060:	20000074 	.word	0x20000074
 8007064:	20000078 	.word	0x20000078
 8007068:	2000007c 	.word	0x2000007c

0800706c <adBms6830_start_raux_voltage_measurment>:
*******************************************************************************
* @brief Start Redundant GPIO Voltages Measurement
*******************************************************************************
*/
void adBms6830_start_raux_voltage_measurment(uint8_t tIC,  cell_asic *ic)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b086      	sub	sp, #24
 8007070:	af02      	add	r7, sp, #8
 8007072:	4603      	mov	r3, r0
 8007074:	6039      	str	r1, [r7, #0]
 8007076:	71fb      	strb	r3, [r7, #7]
  for(uint8_t cic = 0; cic < tIC; cic++)
 8007078:	2300      	movs	r3, #0
 800707a:	73fb      	strb	r3, [r7, #15]
 800707c:	e01a      	b.n	80070b4 <adBms6830_start_raux_voltage_measurment+0x48>
  {
    /* Init config A */
    ic[cic].tx_cfga.refon = PWR_UP;
 800707e:	7bfb      	ldrb	r3, [r7, #15]
 8007080:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007084:	fb02 f303 	mul.w	r3, r2, r3
 8007088:	683a      	ldr	r2, [r7, #0]
 800708a:	441a      	add	r2, r3
 800708c:	7813      	ldrb	r3, [r2, #0]
 800708e:	f043 0301 	orr.w	r3, r3, #1
 8007092:	7013      	strb	r3, [r2, #0]
    ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8007094:	7bfb      	ldrb	r3, [r7, #15]
 8007096:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800709a:	fb02 f303 	mul.w	r3, r2, r3
 800709e:	683a      	ldr	r2, [r7, #0]
 80070a0:	441a      	add	r2, r3
 80070a2:	8853      	ldrh	r3, [r2, #2]
 80070a4:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80070a8:	f361 134e 	bfi	r3, r1, #5, #10
 80070ac:	8053      	strh	r3, [r2, #2]
  for(uint8_t cic = 0; cic < tIC; cic++)
 80070ae:	7bfb      	ldrb	r3, [r7, #15]
 80070b0:	3301      	adds	r3, #1
 80070b2:	73fb      	strb	r3, [r7, #15]
 80070b4:	7bfa      	ldrb	r2, [r7, #15]
 80070b6:	79fb      	ldrb	r3, [r7, #7]
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d3e0      	bcc.n	800707e <adBms6830_start_raux_voltage_measurment+0x12>
  }
  adBmsWakeupIc(tIC);
 80070bc:	79fb      	ldrb	r3, [r7, #7]
 80070be:	4618      	mov	r0, r3
 80070c0:	f000 fbe8 	bl	8007894 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 80070c4:	79f8      	ldrb	r0, [r7, #7]
 80070c6:	2301      	movs	r3, #1
 80070c8:	9300      	str	r3, [sp, #0]
 80070ca:	2308      	movs	r3, #8
 80070cc:	4a0d      	ldr	r2, [pc, #52]	@ (8007104 <adBms6830_start_raux_voltage_measurment+0x98>)
 80070ce:	6839      	ldr	r1, [r7, #0]
 80070d0:	f7fa fe2c 	bl	8001d2c <adBmsWriteData>
  adBms6830_Adax2(AUX_CH_TO_CONVERT);
 80070d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007108 <adBms6830_start_raux_voltage_measurment+0x9c>)
 80070d6:	781b      	ldrb	r3, [r3, #0]
 80070d8:	4618      	mov	r0, r3
 80070da:	f7fb f88f 	bl	80021fc <adBms6830_Adax2>
  pladc_count = adBmsPollAdc(PLADC);
 80070de:	480b      	ldr	r0, [pc, #44]	@ (800710c <adBms6830_start_raux_voltage_measurment+0xa0>)
 80070e0:	f7fa ffc8 	bl	8002074 <adBmsPollAdc>
 80070e4:	4603      	mov	r3, r0
 80070e6:	4a0a      	ldr	r2, [pc, #40]	@ (8007110 <adBms6830_start_raux_voltage_measurment+0xa4>)
 80070e8:	6013      	str	r3, [r2, #0]
#ifdef MBED
  pc.printf("RAux voltage conversion completed\n");
#else
  printf("RAux voltage conversion completed\n");
 80070ea:	480a      	ldr	r0, [pc, #40]	@ (8007114 <adBms6830_start_raux_voltage_measurment+0xa8>)
 80070ec:	f00b fadc 	bl	80126a8 <puts>
#endif
  printPollAdcConvTime(pladc_count);
 80070f0:	4b07      	ldr	r3, [pc, #28]	@ (8007110 <adBms6830_start_raux_voltage_measurment+0xa4>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4618      	mov	r0, r3
 80070f6:	f002 fc83 	bl	8009a00 <printPollAdcConvTime>
}
 80070fa:	bf00      	nop
 80070fc:	3710      	adds	r7, #16
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}
 8007102:	bf00      	nop
 8007104:	20000000 	.word	0x20000000
 8007108:	200004e1 	.word	0x200004e1
 800710c:	200000b4 	.word	0x200000b4
 8007110:	200004ec 	.word	0x200004ec
 8007114:	08014084 	.word	0x08014084

08007118 <adBms6830_read_raux_voltages>:
*******************************************************************************
* @brief Read Redundant GPIO Voltages
*******************************************************************************
*/
void adBms6830_read_raux_voltages(uint8_t tIC, cell_asic *ic)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b084      	sub	sp, #16
 800711c:	af02      	add	r7, sp, #8
 800711e:	4603      	mov	r3, r0
 8007120:	6039      	str	r1, [r7, #0]
 8007122:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8007124:	79fb      	ldrb	r3, [r7, #7]
 8007126:	4618      	mov	r0, r3
 8007128:	f000 fbb4 	bl	8007894 <adBmsWakeupIc>
  adBmsReadData(tIC, &ic[0], RDRAXA, RAux, A);
 800712c:	79f8      	ldrb	r0, [r7, #7]
 800712e:	2301      	movs	r3, #1
 8007130:	9300      	str	r3, [sp, #0]
 8007132:	2302      	movs	r3, #2
 8007134:	4a12      	ldr	r2, [pc, #72]	@ (8007180 <adBms6830_read_raux_voltages+0x68>)
 8007136:	6839      	ldr	r1, [r7, #0]
 8007138:	f7fa f8c0 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDRAXB, RAux, B);
 800713c:	79f8      	ldrb	r0, [r7, #7]
 800713e:	2302      	movs	r3, #2
 8007140:	9300      	str	r3, [sp, #0]
 8007142:	2302      	movs	r3, #2
 8007144:	4a0f      	ldr	r2, [pc, #60]	@ (8007184 <adBms6830_read_raux_voltages+0x6c>)
 8007146:	6839      	ldr	r1, [r7, #0]
 8007148:	f7fa f8b8 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDRAXC, RAux, C);
 800714c:	79f8      	ldrb	r0, [r7, #7]
 800714e:	2303      	movs	r3, #3
 8007150:	9300      	str	r3, [sp, #0]
 8007152:	2302      	movs	r3, #2
 8007154:	4a0c      	ldr	r2, [pc, #48]	@ (8007188 <adBms6830_read_raux_voltages+0x70>)
 8007156:	6839      	ldr	r1, [r7, #0]
 8007158:	f7fa f8b0 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDRAXD, RAux, D);
 800715c:	79f8      	ldrb	r0, [r7, #7]
 800715e:	2304      	movs	r3, #4
 8007160:	9300      	str	r3, [sp, #0]
 8007162:	2302      	movs	r3, #2
 8007164:	4a09      	ldr	r2, [pc, #36]	@ (800718c <adBms6830_read_raux_voltages+0x74>)
 8007166:	6839      	ldr	r1, [r7, #0]
 8007168:	f7fa f8a8 	bl	80012bc <adBmsReadData>
  printVoltages(tIC, &ic[0], RAux);
 800716c:	79fb      	ldrb	r3, [r7, #7]
 800716e:	2202      	movs	r2, #2
 8007170:	6839      	ldr	r1, [r7, #0]
 8007172:	4618      	mov	r0, r3
 8007174:	f001 f8fc 	bl	8008370 <printVoltages>
}
 8007178:	bf00      	nop
 800717a:	3708      	adds	r7, #8
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}
 8007180:	20000080 	.word	0x20000080
 8007184:	20000084 	.word	0x20000084
 8007188:	20000088 	.word	0x20000088
 800718c:	2000008c 	.word	0x2000008c

08007190 <adBms6830_read_status_registers>:
*******************************************************************************
* @brief Read Status Reg. A, B, C, D and E.
*******************************************************************************
*/
void adBms6830_read_status_registers(uint8_t tIC, cell_asic *ic)
{
 8007190:	b590      	push	{r4, r7, lr}
 8007192:	b085      	sub	sp, #20
 8007194:	af02      	add	r7, sp, #8
 8007196:	4603      	mov	r3, r0
 8007198:	6039      	str	r1, [r7, #0]
 800719a:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 800719c:	79fb      	ldrb	r3, [r7, #7]
 800719e:	4618      	mov	r0, r3
 80071a0:	f000 fb78 	bl	8007894 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 80071a4:	79f8      	ldrb	r0, [r7, #7]
 80071a6:	2301      	movs	r3, #1
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	2308      	movs	r3, #8
 80071ac:	4a34      	ldr	r2, [pc, #208]	@ (8007280 <adBms6830_read_status_registers+0xf0>)
 80071ae:	6839      	ldr	r1, [r7, #0]
 80071b0:	f7fa fdbc 	bl	8001d2c <adBmsWriteData>
  adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 80071b4:	79f8      	ldrb	r0, [r7, #7]
 80071b6:	2302      	movs	r3, #2
 80071b8:	9300      	str	r3, [sp, #0]
 80071ba:	2308      	movs	r3, #8
 80071bc:	4a31      	ldr	r2, [pc, #196]	@ (8007284 <adBms6830_read_status_registers+0xf4>)
 80071be:	6839      	ldr	r1, [r7, #0]
 80071c0:	f7fa fdb4 	bl	8001d2c <adBmsWriteData>
  adBms6830_Adax(AUX_OPEN_WIRE_DETECTION, OPEN_WIRE_CURRENT_SOURCE, AUX_CH_TO_CONVERT);
 80071c4:	4b30      	ldr	r3, [pc, #192]	@ (8007288 <adBms6830_read_status_registers+0xf8>)
 80071c6:	781b      	ldrb	r3, [r3, #0]
 80071c8:	4a30      	ldr	r2, [pc, #192]	@ (800728c <adBms6830_read_status_registers+0xfc>)
 80071ca:	7811      	ldrb	r1, [r2, #0]
 80071cc:	4a30      	ldr	r2, [pc, #192]	@ (8007290 <adBms6830_read_status_registers+0x100>)
 80071ce:	7812      	ldrb	r2, [r2, #0]
 80071d0:	4618      	mov	r0, r3
 80071d2:	f7fa ffe7 	bl	80021a4 <adBms6830_Adax>
  pladc_count = adBmsPollAdc(PLADC);
 80071d6:	482f      	ldr	r0, [pc, #188]	@ (8007294 <adBms6830_read_status_registers+0x104>)
 80071d8:	f7fa ff4c 	bl	8002074 <adBmsPollAdc>
 80071dc:	4603      	mov	r3, r0
 80071de:	4a2e      	ldr	r2, [pc, #184]	@ (8007298 <adBms6830_read_status_registers+0x108>)
 80071e0:	6013      	str	r3, [r2, #0]
  adBms6830_Adcv(REDUNDANT_MEASUREMENT, CONTINUOUS_MEASUREMENT, DISCHARGE_PERMITTED, RESET_FILTER, CELL_OPEN_WIRE_DETECTION);
 80071e2:	4b2e      	ldr	r3, [pc, #184]	@ (800729c <adBms6830_read_status_registers+0x10c>)
 80071e4:	7818      	ldrb	r0, [r3, #0]
 80071e6:	4b2e      	ldr	r3, [pc, #184]	@ (80072a0 <adBms6830_read_status_registers+0x110>)
 80071e8:	7819      	ldrb	r1, [r3, #0]
 80071ea:	4b2e      	ldr	r3, [pc, #184]	@ (80072a4 <adBms6830_read_status_registers+0x114>)
 80071ec:	781a      	ldrb	r2, [r3, #0]
 80071ee:	4b2e      	ldr	r3, [pc, #184]	@ (80072a8 <adBms6830_read_status_registers+0x118>)
 80071f0:	781c      	ldrb	r4, [r3, #0]
 80071f2:	4b2e      	ldr	r3, [pc, #184]	@ (80072ac <adBms6830_read_status_registers+0x11c>)
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	9300      	str	r3, [sp, #0]
 80071f8:	4623      	mov	r3, r4
 80071fa:	f7fa ff7b 	bl	80020f4 <adBms6830_Adcv>
  pladc_count = pladc_count + adBmsPollAdc(PLADC);
 80071fe:	4825      	ldr	r0, [pc, #148]	@ (8007294 <adBms6830_read_status_registers+0x104>)
 8007200:	f7fa ff38 	bl	8002074 <adBmsPollAdc>
 8007204:	4602      	mov	r2, r0
 8007206:	4b24      	ldr	r3, [pc, #144]	@ (8007298 <adBms6830_read_status_registers+0x108>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4413      	add	r3, r2
 800720c:	4a22      	ldr	r2, [pc, #136]	@ (8007298 <adBms6830_read_status_registers+0x108>)
 800720e:	6013      	str	r3, [r2, #0]

  adBmsReadData(tIC, &ic[0], RDSTATA, Status, A);
 8007210:	79f8      	ldrb	r0, [r7, #7]
 8007212:	2301      	movs	r3, #1
 8007214:	9300      	str	r3, [sp, #0]
 8007216:	2303      	movs	r3, #3
 8007218:	4a25      	ldr	r2, [pc, #148]	@ (80072b0 <adBms6830_read_status_registers+0x120>)
 800721a:	6839      	ldr	r1, [r7, #0]
 800721c:	f7fa f84e 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSTATB, Status, B);
 8007220:	79f8      	ldrb	r0, [r7, #7]
 8007222:	2302      	movs	r3, #2
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	2303      	movs	r3, #3
 8007228:	4a22      	ldr	r2, [pc, #136]	@ (80072b4 <adBms6830_read_status_registers+0x124>)
 800722a:	6839      	ldr	r1, [r7, #0]
 800722c:	f7fa f846 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSTATC, Status, C);
 8007230:	79f8      	ldrb	r0, [r7, #7]
 8007232:	2303      	movs	r3, #3
 8007234:	9300      	str	r3, [sp, #0]
 8007236:	2303      	movs	r3, #3
 8007238:	4a1f      	ldr	r2, [pc, #124]	@ (80072b8 <adBms6830_read_status_registers+0x128>)
 800723a:	6839      	ldr	r1, [r7, #0]
 800723c:	f7fa f83e 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSTATD, Status, D);
 8007240:	79f8      	ldrb	r0, [r7, #7]
 8007242:	2304      	movs	r3, #4
 8007244:	9300      	str	r3, [sp, #0]
 8007246:	2303      	movs	r3, #3
 8007248:	4a1c      	ldr	r2, [pc, #112]	@ (80072bc <adBms6830_read_status_registers+0x12c>)
 800724a:	6839      	ldr	r1, [r7, #0]
 800724c:	f7fa f836 	bl	80012bc <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDSTATE, Status, E);
 8007250:	79f8      	ldrb	r0, [r7, #7]
 8007252:	2305      	movs	r3, #5
 8007254:	9300      	str	r3, [sp, #0]
 8007256:	2303      	movs	r3, #3
 8007258:	4a19      	ldr	r2, [pc, #100]	@ (80072c0 <adBms6830_read_status_registers+0x130>)
 800725a:	6839      	ldr	r1, [r7, #0]
 800725c:	f7fa f82e 	bl	80012bc <adBmsReadData>
  printPollAdcConvTime(pladc_count);
 8007260:	4b0d      	ldr	r3, [pc, #52]	@ (8007298 <adBms6830_read_status_registers+0x108>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4618      	mov	r0, r3
 8007266:	f002 fbcb 	bl	8009a00 <printPollAdcConvTime>
  printStatus(tIC, &ic[0], Status, ALL_GRP);
 800726a:	79f8      	ldrb	r0, [r7, #7]
 800726c:	2300      	movs	r3, #0
 800726e:	2203      	movs	r2, #3
 8007270:	6839      	ldr	r1, [r7, #0]
 8007272:	f001 fa89 	bl	8008788 <printStatus>
}
 8007276:	bf00      	nop
 8007278:	370c      	adds	r7, #12
 800727a:	46bd      	mov	sp, r7
 800727c:	bd90      	pop	{r4, r7, pc}
 800727e:	bf00      	nop
 8007280:	20000000 	.word	0x20000000
 8007284:	20000004 	.word	0x20000004
 8007288:	200004e4 	.word	0x200004e4
 800728c:	200004e5 	.word	0x200004e5
 8007290:	200004e1 	.word	0x200004e1
 8007294:	200000b4 	.word	0x200000b4
 8007298:	200004ec 	.word	0x200004ec
 800729c:	200004e0 	.word	0x200004e0
 80072a0:	200004e2 	.word	0x200004e2
 80072a4:	200004e6 	.word	0x200004e6
 80072a8:	200004e7 	.word	0x200004e7
 80072ac:	200004e3 	.word	0x200004e3
 80072b0:	20000090 	.word	0x20000090
 80072b4:	20000094 	.word	0x20000094
 80072b8:	20000098 	.word	0x20000098
 80072bc:	2000009c 	.word	0x2000009c
 80072c0:	200000a0 	.word	0x200000a0

080072c4 <measurement_loop>:
*******************************************************************************
* @brief Loop measurment.
*******************************************************************************
*/
void measurement_loop()
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b082      	sub	sp, #8
 80072c8:	af02      	add	r7, sp, #8
  if(MEASURE_CELL == ENABLED)
 80072ca:	4bb3      	ldr	r3, [pc, #716]	@ (8007598 <measurement_loop+0x2d4>)
 80072cc:	781b      	ldrb	r3, [r3, #0]
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d134      	bne.n	800733c <measurement_loop+0x78>
  {
    adBmsReadData(TOTAL_IC, &IC[0], RDCVA, Cell, A);
 80072d2:	2301      	movs	r3, #1
 80072d4:	9300      	str	r3, [sp, #0]
 80072d6:	2300      	movs	r3, #0
 80072d8:	4ab0      	ldr	r2, [pc, #704]	@ (800759c <measurement_loop+0x2d8>)
 80072da:	49b1      	ldr	r1, [pc, #708]	@ (80075a0 <measurement_loop+0x2dc>)
 80072dc:	2001      	movs	r0, #1
 80072de:	f7f9 ffed 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVB, Cell, B);
 80072e2:	2302      	movs	r3, #2
 80072e4:	9300      	str	r3, [sp, #0]
 80072e6:	2300      	movs	r3, #0
 80072e8:	4aae      	ldr	r2, [pc, #696]	@ (80075a4 <measurement_loop+0x2e0>)
 80072ea:	49ad      	ldr	r1, [pc, #692]	@ (80075a0 <measurement_loop+0x2dc>)
 80072ec:	2001      	movs	r0, #1
 80072ee:	f7f9 ffe5 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVC, Cell, C);
 80072f2:	2303      	movs	r3, #3
 80072f4:	9300      	str	r3, [sp, #0]
 80072f6:	2300      	movs	r3, #0
 80072f8:	4aab      	ldr	r2, [pc, #684]	@ (80075a8 <measurement_loop+0x2e4>)
 80072fa:	49a9      	ldr	r1, [pc, #676]	@ (80075a0 <measurement_loop+0x2dc>)
 80072fc:	2001      	movs	r0, #1
 80072fe:	f7f9 ffdd 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVD, Cell, D);
 8007302:	2304      	movs	r3, #4
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	2300      	movs	r3, #0
 8007308:	4aa8      	ldr	r2, [pc, #672]	@ (80075ac <measurement_loop+0x2e8>)
 800730a:	49a5      	ldr	r1, [pc, #660]	@ (80075a0 <measurement_loop+0x2dc>)
 800730c:	2001      	movs	r0, #1
 800730e:	f7f9 ffd5 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVE, Cell, E);
 8007312:	2305      	movs	r3, #5
 8007314:	9300      	str	r3, [sp, #0]
 8007316:	2300      	movs	r3, #0
 8007318:	4aa5      	ldr	r2, [pc, #660]	@ (80075b0 <measurement_loop+0x2ec>)
 800731a:	49a1      	ldr	r1, [pc, #644]	@ (80075a0 <measurement_loop+0x2dc>)
 800731c:	2001      	movs	r0, #1
 800731e:	f7f9 ffcd 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDCVF, Cell, F);
 8007322:	2306      	movs	r3, #6
 8007324:	9300      	str	r3, [sp, #0]
 8007326:	2300      	movs	r3, #0
 8007328:	4aa2      	ldr	r2, [pc, #648]	@ (80075b4 <measurement_loop+0x2f0>)
 800732a:	499d      	ldr	r1, [pc, #628]	@ (80075a0 <measurement_loop+0x2dc>)
 800732c:	2001      	movs	r0, #1
 800732e:	f7f9 ffc5 	bl	80012bc <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], Cell);
 8007332:	2200      	movs	r2, #0
 8007334:	499a      	ldr	r1, [pc, #616]	@ (80075a0 <measurement_loop+0x2dc>)
 8007336:	2001      	movs	r0, #1
 8007338:	f001 f81a 	bl	8008370 <printVoltages>
  }

  if(MEASURE_AVG_CELL == ENABLED)
 800733c:	4b9e      	ldr	r3, [pc, #632]	@ (80075b8 <measurement_loop+0x2f4>)
 800733e:	781b      	ldrb	r3, [r3, #0]
 8007340:	2b01      	cmp	r3, #1
 8007342:	d134      	bne.n	80073ae <measurement_loop+0xea>
  {
    adBmsReadData(TOTAL_IC, &IC[0], RDACA, AvgCell, A);
 8007344:	2301      	movs	r3, #1
 8007346:	9300      	str	r3, [sp, #0]
 8007348:	2305      	movs	r3, #5
 800734a:	4a9c      	ldr	r2, [pc, #624]	@ (80075bc <measurement_loop+0x2f8>)
 800734c:	4994      	ldr	r1, [pc, #592]	@ (80075a0 <measurement_loop+0x2dc>)
 800734e:	2001      	movs	r0, #1
 8007350:	f7f9 ffb4 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACB, AvgCell, B);
 8007354:	2302      	movs	r3, #2
 8007356:	9300      	str	r3, [sp, #0]
 8007358:	2305      	movs	r3, #5
 800735a:	4a99      	ldr	r2, [pc, #612]	@ (80075c0 <measurement_loop+0x2fc>)
 800735c:	4990      	ldr	r1, [pc, #576]	@ (80075a0 <measurement_loop+0x2dc>)
 800735e:	2001      	movs	r0, #1
 8007360:	f7f9 ffac 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACC, AvgCell, C);
 8007364:	2303      	movs	r3, #3
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	2305      	movs	r3, #5
 800736a:	4a96      	ldr	r2, [pc, #600]	@ (80075c4 <measurement_loop+0x300>)
 800736c:	498c      	ldr	r1, [pc, #560]	@ (80075a0 <measurement_loop+0x2dc>)
 800736e:	2001      	movs	r0, #1
 8007370:	f7f9 ffa4 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACD, AvgCell, D);
 8007374:	2304      	movs	r3, #4
 8007376:	9300      	str	r3, [sp, #0]
 8007378:	2305      	movs	r3, #5
 800737a:	4a93      	ldr	r2, [pc, #588]	@ (80075c8 <measurement_loop+0x304>)
 800737c:	4988      	ldr	r1, [pc, #544]	@ (80075a0 <measurement_loop+0x2dc>)
 800737e:	2001      	movs	r0, #1
 8007380:	f7f9 ff9c 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACE, AvgCell, E);
 8007384:	2305      	movs	r3, #5
 8007386:	9300      	str	r3, [sp, #0]
 8007388:	2305      	movs	r3, #5
 800738a:	4a90      	ldr	r2, [pc, #576]	@ (80075cc <measurement_loop+0x308>)
 800738c:	4984      	ldr	r1, [pc, #528]	@ (80075a0 <measurement_loop+0x2dc>)
 800738e:	2001      	movs	r0, #1
 8007390:	f7f9 ff94 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDACF, AvgCell, F);
 8007394:	2306      	movs	r3, #6
 8007396:	9300      	str	r3, [sp, #0]
 8007398:	2305      	movs	r3, #5
 800739a:	4a8d      	ldr	r2, [pc, #564]	@ (80075d0 <measurement_loop+0x30c>)
 800739c:	4980      	ldr	r1, [pc, #512]	@ (80075a0 <measurement_loop+0x2dc>)
 800739e:	2001      	movs	r0, #1
 80073a0:	f7f9 ff8c 	bl	80012bc <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], AvgCell);
 80073a4:	2205      	movs	r2, #5
 80073a6:	497e      	ldr	r1, [pc, #504]	@ (80075a0 <measurement_loop+0x2dc>)
 80073a8:	2001      	movs	r0, #1
 80073aa:	f000 ffe1 	bl	8008370 <printVoltages>
  }

  if(MEASURE_F_CELL == ENABLED)
 80073ae:	4b89      	ldr	r3, [pc, #548]	@ (80075d4 <measurement_loop+0x310>)
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	d134      	bne.n	8007420 <measurement_loop+0x15c>
  {
    adBmsReadData(TOTAL_IC, &IC[0], RDFCA, F_volt, A);
 80073b6:	2301      	movs	r3, #1
 80073b8:	9300      	str	r3, [sp, #0]
 80073ba:	2307      	movs	r3, #7
 80073bc:	4a86      	ldr	r2, [pc, #536]	@ (80075d8 <measurement_loop+0x314>)
 80073be:	4978      	ldr	r1, [pc, #480]	@ (80075a0 <measurement_loop+0x2dc>)
 80073c0:	2001      	movs	r0, #1
 80073c2:	f7f9 ff7b 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCB, F_volt, B);
 80073c6:	2302      	movs	r3, #2
 80073c8:	9300      	str	r3, [sp, #0]
 80073ca:	2307      	movs	r3, #7
 80073cc:	4a83      	ldr	r2, [pc, #524]	@ (80075dc <measurement_loop+0x318>)
 80073ce:	4974      	ldr	r1, [pc, #464]	@ (80075a0 <measurement_loop+0x2dc>)
 80073d0:	2001      	movs	r0, #1
 80073d2:	f7f9 ff73 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCC, F_volt, C);
 80073d6:	2303      	movs	r3, #3
 80073d8:	9300      	str	r3, [sp, #0]
 80073da:	2307      	movs	r3, #7
 80073dc:	4a80      	ldr	r2, [pc, #512]	@ (80075e0 <measurement_loop+0x31c>)
 80073de:	4970      	ldr	r1, [pc, #448]	@ (80075a0 <measurement_loop+0x2dc>)
 80073e0:	2001      	movs	r0, #1
 80073e2:	f7f9 ff6b 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCD, F_volt, D);
 80073e6:	2304      	movs	r3, #4
 80073e8:	9300      	str	r3, [sp, #0]
 80073ea:	2307      	movs	r3, #7
 80073ec:	4a7d      	ldr	r2, [pc, #500]	@ (80075e4 <measurement_loop+0x320>)
 80073ee:	496c      	ldr	r1, [pc, #432]	@ (80075a0 <measurement_loop+0x2dc>)
 80073f0:	2001      	movs	r0, #1
 80073f2:	f7f9 ff63 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCE, F_volt, E);
 80073f6:	2305      	movs	r3, #5
 80073f8:	9300      	str	r3, [sp, #0]
 80073fa:	2307      	movs	r3, #7
 80073fc:	4a7a      	ldr	r2, [pc, #488]	@ (80075e8 <measurement_loop+0x324>)
 80073fe:	4968      	ldr	r1, [pc, #416]	@ (80075a0 <measurement_loop+0x2dc>)
 8007400:	2001      	movs	r0, #1
 8007402:	f7f9 ff5b 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDFCF, F_volt, F);
 8007406:	2306      	movs	r3, #6
 8007408:	9300      	str	r3, [sp, #0]
 800740a:	2307      	movs	r3, #7
 800740c:	4a77      	ldr	r2, [pc, #476]	@ (80075ec <measurement_loop+0x328>)
 800740e:	4964      	ldr	r1, [pc, #400]	@ (80075a0 <measurement_loop+0x2dc>)
 8007410:	2001      	movs	r0, #1
 8007412:	f7f9 ff53 	bl	80012bc <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], F_volt);
 8007416:	2207      	movs	r2, #7
 8007418:	4961      	ldr	r1, [pc, #388]	@ (80075a0 <measurement_loop+0x2dc>)
 800741a:	2001      	movs	r0, #1
 800741c:	f000 ffa8 	bl	8008370 <printVoltages>
  }

  if(MEASURE_S_VOLTAGE == ENABLED)
 8007420:	4b73      	ldr	r3, [pc, #460]	@ (80075f0 <measurement_loop+0x32c>)
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	2b01      	cmp	r3, #1
 8007426:	d134      	bne.n	8007492 <measurement_loop+0x1ce>
  {
    adBmsReadData(TOTAL_IC, &IC[0], RDSVA, S_volt, A);
 8007428:	2301      	movs	r3, #1
 800742a:	9300      	str	r3, [sp, #0]
 800742c:	2306      	movs	r3, #6
 800742e:	4a71      	ldr	r2, [pc, #452]	@ (80075f4 <measurement_loop+0x330>)
 8007430:	495b      	ldr	r1, [pc, #364]	@ (80075a0 <measurement_loop+0x2dc>)
 8007432:	2001      	movs	r0, #1
 8007434:	f7f9 ff42 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVB, S_volt, B);
 8007438:	2302      	movs	r3, #2
 800743a:	9300      	str	r3, [sp, #0]
 800743c:	2306      	movs	r3, #6
 800743e:	4a6e      	ldr	r2, [pc, #440]	@ (80075f8 <measurement_loop+0x334>)
 8007440:	4957      	ldr	r1, [pc, #348]	@ (80075a0 <measurement_loop+0x2dc>)
 8007442:	2001      	movs	r0, #1
 8007444:	f7f9 ff3a 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVC, S_volt, C);
 8007448:	2303      	movs	r3, #3
 800744a:	9300      	str	r3, [sp, #0]
 800744c:	2306      	movs	r3, #6
 800744e:	4a6b      	ldr	r2, [pc, #428]	@ (80075fc <measurement_loop+0x338>)
 8007450:	4953      	ldr	r1, [pc, #332]	@ (80075a0 <measurement_loop+0x2dc>)
 8007452:	2001      	movs	r0, #1
 8007454:	f7f9 ff32 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVD, S_volt, D);
 8007458:	2304      	movs	r3, #4
 800745a:	9300      	str	r3, [sp, #0]
 800745c:	2306      	movs	r3, #6
 800745e:	4a68      	ldr	r2, [pc, #416]	@ (8007600 <measurement_loop+0x33c>)
 8007460:	494f      	ldr	r1, [pc, #316]	@ (80075a0 <measurement_loop+0x2dc>)
 8007462:	2001      	movs	r0, #1
 8007464:	f7f9 ff2a 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVE, S_volt, E);
 8007468:	2305      	movs	r3, #5
 800746a:	9300      	str	r3, [sp, #0]
 800746c:	2306      	movs	r3, #6
 800746e:	4a65      	ldr	r2, [pc, #404]	@ (8007604 <measurement_loop+0x340>)
 8007470:	494b      	ldr	r1, [pc, #300]	@ (80075a0 <measurement_loop+0x2dc>)
 8007472:	2001      	movs	r0, #1
 8007474:	f7f9 ff22 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSVF, S_volt, F);
 8007478:	2306      	movs	r3, #6
 800747a:	9300      	str	r3, [sp, #0]
 800747c:	2306      	movs	r3, #6
 800747e:	4a62      	ldr	r2, [pc, #392]	@ (8007608 <measurement_loop+0x344>)
 8007480:	4947      	ldr	r1, [pc, #284]	@ (80075a0 <measurement_loop+0x2dc>)
 8007482:	2001      	movs	r0, #1
 8007484:	f7f9 ff1a 	bl	80012bc <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], S_volt);
 8007488:	2206      	movs	r2, #6
 800748a:	4945      	ldr	r1, [pc, #276]	@ (80075a0 <measurement_loop+0x2dc>)
 800748c:	2001      	movs	r0, #1
 800748e:	f000 ff6f 	bl	8008370 <printVoltages>
  }

  if(MEASURE_AUX == ENABLED)
 8007492:	4b5e      	ldr	r3, [pc, #376]	@ (800760c <measurement_loop+0x348>)
 8007494:	781b      	ldrb	r3, [r3, #0]
 8007496:	2b01      	cmp	r3, #1
 8007498:	d130      	bne.n	80074fc <measurement_loop+0x238>
  {
    adBms6830_Adax(AUX_OPEN_WIRE_DETECTION, OPEN_WIRE_CURRENT_SOURCE, AUX_CH_TO_CONVERT);
 800749a:	4b5d      	ldr	r3, [pc, #372]	@ (8007610 <measurement_loop+0x34c>)
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	4a5d      	ldr	r2, [pc, #372]	@ (8007614 <measurement_loop+0x350>)
 80074a0:	7811      	ldrb	r1, [r2, #0]
 80074a2:	4a5d      	ldr	r2, [pc, #372]	@ (8007618 <measurement_loop+0x354>)
 80074a4:	7812      	ldrb	r2, [r2, #0]
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7fa fe7c 	bl	80021a4 <adBms6830_Adax>
    adBmsPollAdc(PLAUX1);
 80074ac:	485b      	ldr	r0, [pc, #364]	@ (800761c <measurement_loop+0x358>)
 80074ae:	f7fa fde1 	bl	8002074 <adBmsPollAdc>
    adBmsReadData(TOTAL_IC, &IC[0], RDAUXA, Aux, A);
 80074b2:	2301      	movs	r3, #1
 80074b4:	9300      	str	r3, [sp, #0]
 80074b6:	2301      	movs	r3, #1
 80074b8:	4a59      	ldr	r2, [pc, #356]	@ (8007620 <measurement_loop+0x35c>)
 80074ba:	4939      	ldr	r1, [pc, #228]	@ (80075a0 <measurement_loop+0x2dc>)
 80074bc:	2001      	movs	r0, #1
 80074be:	f7f9 fefd 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDAUXB, Aux, B);
 80074c2:	2302      	movs	r3, #2
 80074c4:	9300      	str	r3, [sp, #0]
 80074c6:	2301      	movs	r3, #1
 80074c8:	4a56      	ldr	r2, [pc, #344]	@ (8007624 <measurement_loop+0x360>)
 80074ca:	4935      	ldr	r1, [pc, #212]	@ (80075a0 <measurement_loop+0x2dc>)
 80074cc:	2001      	movs	r0, #1
 80074ce:	f7f9 fef5 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDAUXC, Aux, C);
 80074d2:	2303      	movs	r3, #3
 80074d4:	9300      	str	r3, [sp, #0]
 80074d6:	2301      	movs	r3, #1
 80074d8:	4a53      	ldr	r2, [pc, #332]	@ (8007628 <measurement_loop+0x364>)
 80074da:	4931      	ldr	r1, [pc, #196]	@ (80075a0 <measurement_loop+0x2dc>)
 80074dc:	2001      	movs	r0, #1
 80074de:	f7f9 feed 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDAUXD, Aux, D);
 80074e2:	2304      	movs	r3, #4
 80074e4:	9300      	str	r3, [sp, #0]
 80074e6:	2301      	movs	r3, #1
 80074e8:	4a50      	ldr	r2, [pc, #320]	@ (800762c <measurement_loop+0x368>)
 80074ea:	492d      	ldr	r1, [pc, #180]	@ (80075a0 <measurement_loop+0x2dc>)
 80074ec:	2001      	movs	r0, #1
 80074ee:	f7f9 fee5 	bl	80012bc <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], Aux);
 80074f2:	2201      	movs	r2, #1
 80074f4:	492a      	ldr	r1, [pc, #168]	@ (80075a0 <measurement_loop+0x2dc>)
 80074f6:	2001      	movs	r0, #1
 80074f8:	f000 ff3a 	bl	8008370 <printVoltages>
  }

  if(MEASURE_RAUX == ENABLED)
 80074fc:	4b4c      	ldr	r3, [pc, #304]	@ (8007630 <measurement_loop+0x36c>)
 80074fe:	781b      	ldrb	r3, [r3, #0]
 8007500:	2b01      	cmp	r3, #1
 8007502:	d12f      	bne.n	8007564 <measurement_loop+0x2a0>
  {
    adBmsWakeupIc(TOTAL_IC);
 8007504:	2001      	movs	r0, #1
 8007506:	f000 f9c5 	bl	8007894 <adBmsWakeupIc>
    adBms6830_Adax2(AUX_CH_TO_CONVERT);
 800750a:	4b43      	ldr	r3, [pc, #268]	@ (8007618 <measurement_loop+0x354>)
 800750c:	781b      	ldrb	r3, [r3, #0]
 800750e:	4618      	mov	r0, r3
 8007510:	f7fa fe74 	bl	80021fc <adBms6830_Adax2>
    adBmsPollAdc(PLAUX2);
 8007514:	4847      	ldr	r0, [pc, #284]	@ (8007634 <measurement_loop+0x370>)
 8007516:	f7fa fdad 	bl	8002074 <adBmsPollAdc>
    adBmsReadData(TOTAL_IC, &IC[0], RDRAXA, RAux, A);
 800751a:	2301      	movs	r3, #1
 800751c:	9300      	str	r3, [sp, #0]
 800751e:	2302      	movs	r3, #2
 8007520:	4a45      	ldr	r2, [pc, #276]	@ (8007638 <measurement_loop+0x374>)
 8007522:	491f      	ldr	r1, [pc, #124]	@ (80075a0 <measurement_loop+0x2dc>)
 8007524:	2001      	movs	r0, #1
 8007526:	f7f9 fec9 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDRAXB, RAux, B);
 800752a:	2302      	movs	r3, #2
 800752c:	9300      	str	r3, [sp, #0]
 800752e:	2302      	movs	r3, #2
 8007530:	4a42      	ldr	r2, [pc, #264]	@ (800763c <measurement_loop+0x378>)
 8007532:	491b      	ldr	r1, [pc, #108]	@ (80075a0 <measurement_loop+0x2dc>)
 8007534:	2001      	movs	r0, #1
 8007536:	f7f9 fec1 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDRAXC, RAux, C);
 800753a:	2303      	movs	r3, #3
 800753c:	9300      	str	r3, [sp, #0]
 800753e:	2302      	movs	r3, #2
 8007540:	4a3f      	ldr	r2, [pc, #252]	@ (8007640 <measurement_loop+0x37c>)
 8007542:	4917      	ldr	r1, [pc, #92]	@ (80075a0 <measurement_loop+0x2dc>)
 8007544:	2001      	movs	r0, #1
 8007546:	f7f9 feb9 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDRAXD, RAux, D);
 800754a:	2304      	movs	r3, #4
 800754c:	9300      	str	r3, [sp, #0]
 800754e:	2302      	movs	r3, #2
 8007550:	4a3c      	ldr	r2, [pc, #240]	@ (8007644 <measurement_loop+0x380>)
 8007552:	4913      	ldr	r1, [pc, #76]	@ (80075a0 <measurement_loop+0x2dc>)
 8007554:	2001      	movs	r0, #1
 8007556:	f7f9 feb1 	bl	80012bc <adBmsReadData>
    printVoltages(TOTAL_IC, &IC[0], RAux);
 800755a:	2202      	movs	r2, #2
 800755c:	4910      	ldr	r1, [pc, #64]	@ (80075a0 <measurement_loop+0x2dc>)
 800755e:	2001      	movs	r0, #1
 8007560:	f000 ff06 	bl	8008370 <printVoltages>
  }

  if(MEASURE_STAT == ENABLED)
 8007564:	4b38      	ldr	r3, [pc, #224]	@ (8007648 <measurement_loop+0x384>)
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	2b01      	cmp	r3, #1
 800756a:	f040 808f 	bne.w	800768c <measurement_loop+0x3c8>
  {
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATA, Status, A);
 800756e:	2301      	movs	r3, #1
 8007570:	9300      	str	r3, [sp, #0]
 8007572:	2303      	movs	r3, #3
 8007574:	4a35      	ldr	r2, [pc, #212]	@ (800764c <measurement_loop+0x388>)
 8007576:	490a      	ldr	r1, [pc, #40]	@ (80075a0 <measurement_loop+0x2dc>)
 8007578:	2001      	movs	r0, #1
 800757a:	f7f9 fe9f 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATB, Status, B);
 800757e:	2302      	movs	r3, #2
 8007580:	9300      	str	r3, [sp, #0]
 8007582:	2303      	movs	r3, #3
 8007584:	4a32      	ldr	r2, [pc, #200]	@ (8007650 <measurement_loop+0x38c>)
 8007586:	4906      	ldr	r1, [pc, #24]	@ (80075a0 <measurement_loop+0x2dc>)
 8007588:	2001      	movs	r0, #1
 800758a:	f7f9 fe97 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATC, Status, C);
 800758e:	2303      	movs	r3, #3
 8007590:	9300      	str	r3, [sp, #0]
 8007592:	2303      	movs	r3, #3
 8007594:	4a2f      	ldr	r2, [pc, #188]	@ (8007654 <measurement_loop+0x390>)
 8007596:	e05f      	b.n	8007658 <measurement_loop+0x394>
 8007598:	200000be 	.word	0x200000be
 800759c:	20000010 	.word	0x20000010
 80075a0:	20000240 	.word	0x20000240
 80075a4:	20000014 	.word	0x20000014
 80075a8:	20000018 	.word	0x20000018
 80075ac:	2000001c 	.word	0x2000001c
 80075b0:	20000020 	.word	0x20000020
 80075b4:	20000024 	.word	0x20000024
 80075b8:	200000bf 	.word	0x200000bf
 80075bc:	20000028 	.word	0x20000028
 80075c0:	2000002c 	.word	0x2000002c
 80075c4:	20000030 	.word	0x20000030
 80075c8:	20000034 	.word	0x20000034
 80075cc:	20000038 	.word	0x20000038
 80075d0:	2000003c 	.word	0x2000003c
 80075d4:	200000c0 	.word	0x200000c0
 80075d8:	20000058 	.word	0x20000058
 80075dc:	2000005c 	.word	0x2000005c
 80075e0:	20000060 	.word	0x20000060
 80075e4:	20000064 	.word	0x20000064
 80075e8:	20000068 	.word	0x20000068
 80075ec:	2000006c 	.word	0x2000006c
 80075f0:	200000c1 	.word	0x200000c1
 80075f4:	20000040 	.word	0x20000040
 80075f8:	20000044 	.word	0x20000044
 80075fc:	20000048 	.word	0x20000048
 8007600:	2000004c 	.word	0x2000004c
 8007604:	20000050 	.word	0x20000050
 8007608:	20000054 	.word	0x20000054
 800760c:	200004f0 	.word	0x200004f0
 8007610:	200004e4 	.word	0x200004e4
 8007614:	200004e5 	.word	0x200004e5
 8007618:	200004e1 	.word	0x200004e1
 800761c:	200000b8 	.word	0x200000b8
 8007620:	20000070 	.word	0x20000070
 8007624:	20000074 	.word	0x20000074
 8007628:	20000078 	.word	0x20000078
 800762c:	2000007c 	.word	0x2000007c
 8007630:	200004f1 	.word	0x200004f1
 8007634:	200000bc 	.word	0x200000bc
 8007638:	20000080 	.word	0x20000080
 800763c:	20000084 	.word	0x20000084
 8007640:	20000088 	.word	0x20000088
 8007644:	2000008c 	.word	0x2000008c
 8007648:	200004f2 	.word	0x200004f2
 800764c:	20000090 	.word	0x20000090
 8007650:	20000094 	.word	0x20000094
 8007654:	20000098 	.word	0x20000098
 8007658:	490e      	ldr	r1, [pc, #56]	@ (8007694 <measurement_loop+0x3d0>)
 800765a:	2001      	movs	r0, #1
 800765c:	f7f9 fe2e 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATD, Status, D);
 8007660:	2304      	movs	r3, #4
 8007662:	9300      	str	r3, [sp, #0]
 8007664:	2303      	movs	r3, #3
 8007666:	4a0c      	ldr	r2, [pc, #48]	@ (8007698 <measurement_loop+0x3d4>)
 8007668:	490a      	ldr	r1, [pc, #40]	@ (8007694 <measurement_loop+0x3d0>)
 800766a:	2001      	movs	r0, #1
 800766c:	f7f9 fe26 	bl	80012bc <adBmsReadData>
    adBmsReadData(TOTAL_IC, &IC[0], RDSTATE, Status, E);
 8007670:	2305      	movs	r3, #5
 8007672:	9300      	str	r3, [sp, #0]
 8007674:	2303      	movs	r3, #3
 8007676:	4a09      	ldr	r2, [pc, #36]	@ (800769c <measurement_loop+0x3d8>)
 8007678:	4906      	ldr	r1, [pc, #24]	@ (8007694 <measurement_loop+0x3d0>)
 800767a:	2001      	movs	r0, #1
 800767c:	f7f9 fe1e 	bl	80012bc <adBmsReadData>
    printStatus(TOTAL_IC, &IC[0], Status, ALL_GRP);
 8007680:	2300      	movs	r3, #0
 8007682:	2203      	movs	r2, #3
 8007684:	4903      	ldr	r1, [pc, #12]	@ (8007694 <measurement_loop+0x3d0>)
 8007686:	2001      	movs	r0, #1
 8007688:	f001 f87e 	bl	8008788 <printStatus>
  }
}
 800768c:	bf00      	nop
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}
 8007692:	bf00      	nop
 8007694:	20000240 	.word	0x20000240
 8007698:	2000009c 	.word	0x2000009c
 800769c:	200000a0 	.word	0x200000a0

080076a0 <adBms6830_clear_cell_measurement>:
*******************************************************************************
* @brief Clear Cell measurement reg.
*******************************************************************************
*/
void adBms6830_clear_cell_measurement(uint8_t tIC)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b082      	sub	sp, #8
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	4603      	mov	r3, r0
 80076a8:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80076aa:	79fb      	ldrb	r3, [r7, #7]
 80076ac:	4618      	mov	r0, r3
 80076ae:	f000 f8f1 	bl	8007894 <adBmsWakeupIc>
  spiSendCmd(CLRCELL);
 80076b2:	4805      	ldr	r0, [pc, #20]	@ (80076c8 <adBms6830_clear_cell_measurement+0x28>)
 80076b4:	f7f9 fc12 	bl	8000edc <spiSendCmd>
#ifdef MBED
  pc.printf("Cell Registers Cleared\n\n");
#else
  printf("Cell Registers Cleared\n\n");
 80076b8:	4804      	ldr	r0, [pc, #16]	@ (80076cc <adBms6830_clear_cell_measurement+0x2c>)
 80076ba:	f00a fff5 	bl	80126a8 <puts>
#endif
}
 80076be:	bf00      	nop
 80076c0:	3708      	adds	r7, #8
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}
 80076c6:	bf00      	nop
 80076c8:	200000a4 	.word	0x200000a4
 80076cc:	080140a8 	.word	0x080140a8

080076d0 <adBms6830_clear_aux_measurement>:
*******************************************************************************
* @brief Clear Aux measurement reg.
*******************************************************************************
*/
void adBms6830_clear_aux_measurement(uint8_t tIC)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	4603      	mov	r3, r0
 80076d8:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80076da:	79fb      	ldrb	r3, [r7, #7]
 80076dc:	4618      	mov	r0, r3
 80076de:	f000 f8d9 	bl	8007894 <adBmsWakeupIc>
  spiSendCmd(CLRAUX);
 80076e2:	4805      	ldr	r0, [pc, #20]	@ (80076f8 <adBms6830_clear_aux_measurement+0x28>)
 80076e4:	f7f9 fbfa 	bl	8000edc <spiSendCmd>
#ifdef MBED
  pc.printf("Aux Registers Cleared\n\n");
#else
  printf("Aux Registers Cleared\n\n");
 80076e8:	4804      	ldr	r0, [pc, #16]	@ (80076fc <adBms6830_clear_aux_measurement+0x2c>)
 80076ea:	f00a ffdd 	bl	80126a8 <puts>
#endif
}
 80076ee:	bf00      	nop
 80076f0:	3708      	adds	r7, #8
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	bf00      	nop
 80076f8:	200000a8 	.word	0x200000a8
 80076fc:	080140c0 	.word	0x080140c0

08007700 <adBms6830_clear_spin_measurement>:
*******************************************************************************
* @brief Clear spin measurement reg.
*******************************************************************************
*/
void adBms6830_clear_spin_measurement(uint8_t tIC)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b082      	sub	sp, #8
 8007704:	af00      	add	r7, sp, #0
 8007706:	4603      	mov	r3, r0
 8007708:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 800770a:	79fb      	ldrb	r3, [r7, #7]
 800770c:	4618      	mov	r0, r3
 800770e:	f000 f8c1 	bl	8007894 <adBmsWakeupIc>
  spiSendCmd(CLRSPIN);
 8007712:	4805      	ldr	r0, [pc, #20]	@ (8007728 <adBms6830_clear_spin_measurement+0x28>)
 8007714:	f7f9 fbe2 	bl	8000edc <spiSendCmd>
#ifdef MBED
  pc.printf("Spin Registers Cleared\n\n");
#else
  printf("Spin Registers Cleared\n\n");
 8007718:	4804      	ldr	r0, [pc, #16]	@ (800772c <adBms6830_clear_spin_measurement+0x2c>)
 800771a:	f00a ffc5 	bl	80126a8 <puts>
#endif
}
 800771e:	bf00      	nop
 8007720:	3708      	adds	r7, #8
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	200000ac 	.word	0x200000ac
 800772c:	080140d8 	.word	0x080140d8

08007730 <adBms6830_clear_fcell_measurement>:
*******************************************************************************
* @brief Clear fcell measurement reg.
*******************************************************************************
*/
void adBms6830_clear_fcell_measurement(uint8_t tIC)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	4603      	mov	r3, r0
 8007738:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 800773a:	79fb      	ldrb	r3, [r7, #7]
 800773c:	4618      	mov	r0, r3
 800773e:	f000 f8a9 	bl	8007894 <adBmsWakeupIc>
  spiSendCmd(CLRFC);
 8007742:	4805      	ldr	r0, [pc, #20]	@ (8007758 <adBms6830_clear_fcell_measurement+0x28>)
 8007744:	f7f9 fbca 	bl	8000edc <spiSendCmd>
#ifdef MBED
  pc.printf("Fcell Registers Cleared\n\n");
#else
  printf("Fcell Registers Cleared\n\n");
 8007748:	4804      	ldr	r0, [pc, #16]	@ (800775c <adBms6830_clear_fcell_measurement+0x2c>)
 800774a:	f00a ffad 	bl	80126a8 <puts>
#endif
}
 800774e:	bf00      	nop
 8007750:	3708      	adds	r7, #8
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}
 8007756:	bf00      	nop
 8007758:	200000b0 	.word	0x200000b0
 800775c:	080140f0 	.word	0x080140f0

08007760 <Delay_ms>:
 * @return None
 *
 *******************************************************************************
*/
void Delay_ms(uint32_t delay)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b082      	sub	sp, #8
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f002 ffb3 	bl	800a6d4 <HAL_Delay>
}
 800776e:	bf00      	nop
 8007770:	3708      	adds	r7, #8
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
	...

08007778 <adBmsCsLow>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsLow()
{
 8007778:	b580      	push	{r7, lr}
 800777a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_RESET);
 800777c:	2200      	movs	r2, #0
 800777e:	2110      	movs	r1, #16
 8007780:	4802      	ldr	r0, [pc, #8]	@ (800778c <adBmsCsLow+0x14>)
 8007782:	f003 fdd7 	bl	800b334 <HAL_GPIO_WritePin>
}
 8007786:	bf00      	nop
 8007788:	bd80      	pop	{r7, pc}
 800778a:	bf00      	nop
 800778c:	40020000 	.word	0x40020000

08007790 <adBmsCsHigh>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsHigh()
{
 8007790:	b580      	push	{r7, lr}
 8007792:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_SET);
 8007794:	2201      	movs	r2, #1
 8007796:	2110      	movs	r1, #16
 8007798:	4802      	ldr	r0, [pc, #8]	@ (80077a4 <adBmsCsHigh+0x14>)
 800779a:	f003 fdcb 	bl	800b334 <HAL_GPIO_WritePin>
}
 800779e:	bf00      	nop
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	40020000 	.word	0x40020000

080077a8 <spiWriteBytes>:
void spiWriteBytes
( 
uint16_t size,                     /*Option: Number of bytes to be written on the SPI port*/
uint8_t *tx_Data                       /*Array of bytes to be written on the SPI port*/
)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b082      	sub	sp, #8
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	4603      	mov	r3, r0
 80077b0:	6039      	str	r1, [r7, #0]
 80077b2:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_Data, size, SPI_TIME_OUT); /* SPI1 , data, size, timeout */ 
 80077b4:	4b05      	ldr	r3, [pc, #20]	@ (80077cc <spiWriteBytes+0x24>)
 80077b6:	6818      	ldr	r0, [r3, #0]
 80077b8:	88fa      	ldrh	r2, [r7, #6]
 80077ba:	f04f 33ff 	mov.w	r3, #4294967295
 80077be:	6839      	ldr	r1, [r7, #0]
 80077c0:	f005 fcdd 	bl	800d17e <HAL_SPI_Transmit>
}
 80077c4:	bf00      	nop
 80077c6:	3708      	adds	r7, #8
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}
 80077cc:	200000c4 	.word	0x200000c4

080077d0 <spiWriteReadBytes>:
(
uint8_t *tx_data,                   /*array of data to be written on SPI port*/
uint8_t *rx_data,                   /*Input: array that will store the data read by the SPI port*/
uint16_t size                           /*Option: number of bytes*/
)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	60f8      	str	r0, [r7, #12]
 80077d8:	60b9      	str	r1, [r7, #8]
 80077da:	4613      	mov	r3, r2
 80077dc:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_data, 4, SPI_TIME_OUT);
 80077de:	4b0a      	ldr	r3, [pc, #40]	@ (8007808 <spiWriteReadBytes+0x38>)
 80077e0:	6818      	ldr	r0, [r3, #0]
 80077e2:	f04f 33ff 	mov.w	r3, #4294967295
 80077e6:	2204      	movs	r2, #4
 80077e8:	68f9      	ldr	r1, [r7, #12]
 80077ea:	f005 fcc8 	bl	800d17e <HAL_SPI_Transmit>
  HAL_SPI_Receive(hspi, rx_data, size, SPI_TIME_OUT);
 80077ee:	4b06      	ldr	r3, [pc, #24]	@ (8007808 <spiWriteReadBytes+0x38>)
 80077f0:	6818      	ldr	r0, [r3, #0]
 80077f2:	88fa      	ldrh	r2, [r7, #6]
 80077f4:	f04f 33ff 	mov.w	r3, #4294967295
 80077f8:	68b9      	ldr	r1, [r7, #8]
 80077fa:	f005 fe04 	bl	800d406 <HAL_SPI_Receive>
}
 80077fe:	bf00      	nop
 8007800:	3710      	adds	r7, #16
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	200000c4 	.word	0x200000c4

0800780c <spiReadBytes>:
 * @return None
 *
 *******************************************************************************
*/
void spiReadBytes(uint16_t size, uint8_t *rx_data)
{   
 800780c:	b580      	push	{r7, lr}
 800780e:	b082      	sub	sp, #8
 8007810:	af00      	add	r7, sp, #0
 8007812:	4603      	mov	r3, r0
 8007814:	6039      	str	r1, [r7, #0]
 8007816:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Receive(hspi, rx_data, size, SPI_TIME_OUT);
 8007818:	4b05      	ldr	r3, [pc, #20]	@ (8007830 <spiReadBytes+0x24>)
 800781a:	6818      	ldr	r0, [r3, #0]
 800781c:	88fa      	ldrh	r2, [r7, #6]
 800781e:	f04f 33ff 	mov.w	r3, #4294967295
 8007822:	6839      	ldr	r1, [r7, #0]
 8007824:	f005 fdef 	bl	800d406 <HAL_SPI_Receive>
}
 8007828:	bf00      	nop
 800782a:	3708      	adds	r7, #8
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}
 8007830:	200000c4 	.word	0x200000c4

08007834 <startTimer>:
 * @return None
 *
 *******************************************************************************
*/
void startTimer()
{   
 8007834:	b580      	push	{r7, lr}
 8007836:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start(htim);
 8007838:	4b03      	ldr	r3, [pc, #12]	@ (8007848 <startTimer+0x14>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4618      	mov	r0, r3
 800783e:	f006 fa37 	bl	800dcb0 <HAL_TIM_Base_Start>
}
 8007842:	bf00      	nop
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop
 8007848:	200000c8 	.word	0x200000c8

0800784c <stopTimer>:
 * @return None
 *
 *******************************************************************************
*/
void stopTimer()
{   
 800784c:	b580      	push	{r7, lr}
 800784e:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Stop(htim);
 8007850:	4b03      	ldr	r3, [pc, #12]	@ (8007860 <stopTimer+0x14>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4618      	mov	r0, r3
 8007856:	f006 fa93 	bl	800dd80 <HAL_TIM_Base_Stop>
}
 800785a:	bf00      	nop
 800785c:	bd80      	pop	{r7, pc}
 800785e:	bf00      	nop
 8007860:	200000c8 	.word	0x200000c8

08007864 <getTimCount>:
 * @return tim_count
 *
 *******************************************************************************
*/
uint32_t getTimCount()
{   
 8007864:	b480      	push	{r7}
 8007866:	b083      	sub	sp, #12
 8007868:	af00      	add	r7, sp, #0
  uint32_t count = 0;
 800786a:	2300      	movs	r3, #0
 800786c:	607b      	str	r3, [r7, #4]
  count = __HAL_TIM_GetCounter(htim);
 800786e:	4b08      	ldr	r3, [pc, #32]	@ (8007890 <getTimCount+0x2c>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007876:	607b      	str	r3, [r7, #4]
  __HAL_TIM_SetCounter(htim, 0);
 8007878:	4b05      	ldr	r3, [pc, #20]	@ (8007890 <getTimCount+0x2c>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2200      	movs	r2, #0
 8007880:	625a      	str	r2, [r3, #36]	@ 0x24
  return(count);
 8007882:	687b      	ldr	r3, [r7, #4]
}
 8007884:	4618      	mov	r0, r3
 8007886:	370c      	adds	r7, #12
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr
 8007890:	200000c8 	.word	0x200000c8

08007894 <adBmsWakeupIc>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsWakeupIc(uint8_t total_ic)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	4603      	mov	r3, r0
 800789c:	71fb      	strb	r3, [r7, #7]
  for (uint8_t ic = 0; ic < total_ic; ic++)
 800789e:	2300      	movs	r3, #0
 80078a0:	73fb      	strb	r3, [r7, #15]
 80078a2:	e00c      	b.n	80078be <adBmsWakeupIc+0x2a>
  {
    adBmsCsLow();
 80078a4:	f7ff ff68 	bl	8007778 <adBmsCsLow>
    Delay_ms(WAKEUP_DELAY);
 80078a8:	2004      	movs	r0, #4
 80078aa:	f7ff ff59 	bl	8007760 <Delay_ms>
    adBmsCsHigh();
 80078ae:	f7ff ff6f 	bl	8007790 <adBmsCsHigh>
    Delay_ms(WAKEUP_DELAY);
 80078b2:	2004      	movs	r0, #4
 80078b4:	f7ff ff54 	bl	8007760 <Delay_ms>
  for (uint8_t ic = 0; ic < total_ic; ic++)
 80078b8:	7bfb      	ldrb	r3, [r7, #15]
 80078ba:	3301      	adds	r3, #1
 80078bc:	73fb      	strb	r3, [r7, #15]
 80078be:	7bfa      	ldrb	r2, [r7, #15]
 80078c0:	79fb      	ldrb	r3, [r7, #7]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d3ee      	bcc.n	80078a4 <adBmsWakeupIc+0x10>
  }
}
 80078c6:	bf00      	nop
 80078c8:	bf00      	nop
 80078ca:	3710      	adds	r7, #16
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}

080078d0 <printWriteConfig>:
 * @return None
 *
 *******************************************************************************
*/
void printWriteConfig(uint8_t tIC, cell_asic *IC, TYPE type, GRP grp)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b084      	sub	sp, #16
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6039      	str	r1, [r7, #0]
 80078d8:	4611      	mov	r1, r2
 80078da:	461a      	mov	r2, r3
 80078dc:	4603      	mov	r3, r0
 80078de:	71fb      	strb	r3, [r7, #7]
 80078e0:	460b      	mov	r3, r1
 80078e2:	71bb      	strb	r3, [r7, #6]
 80078e4:	4613      	mov	r3, r2
 80078e6:	717b      	strb	r3, [r7, #5]
  for(uint8_t ic = 0; ic < tIC; ic++)
 80078e8:	2300      	movs	r3, #0
 80078ea:	73fb      	strb	r3, [r7, #15]
 80078ec:	e160      	b.n	8007bb0 <printWriteConfig+0x2e0>
  {
    printf("IC%d:\n",(ic+1));
 80078ee:	7bfb      	ldrb	r3, [r7, #15]
 80078f0:	3301      	adds	r3, #1
 80078f2:	4619      	mov	r1, r3
 80078f4:	48b3      	ldr	r0, [pc, #716]	@ (8007bc4 <printWriteConfig+0x2f4>)
 80078f6:	f00a fe67 	bl	80125c8 <iprintf>
    if(type == Config)
 80078fa:	79bb      	ldrb	r3, [r7, #6]
 80078fc:	2b08      	cmp	r3, #8
 80078fe:	f040 8154 	bne.w	8007baa <printWriteConfig+0x2da>
    {
      if(grp == A)
 8007902:	797b      	ldrb	r3, [r7, #5]
 8007904:	2b01      	cmp	r3, #1
 8007906:	d151      	bne.n	80079ac <printWriteConfig+0xdc>
      {
        printf("Write Config A:\n");
 8007908:	48af      	ldr	r0, [pc, #700]	@ (8007bc8 <printWriteConfig+0x2f8>)
 800790a:	f00a fecd 	bl	80126a8 <puts>
        printf("0x%X, ", IC[ic].configa.tx_data[0]);
 800790e:	7bfb      	ldrb	r3, [r7, #15]
 8007910:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007914:	fb02 f303 	mul.w	r3, r2, r3
 8007918:	683a      	ldr	r2, [r7, #0]
 800791a:	4413      	add	r3, r2
 800791c:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8007920:	4619      	mov	r1, r3
 8007922:	48aa      	ldr	r0, [pc, #680]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007924:	f00a fe50 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[1]);
 8007928:	7bfb      	ldrb	r3, [r7, #15]
 800792a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800792e:	fb02 f303 	mul.w	r3, r2, r3
 8007932:	683a      	ldr	r2, [r7, #0]
 8007934:	4413      	add	r3, r2
 8007936:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 800793a:	4619      	mov	r1, r3
 800793c:	48a3      	ldr	r0, [pc, #652]	@ (8007bcc <printWriteConfig+0x2fc>)
 800793e:	f00a fe43 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[2]);
 8007942:	7bfb      	ldrb	r3, [r7, #15]
 8007944:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007948:	fb02 f303 	mul.w	r3, r2, r3
 800794c:	683a      	ldr	r2, [r7, #0]
 800794e:	4413      	add	r3, r2
 8007950:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8007954:	4619      	mov	r1, r3
 8007956:	489d      	ldr	r0, [pc, #628]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007958:	f00a fe36 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[3]);
 800795c:	7bfb      	ldrb	r3, [r7, #15]
 800795e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007962:	fb02 f303 	mul.w	r3, r2, r3
 8007966:	683a      	ldr	r2, [r7, #0]
 8007968:	4413      	add	r3, r2
 800796a:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 800796e:	4619      	mov	r1, r3
 8007970:	4896      	ldr	r0, [pc, #600]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007972:	f00a fe29 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[4]);
 8007976:	7bfb      	ldrb	r3, [r7, #15]
 8007978:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800797c:	fb02 f303 	mul.w	r3, r2, r3
 8007980:	683a      	ldr	r2, [r7, #0]
 8007982:	4413      	add	r3, r2
 8007984:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8007988:	4619      	mov	r1, r3
 800798a:	4890      	ldr	r0, [pc, #576]	@ (8007bcc <printWriteConfig+0x2fc>)
 800798c:	f00a fe1c 	bl	80125c8 <iprintf>
        printf("0x%X\n\n", IC[ic].configa.tx_data[5]);
 8007990:	7bfb      	ldrb	r3, [r7, #15]
 8007992:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007996:	fb02 f303 	mul.w	r3, r2, r3
 800799a:	683a      	ldr	r2, [r7, #0]
 800799c:	4413      	add	r3, r2
 800799e:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 80079a2:	4619      	mov	r1, r3
 80079a4:	488a      	ldr	r0, [pc, #552]	@ (8007bd0 <printWriteConfig+0x300>)
 80079a6:	f00a fe0f 	bl	80125c8 <iprintf>
 80079aa:	e0fe      	b.n	8007baa <printWriteConfig+0x2da>
      }
      else if(grp == B)
 80079ac:	797b      	ldrb	r3, [r7, #5]
 80079ae:	2b02      	cmp	r3, #2
 80079b0:	d151      	bne.n	8007a56 <printWriteConfig+0x186>
      {
        printf("Write Config B:\n");
 80079b2:	4888      	ldr	r0, [pc, #544]	@ (8007bd4 <printWriteConfig+0x304>)
 80079b4:	f00a fe78 	bl	80126a8 <puts>
        printf("0x%X, ", IC[ic].configb.tx_data[0]);
 80079b8:	7bfb      	ldrb	r3, [r7, #15]
 80079ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80079be:	fb02 f303 	mul.w	r3, r2, r3
 80079c2:	683a      	ldr	r2, [r7, #0]
 80079c4:	4413      	add	r3, r2
 80079c6:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 80079ca:	4619      	mov	r1, r3
 80079cc:	487f      	ldr	r0, [pc, #508]	@ (8007bcc <printWriteConfig+0x2fc>)
 80079ce:	f00a fdfb 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[1]);
 80079d2:	7bfb      	ldrb	r3, [r7, #15]
 80079d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80079d8:	fb02 f303 	mul.w	r3, r2, r3
 80079dc:	683a      	ldr	r2, [r7, #0]
 80079de:	4413      	add	r3, r2
 80079e0:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 80079e4:	4619      	mov	r1, r3
 80079e6:	4879      	ldr	r0, [pc, #484]	@ (8007bcc <printWriteConfig+0x2fc>)
 80079e8:	f00a fdee 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[2]);
 80079ec:	7bfb      	ldrb	r3, [r7, #15]
 80079ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80079f2:	fb02 f303 	mul.w	r3, r2, r3
 80079f6:	683a      	ldr	r2, [r7, #0]
 80079f8:	4413      	add	r3, r2
 80079fa:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 80079fe:	4619      	mov	r1, r3
 8007a00:	4872      	ldr	r0, [pc, #456]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007a02:	f00a fde1 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[3]);
 8007a06:	7bfb      	ldrb	r3, [r7, #15]
 8007a08:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007a0c:	fb02 f303 	mul.w	r3, r2, r3
 8007a10:	683a      	ldr	r2, [r7, #0]
 8007a12:	4413      	add	r3, r2
 8007a14:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8007a18:	4619      	mov	r1, r3
 8007a1a:	486c      	ldr	r0, [pc, #432]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007a1c:	f00a fdd4 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[4]);
 8007a20:	7bfb      	ldrb	r3, [r7, #15]
 8007a22:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007a26:	fb02 f303 	mul.w	r3, r2, r3
 8007a2a:	683a      	ldr	r2, [r7, #0]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8007a32:	4619      	mov	r1, r3
 8007a34:	4865      	ldr	r0, [pc, #404]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007a36:	f00a fdc7 	bl	80125c8 <iprintf>
        printf("0x%X\n\n", IC[ic].configb.tx_data[5]);
 8007a3a:	7bfb      	ldrb	r3, [r7, #15]
 8007a3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007a40:	fb02 f303 	mul.w	r3, r2, r3
 8007a44:	683a      	ldr	r2, [r7, #0]
 8007a46:	4413      	add	r3, r2
 8007a48:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	4860      	ldr	r0, [pc, #384]	@ (8007bd0 <printWriteConfig+0x300>)
 8007a50:	f00a fdba 	bl	80125c8 <iprintf>
 8007a54:	e0a9      	b.n	8007baa <printWriteConfig+0x2da>
      }
      else if(grp == ALL_GRP)
 8007a56:	797b      	ldrb	r3, [r7, #5]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	f040 80a3 	bne.w	8007ba4 <printWriteConfig+0x2d4>
      {
        printf("Write Config A:\n");
 8007a5e:	485a      	ldr	r0, [pc, #360]	@ (8007bc8 <printWriteConfig+0x2f8>)
 8007a60:	f00a fe22 	bl	80126a8 <puts>
        printf("0x%X, ", IC[ic].configa.tx_data[0]);
 8007a64:	7bfb      	ldrb	r3, [r7, #15]
 8007a66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007a6a:	fb02 f303 	mul.w	r3, r2, r3
 8007a6e:	683a      	ldr	r2, [r7, #0]
 8007a70:	4413      	add	r3, r2
 8007a72:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8007a76:	4619      	mov	r1, r3
 8007a78:	4854      	ldr	r0, [pc, #336]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007a7a:	f00a fda5 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[1]);
 8007a7e:	7bfb      	ldrb	r3, [r7, #15]
 8007a80:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007a84:	fb02 f303 	mul.w	r3, r2, r3
 8007a88:	683a      	ldr	r2, [r7, #0]
 8007a8a:	4413      	add	r3, r2
 8007a8c:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8007a90:	4619      	mov	r1, r3
 8007a92:	484e      	ldr	r0, [pc, #312]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007a94:	f00a fd98 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[2]);
 8007a98:	7bfb      	ldrb	r3, [r7, #15]
 8007a9a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007a9e:	fb02 f303 	mul.w	r3, r2, r3
 8007aa2:	683a      	ldr	r2, [r7, #0]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8007aaa:	4619      	mov	r1, r3
 8007aac:	4847      	ldr	r0, [pc, #284]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007aae:	f00a fd8b 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[3]);
 8007ab2:	7bfb      	ldrb	r3, [r7, #15]
 8007ab4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007ab8:	fb02 f303 	mul.w	r3, r2, r3
 8007abc:	683a      	ldr	r2, [r7, #0]
 8007abe:	4413      	add	r3, r2
 8007ac0:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8007ac4:	4619      	mov	r1, r3
 8007ac6:	4841      	ldr	r0, [pc, #260]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007ac8:	f00a fd7e 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configa.tx_data[4]);
 8007acc:	7bfb      	ldrb	r3, [r7, #15]
 8007ace:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007ad2:	fb02 f303 	mul.w	r3, r2, r3
 8007ad6:	683a      	ldr	r2, [r7, #0]
 8007ad8:	4413      	add	r3, r2
 8007ada:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8007ade:	4619      	mov	r1, r3
 8007ae0:	483a      	ldr	r0, [pc, #232]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007ae2:	f00a fd71 	bl	80125c8 <iprintf>
        printf("0x%X\n\n", IC[ic].configa.tx_data[5]);
 8007ae6:	7bfb      	ldrb	r3, [r7, #15]
 8007ae8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007aec:	fb02 f303 	mul.w	r3, r2, r3
 8007af0:	683a      	ldr	r2, [r7, #0]
 8007af2:	4413      	add	r3, r2
 8007af4:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8007af8:	4619      	mov	r1, r3
 8007afa:	4835      	ldr	r0, [pc, #212]	@ (8007bd0 <printWriteConfig+0x300>)
 8007afc:	f00a fd64 	bl	80125c8 <iprintf>

        printf("Write Config B:\n");
 8007b00:	4834      	ldr	r0, [pc, #208]	@ (8007bd4 <printWriteConfig+0x304>)
 8007b02:	f00a fdd1 	bl	80126a8 <puts>
        printf("0x%X, ", IC[ic].configb.tx_data[0]);
 8007b06:	7bfb      	ldrb	r3, [r7, #15]
 8007b08:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007b0c:	fb02 f303 	mul.w	r3, r2, r3
 8007b10:	683a      	ldr	r2, [r7, #0]
 8007b12:	4413      	add	r3, r2
 8007b14:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 8007b18:	4619      	mov	r1, r3
 8007b1a:	482c      	ldr	r0, [pc, #176]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007b1c:	f00a fd54 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[1]);
 8007b20:	7bfb      	ldrb	r3, [r7, #15]
 8007b22:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007b26:	fb02 f303 	mul.w	r3, r2, r3
 8007b2a:	683a      	ldr	r2, [r7, #0]
 8007b2c:	4413      	add	r3, r2
 8007b2e:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 8007b32:	4619      	mov	r1, r3
 8007b34:	4825      	ldr	r0, [pc, #148]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007b36:	f00a fd47 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[2]);
 8007b3a:	7bfb      	ldrb	r3, [r7, #15]
 8007b3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007b40:	fb02 f303 	mul.w	r3, r2, r3
 8007b44:	683a      	ldr	r2, [r7, #0]
 8007b46:	4413      	add	r3, r2
 8007b48:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 8007b4c:	4619      	mov	r1, r3
 8007b4e:	481f      	ldr	r0, [pc, #124]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007b50:	f00a fd3a 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[3]);
 8007b54:	7bfb      	ldrb	r3, [r7, #15]
 8007b56:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007b5a:	fb02 f303 	mul.w	r3, r2, r3
 8007b5e:	683a      	ldr	r2, [r7, #0]
 8007b60:	4413      	add	r3, r2
 8007b62:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8007b66:	4619      	mov	r1, r3
 8007b68:	4818      	ldr	r0, [pc, #96]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007b6a:	f00a fd2d 	bl	80125c8 <iprintf>
        printf("0x%X, ", IC[ic].configb.tx_data[4]);
 8007b6e:	7bfb      	ldrb	r3, [r7, #15]
 8007b70:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007b74:	fb02 f303 	mul.w	r3, r2, r3
 8007b78:	683a      	ldr	r2, [r7, #0]
 8007b7a:	4413      	add	r3, r2
 8007b7c:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8007b80:	4619      	mov	r1, r3
 8007b82:	4812      	ldr	r0, [pc, #72]	@ (8007bcc <printWriteConfig+0x2fc>)
 8007b84:	f00a fd20 	bl	80125c8 <iprintf>
        printf("0x%X\n\n", IC[ic].configb.tx_data[5]);
 8007b88:	7bfb      	ldrb	r3, [r7, #15]
 8007b8a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007b8e:	fb02 f303 	mul.w	r3, r2, r3
 8007b92:	683a      	ldr	r2, [r7, #0]
 8007b94:	4413      	add	r3, r2
 8007b96:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	480c      	ldr	r0, [pc, #48]	@ (8007bd0 <printWriteConfig+0x300>)
 8007b9e:	f00a fd13 	bl	80125c8 <iprintf>
 8007ba2:	e002      	b.n	8007baa <printWriteConfig+0x2da>
      }
      else{ printf("Wrong Register Group Select\n"); }
 8007ba4:	480c      	ldr	r0, [pc, #48]	@ (8007bd8 <printWriteConfig+0x308>)
 8007ba6:	f00a fd7f 	bl	80126a8 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8007baa:	7bfb      	ldrb	r3, [r7, #15]
 8007bac:	3301      	adds	r3, #1
 8007bae:	73fb      	strb	r3, [r7, #15]
 8007bb0:	7bfa      	ldrb	r2, [r7, #15]
 8007bb2:	79fb      	ldrb	r3, [r7, #7]
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	f4ff ae9a 	bcc.w	80078ee <printWriteConfig+0x1e>
    }
  }
}
 8007bba:	bf00      	nop
 8007bbc:	bf00      	nop
 8007bbe:	3710      	adds	r7, #16
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}
 8007bc4:	0801410c 	.word	0x0801410c
 8007bc8:	08014114 	.word	0x08014114
 8007bcc:	08014124 	.word	0x08014124
 8007bd0:	0801412c 	.word	0x0801412c
 8007bd4:	08014134 	.word	0x08014134
 8007bd8:	08014144 	.word	0x08014144

08007bdc <printReadConfig>:
 * @return None
 *
 *******************************************************************************
*/
void printReadConfig(uint8_t tIC, cell_asic *IC, TYPE type, GRP grp)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b084      	sub	sp, #16
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6039      	str	r1, [r7, #0]
 8007be4:	4611      	mov	r1, r2
 8007be6:	461a      	mov	r2, r3
 8007be8:	4603      	mov	r3, r0
 8007bea:	71fb      	strb	r3, [r7, #7]
 8007bec:	460b      	mov	r3, r1
 8007bee:	71bb      	strb	r3, [r7, #6]
 8007bf0:	4613      	mov	r3, r2
 8007bf2:	717b      	strb	r3, [r7, #5]
  for(uint8_t ic = 0; ic < tIC; ic++)
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	73fb      	strb	r3, [r7, #15]
 8007bf8:	e3ae      	b.n	8008358 <printReadConfig+0x77c>
  {
    printf("IC%d:\n",(ic+1));
 8007bfa:	7bfb      	ldrb	r3, [r7, #15]
 8007bfc:	3301      	adds	r3, #1
 8007bfe:	4619      	mov	r1, r3
 8007c00:	489b      	ldr	r0, [pc, #620]	@ (8007e70 <printReadConfig+0x294>)
 8007c02:	f00a fce1 	bl	80125c8 <iprintf>
    if(type == Config)
 8007c06:	79bb      	ldrb	r3, [r7, #6]
 8007c08:	2b08      	cmp	r3, #8
 8007c0a:	f040 83a2 	bne.w	8008352 <printReadConfig+0x776>
    {
      if(grp == A)
 8007c0e:	797b      	ldrb	r3, [r7, #5]
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	f040 8159 	bne.w	8007ec8 <printReadConfig+0x2ec>
      {
        printf("Read Config A:\n");
 8007c16:	4897      	ldr	r0, [pc, #604]	@ (8007e74 <printReadConfig+0x298>)
 8007c18:	f00a fd46 	bl	80126a8 <puts>
        printf("REFON:0x%X, ", IC[ic].rx_cfga.refon);
 8007c1c:	7bfb      	ldrb	r3, [r7, #15]
 8007c1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c22:	fb02 f303 	mul.w	r3, r2, r3
 8007c26:	683a      	ldr	r2, [r7, #0]
 8007c28:	4413      	add	r3, r2
 8007c2a:	799b      	ldrb	r3, [r3, #6]
 8007c2c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	4619      	mov	r1, r3
 8007c34:	4890      	ldr	r0, [pc, #576]	@ (8007e78 <printReadConfig+0x29c>)
 8007c36:	f00a fcc7 	bl	80125c8 <iprintf>
        printf("CTH:0x%X\n", IC[ic].rx_cfga.cth & 0x07);
 8007c3a:	7bfb      	ldrb	r3, [r7, #15]
 8007c3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c40:	fb02 f303 	mul.w	r3, r2, r3
 8007c44:	683a      	ldr	r2, [r7, #0]
 8007c46:	4413      	add	r3, r2
 8007c48:	799b      	ldrb	r3, [r3, #6]
 8007c4a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	f003 0307 	and.w	r3, r3, #7
 8007c54:	4619      	mov	r1, r3
 8007c56:	4889      	ldr	r0, [pc, #548]	@ (8007e7c <printReadConfig+0x2a0>)
 8007c58:	f00a fcb6 	bl	80125c8 <iprintf>
        printf("FLAG_D[0]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x01));
 8007c5c:	7bfb      	ldrb	r3, [r7, #15]
 8007c5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c62:	fb02 f303 	mul.w	r3, r2, r3
 8007c66:	683a      	ldr	r2, [r7, #0]
 8007c68:	4413      	add	r3, r2
 8007c6a:	79db      	ldrb	r3, [r3, #7]
 8007c6c:	f003 0301 	and.w	r3, r3, #1
 8007c70:	4619      	mov	r1, r3
 8007c72:	4883      	ldr	r0, [pc, #524]	@ (8007e80 <printReadConfig+0x2a4>)
 8007c74:	f00a fca8 	bl	80125c8 <iprintf>
        printf("FLAG_D[1]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x02)>>1);
 8007c78:	7bfb      	ldrb	r3, [r7, #15]
 8007c7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c7e:	fb02 f303 	mul.w	r3, r2, r3
 8007c82:	683a      	ldr	r2, [r7, #0]
 8007c84:	4413      	add	r3, r2
 8007c86:	79db      	ldrb	r3, [r3, #7]
 8007c88:	105b      	asrs	r3, r3, #1
 8007c8a:	f003 0301 	and.w	r3, r3, #1
 8007c8e:	4619      	mov	r1, r3
 8007c90:	487c      	ldr	r0, [pc, #496]	@ (8007e84 <printReadConfig+0x2a8>)
 8007c92:	f00a fc99 	bl	80125c8 <iprintf>
        printf("FLAG_D[2]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x04)>>2);
 8007c96:	7bfb      	ldrb	r3, [r7, #15]
 8007c98:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007c9c:	fb02 f303 	mul.w	r3, r2, r3
 8007ca0:	683a      	ldr	r2, [r7, #0]
 8007ca2:	4413      	add	r3, r2
 8007ca4:	79db      	ldrb	r3, [r3, #7]
 8007ca6:	109b      	asrs	r3, r3, #2
 8007ca8:	f003 0301 	and.w	r3, r3, #1
 8007cac:	4619      	mov	r1, r3
 8007cae:	4876      	ldr	r0, [pc, #472]	@ (8007e88 <printReadConfig+0x2ac>)
 8007cb0:	f00a fc8a 	bl	80125c8 <iprintf>
        printf("FLAG_D[3]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x08)>>3);
 8007cb4:	7bfb      	ldrb	r3, [r7, #15]
 8007cb6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007cba:	fb02 f303 	mul.w	r3, r2, r3
 8007cbe:	683a      	ldr	r2, [r7, #0]
 8007cc0:	4413      	add	r3, r2
 8007cc2:	79db      	ldrb	r3, [r3, #7]
 8007cc4:	10db      	asrs	r3, r3, #3
 8007cc6:	f003 0301 	and.w	r3, r3, #1
 8007cca:	4619      	mov	r1, r3
 8007ccc:	486f      	ldr	r0, [pc, #444]	@ (8007e8c <printReadConfig+0x2b0>)
 8007cce:	f00a fc7b 	bl	80125c8 <iprintf>
        printf("FLAG_D[4]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x10)>>4);
 8007cd2:	7bfb      	ldrb	r3, [r7, #15]
 8007cd4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007cd8:	fb02 f303 	mul.w	r3, r2, r3
 8007cdc:	683a      	ldr	r2, [r7, #0]
 8007cde:	4413      	add	r3, r2
 8007ce0:	79db      	ldrb	r3, [r3, #7]
 8007ce2:	111b      	asrs	r3, r3, #4
 8007ce4:	f003 0301 	and.w	r3, r3, #1
 8007ce8:	4619      	mov	r1, r3
 8007cea:	4869      	ldr	r0, [pc, #420]	@ (8007e90 <printReadConfig+0x2b4>)
 8007cec:	f00a fc6c 	bl	80125c8 <iprintf>
        printf("FLAG_D[5]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x20)>>5);
 8007cf0:	7bfb      	ldrb	r3, [r7, #15]
 8007cf2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007cf6:	fb02 f303 	mul.w	r3, r2, r3
 8007cfa:	683a      	ldr	r2, [r7, #0]
 8007cfc:	4413      	add	r3, r2
 8007cfe:	79db      	ldrb	r3, [r3, #7]
 8007d00:	115b      	asrs	r3, r3, #5
 8007d02:	f003 0301 	and.w	r3, r3, #1
 8007d06:	4619      	mov	r1, r3
 8007d08:	4862      	ldr	r0, [pc, #392]	@ (8007e94 <printReadConfig+0x2b8>)
 8007d0a:	f00a fc5d 	bl	80125c8 <iprintf>
        printf("FLAG_D[6]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x40)>>6);
 8007d0e:	7bfb      	ldrb	r3, [r7, #15]
 8007d10:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d14:	fb02 f303 	mul.w	r3, r2, r3
 8007d18:	683a      	ldr	r2, [r7, #0]
 8007d1a:	4413      	add	r3, r2
 8007d1c:	79db      	ldrb	r3, [r3, #7]
 8007d1e:	119b      	asrs	r3, r3, #6
 8007d20:	f003 0301 	and.w	r3, r3, #1
 8007d24:	4619      	mov	r1, r3
 8007d26:	485c      	ldr	r0, [pc, #368]	@ (8007e98 <printReadConfig+0x2bc>)
 8007d28:	f00a fc4e 	bl	80125c8 <iprintf>
        printf("FLAG_D[7]:0x%X\n", (IC[ic].rx_cfga.flag_d & 0x80)>>7);
 8007d2c:	7bfb      	ldrb	r3, [r7, #15]
 8007d2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d32:	fb02 f303 	mul.w	r3, r2, r3
 8007d36:	683a      	ldr	r2, [r7, #0]
 8007d38:	4413      	add	r3, r2
 8007d3a:	79db      	ldrb	r3, [r3, #7]
 8007d3c:	09db      	lsrs	r3, r3, #7
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	4619      	mov	r1, r3
 8007d42:	4856      	ldr	r0, [pc, #344]	@ (8007e9c <printReadConfig+0x2c0>)
 8007d44:	f00a fc40 	bl	80125c8 <iprintf>
        printf("OWA[2:0]:0x%X, ", (IC[ic].rx_cfga.owa));
 8007d48:	7bfb      	ldrb	r3, [r7, #15]
 8007d4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d4e:	fb02 f303 	mul.w	r3, r2, r3
 8007d52:	683a      	ldr	r2, [r7, #0]
 8007d54:	4413      	add	r3, r2
 8007d56:	7a1b      	ldrb	r3, [r3, #8]
 8007d58:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	4619      	mov	r1, r3
 8007d60:	484f      	ldr	r0, [pc, #316]	@ (8007ea0 <printReadConfig+0x2c4>)
 8007d62:	f00a fc31 	bl	80125c8 <iprintf>
        printf("OWRNG:0x%X, ", (IC[ic].rx_cfga.owrng));
 8007d66:	7bfb      	ldrb	r3, [r7, #15]
 8007d68:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d6c:	fb02 f303 	mul.w	r3, r2, r3
 8007d70:	683a      	ldr	r2, [r7, #0]
 8007d72:	4413      	add	r3, r2
 8007d74:	7a1b      	ldrb	r3, [r3, #8]
 8007d76:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	4619      	mov	r1, r3
 8007d7e:	4849      	ldr	r0, [pc, #292]	@ (8007ea4 <printReadConfig+0x2c8>)
 8007d80:	f00a fc22 	bl	80125c8 <iprintf>
        printf("SOAKON:0x%X, ", (IC[ic].rx_cfga.soakon));
 8007d84:	7bfb      	ldrb	r3, [r7, #15]
 8007d86:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007d8a:	fb02 f303 	mul.w	r3, r2, r3
 8007d8e:	683a      	ldr	r2, [r7, #0]
 8007d90:	4413      	add	r3, r2
 8007d92:	7a1b      	ldrb	r3, [r3, #8]
 8007d94:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007d98:	b2db      	uxtb	r3, r3
 8007d9a:	4619      	mov	r1, r3
 8007d9c:	4842      	ldr	r0, [pc, #264]	@ (8007ea8 <printReadConfig+0x2cc>)
 8007d9e:	f00a fc13 	bl	80125c8 <iprintf>
        printf("GPO:0x%X, ", (IC[ic].rx_cfga.gpo));
 8007da2:	7bfb      	ldrb	r3, [r7, #15]
 8007da4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007da8:	fb02 f303 	mul.w	r3, r2, r3
 8007dac:	683a      	ldr	r2, [r7, #0]
 8007dae:	4413      	add	r3, r2
 8007db0:	891b      	ldrh	r3, [r3, #8]
 8007db2:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	4619      	mov	r1, r3
 8007dba:	483c      	ldr	r0, [pc, #240]	@ (8007eac <printReadConfig+0x2d0>)
 8007dbc:	f00a fc04 	bl	80125c8 <iprintf>
        printf("FC:0x%X, ", (IC[ic].rx_cfga.fc));
 8007dc0:	7bfb      	ldrb	r3, [r7, #15]
 8007dc2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007dc6:	fb02 f303 	mul.w	r3, r2, r3
 8007dca:	683a      	ldr	r2, [r7, #0]
 8007dcc:	4413      	add	r3, r2
 8007dce:	7a9b      	ldrb	r3, [r3, #10]
 8007dd0:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8007dd4:	b2db      	uxtb	r3, r3
 8007dd6:	4619      	mov	r1, r3
 8007dd8:	4835      	ldr	r0, [pc, #212]	@ (8007eb0 <printReadConfig+0x2d4>)
 8007dda:	f00a fbf5 	bl	80125c8 <iprintf>
        printf("COMM_BK:0x%X, ", (IC[ic].rx_cfga.comm_bk));
 8007dde:	7bfb      	ldrb	r3, [r7, #15]
 8007de0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007de4:	fb02 f303 	mul.w	r3, r2, r3
 8007de8:	683a      	ldr	r2, [r7, #0]
 8007dea:	4413      	add	r3, r2
 8007dec:	7a9b      	ldrb	r3, [r3, #10]
 8007dee:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	4619      	mov	r1, r3
 8007df6:	482f      	ldr	r0, [pc, #188]	@ (8007eb4 <printReadConfig+0x2d8>)
 8007df8:	f00a fbe6 	bl	80125c8 <iprintf>
        printf("MUTE_ST:0x%X, ", (IC[ic].rx_cfga.mute_st));
 8007dfc:	7bfb      	ldrb	r3, [r7, #15]
 8007dfe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007e02:	fb02 f303 	mul.w	r3, r2, r3
 8007e06:	683a      	ldr	r2, [r7, #0]
 8007e08:	4413      	add	r3, r2
 8007e0a:	7a9b      	ldrb	r3, [r3, #10]
 8007e0c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007e10:	b2db      	uxtb	r3, r3
 8007e12:	4619      	mov	r1, r3
 8007e14:	4828      	ldr	r0, [pc, #160]	@ (8007eb8 <printReadConfig+0x2dc>)
 8007e16:	f00a fbd7 	bl	80125c8 <iprintf>
        printf("SNAP:0x%X\n\n", (IC[ic].rx_cfga.snap));
 8007e1a:	7bfb      	ldrb	r3, [r7, #15]
 8007e1c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007e20:	fb02 f303 	mul.w	r3, r2, r3
 8007e24:	683a      	ldr	r2, [r7, #0]
 8007e26:	4413      	add	r3, r2
 8007e28:	7a5b      	ldrb	r3, [r3, #9]
 8007e2a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	4619      	mov	r1, r3
 8007e32:	4822      	ldr	r0, [pc, #136]	@ (8007ebc <printReadConfig+0x2e0>)
 8007e34:	f00a fbc8 	bl	80125c8 <iprintf>
        printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8007e38:	7bfb      	ldrb	r3, [r7, #15]
 8007e3a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007e3e:	fb02 f303 	mul.w	r3, r2, r3
 8007e42:	683a      	ldr	r2, [r7, #0]
 8007e44:	4413      	add	r3, r2
 8007e46:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	481c      	ldr	r0, [pc, #112]	@ (8007ec0 <printReadConfig+0x2e4>)
 8007e4e:	f00a fbbb 	bl	80125c8 <iprintf>
        printf("PECError:%d\n\n",IC[ic].cccrc.cfgr_pec);
 8007e52:	7bfb      	ldrb	r3, [r7, #15]
 8007e54:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007e58:	fb02 f303 	mul.w	r3, r2, r3
 8007e5c:	683a      	ldr	r2, [r7, #0]
 8007e5e:	4413      	add	r3, r2
 8007e60:	f893 3190 	ldrb.w	r3, [r3, #400]	@ 0x190
 8007e64:	4619      	mov	r1, r3
 8007e66:	4817      	ldr	r0, [pc, #92]	@ (8007ec4 <printReadConfig+0x2e8>)
 8007e68:	f00a fbae 	bl	80125c8 <iprintf>
 8007e6c:	e271      	b.n	8008352 <printReadConfig+0x776>
 8007e6e:	bf00      	nop
 8007e70:	0801410c 	.word	0x0801410c
 8007e74:	08014160 	.word	0x08014160
 8007e78:	08014170 	.word	0x08014170
 8007e7c:	08014180 	.word	0x08014180
 8007e80:	0801418c 	.word	0x0801418c
 8007e84:	080141a0 	.word	0x080141a0
 8007e88:	080141b4 	.word	0x080141b4
 8007e8c:	080141c8 	.word	0x080141c8
 8007e90:	080141dc 	.word	0x080141dc
 8007e94:	080141f0 	.word	0x080141f0
 8007e98:	08014204 	.word	0x08014204
 8007e9c:	08014218 	.word	0x08014218
 8007ea0:	08014228 	.word	0x08014228
 8007ea4:	08014238 	.word	0x08014238
 8007ea8:	08014248 	.word	0x08014248
 8007eac:	08014258 	.word	0x08014258
 8007eb0:	08014264 	.word	0x08014264
 8007eb4:	08014270 	.word	0x08014270
 8007eb8:	08014280 	.word	0x08014280
 8007ebc:	08014290 	.word	0x08014290
 8007ec0:	0801429c 	.word	0x0801429c
 8007ec4:	080142a8 	.word	0x080142a8
      }
      else if(grp == B)
 8007ec8:	797b      	ldrb	r3, [r7, #5]
 8007eca:	2b02      	cmp	r3, #2
 8007ecc:	f040 8082 	bne.w	8007fd4 <printReadConfig+0x3f8>
      {
        printf("Read Config B:\n");
 8007ed0:	4837      	ldr	r0, [pc, #220]	@ (8007fb0 <printReadConfig+0x3d4>)
 8007ed2:	f00a fbe9 	bl	80126a8 <puts>
        printf("VUV:0x%X, ", IC[ic].rx_cfgb.vuv);
 8007ed6:	7bfb      	ldrb	r3, [r7, #15]
 8007ed8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007edc:	fb02 f303 	mul.w	r3, r2, r3
 8007ee0:	683a      	ldr	r2, [r7, #0]
 8007ee2:	4413      	add	r3, r2
 8007ee4:	8a9b      	ldrh	r3, [r3, #20]
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	4832      	ldr	r0, [pc, #200]	@ (8007fb4 <printReadConfig+0x3d8>)
 8007eea:	f00a fb6d 	bl	80125c8 <iprintf>
        printf("VOV:0x%X, ", IC[ic].rx_cfgb.vov);
 8007eee:	7bfb      	ldrb	r3, [r7, #15]
 8007ef0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007ef4:	fb02 f303 	mul.w	r3, r2, r3
 8007ef8:	683a      	ldr	r2, [r7, #0]
 8007efa:	4413      	add	r3, r2
 8007efc:	8adb      	ldrh	r3, [r3, #22]
 8007efe:	4619      	mov	r1, r3
 8007f00:	482d      	ldr	r0, [pc, #180]	@ (8007fb8 <printReadConfig+0x3dc>)
 8007f02:	f00a fb61 	bl	80125c8 <iprintf>
        printf("DCTO:0x%X, ", IC[ic].rx_cfgb.dcto);
 8007f06:	7bfb      	ldrb	r3, [r7, #15]
 8007f08:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f0c:	fb02 f303 	mul.w	r3, r2, r3
 8007f10:	683a      	ldr	r2, [r7, #0]
 8007f12:	4413      	add	r3, r2
 8007f14:	7e1b      	ldrb	r3, [r3, #24]
 8007f16:	f3c3 0385 	ubfx	r3, r3, #2, #6
 8007f1a:	b2db      	uxtb	r3, r3
 8007f1c:	4619      	mov	r1, r3
 8007f1e:	4827      	ldr	r0, [pc, #156]	@ (8007fbc <printReadConfig+0x3e0>)
 8007f20:	f00a fb52 	bl	80125c8 <iprintf>
        printf("DTRNG:0x%X, ", IC[ic].rx_cfgb.dtrng);
 8007f24:	7bfb      	ldrb	r3, [r7, #15]
 8007f26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f2a:	fb02 f303 	mul.w	r3, r2, r3
 8007f2e:	683a      	ldr	r2, [r7, #0]
 8007f30:	4413      	add	r3, r2
 8007f32:	7e1b      	ldrb	r3, [r3, #24]
 8007f34:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007f38:	b2db      	uxtb	r3, r3
 8007f3a:	4619      	mov	r1, r3
 8007f3c:	4820      	ldr	r0, [pc, #128]	@ (8007fc0 <printReadConfig+0x3e4>)
 8007f3e:	f00a fb43 	bl	80125c8 <iprintf>
        printf("DTMEN:0x%X, ", IC[ic].rx_cfgb.dtmen);
 8007f42:	7bfb      	ldrb	r3, [r7, #15]
 8007f44:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f48:	fb02 f303 	mul.w	r3, r2, r3
 8007f4c:	683a      	ldr	r2, [r7, #0]
 8007f4e:	4413      	add	r3, r2
 8007f50:	7e1b      	ldrb	r3, [r3, #24]
 8007f52:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	4619      	mov	r1, r3
 8007f5a:	481a      	ldr	r0, [pc, #104]	@ (8007fc4 <printReadConfig+0x3e8>)
 8007f5c:	f00a fb34 	bl	80125c8 <iprintf>
        printf("DCC:0x%X\n\n", IC[ic].rx_cfgb.dcc);
 8007f60:	7bfb      	ldrb	r3, [r7, #15]
 8007f62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f66:	fb02 f303 	mul.w	r3, r2, r3
 8007f6a:	683a      	ldr	r2, [r7, #0]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	8b5b      	ldrh	r3, [r3, #26]
 8007f70:	4619      	mov	r1, r3
 8007f72:	4815      	ldr	r0, [pc, #84]	@ (8007fc8 <printReadConfig+0x3ec>)
 8007f74:	f00a fb28 	bl	80125c8 <iprintf>
        printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8007f78:	7bfb      	ldrb	r3, [r7, #15]
 8007f7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f7e:	fb02 f303 	mul.w	r3, r2, r3
 8007f82:	683a      	ldr	r2, [r7, #0]
 8007f84:	4413      	add	r3, r2
 8007f86:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	480f      	ldr	r0, [pc, #60]	@ (8007fcc <printReadConfig+0x3f0>)
 8007f8e:	f00a fb1b 	bl	80125c8 <iprintf>
        printf("PECError:%d\n\n",IC[ic].cccrc.cfgr_pec);
 8007f92:	7bfb      	ldrb	r3, [r7, #15]
 8007f94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007f98:	fb02 f303 	mul.w	r3, r2, r3
 8007f9c:	683a      	ldr	r2, [r7, #0]
 8007f9e:	4413      	add	r3, r2
 8007fa0:	f893 3190 	ldrb.w	r3, [r3, #400]	@ 0x190
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	480a      	ldr	r0, [pc, #40]	@ (8007fd0 <printReadConfig+0x3f4>)
 8007fa8:	f00a fb0e 	bl	80125c8 <iprintf>
 8007fac:	e1d1      	b.n	8008352 <printReadConfig+0x776>
 8007fae:	bf00      	nop
 8007fb0:	080142b8 	.word	0x080142b8
 8007fb4:	080142c8 	.word	0x080142c8
 8007fb8:	080142d4 	.word	0x080142d4
 8007fbc:	080142e0 	.word	0x080142e0
 8007fc0:	080142ec 	.word	0x080142ec
 8007fc4:	080142fc 	.word	0x080142fc
 8007fc8:	0801430c 	.word	0x0801430c
 8007fcc:	0801429c 	.word	0x0801429c
 8007fd0:	080142a8 	.word	0x080142a8
      }
      else if(grp == ALL_GRP)
 8007fd4:	797b      	ldrb	r3, [r7, #5]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	f040 81b8 	bne.w	800834c <printReadConfig+0x770>
      {
        printf("Read Config A:\n");
 8007fdc:	48bf      	ldr	r0, [pc, #764]	@ (80082dc <printReadConfig+0x700>)
 8007fde:	f00a fb63 	bl	80126a8 <puts>
        printf("REFON:0x%X, ", IC[ic].rx_cfga.refon);
 8007fe2:	7bfb      	ldrb	r3, [r7, #15]
 8007fe4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8007fe8:	fb02 f303 	mul.w	r3, r2, r3
 8007fec:	683a      	ldr	r2, [r7, #0]
 8007fee:	4413      	add	r3, r2
 8007ff0:	799b      	ldrb	r3, [r3, #6]
 8007ff2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	48b9      	ldr	r0, [pc, #740]	@ (80082e0 <printReadConfig+0x704>)
 8007ffc:	f00a fae4 	bl	80125c8 <iprintf>
        printf("CTH:0x%X\n", IC[ic].rx_cfga.cth & 0x07);
 8008000:	7bfb      	ldrb	r3, [r7, #15]
 8008002:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008006:	fb02 f303 	mul.w	r3, r2, r3
 800800a:	683a      	ldr	r2, [r7, #0]
 800800c:	4413      	add	r3, r2
 800800e:	799b      	ldrb	r3, [r3, #6]
 8008010:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8008014:	b2db      	uxtb	r3, r3
 8008016:	f003 0307 	and.w	r3, r3, #7
 800801a:	4619      	mov	r1, r3
 800801c:	48b1      	ldr	r0, [pc, #708]	@ (80082e4 <printReadConfig+0x708>)
 800801e:	f00a fad3 	bl	80125c8 <iprintf>
        printf("FLAG_D[0]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x01));
 8008022:	7bfb      	ldrb	r3, [r7, #15]
 8008024:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008028:	fb02 f303 	mul.w	r3, r2, r3
 800802c:	683a      	ldr	r2, [r7, #0]
 800802e:	4413      	add	r3, r2
 8008030:	79db      	ldrb	r3, [r3, #7]
 8008032:	f003 0301 	and.w	r3, r3, #1
 8008036:	4619      	mov	r1, r3
 8008038:	48ab      	ldr	r0, [pc, #684]	@ (80082e8 <printReadConfig+0x70c>)
 800803a:	f00a fac5 	bl	80125c8 <iprintf>
        printf("FLAG_D[1]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x02)>>1);
 800803e:	7bfb      	ldrb	r3, [r7, #15]
 8008040:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008044:	fb02 f303 	mul.w	r3, r2, r3
 8008048:	683a      	ldr	r2, [r7, #0]
 800804a:	4413      	add	r3, r2
 800804c:	79db      	ldrb	r3, [r3, #7]
 800804e:	105b      	asrs	r3, r3, #1
 8008050:	f003 0301 	and.w	r3, r3, #1
 8008054:	4619      	mov	r1, r3
 8008056:	48a5      	ldr	r0, [pc, #660]	@ (80082ec <printReadConfig+0x710>)
 8008058:	f00a fab6 	bl	80125c8 <iprintf>
        printf("FLAG_D[2]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x04)>>2);
 800805c:	7bfb      	ldrb	r3, [r7, #15]
 800805e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008062:	fb02 f303 	mul.w	r3, r2, r3
 8008066:	683a      	ldr	r2, [r7, #0]
 8008068:	4413      	add	r3, r2
 800806a:	79db      	ldrb	r3, [r3, #7]
 800806c:	109b      	asrs	r3, r3, #2
 800806e:	f003 0301 	and.w	r3, r3, #1
 8008072:	4619      	mov	r1, r3
 8008074:	489e      	ldr	r0, [pc, #632]	@ (80082f0 <printReadConfig+0x714>)
 8008076:	f00a faa7 	bl	80125c8 <iprintf>
        printf("FLAG_D[3]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x08)>>3);
 800807a:	7bfb      	ldrb	r3, [r7, #15]
 800807c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008080:	fb02 f303 	mul.w	r3, r2, r3
 8008084:	683a      	ldr	r2, [r7, #0]
 8008086:	4413      	add	r3, r2
 8008088:	79db      	ldrb	r3, [r3, #7]
 800808a:	10db      	asrs	r3, r3, #3
 800808c:	f003 0301 	and.w	r3, r3, #1
 8008090:	4619      	mov	r1, r3
 8008092:	4898      	ldr	r0, [pc, #608]	@ (80082f4 <printReadConfig+0x718>)
 8008094:	f00a fa98 	bl	80125c8 <iprintf>
        printf("FLAG_D[4]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x10)>>4);
 8008098:	7bfb      	ldrb	r3, [r7, #15]
 800809a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800809e:	fb02 f303 	mul.w	r3, r2, r3
 80080a2:	683a      	ldr	r2, [r7, #0]
 80080a4:	4413      	add	r3, r2
 80080a6:	79db      	ldrb	r3, [r3, #7]
 80080a8:	111b      	asrs	r3, r3, #4
 80080aa:	f003 0301 	and.w	r3, r3, #1
 80080ae:	4619      	mov	r1, r3
 80080b0:	4891      	ldr	r0, [pc, #580]	@ (80082f8 <printReadConfig+0x71c>)
 80080b2:	f00a fa89 	bl	80125c8 <iprintf>
        printf("FLAG_D[5]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x20)>>5);
 80080b6:	7bfb      	ldrb	r3, [r7, #15]
 80080b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80080bc:	fb02 f303 	mul.w	r3, r2, r3
 80080c0:	683a      	ldr	r2, [r7, #0]
 80080c2:	4413      	add	r3, r2
 80080c4:	79db      	ldrb	r3, [r3, #7]
 80080c6:	115b      	asrs	r3, r3, #5
 80080c8:	f003 0301 	and.w	r3, r3, #1
 80080cc:	4619      	mov	r1, r3
 80080ce:	488b      	ldr	r0, [pc, #556]	@ (80082fc <printReadConfig+0x720>)
 80080d0:	f00a fa7a 	bl	80125c8 <iprintf>
        printf("FLAG_D[6]:0x%X, ", (IC[ic].rx_cfga.flag_d & 0x40)>>6);
 80080d4:	7bfb      	ldrb	r3, [r7, #15]
 80080d6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80080da:	fb02 f303 	mul.w	r3, r2, r3
 80080de:	683a      	ldr	r2, [r7, #0]
 80080e0:	4413      	add	r3, r2
 80080e2:	79db      	ldrb	r3, [r3, #7]
 80080e4:	119b      	asrs	r3, r3, #6
 80080e6:	f003 0301 	and.w	r3, r3, #1
 80080ea:	4619      	mov	r1, r3
 80080ec:	4884      	ldr	r0, [pc, #528]	@ (8008300 <printReadConfig+0x724>)
 80080ee:	f00a fa6b 	bl	80125c8 <iprintf>
        printf("FLAG_D[7]:0x%X\n", (IC[ic].rx_cfga.flag_d & 0x80)>>7);
 80080f2:	7bfb      	ldrb	r3, [r7, #15]
 80080f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80080f8:	fb02 f303 	mul.w	r3, r2, r3
 80080fc:	683a      	ldr	r2, [r7, #0]
 80080fe:	4413      	add	r3, r2
 8008100:	79db      	ldrb	r3, [r3, #7]
 8008102:	09db      	lsrs	r3, r3, #7
 8008104:	b2db      	uxtb	r3, r3
 8008106:	4619      	mov	r1, r3
 8008108:	487e      	ldr	r0, [pc, #504]	@ (8008304 <printReadConfig+0x728>)
 800810a:	f00a fa5d 	bl	80125c8 <iprintf>
        printf("OWA[2:0]:0x%X, ", (IC[ic].rx_cfga.owa));
 800810e:	7bfb      	ldrb	r3, [r7, #15]
 8008110:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008114:	fb02 f303 	mul.w	r3, r2, r3
 8008118:	683a      	ldr	r2, [r7, #0]
 800811a:	4413      	add	r3, r2
 800811c:	7a1b      	ldrb	r3, [r3, #8]
 800811e:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8008122:	b2db      	uxtb	r3, r3
 8008124:	4619      	mov	r1, r3
 8008126:	4878      	ldr	r0, [pc, #480]	@ (8008308 <printReadConfig+0x72c>)
 8008128:	f00a fa4e 	bl	80125c8 <iprintf>
        printf("OWRNG:0x%X, ", (IC[ic].rx_cfga.owrng));
 800812c:	7bfb      	ldrb	r3, [r7, #15]
 800812e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008132:	fb02 f303 	mul.w	r3, r2, r3
 8008136:	683a      	ldr	r2, [r7, #0]
 8008138:	4413      	add	r3, r2
 800813a:	7a1b      	ldrb	r3, [r3, #8]
 800813c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008140:	b2db      	uxtb	r3, r3
 8008142:	4619      	mov	r1, r3
 8008144:	4871      	ldr	r0, [pc, #452]	@ (800830c <printReadConfig+0x730>)
 8008146:	f00a fa3f 	bl	80125c8 <iprintf>
        printf("SOAKON:0x%X, ", (IC[ic].rx_cfga.soakon));
 800814a:	7bfb      	ldrb	r3, [r7, #15]
 800814c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008150:	fb02 f303 	mul.w	r3, r2, r3
 8008154:	683a      	ldr	r2, [r7, #0]
 8008156:	4413      	add	r3, r2
 8008158:	7a1b      	ldrb	r3, [r3, #8]
 800815a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800815e:	b2db      	uxtb	r3, r3
 8008160:	4619      	mov	r1, r3
 8008162:	486b      	ldr	r0, [pc, #428]	@ (8008310 <printReadConfig+0x734>)
 8008164:	f00a fa30 	bl	80125c8 <iprintf>
        printf("GPO:0x%X, ", (IC[ic].rx_cfga.gpo));
 8008168:	7bfb      	ldrb	r3, [r7, #15]
 800816a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800816e:	fb02 f303 	mul.w	r3, r2, r3
 8008172:	683a      	ldr	r2, [r7, #0]
 8008174:	4413      	add	r3, r2
 8008176:	891b      	ldrh	r3, [r3, #8]
 8008178:	f3c3 1349 	ubfx	r3, r3, #5, #10
 800817c:	b29b      	uxth	r3, r3
 800817e:	4619      	mov	r1, r3
 8008180:	4864      	ldr	r0, [pc, #400]	@ (8008314 <printReadConfig+0x738>)
 8008182:	f00a fa21 	bl	80125c8 <iprintf>
        printf("FC:0x%X, ", (IC[ic].rx_cfga.fc));
 8008186:	7bfb      	ldrb	r3, [r7, #15]
 8008188:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800818c:	fb02 f303 	mul.w	r3, r2, r3
 8008190:	683a      	ldr	r2, [r7, #0]
 8008192:	4413      	add	r3, r2
 8008194:	7a9b      	ldrb	r3, [r3, #10]
 8008196:	f3c3 0382 	ubfx	r3, r3, #2, #3
 800819a:	b2db      	uxtb	r3, r3
 800819c:	4619      	mov	r1, r3
 800819e:	485e      	ldr	r0, [pc, #376]	@ (8008318 <printReadConfig+0x73c>)
 80081a0:	f00a fa12 	bl	80125c8 <iprintf>
        printf("COMM_BK:0x%X, ", (IC[ic].rx_cfga.comm_bk));
 80081a4:	7bfb      	ldrb	r3, [r7, #15]
 80081a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80081aa:	fb02 f303 	mul.w	r3, r2, r3
 80081ae:	683a      	ldr	r2, [r7, #0]
 80081b0:	4413      	add	r3, r2
 80081b2:	7a9b      	ldrb	r3, [r3, #10]
 80081b4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80081b8:	b2db      	uxtb	r3, r3
 80081ba:	4619      	mov	r1, r3
 80081bc:	4857      	ldr	r0, [pc, #348]	@ (800831c <printReadConfig+0x740>)
 80081be:	f00a fa03 	bl	80125c8 <iprintf>
        printf("MUTE_ST:0x%X, ", (IC[ic].rx_cfga.mute_st));
 80081c2:	7bfb      	ldrb	r3, [r7, #15]
 80081c4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80081c8:	fb02 f303 	mul.w	r3, r2, r3
 80081cc:	683a      	ldr	r2, [r7, #0]
 80081ce:	4413      	add	r3, r2
 80081d0:	7a9b      	ldrb	r3, [r3, #10]
 80081d2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80081d6:	b2db      	uxtb	r3, r3
 80081d8:	4619      	mov	r1, r3
 80081da:	4851      	ldr	r0, [pc, #324]	@ (8008320 <printReadConfig+0x744>)
 80081dc:	f00a f9f4 	bl	80125c8 <iprintf>
        printf("SNAP:0x%X\n\n", (IC[ic].rx_cfga.snap));
 80081e0:	7bfb      	ldrb	r3, [r7, #15]
 80081e2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80081e6:	fb02 f303 	mul.w	r3, r2, r3
 80081ea:	683a      	ldr	r2, [r7, #0]
 80081ec:	4413      	add	r3, r2
 80081ee:	7a5b      	ldrb	r3, [r3, #9]
 80081f0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80081f4:	b2db      	uxtb	r3, r3
 80081f6:	4619      	mov	r1, r3
 80081f8:	484a      	ldr	r0, [pc, #296]	@ (8008324 <printReadConfig+0x748>)
 80081fa:	f00a f9e5 	bl	80125c8 <iprintf>

        printf("Read Config B:\n");
 80081fe:	484a      	ldr	r0, [pc, #296]	@ (8008328 <printReadConfig+0x74c>)
 8008200:	f00a fa52 	bl	80126a8 <puts>
        printf("VUV:0x%X, ", IC[ic].rx_cfgb.vuv);
 8008204:	7bfb      	ldrb	r3, [r7, #15]
 8008206:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800820a:	fb02 f303 	mul.w	r3, r2, r3
 800820e:	683a      	ldr	r2, [r7, #0]
 8008210:	4413      	add	r3, r2
 8008212:	8a9b      	ldrh	r3, [r3, #20]
 8008214:	4619      	mov	r1, r3
 8008216:	4845      	ldr	r0, [pc, #276]	@ (800832c <printReadConfig+0x750>)
 8008218:	f00a f9d6 	bl	80125c8 <iprintf>
        printf("VOV:0x%X, ", IC[ic].rx_cfgb.vov);
 800821c:	7bfb      	ldrb	r3, [r7, #15]
 800821e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008222:	fb02 f303 	mul.w	r3, r2, r3
 8008226:	683a      	ldr	r2, [r7, #0]
 8008228:	4413      	add	r3, r2
 800822a:	8adb      	ldrh	r3, [r3, #22]
 800822c:	4619      	mov	r1, r3
 800822e:	4840      	ldr	r0, [pc, #256]	@ (8008330 <printReadConfig+0x754>)
 8008230:	f00a f9ca 	bl	80125c8 <iprintf>
        printf("DCTO:0x%X, ", IC[ic].rx_cfgb.dcto);
 8008234:	7bfb      	ldrb	r3, [r7, #15]
 8008236:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800823a:	fb02 f303 	mul.w	r3, r2, r3
 800823e:	683a      	ldr	r2, [r7, #0]
 8008240:	4413      	add	r3, r2
 8008242:	7e1b      	ldrb	r3, [r3, #24]
 8008244:	f3c3 0385 	ubfx	r3, r3, #2, #6
 8008248:	b2db      	uxtb	r3, r3
 800824a:	4619      	mov	r1, r3
 800824c:	4839      	ldr	r0, [pc, #228]	@ (8008334 <printReadConfig+0x758>)
 800824e:	f00a f9bb 	bl	80125c8 <iprintf>
        printf("DTRNG:0x%X, ", IC[ic].rx_cfgb.dtrng);
 8008252:	7bfb      	ldrb	r3, [r7, #15]
 8008254:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008258:	fb02 f303 	mul.w	r3, r2, r3
 800825c:	683a      	ldr	r2, [r7, #0]
 800825e:	4413      	add	r3, r2
 8008260:	7e1b      	ldrb	r3, [r3, #24]
 8008262:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008266:	b2db      	uxtb	r3, r3
 8008268:	4619      	mov	r1, r3
 800826a:	4833      	ldr	r0, [pc, #204]	@ (8008338 <printReadConfig+0x75c>)
 800826c:	f00a f9ac 	bl	80125c8 <iprintf>
        printf("DTMEN:0x%X, ", IC[ic].rx_cfgb.dtmen);
 8008270:	7bfb      	ldrb	r3, [r7, #15]
 8008272:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008276:	fb02 f303 	mul.w	r3, r2, r3
 800827a:	683a      	ldr	r2, [r7, #0]
 800827c:	4413      	add	r3, r2
 800827e:	7e1b      	ldrb	r3, [r3, #24]
 8008280:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008284:	b2db      	uxtb	r3, r3
 8008286:	4619      	mov	r1, r3
 8008288:	482c      	ldr	r0, [pc, #176]	@ (800833c <printReadConfig+0x760>)
 800828a:	f00a f99d 	bl	80125c8 <iprintf>
        printf("DCC:0x%X\n\n", IC[ic].rx_cfgb.dcc);
 800828e:	7bfb      	ldrb	r3, [r7, #15]
 8008290:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008294:	fb02 f303 	mul.w	r3, r2, r3
 8008298:	683a      	ldr	r2, [r7, #0]
 800829a:	4413      	add	r3, r2
 800829c:	8b5b      	ldrh	r3, [r3, #26]
 800829e:	4619      	mov	r1, r3
 80082a0:	4827      	ldr	r0, [pc, #156]	@ (8008340 <printReadConfig+0x764>)
 80082a2:	f00a f991 	bl	80125c8 <iprintf>
        printf("CCount:%d,", IC[ic].cccrc.cmd_cntr);
 80082a6:	7bfb      	ldrb	r3, [r7, #15]
 80082a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80082ac:	fb02 f303 	mul.w	r3, r2, r3
 80082b0:	683a      	ldr	r2, [r7, #0]
 80082b2:	4413      	add	r3, r2
 80082b4:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80082b8:	4619      	mov	r1, r3
 80082ba:	4822      	ldr	r0, [pc, #136]	@ (8008344 <printReadConfig+0x768>)
 80082bc:	f00a f984 	bl	80125c8 <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.cfgr_pec);
 80082c0:	7bfb      	ldrb	r3, [r7, #15]
 80082c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80082c6:	fb02 f303 	mul.w	r3, r2, r3
 80082ca:	683a      	ldr	r2, [r7, #0]
 80082cc:	4413      	add	r3, r2
 80082ce:	f893 3190 	ldrb.w	r3, [r3, #400]	@ 0x190
 80082d2:	4619      	mov	r1, r3
 80082d4:	481c      	ldr	r0, [pc, #112]	@ (8008348 <printReadConfig+0x76c>)
 80082d6:	f00a f977 	bl	80125c8 <iprintf>
 80082da:	e03a      	b.n	8008352 <printReadConfig+0x776>
 80082dc:	08014160 	.word	0x08014160
 80082e0:	08014170 	.word	0x08014170
 80082e4:	08014180 	.word	0x08014180
 80082e8:	0801418c 	.word	0x0801418c
 80082ec:	080141a0 	.word	0x080141a0
 80082f0:	080141b4 	.word	0x080141b4
 80082f4:	080141c8 	.word	0x080141c8
 80082f8:	080141dc 	.word	0x080141dc
 80082fc:	080141f0 	.word	0x080141f0
 8008300:	08014204 	.word	0x08014204
 8008304:	08014218 	.word	0x08014218
 8008308:	08014228 	.word	0x08014228
 800830c:	08014238 	.word	0x08014238
 8008310:	08014248 	.word	0x08014248
 8008314:	08014258 	.word	0x08014258
 8008318:	08014264 	.word	0x08014264
 800831c:	08014270 	.word	0x08014270
 8008320:	08014280 	.word	0x08014280
 8008324:	08014290 	.word	0x08014290
 8008328:	080142b8 	.word	0x080142b8
 800832c:	080142c8 	.word	0x080142c8
 8008330:	080142d4 	.word	0x080142d4
 8008334:	080142e0 	.word	0x080142e0
 8008338:	080142ec 	.word	0x080142ec
 800833c:	080142fc 	.word	0x080142fc
 8008340:	0801430c 	.word	0x0801430c
 8008344:	0801429c 	.word	0x0801429c
 8008348:	080142a8 	.word	0x080142a8
      }
      else{ printf("Wrong Register Group Select\n"); }
 800834c:	4807      	ldr	r0, [pc, #28]	@ (800836c <printReadConfig+0x790>)
 800834e:	f00a f9ab 	bl	80126a8 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8008352:	7bfb      	ldrb	r3, [r7, #15]
 8008354:	3301      	adds	r3, #1
 8008356:	73fb      	strb	r3, [r7, #15]
 8008358:	7bfa      	ldrb	r2, [r7, #15]
 800835a:	79fb      	ldrb	r3, [r7, #7]
 800835c:	429a      	cmp	r2, r3
 800835e:	f4ff ac4c 	bcc.w	8007bfa <printReadConfig+0x1e>
    }
  }
}
 8008362:	bf00      	nop
 8008364:	bf00      	nop
 8008366:	3710      	adds	r7, #16
 8008368:	46bd      	mov	sp, r7
 800836a:	bd80      	pop	{r7, pc}
 800836c:	08014144 	.word	0x08014144

08008370 <printVoltages>:
 * @return None
 *
 *******************************************************************************
*/
void printVoltages(uint8_t tIC, cell_asic *IC, TYPE type)
{
 8008370:	b590      	push	{r4, r7, lr}
 8008372:	b087      	sub	sp, #28
 8008374:	af00      	add	r7, sp, #0
 8008376:	4603      	mov	r3, r0
 8008378:	6039      	str	r1, [r7, #0]
 800837a:	71fb      	strb	r3, [r7, #7]
 800837c:	4613      	mov	r3, r2
 800837e:	71bb      	strb	r3, [r7, #6]
  float voltage;
  int16_t temp;
  uint8_t channel;
  if((type == Cell) || (type == AvgCell) || (type == F_volt) || (type == S_volt))
 8008380:	79bb      	ldrb	r3, [r7, #6]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d008      	beq.n	8008398 <printVoltages+0x28>
 8008386:	79bb      	ldrb	r3, [r7, #6]
 8008388:	2b05      	cmp	r3, #5
 800838a:	d005      	beq.n	8008398 <printVoltages+0x28>
 800838c:	79bb      	ldrb	r3, [r7, #6]
 800838e:	2b07      	cmp	r3, #7
 8008390:	d002      	beq.n	8008398 <printVoltages+0x28>
 8008392:	79bb      	ldrb	r3, [r7, #6]
 8008394:	2b06      	cmp	r3, #6
 8008396:	d102      	bne.n	800839e <printVoltages+0x2e>
  {
    channel = CELL;
 8008398:	2310      	movs	r3, #16
 800839a:	757b      	strb	r3, [r7, #21]
 800839c:	e00a      	b.n	80083b4 <printVoltages+0x44>
  }
  else if (type == Aux){ channel = AUX;}
 800839e:	79bb      	ldrb	r3, [r7, #6]
 80083a0:	2b01      	cmp	r3, #1
 80083a2:	d102      	bne.n	80083aa <printVoltages+0x3a>
 80083a4:	230c      	movs	r3, #12
 80083a6:	757b      	strb	r3, [r7, #21]
 80083a8:	e004      	b.n	80083b4 <printVoltages+0x44>
  else if (type == RAux){channel = RAUX;}
 80083aa:	79bb      	ldrb	r3, [r7, #6]
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	d101      	bne.n	80083b4 <printVoltages+0x44>
 80083b0:	230a      	movs	r3, #10
 80083b2:	757b      	strb	r3, [r7, #21]
  for(uint8_t ic = 0; ic < tIC; ic++)
 80083b4:	2300      	movs	r3, #0
 80083b6:	753b      	strb	r3, [r7, #20]
 80083b8:	e1ce      	b.n	8008758 <printVoltages+0x3e8>
  {
    printf("IC%d:",(ic+1));
 80083ba:	7d3b      	ldrb	r3, [r7, #20]
 80083bc:	3301      	adds	r3, #1
 80083be:	4619      	mov	r1, r3
 80083c0:	48a6      	ldr	r0, [pc, #664]	@ (800865c <printVoltages+0x2ec>)
 80083c2:	f00a f901 	bl	80125c8 <iprintf>
    for(uint8_t index = 0; index < channel; index++)
 80083c6:	2300      	movs	r3, #0
 80083c8:	74fb      	strb	r3, [r7, #19]
 80083ca:	e1ba      	b.n	8008742 <printVoltages+0x3d2>
    {
      if(type == Cell){ temp = IC[ic].cell.c_codes[index]; }
 80083cc:	79bb      	ldrb	r3, [r7, #6]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d10c      	bne.n	80083ec <printVoltages+0x7c>
 80083d2:	7d3b      	ldrb	r3, [r7, #20]
 80083d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80083d8:	fb02 f303 	mul.w	r3, r2, r3
 80083dc:	683a      	ldr	r2, [r7, #0]
 80083de:	4413      	add	r3, r2
 80083e0:	7cfa      	ldrb	r2, [r7, #19]
 80083e2:	3210      	adds	r2, #16
 80083e4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80083e8:	82fb      	strh	r3, [r7, #22]
 80083ea:	e04e      	b.n	800848a <printVoltages+0x11a>
      else if(type == AvgCell){ temp = IC[ic].acell.ac_codes[index]; }
 80083ec:	79bb      	ldrb	r3, [r7, #6]
 80083ee:	2b05      	cmp	r3, #5
 80083f0:	d10c      	bne.n	800840c <printVoltages+0x9c>
 80083f2:	7d3b      	ldrb	r3, [r7, #20]
 80083f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80083f8:	fb02 f303 	mul.w	r3, r2, r3
 80083fc:	683a      	ldr	r2, [r7, #0]
 80083fe:	4413      	add	r3, r2
 8008400:	7cfa      	ldrb	r2, [r7, #19]
 8008402:	3220      	adds	r2, #32
 8008404:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008408:	82fb      	strh	r3, [r7, #22]
 800840a:	e03e      	b.n	800848a <printVoltages+0x11a>
      else if(type == F_volt){ temp = IC[ic].fcell.fc_codes[index]; }
 800840c:	79bb      	ldrb	r3, [r7, #6]
 800840e:	2b07      	cmp	r3, #7
 8008410:	d10c      	bne.n	800842c <printVoltages+0xbc>
 8008412:	7d3b      	ldrb	r3, [r7, #20]
 8008414:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008418:	fb02 f303 	mul.w	r3, r2, r3
 800841c:	683a      	ldr	r2, [r7, #0]
 800841e:	4413      	add	r3, r2
 8008420:	7cfa      	ldrb	r2, [r7, #19]
 8008422:	3240      	adds	r2, #64	@ 0x40
 8008424:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008428:	82fb      	strh	r3, [r7, #22]
 800842a:	e02e      	b.n	800848a <printVoltages+0x11a>
      else if(type == S_volt){ temp = IC[ic].scell.sc_codes[index]; }
 800842c:	79bb      	ldrb	r3, [r7, #6]
 800842e:	2b06      	cmp	r3, #6
 8008430:	d10c      	bne.n	800844c <printVoltages+0xdc>
 8008432:	7d3b      	ldrb	r3, [r7, #20]
 8008434:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008438:	fb02 f303 	mul.w	r3, r2, r3
 800843c:	683a      	ldr	r2, [r7, #0]
 800843e:	4413      	add	r3, r2
 8008440:	7cfa      	ldrb	r2, [r7, #19]
 8008442:	3230      	adds	r2, #48	@ 0x30
 8008444:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008448:	82fb      	strh	r3, [r7, #22]
 800844a:	e01e      	b.n	800848a <printVoltages+0x11a>
      else if(type == Aux){ temp = IC[ic].aux.a_codes[index]; }
 800844c:	79bb      	ldrb	r3, [r7, #6]
 800844e:	2b01      	cmp	r3, #1
 8008450:	d10c      	bne.n	800846c <printVoltages+0xfc>
 8008452:	7d3b      	ldrb	r3, [r7, #20]
 8008454:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008458:	fb02 f303 	mul.w	r3, r2, r3
 800845c:	683a      	ldr	r2, [r7, #0]
 800845e:	4413      	add	r3, r2
 8008460:	7cfa      	ldrb	r2, [r7, #19]
 8008462:	3250      	adds	r2, #80	@ 0x50
 8008464:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008468:	82fb      	strh	r3, [r7, #22]
 800846a:	e00e      	b.n	800848a <printVoltages+0x11a>
      else if(type == RAux){ temp = IC[ic].raux.ra_codes[index]; }
 800846c:	79bb      	ldrb	r3, [r7, #6]
 800846e:	2b02      	cmp	r3, #2
 8008470:	d10b      	bne.n	800848a <printVoltages+0x11a>
 8008472:	7d3b      	ldrb	r3, [r7, #20]
 8008474:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008478:	fb02 f303 	mul.w	r3, r2, r3
 800847c:	683a      	ldr	r2, [r7, #0]
 800847e:	4413      	add	r3, r2
 8008480:	7cfa      	ldrb	r2, [r7, #19]
 8008482:	325c      	adds	r2, #92	@ 0x5c
 8008484:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008488:	82fb      	strh	r3, [r7, #22]
      voltage = getVoltage(temp);
 800848a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800848e:	4618      	mov	r0, r3
 8008490:	f001 fb5a 	bl	8009b48 <getVoltage>
 8008494:	ed87 0a03 	vstr	s0, [r7, #12]
      if(type == Cell)
 8008498:	79bb      	ldrb	r3, [r7, #6]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d12b      	bne.n	80084f6 <printVoltages+0x186>
      {
        printf("C%d=%fV,",(index+1), voltage);
 800849e:	7cfb      	ldrb	r3, [r7, #19]
 80084a0:	1c5c      	adds	r4, r3, #1
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f7f8 f848 	bl	8000538 <__aeabi_f2d>
 80084a8:	4602      	mov	r2, r0
 80084aa:	460b      	mov	r3, r1
 80084ac:	4621      	mov	r1, r4
 80084ae:	486c      	ldr	r0, [pc, #432]	@ (8008660 <printVoltages+0x2f0>)
 80084b0:	f00a f88a 	bl	80125c8 <iprintf>
        if(index == (channel-1))
 80084b4:	7cfa      	ldrb	r2, [r7, #19]
 80084b6:	7d7b      	ldrb	r3, [r7, #21]
 80084b8:	3b01      	subs	r3, #1
 80084ba:	429a      	cmp	r2, r3
 80084bc:	f040 813e 	bne.w	800873c <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80084c0:	7d3b      	ldrb	r3, [r7, #20]
 80084c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80084c6:	fb02 f303 	mul.w	r3, r2, r3
 80084ca:	683a      	ldr	r2, [r7, #0]
 80084cc:	4413      	add	r3, r2
 80084ce:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80084d2:	4619      	mov	r1, r3
 80084d4:	4863      	ldr	r0, [pc, #396]	@ (8008664 <printVoltages+0x2f4>)
 80084d6:	f00a f877 	bl	80125c8 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.cell_pec);
 80084da:	7d3b      	ldrb	r3, [r7, #20]
 80084dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80084e0:	fb02 f303 	mul.w	r3, r2, r3
 80084e4:	683a      	ldr	r2, [r7, #0]
 80084e6:	4413      	add	r3, r2
 80084e8:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 80084ec:	4619      	mov	r1, r3
 80084ee:	485e      	ldr	r0, [pc, #376]	@ (8008668 <printVoltages+0x2f8>)
 80084f0:	f00a f86a 	bl	80125c8 <iprintf>
 80084f4:	e122      	b.n	800873c <printVoltages+0x3cc>
        }
      }
      else if(type == AvgCell)
 80084f6:	79bb      	ldrb	r3, [r7, #6]
 80084f8:	2b05      	cmp	r3, #5
 80084fa:	d12b      	bne.n	8008554 <printVoltages+0x1e4>
      {
        printf("AC%d=%fV,",(index+1), voltage);
 80084fc:	7cfb      	ldrb	r3, [r7, #19]
 80084fe:	1c5c      	adds	r4, r3, #1
 8008500:	68f8      	ldr	r0, [r7, #12]
 8008502:	f7f8 f819 	bl	8000538 <__aeabi_f2d>
 8008506:	4602      	mov	r2, r0
 8008508:	460b      	mov	r3, r1
 800850a:	4621      	mov	r1, r4
 800850c:	4857      	ldr	r0, [pc, #348]	@ (800866c <printVoltages+0x2fc>)
 800850e:	f00a f85b 	bl	80125c8 <iprintf>
        if(index == (channel-1))
 8008512:	7cfa      	ldrb	r2, [r7, #19]
 8008514:	7d7b      	ldrb	r3, [r7, #21]
 8008516:	3b01      	subs	r3, #1
 8008518:	429a      	cmp	r2, r3
 800851a:	f040 810f 	bne.w	800873c <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 800851e:	7d3b      	ldrb	r3, [r7, #20]
 8008520:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008524:	fb02 f303 	mul.w	r3, r2, r3
 8008528:	683a      	ldr	r2, [r7, #0]
 800852a:	4413      	add	r3, r2
 800852c:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008530:	4619      	mov	r1, r3
 8008532:	484c      	ldr	r0, [pc, #304]	@ (8008664 <printVoltages+0x2f4>)
 8008534:	f00a f848 	bl	80125c8 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.acell_pec);
 8008538:	7d3b      	ldrb	r3, [r7, #20]
 800853a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800853e:	fb02 f303 	mul.w	r3, r2, r3
 8008542:	683a      	ldr	r2, [r7, #0]
 8008544:	4413      	add	r3, r2
 8008546:	f893 3192 	ldrb.w	r3, [r3, #402]	@ 0x192
 800854a:	4619      	mov	r1, r3
 800854c:	4846      	ldr	r0, [pc, #280]	@ (8008668 <printVoltages+0x2f8>)
 800854e:	f00a f83b 	bl	80125c8 <iprintf>
 8008552:	e0f3      	b.n	800873c <printVoltages+0x3cc>
        }
      }
      else if(type == F_volt)
 8008554:	79bb      	ldrb	r3, [r7, #6]
 8008556:	2b07      	cmp	r3, #7
 8008558:	d12b      	bne.n	80085b2 <printVoltages+0x242>
      {
        printf("FC%d=%fV,",(index+1), voltage);
 800855a:	7cfb      	ldrb	r3, [r7, #19]
 800855c:	1c5c      	adds	r4, r3, #1
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f7f7 ffea 	bl	8000538 <__aeabi_f2d>
 8008564:	4602      	mov	r2, r0
 8008566:	460b      	mov	r3, r1
 8008568:	4621      	mov	r1, r4
 800856a:	4841      	ldr	r0, [pc, #260]	@ (8008670 <printVoltages+0x300>)
 800856c:	f00a f82c 	bl	80125c8 <iprintf>
        if(index == (channel-1))
 8008570:	7cfa      	ldrb	r2, [r7, #19]
 8008572:	7d7b      	ldrb	r3, [r7, #21]
 8008574:	3b01      	subs	r3, #1
 8008576:	429a      	cmp	r2, r3
 8008578:	f040 80e0 	bne.w	800873c <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 800857c:	7d3b      	ldrb	r3, [r7, #20]
 800857e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008582:	fb02 f303 	mul.w	r3, r2, r3
 8008586:	683a      	ldr	r2, [r7, #0]
 8008588:	4413      	add	r3, r2
 800858a:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 800858e:	4619      	mov	r1, r3
 8008590:	4834      	ldr	r0, [pc, #208]	@ (8008664 <printVoltages+0x2f4>)
 8008592:	f00a f819 	bl	80125c8 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.fcell_pec);
 8008596:	7d3b      	ldrb	r3, [r7, #20]
 8008598:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800859c:	fb02 f303 	mul.w	r3, r2, r3
 80085a0:	683a      	ldr	r2, [r7, #0]
 80085a2:	4413      	add	r3, r2
 80085a4:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 80085a8:	4619      	mov	r1, r3
 80085aa:	482f      	ldr	r0, [pc, #188]	@ (8008668 <printVoltages+0x2f8>)
 80085ac:	f00a f80c 	bl	80125c8 <iprintf>
 80085b0:	e0c4      	b.n	800873c <printVoltages+0x3cc>
        }
      }
      else if(type == S_volt)
 80085b2:	79bb      	ldrb	r3, [r7, #6]
 80085b4:	2b06      	cmp	r3, #6
 80085b6:	d12b      	bne.n	8008610 <printVoltages+0x2a0>
      {
        printf("S%d=%fV,",(index+1), voltage);
 80085b8:	7cfb      	ldrb	r3, [r7, #19]
 80085ba:	1c5c      	adds	r4, r3, #1
 80085bc:	68f8      	ldr	r0, [r7, #12]
 80085be:	f7f7 ffbb 	bl	8000538 <__aeabi_f2d>
 80085c2:	4602      	mov	r2, r0
 80085c4:	460b      	mov	r3, r1
 80085c6:	4621      	mov	r1, r4
 80085c8:	482a      	ldr	r0, [pc, #168]	@ (8008674 <printVoltages+0x304>)
 80085ca:	f009 fffd 	bl	80125c8 <iprintf>
        if(index == (channel-1))
 80085ce:	7cfa      	ldrb	r2, [r7, #19]
 80085d0:	7d7b      	ldrb	r3, [r7, #21]
 80085d2:	3b01      	subs	r3, #1
 80085d4:	429a      	cmp	r2, r3
 80085d6:	f040 80b1 	bne.w	800873c <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80085da:	7d3b      	ldrb	r3, [r7, #20]
 80085dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80085e0:	fb02 f303 	mul.w	r3, r2, r3
 80085e4:	683a      	ldr	r2, [r7, #0]
 80085e6:	4413      	add	r3, r2
 80085e8:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80085ec:	4619      	mov	r1, r3
 80085ee:	481d      	ldr	r0, [pc, #116]	@ (8008664 <printVoltages+0x2f4>)
 80085f0:	f009 ffea 	bl	80125c8 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.scell_pec);
 80085f4:	7d3b      	ldrb	r3, [r7, #20]
 80085f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80085fa:	fb02 f303 	mul.w	r3, r2, r3
 80085fe:	683a      	ldr	r2, [r7, #0]
 8008600:	4413      	add	r3, r2
 8008602:	f893 3193 	ldrb.w	r3, [r3, #403]	@ 0x193
 8008606:	4619      	mov	r1, r3
 8008608:	4817      	ldr	r0, [pc, #92]	@ (8008668 <printVoltages+0x2f8>)
 800860a:	f009 ffdd 	bl	80125c8 <iprintf>
 800860e:	e095      	b.n	800873c <printVoltages+0x3cc>
        }
      }
      else if(type == Aux)
 8008610:	79bb      	ldrb	r3, [r7, #6]
 8008612:	2b01      	cmp	r3, #1
 8008614:	d161      	bne.n	80086da <printVoltages+0x36a>
      {
        if(index <= 9)
 8008616:	7cfb      	ldrb	r3, [r7, #19]
 8008618:	2b09      	cmp	r3, #9
 800861a:	d80b      	bhi.n	8008634 <printVoltages+0x2c4>
        {
          printf("AUX%d=%fV,",(index+1), voltage);
 800861c:	7cfb      	ldrb	r3, [r7, #19]
 800861e:	1c5c      	adds	r4, r3, #1
 8008620:	68f8      	ldr	r0, [r7, #12]
 8008622:	f7f7 ff89 	bl	8000538 <__aeabi_f2d>
 8008626:	4602      	mov	r2, r0
 8008628:	460b      	mov	r3, r1
 800862a:	4621      	mov	r1, r4
 800862c:	4812      	ldr	r0, [pc, #72]	@ (8008678 <printVoltages+0x308>)
 800862e:	f009 ffcb 	bl	80125c8 <iprintf>
 8008632:	e083      	b.n	800873c <printVoltages+0x3cc>
        }
        else if(index == 10)
 8008634:	7cfb      	ldrb	r3, [r7, #19]
 8008636:	2b0a      	cmp	r3, #10
 8008638:	d122      	bne.n	8008680 <printVoltages+0x310>
        {
          printf("VMV:%fV,",(20 * voltage));
 800863a:	edd7 7a03 	vldr	s15, [r7, #12]
 800863e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8008642:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008646:	ee17 0a90 	vmov	r0, s15
 800864a:	f7f7 ff75 	bl	8000538 <__aeabi_f2d>
 800864e:	4602      	mov	r2, r0
 8008650:	460b      	mov	r3, r1
 8008652:	480a      	ldr	r0, [pc, #40]	@ (800867c <printVoltages+0x30c>)
 8008654:	f009 ffb8 	bl	80125c8 <iprintf>
 8008658:	e070      	b.n	800873c <printVoltages+0x3cc>
 800865a:	bf00      	nop
 800865c:	08014318 	.word	0x08014318
 8008660:	08014320 	.word	0x08014320
 8008664:	0801429c 	.word	0x0801429c
 8008668:	0801432c 	.word	0x0801432c
 800866c:	08014338 	.word	0x08014338
 8008670:	08014344 	.word	0x08014344
 8008674:	08014350 	.word	0x08014350
 8008678:	0801435c 	.word	0x0801435c
 800867c:	08014368 	.word	0x08014368
        }
        else if(index == 11)
 8008680:	7cfb      	ldrb	r3, [r7, #19]
 8008682:	2b0b      	cmp	r3, #11
 8008684:	d15a      	bne.n	800873c <printVoltages+0x3cc>
        {
          printf("V+:%fV,",(20 * voltage));
 8008686:	edd7 7a03 	vldr	s15, [r7, #12]
 800868a:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800868e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008692:	ee17 0a90 	vmov	r0, s15
 8008696:	f7f7 ff4f 	bl	8000538 <__aeabi_f2d>
 800869a:	4602      	mov	r2, r0
 800869c:	460b      	mov	r3, r1
 800869e:	4833      	ldr	r0, [pc, #204]	@ (800876c <printVoltages+0x3fc>)
 80086a0:	f009 ff92 	bl	80125c8 <iprintf>
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80086a4:	7d3b      	ldrb	r3, [r7, #20]
 80086a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80086aa:	fb02 f303 	mul.w	r3, r2, r3
 80086ae:	683a      	ldr	r2, [r7, #0]
 80086b0:	4413      	add	r3, r2
 80086b2:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 80086b6:	4619      	mov	r1, r3
 80086b8:	482d      	ldr	r0, [pc, #180]	@ (8008770 <printVoltages+0x400>)
 80086ba:	f009 ff85 	bl	80125c8 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.aux_pec);
 80086be:	7d3b      	ldrb	r3, [r7, #20]
 80086c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80086c4:	fb02 f303 	mul.w	r3, r2, r3
 80086c8:	683a      	ldr	r2, [r7, #0]
 80086ca:	4413      	add	r3, r2
 80086cc:	f893 3195 	ldrb.w	r3, [r3, #405]	@ 0x195
 80086d0:	4619      	mov	r1, r3
 80086d2:	4828      	ldr	r0, [pc, #160]	@ (8008774 <printVoltages+0x404>)
 80086d4:	f009 ff78 	bl	80125c8 <iprintf>
 80086d8:	e030      	b.n	800873c <printVoltages+0x3cc>
        }
      }
      else if(type == RAux)
 80086da:	79bb      	ldrb	r3, [r7, #6]
 80086dc:	2b02      	cmp	r3, #2
 80086de:	d12a      	bne.n	8008736 <printVoltages+0x3c6>
      {
        printf("RAUX%d=%fV,",(index+1), voltage);
 80086e0:	7cfb      	ldrb	r3, [r7, #19]
 80086e2:	1c5c      	adds	r4, r3, #1
 80086e4:	68f8      	ldr	r0, [r7, #12]
 80086e6:	f7f7 ff27 	bl	8000538 <__aeabi_f2d>
 80086ea:	4602      	mov	r2, r0
 80086ec:	460b      	mov	r3, r1
 80086ee:	4621      	mov	r1, r4
 80086f0:	4821      	ldr	r0, [pc, #132]	@ (8008778 <printVoltages+0x408>)
 80086f2:	f009 ff69 	bl	80125c8 <iprintf>
        if(index == (channel-1))
 80086f6:	7cfa      	ldrb	r2, [r7, #19]
 80086f8:	7d7b      	ldrb	r3, [r7, #21]
 80086fa:	3b01      	subs	r3, #1
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d11d      	bne.n	800873c <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8008700:	7d3b      	ldrb	r3, [r7, #20]
 8008702:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008706:	fb02 f303 	mul.w	r3, r2, r3
 800870a:	683a      	ldr	r2, [r7, #0]
 800870c:	4413      	add	r3, r2
 800870e:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008712:	4619      	mov	r1, r3
 8008714:	4816      	ldr	r0, [pc, #88]	@ (8008770 <printVoltages+0x400>)
 8008716:	f009 ff57 	bl	80125c8 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.raux_pec);
 800871a:	7d3b      	ldrb	r3, [r7, #20]
 800871c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008720:	fb02 f303 	mul.w	r3, r2, r3
 8008724:	683a      	ldr	r2, [r7, #0]
 8008726:	4413      	add	r3, r2
 8008728:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 800872c:	4619      	mov	r1, r3
 800872e:	4811      	ldr	r0, [pc, #68]	@ (8008774 <printVoltages+0x404>)
 8008730:	f009 ff4a 	bl	80125c8 <iprintf>
 8008734:	e002      	b.n	800873c <printVoltages+0x3cc>
        }
      }
      else{ printf("Wrong Register Group Select\n"); }
 8008736:	4811      	ldr	r0, [pc, #68]	@ (800877c <printVoltages+0x40c>)
 8008738:	f009 ffb6 	bl	80126a8 <puts>
    for(uint8_t index = 0; index < channel; index++)
 800873c:	7cfb      	ldrb	r3, [r7, #19]
 800873e:	3301      	adds	r3, #1
 8008740:	74fb      	strb	r3, [r7, #19]
 8008742:	7cfa      	ldrb	r2, [r7, #19]
 8008744:	7d7b      	ldrb	r3, [r7, #21]
 8008746:	429a      	cmp	r2, r3
 8008748:	f4ff ae40 	bcc.w	80083cc <printVoltages+0x5c>
    }
    printf("\n\n");
 800874c:	480c      	ldr	r0, [pc, #48]	@ (8008780 <printVoltages+0x410>)
 800874e:	f009 ffab 	bl	80126a8 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8008752:	7d3b      	ldrb	r3, [r7, #20]
 8008754:	3301      	adds	r3, #1
 8008756:	753b      	strb	r3, [r7, #20]
 8008758:	7d3a      	ldrb	r2, [r7, #20]
 800875a:	79fb      	ldrb	r3, [r7, #7]
 800875c:	429a      	cmp	r2, r3
 800875e:	f4ff ae2c 	bcc.w	80083ba <printVoltages+0x4a>
  }
}
 8008762:	bf00      	nop
 8008764:	bf00      	nop
 8008766:	371c      	adds	r7, #28
 8008768:	46bd      	mov	sp, r7
 800876a:	bd90      	pop	{r4, r7, pc}
 800876c:	08014374 	.word	0x08014374
 8008770:	0801429c 	.word	0x0801429c
 8008774:	0801432c 	.word	0x0801432c
 8008778:	0801437c 	.word	0x0801437c
 800877c:	08014144 	.word	0x08014144
 8008780:	08014388 	.word	0x08014388
 8008784:	00000000 	.word	0x00000000

08008788 <printStatus>:
 * @return None
 *
 *******************************************************************************
*/
void printStatus(uint8_t tIC, cell_asic *IC, TYPE type, GRP grp)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b084      	sub	sp, #16
 800878c:	af00      	add	r7, sp, #0
 800878e:	6039      	str	r1, [r7, #0]
 8008790:	4611      	mov	r1, r2
 8008792:	461a      	mov	r2, r3
 8008794:	4603      	mov	r3, r0
 8008796:	71fb      	strb	r3, [r7, #7]
 8008798:	460b      	mov	r3, r1
 800879a:	71bb      	strb	r3, [r7, #6]
 800879c:	4613      	mov	r3, r2
 800879e:	717b      	strb	r3, [r7, #5]
  float voltage;
  for(uint8_t ic = 0; ic < tIC; ic++)
 80087a0:	2300      	movs	r3, #0
 80087a2:	73fb      	strb	r3, [r7, #15]
 80087a4:	f001 b90b 	b.w	80099be <printStatus+0x1236>
  {
    printf("IC%d:\n",(ic+1));
 80087a8:	7bfb      	ldrb	r3, [r7, #15]
 80087aa:	3301      	adds	r3, #1
 80087ac:	4619      	mov	r1, r3
 80087ae:	4872      	ldr	r0, [pc, #456]	@ (8008978 <printStatus+0x1f0>)
 80087b0:	f009 ff0a 	bl	80125c8 <iprintf>
    if(type == Status)
 80087b4:	79bb      	ldrb	r3, [r7, #6]
 80087b6:	2b03      	cmp	r3, #3
 80087b8:	f041 80fe 	bne.w	80099b8 <printStatus+0x1230>
    {
      if(grp == A)
 80087bc:	797b      	ldrb	r3, [r7, #5]
 80087be:	2b01      	cmp	r3, #1
 80087c0:	d16e      	bne.n	80088a0 <printStatus+0x118>
      {
        printf("Status A:\n");
 80087c2:	486e      	ldr	r0, [pc, #440]	@ (800897c <printStatus+0x1f4>)
 80087c4:	f009 ff70 	bl	80126a8 <puts>
        voltage = getVoltage(IC[ic].stata.vref2);
 80087c8:	7bfb      	ldrb	r3, [r7, #15]
 80087ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80087ce:	fb02 f303 	mul.w	r3, r2, r3
 80087d2:	683a      	ldr	r2, [r7, #0]
 80087d4:	4413      	add	r3, r2
 80087d6:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 80087da:	4618      	mov	r0, r3
 80087dc:	f001 f9b4 	bl	8009b48 <getVoltage>
 80087e0:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VREF2:%fV, ", voltage);
 80087e4:	68b8      	ldr	r0, [r7, #8]
 80087e6:	f7f7 fea7 	bl	8000538 <__aeabi_f2d>
 80087ea:	4602      	mov	r2, r0
 80087ec:	460b      	mov	r3, r1
 80087ee:	4864      	ldr	r0, [pc, #400]	@ (8008980 <printStatus+0x1f8>)
 80087f0:	f009 feea 	bl	80125c8 <iprintf>
        voltage = getVoltage(IC[ic].stata.vref3);
 80087f4:	7bfb      	ldrb	r3, [r7, #15]
 80087f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80087fa:	fb02 f303 	mul.w	r3, r2, r3
 80087fe:	683a      	ldr	r2, [r7, #0]
 8008800:	4413      	add	r3, r2
 8008802:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8008806:	4618      	mov	r0, r3
 8008808:	f001 f99e 	bl	8009b48 <getVoltage>
 800880c:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VREF3:%fV, ", voltage);
 8008810:	68b8      	ldr	r0, [r7, #8]
 8008812:	f7f7 fe91 	bl	8000538 <__aeabi_f2d>
 8008816:	4602      	mov	r2, r0
 8008818:	460b      	mov	r3, r1
 800881a:	485a      	ldr	r0, [pc, #360]	@ (8008984 <printStatus+0x1fc>)
 800881c:	f009 fed4 	bl	80125c8 <iprintf>
        voltage = getVoltage(IC[ic].stata.itmp);
 8008820:	7bfb      	ldrb	r3, [r7, #15]
 8008822:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008826:	fb02 f303 	mul.w	r3, r2, r3
 800882a:	683a      	ldr	r2, [r7, #0]
 800882c:	4413      	add	r3, r2
 800882e:	f8b3 30ce 	ldrh.w	r3, [r3, #206]	@ 0xce
 8008832:	4618      	mov	r0, r3
 8008834:	f001 f988 	bl	8009b48 <getVoltage>
 8008838:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("ITMP:%fC\n", (voltage/0.0075)-273);
 800883c:	68b8      	ldr	r0, [r7, #8]
 800883e:	f7f7 fe7b 	bl	8000538 <__aeabi_f2d>
 8008842:	a349      	add	r3, pc, #292	@ (adr r3, 8008968 <printStatus+0x1e0>)
 8008844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008848:	f7f7 fff8 	bl	800083c <__aeabi_ddiv>
 800884c:	4602      	mov	r2, r0
 800884e:	460b      	mov	r3, r1
 8008850:	4610      	mov	r0, r2
 8008852:	4619      	mov	r1, r3
 8008854:	a346      	add	r3, pc, #280	@ (adr r3, 8008970 <printStatus+0x1e8>)
 8008856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800885a:	f7f7 fd0d 	bl	8000278 <__aeabi_dsub>
 800885e:	4602      	mov	r2, r0
 8008860:	460b      	mov	r3, r1
 8008862:	4849      	ldr	r0, [pc, #292]	@ (8008988 <printStatus+0x200>)
 8008864:	f009 feb0 	bl	80125c8 <iprintf>

        printf("CCount:%d, ",IC[ic].cccrc.cmd_cntr);
 8008868:	7bfb      	ldrb	r3, [r7, #15]
 800886a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800886e:	fb02 f303 	mul.w	r3, r2, r3
 8008872:	683a      	ldr	r2, [r7, #0]
 8008874:	4413      	add	r3, r2
 8008876:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 800887a:	4619      	mov	r1, r3
 800887c:	4843      	ldr	r0, [pc, #268]	@ (800898c <printStatus+0x204>)
 800887e:	f009 fea3 	bl	80125c8 <iprintf>
        printf("PECError:%d\n\n",IC[ic].cccrc.stat_pec);
 8008882:	7bfb      	ldrb	r3, [r7, #15]
 8008884:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008888:	fb02 f303 	mul.w	r3, r2, r3
 800888c:	683a      	ldr	r2, [r7, #0]
 800888e:	4413      	add	r3, r2
 8008890:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8008894:	4619      	mov	r1, r3
 8008896:	483e      	ldr	r0, [pc, #248]	@ (8008990 <printStatus+0x208>)
 8008898:	f009 fe96 	bl	80125c8 <iprintf>
 800889c:	f001 b88c 	b.w	80099b8 <printStatus+0x1230>
      }
      else if(grp == B)
 80088a0:	797b      	ldrb	r3, [r7, #5]
 80088a2:	2b02      	cmp	r3, #2
 80088a4:	d17e      	bne.n	80089a4 <printStatus+0x21c>
      {
        printf("Status B:\n");
 80088a6:	483b      	ldr	r0, [pc, #236]	@ (8008994 <printStatus+0x20c>)
 80088a8:	f009 fefe 	bl	80126a8 <puts>
        voltage = getVoltage(IC[ic].statb.va);
 80088ac:	7bfb      	ldrb	r3, [r7, #15]
 80088ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80088b2:	fb02 f303 	mul.w	r3, r2, r3
 80088b6:	683a      	ldr	r2, [r7, #0]
 80088b8:	4413      	add	r3, r2
 80088ba:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	@ 0xd4
 80088be:	4618      	mov	r0, r3
 80088c0:	f001 f942 	bl	8009b48 <getVoltage>
 80088c4:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VA:%fV, ", voltage);
 80088c8:	68b8      	ldr	r0, [r7, #8]
 80088ca:	f7f7 fe35 	bl	8000538 <__aeabi_f2d>
 80088ce:	4602      	mov	r2, r0
 80088d0:	460b      	mov	r3, r1
 80088d2:	4831      	ldr	r0, [pc, #196]	@ (8008998 <printStatus+0x210>)
 80088d4:	f009 fe78 	bl	80125c8 <iprintf>
        voltage = getVoltage(IC[ic].statb.vd);
 80088d8:	7bfb      	ldrb	r3, [r7, #15]
 80088da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80088de:	fb02 f303 	mul.w	r3, r2, r3
 80088e2:	683a      	ldr	r2, [r7, #0]
 80088e4:	4413      	add	r3, r2
 80088e6:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 80088ea:	4618      	mov	r0, r3
 80088ec:	f001 f92c 	bl	8009b48 <getVoltage>
 80088f0:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VD:%fV, ", voltage);
 80088f4:	68b8      	ldr	r0, [r7, #8]
 80088f6:	f7f7 fe1f 	bl	8000538 <__aeabi_f2d>
 80088fa:	4602      	mov	r2, r0
 80088fc:	460b      	mov	r3, r1
 80088fe:	4827      	ldr	r0, [pc, #156]	@ (800899c <printStatus+0x214>)
 8008900:	f009 fe62 	bl	80125c8 <iprintf>
        voltage = getVoltage(IC[ic].statb.vr4k);
 8008904:	7bfb      	ldrb	r3, [r7, #15]
 8008906:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800890a:	fb02 f303 	mul.w	r3, r2, r3
 800890e:	683a      	ldr	r2, [r7, #0]
 8008910:	4413      	add	r3, r2
 8008912:	f8b3 30d6 	ldrh.w	r3, [r3, #214]	@ 0xd6
 8008916:	4618      	mov	r0, r3
 8008918:	f001 f916 	bl	8009b48 <getVoltage>
 800891c:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VR4K:%fV\n", voltage);
 8008920:	68b8      	ldr	r0, [r7, #8]
 8008922:	f7f7 fe09 	bl	8000538 <__aeabi_f2d>
 8008926:	4602      	mov	r2, r0
 8008928:	460b      	mov	r3, r1
 800892a:	481d      	ldr	r0, [pc, #116]	@ (80089a0 <printStatus+0x218>)
 800892c:	f009 fe4c 	bl	80125c8 <iprintf>

        printf("CCount:%d, ",IC[ic].cccrc.cmd_cntr);
 8008930:	7bfb      	ldrb	r3, [r7, #15]
 8008932:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008936:	fb02 f303 	mul.w	r3, r2, r3
 800893a:	683a      	ldr	r2, [r7, #0]
 800893c:	4413      	add	r3, r2
 800893e:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008942:	4619      	mov	r1, r3
 8008944:	4811      	ldr	r0, [pc, #68]	@ (800898c <printStatus+0x204>)
 8008946:	f009 fe3f 	bl	80125c8 <iprintf>
        printf("PECError:%d\n\n",IC[ic].cccrc.stat_pec);
 800894a:	7bfb      	ldrb	r3, [r7, #15]
 800894c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008950:	fb02 f303 	mul.w	r3, r2, r3
 8008954:	683a      	ldr	r2, [r7, #0]
 8008956:	4413      	add	r3, r2
 8008958:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 800895c:	4619      	mov	r1, r3
 800895e:	480c      	ldr	r0, [pc, #48]	@ (8008990 <printStatus+0x208>)
 8008960:	f009 fe32 	bl	80125c8 <iprintf>
 8008964:	f001 b828 	b.w	80099b8 <printStatus+0x1230>
 8008968:	eb851eb8 	.word	0xeb851eb8
 800896c:	3f7eb851 	.word	0x3f7eb851
 8008970:	00000000 	.word	0x00000000
 8008974:	40711000 	.word	0x40711000
 8008978:	0801410c 	.word	0x0801410c
 800897c:	0801438c 	.word	0x0801438c
 8008980:	08014398 	.word	0x08014398
 8008984:	080143a4 	.word	0x080143a4
 8008988:	080143b0 	.word	0x080143b0
 800898c:	080143bc 	.word	0x080143bc
 8008990:	080142a8 	.word	0x080142a8
 8008994:	080143c8 	.word	0x080143c8
 8008998:	080143d4 	.word	0x080143d4
 800899c:	080143e0 	.word	0x080143e0
 80089a0:	080143ec 	.word	0x080143ec
      }
      else if(grp == C)
 80089a4:	797b      	ldrb	r3, [r7, #5]
 80089a6:	2b03      	cmp	r3, #3
 80089a8:	f040 8154 	bne.w	8008c54 <printStatus+0x4cc>
      {
        printf("Status C:\n");
 80089ac:	4895      	ldr	r0, [pc, #596]	@ (8008c04 <printStatus+0x47c>)
 80089ae:	f009 fe7b 	bl	80126a8 <puts>
        printf("CSFLT:0x%X, ", IC[ic].statc.cs_flt);
 80089b2:	7bfb      	ldrb	r3, [r7, #15]
 80089b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80089b8:	fb02 f303 	mul.w	r3, r2, r3
 80089bc:	683a      	ldr	r2, [r7, #0]
 80089be:	4413      	add	r3, r2
 80089c0:	f8b3 30d8 	ldrh.w	r3, [r3, #216]	@ 0xd8
 80089c4:	4619      	mov	r1, r3
 80089c6:	4890      	ldr	r0, [pc, #576]	@ (8008c08 <printStatus+0x480>)
 80089c8:	f009 fdfe 	bl	80125c8 <iprintf>

        printf("OTP2_MED:0x%X, ", IC[ic].statc.otp2_med);
 80089cc:	7bfb      	ldrb	r3, [r7, #15]
 80089ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80089d2:	fb02 f303 	mul.w	r3, r2, r3
 80089d6:	683a      	ldr	r2, [r7, #0]
 80089d8:	4413      	add	r3, r2
 80089da:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80089de:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80089e2:	b2db      	uxtb	r3, r3
 80089e4:	4619      	mov	r1, r3
 80089e6:	4889      	ldr	r0, [pc, #548]	@ (8008c0c <printStatus+0x484>)
 80089e8:	f009 fdee 	bl	80125c8 <iprintf>
        printf("OTP2_ED:0x%X, ", IC[ic].statc.otp2_ed);
 80089ec:	7bfb      	ldrb	r3, [r7, #15]
 80089ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80089f2:	fb02 f303 	mul.w	r3, r2, r3
 80089f6:	683a      	ldr	r2, [r7, #0]
 80089f8:	4413      	add	r3, r2
 80089fa:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80089fe:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008a02:	b2db      	uxtb	r3, r3
 8008a04:	4619      	mov	r1, r3
 8008a06:	4882      	ldr	r0, [pc, #520]	@ (8008c10 <printStatus+0x488>)
 8008a08:	f009 fdde 	bl	80125c8 <iprintf>
        printf("OTP1_MED:0x%X ", IC[ic].statc.otp1_med);
 8008a0c:	7bfb      	ldrb	r3, [r7, #15]
 8008a0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008a12:	fb02 f303 	mul.w	r3, r2, r3
 8008a16:	683a      	ldr	r2, [r7, #0]
 8008a18:	4413      	add	r3, r2
 8008a1a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008a1e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	4619      	mov	r1, r3
 8008a26:	487b      	ldr	r0, [pc, #492]	@ (8008c14 <printStatus+0x48c>)
 8008a28:	f009 fdce 	bl	80125c8 <iprintf>
        printf("OTP1_ED:0x%X, ", IC[ic].statc.otp1_ed);
 8008a2c:	7bfb      	ldrb	r3, [r7, #15]
 8008a2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008a32:	fb02 f303 	mul.w	r3, r2, r3
 8008a36:	683a      	ldr	r2, [r7, #0]
 8008a38:	4413      	add	r3, r2
 8008a3a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008a3e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008a42:	b2db      	uxtb	r3, r3
 8008a44:	4619      	mov	r1, r3
 8008a46:	4874      	ldr	r0, [pc, #464]	@ (8008c18 <printStatus+0x490>)
 8008a48:	f009 fdbe 	bl	80125c8 <iprintf>
        printf("VD_UV:0x%X, ", IC[ic].statc.vd_uv);
 8008a4c:	7bfb      	ldrb	r3, [r7, #15]
 8008a4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008a52:	fb02 f303 	mul.w	r3, r2, r3
 8008a56:	683a      	ldr	r2, [r7, #0]
 8008a58:	4413      	add	r3, r2
 8008a5a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008a5e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	4619      	mov	r1, r3
 8008a66:	486d      	ldr	r0, [pc, #436]	@ (8008c1c <printStatus+0x494>)
 8008a68:	f009 fdae 	bl	80125c8 <iprintf>
        printf("VD_OV:0x%X, ", IC[ic].statc.vd_ov);
 8008a6c:	7bfb      	ldrb	r3, [r7, #15]
 8008a6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008a72:	fb02 f303 	mul.w	r3, r2, r3
 8008a76:	683a      	ldr	r2, [r7, #0]
 8008a78:	4413      	add	r3, r2
 8008a7a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008a7e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008a82:	b2db      	uxtb	r3, r3
 8008a84:	4619      	mov	r1, r3
 8008a86:	4866      	ldr	r0, [pc, #408]	@ (8008c20 <printStatus+0x498>)
 8008a88:	f009 fd9e 	bl	80125c8 <iprintf>
        printf("VA_UV:0x%X, ", IC[ic].statc.va_uv);
 8008a8c:	7bfb      	ldrb	r3, [r7, #15]
 8008a8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008a92:	fb02 f303 	mul.w	r3, r2, r3
 8008a96:	683a      	ldr	r2, [r7, #0]
 8008a98:	4413      	add	r3, r2
 8008a9a:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008a9e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008aa2:	b2db      	uxtb	r3, r3
 8008aa4:	4619      	mov	r1, r3
 8008aa6:	485f      	ldr	r0, [pc, #380]	@ (8008c24 <printStatus+0x49c>)
 8008aa8:	f009 fd8e 	bl	80125c8 <iprintf>
        printf("VA_OV:0x%X\n", IC[ic].statc.va_ov);
 8008aac:	7bfb      	ldrb	r3, [r7, #15]
 8008aae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008ab2:	fb02 f303 	mul.w	r3, r2, r3
 8008ab6:	683a      	ldr	r2, [r7, #0]
 8008ab8:	4413      	add	r3, r2
 8008aba:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8008abe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	4619      	mov	r1, r3
 8008ac6:	4858      	ldr	r0, [pc, #352]	@ (8008c28 <printStatus+0x4a0>)
 8008ac8:	f009 fd7e 	bl	80125c8 <iprintf>

        printf("OSCCHK:0x%X, ", IC[ic].statc.oscchk);
 8008acc:	7bfb      	ldrb	r3, [r7, #15]
 8008ace:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008ad2:	fb02 f303 	mul.w	r3, r2, r3
 8008ad6:	683a      	ldr	r2, [r7, #0]
 8008ad8:	4413      	add	r3, r2
 8008ada:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008ade:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008ae2:	b2db      	uxtb	r3, r3
 8008ae4:	4619      	mov	r1, r3
 8008ae6:	4851      	ldr	r0, [pc, #324]	@ (8008c2c <printStatus+0x4a4>)
 8008ae8:	f009 fd6e 	bl	80125c8 <iprintf>
        printf("TMODCHK:0x%X, ", IC[ic].statc.tmodchk);
 8008aec:	7bfb      	ldrb	r3, [r7, #15]
 8008aee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008af2:	fb02 f303 	mul.w	r3, r2, r3
 8008af6:	683a      	ldr	r2, [r7, #0]
 8008af8:	4413      	add	r3, r2
 8008afa:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008afe:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008b02:	b2db      	uxtb	r3, r3
 8008b04:	4619      	mov	r1, r3
 8008b06:	484a      	ldr	r0, [pc, #296]	@ (8008c30 <printStatus+0x4a8>)
 8008b08:	f009 fd5e 	bl	80125c8 <iprintf>
        printf("THSD:0x%X, ", IC[ic].statc.thsd);
 8008b0c:	7bfb      	ldrb	r3, [r7, #15]
 8008b0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b12:	fb02 f303 	mul.w	r3, r2, r3
 8008b16:	683a      	ldr	r2, [r7, #0]
 8008b18:	4413      	add	r3, r2
 8008b1a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008b1e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008b22:	b2db      	uxtb	r3, r3
 8008b24:	4619      	mov	r1, r3
 8008b26:	4843      	ldr	r0, [pc, #268]	@ (8008c34 <printStatus+0x4ac>)
 8008b28:	f009 fd4e 	bl	80125c8 <iprintf>
        printf("SLEEP:0x%X, ", IC[ic].statc.sleep);
 8008b2c:	7bfb      	ldrb	r3, [r7, #15]
 8008b2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b32:	fb02 f303 	mul.w	r3, r2, r3
 8008b36:	683a      	ldr	r2, [r7, #0]
 8008b38:	4413      	add	r3, r2
 8008b3a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008b3e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008b42:	b2db      	uxtb	r3, r3
 8008b44:	4619      	mov	r1, r3
 8008b46:	483c      	ldr	r0, [pc, #240]	@ (8008c38 <printStatus+0x4b0>)
 8008b48:	f009 fd3e 	bl	80125c8 <iprintf>
        printf("SPIFLT:0x%X, ", IC[ic].statc.spiflt);
 8008b4c:	7bfb      	ldrb	r3, [r7, #15]
 8008b4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b52:	fb02 f303 	mul.w	r3, r2, r3
 8008b56:	683a      	ldr	r2, [r7, #0]
 8008b58:	4413      	add	r3, r2
 8008b5a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008b5e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	4619      	mov	r1, r3
 8008b66:	4835      	ldr	r0, [pc, #212]	@ (8008c3c <printStatus+0x4b4>)
 8008b68:	f009 fd2e 	bl	80125c8 <iprintf>
        printf("COMP:0x%X, ", IC[ic].statc.comp);
 8008b6c:	7bfb      	ldrb	r3, [r7, #15]
 8008b6e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b72:	fb02 f303 	mul.w	r3, r2, r3
 8008b76:	683a      	ldr	r2, [r7, #0]
 8008b78:	4413      	add	r3, r2
 8008b7a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008b7e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	4619      	mov	r1, r3
 8008b86:	482e      	ldr	r0, [pc, #184]	@ (8008c40 <printStatus+0x4b8>)
 8008b88:	f009 fd1e 	bl	80125c8 <iprintf>
        printf("VDEL:0x%X, ", IC[ic].statc.vdel);
 8008b8c:	7bfb      	ldrb	r3, [r7, #15]
 8008b8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008b92:	fb02 f303 	mul.w	r3, r2, r3
 8008b96:	683a      	ldr	r2, [r7, #0]
 8008b98:	4413      	add	r3, r2
 8008b9a:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008b9e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008ba2:	b2db      	uxtb	r3, r3
 8008ba4:	4619      	mov	r1, r3
 8008ba6:	4827      	ldr	r0, [pc, #156]	@ (8008c44 <printStatus+0x4bc>)
 8008ba8:	f009 fd0e 	bl	80125c8 <iprintf>
        printf("VDE:0x%X\n", IC[ic].statc.vde);
 8008bac:	7bfb      	ldrb	r3, [r7, #15]
 8008bae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008bb2:	fb02 f303 	mul.w	r3, r2, r3
 8008bb6:	683a      	ldr	r2, [r7, #0]
 8008bb8:	4413      	add	r3, r2
 8008bba:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8008bbe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008bc2:	b2db      	uxtb	r3, r3
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	4820      	ldr	r0, [pc, #128]	@ (8008c48 <printStatus+0x4c0>)
 8008bc8:	f009 fcfe 	bl	80125c8 <iprintf>

        printf("CCount:%d, ", IC[ic].cccrc.cmd_cntr);
 8008bcc:	7bfb      	ldrb	r3, [r7, #15]
 8008bce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008bd2:	fb02 f303 	mul.w	r3, r2, r3
 8008bd6:	683a      	ldr	r2, [r7, #0]
 8008bd8:	4413      	add	r3, r2
 8008bda:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8008bde:	4619      	mov	r1, r3
 8008be0:	481a      	ldr	r0, [pc, #104]	@ (8008c4c <printStatus+0x4c4>)
 8008be2:	f009 fcf1 	bl	80125c8 <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.stat_pec);
 8008be6:	7bfb      	ldrb	r3, [r7, #15]
 8008be8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008bec:	fb02 f303 	mul.w	r3, r2, r3
 8008bf0:	683a      	ldr	r2, [r7, #0]
 8008bf2:	4413      	add	r3, r2
 8008bf4:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	4815      	ldr	r0, [pc, #84]	@ (8008c50 <printStatus+0x4c8>)
 8008bfc:	f009 fce4 	bl	80125c8 <iprintf>
 8008c00:	f000 beda 	b.w	80099b8 <printStatus+0x1230>
 8008c04:	080143f8 	.word	0x080143f8
 8008c08:	08014404 	.word	0x08014404
 8008c0c:	08014414 	.word	0x08014414
 8008c10:	08014424 	.word	0x08014424
 8008c14:	08014434 	.word	0x08014434
 8008c18:	08014444 	.word	0x08014444
 8008c1c:	08014454 	.word	0x08014454
 8008c20:	08014464 	.word	0x08014464
 8008c24:	08014474 	.word	0x08014474
 8008c28:	08014484 	.word	0x08014484
 8008c2c:	08014490 	.word	0x08014490
 8008c30:	080144a0 	.word	0x080144a0
 8008c34:	080144b0 	.word	0x080144b0
 8008c38:	080144bc 	.word	0x080144bc
 8008c3c:	080144cc 	.word	0x080144cc
 8008c40:	080144dc 	.word	0x080144dc
 8008c44:	080144e8 	.word	0x080144e8
 8008c48:	080144f4 	.word	0x080144f4
 8008c4c:	080143bc 	.word	0x080143bc
 8008c50:	080142a8 	.word	0x080142a8
      }
      else if(grp == D)
 8008c54:	797b      	ldrb	r3, [r7, #5]
 8008c56:	2b04      	cmp	r3, #4
 8008c58:	f040 822d 	bne.w	80090b6 <printStatus+0x92e>
      {
        printf("Status D:\n");
 8008c5c:	48cd      	ldr	r0, [pc, #820]	@ (8008f94 <printStatus+0x80c>)
 8008c5e:	f009 fd23 	bl	80126a8 <puts>
        printf("C1UV:0x%X, ", IC[ic].statd.c_uv[0]);
 8008c62:	7bfb      	ldrb	r3, [r7, #15]
 8008c64:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008c68:	fb02 f303 	mul.w	r3, r2, r3
 8008c6c:	683a      	ldr	r2, [r7, #0]
 8008c6e:	4413      	add	r3, r2
 8008c70:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8008c74:	4619      	mov	r1, r3
 8008c76:	48c8      	ldr	r0, [pc, #800]	@ (8008f98 <printStatus+0x810>)
 8008c78:	f009 fca6 	bl	80125c8 <iprintf>
        printf("C2UV:0x%X, ", IC[ic].statd.c_uv[1]);
 8008c7c:	7bfb      	ldrb	r3, [r7, #15]
 8008c7e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008c82:	fb02 f303 	mul.w	r3, r2, r3
 8008c86:	683a      	ldr	r2, [r7, #0]
 8008c88:	4413      	add	r3, r2
 8008c8a:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
 8008c8e:	4619      	mov	r1, r3
 8008c90:	48c2      	ldr	r0, [pc, #776]	@ (8008f9c <printStatus+0x814>)
 8008c92:	f009 fc99 	bl	80125c8 <iprintf>
        printf("C3UV:0x%X, ", IC[ic].statd.c_uv[2]);
 8008c96:	7bfb      	ldrb	r3, [r7, #15]
 8008c98:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008c9c:	fb02 f303 	mul.w	r3, r2, r3
 8008ca0:	683a      	ldr	r2, [r7, #0]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f893 30ee 	ldrb.w	r3, [r3, #238]	@ 0xee
 8008ca8:	4619      	mov	r1, r3
 8008caa:	48bd      	ldr	r0, [pc, #756]	@ (8008fa0 <printStatus+0x818>)
 8008cac:	f009 fc8c 	bl	80125c8 <iprintf>
        printf("C4UV:0x%X, ", IC[ic].statd.c_uv[3]);
 8008cb0:	7bfb      	ldrb	r3, [r7, #15]
 8008cb2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008cb6:	fb02 f303 	mul.w	r3, r2, r3
 8008cba:	683a      	ldr	r2, [r7, #0]
 8008cbc:	4413      	add	r3, r2
 8008cbe:	f893 30ef 	ldrb.w	r3, [r3, #239]	@ 0xef
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	48b7      	ldr	r0, [pc, #732]	@ (8008fa4 <printStatus+0x81c>)
 8008cc6:	f009 fc7f 	bl	80125c8 <iprintf>
        printf("C5UV:0x%X, ", IC[ic].statd.c_uv[4]);
 8008cca:	7bfb      	ldrb	r3, [r7, #15]
 8008ccc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008cd0:	fb02 f303 	mul.w	r3, r2, r3
 8008cd4:	683a      	ldr	r2, [r7, #0]
 8008cd6:	4413      	add	r3, r2
 8008cd8:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8008cdc:	4619      	mov	r1, r3
 8008cde:	48b2      	ldr	r0, [pc, #712]	@ (8008fa8 <printStatus+0x820>)
 8008ce0:	f009 fc72 	bl	80125c8 <iprintf>
        printf("C6UV:0x%X, ", IC[ic].statd.c_uv[5]);
 8008ce4:	7bfb      	ldrb	r3, [r7, #15]
 8008ce6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008cea:	fb02 f303 	mul.w	r3, r2, r3
 8008cee:	683a      	ldr	r2, [r7, #0]
 8008cf0:	4413      	add	r3, r2
 8008cf2:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8008cf6:	4619      	mov	r1, r3
 8008cf8:	48ac      	ldr	r0, [pc, #688]	@ (8008fac <printStatus+0x824>)
 8008cfa:	f009 fc65 	bl	80125c8 <iprintf>
        printf("C7UV:0x%X, ", IC[ic].statd.c_uv[6]);
 8008cfe:	7bfb      	ldrb	r3, [r7, #15]
 8008d00:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d04:	fb02 f303 	mul.w	r3, r2, r3
 8008d08:	683a      	ldr	r2, [r7, #0]
 8008d0a:	4413      	add	r3, r2
 8008d0c:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 8008d10:	4619      	mov	r1, r3
 8008d12:	48a7      	ldr	r0, [pc, #668]	@ (8008fb0 <printStatus+0x828>)
 8008d14:	f009 fc58 	bl	80125c8 <iprintf>
        printf("C8UV:0x%X, ", IC[ic].statd.c_uv[7]);
 8008d18:	7bfb      	ldrb	r3, [r7, #15]
 8008d1a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d1e:	fb02 f303 	mul.w	r3, r2, r3
 8008d22:	683a      	ldr	r2, [r7, #0]
 8008d24:	4413      	add	r3, r2
 8008d26:	f893 30f3 	ldrb.w	r3, [r3, #243]	@ 0xf3
 8008d2a:	4619      	mov	r1, r3
 8008d2c:	48a1      	ldr	r0, [pc, #644]	@ (8008fb4 <printStatus+0x82c>)
 8008d2e:	f009 fc4b 	bl	80125c8 <iprintf>
        printf("C9UV:0x%X, ", IC[ic].statd.c_uv[8]);
 8008d32:	7bfb      	ldrb	r3, [r7, #15]
 8008d34:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d38:	fb02 f303 	mul.w	r3, r2, r3
 8008d3c:	683a      	ldr	r2, [r7, #0]
 8008d3e:	4413      	add	r3, r2
 8008d40:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 8008d44:	4619      	mov	r1, r3
 8008d46:	489c      	ldr	r0, [pc, #624]	@ (8008fb8 <printStatus+0x830>)
 8008d48:	f009 fc3e 	bl	80125c8 <iprintf>
        printf("C10UV:0x%X, ", IC[ic].statd.c_uv[9]);
 8008d4c:	7bfb      	ldrb	r3, [r7, #15]
 8008d4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d52:	fb02 f303 	mul.w	r3, r2, r3
 8008d56:	683a      	ldr	r2, [r7, #0]
 8008d58:	4413      	add	r3, r2
 8008d5a:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8008d5e:	4619      	mov	r1, r3
 8008d60:	4896      	ldr	r0, [pc, #600]	@ (8008fbc <printStatus+0x834>)
 8008d62:	f009 fc31 	bl	80125c8 <iprintf>
        printf("C11UV:0x%X, ", IC[ic].statd.c_uv[10]);
 8008d66:	7bfb      	ldrb	r3, [r7, #15]
 8008d68:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d6c:	fb02 f303 	mul.w	r3, r2, r3
 8008d70:	683a      	ldr	r2, [r7, #0]
 8008d72:	4413      	add	r3, r2
 8008d74:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 8008d78:	4619      	mov	r1, r3
 8008d7a:	4891      	ldr	r0, [pc, #580]	@ (8008fc0 <printStatus+0x838>)
 8008d7c:	f009 fc24 	bl	80125c8 <iprintf>
        printf("C12UV:0x%X, ", IC[ic].statd.c_uv[11]);
 8008d80:	7bfb      	ldrb	r3, [r7, #15]
 8008d82:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008d86:	fb02 f303 	mul.w	r3, r2, r3
 8008d8a:	683a      	ldr	r2, [r7, #0]
 8008d8c:	4413      	add	r3, r2
 8008d8e:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 8008d92:	4619      	mov	r1, r3
 8008d94:	488b      	ldr	r0, [pc, #556]	@ (8008fc4 <printStatus+0x83c>)
 8008d96:	f009 fc17 	bl	80125c8 <iprintf>
        printf("C13UV:0x%X, ", IC[ic].statd.c_uv[12]);
 8008d9a:	7bfb      	ldrb	r3, [r7, #15]
 8008d9c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008da0:	fb02 f303 	mul.w	r3, r2, r3
 8008da4:	683a      	ldr	r2, [r7, #0]
 8008da6:	4413      	add	r3, r2
 8008da8:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 8008dac:	4619      	mov	r1, r3
 8008dae:	4886      	ldr	r0, [pc, #536]	@ (8008fc8 <printStatus+0x840>)
 8008db0:	f009 fc0a 	bl	80125c8 <iprintf>
        printf("C14UV:0x%X, ", IC[ic].statd.c_uv[13]);
 8008db4:	7bfb      	ldrb	r3, [r7, #15]
 8008db6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008dba:	fb02 f303 	mul.w	r3, r2, r3
 8008dbe:	683a      	ldr	r2, [r7, #0]
 8008dc0:	4413      	add	r3, r2
 8008dc2:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	4880      	ldr	r0, [pc, #512]	@ (8008fcc <printStatus+0x844>)
 8008dca:	f009 fbfd 	bl	80125c8 <iprintf>
        printf("C15UV:0x%X, ", IC[ic].statd.c_uv[14]);
 8008dce:	7bfb      	ldrb	r3, [r7, #15]
 8008dd0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008dd4:	fb02 f303 	mul.w	r3, r2, r3
 8008dd8:	683a      	ldr	r2, [r7, #0]
 8008dda:	4413      	add	r3, r2
 8008ddc:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 8008de0:	4619      	mov	r1, r3
 8008de2:	487b      	ldr	r0, [pc, #492]	@ (8008fd0 <printStatus+0x848>)
 8008de4:	f009 fbf0 	bl	80125c8 <iprintf>
        printf("C16UV:0x%X\n", IC[ic].statd.c_uv[15]);
 8008de8:	7bfb      	ldrb	r3, [r7, #15]
 8008dea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008dee:	fb02 f303 	mul.w	r3, r2, r3
 8008df2:	683a      	ldr	r2, [r7, #0]
 8008df4:	4413      	add	r3, r2
 8008df6:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 8008dfa:	4619      	mov	r1, r3
 8008dfc:	4875      	ldr	r0, [pc, #468]	@ (8008fd4 <printStatus+0x84c>)
 8008dfe:	f009 fbe3 	bl	80125c8 <iprintf>

        printf("C1OV:0x%X, ", IC[ic].statd.c_ov[0]);
 8008e02:	7bfb      	ldrb	r3, [r7, #15]
 8008e04:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e08:	fb02 f303 	mul.w	r3, r2, r3
 8008e0c:	683a      	ldr	r2, [r7, #0]
 8008e0e:	4413      	add	r3, r2
 8008e10:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8008e14:	4619      	mov	r1, r3
 8008e16:	4870      	ldr	r0, [pc, #448]	@ (8008fd8 <printStatus+0x850>)
 8008e18:	f009 fbd6 	bl	80125c8 <iprintf>
        printf("C2OV:0x%X, ", IC[ic].statd.c_ov[1]);
 8008e1c:	7bfb      	ldrb	r3, [r7, #15]
 8008e1e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e22:	fb02 f303 	mul.w	r3, r2, r3
 8008e26:	683a      	ldr	r2, [r7, #0]
 8008e28:	4413      	add	r3, r2
 8008e2a:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8008e2e:	4619      	mov	r1, r3
 8008e30:	486a      	ldr	r0, [pc, #424]	@ (8008fdc <printStatus+0x854>)
 8008e32:	f009 fbc9 	bl	80125c8 <iprintf>
        printf("C3OV:0x%X, ", IC[ic].statd.c_ov[2]);
 8008e36:	7bfb      	ldrb	r3, [r7, #15]
 8008e38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e3c:	fb02 f303 	mul.w	r3, r2, r3
 8008e40:	683a      	ldr	r2, [r7, #0]
 8008e42:	4413      	add	r3, r2
 8008e44:	f893 30de 	ldrb.w	r3, [r3, #222]	@ 0xde
 8008e48:	4619      	mov	r1, r3
 8008e4a:	4865      	ldr	r0, [pc, #404]	@ (8008fe0 <printStatus+0x858>)
 8008e4c:	f009 fbbc 	bl	80125c8 <iprintf>
        printf("C4OV:0x%X, ", IC[ic].statd.c_ov[3]);
 8008e50:	7bfb      	ldrb	r3, [r7, #15]
 8008e52:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e56:	fb02 f303 	mul.w	r3, r2, r3
 8008e5a:	683a      	ldr	r2, [r7, #0]
 8008e5c:	4413      	add	r3, r2
 8008e5e:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 8008e62:	4619      	mov	r1, r3
 8008e64:	485f      	ldr	r0, [pc, #380]	@ (8008fe4 <printStatus+0x85c>)
 8008e66:	f009 fbaf 	bl	80125c8 <iprintf>
        printf("C5OV:0x%X, ", IC[ic].statd.c_ov[4]);
 8008e6a:	7bfb      	ldrb	r3, [r7, #15]
 8008e6c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e70:	fb02 f303 	mul.w	r3, r2, r3
 8008e74:	683a      	ldr	r2, [r7, #0]
 8008e76:	4413      	add	r3, r2
 8008e78:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	485a      	ldr	r0, [pc, #360]	@ (8008fe8 <printStatus+0x860>)
 8008e80:	f009 fba2 	bl	80125c8 <iprintf>
        printf("C6OV:0x%X, ", IC[ic].statd.c_ov[5]);
 8008e84:	7bfb      	ldrb	r3, [r7, #15]
 8008e86:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008e8a:	fb02 f303 	mul.w	r3, r2, r3
 8008e8e:	683a      	ldr	r2, [r7, #0]
 8008e90:	4413      	add	r3, r2
 8008e92:	f893 30e1 	ldrb.w	r3, [r3, #225]	@ 0xe1
 8008e96:	4619      	mov	r1, r3
 8008e98:	4854      	ldr	r0, [pc, #336]	@ (8008fec <printStatus+0x864>)
 8008e9a:	f009 fb95 	bl	80125c8 <iprintf>
        printf("C7OV:0x%X, ", IC[ic].statd.c_ov[6]);
 8008e9e:	7bfb      	ldrb	r3, [r7, #15]
 8008ea0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008ea4:	fb02 f303 	mul.w	r3, r2, r3
 8008ea8:	683a      	ldr	r2, [r7, #0]
 8008eaa:	4413      	add	r3, r2
 8008eac:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	484f      	ldr	r0, [pc, #316]	@ (8008ff0 <printStatus+0x868>)
 8008eb4:	f009 fb88 	bl	80125c8 <iprintf>
        printf("C8OV:0x%X, ", IC[ic].statd.c_ov[7]);
 8008eb8:	7bfb      	ldrb	r3, [r7, #15]
 8008eba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008ebe:	fb02 f303 	mul.w	r3, r2, r3
 8008ec2:	683a      	ldr	r2, [r7, #0]
 8008ec4:	4413      	add	r3, r2
 8008ec6:	f893 30e3 	ldrb.w	r3, [r3, #227]	@ 0xe3
 8008eca:	4619      	mov	r1, r3
 8008ecc:	4849      	ldr	r0, [pc, #292]	@ (8008ff4 <printStatus+0x86c>)
 8008ece:	f009 fb7b 	bl	80125c8 <iprintf>
        printf("C9OV:0x%X, ", IC[ic].statd.c_ov[8]);
 8008ed2:	7bfb      	ldrb	r3, [r7, #15]
 8008ed4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008ed8:	fb02 f303 	mul.w	r3, r2, r3
 8008edc:	683a      	ldr	r2, [r7, #0]
 8008ede:	4413      	add	r3, r2
 8008ee0:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8008ee4:	4619      	mov	r1, r3
 8008ee6:	4844      	ldr	r0, [pc, #272]	@ (8008ff8 <printStatus+0x870>)
 8008ee8:	f009 fb6e 	bl	80125c8 <iprintf>
        printf("C10OV:0x%X, ", IC[ic].statd.c_ov[9]);
 8008eec:	7bfb      	ldrb	r3, [r7, #15]
 8008eee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008ef2:	fb02 f303 	mul.w	r3, r2, r3
 8008ef6:	683a      	ldr	r2, [r7, #0]
 8008ef8:	4413      	add	r3, r2
 8008efa:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 8008efe:	4619      	mov	r1, r3
 8008f00:	483e      	ldr	r0, [pc, #248]	@ (8008ffc <printStatus+0x874>)
 8008f02:	f009 fb61 	bl	80125c8 <iprintf>
        printf("C11OV:0x%X, ", IC[ic].statd.c_ov[10]);
 8008f06:	7bfb      	ldrb	r3, [r7, #15]
 8008f08:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f0c:	fb02 f303 	mul.w	r3, r2, r3
 8008f10:	683a      	ldr	r2, [r7, #0]
 8008f12:	4413      	add	r3, r2
 8008f14:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 8008f18:	4619      	mov	r1, r3
 8008f1a:	4839      	ldr	r0, [pc, #228]	@ (8009000 <printStatus+0x878>)
 8008f1c:	f009 fb54 	bl	80125c8 <iprintf>
        printf("C12OV:0x%X, ", IC[ic].statd.c_ov[11]);
 8008f20:	7bfb      	ldrb	r3, [r7, #15]
 8008f22:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f26:	fb02 f303 	mul.w	r3, r2, r3
 8008f2a:	683a      	ldr	r2, [r7, #0]
 8008f2c:	4413      	add	r3, r2
 8008f2e:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8008f32:	4619      	mov	r1, r3
 8008f34:	4833      	ldr	r0, [pc, #204]	@ (8009004 <printStatus+0x87c>)
 8008f36:	f009 fb47 	bl	80125c8 <iprintf>
        printf("C13OV:0x%X, ", IC[ic].statd.c_ov[12]);
 8008f3a:	7bfb      	ldrb	r3, [r7, #15]
 8008f3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f40:	fb02 f303 	mul.w	r3, r2, r3
 8008f44:	683a      	ldr	r2, [r7, #0]
 8008f46:	4413      	add	r3, r2
 8008f48:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	482e      	ldr	r0, [pc, #184]	@ (8009008 <printStatus+0x880>)
 8008f50:	f009 fb3a 	bl	80125c8 <iprintf>
        printf("C14OV:0x%X, ", IC[ic].statd.c_ov[13]);
 8008f54:	7bfb      	ldrb	r3, [r7, #15]
 8008f56:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f5a:	fb02 f303 	mul.w	r3, r2, r3
 8008f5e:	683a      	ldr	r2, [r7, #0]
 8008f60:	4413      	add	r3, r2
 8008f62:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 8008f66:	4619      	mov	r1, r3
 8008f68:	4828      	ldr	r0, [pc, #160]	@ (800900c <printStatus+0x884>)
 8008f6a:	f009 fb2d 	bl	80125c8 <iprintf>
        printf("C15OV:0x%X, ", IC[ic].statd.c_ov[14]);
 8008f6e:	7bfb      	ldrb	r3, [r7, #15]
 8008f70:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f74:	fb02 f303 	mul.w	r3, r2, r3
 8008f78:	683a      	ldr	r2, [r7, #0]
 8008f7a:	4413      	add	r3, r2
 8008f7c:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 8008f80:	4619      	mov	r1, r3
 8008f82:	4823      	ldr	r0, [pc, #140]	@ (8009010 <printStatus+0x888>)
 8008f84:	f009 fb20 	bl	80125c8 <iprintf>
        printf("C16OV:0x%X\n", IC[ic].statd.c_ov[15]);
 8008f88:	7bfb      	ldrb	r3, [r7, #15]
 8008f8a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8008f8e:	fb02 f303 	mul.w	r3, r2, r3
 8008f92:	e03f      	b.n	8009014 <printStatus+0x88c>
 8008f94:	08014500 	.word	0x08014500
 8008f98:	0801450c 	.word	0x0801450c
 8008f9c:	08014518 	.word	0x08014518
 8008fa0:	08014524 	.word	0x08014524
 8008fa4:	08014530 	.word	0x08014530
 8008fa8:	0801453c 	.word	0x0801453c
 8008fac:	08014548 	.word	0x08014548
 8008fb0:	08014554 	.word	0x08014554
 8008fb4:	08014560 	.word	0x08014560
 8008fb8:	0801456c 	.word	0x0801456c
 8008fbc:	08014578 	.word	0x08014578
 8008fc0:	08014588 	.word	0x08014588
 8008fc4:	08014598 	.word	0x08014598
 8008fc8:	080145a8 	.word	0x080145a8
 8008fcc:	080145b8 	.word	0x080145b8
 8008fd0:	080145c8 	.word	0x080145c8
 8008fd4:	080145d8 	.word	0x080145d8
 8008fd8:	080145e4 	.word	0x080145e4
 8008fdc:	080145f0 	.word	0x080145f0
 8008fe0:	080145fc 	.word	0x080145fc
 8008fe4:	08014608 	.word	0x08014608
 8008fe8:	08014614 	.word	0x08014614
 8008fec:	08014620 	.word	0x08014620
 8008ff0:	0801462c 	.word	0x0801462c
 8008ff4:	08014638 	.word	0x08014638
 8008ff8:	08014644 	.word	0x08014644
 8008ffc:	08014650 	.word	0x08014650
 8009000:	08014660 	.word	0x08014660
 8009004:	08014670 	.word	0x08014670
 8009008:	08014680 	.word	0x08014680
 800900c:	08014690 	.word	0x08014690
 8009010:	080146a0 	.word	0x080146a0
 8009014:	683a      	ldr	r2, [r7, #0]
 8009016:	4413      	add	r3, r2
 8009018:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 800901c:	4619      	mov	r1, r3
 800901e:	4847      	ldr	r0, [pc, #284]	@ (800913c <printStatus+0x9b4>)
 8009020:	f009 fad2 	bl	80125c8 <iprintf>

        printf("CTS:0x%X, ", IC[ic].statd.cts);
 8009024:	7bfb      	ldrb	r3, [r7, #15]
 8009026:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800902a:	fb02 f303 	mul.w	r3, r2, r3
 800902e:	683a      	ldr	r2, [r7, #0]
 8009030:	4413      	add	r3, r2
 8009032:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8009036:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800903a:	b2db      	uxtb	r3, r3
 800903c:	4619      	mov	r1, r3
 800903e:	4840      	ldr	r0, [pc, #256]	@ (8009140 <printStatus+0x9b8>)
 8009040:	f009 fac2 	bl	80125c8 <iprintf>
        printf("CT:0x%X, ", IC[ic].statd.ct);
 8009044:	7bfb      	ldrb	r3, [r7, #15]
 8009046:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800904a:	fb02 f303 	mul.w	r3, r2, r3
 800904e:	683a      	ldr	r2, [r7, #0]
 8009050:	4413      	add	r3, r2
 8009052:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8009056:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800905a:	b2db      	uxtb	r3, r3
 800905c:	4619      	mov	r1, r3
 800905e:	4839      	ldr	r0, [pc, #228]	@ (8009144 <printStatus+0x9bc>)
 8009060:	f009 fab2 	bl	80125c8 <iprintf>
        printf("OC_CNTR:0x%X\n", IC[ic].statd.oc_cntr);
 8009064:	7bfb      	ldrb	r3, [r7, #15]
 8009066:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800906a:	fb02 f303 	mul.w	r3, r2, r3
 800906e:	683a      	ldr	r2, [r7, #0]
 8009070:	4413      	add	r3, r2
 8009072:	f893 30fd 	ldrb.w	r3, [r3, #253]	@ 0xfd
 8009076:	4619      	mov	r1, r3
 8009078:	4833      	ldr	r0, [pc, #204]	@ (8009148 <printStatus+0x9c0>)
 800907a:	f009 faa5 	bl	80125c8 <iprintf>

        printf("CCount:%d, ", IC[ic].cccrc.cmd_cntr);
 800907e:	7bfb      	ldrb	r3, [r7, #15]
 8009080:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009084:	fb02 f303 	mul.w	r3, r2, r3
 8009088:	683a      	ldr	r2, [r7, #0]
 800908a:	4413      	add	r3, r2
 800908c:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8009090:	4619      	mov	r1, r3
 8009092:	482e      	ldr	r0, [pc, #184]	@ (800914c <printStatus+0x9c4>)
 8009094:	f009 fa98 	bl	80125c8 <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.stat_pec);
 8009098:	7bfb      	ldrb	r3, [r7, #15]
 800909a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800909e:	fb02 f303 	mul.w	r3, r2, r3
 80090a2:	683a      	ldr	r2, [r7, #0]
 80090a4:	4413      	add	r3, r2
 80090a6:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 80090aa:	4619      	mov	r1, r3
 80090ac:	4828      	ldr	r0, [pc, #160]	@ (8009150 <printStatus+0x9c8>)
 80090ae:	f009 fa8b 	bl	80125c8 <iprintf>
 80090b2:	f000 bc81 	b.w	80099b8 <printStatus+0x1230>
      }
      else if(grp == E)
 80090b6:	797b      	ldrb	r3, [r7, #5]
 80090b8:	2b05      	cmp	r3, #5
 80090ba:	d151      	bne.n	8009160 <printStatus+0x9d8>
      {
        printf("Status E:\n");
 80090bc:	4825      	ldr	r0, [pc, #148]	@ (8009154 <printStatus+0x9cc>)
 80090be:	f009 faf3 	bl	80126a8 <puts>
        printf("GPI:0x%X, ", IC[ic].state.gpi);
 80090c2:	7bfb      	ldrb	r3, [r7, #15]
 80090c4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80090c8:	fb02 f303 	mul.w	r3, r2, r3
 80090cc:	683a      	ldr	r2, [r7, #0]
 80090ce:	4413      	add	r3, r2
 80090d0:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
 80090d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090d8:	b29b      	uxth	r3, r3
 80090da:	4619      	mov	r1, r3
 80090dc:	481e      	ldr	r0, [pc, #120]	@ (8009158 <printStatus+0x9d0>)
 80090de:	f009 fa73 	bl	80125c8 <iprintf>
        printf("REV_ID:0x%X\n", IC[ic].state.rev);
 80090e2:	7bfb      	ldrb	r3, [r7, #15]
 80090e4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80090e8:	fb02 f303 	mul.w	r3, r2, r3
 80090ec:	683a      	ldr	r2, [r7, #0]
 80090ee:	4413      	add	r3, r2
 80090f0:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 80090f4:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80090f8:	b2db      	uxtb	r3, r3
 80090fa:	4619      	mov	r1, r3
 80090fc:	4817      	ldr	r0, [pc, #92]	@ (800915c <printStatus+0x9d4>)
 80090fe:	f009 fa63 	bl	80125c8 <iprintf>

        printf("CCount:%d, ", IC[ic].cccrc.cmd_cntr);
 8009102:	7bfb      	ldrb	r3, [r7, #15]
 8009104:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009108:	fb02 f303 	mul.w	r3, r2, r3
 800910c:	683a      	ldr	r2, [r7, #0]
 800910e:	4413      	add	r3, r2
 8009110:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8009114:	4619      	mov	r1, r3
 8009116:	480d      	ldr	r0, [pc, #52]	@ (800914c <printStatus+0x9c4>)
 8009118:	f009 fa56 	bl	80125c8 <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.stat_pec);
 800911c:	7bfb      	ldrb	r3, [r7, #15]
 800911e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009122:	fb02 f303 	mul.w	r3, r2, r3
 8009126:	683a      	ldr	r2, [r7, #0]
 8009128:	4413      	add	r3, r2
 800912a:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 800912e:	4619      	mov	r1, r3
 8009130:	4807      	ldr	r0, [pc, #28]	@ (8009150 <printStatus+0x9c8>)
 8009132:	f009 fa49 	bl	80125c8 <iprintf>
 8009136:	f000 bc3f 	b.w	80099b8 <printStatus+0x1230>
 800913a:	bf00      	nop
 800913c:	080146b0 	.word	0x080146b0
 8009140:	080146bc 	.word	0x080146bc
 8009144:	080146c8 	.word	0x080146c8
 8009148:	080146d4 	.word	0x080146d4
 800914c:	080143bc 	.word	0x080143bc
 8009150:	080142a8 	.word	0x080142a8
 8009154:	080146e4 	.word	0x080146e4
 8009158:	080146f0 	.word	0x080146f0
 800915c:	080146fc 	.word	0x080146fc
      }
      else if(grp == ALL_GRP)
 8009160:	797b      	ldrb	r3, [r7, #5]
 8009162:	2b00      	cmp	r3, #0
 8009164:	f040 8425 	bne.w	80099b2 <printStatus+0x122a>
      {
        printf("Status A:\n");
 8009168:	48cf      	ldr	r0, [pc, #828]	@ (80094a8 <printStatus+0xd20>)
 800916a:	f009 fa9d 	bl	80126a8 <puts>
        voltage = getVoltage(IC[ic].stata.vref2);
 800916e:	7bfb      	ldrb	r3, [r7, #15]
 8009170:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009174:	fb02 f303 	mul.w	r3, r2, r3
 8009178:	683a      	ldr	r2, [r7, #0]
 800917a:	4413      	add	r3, r2
 800917c:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 8009180:	4618      	mov	r0, r3
 8009182:	f000 fce1 	bl	8009b48 <getVoltage>
 8009186:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VREF2:%fV, ", voltage);
 800918a:	68b8      	ldr	r0, [r7, #8]
 800918c:	f7f7 f9d4 	bl	8000538 <__aeabi_f2d>
 8009190:	4602      	mov	r2, r0
 8009192:	460b      	mov	r3, r1
 8009194:	48c5      	ldr	r0, [pc, #788]	@ (80094ac <printStatus+0xd24>)
 8009196:	f009 fa17 	bl	80125c8 <iprintf>
        voltage = getVoltage(IC[ic].stata.vref3);
 800919a:	7bfb      	ldrb	r3, [r7, #15]
 800919c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80091a0:	fb02 f303 	mul.w	r3, r2, r3
 80091a4:	683a      	ldr	r2, [r7, #0]
 80091a6:	4413      	add	r3, r2
 80091a8:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 80091ac:	4618      	mov	r0, r3
 80091ae:	f000 fccb 	bl	8009b48 <getVoltage>
 80091b2:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VREF3:%fV, ", voltage);
 80091b6:	68b8      	ldr	r0, [r7, #8]
 80091b8:	f7f7 f9be 	bl	8000538 <__aeabi_f2d>
 80091bc:	4602      	mov	r2, r0
 80091be:	460b      	mov	r3, r1
 80091c0:	48bb      	ldr	r0, [pc, #748]	@ (80094b0 <printStatus+0xd28>)
 80091c2:	f009 fa01 	bl	80125c8 <iprintf>
        voltage = getVoltage(IC[ic].stata.itmp);
 80091c6:	7bfb      	ldrb	r3, [r7, #15]
 80091c8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80091cc:	fb02 f303 	mul.w	r3, r2, r3
 80091d0:	683a      	ldr	r2, [r7, #0]
 80091d2:	4413      	add	r3, r2
 80091d4:	f8b3 30ce 	ldrh.w	r3, [r3, #206]	@ 0xce
 80091d8:	4618      	mov	r0, r3
 80091da:	f000 fcb5 	bl	8009b48 <getVoltage>
 80091de:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("ITMP:%fC\n\n", (voltage/0.0075)-273);
 80091e2:	68b8      	ldr	r0, [r7, #8]
 80091e4:	f7f7 f9a8 	bl	8000538 <__aeabi_f2d>
 80091e8:	a3ab      	add	r3, pc, #684	@ (adr r3, 8009498 <printStatus+0xd10>)
 80091ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ee:	f7f7 fb25 	bl	800083c <__aeabi_ddiv>
 80091f2:	4602      	mov	r2, r0
 80091f4:	460b      	mov	r3, r1
 80091f6:	4610      	mov	r0, r2
 80091f8:	4619      	mov	r1, r3
 80091fa:	a3a9      	add	r3, pc, #676	@ (adr r3, 80094a0 <printStatus+0xd18>)
 80091fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009200:	f7f7 f83a 	bl	8000278 <__aeabi_dsub>
 8009204:	4602      	mov	r2, r0
 8009206:	460b      	mov	r3, r1
 8009208:	48aa      	ldr	r0, [pc, #680]	@ (80094b4 <printStatus+0xd2c>)
 800920a:	f009 f9dd 	bl	80125c8 <iprintf>

        printf("Status B:\n");
 800920e:	48aa      	ldr	r0, [pc, #680]	@ (80094b8 <printStatus+0xd30>)
 8009210:	f009 fa4a 	bl	80126a8 <puts>
        voltage = getVoltage(IC[ic].statb.va);
 8009214:	7bfb      	ldrb	r3, [r7, #15]
 8009216:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800921a:	fb02 f303 	mul.w	r3, r2, r3
 800921e:	683a      	ldr	r2, [r7, #0]
 8009220:	4413      	add	r3, r2
 8009222:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	@ 0xd4
 8009226:	4618      	mov	r0, r3
 8009228:	f000 fc8e 	bl	8009b48 <getVoltage>
 800922c:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VA:%fV, ", voltage);
 8009230:	68b8      	ldr	r0, [r7, #8]
 8009232:	f7f7 f981 	bl	8000538 <__aeabi_f2d>
 8009236:	4602      	mov	r2, r0
 8009238:	460b      	mov	r3, r1
 800923a:	48a0      	ldr	r0, [pc, #640]	@ (80094bc <printStatus+0xd34>)
 800923c:	f009 f9c4 	bl	80125c8 <iprintf>
        voltage = getVoltage(IC[ic].statb.vd);
 8009240:	7bfb      	ldrb	r3, [r7, #15]
 8009242:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009246:	fb02 f303 	mul.w	r3, r2, r3
 800924a:	683a      	ldr	r2, [r7, #0]
 800924c:	4413      	add	r3, r2
 800924e:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 8009252:	4618      	mov	r0, r3
 8009254:	f000 fc78 	bl	8009b48 <getVoltage>
 8009258:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VD:%fV, ", voltage);
 800925c:	68b8      	ldr	r0, [r7, #8]
 800925e:	f7f7 f96b 	bl	8000538 <__aeabi_f2d>
 8009262:	4602      	mov	r2, r0
 8009264:	460b      	mov	r3, r1
 8009266:	4896      	ldr	r0, [pc, #600]	@ (80094c0 <printStatus+0xd38>)
 8009268:	f009 f9ae 	bl	80125c8 <iprintf>
        voltage = getVoltage(IC[ic].statb.vr4k);
 800926c:	7bfb      	ldrb	r3, [r7, #15]
 800926e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009272:	fb02 f303 	mul.w	r3, r2, r3
 8009276:	683a      	ldr	r2, [r7, #0]
 8009278:	4413      	add	r3, r2
 800927a:	f8b3 30d6 	ldrh.w	r3, [r3, #214]	@ 0xd6
 800927e:	4618      	mov	r0, r3
 8009280:	f000 fc62 	bl	8009b48 <getVoltage>
 8009284:	ed87 0a02 	vstr	s0, [r7, #8]
        printf("VR4K:%fV\n\n", voltage);
 8009288:	68b8      	ldr	r0, [r7, #8]
 800928a:	f7f7 f955 	bl	8000538 <__aeabi_f2d>
 800928e:	4602      	mov	r2, r0
 8009290:	460b      	mov	r3, r1
 8009292:	488c      	ldr	r0, [pc, #560]	@ (80094c4 <printStatus+0xd3c>)
 8009294:	f009 f998 	bl	80125c8 <iprintf>

        printf("Status C:\n");
 8009298:	488b      	ldr	r0, [pc, #556]	@ (80094c8 <printStatus+0xd40>)
 800929a:	f009 fa05 	bl	80126a8 <puts>
        printf("CSFLT:0x%X, ", IC[ic].statc.cs_flt);
 800929e:	7bfb      	ldrb	r3, [r7, #15]
 80092a0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80092a4:	fb02 f303 	mul.w	r3, r2, r3
 80092a8:	683a      	ldr	r2, [r7, #0]
 80092aa:	4413      	add	r3, r2
 80092ac:	f8b3 30d8 	ldrh.w	r3, [r3, #216]	@ 0xd8
 80092b0:	4619      	mov	r1, r3
 80092b2:	4886      	ldr	r0, [pc, #536]	@ (80094cc <printStatus+0xd44>)
 80092b4:	f009 f988 	bl	80125c8 <iprintf>

        printf("OTP2_MED:0x%X, ", IC[ic].statc.otp2_med);
 80092b8:	7bfb      	ldrb	r3, [r7, #15]
 80092ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80092be:	fb02 f303 	mul.w	r3, r2, r3
 80092c2:	683a      	ldr	r2, [r7, #0]
 80092c4:	4413      	add	r3, r2
 80092c6:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80092ca:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80092ce:	b2db      	uxtb	r3, r3
 80092d0:	4619      	mov	r1, r3
 80092d2:	487f      	ldr	r0, [pc, #508]	@ (80094d0 <printStatus+0xd48>)
 80092d4:	f009 f978 	bl	80125c8 <iprintf>
        printf("OTP2_ED:0x%X, ", IC[ic].statc.otp2_ed);
 80092d8:	7bfb      	ldrb	r3, [r7, #15]
 80092da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80092de:	fb02 f303 	mul.w	r3, r2, r3
 80092e2:	683a      	ldr	r2, [r7, #0]
 80092e4:	4413      	add	r3, r2
 80092e6:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80092ea:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	4619      	mov	r1, r3
 80092f2:	4878      	ldr	r0, [pc, #480]	@ (80094d4 <printStatus+0xd4c>)
 80092f4:	f009 f968 	bl	80125c8 <iprintf>
        printf("OTP1_MED:0x%X, ", IC[ic].statc.otp1_med);
 80092f8:	7bfb      	ldrb	r3, [r7, #15]
 80092fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80092fe:	fb02 f303 	mul.w	r3, r2, r3
 8009302:	683a      	ldr	r2, [r7, #0]
 8009304:	4413      	add	r3, r2
 8009306:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800930a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800930e:	b2db      	uxtb	r3, r3
 8009310:	4619      	mov	r1, r3
 8009312:	4871      	ldr	r0, [pc, #452]	@ (80094d8 <printStatus+0xd50>)
 8009314:	f009 f958 	bl	80125c8 <iprintf>
        printf("OTP1_ED:0x%X, ", IC[ic].statc.otp1_ed);
 8009318:	7bfb      	ldrb	r3, [r7, #15]
 800931a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800931e:	fb02 f303 	mul.w	r3, r2, r3
 8009322:	683a      	ldr	r2, [r7, #0]
 8009324:	4413      	add	r3, r2
 8009326:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800932a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800932e:	b2db      	uxtb	r3, r3
 8009330:	4619      	mov	r1, r3
 8009332:	486a      	ldr	r0, [pc, #424]	@ (80094dc <printStatus+0xd54>)
 8009334:	f009 f948 	bl	80125c8 <iprintf>
        printf("VD_UV:0x%X, ", IC[ic].statc.vd_uv);
 8009338:	7bfb      	ldrb	r3, [r7, #15]
 800933a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800933e:	fb02 f303 	mul.w	r3, r2, r3
 8009342:	683a      	ldr	r2, [r7, #0]
 8009344:	4413      	add	r3, r2
 8009346:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800934a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800934e:	b2db      	uxtb	r3, r3
 8009350:	4619      	mov	r1, r3
 8009352:	4863      	ldr	r0, [pc, #396]	@ (80094e0 <printStatus+0xd58>)
 8009354:	f009 f938 	bl	80125c8 <iprintf>
        printf("VD_OV:0x%X, ", IC[ic].statc.vd_ov);
 8009358:	7bfb      	ldrb	r3, [r7, #15]
 800935a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800935e:	fb02 f303 	mul.w	r3, r2, r3
 8009362:	683a      	ldr	r2, [r7, #0]
 8009364:	4413      	add	r3, r2
 8009366:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800936a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800936e:	b2db      	uxtb	r3, r3
 8009370:	4619      	mov	r1, r3
 8009372:	485c      	ldr	r0, [pc, #368]	@ (80094e4 <printStatus+0xd5c>)
 8009374:	f009 f928 	bl	80125c8 <iprintf>
        printf("VA_UV:0x%X, ", IC[ic].statc.va_uv);
 8009378:	7bfb      	ldrb	r3, [r7, #15]
 800937a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800937e:	fb02 f303 	mul.w	r3, r2, r3
 8009382:	683a      	ldr	r2, [r7, #0]
 8009384:	4413      	add	r3, r2
 8009386:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800938a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800938e:	b2db      	uxtb	r3, r3
 8009390:	4619      	mov	r1, r3
 8009392:	4855      	ldr	r0, [pc, #340]	@ (80094e8 <printStatus+0xd60>)
 8009394:	f009 f918 	bl	80125c8 <iprintf>
        printf("VA_OV:0x%X\n", IC[ic].statc.va_ov);
 8009398:	7bfb      	ldrb	r3, [r7, #15]
 800939a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800939e:	fb02 f303 	mul.w	r3, r2, r3
 80093a2:	683a      	ldr	r2, [r7, #0]
 80093a4:	4413      	add	r3, r2
 80093a6:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80093aa:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80093ae:	b2db      	uxtb	r3, r3
 80093b0:	4619      	mov	r1, r3
 80093b2:	484e      	ldr	r0, [pc, #312]	@ (80094ec <printStatus+0xd64>)
 80093b4:	f009 f908 	bl	80125c8 <iprintf>

        printf("OSCCHK:0x%X, ", IC[ic].statc.oscchk);
 80093b8:	7bfb      	ldrb	r3, [r7, #15]
 80093ba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80093be:	fb02 f303 	mul.w	r3, r2, r3
 80093c2:	683a      	ldr	r2, [r7, #0]
 80093c4:	4413      	add	r3, r2
 80093c6:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 80093ca:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80093ce:	b2db      	uxtb	r3, r3
 80093d0:	4619      	mov	r1, r3
 80093d2:	4847      	ldr	r0, [pc, #284]	@ (80094f0 <printStatus+0xd68>)
 80093d4:	f009 f8f8 	bl	80125c8 <iprintf>
        printf("TMODCHK:0x%X, ", IC[ic].statc.tmodchk);
 80093d8:	7bfb      	ldrb	r3, [r7, #15]
 80093da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80093de:	fb02 f303 	mul.w	r3, r2, r3
 80093e2:	683a      	ldr	r2, [r7, #0]
 80093e4:	4413      	add	r3, r2
 80093e6:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 80093ea:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80093ee:	b2db      	uxtb	r3, r3
 80093f0:	4619      	mov	r1, r3
 80093f2:	4840      	ldr	r0, [pc, #256]	@ (80094f4 <printStatus+0xd6c>)
 80093f4:	f009 f8e8 	bl	80125c8 <iprintf>
        printf("THSD:0x%X, ", IC[ic].statc.thsd);
 80093f8:	7bfb      	ldrb	r3, [r7, #15]
 80093fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80093fe:	fb02 f303 	mul.w	r3, r2, r3
 8009402:	683a      	ldr	r2, [r7, #0]
 8009404:	4413      	add	r3, r2
 8009406:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800940a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800940e:	b2db      	uxtb	r3, r3
 8009410:	4619      	mov	r1, r3
 8009412:	4839      	ldr	r0, [pc, #228]	@ (80094f8 <printStatus+0xd70>)
 8009414:	f009 f8d8 	bl	80125c8 <iprintf>
        printf("SLEEP:0x%X, ", IC[ic].statc.sleep);
 8009418:	7bfb      	ldrb	r3, [r7, #15]
 800941a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800941e:	fb02 f303 	mul.w	r3, r2, r3
 8009422:	683a      	ldr	r2, [r7, #0]
 8009424:	4413      	add	r3, r2
 8009426:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800942a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800942e:	b2db      	uxtb	r3, r3
 8009430:	4619      	mov	r1, r3
 8009432:	4832      	ldr	r0, [pc, #200]	@ (80094fc <printStatus+0xd74>)
 8009434:	f009 f8c8 	bl	80125c8 <iprintf>
        printf("SPIFLT:0x%X, ", IC[ic].statc.spiflt);
 8009438:	7bfb      	ldrb	r3, [r7, #15]
 800943a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800943e:	fb02 f303 	mul.w	r3, r2, r3
 8009442:	683a      	ldr	r2, [r7, #0]
 8009444:	4413      	add	r3, r2
 8009446:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800944a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800944e:	b2db      	uxtb	r3, r3
 8009450:	4619      	mov	r1, r3
 8009452:	482b      	ldr	r0, [pc, #172]	@ (8009500 <printStatus+0xd78>)
 8009454:	f009 f8b8 	bl	80125c8 <iprintf>
        printf("COMP:0x%X, ", IC[ic].statc.comp);
 8009458:	7bfb      	ldrb	r3, [r7, #15]
 800945a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800945e:	fb02 f303 	mul.w	r3, r2, r3
 8009462:	683a      	ldr	r2, [r7, #0]
 8009464:	4413      	add	r3, r2
 8009466:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800946a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800946e:	b2db      	uxtb	r3, r3
 8009470:	4619      	mov	r1, r3
 8009472:	4824      	ldr	r0, [pc, #144]	@ (8009504 <printStatus+0xd7c>)
 8009474:	f009 f8a8 	bl	80125c8 <iprintf>
        printf("VDEL:0x%X, ", IC[ic].statc.vdel);
 8009478:	7bfb      	ldrb	r3, [r7, #15]
 800947a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800947e:	fb02 f303 	mul.w	r3, r2, r3
 8009482:	683a      	ldr	r2, [r7, #0]
 8009484:	4413      	add	r3, r2
 8009486:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800948a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800948e:	b2db      	uxtb	r3, r3
 8009490:	4619      	mov	r1, r3
 8009492:	e039      	b.n	8009508 <printStatus+0xd80>
 8009494:	f3af 8000 	nop.w
 8009498:	eb851eb8 	.word	0xeb851eb8
 800949c:	3f7eb851 	.word	0x3f7eb851
 80094a0:	00000000 	.word	0x00000000
 80094a4:	40711000 	.word	0x40711000
 80094a8:	0801438c 	.word	0x0801438c
 80094ac:	08014398 	.word	0x08014398
 80094b0:	080143a4 	.word	0x080143a4
 80094b4:	0801470c 	.word	0x0801470c
 80094b8:	080143c8 	.word	0x080143c8
 80094bc:	080143d4 	.word	0x080143d4
 80094c0:	080143e0 	.word	0x080143e0
 80094c4:	08014718 	.word	0x08014718
 80094c8:	080143f8 	.word	0x080143f8
 80094cc:	08014404 	.word	0x08014404
 80094d0:	08014414 	.word	0x08014414
 80094d4:	08014424 	.word	0x08014424
 80094d8:	08014724 	.word	0x08014724
 80094dc:	08014444 	.word	0x08014444
 80094e0:	08014454 	.word	0x08014454
 80094e4:	08014464 	.word	0x08014464
 80094e8:	08014474 	.word	0x08014474
 80094ec:	08014484 	.word	0x08014484
 80094f0:	08014490 	.word	0x08014490
 80094f4:	080144a0 	.word	0x080144a0
 80094f8:	080144b0 	.word	0x080144b0
 80094fc:	080144bc 	.word	0x080144bc
 8009500:	080144cc 	.word	0x080144cc
 8009504:	080144dc 	.word	0x080144dc
 8009508:	48cc      	ldr	r0, [pc, #816]	@ (800983c <printStatus+0x10b4>)
 800950a:	f009 f85d 	bl	80125c8 <iprintf>
        printf("VDE:0x%X\n\n", IC[ic].statc.vde);
 800950e:	7bfb      	ldrb	r3, [r7, #15]
 8009510:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009514:	fb02 f303 	mul.w	r3, r2, r3
 8009518:	683a      	ldr	r2, [r7, #0]
 800951a:	4413      	add	r3, r2
 800951c:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 8009520:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009524:	b2db      	uxtb	r3, r3
 8009526:	4619      	mov	r1, r3
 8009528:	48c5      	ldr	r0, [pc, #788]	@ (8009840 <printStatus+0x10b8>)
 800952a:	f009 f84d 	bl	80125c8 <iprintf>

        printf("Status D:\n");
 800952e:	48c5      	ldr	r0, [pc, #788]	@ (8009844 <printStatus+0x10bc>)
 8009530:	f009 f8ba 	bl	80126a8 <puts>
        printf("C1UV:0x%X, ", IC[ic].statd.c_uv[0]);
 8009534:	7bfb      	ldrb	r3, [r7, #15]
 8009536:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800953a:	fb02 f303 	mul.w	r3, r2, r3
 800953e:	683a      	ldr	r2, [r7, #0]
 8009540:	4413      	add	r3, r2
 8009542:	f893 30ec 	ldrb.w	r3, [r3, #236]	@ 0xec
 8009546:	4619      	mov	r1, r3
 8009548:	48bf      	ldr	r0, [pc, #764]	@ (8009848 <printStatus+0x10c0>)
 800954a:	f009 f83d 	bl	80125c8 <iprintf>
        printf("C2UV:0x%X, ", IC[ic].statd.c_uv[1]);
 800954e:	7bfb      	ldrb	r3, [r7, #15]
 8009550:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009554:	fb02 f303 	mul.w	r3, r2, r3
 8009558:	683a      	ldr	r2, [r7, #0]
 800955a:	4413      	add	r3, r2
 800955c:	f893 30ed 	ldrb.w	r3, [r3, #237]	@ 0xed
 8009560:	4619      	mov	r1, r3
 8009562:	48ba      	ldr	r0, [pc, #744]	@ (800984c <printStatus+0x10c4>)
 8009564:	f009 f830 	bl	80125c8 <iprintf>
        printf("C3UV:0x%X, ", IC[ic].statd.c_uv[2]);
 8009568:	7bfb      	ldrb	r3, [r7, #15]
 800956a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800956e:	fb02 f303 	mul.w	r3, r2, r3
 8009572:	683a      	ldr	r2, [r7, #0]
 8009574:	4413      	add	r3, r2
 8009576:	f893 30ee 	ldrb.w	r3, [r3, #238]	@ 0xee
 800957a:	4619      	mov	r1, r3
 800957c:	48b4      	ldr	r0, [pc, #720]	@ (8009850 <printStatus+0x10c8>)
 800957e:	f009 f823 	bl	80125c8 <iprintf>
        printf("C4UV:0x%X, ", IC[ic].statd.c_uv[3]);
 8009582:	7bfb      	ldrb	r3, [r7, #15]
 8009584:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009588:	fb02 f303 	mul.w	r3, r2, r3
 800958c:	683a      	ldr	r2, [r7, #0]
 800958e:	4413      	add	r3, r2
 8009590:	f893 30ef 	ldrb.w	r3, [r3, #239]	@ 0xef
 8009594:	4619      	mov	r1, r3
 8009596:	48af      	ldr	r0, [pc, #700]	@ (8009854 <printStatus+0x10cc>)
 8009598:	f009 f816 	bl	80125c8 <iprintf>
        printf("C5UV:0x%X, ", IC[ic].statd.c_uv[4]);
 800959c:	7bfb      	ldrb	r3, [r7, #15]
 800959e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80095a2:	fb02 f303 	mul.w	r3, r2, r3
 80095a6:	683a      	ldr	r2, [r7, #0]
 80095a8:	4413      	add	r3, r2
 80095aa:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 80095ae:	4619      	mov	r1, r3
 80095b0:	48a9      	ldr	r0, [pc, #676]	@ (8009858 <printStatus+0x10d0>)
 80095b2:	f009 f809 	bl	80125c8 <iprintf>
        printf("C6UV:0x%X, ", IC[ic].statd.c_uv[5]);
 80095b6:	7bfb      	ldrb	r3, [r7, #15]
 80095b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80095bc:	fb02 f303 	mul.w	r3, r2, r3
 80095c0:	683a      	ldr	r2, [r7, #0]
 80095c2:	4413      	add	r3, r2
 80095c4:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 80095c8:	4619      	mov	r1, r3
 80095ca:	48a4      	ldr	r0, [pc, #656]	@ (800985c <printStatus+0x10d4>)
 80095cc:	f008 fffc 	bl	80125c8 <iprintf>
        printf("C7UV:0x%X, ", IC[ic].statd.c_uv[6]);
 80095d0:	7bfb      	ldrb	r3, [r7, #15]
 80095d2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80095d6:	fb02 f303 	mul.w	r3, r2, r3
 80095da:	683a      	ldr	r2, [r7, #0]
 80095dc:	4413      	add	r3, r2
 80095de:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 80095e2:	4619      	mov	r1, r3
 80095e4:	489e      	ldr	r0, [pc, #632]	@ (8009860 <printStatus+0x10d8>)
 80095e6:	f008 ffef 	bl	80125c8 <iprintf>
        printf("C8UV:0x%X, ", IC[ic].statd.c_uv[7]);
 80095ea:	7bfb      	ldrb	r3, [r7, #15]
 80095ec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80095f0:	fb02 f303 	mul.w	r3, r2, r3
 80095f4:	683a      	ldr	r2, [r7, #0]
 80095f6:	4413      	add	r3, r2
 80095f8:	f893 30f3 	ldrb.w	r3, [r3, #243]	@ 0xf3
 80095fc:	4619      	mov	r1, r3
 80095fe:	4899      	ldr	r0, [pc, #612]	@ (8009864 <printStatus+0x10dc>)
 8009600:	f008 ffe2 	bl	80125c8 <iprintf>
        printf("C9UV:0x%X, ", IC[ic].statd.c_uv[8]);
 8009604:	7bfb      	ldrb	r3, [r7, #15]
 8009606:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800960a:	fb02 f303 	mul.w	r3, r2, r3
 800960e:	683a      	ldr	r2, [r7, #0]
 8009610:	4413      	add	r3, r2
 8009612:	f893 30f4 	ldrb.w	r3, [r3, #244]	@ 0xf4
 8009616:	4619      	mov	r1, r3
 8009618:	4893      	ldr	r0, [pc, #588]	@ (8009868 <printStatus+0x10e0>)
 800961a:	f008 ffd5 	bl	80125c8 <iprintf>
        printf("C10UV:0x%X, ", IC[ic].statd.c_uv[9]);
 800961e:	7bfb      	ldrb	r3, [r7, #15]
 8009620:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009624:	fb02 f303 	mul.w	r3, r2, r3
 8009628:	683a      	ldr	r2, [r7, #0]
 800962a:	4413      	add	r3, r2
 800962c:	f893 30f5 	ldrb.w	r3, [r3, #245]	@ 0xf5
 8009630:	4619      	mov	r1, r3
 8009632:	488e      	ldr	r0, [pc, #568]	@ (800986c <printStatus+0x10e4>)
 8009634:	f008 ffc8 	bl	80125c8 <iprintf>
        printf("C11UV:0x%X, ", IC[ic].statd.c_uv[10]);
 8009638:	7bfb      	ldrb	r3, [r7, #15]
 800963a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800963e:	fb02 f303 	mul.w	r3, r2, r3
 8009642:	683a      	ldr	r2, [r7, #0]
 8009644:	4413      	add	r3, r2
 8009646:	f893 30f6 	ldrb.w	r3, [r3, #246]	@ 0xf6
 800964a:	4619      	mov	r1, r3
 800964c:	4888      	ldr	r0, [pc, #544]	@ (8009870 <printStatus+0x10e8>)
 800964e:	f008 ffbb 	bl	80125c8 <iprintf>
        printf("C12UV:0x%X, ", IC[ic].statd.c_uv[11]);
 8009652:	7bfb      	ldrb	r3, [r7, #15]
 8009654:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009658:	fb02 f303 	mul.w	r3, r2, r3
 800965c:	683a      	ldr	r2, [r7, #0]
 800965e:	4413      	add	r3, r2
 8009660:	f893 30f7 	ldrb.w	r3, [r3, #247]	@ 0xf7
 8009664:	4619      	mov	r1, r3
 8009666:	4883      	ldr	r0, [pc, #524]	@ (8009874 <printStatus+0x10ec>)
 8009668:	f008 ffae 	bl	80125c8 <iprintf>
        printf("C13UV:0x%X, ", IC[ic].statd.c_uv[12]);
 800966c:	7bfb      	ldrb	r3, [r7, #15]
 800966e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009672:	fb02 f303 	mul.w	r3, r2, r3
 8009676:	683a      	ldr	r2, [r7, #0]
 8009678:	4413      	add	r3, r2
 800967a:	f893 30f8 	ldrb.w	r3, [r3, #248]	@ 0xf8
 800967e:	4619      	mov	r1, r3
 8009680:	487d      	ldr	r0, [pc, #500]	@ (8009878 <printStatus+0x10f0>)
 8009682:	f008 ffa1 	bl	80125c8 <iprintf>
        printf("C14UV:0x%X, ", IC[ic].statd.c_uv[13]);
 8009686:	7bfb      	ldrb	r3, [r7, #15]
 8009688:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800968c:	fb02 f303 	mul.w	r3, r2, r3
 8009690:	683a      	ldr	r2, [r7, #0]
 8009692:	4413      	add	r3, r2
 8009694:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 8009698:	4619      	mov	r1, r3
 800969a:	4878      	ldr	r0, [pc, #480]	@ (800987c <printStatus+0x10f4>)
 800969c:	f008 ff94 	bl	80125c8 <iprintf>
        printf("C15UV:0x%X, ", IC[ic].statd.c_uv[14]);
 80096a0:	7bfb      	ldrb	r3, [r7, #15]
 80096a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80096a6:	fb02 f303 	mul.w	r3, r2, r3
 80096aa:	683a      	ldr	r2, [r7, #0]
 80096ac:	4413      	add	r3, r2
 80096ae:	f893 30fa 	ldrb.w	r3, [r3, #250]	@ 0xfa
 80096b2:	4619      	mov	r1, r3
 80096b4:	4872      	ldr	r0, [pc, #456]	@ (8009880 <printStatus+0x10f8>)
 80096b6:	f008 ff87 	bl	80125c8 <iprintf>
        printf("C16UV:0x%X\n", IC[ic].statd.c_uv[15]);
 80096ba:	7bfb      	ldrb	r3, [r7, #15]
 80096bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80096c0:	fb02 f303 	mul.w	r3, r2, r3
 80096c4:	683a      	ldr	r2, [r7, #0]
 80096c6:	4413      	add	r3, r2
 80096c8:	f893 30fb 	ldrb.w	r3, [r3, #251]	@ 0xfb
 80096cc:	4619      	mov	r1, r3
 80096ce:	486d      	ldr	r0, [pc, #436]	@ (8009884 <printStatus+0x10fc>)
 80096d0:	f008 ff7a 	bl	80125c8 <iprintf>

        printf("C1OV:0x%X, ", IC[ic].statd.c_ov[0]);
 80096d4:	7bfb      	ldrb	r3, [r7, #15]
 80096d6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80096da:	fb02 f303 	mul.w	r3, r2, r3
 80096de:	683a      	ldr	r2, [r7, #0]
 80096e0:	4413      	add	r3, r2
 80096e2:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80096e6:	4619      	mov	r1, r3
 80096e8:	4867      	ldr	r0, [pc, #412]	@ (8009888 <printStatus+0x1100>)
 80096ea:	f008 ff6d 	bl	80125c8 <iprintf>
        printf("C2OV:0x%X, ", IC[ic].statd.c_ov[1]);
 80096ee:	7bfb      	ldrb	r3, [r7, #15]
 80096f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80096f4:	fb02 f303 	mul.w	r3, r2, r3
 80096f8:	683a      	ldr	r2, [r7, #0]
 80096fa:	4413      	add	r3, r2
 80096fc:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8009700:	4619      	mov	r1, r3
 8009702:	4862      	ldr	r0, [pc, #392]	@ (800988c <printStatus+0x1104>)
 8009704:	f008 ff60 	bl	80125c8 <iprintf>
        printf("C3OV:0x%X, ", IC[ic].statd.c_ov[2]);
 8009708:	7bfb      	ldrb	r3, [r7, #15]
 800970a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800970e:	fb02 f303 	mul.w	r3, r2, r3
 8009712:	683a      	ldr	r2, [r7, #0]
 8009714:	4413      	add	r3, r2
 8009716:	f893 30de 	ldrb.w	r3, [r3, #222]	@ 0xde
 800971a:	4619      	mov	r1, r3
 800971c:	485c      	ldr	r0, [pc, #368]	@ (8009890 <printStatus+0x1108>)
 800971e:	f008 ff53 	bl	80125c8 <iprintf>
        printf("C4OV:0x%X, ", IC[ic].statd.c_ov[3]);
 8009722:	7bfb      	ldrb	r3, [r7, #15]
 8009724:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009728:	fb02 f303 	mul.w	r3, r2, r3
 800972c:	683a      	ldr	r2, [r7, #0]
 800972e:	4413      	add	r3, r2
 8009730:	f893 30df 	ldrb.w	r3, [r3, #223]	@ 0xdf
 8009734:	4619      	mov	r1, r3
 8009736:	4857      	ldr	r0, [pc, #348]	@ (8009894 <printStatus+0x110c>)
 8009738:	f008 ff46 	bl	80125c8 <iprintf>
        printf("C5OV:0x%X, ", IC[ic].statd.c_ov[4]);
 800973c:	7bfb      	ldrb	r3, [r7, #15]
 800973e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009742:	fb02 f303 	mul.w	r3, r2, r3
 8009746:	683a      	ldr	r2, [r7, #0]
 8009748:	4413      	add	r3, r2
 800974a:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800974e:	4619      	mov	r1, r3
 8009750:	4851      	ldr	r0, [pc, #324]	@ (8009898 <printStatus+0x1110>)
 8009752:	f008 ff39 	bl	80125c8 <iprintf>
        printf("C6OV:0x%X, ", IC[ic].statd.c_ov[5]);
 8009756:	7bfb      	ldrb	r3, [r7, #15]
 8009758:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800975c:	fb02 f303 	mul.w	r3, r2, r3
 8009760:	683a      	ldr	r2, [r7, #0]
 8009762:	4413      	add	r3, r2
 8009764:	f893 30e1 	ldrb.w	r3, [r3, #225]	@ 0xe1
 8009768:	4619      	mov	r1, r3
 800976a:	484c      	ldr	r0, [pc, #304]	@ (800989c <printStatus+0x1114>)
 800976c:	f008 ff2c 	bl	80125c8 <iprintf>
        printf("C7OV:0x%X, ", IC[ic].statd.c_ov[6]);
 8009770:	7bfb      	ldrb	r3, [r7, #15]
 8009772:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009776:	fb02 f303 	mul.w	r3, r2, r3
 800977a:	683a      	ldr	r2, [r7, #0]
 800977c:	4413      	add	r3, r2
 800977e:	f893 30e2 	ldrb.w	r3, [r3, #226]	@ 0xe2
 8009782:	4619      	mov	r1, r3
 8009784:	4846      	ldr	r0, [pc, #280]	@ (80098a0 <printStatus+0x1118>)
 8009786:	f008 ff1f 	bl	80125c8 <iprintf>
        printf("C8OV:0x%X, ", IC[ic].statd.c_ov[7]);
 800978a:	7bfb      	ldrb	r3, [r7, #15]
 800978c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009790:	fb02 f303 	mul.w	r3, r2, r3
 8009794:	683a      	ldr	r2, [r7, #0]
 8009796:	4413      	add	r3, r2
 8009798:	f893 30e3 	ldrb.w	r3, [r3, #227]	@ 0xe3
 800979c:	4619      	mov	r1, r3
 800979e:	4841      	ldr	r0, [pc, #260]	@ (80098a4 <printStatus+0x111c>)
 80097a0:	f008 ff12 	bl	80125c8 <iprintf>
        printf("C9OV:0x%X, ", IC[ic].statd.c_ov[8]);
 80097a4:	7bfb      	ldrb	r3, [r7, #15]
 80097a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80097aa:	fb02 f303 	mul.w	r3, r2, r3
 80097ae:	683a      	ldr	r2, [r7, #0]
 80097b0:	4413      	add	r3, r2
 80097b2:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 80097b6:	4619      	mov	r1, r3
 80097b8:	483b      	ldr	r0, [pc, #236]	@ (80098a8 <printStatus+0x1120>)
 80097ba:	f008 ff05 	bl	80125c8 <iprintf>
        printf("C10OV:0x%X, ", IC[ic].statd.c_ov[9]);
 80097be:	7bfb      	ldrb	r3, [r7, #15]
 80097c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80097c4:	fb02 f303 	mul.w	r3, r2, r3
 80097c8:	683a      	ldr	r2, [r7, #0]
 80097ca:	4413      	add	r3, r2
 80097cc:	f893 30e5 	ldrb.w	r3, [r3, #229]	@ 0xe5
 80097d0:	4619      	mov	r1, r3
 80097d2:	4836      	ldr	r0, [pc, #216]	@ (80098ac <printStatus+0x1124>)
 80097d4:	f008 fef8 	bl	80125c8 <iprintf>
        printf("C11OV:0x%X, ", IC[ic].statd.c_ov[10]);
 80097d8:	7bfb      	ldrb	r3, [r7, #15]
 80097da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80097de:	fb02 f303 	mul.w	r3, r2, r3
 80097e2:	683a      	ldr	r2, [r7, #0]
 80097e4:	4413      	add	r3, r2
 80097e6:	f893 30e6 	ldrb.w	r3, [r3, #230]	@ 0xe6
 80097ea:	4619      	mov	r1, r3
 80097ec:	4830      	ldr	r0, [pc, #192]	@ (80098b0 <printStatus+0x1128>)
 80097ee:	f008 feeb 	bl	80125c8 <iprintf>
        printf("C12OV:0x%X, ", IC[ic].statd.c_ov[11]);
 80097f2:	7bfb      	ldrb	r3, [r7, #15]
 80097f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80097f8:	fb02 f303 	mul.w	r3, r2, r3
 80097fc:	683a      	ldr	r2, [r7, #0]
 80097fe:	4413      	add	r3, r2
 8009800:	f893 30e7 	ldrb.w	r3, [r3, #231]	@ 0xe7
 8009804:	4619      	mov	r1, r3
 8009806:	482b      	ldr	r0, [pc, #172]	@ (80098b4 <printStatus+0x112c>)
 8009808:	f008 fede 	bl	80125c8 <iprintf>
        printf("C13OV:0x%X, ", IC[ic].statd.c_ov[12]);
 800980c:	7bfb      	ldrb	r3, [r7, #15]
 800980e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009812:	fb02 f303 	mul.w	r3, r2, r3
 8009816:	683a      	ldr	r2, [r7, #0]
 8009818:	4413      	add	r3, r2
 800981a:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 800981e:	4619      	mov	r1, r3
 8009820:	4825      	ldr	r0, [pc, #148]	@ (80098b8 <printStatus+0x1130>)
 8009822:	f008 fed1 	bl	80125c8 <iprintf>
        printf("C14OV:0x%X, ", IC[ic].statd.c_ov[13]);
 8009826:	7bfb      	ldrb	r3, [r7, #15]
 8009828:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800982c:	fb02 f303 	mul.w	r3, r2, r3
 8009830:	683a      	ldr	r2, [r7, #0]
 8009832:	4413      	add	r3, r2
 8009834:	f893 30e9 	ldrb.w	r3, [r3, #233]	@ 0xe9
 8009838:	4619      	mov	r1, r3
 800983a:	e03f      	b.n	80098bc <printStatus+0x1134>
 800983c:	080144e8 	.word	0x080144e8
 8009840:	08014734 	.word	0x08014734
 8009844:	08014500 	.word	0x08014500
 8009848:	0801450c 	.word	0x0801450c
 800984c:	08014518 	.word	0x08014518
 8009850:	08014524 	.word	0x08014524
 8009854:	08014530 	.word	0x08014530
 8009858:	0801453c 	.word	0x0801453c
 800985c:	08014548 	.word	0x08014548
 8009860:	08014554 	.word	0x08014554
 8009864:	08014560 	.word	0x08014560
 8009868:	0801456c 	.word	0x0801456c
 800986c:	08014578 	.word	0x08014578
 8009870:	08014588 	.word	0x08014588
 8009874:	08014598 	.word	0x08014598
 8009878:	080145a8 	.word	0x080145a8
 800987c:	080145b8 	.word	0x080145b8
 8009880:	080145c8 	.word	0x080145c8
 8009884:	080145d8 	.word	0x080145d8
 8009888:	080145e4 	.word	0x080145e4
 800988c:	080145f0 	.word	0x080145f0
 8009890:	080145fc 	.word	0x080145fc
 8009894:	08014608 	.word	0x08014608
 8009898:	08014614 	.word	0x08014614
 800989c:	08014620 	.word	0x08014620
 80098a0:	0801462c 	.word	0x0801462c
 80098a4:	08014638 	.word	0x08014638
 80098a8:	08014644 	.word	0x08014644
 80098ac:	08014650 	.word	0x08014650
 80098b0:	08014660 	.word	0x08014660
 80098b4:	08014670 	.word	0x08014670
 80098b8:	08014680 	.word	0x08014680
 80098bc:	4845      	ldr	r0, [pc, #276]	@ (80099d4 <printStatus+0x124c>)
 80098be:	f008 fe83 	bl	80125c8 <iprintf>
        printf("C15OV:0x%X, ", IC[ic].statd.c_ov[14]);
 80098c2:	7bfb      	ldrb	r3, [r7, #15]
 80098c4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80098c8:	fb02 f303 	mul.w	r3, r2, r3
 80098cc:	683a      	ldr	r2, [r7, #0]
 80098ce:	4413      	add	r3, r2
 80098d0:	f893 30ea 	ldrb.w	r3, [r3, #234]	@ 0xea
 80098d4:	4619      	mov	r1, r3
 80098d6:	4840      	ldr	r0, [pc, #256]	@ (80099d8 <printStatus+0x1250>)
 80098d8:	f008 fe76 	bl	80125c8 <iprintf>
        printf("C16OV:0x%X\n", IC[ic].statd.c_ov[15]);
 80098dc:	7bfb      	ldrb	r3, [r7, #15]
 80098de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80098e2:	fb02 f303 	mul.w	r3, r2, r3
 80098e6:	683a      	ldr	r2, [r7, #0]
 80098e8:	4413      	add	r3, r2
 80098ea:	f893 30eb 	ldrb.w	r3, [r3, #235]	@ 0xeb
 80098ee:	4619      	mov	r1, r3
 80098f0:	483a      	ldr	r0, [pc, #232]	@ (80099dc <printStatus+0x1254>)
 80098f2:	f008 fe69 	bl	80125c8 <iprintf>

        printf("CTS:0x%X, ", IC[ic].statd.cts);
 80098f6:	7bfb      	ldrb	r3, [r7, #15]
 80098f8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80098fc:	fb02 f303 	mul.w	r3, r2, r3
 8009900:	683a      	ldr	r2, [r7, #0]
 8009902:	4413      	add	r3, r2
 8009904:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8009908:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800990c:	b2db      	uxtb	r3, r3
 800990e:	4619      	mov	r1, r3
 8009910:	4833      	ldr	r0, [pc, #204]	@ (80099e0 <printStatus+0x1258>)
 8009912:	f008 fe59 	bl	80125c8 <iprintf>
        printf("CT:0x%X\n\n", IC[ic].statd.ct);
 8009916:	7bfb      	ldrb	r3, [r7, #15]
 8009918:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800991c:	fb02 f303 	mul.w	r3, r2, r3
 8009920:	683a      	ldr	r2, [r7, #0]
 8009922:	4413      	add	r3, r2
 8009924:	f893 30fc 	ldrb.w	r3, [r3, #252]	@ 0xfc
 8009928:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800992c:	b2db      	uxtb	r3, r3
 800992e:	4619      	mov	r1, r3
 8009930:	482c      	ldr	r0, [pc, #176]	@ (80099e4 <printStatus+0x125c>)
 8009932:	f008 fe49 	bl	80125c8 <iprintf>

        printf("Status E:\n");
 8009936:	482c      	ldr	r0, [pc, #176]	@ (80099e8 <printStatus+0x1260>)
 8009938:	f008 feb6 	bl	80126a8 <puts>
        printf("GPI:0x%X, ", IC[ic].state.gpi);
 800993c:	7bfb      	ldrb	r3, [r7, #15]
 800993e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009942:	fb02 f303 	mul.w	r3, r2, r3
 8009946:	683a      	ldr	r2, [r7, #0]
 8009948:	4413      	add	r3, r2
 800994a:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
 800994e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009952:	b29b      	uxth	r3, r3
 8009954:	4619      	mov	r1, r3
 8009956:	4825      	ldr	r0, [pc, #148]	@ (80099ec <printStatus+0x1264>)
 8009958:	f008 fe36 	bl	80125c8 <iprintf>
        printf("REV_ID:0x%X\n\n", IC[ic].state.rev);
 800995c:	7bfb      	ldrb	r3, [r7, #15]
 800995e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009962:	fb02 f303 	mul.w	r3, r2, r3
 8009966:	683a      	ldr	r2, [r7, #0]
 8009968:	4413      	add	r3, r2
 800996a:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 800996e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8009972:	b2db      	uxtb	r3, r3
 8009974:	4619      	mov	r1, r3
 8009976:	481e      	ldr	r0, [pc, #120]	@ (80099f0 <printStatus+0x1268>)
 8009978:	f008 fe26 	bl	80125c8 <iprintf>

        printf("CCount:%d, ", IC[ic].cccrc.cmd_cntr);
 800997c:	7bfb      	ldrb	r3, [r7, #15]
 800997e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8009982:	fb02 f303 	mul.w	r3, r2, r3
 8009986:	683a      	ldr	r2, [r7, #0]
 8009988:	4413      	add	r3, r2
 800998a:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 800998e:	4619      	mov	r1, r3
 8009990:	4818      	ldr	r0, [pc, #96]	@ (80099f4 <printStatus+0x126c>)
 8009992:	f008 fe19 	bl	80125c8 <iprintf>
        printf("PECError:%d\n\n", IC[ic].cccrc.stat_pec);
 8009996:	7bfb      	ldrb	r3, [r7, #15]
 8009998:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800999c:	fb02 f303 	mul.w	r3, r2, r3
 80099a0:	683a      	ldr	r2, [r7, #0]
 80099a2:	4413      	add	r3, r2
 80099a4:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 80099a8:	4619      	mov	r1, r3
 80099aa:	4813      	ldr	r0, [pc, #76]	@ (80099f8 <printStatus+0x1270>)
 80099ac:	f008 fe0c 	bl	80125c8 <iprintf>
 80099b0:	e002      	b.n	80099b8 <printStatus+0x1230>
      }
      else{ printf("Wrong Register Group Select\n"); }
 80099b2:	4812      	ldr	r0, [pc, #72]	@ (80099fc <printStatus+0x1274>)
 80099b4:	f008 fe78 	bl	80126a8 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 80099b8:	7bfb      	ldrb	r3, [r7, #15]
 80099ba:	3301      	adds	r3, #1
 80099bc:	73fb      	strb	r3, [r7, #15]
 80099be:	7bfa      	ldrb	r2, [r7, #15]
 80099c0:	79fb      	ldrb	r3, [r7, #7]
 80099c2:	429a      	cmp	r2, r3
 80099c4:	f4fe aef0 	bcc.w	80087a8 <printStatus+0x20>
    }
  }
}
 80099c8:	bf00      	nop
 80099ca:	bf00      	nop
 80099cc:	3710      	adds	r7, #16
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	08014690 	.word	0x08014690
 80099d8:	080146a0 	.word	0x080146a0
 80099dc:	080146b0 	.word	0x080146b0
 80099e0:	080146bc 	.word	0x080146bc
 80099e4:	08014740 	.word	0x08014740
 80099e8:	080146e4 	.word	0x080146e4
 80099ec:	080146f0 	.word	0x080146f0
 80099f0:	0801474c 	.word	0x0801474c
 80099f4:	080143bc 	.word	0x080143bc
 80099f8:	080142a8 	.word	0x080142a8
 80099fc:	08014144 	.word	0x08014144

08009a00 <printPollAdcConvTime>:
 * @return None
 *
 *******************************************************************************
*/
void printPollAdcConvTime(int count)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b082      	sub	sp, #8
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
  printf("Adc Conversion Time = %fms\n", (float)(count/64000.0));
 8009a08:	6878      	ldr	r0, [r7, #4]
 8009a0a:	f7f6 fd83 	bl	8000514 <__aeabi_i2d>
 8009a0e:	f04f 0200 	mov.w	r2, #0
 8009a12:	4b0b      	ldr	r3, [pc, #44]	@ (8009a40 <printPollAdcConvTime+0x40>)
 8009a14:	f7f6 ff12 	bl	800083c <__aeabi_ddiv>
 8009a18:	4602      	mov	r2, r0
 8009a1a:	460b      	mov	r3, r1
 8009a1c:	4610      	mov	r0, r2
 8009a1e:	4619      	mov	r1, r3
 8009a20:	f7f6 fff4 	bl	8000a0c <__aeabi_d2f>
 8009a24:	4603      	mov	r3, r0
 8009a26:	4618      	mov	r0, r3
 8009a28:	f7f6 fd86 	bl	8000538 <__aeabi_f2d>
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	460b      	mov	r3, r1
 8009a30:	4804      	ldr	r0, [pc, #16]	@ (8009a44 <printPollAdcConvTime+0x44>)
 8009a32:	f008 fdc9 	bl	80125c8 <iprintf>
}
 8009a36:	bf00      	nop
 8009a38:	3708      	adds	r7, #8
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	bd80      	pop	{r7, pc}
 8009a3e:	bf00      	nop
 8009a40:	40ef4000 	.word	0x40ef4000
 8009a44:	08014ae0 	.word	0x08014ae0

08009a48 <printMenu>:
 * @return None
 *
 *******************************************************************************
*/
void printMenu()
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	af00      	add	r7, sp, #0
  printf("List of ADBMS6830 Command:\n");
 8009a4c:	4826      	ldr	r0, [pc, #152]	@ (8009ae8 <printMenu+0xa0>)
 8009a4e:	f008 fe2b 	bl	80126a8 <puts>
  printf("Write and Read Configuration: 1 \n");
 8009a52:	4826      	ldr	r0, [pc, #152]	@ (8009aec <printMenu+0xa4>)
 8009a54:	f008 fe28 	bl	80126a8 <puts>
  printf("Read Configuration: 2 \n");
 8009a58:	4825      	ldr	r0, [pc, #148]	@ (8009af0 <printMenu+0xa8>)
 8009a5a:	f008 fe25 	bl	80126a8 <puts>
  printf("Start Cell Voltage Conversion: 3 \n");
 8009a5e:	4825      	ldr	r0, [pc, #148]	@ (8009af4 <printMenu+0xac>)
 8009a60:	f008 fe22 	bl	80126a8 <puts>
  printf("Read Cell Voltages: 4 \n");
 8009a64:	4824      	ldr	r0, [pc, #144]	@ (8009af8 <printMenu+0xb0>)
 8009a66:	f008 fe1f 	bl	80126a8 <puts>
  printf("Start S-Voltage Conversion: 5 \n");
 8009a6a:	4824      	ldr	r0, [pc, #144]	@ (8009afc <printMenu+0xb4>)
 8009a6c:	f008 fe1c 	bl	80126a8 <puts>
  printf("Read S-Voltages: 6 \n");
 8009a70:	4823      	ldr	r0, [pc, #140]	@ (8009b00 <printMenu+0xb8>)
 8009a72:	f008 fe19 	bl	80126a8 <puts>
  printf("Start Avg Cell Voltage Conversion: 7 \n");
 8009a76:	4823      	ldr	r0, [pc, #140]	@ (8009b04 <printMenu+0xbc>)
 8009a78:	f008 fe16 	bl	80126a8 <puts>
  printf("Read Avg Cell Voltages: 8 \n");
 8009a7c:	4822      	ldr	r0, [pc, #136]	@ (8009b08 <printMenu+0xc0>)
 8009a7e:	f008 fe13 	bl	80126a8 <puts>
  printf("Start F-Cell Voltage Conversion: 9 \n");
 8009a82:	4822      	ldr	r0, [pc, #136]	@ (8009b0c <printMenu+0xc4>)
 8009a84:	f008 fe10 	bl	80126a8 <puts>
  printf("Read F-Cell Voltages: 10 \n");
 8009a88:	4821      	ldr	r0, [pc, #132]	@ (8009b10 <printMenu+0xc8>)
 8009a8a:	f008 fe0d 	bl	80126a8 <puts>
  printf("Start Aux Voltage Conversion: 11 \n");
 8009a8e:	4821      	ldr	r0, [pc, #132]	@ (8009b14 <printMenu+0xcc>)
 8009a90:	f008 fe0a 	bl	80126a8 <puts>
  printf("Read Aux Voltages: 12 \n");
 8009a94:	4820      	ldr	r0, [pc, #128]	@ (8009b18 <printMenu+0xd0>)
 8009a96:	f008 fe07 	bl	80126a8 <puts>
  printf("Start RAux Voltage Conversion: 13 \n");
 8009a9a:	4820      	ldr	r0, [pc, #128]	@ (8009b1c <printMenu+0xd4>)
 8009a9c:	f008 fe04 	bl	80126a8 <puts>
  printf("Read RAux Voltages: 14 \n");
 8009aa0:	481f      	ldr	r0, [pc, #124]	@ (8009b20 <printMenu+0xd8>)
 8009aa2:	f008 fe01 	bl	80126a8 <puts>
  printf("Read Status Registers: 15 \n");
 8009aa6:	481f      	ldr	r0, [pc, #124]	@ (8009b24 <printMenu+0xdc>)
 8009aa8:	f008 fdfe 	bl	80126a8 <puts>
  printf("Loop Measurements: 16 \n");
 8009aac:	481e      	ldr	r0, [pc, #120]	@ (8009b28 <printMenu+0xe0>)
 8009aae:	f008 fdfb 	bl	80126a8 <puts>
  printf("Clear Cell registers: 17 \n");
 8009ab2:	481e      	ldr	r0, [pc, #120]	@ (8009b2c <printMenu+0xe4>)
 8009ab4:	f008 fdf8 	bl	80126a8 <puts>
  printf("Clear Aux registers: 18 \n");
 8009ab8:	481d      	ldr	r0, [pc, #116]	@ (8009b30 <printMenu+0xe8>)
 8009aba:	f008 fdf5 	bl	80126a8 <puts>
  printf("Clear Spin registers: 19 \n");
 8009abe:	481d      	ldr	r0, [pc, #116]	@ (8009b34 <printMenu+0xec>)
 8009ac0:	f008 fdf2 	bl	80126a8 <puts>
  printf("Clear Fcell registers: 20 \n");
 8009ac4:	481c      	ldr	r0, [pc, #112]	@ (8009b38 <printMenu+0xf0>)
 8009ac6:	f008 fdef 	bl	80126a8 <puts>

  printf("\n");
 8009aca:	200a      	movs	r0, #10
 8009acc:	f008 fd8e 	bl	80125ec <putchar>
  printf("Print '0' for menu\n");
 8009ad0:	481a      	ldr	r0, [pc, #104]	@ (8009b3c <printMenu+0xf4>)
 8009ad2:	f008 fde9 	bl	80126a8 <puts>
  printf("Please enter command: \n");
 8009ad6:	481a      	ldr	r0, [pc, #104]	@ (8009b40 <printMenu+0xf8>)
 8009ad8:	f008 fde6 	bl	80126a8 <puts>
  printf("\n\n");
 8009adc:	4819      	ldr	r0, [pc, #100]	@ (8009b44 <printMenu+0xfc>)
 8009ade:	f008 fde3 	bl	80126a8 <puts>
}
 8009ae2:	bf00      	nop
 8009ae4:	bd80      	pop	{r7, pc}
 8009ae6:	bf00      	nop
 8009ae8:	08014afc 	.word	0x08014afc
 8009aec:	08014b18 	.word	0x08014b18
 8009af0:	08014b3c 	.word	0x08014b3c
 8009af4:	08014b54 	.word	0x08014b54
 8009af8:	08014b78 	.word	0x08014b78
 8009afc:	08014b90 	.word	0x08014b90
 8009b00:	08014bb0 	.word	0x08014bb0
 8009b04:	08014bc4 	.word	0x08014bc4
 8009b08:	08014bec 	.word	0x08014bec
 8009b0c:	08014c08 	.word	0x08014c08
 8009b10:	08014c2c 	.word	0x08014c2c
 8009b14:	08014c48 	.word	0x08014c48
 8009b18:	08014c6c 	.word	0x08014c6c
 8009b1c:	08014c84 	.word	0x08014c84
 8009b20:	08014ca8 	.word	0x08014ca8
 8009b24:	08014cc0 	.word	0x08014cc0
 8009b28:	08014cdc 	.word	0x08014cdc
 8009b2c:	08014cf4 	.word	0x08014cf4
 8009b30:	08014d10 	.word	0x08014d10
 8009b34:	08014d2c 	.word	0x08014d2c
 8009b38:	08014d48 	.word	0x08014d48
 8009b3c:	08014d64 	.word	0x08014d64
 8009b40:	08014d78 	.word	0x08014d78
 8009b44:	08014388 	.word	0x08014388

08009b48 <getVoltage>:
 * @return voltage(float)
 *
 *******************************************************************************
*/
float getVoltage(int data)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b084      	sub	sp, #16
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
    float voltage_float; //voltage in Volts
    voltage_float = ((data + 10000) * 0.000150);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8009b56:	3310      	adds	r3, #16
 8009b58:	4618      	mov	r0, r3
 8009b5a:	f7f6 fcdb 	bl	8000514 <__aeabi_i2d>
 8009b5e:	a30a      	add	r3, pc, #40	@ (adr r3, 8009b88 <getVoltage+0x40>)
 8009b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b64:	f7f6 fd40 	bl	80005e8 <__aeabi_dmul>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	460b      	mov	r3, r1
 8009b6c:	4610      	mov	r0, r2
 8009b6e:	4619      	mov	r1, r3
 8009b70:	f7f6 ff4c 	bl	8000a0c <__aeabi_d2f>
 8009b74:	4603      	mov	r3, r0
 8009b76:	60fb      	str	r3, [r7, #12]
    return voltage_float;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	ee07 3a90 	vmov	s15, r3
}
 8009b7e:	eeb0 0a67 	vmov.f32	s0, s15
 8009b82:	3710      	adds	r7, #16
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}
 8009b88:	30553261 	.word	0x30553261
 8009b8c:	3f23a92a 	.word	0x3f23a92a

08009b90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009b94:	f000 fd2c 	bl	800a5f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009b98:	f000 f812 	bl	8009bc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8009b9c:	f000 f9b8 	bl	8009f10 <MX_GPIO_Init>
  MX_ADC1_Init();
 8009ba0:	f000 f87a 	bl	8009c98 <MX_ADC1_Init>
  MX_CAN1_Init();
 8009ba4:	f000 f8ca 	bl	8009d3c <MX_CAN1_Init>
  MX_CAN2_Init();
 8009ba8:	f000 f8fc 	bl	8009da4 <MX_CAN2_Init>
  MX_SPI1_Init();
 8009bac:	f000 f92e 	bl	8009e0c <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8009bb0:	f007 fe70 	bl	8011894 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8009bb4:	f000 f960 	bl	8009e78 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  adbms_main();
 8009bb8:	f7fc fdb6 	bl	8006728 <adbms_main>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8009bbc:	bf00      	nop
 8009bbe:	e7fd      	b.n	8009bbc <main+0x2c>

08009bc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b094      	sub	sp, #80	@ 0x50
 8009bc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009bc6:	f107 0320 	add.w	r3, r7, #32
 8009bca:	2230      	movs	r2, #48	@ 0x30
 8009bcc:	2100      	movs	r1, #0
 8009bce:	4618      	mov	r0, r3
 8009bd0:	f008 fe5c 	bl	801288c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009bd4:	f107 030c 	add.w	r3, r7, #12
 8009bd8:	2200      	movs	r2, #0
 8009bda:	601a      	str	r2, [r3, #0]
 8009bdc:	605a      	str	r2, [r3, #4]
 8009bde:	609a      	str	r2, [r3, #8]
 8009be0:	60da      	str	r2, [r3, #12]
 8009be2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8009be4:	2300      	movs	r3, #0
 8009be6:	60bb      	str	r3, [r7, #8]
 8009be8:	4b29      	ldr	r3, [pc, #164]	@ (8009c90 <SystemClock_Config+0xd0>)
 8009bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bec:	4a28      	ldr	r2, [pc, #160]	@ (8009c90 <SystemClock_Config+0xd0>)
 8009bee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009bf2:	6413      	str	r3, [r2, #64]	@ 0x40
 8009bf4:	4b26      	ldr	r3, [pc, #152]	@ (8009c90 <SystemClock_Config+0xd0>)
 8009bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009bfc:	60bb      	str	r3, [r7, #8]
 8009bfe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009c00:	2300      	movs	r3, #0
 8009c02:	607b      	str	r3, [r7, #4]
 8009c04:	4b23      	ldr	r3, [pc, #140]	@ (8009c94 <SystemClock_Config+0xd4>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	4a22      	ldr	r2, [pc, #136]	@ (8009c94 <SystemClock_Config+0xd4>)
 8009c0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009c0e:	6013      	str	r3, [r2, #0]
 8009c10:	4b20      	ldr	r3, [pc, #128]	@ (8009c94 <SystemClock_Config+0xd4>)
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009c18:	607b      	str	r3, [r7, #4]
 8009c1a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8009c1c:	2303      	movs	r3, #3
 8009c1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009c20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009c24:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009c26:	2301      	movs	r3, #1
 8009c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009c2a:	2310      	movs	r3, #16
 8009c2c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009c2e:	2302      	movs	r3, #2
 8009c30:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009c32:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8009c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8009c38:	230f      	movs	r3, #15
 8009c3a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8009c3c:	2390      	movs	r3, #144	@ 0x90
 8009c3e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009c40:	2302      	movs	r3, #2
 8009c42:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8009c44:	2305      	movs	r3, #5
 8009c46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009c48:	f107 0320 	add.w	r3, r7, #32
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	f002 fddd 	bl	800c80c <HAL_RCC_OscConfig>
 8009c52:	4603      	mov	r3, r0
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d001      	beq.n	8009c5c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8009c58:	f000 fa00 	bl	800a05c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009c5c:	230f      	movs	r3, #15
 8009c5e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8009c60:	2300      	movs	r3, #0
 8009c62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009c64:	2300      	movs	r3, #0
 8009c66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8009c70:	f107 030c 	add.w	r3, r7, #12
 8009c74:	2100      	movs	r1, #0
 8009c76:	4618      	mov	r0, r3
 8009c78:	f003 f840 	bl	800ccfc <HAL_RCC_ClockConfig>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d001      	beq.n	8009c86 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8009c82:	f000 f9eb 	bl	800a05c <Error_Handler>
  }
}
 8009c86:	bf00      	nop
 8009c88:	3750      	adds	r7, #80	@ 0x50
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}
 8009c8e:	bf00      	nop
 8009c90:	40023800 	.word	0x40023800
 8009c94:	40007000 	.word	0x40007000

08009c98 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b084      	sub	sp, #16
 8009c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8009c9e:	463b      	mov	r3, r7
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	601a      	str	r2, [r3, #0]
 8009ca4:	605a      	str	r2, [r3, #4]
 8009ca6:	609a      	str	r2, [r3, #8]
 8009ca8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8009caa:	4b21      	ldr	r3, [pc, #132]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009cac:	4a21      	ldr	r2, [pc, #132]	@ (8009d34 <MX_ADC1_Init+0x9c>)
 8009cae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8009cb0:	4b1f      	ldr	r3, [pc, #124]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8009cb6:	4b1e      	ldr	r3, [pc, #120]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009cb8:	2200      	movs	r2, #0
 8009cba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8009cbc:	4b1c      	ldr	r3, [pc, #112]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8009cc2:	4b1b      	ldr	r3, [pc, #108]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8009cc8:	4b19      	ldr	r3, [pc, #100]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009cca:	2200      	movs	r2, #0
 8009ccc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8009cd0:	4b17      	ldr	r3, [pc, #92]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009cd6:	4b16      	ldr	r3, [pc, #88]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009cd8:	4a17      	ldr	r2, [pc, #92]	@ (8009d38 <MX_ADC1_Init+0xa0>)
 8009cda:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009cdc:	4b14      	ldr	r3, [pc, #80]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009cde:	2200      	movs	r2, #0
 8009ce0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8009ce2:	4b13      	ldr	r3, [pc, #76]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009ce4:	2201      	movs	r2, #1
 8009ce6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8009ce8:	4b11      	ldr	r3, [pc, #68]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009cea:	2200      	movs	r2, #0
 8009cec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8009cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009cf6:	480e      	ldr	r0, [pc, #56]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009cf8:	f000 fd10 	bl	800a71c <HAL_ADC_Init>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d001      	beq.n	8009d06 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8009d02:	f000 f9ab 	bl	800a05c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8009d06:	2302      	movs	r3, #2
 8009d08:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009d12:	463b      	mov	r3, r7
 8009d14:	4619      	mov	r1, r3
 8009d16:	4806      	ldr	r0, [pc, #24]	@ (8009d30 <MX_ADC1_Init+0x98>)
 8009d18:	f000 fd44 	bl	800a7a4 <HAL_ADC_ConfigChannel>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d001      	beq.n	8009d26 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8009d22:	f000 f99b 	bl	800a05c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8009d26:	bf00      	nop
 8009d28:	3710      	adds	r7, #16
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}
 8009d2e:	bf00      	nop
 8009d30:	200004f4 	.word	0x200004f4
 8009d34:	40012000 	.word	0x40012000
 8009d38:	0f000001 	.word	0x0f000001

08009d3c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8009d40:	4b16      	ldr	r3, [pc, #88]	@ (8009d9c <MX_CAN1_Init+0x60>)
 8009d42:	4a17      	ldr	r2, [pc, #92]	@ (8009da0 <MX_CAN1_Init+0x64>)
 8009d44:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8009d46:	4b15      	ldr	r3, [pc, #84]	@ (8009d9c <MX_CAN1_Init+0x60>)
 8009d48:	2210      	movs	r2, #16
 8009d4a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8009d4c:	4b13      	ldr	r3, [pc, #76]	@ (8009d9c <MX_CAN1_Init+0x60>)
 8009d4e:	2200      	movs	r2, #0
 8009d50:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8009d52:	4b12      	ldr	r3, [pc, #72]	@ (8009d9c <MX_CAN1_Init+0x60>)
 8009d54:	2200      	movs	r2, #0
 8009d56:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8009d58:	4b10      	ldr	r3, [pc, #64]	@ (8009d9c <MX_CAN1_Init+0x60>)
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8009d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8009d9c <MX_CAN1_Init+0x60>)
 8009d60:	2200      	movs	r2, #0
 8009d62:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8009d64:	4b0d      	ldr	r3, [pc, #52]	@ (8009d9c <MX_CAN1_Init+0x60>)
 8009d66:	2200      	movs	r2, #0
 8009d68:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8009d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8009d9c <MX_CAN1_Init+0x60>)
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8009d70:	4b0a      	ldr	r3, [pc, #40]	@ (8009d9c <MX_CAN1_Init+0x60>)
 8009d72:	2200      	movs	r2, #0
 8009d74:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8009d76:	4b09      	ldr	r3, [pc, #36]	@ (8009d9c <MX_CAN1_Init+0x60>)
 8009d78:	2200      	movs	r2, #0
 8009d7a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8009d7c:	4b07      	ldr	r3, [pc, #28]	@ (8009d9c <MX_CAN1_Init+0x60>)
 8009d7e:	2200      	movs	r2, #0
 8009d80:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8009d82:	4b06      	ldr	r3, [pc, #24]	@ (8009d9c <MX_CAN1_Init+0x60>)
 8009d84:	2200      	movs	r2, #0
 8009d86:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8009d88:	4804      	ldr	r0, [pc, #16]	@ (8009d9c <MX_CAN1_Init+0x60>)
 8009d8a:	f000 ff29 	bl	800abe0 <HAL_CAN_Init>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d001      	beq.n	8009d98 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8009d94:	f000 f962 	bl	800a05c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8009d98:	bf00      	nop
 8009d9a:	bd80      	pop	{r7, pc}
 8009d9c:	2000053c 	.word	0x2000053c
 8009da0:	40006400 	.word	0x40006400

08009da4 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8009da8:	4b16      	ldr	r3, [pc, #88]	@ (8009e04 <MX_CAN2_Init+0x60>)
 8009daa:	4a17      	ldr	r2, [pc, #92]	@ (8009e08 <MX_CAN2_Init+0x64>)
 8009dac:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8009dae:	4b15      	ldr	r3, [pc, #84]	@ (8009e04 <MX_CAN2_Init+0x60>)
 8009db0:	2210      	movs	r2, #16
 8009db2:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8009db4:	4b13      	ldr	r3, [pc, #76]	@ (8009e04 <MX_CAN2_Init+0x60>)
 8009db6:	2200      	movs	r2, #0
 8009db8:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8009dba:	4b12      	ldr	r3, [pc, #72]	@ (8009e04 <MX_CAN2_Init+0x60>)
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8009dc0:	4b10      	ldr	r3, [pc, #64]	@ (8009e04 <MX_CAN2_Init+0x60>)
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8009dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8009e04 <MX_CAN2_Init+0x60>)
 8009dc8:	2200      	movs	r2, #0
 8009dca:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8009dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8009e04 <MX_CAN2_Init+0x60>)
 8009dce:	2200      	movs	r2, #0
 8009dd0:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8009dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8009e04 <MX_CAN2_Init+0x60>)
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8009dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8009e04 <MX_CAN2_Init+0x60>)
 8009dda:	2200      	movs	r2, #0
 8009ddc:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8009dde:	4b09      	ldr	r3, [pc, #36]	@ (8009e04 <MX_CAN2_Init+0x60>)
 8009de0:	2200      	movs	r2, #0
 8009de2:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8009de4:	4b07      	ldr	r3, [pc, #28]	@ (8009e04 <MX_CAN2_Init+0x60>)
 8009de6:	2200      	movs	r2, #0
 8009de8:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8009dea:	4b06      	ldr	r3, [pc, #24]	@ (8009e04 <MX_CAN2_Init+0x60>)
 8009dec:	2200      	movs	r2, #0
 8009dee:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8009df0:	4804      	ldr	r0, [pc, #16]	@ (8009e04 <MX_CAN2_Init+0x60>)
 8009df2:	f000 fef5 	bl	800abe0 <HAL_CAN_Init>
 8009df6:	4603      	mov	r3, r0
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d001      	beq.n	8009e00 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8009dfc:	f000 f92e 	bl	800a05c <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8009e00:	bf00      	nop
 8009e02:	bd80      	pop	{r7, pc}
 8009e04:	20000564 	.word	0x20000564
 8009e08:	40006800 	.word	0x40006800

08009e0c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8009e10:	4b17      	ldr	r3, [pc, #92]	@ (8009e70 <MX_SPI1_Init+0x64>)
 8009e12:	4a18      	ldr	r2, [pc, #96]	@ (8009e74 <MX_SPI1_Init+0x68>)
 8009e14:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8009e16:	4b16      	ldr	r3, [pc, #88]	@ (8009e70 <MX_SPI1_Init+0x64>)
 8009e18:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8009e1c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009e1e:	4b14      	ldr	r3, [pc, #80]	@ (8009e70 <MX_SPI1_Init+0x64>)
 8009e20:	2200      	movs	r2, #0
 8009e22:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8009e24:	4b12      	ldr	r3, [pc, #72]	@ (8009e70 <MX_SPI1_Init+0x64>)
 8009e26:	2200      	movs	r2, #0
 8009e28:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009e2a:	4b11      	ldr	r3, [pc, #68]	@ (8009e70 <MX_SPI1_Init+0x64>)
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009e30:	4b0f      	ldr	r3, [pc, #60]	@ (8009e70 <MX_SPI1_Init+0x64>)
 8009e32:	2200      	movs	r2, #0
 8009e34:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8009e36:	4b0e      	ldr	r3, [pc, #56]	@ (8009e70 <MX_SPI1_Init+0x64>)
 8009e38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009e3c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009e3e:	4b0c      	ldr	r3, [pc, #48]	@ (8009e70 <MX_SPI1_Init+0x64>)
 8009e40:	2200      	movs	r2, #0
 8009e42:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009e44:	4b0a      	ldr	r3, [pc, #40]	@ (8009e70 <MX_SPI1_Init+0x64>)
 8009e46:	2200      	movs	r2, #0
 8009e48:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8009e4a:	4b09      	ldr	r3, [pc, #36]	@ (8009e70 <MX_SPI1_Init+0x64>)
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009e50:	4b07      	ldr	r3, [pc, #28]	@ (8009e70 <MX_SPI1_Init+0x64>)
 8009e52:	2200      	movs	r2, #0
 8009e54:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8009e56:	4b06      	ldr	r3, [pc, #24]	@ (8009e70 <MX_SPI1_Init+0x64>)
 8009e58:	220a      	movs	r2, #10
 8009e5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009e5c:	4804      	ldr	r0, [pc, #16]	@ (8009e70 <MX_SPI1_Init+0x64>)
 8009e5e:	f003 f905 	bl	800d06c <HAL_SPI_Init>
 8009e62:	4603      	mov	r3, r0
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d001      	beq.n	8009e6c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8009e68:	f000 f8f8 	bl	800a05c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8009e6c:	bf00      	nop
 8009e6e:	bd80      	pop	{r7, pc}
 8009e70:	2000058c 	.word	0x2000058c
 8009e74:	40013000 	.word	0x40013000

08009e78 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b086      	sub	sp, #24
 8009e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009e7e:	f107 0308 	add.w	r3, r7, #8
 8009e82:	2200      	movs	r2, #0
 8009e84:	601a      	str	r2, [r3, #0]
 8009e86:	605a      	str	r2, [r3, #4]
 8009e88:	609a      	str	r2, [r3, #8]
 8009e8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009e8c:	463b      	mov	r3, r7
 8009e8e:	2200      	movs	r2, #0
 8009e90:	601a      	str	r2, [r3, #0]
 8009e92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8009e94:	4b1d      	ldr	r3, [pc, #116]	@ (8009f0c <MX_TIM2_Init+0x94>)
 8009e96:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009e9a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8009e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8009f0c <MX_TIM2_Init+0x94>)
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8009f0c <MX_TIM2_Init+0x94>)
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8009ea8:	4b18      	ldr	r3, [pc, #96]	@ (8009f0c <MX_TIM2_Init+0x94>)
 8009eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8009eae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009eb0:	4b16      	ldr	r3, [pc, #88]	@ (8009f0c <MX_TIM2_Init+0x94>)
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009eb6:	4b15      	ldr	r3, [pc, #84]	@ (8009f0c <MX_TIM2_Init+0x94>)
 8009eb8:	2200      	movs	r2, #0
 8009eba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8009ebc:	4813      	ldr	r0, [pc, #76]	@ (8009f0c <MX_TIM2_Init+0x94>)
 8009ebe:	f003 fea7 	bl	800dc10 <HAL_TIM_Base_Init>
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d001      	beq.n	8009ecc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8009ec8:	f000 f8c8 	bl	800a05c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009ecc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009ed0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8009ed2:	f107 0308 	add.w	r3, r7, #8
 8009ed6:	4619      	mov	r1, r3
 8009ed8:	480c      	ldr	r0, [pc, #48]	@ (8009f0c <MX_TIM2_Init+0x94>)
 8009eda:	f003 ff78 	bl	800ddce <HAL_TIM_ConfigClockSource>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d001      	beq.n	8009ee8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8009ee4:	f000 f8ba 	bl	800a05c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009eec:	2300      	movs	r3, #0
 8009eee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8009ef0:	463b      	mov	r3, r7
 8009ef2:	4619      	mov	r1, r3
 8009ef4:	4805      	ldr	r0, [pc, #20]	@ (8009f0c <MX_TIM2_Init+0x94>)
 8009ef6:	f004 f977 	bl	800e1e8 <HAL_TIMEx_MasterConfigSynchronization>
 8009efa:	4603      	mov	r3, r0
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d001      	beq.n	8009f04 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8009f00:	f000 f8ac 	bl	800a05c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8009f04:	bf00      	nop
 8009f06:	3718      	adds	r7, #24
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}
 8009f0c:	200005e4 	.word	0x200005e4

08009f10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b08a      	sub	sp, #40	@ 0x28
 8009f14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009f16:	f107 0314 	add.w	r3, r7, #20
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	601a      	str	r2, [r3, #0]
 8009f1e:	605a      	str	r2, [r3, #4]
 8009f20:	609a      	str	r2, [r3, #8]
 8009f22:	60da      	str	r2, [r3, #12]
 8009f24:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8009f26:	2300      	movs	r3, #0
 8009f28:	613b      	str	r3, [r7, #16]
 8009f2a:	4b48      	ldr	r3, [pc, #288]	@ (800a04c <MX_GPIO_Init+0x13c>)
 8009f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f2e:	4a47      	ldr	r2, [pc, #284]	@ (800a04c <MX_GPIO_Init+0x13c>)
 8009f30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8009f36:	4b45      	ldr	r3, [pc, #276]	@ (800a04c <MX_GPIO_Init+0x13c>)
 8009f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f3e:	613b      	str	r3, [r7, #16]
 8009f40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009f42:	2300      	movs	r3, #0
 8009f44:	60fb      	str	r3, [r7, #12]
 8009f46:	4b41      	ldr	r3, [pc, #260]	@ (800a04c <MX_GPIO_Init+0x13c>)
 8009f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f4a:	4a40      	ldr	r2, [pc, #256]	@ (800a04c <MX_GPIO_Init+0x13c>)
 8009f4c:	f043 0301 	orr.w	r3, r3, #1
 8009f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8009f52:	4b3e      	ldr	r3, [pc, #248]	@ (800a04c <MX_GPIO_Init+0x13c>)
 8009f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f56:	f003 0301 	and.w	r3, r3, #1
 8009f5a:	60fb      	str	r3, [r7, #12]
 8009f5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009f5e:	2300      	movs	r3, #0
 8009f60:	60bb      	str	r3, [r7, #8]
 8009f62:	4b3a      	ldr	r3, [pc, #232]	@ (800a04c <MX_GPIO_Init+0x13c>)
 8009f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f66:	4a39      	ldr	r2, [pc, #228]	@ (800a04c <MX_GPIO_Init+0x13c>)
 8009f68:	f043 0302 	orr.w	r3, r3, #2
 8009f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8009f6e:	4b37      	ldr	r3, [pc, #220]	@ (800a04c <MX_GPIO_Init+0x13c>)
 8009f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f72:	f003 0302 	and.w	r3, r3, #2
 8009f76:	60bb      	str	r3, [r7, #8]
 8009f78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	607b      	str	r3, [r7, #4]
 8009f7e:	4b33      	ldr	r3, [pc, #204]	@ (800a04c <MX_GPIO_Init+0x13c>)
 8009f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f82:	4a32      	ldr	r2, [pc, #200]	@ (800a04c <MX_GPIO_Init+0x13c>)
 8009f84:	f043 0304 	orr.w	r3, r3, #4
 8009f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8009f8a:	4b30      	ldr	r3, [pc, #192]	@ (800a04c <MX_GPIO_Init+0x13c>)
 8009f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f8e:	f003 0304 	and.w	r3, r3, #4
 8009f92:	607b      	str	r3, [r7, #4]
 8009f94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8009f96:	2200      	movs	r2, #0
 8009f98:	f44f 61e2 	mov.w	r1, #1808	@ 0x710
 8009f9c:	482c      	ldr	r0, [pc, #176]	@ (800a050 <MX_GPIO_Init+0x140>)
 8009f9e:	f001 f9c9 	bl	800b334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009fa8:	482a      	ldr	r0, [pc, #168]	@ (800a054 <MX_GPIO_Init+0x144>)
 8009faa:	f001 f9c3 	bl	800b334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8009fae:	2200      	movs	r2, #0
 8009fb0:	21e0      	movs	r1, #224	@ 0xe0
 8009fb2:	4829      	ldr	r0, [pc, #164]	@ (800a058 <MX_GPIO_Init+0x148>)
 8009fb4:	f001 f9be 	bl	800b334 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8009fb8:	f44f 63e2 	mov.w	r3, #1808	@ 0x710
 8009fbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009fbe:	2301      	movs	r3, #1
 8009fc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009fca:	f107 0314 	add.w	r3, r7, #20
 8009fce:	4619      	mov	r1, r3
 8009fd0:	481f      	ldr	r0, [pc, #124]	@ (800a050 <MX_GPIO_Init+0x140>)
 8009fd2:	f001 f813 	bl	800affc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8009fd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009fda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009fe4:	f107 0314 	add.w	r3, r7, #20
 8009fe8:	4619      	mov	r1, r3
 8009fea:	481b      	ldr	r0, [pc, #108]	@ (800a058 <MX_GPIO_Init+0x148>)
 8009fec:	f001 f806 	bl	800affc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8009ff0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8009ff4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009ffe:	f107 0314 	add.w	r3, r7, #20
 800a002:	4619      	mov	r1, r3
 800a004:	4813      	ldr	r0, [pc, #76]	@ (800a054 <MX_GPIO_Init+0x144>)
 800a006:	f000 fff9 	bl	800affc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a00a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a00e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a010:	2301      	movs	r3, #1
 800a012:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a014:	2300      	movs	r3, #0
 800a016:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a018:	2300      	movs	r3, #0
 800a01a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a01c:	f107 0314 	add.w	r3, r7, #20
 800a020:	4619      	mov	r1, r3
 800a022:	480c      	ldr	r0, [pc, #48]	@ (800a054 <MX_GPIO_Init+0x144>)
 800a024:	f000 ffea 	bl	800affc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800a028:	23e0      	movs	r3, #224	@ 0xe0
 800a02a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a02c:	2301      	movs	r3, #1
 800a02e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a030:	2300      	movs	r3, #0
 800a032:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a034:	2300      	movs	r3, #0
 800a036:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a038:	f107 0314 	add.w	r3, r7, #20
 800a03c:	4619      	mov	r1, r3
 800a03e:	4806      	ldr	r0, [pc, #24]	@ (800a058 <MX_GPIO_Init+0x148>)
 800a040:	f000 ffdc 	bl	800affc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800a044:	bf00      	nop
 800a046:	3728      	adds	r7, #40	@ 0x28
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}
 800a04c:	40023800 	.word	0x40023800
 800a050:	40020000 	.word	0x40020000
 800a054:	40020800 	.word	0x40020800
 800a058:	40020400 	.word	0x40020400

0800a05c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a05c:	b480      	push	{r7}
 800a05e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800a060:	b672      	cpsid	i
}
 800a062:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a064:	bf00      	nop
 800a066:	e7fd      	b.n	800a064 <Error_Handler+0x8>

0800a068 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a068:	b480      	push	{r7}
 800a06a:	b083      	sub	sp, #12
 800a06c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a06e:	2300      	movs	r3, #0
 800a070:	607b      	str	r3, [r7, #4]
 800a072:	4b10      	ldr	r3, [pc, #64]	@ (800a0b4 <HAL_MspInit+0x4c>)
 800a074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a076:	4a0f      	ldr	r2, [pc, #60]	@ (800a0b4 <HAL_MspInit+0x4c>)
 800a078:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a07c:	6453      	str	r3, [r2, #68]	@ 0x44
 800a07e:	4b0d      	ldr	r3, [pc, #52]	@ (800a0b4 <HAL_MspInit+0x4c>)
 800a080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a082:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a086:	607b      	str	r3, [r7, #4]
 800a088:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a08a:	2300      	movs	r3, #0
 800a08c:	603b      	str	r3, [r7, #0]
 800a08e:	4b09      	ldr	r3, [pc, #36]	@ (800a0b4 <HAL_MspInit+0x4c>)
 800a090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a092:	4a08      	ldr	r2, [pc, #32]	@ (800a0b4 <HAL_MspInit+0x4c>)
 800a094:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a098:	6413      	str	r3, [r2, #64]	@ 0x40
 800a09a:	4b06      	ldr	r3, [pc, #24]	@ (800a0b4 <HAL_MspInit+0x4c>)
 800a09c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a09e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a0a2:	603b      	str	r3, [r7, #0]
 800a0a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a0a6:	bf00      	nop
 800a0a8:	370c      	adds	r7, #12
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b0:	4770      	bx	lr
 800a0b2:	bf00      	nop
 800a0b4:	40023800 	.word	0x40023800

0800a0b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b08a      	sub	sp, #40	@ 0x28
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a0c0:	f107 0314 	add.w	r3, r7, #20
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	601a      	str	r2, [r3, #0]
 800a0c8:	605a      	str	r2, [r3, #4]
 800a0ca:	609a      	str	r2, [r3, #8]
 800a0cc:	60da      	str	r2, [r3, #12]
 800a0ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a24      	ldr	r2, [pc, #144]	@ (800a168 <HAL_ADC_MspInit+0xb0>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d141      	bne.n	800a15e <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800a0da:	2300      	movs	r3, #0
 800a0dc:	613b      	str	r3, [r7, #16]
 800a0de:	4b23      	ldr	r3, [pc, #140]	@ (800a16c <HAL_ADC_MspInit+0xb4>)
 800a0e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0e2:	4a22      	ldr	r2, [pc, #136]	@ (800a16c <HAL_ADC_MspInit+0xb4>)
 800a0e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a0e8:	6453      	str	r3, [r2, #68]	@ 0x44
 800a0ea:	4b20      	ldr	r3, [pc, #128]	@ (800a16c <HAL_ADC_MspInit+0xb4>)
 800a0ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0f2:	613b      	str	r3, [r7, #16]
 800a0f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	60fb      	str	r3, [r7, #12]
 800a0fa:	4b1c      	ldr	r3, [pc, #112]	@ (800a16c <HAL_ADC_MspInit+0xb4>)
 800a0fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0fe:	4a1b      	ldr	r2, [pc, #108]	@ (800a16c <HAL_ADC_MspInit+0xb4>)
 800a100:	f043 0301 	orr.w	r3, r3, #1
 800a104:	6313      	str	r3, [r2, #48]	@ 0x30
 800a106:	4b19      	ldr	r3, [pc, #100]	@ (800a16c <HAL_ADC_MspInit+0xb4>)
 800a108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a10a:	f003 0301 	and.w	r3, r3, #1
 800a10e:	60fb      	str	r3, [r7, #12]
 800a110:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a112:	2300      	movs	r3, #0
 800a114:	60bb      	str	r3, [r7, #8]
 800a116:	4b15      	ldr	r3, [pc, #84]	@ (800a16c <HAL_ADC_MspInit+0xb4>)
 800a118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a11a:	4a14      	ldr	r2, [pc, #80]	@ (800a16c <HAL_ADC_MspInit+0xb4>)
 800a11c:	f043 0302 	orr.w	r3, r3, #2
 800a120:	6313      	str	r3, [r2, #48]	@ 0x30
 800a122:	4b12      	ldr	r3, [pc, #72]	@ (800a16c <HAL_ADC_MspInit+0xb4>)
 800a124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a126:	f003 0302 	and.w	r3, r3, #2
 800a12a:	60bb      	str	r3, [r7, #8]
 800a12c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800a12e:	2304      	movs	r3, #4
 800a130:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a132:	2303      	movs	r3, #3
 800a134:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a136:	2300      	movs	r3, #0
 800a138:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a13a:	f107 0314 	add.w	r3, r7, #20
 800a13e:	4619      	mov	r1, r3
 800a140:	480b      	ldr	r0, [pc, #44]	@ (800a170 <HAL_ADC_MspInit+0xb8>)
 800a142:	f000 ff5b 	bl	800affc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800a146:	2302      	movs	r3, #2
 800a148:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a14a:	2303      	movs	r3, #3
 800a14c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a14e:	2300      	movs	r3, #0
 800a150:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a152:	f107 0314 	add.w	r3, r7, #20
 800a156:	4619      	mov	r1, r3
 800a158:	4806      	ldr	r0, [pc, #24]	@ (800a174 <HAL_ADC_MspInit+0xbc>)
 800a15a:	f000 ff4f 	bl	800affc <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800a15e:	bf00      	nop
 800a160:	3728      	adds	r7, #40	@ 0x28
 800a162:	46bd      	mov	sp, r7
 800a164:	bd80      	pop	{r7, pc}
 800a166:	bf00      	nop
 800a168:	40012000 	.word	0x40012000
 800a16c:	40023800 	.word	0x40023800
 800a170:	40020000 	.word	0x40020000
 800a174:	40020400 	.word	0x40020400

0800a178 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b08c      	sub	sp, #48	@ 0x30
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a180:	f107 031c 	add.w	r3, r7, #28
 800a184:	2200      	movs	r2, #0
 800a186:	601a      	str	r2, [r3, #0]
 800a188:	605a      	str	r2, [r3, #4]
 800a18a:	609a      	str	r2, [r3, #8]
 800a18c:	60da      	str	r2, [r3, #12]
 800a18e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	4a43      	ldr	r2, [pc, #268]	@ (800a2a4 <HAL_CAN_MspInit+0x12c>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d136      	bne.n	800a208 <HAL_CAN_MspInit+0x90>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800a19a:	4b43      	ldr	r3, [pc, #268]	@ (800a2a8 <HAL_CAN_MspInit+0x130>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	3301      	adds	r3, #1
 800a1a0:	4a41      	ldr	r2, [pc, #260]	@ (800a2a8 <HAL_CAN_MspInit+0x130>)
 800a1a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800a1a4:	4b40      	ldr	r3, [pc, #256]	@ (800a2a8 <HAL_CAN_MspInit+0x130>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	2b01      	cmp	r3, #1
 800a1aa:	d10d      	bne.n	800a1c8 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	61bb      	str	r3, [r7, #24]
 800a1b0:	4b3e      	ldr	r3, [pc, #248]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a1b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1b4:	4a3d      	ldr	r2, [pc, #244]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a1b6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a1ba:	6413      	str	r3, [r2, #64]	@ 0x40
 800a1bc:	4b3b      	ldr	r3, [pc, #236]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a1be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a1c4:	61bb      	str	r3, [r7, #24]
 800a1c6:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	617b      	str	r3, [r7, #20]
 800a1cc:	4b37      	ldr	r3, [pc, #220]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a1ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1d0:	4a36      	ldr	r2, [pc, #216]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a1d2:	f043 0302 	orr.w	r3, r3, #2
 800a1d6:	6313      	str	r3, [r2, #48]	@ 0x30
 800a1d8:	4b34      	ldr	r3, [pc, #208]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a1da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1dc:	f003 0302 	and.w	r3, r3, #2
 800a1e0:	617b      	str	r3, [r7, #20]
 800a1e2:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a1e4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800a1e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a1ea:	2302      	movs	r3, #2
 800a1ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a1f2:	2303      	movs	r3, #3
 800a1f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800a1f6:	2309      	movs	r3, #9
 800a1f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a1fa:	f107 031c 	add.w	r3, r7, #28
 800a1fe:	4619      	mov	r1, r3
 800a200:	482b      	ldr	r0, [pc, #172]	@ (800a2b0 <HAL_CAN_MspInit+0x138>)
 800a202:	f000 fefb 	bl	800affc <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 800a206:	e048      	b.n	800a29a <HAL_CAN_MspInit+0x122>
  else if(hcan->Instance==CAN2)
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	4a29      	ldr	r2, [pc, #164]	@ (800a2b4 <HAL_CAN_MspInit+0x13c>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	d143      	bne.n	800a29a <HAL_CAN_MspInit+0x122>
    __HAL_RCC_CAN2_CLK_ENABLE();
 800a212:	2300      	movs	r3, #0
 800a214:	613b      	str	r3, [r7, #16]
 800a216:	4b25      	ldr	r3, [pc, #148]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a21a:	4a24      	ldr	r2, [pc, #144]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a21c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a220:	6413      	str	r3, [r2, #64]	@ 0x40
 800a222:	4b22      	ldr	r3, [pc, #136]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a226:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a22a:	613b      	str	r3, [r7, #16]
 800a22c:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 800a22e:	4b1e      	ldr	r3, [pc, #120]	@ (800a2a8 <HAL_CAN_MspInit+0x130>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	3301      	adds	r3, #1
 800a234:	4a1c      	ldr	r2, [pc, #112]	@ (800a2a8 <HAL_CAN_MspInit+0x130>)
 800a236:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800a238:	4b1b      	ldr	r3, [pc, #108]	@ (800a2a8 <HAL_CAN_MspInit+0x130>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	2b01      	cmp	r3, #1
 800a23e:	d10d      	bne.n	800a25c <HAL_CAN_MspInit+0xe4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800a240:	2300      	movs	r3, #0
 800a242:	60fb      	str	r3, [r7, #12]
 800a244:	4b19      	ldr	r3, [pc, #100]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a248:	4a18      	ldr	r2, [pc, #96]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a24a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a24e:	6413      	str	r3, [r2, #64]	@ 0x40
 800a250:	4b16      	ldr	r3, [pc, #88]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a254:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a258:	60fb      	str	r3, [r7, #12]
 800a25a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a25c:	2300      	movs	r3, #0
 800a25e:	60bb      	str	r3, [r7, #8]
 800a260:	4b12      	ldr	r3, [pc, #72]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a264:	4a11      	ldr	r2, [pc, #68]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a266:	f043 0302 	orr.w	r3, r3, #2
 800a26a:	6313      	str	r3, [r2, #48]	@ 0x30
 800a26c:	4b0f      	ldr	r3, [pc, #60]	@ (800a2ac <HAL_CAN_MspInit+0x134>)
 800a26e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a270:	f003 0302 	and.w	r3, r3, #2
 800a274:	60bb      	str	r3, [r7, #8]
 800a276:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800a278:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800a27c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a27e:	2302      	movs	r3, #2
 800a280:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a282:	2300      	movs	r3, #0
 800a284:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a286:	2303      	movs	r3, #3
 800a288:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800a28a:	2309      	movs	r3, #9
 800a28c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a28e:	f107 031c 	add.w	r3, r7, #28
 800a292:	4619      	mov	r1, r3
 800a294:	4806      	ldr	r0, [pc, #24]	@ (800a2b0 <HAL_CAN_MspInit+0x138>)
 800a296:	f000 feb1 	bl	800affc <HAL_GPIO_Init>
}
 800a29a:	bf00      	nop
 800a29c:	3730      	adds	r7, #48	@ 0x30
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
 800a2a2:	bf00      	nop
 800a2a4:	40006400 	.word	0x40006400
 800a2a8:	2000062c 	.word	0x2000062c
 800a2ac:	40023800 	.word	0x40023800
 800a2b0:	40020400 	.word	0x40020400
 800a2b4:	40006800 	.word	0x40006800

0800a2b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b08a      	sub	sp, #40	@ 0x28
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a2c0:	f107 0314 	add.w	r3, r7, #20
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	601a      	str	r2, [r3, #0]
 800a2c8:	605a      	str	r2, [r3, #4]
 800a2ca:	609a      	str	r2, [r3, #8]
 800a2cc:	60da      	str	r2, [r3, #12]
 800a2ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	4a19      	ldr	r2, [pc, #100]	@ (800a33c <HAL_SPI_MspInit+0x84>)
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d12b      	bne.n	800a332 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800a2da:	2300      	movs	r3, #0
 800a2dc:	613b      	str	r3, [r7, #16]
 800a2de:	4b18      	ldr	r3, [pc, #96]	@ (800a340 <HAL_SPI_MspInit+0x88>)
 800a2e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2e2:	4a17      	ldr	r2, [pc, #92]	@ (800a340 <HAL_SPI_MspInit+0x88>)
 800a2e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a2e8:	6453      	str	r3, [r2, #68]	@ 0x44
 800a2ea:	4b15      	ldr	r3, [pc, #84]	@ (800a340 <HAL_SPI_MspInit+0x88>)
 800a2ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a2f2:	613b      	str	r3, [r7, #16]
 800a2f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	60fb      	str	r3, [r7, #12]
 800a2fa:	4b11      	ldr	r3, [pc, #68]	@ (800a340 <HAL_SPI_MspInit+0x88>)
 800a2fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2fe:	4a10      	ldr	r2, [pc, #64]	@ (800a340 <HAL_SPI_MspInit+0x88>)
 800a300:	f043 0301 	orr.w	r3, r3, #1
 800a304:	6313      	str	r3, [r2, #48]	@ 0x30
 800a306:	4b0e      	ldr	r3, [pc, #56]	@ (800a340 <HAL_SPI_MspInit+0x88>)
 800a308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a30a:	f003 0301 	and.w	r3, r3, #1
 800a30e:	60fb      	str	r3, [r7, #12]
 800a310:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800a312:	23e0      	movs	r3, #224	@ 0xe0
 800a314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a316:	2302      	movs	r3, #2
 800a318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a31a:	2300      	movs	r3, #0
 800a31c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a31e:	2303      	movs	r3, #3
 800a320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800a322:	2305      	movs	r3, #5
 800a324:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a326:	f107 0314 	add.w	r3, r7, #20
 800a32a:	4619      	mov	r1, r3
 800a32c:	4805      	ldr	r0, [pc, #20]	@ (800a344 <HAL_SPI_MspInit+0x8c>)
 800a32e:	f000 fe65 	bl	800affc <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800a332:	bf00      	nop
 800a334:	3728      	adds	r7, #40	@ 0x28
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}
 800a33a:	bf00      	nop
 800a33c:	40013000 	.word	0x40013000
 800a340:	40023800 	.word	0x40023800
 800a344:	40020000 	.word	0x40020000

0800a348 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a348:	b480      	push	{r7}
 800a34a:	b085      	sub	sp, #20
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a358:	d10d      	bne.n	800a376 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a35a:	2300      	movs	r3, #0
 800a35c:	60fb      	str	r3, [r7, #12]
 800a35e:	4b09      	ldr	r3, [pc, #36]	@ (800a384 <HAL_TIM_Base_MspInit+0x3c>)
 800a360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a362:	4a08      	ldr	r2, [pc, #32]	@ (800a384 <HAL_TIM_Base_MspInit+0x3c>)
 800a364:	f043 0301 	orr.w	r3, r3, #1
 800a368:	6413      	str	r3, [r2, #64]	@ 0x40
 800a36a:	4b06      	ldr	r3, [pc, #24]	@ (800a384 <HAL_TIM_Base_MspInit+0x3c>)
 800a36c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a36e:	f003 0301 	and.w	r3, r3, #1
 800a372:	60fb      	str	r3, [r7, #12]
 800a374:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800a376:	bf00      	nop
 800a378:	3714      	adds	r7, #20
 800a37a:	46bd      	mov	sp, r7
 800a37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a380:	4770      	bx	lr
 800a382:	bf00      	nop
 800a384:	40023800 	.word	0x40023800

0800a388 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a388:	b480      	push	{r7}
 800a38a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800a38c:	bf00      	nop
 800a38e:	e7fd      	b.n	800a38c <NMI_Handler+0x4>

0800a390 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a390:	b480      	push	{r7}
 800a392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a394:	bf00      	nop
 800a396:	e7fd      	b.n	800a394 <HardFault_Handler+0x4>

0800a398 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a398:	b480      	push	{r7}
 800a39a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a39c:	bf00      	nop
 800a39e:	e7fd      	b.n	800a39c <MemManage_Handler+0x4>

0800a3a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a3a4:	bf00      	nop
 800a3a6:	e7fd      	b.n	800a3a4 <BusFault_Handler+0x4>

0800a3a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a3ac:	bf00      	nop
 800a3ae:	e7fd      	b.n	800a3ac <UsageFault_Handler+0x4>

0800a3b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a3b0:	b480      	push	{r7}
 800a3b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a3b4:	bf00      	nop
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr

0800a3be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a3be:	b480      	push	{r7}
 800a3c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a3c2:	bf00      	nop
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ca:	4770      	bx	lr

0800a3cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a3d0:	bf00      	nop
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr

0800a3da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a3da:	b580      	push	{r7, lr}
 800a3dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a3de:	f000 f959 	bl	800a694 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a3e2:	bf00      	nop
 800a3e4:	bd80      	pop	{r7, pc}
	...

0800a3e8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800a3ec:	4802      	ldr	r0, [pc, #8]	@ (800a3f8 <OTG_FS_IRQHandler+0x10>)
 800a3ee:	f001 f8fe 	bl	800b5ee <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800a3f2:	bf00      	nop
 800a3f4:	bd80      	pop	{r7, pc}
 800a3f6:	bf00      	nop
 800a3f8:	20001b18 	.word	0x20001b18

0800a3fc <_kill>:
{
  return 1;
}

int _kill(int pid, int sig)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b082      	sub	sp, #8
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
 800a404:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800a406:	f008 fa9f 	bl	8012948 <__errno>
 800a40a:	4603      	mov	r3, r0
 800a40c:	2216      	movs	r2, #22
 800a40e:	601a      	str	r2, [r3, #0]
  return -1;
 800a410:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a414:	4618      	mov	r0, r3
 800a416:	3708      	adds	r7, #8
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}

0800a41c <_exit>:

void _exit (int status)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b082      	sub	sp, #8
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800a424:	f04f 31ff 	mov.w	r1, #4294967295
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f7ff ffe7 	bl	800a3fc <_kill>
  while (1) {}    /* Make sure we hang here */
 800a42e:	bf00      	nop
 800a430:	e7fd      	b.n	800a42e <_exit+0x12>

0800a432 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a432:	b580      	push	{r7, lr}
 800a434:	b086      	sub	sp, #24
 800a436:	af00      	add	r7, sp, #0
 800a438:	60f8      	str	r0, [r7, #12]
 800a43a:	60b9      	str	r1, [r7, #8]
 800a43c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a43e:	2300      	movs	r3, #0
 800a440:	617b      	str	r3, [r7, #20]
 800a442:	e00a      	b.n	800a45a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800a444:	f3af 8000 	nop.w
 800a448:	4601      	mov	r1, r0
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	1c5a      	adds	r2, r3, #1
 800a44e:	60ba      	str	r2, [r7, #8]
 800a450:	b2ca      	uxtb	r2, r1
 800a452:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	3301      	adds	r3, #1
 800a458:	617b      	str	r3, [r7, #20]
 800a45a:	697a      	ldr	r2, [r7, #20]
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	429a      	cmp	r2, r3
 800a460:	dbf0      	blt.n	800a444 <_read+0x12>
  }

  return len;
 800a462:	687b      	ldr	r3, [r7, #4]
}
 800a464:	4618      	mov	r0, r3
 800a466:	3718      	adds	r7, #24
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}

0800a46c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b086      	sub	sp, #24
 800a470:	af00      	add	r7, sp, #0
 800a472:	60f8      	str	r0, [r7, #12]
 800a474:	60b9      	str	r1, [r7, #8]
 800a476:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a478:	2300      	movs	r3, #0
 800a47a:	617b      	str	r3, [r7, #20]
 800a47c:	e009      	b.n	800a492 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	1c5a      	adds	r2, r3, #1
 800a482:	60ba      	str	r2, [r7, #8]
 800a484:	781b      	ldrb	r3, [r3, #0]
 800a486:	4618      	mov	r0, r3
 800a488:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a48c:	697b      	ldr	r3, [r7, #20]
 800a48e:	3301      	adds	r3, #1
 800a490:	617b      	str	r3, [r7, #20]
 800a492:	697a      	ldr	r2, [r7, #20]
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	429a      	cmp	r2, r3
 800a498:	dbf1      	blt.n	800a47e <_write+0x12>
  }
  return len;
 800a49a:	687b      	ldr	r3, [r7, #4]
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3718      	adds	r7, #24
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}

0800a4a4 <_close>:

int _close(int file)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b083      	sub	sp, #12
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800a4ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	370c      	adds	r7, #12
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr

0800a4bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b083      	sub	sp, #12
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800a4cc:	605a      	str	r2, [r3, #4]
  return 0;
 800a4ce:	2300      	movs	r3, #0
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	370c      	adds	r7, #12
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4da:	4770      	bx	lr

0800a4dc <_isatty>:

int _isatty(int file)
{
 800a4dc:	b480      	push	{r7}
 800a4de:	b083      	sub	sp, #12
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800a4e4:	2301      	movs	r3, #1
}
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	370c      	adds	r7, #12
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f0:	4770      	bx	lr

0800a4f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a4f2:	b480      	push	{r7}
 800a4f4:	b085      	sub	sp, #20
 800a4f6:	af00      	add	r7, sp, #0
 800a4f8:	60f8      	str	r0, [r7, #12]
 800a4fa:	60b9      	str	r1, [r7, #8]
 800a4fc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800a4fe:	2300      	movs	r3, #0
}
 800a500:	4618      	mov	r0, r3
 800a502:	3714      	adds	r7, #20
 800a504:	46bd      	mov	sp, r7
 800a506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50a:	4770      	bx	lr

0800a50c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b086      	sub	sp, #24
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a514:	4a14      	ldr	r2, [pc, #80]	@ (800a568 <_sbrk+0x5c>)
 800a516:	4b15      	ldr	r3, [pc, #84]	@ (800a56c <_sbrk+0x60>)
 800a518:	1ad3      	subs	r3, r2, r3
 800a51a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a520:	4b13      	ldr	r3, [pc, #76]	@ (800a570 <_sbrk+0x64>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d102      	bne.n	800a52e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a528:	4b11      	ldr	r3, [pc, #68]	@ (800a570 <_sbrk+0x64>)
 800a52a:	4a12      	ldr	r2, [pc, #72]	@ (800a574 <_sbrk+0x68>)
 800a52c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a52e:	4b10      	ldr	r3, [pc, #64]	@ (800a570 <_sbrk+0x64>)
 800a530:	681a      	ldr	r2, [r3, #0]
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	4413      	add	r3, r2
 800a536:	693a      	ldr	r2, [r7, #16]
 800a538:	429a      	cmp	r2, r3
 800a53a:	d207      	bcs.n	800a54c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a53c:	f008 fa04 	bl	8012948 <__errno>
 800a540:	4603      	mov	r3, r0
 800a542:	220c      	movs	r2, #12
 800a544:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a546:	f04f 33ff 	mov.w	r3, #4294967295
 800a54a:	e009      	b.n	800a560 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a54c:	4b08      	ldr	r3, [pc, #32]	@ (800a570 <_sbrk+0x64>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a552:	4b07      	ldr	r3, [pc, #28]	@ (800a570 <_sbrk+0x64>)
 800a554:	681a      	ldr	r2, [r3, #0]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	4413      	add	r3, r2
 800a55a:	4a05      	ldr	r2, [pc, #20]	@ (800a570 <_sbrk+0x64>)
 800a55c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a55e:	68fb      	ldr	r3, [r7, #12]
}
 800a560:	4618      	mov	r0, r3
 800a562:	3718      	adds	r7, #24
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}
 800a568:	20020000 	.word	0x20020000
 800a56c:	00000400 	.word	0x00000400
 800a570:	20000630 	.word	0x20000630
 800a574:	20002368 	.word	0x20002368

0800a578 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a578:	b480      	push	{r7}
 800a57a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a57c:	4b06      	ldr	r3, [pc, #24]	@ (800a598 <SystemInit+0x20>)
 800a57e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a582:	4a05      	ldr	r2, [pc, #20]	@ (800a598 <SystemInit+0x20>)
 800a584:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a588:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800a58c:	bf00      	nop
 800a58e:	46bd      	mov	sp, r7
 800a590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a594:	4770      	bx	lr
 800a596:	bf00      	nop
 800a598:	e000ed00 	.word	0xe000ed00

0800a59c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800a59c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800a5d4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800a5a0:	f7ff ffea 	bl	800a578 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800a5a4:	480c      	ldr	r0, [pc, #48]	@ (800a5d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800a5a6:	490d      	ldr	r1, [pc, #52]	@ (800a5dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800a5a8:	4a0d      	ldr	r2, [pc, #52]	@ (800a5e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800a5aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a5ac:	e002      	b.n	800a5b4 <LoopCopyDataInit>

0800a5ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a5ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a5b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a5b2:	3304      	adds	r3, #4

0800a5b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a5b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a5b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a5b8:	d3f9      	bcc.n	800a5ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a5ba:	4a0a      	ldr	r2, [pc, #40]	@ (800a5e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800a5bc:	4c0a      	ldr	r4, [pc, #40]	@ (800a5e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800a5be:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a5c0:	e001      	b.n	800a5c6 <LoopFillZerobss>

0800a5c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a5c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a5c4:	3204      	adds	r2, #4

0800a5c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a5c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a5c8:	d3fb      	bcc.n	800a5c2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800a5ca:	f008 f9c3 	bl	8012954 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a5ce:	f7ff fadf 	bl	8009b90 <main>
  bx  lr    
 800a5d2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800a5d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800a5d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a5dc:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 800a5e0:	08015154 	.word	0x08015154
  ldr r2, =_sbss
 800a5e4:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 800a5e8:	20002368 	.word	0x20002368

0800a5ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a5ec:	e7fe      	b.n	800a5ec <ADC_IRQHandler>
	...

0800a5f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800a5f4:	4b0e      	ldr	r3, [pc, #56]	@ (800a630 <HAL_Init+0x40>)
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	4a0d      	ldr	r2, [pc, #52]	@ (800a630 <HAL_Init+0x40>)
 800a5fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a5fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800a600:	4b0b      	ldr	r3, [pc, #44]	@ (800a630 <HAL_Init+0x40>)
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	4a0a      	ldr	r2, [pc, #40]	@ (800a630 <HAL_Init+0x40>)
 800a606:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a60a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800a60c:	4b08      	ldr	r3, [pc, #32]	@ (800a630 <HAL_Init+0x40>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	4a07      	ldr	r2, [pc, #28]	@ (800a630 <HAL_Init+0x40>)
 800a612:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a616:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a618:	2003      	movs	r0, #3
 800a61a:	f000 fcad 	bl	800af78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800a61e:	200f      	movs	r0, #15
 800a620:	f000 f808 	bl	800a634 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800a624:	f7ff fd20 	bl	800a068 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800a628:	2300      	movs	r3, #0
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	bd80      	pop	{r7, pc}
 800a62e:	bf00      	nop
 800a630:	40023c00 	.word	0x40023c00

0800a634 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b082      	sub	sp, #8
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800a63c:	4b12      	ldr	r3, [pc, #72]	@ (800a688 <HAL_InitTick+0x54>)
 800a63e:	681a      	ldr	r2, [r3, #0]
 800a640:	4b12      	ldr	r3, [pc, #72]	@ (800a68c <HAL_InitTick+0x58>)
 800a642:	781b      	ldrb	r3, [r3, #0]
 800a644:	4619      	mov	r1, r3
 800a646:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800a64a:	fbb3 f3f1 	udiv	r3, r3, r1
 800a64e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a652:	4618      	mov	r0, r3
 800a654:	f000 fcc5 	bl	800afe2 <HAL_SYSTICK_Config>
 800a658:	4603      	mov	r3, r0
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d001      	beq.n	800a662 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800a65e:	2301      	movs	r3, #1
 800a660:	e00e      	b.n	800a680 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2b0f      	cmp	r3, #15
 800a666:	d80a      	bhi.n	800a67e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a668:	2200      	movs	r2, #0
 800a66a:	6879      	ldr	r1, [r7, #4]
 800a66c:	f04f 30ff 	mov.w	r0, #4294967295
 800a670:	f000 fc8d 	bl	800af8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800a674:	4a06      	ldr	r2, [pc, #24]	@ (800a690 <HAL_InitTick+0x5c>)
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800a67a:	2300      	movs	r3, #0
 800a67c:	e000      	b.n	800a680 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800a67e:	2301      	movs	r3, #1
}
 800a680:	4618      	mov	r0, r3
 800a682:	3708      	adds	r7, #8
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}
 800a688:	200000cc 	.word	0x200000cc
 800a68c:	200000d4 	.word	0x200000d4
 800a690:	200000d0 	.word	0x200000d0

0800a694 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a694:	b480      	push	{r7}
 800a696:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a698:	4b06      	ldr	r3, [pc, #24]	@ (800a6b4 <HAL_IncTick+0x20>)
 800a69a:	781b      	ldrb	r3, [r3, #0]
 800a69c:	461a      	mov	r2, r3
 800a69e:	4b06      	ldr	r3, [pc, #24]	@ (800a6b8 <HAL_IncTick+0x24>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	4413      	add	r3, r2
 800a6a4:	4a04      	ldr	r2, [pc, #16]	@ (800a6b8 <HAL_IncTick+0x24>)
 800a6a6:	6013      	str	r3, [r2, #0]
}
 800a6a8:	bf00      	nop
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b0:	4770      	bx	lr
 800a6b2:	bf00      	nop
 800a6b4:	200000d4 	.word	0x200000d4
 800a6b8:	20000634 	.word	0x20000634

0800a6bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	af00      	add	r7, sp, #0
  return uwTick;
 800a6c0:	4b03      	ldr	r3, [pc, #12]	@ (800a6d0 <HAL_GetTick+0x14>)
 800a6c2:	681b      	ldr	r3, [r3, #0]
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6cc:	4770      	bx	lr
 800a6ce:	bf00      	nop
 800a6d0:	20000634 	.word	0x20000634

0800a6d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b084      	sub	sp, #16
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a6dc:	f7ff ffee 	bl	800a6bc <HAL_GetTick>
 800a6e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6ec:	d005      	beq.n	800a6fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800a6ee:	4b0a      	ldr	r3, [pc, #40]	@ (800a718 <HAL_Delay+0x44>)
 800a6f0:	781b      	ldrb	r3, [r3, #0]
 800a6f2:	461a      	mov	r2, r3
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	4413      	add	r3, r2
 800a6f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800a6fa:	bf00      	nop
 800a6fc:	f7ff ffde 	bl	800a6bc <HAL_GetTick>
 800a700:	4602      	mov	r2, r0
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	1ad3      	subs	r3, r2, r3
 800a706:	68fa      	ldr	r2, [r7, #12]
 800a708:	429a      	cmp	r2, r3
 800a70a:	d8f7      	bhi.n	800a6fc <HAL_Delay+0x28>
  {
  }
}
 800a70c:	bf00      	nop
 800a70e:	bf00      	nop
 800a710:	3710      	adds	r7, #16
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}
 800a716:	bf00      	nop
 800a718:	200000d4 	.word	0x200000d4

0800a71c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b084      	sub	sp, #16
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a724:	2300      	movs	r3, #0
 800a726:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d101      	bne.n	800a732 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800a72e:	2301      	movs	r3, #1
 800a730:	e033      	b.n	800a79a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a736:	2b00      	cmp	r3, #0
 800a738:	d109      	bne.n	800a74e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800a73a:	6878      	ldr	r0, [r7, #4]
 800a73c:	f7ff fcbc 	bl	800a0b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2200      	movs	r2, #0
 800a744:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2200      	movs	r2, #0
 800a74a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a752:	f003 0310 	and.w	r3, r3, #16
 800a756:	2b00      	cmp	r3, #0
 800a758:	d118      	bne.n	800a78c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a75e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800a762:	f023 0302 	bic.w	r3, r3, #2
 800a766:	f043 0202 	orr.w	r2, r3, #2
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f000 f93a 	bl	800a9e8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2200      	movs	r2, #0
 800a778:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a77e:	f023 0303 	bic.w	r3, r3, #3
 800a782:	f043 0201 	orr.w	r2, r3, #1
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	641a      	str	r2, [r3, #64]	@ 0x40
 800a78a:	e001      	b.n	800a790 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800a78c:	2301      	movs	r3, #1
 800a78e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2200      	movs	r2, #0
 800a794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800a798:	7bfb      	ldrb	r3, [r7, #15]
}
 800a79a:	4618      	mov	r0, r3
 800a79c:	3710      	adds	r7, #16
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}
	...

0800a7a4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b085      	sub	sp, #20
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
 800a7ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d101      	bne.n	800a7c0 <HAL_ADC_ConfigChannel+0x1c>
 800a7bc:	2302      	movs	r3, #2
 800a7be:	e105      	b.n	800a9cc <HAL_ADC_ConfigChannel+0x228>
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	2b09      	cmp	r3, #9
 800a7ce:	d925      	bls.n	800a81c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	68d9      	ldr	r1, [r3, #12]
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	b29b      	uxth	r3, r3
 800a7dc:	461a      	mov	r2, r3
 800a7de:	4613      	mov	r3, r2
 800a7e0:	005b      	lsls	r3, r3, #1
 800a7e2:	4413      	add	r3, r2
 800a7e4:	3b1e      	subs	r3, #30
 800a7e6:	2207      	movs	r2, #7
 800a7e8:	fa02 f303 	lsl.w	r3, r2, r3
 800a7ec:	43da      	mvns	r2, r3
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	400a      	ands	r2, r1
 800a7f4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	68d9      	ldr	r1, [r3, #12]
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	689a      	ldr	r2, [r3, #8]
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	b29b      	uxth	r3, r3
 800a806:	4618      	mov	r0, r3
 800a808:	4603      	mov	r3, r0
 800a80a:	005b      	lsls	r3, r3, #1
 800a80c:	4403      	add	r3, r0
 800a80e:	3b1e      	subs	r3, #30
 800a810:	409a      	lsls	r2, r3
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	430a      	orrs	r2, r1
 800a818:	60da      	str	r2, [r3, #12]
 800a81a:	e022      	b.n	800a862 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	6919      	ldr	r1, [r3, #16]
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	b29b      	uxth	r3, r3
 800a828:	461a      	mov	r2, r3
 800a82a:	4613      	mov	r3, r2
 800a82c:	005b      	lsls	r3, r3, #1
 800a82e:	4413      	add	r3, r2
 800a830:	2207      	movs	r2, #7
 800a832:	fa02 f303 	lsl.w	r3, r2, r3
 800a836:	43da      	mvns	r2, r3
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	400a      	ands	r2, r1
 800a83e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	6919      	ldr	r1, [r3, #16]
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	689a      	ldr	r2, [r3, #8]
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	b29b      	uxth	r3, r3
 800a850:	4618      	mov	r0, r3
 800a852:	4603      	mov	r3, r0
 800a854:	005b      	lsls	r3, r3, #1
 800a856:	4403      	add	r3, r0
 800a858:	409a      	lsls	r2, r3
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	430a      	orrs	r2, r1
 800a860:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	685b      	ldr	r3, [r3, #4]
 800a866:	2b06      	cmp	r3, #6
 800a868:	d824      	bhi.n	800a8b4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800a870:	683b      	ldr	r3, [r7, #0]
 800a872:	685a      	ldr	r2, [r3, #4]
 800a874:	4613      	mov	r3, r2
 800a876:	009b      	lsls	r3, r3, #2
 800a878:	4413      	add	r3, r2
 800a87a:	3b05      	subs	r3, #5
 800a87c:	221f      	movs	r2, #31
 800a87e:	fa02 f303 	lsl.w	r3, r2, r3
 800a882:	43da      	mvns	r2, r3
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	400a      	ands	r2, r1
 800a88a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	b29b      	uxth	r3, r3
 800a898:	4618      	mov	r0, r3
 800a89a:	683b      	ldr	r3, [r7, #0]
 800a89c:	685a      	ldr	r2, [r3, #4]
 800a89e:	4613      	mov	r3, r2
 800a8a0:	009b      	lsls	r3, r3, #2
 800a8a2:	4413      	add	r3, r2
 800a8a4:	3b05      	subs	r3, #5
 800a8a6:	fa00 f203 	lsl.w	r2, r0, r3
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	430a      	orrs	r2, r1
 800a8b0:	635a      	str	r2, [r3, #52]	@ 0x34
 800a8b2:	e04c      	b.n	800a94e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	2b0c      	cmp	r3, #12
 800a8ba:	d824      	bhi.n	800a906 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	685a      	ldr	r2, [r3, #4]
 800a8c6:	4613      	mov	r3, r2
 800a8c8:	009b      	lsls	r3, r3, #2
 800a8ca:	4413      	add	r3, r2
 800a8cc:	3b23      	subs	r3, #35	@ 0x23
 800a8ce:	221f      	movs	r2, #31
 800a8d0:	fa02 f303 	lsl.w	r3, r2, r3
 800a8d4:	43da      	mvns	r2, r3
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	400a      	ands	r2, r1
 800a8dc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	b29b      	uxth	r3, r3
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	685a      	ldr	r2, [r3, #4]
 800a8f0:	4613      	mov	r3, r2
 800a8f2:	009b      	lsls	r3, r3, #2
 800a8f4:	4413      	add	r3, r2
 800a8f6:	3b23      	subs	r3, #35	@ 0x23
 800a8f8:	fa00 f203 	lsl.w	r2, r0, r3
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	430a      	orrs	r2, r1
 800a902:	631a      	str	r2, [r3, #48]	@ 0x30
 800a904:	e023      	b.n	800a94e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	685a      	ldr	r2, [r3, #4]
 800a910:	4613      	mov	r3, r2
 800a912:	009b      	lsls	r3, r3, #2
 800a914:	4413      	add	r3, r2
 800a916:	3b41      	subs	r3, #65	@ 0x41
 800a918:	221f      	movs	r2, #31
 800a91a:	fa02 f303 	lsl.w	r3, r2, r3
 800a91e:	43da      	mvns	r2, r3
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	400a      	ands	r2, r1
 800a926:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	b29b      	uxth	r3, r3
 800a934:	4618      	mov	r0, r3
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	685a      	ldr	r2, [r3, #4]
 800a93a:	4613      	mov	r3, r2
 800a93c:	009b      	lsls	r3, r3, #2
 800a93e:	4413      	add	r3, r2
 800a940:	3b41      	subs	r3, #65	@ 0x41
 800a942:	fa00 f203 	lsl.w	r2, r0, r3
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	430a      	orrs	r2, r1
 800a94c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800a94e:	4b22      	ldr	r3, [pc, #136]	@ (800a9d8 <HAL_ADC_ConfigChannel+0x234>)
 800a950:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	4a21      	ldr	r2, [pc, #132]	@ (800a9dc <HAL_ADC_ConfigChannel+0x238>)
 800a958:	4293      	cmp	r3, r2
 800a95a:	d109      	bne.n	800a970 <HAL_ADC_ConfigChannel+0x1cc>
 800a95c:	683b      	ldr	r3, [r7, #0]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	2b12      	cmp	r3, #18
 800a962:	d105      	bne.n	800a970 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	685b      	ldr	r3, [r3, #4]
 800a968:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	4a19      	ldr	r2, [pc, #100]	@ (800a9dc <HAL_ADC_ConfigChannel+0x238>)
 800a976:	4293      	cmp	r3, r2
 800a978:	d123      	bne.n	800a9c2 <HAL_ADC_ConfigChannel+0x21e>
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	2b10      	cmp	r3, #16
 800a980:	d003      	beq.n	800a98a <HAL_ADC_ConfigChannel+0x1e6>
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	2b11      	cmp	r3, #17
 800a988:	d11b      	bne.n	800a9c2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	685b      	ldr	r3, [r3, #4]
 800a98e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	2b10      	cmp	r3, #16
 800a99c:	d111      	bne.n	800a9c2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800a99e:	4b10      	ldr	r3, [pc, #64]	@ (800a9e0 <HAL_ADC_ConfigChannel+0x23c>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	4a10      	ldr	r2, [pc, #64]	@ (800a9e4 <HAL_ADC_ConfigChannel+0x240>)
 800a9a4:	fba2 2303 	umull	r2, r3, r2, r3
 800a9a8:	0c9a      	lsrs	r2, r3, #18
 800a9aa:	4613      	mov	r3, r2
 800a9ac:	009b      	lsls	r3, r3, #2
 800a9ae:	4413      	add	r3, r2
 800a9b0:	005b      	lsls	r3, r3, #1
 800a9b2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800a9b4:	e002      	b.n	800a9bc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	3b01      	subs	r3, #1
 800a9ba:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d1f9      	bne.n	800a9b6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800a9ca:	2300      	movs	r3, #0
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3714      	adds	r7, #20
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d6:	4770      	bx	lr
 800a9d8:	40012300 	.word	0x40012300
 800a9dc:	40012000 	.word	0x40012000
 800a9e0:	200000cc 	.word	0x200000cc
 800a9e4:	431bde83 	.word	0x431bde83

0800a9e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b085      	sub	sp, #20
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800a9f0:	4b79      	ldr	r3, [pc, #484]	@ (800abd8 <ADC_Init+0x1f0>)
 800a9f2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	685b      	ldr	r3, [r3, #4]
 800a9f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	685a      	ldr	r2, [r3, #4]
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	685b      	ldr	r3, [r3, #4]
 800aa08:	431a      	orrs	r2, r3
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	685a      	ldr	r2, [r3, #4]
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aa1c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	6859      	ldr	r1, [r3, #4]
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	691b      	ldr	r3, [r3, #16]
 800aa28:	021a      	lsls	r2, r3, #8
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	430a      	orrs	r2, r1
 800aa30:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	685a      	ldr	r2, [r3, #4]
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800aa40:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	6859      	ldr	r1, [r3, #4]
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	689a      	ldr	r2, [r3, #8]
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	430a      	orrs	r2, r1
 800aa52:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	689a      	ldr	r2, [r3, #8]
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800aa62:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	6899      	ldr	r1, [r3, #8]
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	68da      	ldr	r2, [r3, #12]
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	430a      	orrs	r2, r1
 800aa74:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa7a:	4a58      	ldr	r2, [pc, #352]	@ (800abdc <ADC_Init+0x1f4>)
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d022      	beq.n	800aac6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	689a      	ldr	r2, [r3, #8]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800aa8e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	6899      	ldr	r1, [r3, #8]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	430a      	orrs	r2, r1
 800aaa0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	689a      	ldr	r2, [r3, #8]
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800aab0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	6899      	ldr	r1, [r3, #8]
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	430a      	orrs	r2, r1
 800aac2:	609a      	str	r2, [r3, #8]
 800aac4:	e00f      	b.n	800aae6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	689a      	ldr	r2, [r3, #8]
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800aad4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	689a      	ldr	r2, [r3, #8]
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800aae4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	689a      	ldr	r2, [r3, #8]
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	f022 0202 	bic.w	r2, r2, #2
 800aaf4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	6899      	ldr	r1, [r3, #8]
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	7e1b      	ldrb	r3, [r3, #24]
 800ab00:	005a      	lsls	r2, r3, #1
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	430a      	orrs	r2, r1
 800ab08:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d01b      	beq.n	800ab4c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	685a      	ldr	r2, [r3, #4]
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ab22:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	685a      	ldr	r2, [r3, #4]
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800ab32:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	6859      	ldr	r1, [r3, #4]
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab3e:	3b01      	subs	r3, #1
 800ab40:	035a      	lsls	r2, r3, #13
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	430a      	orrs	r2, r1
 800ab48:	605a      	str	r2, [r3, #4]
 800ab4a:	e007      	b.n	800ab5c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	685a      	ldr	r2, [r3, #4]
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ab5a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800ab6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	69db      	ldr	r3, [r3, #28]
 800ab76:	3b01      	subs	r3, #1
 800ab78:	051a      	lsls	r2, r3, #20
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	430a      	orrs	r2, r1
 800ab80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	689a      	ldr	r2, [r3, #8]
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800ab90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	6899      	ldr	r1, [r3, #8]
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ab9e:	025a      	lsls	r2, r3, #9
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	430a      	orrs	r2, r1
 800aba6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	689a      	ldr	r2, [r3, #8]
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800abb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	6899      	ldr	r1, [r3, #8]
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	695b      	ldr	r3, [r3, #20]
 800abc2:	029a      	lsls	r2, r3, #10
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	430a      	orrs	r2, r1
 800abca:	609a      	str	r2, [r3, #8]
}
 800abcc:	bf00      	nop
 800abce:	3714      	adds	r7, #20
 800abd0:	46bd      	mov	sp, r7
 800abd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd6:	4770      	bx	lr
 800abd8:	40012300 	.word	0x40012300
 800abdc:	0f000001 	.word	0x0f000001

0800abe0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b084      	sub	sp, #16
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d101      	bne.n	800abf2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800abee:	2301      	movs	r3, #1
 800abf0:	e0ed      	b.n	800adce <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800abf8:	b2db      	uxtb	r3, r3
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d102      	bne.n	800ac04 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f7ff faba 	bl	800a178 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	681a      	ldr	r2, [r3, #0]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f042 0201 	orr.w	r2, r2, #1
 800ac12:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ac14:	f7ff fd52 	bl	800a6bc <HAL_GetTick>
 800ac18:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800ac1a:	e012      	b.n	800ac42 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800ac1c:	f7ff fd4e 	bl	800a6bc <HAL_GetTick>
 800ac20:	4602      	mov	r2, r0
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	1ad3      	subs	r3, r2, r3
 800ac26:	2b0a      	cmp	r3, #10
 800ac28:	d90b      	bls.n	800ac42 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac2e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2205      	movs	r2, #5
 800ac3a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800ac3e:	2301      	movs	r3, #1
 800ac40:	e0c5      	b.n	800adce <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	685b      	ldr	r3, [r3, #4]
 800ac48:	f003 0301 	and.w	r3, r3, #1
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d0e5      	beq.n	800ac1c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	681a      	ldr	r2, [r3, #0]
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	f022 0202 	bic.w	r2, r2, #2
 800ac5e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ac60:	f7ff fd2c 	bl	800a6bc <HAL_GetTick>
 800ac64:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800ac66:	e012      	b.n	800ac8e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800ac68:	f7ff fd28 	bl	800a6bc <HAL_GetTick>
 800ac6c:	4602      	mov	r2, r0
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	1ad3      	subs	r3, r2, r3
 800ac72:	2b0a      	cmp	r3, #10
 800ac74:	d90b      	bls.n	800ac8e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac7a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2205      	movs	r2, #5
 800ac86:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	e09f      	b.n	800adce <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	685b      	ldr	r3, [r3, #4]
 800ac94:	f003 0302 	and.w	r3, r3, #2
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d1e5      	bne.n	800ac68 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	7e1b      	ldrb	r3, [r3, #24]
 800aca0:	2b01      	cmp	r3, #1
 800aca2:	d108      	bne.n	800acb6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	681a      	ldr	r2, [r3, #0]
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800acb2:	601a      	str	r2, [r3, #0]
 800acb4:	e007      	b.n	800acc6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	681a      	ldr	r2, [r3, #0]
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800acc4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	7e5b      	ldrb	r3, [r3, #25]
 800acca:	2b01      	cmp	r3, #1
 800accc:	d108      	bne.n	800ace0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	681a      	ldr	r2, [r3, #0]
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800acdc:	601a      	str	r2, [r3, #0]
 800acde:	e007      	b.n	800acf0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	681a      	ldr	r2, [r3, #0]
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800acee:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	7e9b      	ldrb	r3, [r3, #26]
 800acf4:	2b01      	cmp	r3, #1
 800acf6:	d108      	bne.n	800ad0a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	681a      	ldr	r2, [r3, #0]
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	f042 0220 	orr.w	r2, r2, #32
 800ad06:	601a      	str	r2, [r3, #0]
 800ad08:	e007      	b.n	800ad1a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	681a      	ldr	r2, [r3, #0]
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	f022 0220 	bic.w	r2, r2, #32
 800ad18:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	7edb      	ldrb	r3, [r3, #27]
 800ad1e:	2b01      	cmp	r3, #1
 800ad20:	d108      	bne.n	800ad34 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	681a      	ldr	r2, [r3, #0]
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f022 0210 	bic.w	r2, r2, #16
 800ad30:	601a      	str	r2, [r3, #0]
 800ad32:	e007      	b.n	800ad44 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	681a      	ldr	r2, [r3, #0]
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	f042 0210 	orr.w	r2, r2, #16
 800ad42:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	7f1b      	ldrb	r3, [r3, #28]
 800ad48:	2b01      	cmp	r3, #1
 800ad4a:	d108      	bne.n	800ad5e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	681a      	ldr	r2, [r3, #0]
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f042 0208 	orr.w	r2, r2, #8
 800ad5a:	601a      	str	r2, [r3, #0]
 800ad5c:	e007      	b.n	800ad6e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	681a      	ldr	r2, [r3, #0]
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f022 0208 	bic.w	r2, r2, #8
 800ad6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	7f5b      	ldrb	r3, [r3, #29]
 800ad72:	2b01      	cmp	r3, #1
 800ad74:	d108      	bne.n	800ad88 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	681a      	ldr	r2, [r3, #0]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	f042 0204 	orr.w	r2, r2, #4
 800ad84:	601a      	str	r2, [r3, #0]
 800ad86:	e007      	b.n	800ad98 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	681a      	ldr	r2, [r3, #0]
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	f022 0204 	bic.w	r2, r2, #4
 800ad96:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	689a      	ldr	r2, [r3, #8]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	68db      	ldr	r3, [r3, #12]
 800ada0:	431a      	orrs	r2, r3
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	691b      	ldr	r3, [r3, #16]
 800ada6:	431a      	orrs	r2, r3
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	695b      	ldr	r3, [r3, #20]
 800adac:	ea42 0103 	orr.w	r1, r2, r3
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	685b      	ldr	r3, [r3, #4]
 800adb4:	1e5a      	subs	r2, r3, #1
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	430a      	orrs	r2, r1
 800adbc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	2200      	movs	r2, #0
 800adc2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	2201      	movs	r2, #1
 800adc8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800adcc:	2300      	movs	r3, #0
}
 800adce:	4618      	mov	r0, r3
 800add0:	3710      	adds	r7, #16
 800add2:	46bd      	mov	sp, r7
 800add4:	bd80      	pop	{r7, pc}
	...

0800add8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800add8:	b480      	push	{r7}
 800adda:	b085      	sub	sp, #20
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	f003 0307 	and.w	r3, r3, #7
 800ade6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800ade8:	4b0c      	ldr	r3, [pc, #48]	@ (800ae1c <__NVIC_SetPriorityGrouping+0x44>)
 800adea:	68db      	ldr	r3, [r3, #12]
 800adec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800adee:	68ba      	ldr	r2, [r7, #8]
 800adf0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800adf4:	4013      	ands	r3, r2
 800adf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800ae00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800ae04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ae0a:	4a04      	ldr	r2, [pc, #16]	@ (800ae1c <__NVIC_SetPriorityGrouping+0x44>)
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	60d3      	str	r3, [r2, #12]
}
 800ae10:	bf00      	nop
 800ae12:	3714      	adds	r7, #20
 800ae14:	46bd      	mov	sp, r7
 800ae16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1a:	4770      	bx	lr
 800ae1c:	e000ed00 	.word	0xe000ed00

0800ae20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800ae20:	b480      	push	{r7}
 800ae22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ae24:	4b04      	ldr	r3, [pc, #16]	@ (800ae38 <__NVIC_GetPriorityGrouping+0x18>)
 800ae26:	68db      	ldr	r3, [r3, #12]
 800ae28:	0a1b      	lsrs	r3, r3, #8
 800ae2a:	f003 0307 	and.w	r3, r3, #7
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	46bd      	mov	sp, r7
 800ae32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae36:	4770      	bx	lr
 800ae38:	e000ed00 	.word	0xe000ed00

0800ae3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ae3c:	b480      	push	{r7}
 800ae3e:	b083      	sub	sp, #12
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	4603      	mov	r3, r0
 800ae44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ae46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	db0b      	blt.n	800ae66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ae4e:	79fb      	ldrb	r3, [r7, #7]
 800ae50:	f003 021f 	and.w	r2, r3, #31
 800ae54:	4907      	ldr	r1, [pc, #28]	@ (800ae74 <__NVIC_EnableIRQ+0x38>)
 800ae56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae5a:	095b      	lsrs	r3, r3, #5
 800ae5c:	2001      	movs	r0, #1
 800ae5e:	fa00 f202 	lsl.w	r2, r0, r2
 800ae62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800ae66:	bf00      	nop
 800ae68:	370c      	adds	r7, #12
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae70:	4770      	bx	lr
 800ae72:	bf00      	nop
 800ae74:	e000e100 	.word	0xe000e100

0800ae78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	4603      	mov	r3, r0
 800ae80:	6039      	str	r1, [r7, #0]
 800ae82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ae84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	db0a      	blt.n	800aea2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	b2da      	uxtb	r2, r3
 800ae90:	490c      	ldr	r1, [pc, #48]	@ (800aec4 <__NVIC_SetPriority+0x4c>)
 800ae92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae96:	0112      	lsls	r2, r2, #4
 800ae98:	b2d2      	uxtb	r2, r2
 800ae9a:	440b      	add	r3, r1
 800ae9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800aea0:	e00a      	b.n	800aeb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	b2da      	uxtb	r2, r3
 800aea6:	4908      	ldr	r1, [pc, #32]	@ (800aec8 <__NVIC_SetPriority+0x50>)
 800aea8:	79fb      	ldrb	r3, [r7, #7]
 800aeaa:	f003 030f 	and.w	r3, r3, #15
 800aeae:	3b04      	subs	r3, #4
 800aeb0:	0112      	lsls	r2, r2, #4
 800aeb2:	b2d2      	uxtb	r2, r2
 800aeb4:	440b      	add	r3, r1
 800aeb6:	761a      	strb	r2, [r3, #24]
}
 800aeb8:	bf00      	nop
 800aeba:	370c      	adds	r7, #12
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr
 800aec4:	e000e100 	.word	0xe000e100
 800aec8:	e000ed00 	.word	0xe000ed00

0800aecc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800aecc:	b480      	push	{r7}
 800aece:	b089      	sub	sp, #36	@ 0x24
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	60f8      	str	r0, [r7, #12]
 800aed4:	60b9      	str	r1, [r7, #8]
 800aed6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	f003 0307 	and.w	r3, r3, #7
 800aede:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800aee0:	69fb      	ldr	r3, [r7, #28]
 800aee2:	f1c3 0307 	rsb	r3, r3, #7
 800aee6:	2b04      	cmp	r3, #4
 800aee8:	bf28      	it	cs
 800aeea:	2304      	movcs	r3, #4
 800aeec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800aeee:	69fb      	ldr	r3, [r7, #28]
 800aef0:	3304      	adds	r3, #4
 800aef2:	2b06      	cmp	r3, #6
 800aef4:	d902      	bls.n	800aefc <NVIC_EncodePriority+0x30>
 800aef6:	69fb      	ldr	r3, [r7, #28]
 800aef8:	3b03      	subs	r3, #3
 800aefa:	e000      	b.n	800aefe <NVIC_EncodePriority+0x32>
 800aefc:	2300      	movs	r3, #0
 800aefe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800af00:	f04f 32ff 	mov.w	r2, #4294967295
 800af04:	69bb      	ldr	r3, [r7, #24]
 800af06:	fa02 f303 	lsl.w	r3, r2, r3
 800af0a:	43da      	mvns	r2, r3
 800af0c:	68bb      	ldr	r3, [r7, #8]
 800af0e:	401a      	ands	r2, r3
 800af10:	697b      	ldr	r3, [r7, #20]
 800af12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800af14:	f04f 31ff 	mov.w	r1, #4294967295
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	fa01 f303 	lsl.w	r3, r1, r3
 800af1e:	43d9      	mvns	r1, r3
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800af24:	4313      	orrs	r3, r2
         );
}
 800af26:	4618      	mov	r0, r3
 800af28:	3724      	adds	r7, #36	@ 0x24
 800af2a:	46bd      	mov	sp, r7
 800af2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af30:	4770      	bx	lr
	...

0800af34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b082      	sub	sp, #8
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	3b01      	subs	r3, #1
 800af40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800af44:	d301      	bcc.n	800af4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800af46:	2301      	movs	r3, #1
 800af48:	e00f      	b.n	800af6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800af4a:	4a0a      	ldr	r2, [pc, #40]	@ (800af74 <SysTick_Config+0x40>)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	3b01      	subs	r3, #1
 800af50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800af52:	210f      	movs	r1, #15
 800af54:	f04f 30ff 	mov.w	r0, #4294967295
 800af58:	f7ff ff8e 	bl	800ae78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800af5c:	4b05      	ldr	r3, [pc, #20]	@ (800af74 <SysTick_Config+0x40>)
 800af5e:	2200      	movs	r2, #0
 800af60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800af62:	4b04      	ldr	r3, [pc, #16]	@ (800af74 <SysTick_Config+0x40>)
 800af64:	2207      	movs	r2, #7
 800af66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800af68:	2300      	movs	r3, #0
}
 800af6a:	4618      	mov	r0, r3
 800af6c:	3708      	adds	r7, #8
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd80      	pop	{r7, pc}
 800af72:	bf00      	nop
 800af74:	e000e010 	.word	0xe000e010

0800af78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b082      	sub	sp, #8
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800af80:	6878      	ldr	r0, [r7, #4]
 800af82:	f7ff ff29 	bl	800add8 <__NVIC_SetPriorityGrouping>
}
 800af86:	bf00      	nop
 800af88:	3708      	adds	r7, #8
 800af8a:	46bd      	mov	sp, r7
 800af8c:	bd80      	pop	{r7, pc}

0800af8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800af8e:	b580      	push	{r7, lr}
 800af90:	b086      	sub	sp, #24
 800af92:	af00      	add	r7, sp, #0
 800af94:	4603      	mov	r3, r0
 800af96:	60b9      	str	r1, [r7, #8]
 800af98:	607a      	str	r2, [r7, #4]
 800af9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800af9c:	2300      	movs	r3, #0
 800af9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800afa0:	f7ff ff3e 	bl	800ae20 <__NVIC_GetPriorityGrouping>
 800afa4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800afa6:	687a      	ldr	r2, [r7, #4]
 800afa8:	68b9      	ldr	r1, [r7, #8]
 800afaa:	6978      	ldr	r0, [r7, #20]
 800afac:	f7ff ff8e 	bl	800aecc <NVIC_EncodePriority>
 800afb0:	4602      	mov	r2, r0
 800afb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afb6:	4611      	mov	r1, r2
 800afb8:	4618      	mov	r0, r3
 800afba:	f7ff ff5d 	bl	800ae78 <__NVIC_SetPriority>
}
 800afbe:	bf00      	nop
 800afc0:	3718      	adds	r7, #24
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}

0800afc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800afc6:	b580      	push	{r7, lr}
 800afc8:	b082      	sub	sp, #8
 800afca:	af00      	add	r7, sp, #0
 800afcc:	4603      	mov	r3, r0
 800afce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800afd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800afd4:	4618      	mov	r0, r3
 800afd6:	f7ff ff31 	bl	800ae3c <__NVIC_EnableIRQ>
}
 800afda:	bf00      	nop
 800afdc:	3708      	adds	r7, #8
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}

0800afe2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800afe2:	b580      	push	{r7, lr}
 800afe4:	b082      	sub	sp, #8
 800afe6:	af00      	add	r7, sp, #0
 800afe8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f7ff ffa2 	bl	800af34 <SysTick_Config>
 800aff0:	4603      	mov	r3, r0
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3708      	adds	r7, #8
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}
	...

0800affc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800affc:	b480      	push	{r7}
 800affe:	b089      	sub	sp, #36	@ 0x24
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
 800b004:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b006:	2300      	movs	r3, #0
 800b008:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800b00a:	2300      	movs	r3, #0
 800b00c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800b00e:	2300      	movs	r3, #0
 800b010:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b012:	2300      	movs	r3, #0
 800b014:	61fb      	str	r3, [r7, #28]
 800b016:	e16b      	b.n	800b2f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800b018:	2201      	movs	r2, #1
 800b01a:	69fb      	ldr	r3, [r7, #28]
 800b01c:	fa02 f303 	lsl.w	r3, r2, r3
 800b020:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	697a      	ldr	r2, [r7, #20]
 800b028:	4013      	ands	r3, r2
 800b02a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800b02c:	693a      	ldr	r2, [r7, #16]
 800b02e:	697b      	ldr	r3, [r7, #20]
 800b030:	429a      	cmp	r2, r3
 800b032:	f040 815a 	bne.w	800b2ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	685b      	ldr	r3, [r3, #4]
 800b03a:	f003 0303 	and.w	r3, r3, #3
 800b03e:	2b01      	cmp	r3, #1
 800b040:	d005      	beq.n	800b04e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	685b      	ldr	r3, [r3, #4]
 800b046:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800b04a:	2b02      	cmp	r3, #2
 800b04c:	d130      	bne.n	800b0b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	689b      	ldr	r3, [r3, #8]
 800b052:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b054:	69fb      	ldr	r3, [r7, #28]
 800b056:	005b      	lsls	r3, r3, #1
 800b058:	2203      	movs	r2, #3
 800b05a:	fa02 f303 	lsl.w	r3, r2, r3
 800b05e:	43db      	mvns	r3, r3
 800b060:	69ba      	ldr	r2, [r7, #24]
 800b062:	4013      	ands	r3, r2
 800b064:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	68da      	ldr	r2, [r3, #12]
 800b06a:	69fb      	ldr	r3, [r7, #28]
 800b06c:	005b      	lsls	r3, r3, #1
 800b06e:	fa02 f303 	lsl.w	r3, r2, r3
 800b072:	69ba      	ldr	r2, [r7, #24]
 800b074:	4313      	orrs	r3, r2
 800b076:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	69ba      	ldr	r2, [r7, #24]
 800b07c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	685b      	ldr	r3, [r3, #4]
 800b082:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b084:	2201      	movs	r2, #1
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	fa02 f303 	lsl.w	r3, r2, r3
 800b08c:	43db      	mvns	r3, r3
 800b08e:	69ba      	ldr	r2, [r7, #24]
 800b090:	4013      	ands	r3, r2
 800b092:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	685b      	ldr	r3, [r3, #4]
 800b098:	091b      	lsrs	r3, r3, #4
 800b09a:	f003 0201 	and.w	r2, r3, #1
 800b09e:	69fb      	ldr	r3, [r7, #28]
 800b0a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b0a4:	69ba      	ldr	r2, [r7, #24]
 800b0a6:	4313      	orrs	r3, r2
 800b0a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	69ba      	ldr	r2, [r7, #24]
 800b0ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	685b      	ldr	r3, [r3, #4]
 800b0b4:	f003 0303 	and.w	r3, r3, #3
 800b0b8:	2b03      	cmp	r3, #3
 800b0ba:	d017      	beq.n	800b0ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	68db      	ldr	r3, [r3, #12]
 800b0c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800b0c2:	69fb      	ldr	r3, [r7, #28]
 800b0c4:	005b      	lsls	r3, r3, #1
 800b0c6:	2203      	movs	r2, #3
 800b0c8:	fa02 f303 	lsl.w	r3, r2, r3
 800b0cc:	43db      	mvns	r3, r3
 800b0ce:	69ba      	ldr	r2, [r7, #24]
 800b0d0:	4013      	ands	r3, r2
 800b0d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	689a      	ldr	r2, [r3, #8]
 800b0d8:	69fb      	ldr	r3, [r7, #28]
 800b0da:	005b      	lsls	r3, r3, #1
 800b0dc:	fa02 f303 	lsl.w	r3, r2, r3
 800b0e0:	69ba      	ldr	r2, [r7, #24]
 800b0e2:	4313      	orrs	r3, r2
 800b0e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	69ba      	ldr	r2, [r7, #24]
 800b0ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	f003 0303 	and.w	r3, r3, #3
 800b0f4:	2b02      	cmp	r3, #2
 800b0f6:	d123      	bne.n	800b140 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b0f8:	69fb      	ldr	r3, [r7, #28]
 800b0fa:	08da      	lsrs	r2, r3, #3
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	3208      	adds	r2, #8
 800b100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b104:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800b106:	69fb      	ldr	r3, [r7, #28]
 800b108:	f003 0307 	and.w	r3, r3, #7
 800b10c:	009b      	lsls	r3, r3, #2
 800b10e:	220f      	movs	r2, #15
 800b110:	fa02 f303 	lsl.w	r3, r2, r3
 800b114:	43db      	mvns	r3, r3
 800b116:	69ba      	ldr	r2, [r7, #24]
 800b118:	4013      	ands	r3, r2
 800b11a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	691a      	ldr	r2, [r3, #16]
 800b120:	69fb      	ldr	r3, [r7, #28]
 800b122:	f003 0307 	and.w	r3, r3, #7
 800b126:	009b      	lsls	r3, r3, #2
 800b128:	fa02 f303 	lsl.w	r3, r2, r3
 800b12c:	69ba      	ldr	r2, [r7, #24]
 800b12e:	4313      	orrs	r3, r2
 800b130:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b132:	69fb      	ldr	r3, [r7, #28]
 800b134:	08da      	lsrs	r2, r3, #3
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	3208      	adds	r2, #8
 800b13a:	69b9      	ldr	r1, [r7, #24]
 800b13c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800b146:	69fb      	ldr	r3, [r7, #28]
 800b148:	005b      	lsls	r3, r3, #1
 800b14a:	2203      	movs	r2, #3
 800b14c:	fa02 f303 	lsl.w	r3, r2, r3
 800b150:	43db      	mvns	r3, r3
 800b152:	69ba      	ldr	r2, [r7, #24]
 800b154:	4013      	ands	r3, r2
 800b156:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	685b      	ldr	r3, [r3, #4]
 800b15c:	f003 0203 	and.w	r2, r3, #3
 800b160:	69fb      	ldr	r3, [r7, #28]
 800b162:	005b      	lsls	r3, r3, #1
 800b164:	fa02 f303 	lsl.w	r3, r2, r3
 800b168:	69ba      	ldr	r2, [r7, #24]
 800b16a:	4313      	orrs	r3, r2
 800b16c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	69ba      	ldr	r2, [r7, #24]
 800b172:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	685b      	ldr	r3, [r3, #4]
 800b178:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	f000 80b4 	beq.w	800b2ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b182:	2300      	movs	r3, #0
 800b184:	60fb      	str	r3, [r7, #12]
 800b186:	4b60      	ldr	r3, [pc, #384]	@ (800b308 <HAL_GPIO_Init+0x30c>)
 800b188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b18a:	4a5f      	ldr	r2, [pc, #380]	@ (800b308 <HAL_GPIO_Init+0x30c>)
 800b18c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b190:	6453      	str	r3, [r2, #68]	@ 0x44
 800b192:	4b5d      	ldr	r3, [pc, #372]	@ (800b308 <HAL_GPIO_Init+0x30c>)
 800b194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b196:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b19a:	60fb      	str	r3, [r7, #12]
 800b19c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b19e:	4a5b      	ldr	r2, [pc, #364]	@ (800b30c <HAL_GPIO_Init+0x310>)
 800b1a0:	69fb      	ldr	r3, [r7, #28]
 800b1a2:	089b      	lsrs	r3, r3, #2
 800b1a4:	3302      	adds	r3, #2
 800b1a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800b1ac:	69fb      	ldr	r3, [r7, #28]
 800b1ae:	f003 0303 	and.w	r3, r3, #3
 800b1b2:	009b      	lsls	r3, r3, #2
 800b1b4:	220f      	movs	r2, #15
 800b1b6:	fa02 f303 	lsl.w	r3, r2, r3
 800b1ba:	43db      	mvns	r3, r3
 800b1bc:	69ba      	ldr	r2, [r7, #24]
 800b1be:	4013      	ands	r3, r2
 800b1c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	4a52      	ldr	r2, [pc, #328]	@ (800b310 <HAL_GPIO_Init+0x314>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d02b      	beq.n	800b222 <HAL_GPIO_Init+0x226>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	4a51      	ldr	r2, [pc, #324]	@ (800b314 <HAL_GPIO_Init+0x318>)
 800b1ce:	4293      	cmp	r3, r2
 800b1d0:	d025      	beq.n	800b21e <HAL_GPIO_Init+0x222>
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	4a50      	ldr	r2, [pc, #320]	@ (800b318 <HAL_GPIO_Init+0x31c>)
 800b1d6:	4293      	cmp	r3, r2
 800b1d8:	d01f      	beq.n	800b21a <HAL_GPIO_Init+0x21e>
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	4a4f      	ldr	r2, [pc, #316]	@ (800b31c <HAL_GPIO_Init+0x320>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d019      	beq.n	800b216 <HAL_GPIO_Init+0x21a>
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	4a4e      	ldr	r2, [pc, #312]	@ (800b320 <HAL_GPIO_Init+0x324>)
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d013      	beq.n	800b212 <HAL_GPIO_Init+0x216>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	4a4d      	ldr	r2, [pc, #308]	@ (800b324 <HAL_GPIO_Init+0x328>)
 800b1ee:	4293      	cmp	r3, r2
 800b1f0:	d00d      	beq.n	800b20e <HAL_GPIO_Init+0x212>
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	4a4c      	ldr	r2, [pc, #304]	@ (800b328 <HAL_GPIO_Init+0x32c>)
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	d007      	beq.n	800b20a <HAL_GPIO_Init+0x20e>
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	4a4b      	ldr	r2, [pc, #300]	@ (800b32c <HAL_GPIO_Init+0x330>)
 800b1fe:	4293      	cmp	r3, r2
 800b200:	d101      	bne.n	800b206 <HAL_GPIO_Init+0x20a>
 800b202:	2307      	movs	r3, #7
 800b204:	e00e      	b.n	800b224 <HAL_GPIO_Init+0x228>
 800b206:	2308      	movs	r3, #8
 800b208:	e00c      	b.n	800b224 <HAL_GPIO_Init+0x228>
 800b20a:	2306      	movs	r3, #6
 800b20c:	e00a      	b.n	800b224 <HAL_GPIO_Init+0x228>
 800b20e:	2305      	movs	r3, #5
 800b210:	e008      	b.n	800b224 <HAL_GPIO_Init+0x228>
 800b212:	2304      	movs	r3, #4
 800b214:	e006      	b.n	800b224 <HAL_GPIO_Init+0x228>
 800b216:	2303      	movs	r3, #3
 800b218:	e004      	b.n	800b224 <HAL_GPIO_Init+0x228>
 800b21a:	2302      	movs	r3, #2
 800b21c:	e002      	b.n	800b224 <HAL_GPIO_Init+0x228>
 800b21e:	2301      	movs	r3, #1
 800b220:	e000      	b.n	800b224 <HAL_GPIO_Init+0x228>
 800b222:	2300      	movs	r3, #0
 800b224:	69fa      	ldr	r2, [r7, #28]
 800b226:	f002 0203 	and.w	r2, r2, #3
 800b22a:	0092      	lsls	r2, r2, #2
 800b22c:	4093      	lsls	r3, r2
 800b22e:	69ba      	ldr	r2, [r7, #24]
 800b230:	4313      	orrs	r3, r2
 800b232:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b234:	4935      	ldr	r1, [pc, #212]	@ (800b30c <HAL_GPIO_Init+0x310>)
 800b236:	69fb      	ldr	r3, [r7, #28]
 800b238:	089b      	lsrs	r3, r3, #2
 800b23a:	3302      	adds	r3, #2
 800b23c:	69ba      	ldr	r2, [r7, #24]
 800b23e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b242:	4b3b      	ldr	r3, [pc, #236]	@ (800b330 <HAL_GPIO_Init+0x334>)
 800b244:	689b      	ldr	r3, [r3, #8]
 800b246:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b248:	693b      	ldr	r3, [r7, #16]
 800b24a:	43db      	mvns	r3, r3
 800b24c:	69ba      	ldr	r2, [r7, #24]
 800b24e:	4013      	ands	r3, r2
 800b250:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	685b      	ldr	r3, [r3, #4]
 800b256:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d003      	beq.n	800b266 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800b25e:	69ba      	ldr	r2, [r7, #24]
 800b260:	693b      	ldr	r3, [r7, #16]
 800b262:	4313      	orrs	r3, r2
 800b264:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b266:	4a32      	ldr	r2, [pc, #200]	@ (800b330 <HAL_GPIO_Init+0x334>)
 800b268:	69bb      	ldr	r3, [r7, #24]
 800b26a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b26c:	4b30      	ldr	r3, [pc, #192]	@ (800b330 <HAL_GPIO_Init+0x334>)
 800b26e:	68db      	ldr	r3, [r3, #12]
 800b270:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b272:	693b      	ldr	r3, [r7, #16]
 800b274:	43db      	mvns	r3, r3
 800b276:	69ba      	ldr	r2, [r7, #24]
 800b278:	4013      	ands	r3, r2
 800b27a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	685b      	ldr	r3, [r3, #4]
 800b280:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b284:	2b00      	cmp	r3, #0
 800b286:	d003      	beq.n	800b290 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800b288:	69ba      	ldr	r2, [r7, #24]
 800b28a:	693b      	ldr	r3, [r7, #16]
 800b28c:	4313      	orrs	r3, r2
 800b28e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b290:	4a27      	ldr	r2, [pc, #156]	@ (800b330 <HAL_GPIO_Init+0x334>)
 800b292:	69bb      	ldr	r3, [r7, #24]
 800b294:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800b296:	4b26      	ldr	r3, [pc, #152]	@ (800b330 <HAL_GPIO_Init+0x334>)
 800b298:	685b      	ldr	r3, [r3, #4]
 800b29a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	43db      	mvns	r3, r3
 800b2a0:	69ba      	ldr	r2, [r7, #24]
 800b2a2:	4013      	ands	r3, r2
 800b2a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d003      	beq.n	800b2ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800b2b2:	69ba      	ldr	r2, [r7, #24]
 800b2b4:	693b      	ldr	r3, [r7, #16]
 800b2b6:	4313      	orrs	r3, r2
 800b2b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b2ba:	4a1d      	ldr	r2, [pc, #116]	@ (800b330 <HAL_GPIO_Init+0x334>)
 800b2bc:	69bb      	ldr	r3, [r7, #24]
 800b2be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800b2c0:	4b1b      	ldr	r3, [pc, #108]	@ (800b330 <HAL_GPIO_Init+0x334>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b2c6:	693b      	ldr	r3, [r7, #16]
 800b2c8:	43db      	mvns	r3, r3
 800b2ca:	69ba      	ldr	r2, [r7, #24]
 800b2cc:	4013      	ands	r3, r2
 800b2ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	685b      	ldr	r3, [r3, #4]
 800b2d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d003      	beq.n	800b2e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800b2dc:	69ba      	ldr	r2, [r7, #24]
 800b2de:	693b      	ldr	r3, [r7, #16]
 800b2e0:	4313      	orrs	r3, r2
 800b2e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800b2e4:	4a12      	ldr	r2, [pc, #72]	@ (800b330 <HAL_GPIO_Init+0x334>)
 800b2e6:	69bb      	ldr	r3, [r7, #24]
 800b2e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b2ea:	69fb      	ldr	r3, [r7, #28]
 800b2ec:	3301      	adds	r3, #1
 800b2ee:	61fb      	str	r3, [r7, #28]
 800b2f0:	69fb      	ldr	r3, [r7, #28]
 800b2f2:	2b0f      	cmp	r3, #15
 800b2f4:	f67f ae90 	bls.w	800b018 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800b2f8:	bf00      	nop
 800b2fa:	bf00      	nop
 800b2fc:	3724      	adds	r7, #36	@ 0x24
 800b2fe:	46bd      	mov	sp, r7
 800b300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b304:	4770      	bx	lr
 800b306:	bf00      	nop
 800b308:	40023800 	.word	0x40023800
 800b30c:	40013800 	.word	0x40013800
 800b310:	40020000 	.word	0x40020000
 800b314:	40020400 	.word	0x40020400
 800b318:	40020800 	.word	0x40020800
 800b31c:	40020c00 	.word	0x40020c00
 800b320:	40021000 	.word	0x40021000
 800b324:	40021400 	.word	0x40021400
 800b328:	40021800 	.word	0x40021800
 800b32c:	40021c00 	.word	0x40021c00
 800b330:	40013c00 	.word	0x40013c00

0800b334 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b334:	b480      	push	{r7}
 800b336:	b083      	sub	sp, #12
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
 800b33c:	460b      	mov	r3, r1
 800b33e:	807b      	strh	r3, [r7, #2]
 800b340:	4613      	mov	r3, r2
 800b342:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b344:	787b      	ldrb	r3, [r7, #1]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d003      	beq.n	800b352 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b34a:	887a      	ldrh	r2, [r7, #2]
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800b350:	e003      	b.n	800b35a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800b352:	887b      	ldrh	r3, [r7, #2]
 800b354:	041a      	lsls	r2, r3, #16
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	619a      	str	r2, [r3, #24]
}
 800b35a:	bf00      	nop
 800b35c:	370c      	adds	r7, #12
 800b35e:	46bd      	mov	sp, r7
 800b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b364:	4770      	bx	lr

0800b366 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b366:	b580      	push	{r7, lr}
 800b368:	b086      	sub	sp, #24
 800b36a:	af02      	add	r7, sp, #8
 800b36c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d101      	bne.n	800b378 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b374:	2301      	movs	r3, #1
 800b376:	e101      	b.n	800b57c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800b384:	b2db      	uxtb	r3, r3
 800b386:	2b00      	cmp	r3, #0
 800b388:	d106      	bne.n	800b398 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2200      	movs	r2, #0
 800b38e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b392:	6878      	ldr	r0, [r7, #4]
 800b394:	f006 fc5e 	bl	8011c54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2203      	movs	r2, #3
 800b39c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b3a6:	d102      	bne.n	800b3ae <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f003 f8ab 	bl	800e50e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	6818      	ldr	r0, [r3, #0]
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	7c1a      	ldrb	r2, [r3, #16]
 800b3c0:	f88d 2000 	strb.w	r2, [sp]
 800b3c4:	3304      	adds	r3, #4
 800b3c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b3c8:	f002 ff8a 	bl	800e2e0 <USB_CoreInit>
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d005      	beq.n	800b3de <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	2202      	movs	r2, #2
 800b3d6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b3da:	2301      	movs	r3, #1
 800b3dc:	e0ce      	b.n	800b57c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	2100      	movs	r1, #0
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	f003 f8a3 	bl	800e530 <USB_SetCurrentMode>
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d005      	beq.n	800b3fc <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	2202      	movs	r2, #2
 800b3f4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	e0bf      	b.n	800b57c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	73fb      	strb	r3, [r7, #15]
 800b400:	e04a      	b.n	800b498 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800b402:	7bfa      	ldrb	r2, [r7, #15]
 800b404:	6879      	ldr	r1, [r7, #4]
 800b406:	4613      	mov	r3, r2
 800b408:	00db      	lsls	r3, r3, #3
 800b40a:	4413      	add	r3, r2
 800b40c:	009b      	lsls	r3, r3, #2
 800b40e:	440b      	add	r3, r1
 800b410:	3315      	adds	r3, #21
 800b412:	2201      	movs	r2, #1
 800b414:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800b416:	7bfa      	ldrb	r2, [r7, #15]
 800b418:	6879      	ldr	r1, [r7, #4]
 800b41a:	4613      	mov	r3, r2
 800b41c:	00db      	lsls	r3, r3, #3
 800b41e:	4413      	add	r3, r2
 800b420:	009b      	lsls	r3, r3, #2
 800b422:	440b      	add	r3, r1
 800b424:	3314      	adds	r3, #20
 800b426:	7bfa      	ldrb	r2, [r7, #15]
 800b428:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800b42a:	7bfa      	ldrb	r2, [r7, #15]
 800b42c:	7bfb      	ldrb	r3, [r7, #15]
 800b42e:	b298      	uxth	r0, r3
 800b430:	6879      	ldr	r1, [r7, #4]
 800b432:	4613      	mov	r3, r2
 800b434:	00db      	lsls	r3, r3, #3
 800b436:	4413      	add	r3, r2
 800b438:	009b      	lsls	r3, r3, #2
 800b43a:	440b      	add	r3, r1
 800b43c:	332e      	adds	r3, #46	@ 0x2e
 800b43e:	4602      	mov	r2, r0
 800b440:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800b442:	7bfa      	ldrb	r2, [r7, #15]
 800b444:	6879      	ldr	r1, [r7, #4]
 800b446:	4613      	mov	r3, r2
 800b448:	00db      	lsls	r3, r3, #3
 800b44a:	4413      	add	r3, r2
 800b44c:	009b      	lsls	r3, r3, #2
 800b44e:	440b      	add	r3, r1
 800b450:	3318      	adds	r3, #24
 800b452:	2200      	movs	r2, #0
 800b454:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800b456:	7bfa      	ldrb	r2, [r7, #15]
 800b458:	6879      	ldr	r1, [r7, #4]
 800b45a:	4613      	mov	r3, r2
 800b45c:	00db      	lsls	r3, r3, #3
 800b45e:	4413      	add	r3, r2
 800b460:	009b      	lsls	r3, r3, #2
 800b462:	440b      	add	r3, r1
 800b464:	331c      	adds	r3, #28
 800b466:	2200      	movs	r2, #0
 800b468:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800b46a:	7bfa      	ldrb	r2, [r7, #15]
 800b46c:	6879      	ldr	r1, [r7, #4]
 800b46e:	4613      	mov	r3, r2
 800b470:	00db      	lsls	r3, r3, #3
 800b472:	4413      	add	r3, r2
 800b474:	009b      	lsls	r3, r3, #2
 800b476:	440b      	add	r3, r1
 800b478:	3320      	adds	r3, #32
 800b47a:	2200      	movs	r2, #0
 800b47c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800b47e:	7bfa      	ldrb	r2, [r7, #15]
 800b480:	6879      	ldr	r1, [r7, #4]
 800b482:	4613      	mov	r3, r2
 800b484:	00db      	lsls	r3, r3, #3
 800b486:	4413      	add	r3, r2
 800b488:	009b      	lsls	r3, r3, #2
 800b48a:	440b      	add	r3, r1
 800b48c:	3324      	adds	r3, #36	@ 0x24
 800b48e:	2200      	movs	r2, #0
 800b490:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b492:	7bfb      	ldrb	r3, [r7, #15]
 800b494:	3301      	adds	r3, #1
 800b496:	73fb      	strb	r3, [r7, #15]
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	791b      	ldrb	r3, [r3, #4]
 800b49c:	7bfa      	ldrb	r2, [r7, #15]
 800b49e:	429a      	cmp	r2, r3
 800b4a0:	d3af      	bcc.n	800b402 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	73fb      	strb	r3, [r7, #15]
 800b4a6:	e044      	b.n	800b532 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800b4a8:	7bfa      	ldrb	r2, [r7, #15]
 800b4aa:	6879      	ldr	r1, [r7, #4]
 800b4ac:	4613      	mov	r3, r2
 800b4ae:	00db      	lsls	r3, r3, #3
 800b4b0:	4413      	add	r3, r2
 800b4b2:	009b      	lsls	r3, r3, #2
 800b4b4:	440b      	add	r3, r1
 800b4b6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800b4be:	7bfa      	ldrb	r2, [r7, #15]
 800b4c0:	6879      	ldr	r1, [r7, #4]
 800b4c2:	4613      	mov	r3, r2
 800b4c4:	00db      	lsls	r3, r3, #3
 800b4c6:	4413      	add	r3, r2
 800b4c8:	009b      	lsls	r3, r3, #2
 800b4ca:	440b      	add	r3, r1
 800b4cc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800b4d0:	7bfa      	ldrb	r2, [r7, #15]
 800b4d2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800b4d4:	7bfa      	ldrb	r2, [r7, #15]
 800b4d6:	6879      	ldr	r1, [r7, #4]
 800b4d8:	4613      	mov	r3, r2
 800b4da:	00db      	lsls	r3, r3, #3
 800b4dc:	4413      	add	r3, r2
 800b4de:	009b      	lsls	r3, r3, #2
 800b4e0:	440b      	add	r3, r1
 800b4e2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800b4ea:	7bfa      	ldrb	r2, [r7, #15]
 800b4ec:	6879      	ldr	r1, [r7, #4]
 800b4ee:	4613      	mov	r3, r2
 800b4f0:	00db      	lsls	r3, r3, #3
 800b4f2:	4413      	add	r3, r2
 800b4f4:	009b      	lsls	r3, r3, #2
 800b4f6:	440b      	add	r3, r1
 800b4f8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800b500:	7bfa      	ldrb	r2, [r7, #15]
 800b502:	6879      	ldr	r1, [r7, #4]
 800b504:	4613      	mov	r3, r2
 800b506:	00db      	lsls	r3, r3, #3
 800b508:	4413      	add	r3, r2
 800b50a:	009b      	lsls	r3, r3, #2
 800b50c:	440b      	add	r3, r1
 800b50e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b512:	2200      	movs	r2, #0
 800b514:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800b516:	7bfa      	ldrb	r2, [r7, #15]
 800b518:	6879      	ldr	r1, [r7, #4]
 800b51a:	4613      	mov	r3, r2
 800b51c:	00db      	lsls	r3, r3, #3
 800b51e:	4413      	add	r3, r2
 800b520:	009b      	lsls	r3, r3, #2
 800b522:	440b      	add	r3, r1
 800b524:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800b528:	2200      	movs	r2, #0
 800b52a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b52c:	7bfb      	ldrb	r3, [r7, #15]
 800b52e:	3301      	adds	r3, #1
 800b530:	73fb      	strb	r3, [r7, #15]
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	791b      	ldrb	r3, [r3, #4]
 800b536:	7bfa      	ldrb	r2, [r7, #15]
 800b538:	429a      	cmp	r2, r3
 800b53a:	d3b5      	bcc.n	800b4a8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	6818      	ldr	r0, [r3, #0]
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	7c1a      	ldrb	r2, [r3, #16]
 800b544:	f88d 2000 	strb.w	r2, [sp]
 800b548:	3304      	adds	r3, #4
 800b54a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b54c:	f003 f83c 	bl	800e5c8 <USB_DevInit>
 800b550:	4603      	mov	r3, r0
 800b552:	2b00      	cmp	r3, #0
 800b554:	d005      	beq.n	800b562 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	2202      	movs	r2, #2
 800b55a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800b55e:	2301      	movs	r3, #1
 800b560:	e00c      	b.n	800b57c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2200      	movs	r2, #0
 800b566:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2201      	movs	r2, #1
 800b56c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	4618      	mov	r0, r3
 800b576:	f004 f886 	bl	800f686 <USB_DevDisconnect>

  return HAL_OK;
 800b57a:	2300      	movs	r3, #0
}
 800b57c:	4618      	mov	r0, r3
 800b57e:	3710      	adds	r7, #16
 800b580:	46bd      	mov	sp, r7
 800b582:	bd80      	pop	{r7, pc}

0800b584 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b084      	sub	sp, #16
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b598:	2b01      	cmp	r3, #1
 800b59a:	d101      	bne.n	800b5a0 <HAL_PCD_Start+0x1c>
 800b59c:	2302      	movs	r3, #2
 800b59e:	e022      	b.n	800b5e6 <HAL_PCD_Start+0x62>
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	68db      	ldr	r3, [r3, #12]
 800b5ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d009      	beq.n	800b5c8 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800b5b8:	2b01      	cmp	r3, #1
 800b5ba:	d105      	bne.n	800b5c8 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5c0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	f002 ff8d 	bl	800e4ec <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f004 f834 	bl	800f644 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2200      	movs	r2, #0
 800b5e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b5e4:	2300      	movs	r3, #0
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	3710      	adds	r7, #16
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}

0800b5ee <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800b5ee:	b590      	push	{r4, r7, lr}
 800b5f0:	b08d      	sub	sp, #52	@ 0x34
 800b5f2:	af00      	add	r7, sp, #0
 800b5f4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5fc:	6a3b      	ldr	r3, [r7, #32]
 800b5fe:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	4618      	mov	r0, r3
 800b606:	f004 f8f2 	bl	800f7ee <USB_GetMode>
 800b60a:	4603      	mov	r3, r0
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	f040 848c 	bne.w	800bf2a <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	4618      	mov	r0, r3
 800b618:	f004 f856 	bl	800f6c8 <USB_ReadInterrupts>
 800b61c:	4603      	mov	r3, r0
 800b61e:	2b00      	cmp	r3, #0
 800b620:	f000 8482 	beq.w	800bf28 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800b624:	69fb      	ldr	r3, [r7, #28]
 800b626:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b62a:	689b      	ldr	r3, [r3, #8]
 800b62c:	0a1b      	lsrs	r3, r3, #8
 800b62e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	4618      	mov	r0, r3
 800b63e:	f004 f843 	bl	800f6c8 <USB_ReadInterrupts>
 800b642:	4603      	mov	r3, r0
 800b644:	f003 0302 	and.w	r3, r3, #2
 800b648:	2b02      	cmp	r3, #2
 800b64a:	d107      	bne.n	800b65c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	695a      	ldr	r2, [r3, #20]
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	f002 0202 	and.w	r2, r2, #2
 800b65a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	4618      	mov	r0, r3
 800b662:	f004 f831 	bl	800f6c8 <USB_ReadInterrupts>
 800b666:	4603      	mov	r3, r0
 800b668:	f003 0310 	and.w	r3, r3, #16
 800b66c:	2b10      	cmp	r3, #16
 800b66e:	d161      	bne.n	800b734 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	699a      	ldr	r2, [r3, #24]
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f022 0210 	bic.w	r2, r2, #16
 800b67e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800b680:	6a3b      	ldr	r3, [r7, #32]
 800b682:	6a1b      	ldr	r3, [r3, #32]
 800b684:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800b686:	69bb      	ldr	r3, [r7, #24]
 800b688:	f003 020f 	and.w	r2, r3, #15
 800b68c:	4613      	mov	r3, r2
 800b68e:	00db      	lsls	r3, r3, #3
 800b690:	4413      	add	r3, r2
 800b692:	009b      	lsls	r3, r3, #2
 800b694:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b698:	687a      	ldr	r2, [r7, #4]
 800b69a:	4413      	add	r3, r2
 800b69c:	3304      	adds	r3, #4
 800b69e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800b6a0:	69bb      	ldr	r3, [r7, #24]
 800b6a2:	0c5b      	lsrs	r3, r3, #17
 800b6a4:	f003 030f 	and.w	r3, r3, #15
 800b6a8:	2b02      	cmp	r3, #2
 800b6aa:	d124      	bne.n	800b6f6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800b6ac:	69ba      	ldr	r2, [r7, #24]
 800b6ae:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800b6b2:	4013      	ands	r3, r2
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d035      	beq.n	800b724 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800b6b8:	697b      	ldr	r3, [r7, #20]
 800b6ba:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800b6bc:	69bb      	ldr	r3, [r7, #24]
 800b6be:	091b      	lsrs	r3, r3, #4
 800b6c0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800b6c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b6c6:	b29b      	uxth	r3, r3
 800b6c8:	461a      	mov	r2, r3
 800b6ca:	6a38      	ldr	r0, [r7, #32]
 800b6cc:	f003 fe68 	bl	800f3a0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b6d0:	697b      	ldr	r3, [r7, #20]
 800b6d2:	68da      	ldr	r2, [r3, #12]
 800b6d4:	69bb      	ldr	r3, [r7, #24]
 800b6d6:	091b      	lsrs	r3, r3, #4
 800b6d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b6dc:	441a      	add	r2, r3
 800b6de:	697b      	ldr	r3, [r7, #20]
 800b6e0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b6e2:	697b      	ldr	r3, [r7, #20]
 800b6e4:	695a      	ldr	r2, [r3, #20]
 800b6e6:	69bb      	ldr	r3, [r7, #24]
 800b6e8:	091b      	lsrs	r3, r3, #4
 800b6ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b6ee:	441a      	add	r2, r3
 800b6f0:	697b      	ldr	r3, [r7, #20]
 800b6f2:	615a      	str	r2, [r3, #20]
 800b6f4:	e016      	b.n	800b724 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800b6f6:	69bb      	ldr	r3, [r7, #24]
 800b6f8:	0c5b      	lsrs	r3, r3, #17
 800b6fa:	f003 030f 	and.w	r3, r3, #15
 800b6fe:	2b06      	cmp	r3, #6
 800b700:	d110      	bne.n	800b724 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b708:	2208      	movs	r2, #8
 800b70a:	4619      	mov	r1, r3
 800b70c:	6a38      	ldr	r0, [r7, #32]
 800b70e:	f003 fe47 	bl	800f3a0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	695a      	ldr	r2, [r3, #20]
 800b716:	69bb      	ldr	r3, [r7, #24]
 800b718:	091b      	lsrs	r3, r3, #4
 800b71a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b71e:	441a      	add	r2, r3
 800b720:	697b      	ldr	r3, [r7, #20]
 800b722:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	699a      	ldr	r2, [r3, #24]
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	f042 0210 	orr.w	r2, r2, #16
 800b732:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	4618      	mov	r0, r3
 800b73a:	f003 ffc5 	bl	800f6c8 <USB_ReadInterrupts>
 800b73e:	4603      	mov	r3, r0
 800b740:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b744:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b748:	f040 80a7 	bne.w	800b89a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800b74c:	2300      	movs	r3, #0
 800b74e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	4618      	mov	r0, r3
 800b756:	f003 ffca 	bl	800f6ee <USB_ReadDevAllOutEpInterrupt>
 800b75a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800b75c:	e099      	b.n	800b892 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800b75e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b760:	f003 0301 	and.w	r3, r3, #1
 800b764:	2b00      	cmp	r3, #0
 800b766:	f000 808e 	beq.w	800b886 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b770:	b2d2      	uxtb	r2, r2
 800b772:	4611      	mov	r1, r2
 800b774:	4618      	mov	r0, r3
 800b776:	f003 ffee 	bl	800f756 <USB_ReadDevOutEPInterrupt>
 800b77a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800b77c:	693b      	ldr	r3, [r7, #16]
 800b77e:	f003 0301 	and.w	r3, r3, #1
 800b782:	2b00      	cmp	r3, #0
 800b784:	d00c      	beq.n	800b7a0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800b786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b788:	015a      	lsls	r2, r3, #5
 800b78a:	69fb      	ldr	r3, [r7, #28]
 800b78c:	4413      	add	r3, r2
 800b78e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b792:	461a      	mov	r2, r3
 800b794:	2301      	movs	r3, #1
 800b796:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800b798:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b79a:	6878      	ldr	r0, [r7, #4]
 800b79c:	f000 fea4 	bl	800c4e8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800b7a0:	693b      	ldr	r3, [r7, #16]
 800b7a2:	f003 0308 	and.w	r3, r3, #8
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d00c      	beq.n	800b7c4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800b7aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7ac:	015a      	lsls	r2, r3, #5
 800b7ae:	69fb      	ldr	r3, [r7, #28]
 800b7b0:	4413      	add	r3, r2
 800b7b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7b6:	461a      	mov	r2, r3
 800b7b8:	2308      	movs	r3, #8
 800b7ba:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800b7bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b7be:	6878      	ldr	r0, [r7, #4]
 800b7c0:	f000 ff7a 	bl	800c6b8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800b7c4:	693b      	ldr	r3, [r7, #16]
 800b7c6:	f003 0310 	and.w	r3, r3, #16
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d008      	beq.n	800b7e0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800b7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7d0:	015a      	lsls	r2, r3, #5
 800b7d2:	69fb      	ldr	r3, [r7, #28]
 800b7d4:	4413      	add	r3, r2
 800b7d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7da:	461a      	mov	r2, r3
 800b7dc:	2310      	movs	r3, #16
 800b7de:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800b7e0:	693b      	ldr	r3, [r7, #16]
 800b7e2:	f003 0302 	and.w	r3, r3, #2
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d030      	beq.n	800b84c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800b7ea:	6a3b      	ldr	r3, [r7, #32]
 800b7ec:	695b      	ldr	r3, [r3, #20]
 800b7ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7f2:	2b80      	cmp	r3, #128	@ 0x80
 800b7f4:	d109      	bne.n	800b80a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800b7f6:	69fb      	ldr	r3, [r7, #28]
 800b7f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7fc:	685b      	ldr	r3, [r3, #4]
 800b7fe:	69fa      	ldr	r2, [r7, #28]
 800b800:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b804:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b808:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800b80a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b80c:	4613      	mov	r3, r2
 800b80e:	00db      	lsls	r3, r3, #3
 800b810:	4413      	add	r3, r2
 800b812:	009b      	lsls	r3, r3, #2
 800b814:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b818:	687a      	ldr	r2, [r7, #4]
 800b81a:	4413      	add	r3, r2
 800b81c:	3304      	adds	r3, #4
 800b81e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	78db      	ldrb	r3, [r3, #3]
 800b824:	2b01      	cmp	r3, #1
 800b826:	d108      	bne.n	800b83a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800b828:	697b      	ldr	r3, [r7, #20]
 800b82a:	2200      	movs	r2, #0
 800b82c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800b82e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b830:	b2db      	uxtb	r3, r3
 800b832:	4619      	mov	r1, r3
 800b834:	6878      	ldr	r0, [r7, #4]
 800b836:	f006 fb13 	bl	8011e60 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800b83a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b83c:	015a      	lsls	r2, r3, #5
 800b83e:	69fb      	ldr	r3, [r7, #28]
 800b840:	4413      	add	r3, r2
 800b842:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b846:	461a      	mov	r2, r3
 800b848:	2302      	movs	r3, #2
 800b84a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	f003 0320 	and.w	r3, r3, #32
 800b852:	2b00      	cmp	r3, #0
 800b854:	d008      	beq.n	800b868 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b858:	015a      	lsls	r2, r3, #5
 800b85a:	69fb      	ldr	r3, [r7, #28]
 800b85c:	4413      	add	r3, r2
 800b85e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b862:	461a      	mov	r2, r3
 800b864:	2320      	movs	r3, #32
 800b866:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d009      	beq.n	800b886 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800b872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b874:	015a      	lsls	r2, r3, #5
 800b876:	69fb      	ldr	r3, [r7, #28]
 800b878:	4413      	add	r3, r2
 800b87a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b87e:	461a      	mov	r2, r3
 800b880:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b884:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800b886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b888:	3301      	adds	r3, #1
 800b88a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800b88c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b88e:	085b      	lsrs	r3, r3, #1
 800b890:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800b892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b894:	2b00      	cmp	r3, #0
 800b896:	f47f af62 	bne.w	800b75e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	4618      	mov	r0, r3
 800b8a0:	f003 ff12 	bl	800f6c8 <USB_ReadInterrupts>
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b8aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b8ae:	f040 80db 	bne.w	800ba68 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	f003 ff33 	bl	800f722 <USB_ReadDevAllInEpInterrupt>
 800b8bc:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800b8be:	2300      	movs	r3, #0
 800b8c0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800b8c2:	e0cd      	b.n	800ba60 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800b8c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8c6:	f003 0301 	and.w	r3, r3, #1
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	f000 80c2 	beq.w	800ba54 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8d6:	b2d2      	uxtb	r2, r2
 800b8d8:	4611      	mov	r1, r2
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f003 ff59 	bl	800f792 <USB_ReadDevInEPInterrupt>
 800b8e0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800b8e2:	693b      	ldr	r3, [r7, #16]
 800b8e4:	f003 0301 	and.w	r3, r3, #1
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d057      	beq.n	800b99c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b8ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ee:	f003 030f 	and.w	r3, r3, #15
 800b8f2:	2201      	movs	r2, #1
 800b8f4:	fa02 f303 	lsl.w	r3, r2, r3
 800b8f8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b8fa:	69fb      	ldr	r3, [r7, #28]
 800b8fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b900:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	43db      	mvns	r3, r3
 800b906:	69f9      	ldr	r1, [r7, #28]
 800b908:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b90c:	4013      	ands	r3, r2
 800b90e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800b910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b912:	015a      	lsls	r2, r3, #5
 800b914:	69fb      	ldr	r3, [r7, #28]
 800b916:	4413      	add	r3, r2
 800b918:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b91c:	461a      	mov	r2, r3
 800b91e:	2301      	movs	r3, #1
 800b920:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	799b      	ldrb	r3, [r3, #6]
 800b926:	2b01      	cmp	r3, #1
 800b928:	d132      	bne.n	800b990 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800b92a:	6879      	ldr	r1, [r7, #4]
 800b92c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b92e:	4613      	mov	r3, r2
 800b930:	00db      	lsls	r3, r3, #3
 800b932:	4413      	add	r3, r2
 800b934:	009b      	lsls	r3, r3, #2
 800b936:	440b      	add	r3, r1
 800b938:	3320      	adds	r3, #32
 800b93a:	6819      	ldr	r1, [r3, #0]
 800b93c:	6878      	ldr	r0, [r7, #4]
 800b93e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b940:	4613      	mov	r3, r2
 800b942:	00db      	lsls	r3, r3, #3
 800b944:	4413      	add	r3, r2
 800b946:	009b      	lsls	r3, r3, #2
 800b948:	4403      	add	r3, r0
 800b94a:	331c      	adds	r3, #28
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	4419      	add	r1, r3
 800b950:	6878      	ldr	r0, [r7, #4]
 800b952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b954:	4613      	mov	r3, r2
 800b956:	00db      	lsls	r3, r3, #3
 800b958:	4413      	add	r3, r2
 800b95a:	009b      	lsls	r3, r3, #2
 800b95c:	4403      	add	r3, r0
 800b95e:	3320      	adds	r3, #32
 800b960:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800b962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b964:	2b00      	cmp	r3, #0
 800b966:	d113      	bne.n	800b990 <HAL_PCD_IRQHandler+0x3a2>
 800b968:	6879      	ldr	r1, [r7, #4]
 800b96a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b96c:	4613      	mov	r3, r2
 800b96e:	00db      	lsls	r3, r3, #3
 800b970:	4413      	add	r3, r2
 800b972:	009b      	lsls	r3, r3, #2
 800b974:	440b      	add	r3, r1
 800b976:	3324      	adds	r3, #36	@ 0x24
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d108      	bne.n	800b990 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	6818      	ldr	r0, [r3, #0]
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b988:	461a      	mov	r2, r3
 800b98a:	2101      	movs	r1, #1
 800b98c:	f003 ff60 	bl	800f850 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800b990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b992:	b2db      	uxtb	r3, r3
 800b994:	4619      	mov	r1, r3
 800b996:	6878      	ldr	r0, [r7, #4]
 800b998:	f006 f9dd 	bl	8011d56 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800b99c:	693b      	ldr	r3, [r7, #16]
 800b99e:	f003 0308 	and.w	r3, r3, #8
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d008      	beq.n	800b9b8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800b9a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9a8:	015a      	lsls	r2, r3, #5
 800b9aa:	69fb      	ldr	r3, [r7, #28]
 800b9ac:	4413      	add	r3, r2
 800b9ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9b2:	461a      	mov	r2, r3
 800b9b4:	2308      	movs	r3, #8
 800b9b6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	f003 0310 	and.w	r3, r3, #16
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d008      	beq.n	800b9d4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800b9c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9c4:	015a      	lsls	r2, r3, #5
 800b9c6:	69fb      	ldr	r3, [r7, #28]
 800b9c8:	4413      	add	r3, r2
 800b9ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9ce:	461a      	mov	r2, r3
 800b9d0:	2310      	movs	r3, #16
 800b9d2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800b9d4:	693b      	ldr	r3, [r7, #16]
 800b9d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d008      	beq.n	800b9f0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800b9de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9e0:	015a      	lsls	r2, r3, #5
 800b9e2:	69fb      	ldr	r3, [r7, #28]
 800b9e4:	4413      	add	r3, r2
 800b9e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9ea:	461a      	mov	r2, r3
 800b9ec:	2340      	movs	r3, #64	@ 0x40
 800b9ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	f003 0302 	and.w	r3, r3, #2
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d023      	beq.n	800ba42 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800b9fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b9fc:	6a38      	ldr	r0, [r7, #32]
 800b9fe:	f002 ff47 	bl	800e890 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800ba02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba04:	4613      	mov	r3, r2
 800ba06:	00db      	lsls	r3, r3, #3
 800ba08:	4413      	add	r3, r2
 800ba0a:	009b      	lsls	r3, r3, #2
 800ba0c:	3310      	adds	r3, #16
 800ba0e:	687a      	ldr	r2, [r7, #4]
 800ba10:	4413      	add	r3, r2
 800ba12:	3304      	adds	r3, #4
 800ba14:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	78db      	ldrb	r3, [r3, #3]
 800ba1a:	2b01      	cmp	r3, #1
 800ba1c:	d108      	bne.n	800ba30 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	2200      	movs	r2, #0
 800ba22:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800ba24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba26:	b2db      	uxtb	r3, r3
 800ba28:	4619      	mov	r1, r3
 800ba2a:	6878      	ldr	r0, [r7, #4]
 800ba2c:	f006 fa2a 	bl	8011e84 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800ba30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba32:	015a      	lsls	r2, r3, #5
 800ba34:	69fb      	ldr	r3, [r7, #28]
 800ba36:	4413      	add	r3, r2
 800ba38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba3c:	461a      	mov	r2, r3
 800ba3e:	2302      	movs	r3, #2
 800ba40:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800ba42:	693b      	ldr	r3, [r7, #16]
 800ba44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d003      	beq.n	800ba54 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800ba4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ba4e:	6878      	ldr	r0, [r7, #4]
 800ba50:	f000 fcbd 	bl	800c3ce <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800ba54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba56:	3301      	adds	r3, #1
 800ba58:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800ba5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba5c:	085b      	lsrs	r3, r3, #1
 800ba5e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800ba60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	f47f af2e 	bne.w	800b8c4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	f003 fe2b 	bl	800f6c8 <USB_ReadInterrupts>
 800ba72:	4603      	mov	r3, r0
 800ba74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ba78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ba7c:	d122      	bne.n	800bac4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800ba7e:	69fb      	ldr	r3, [r7, #28]
 800ba80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba84:	685b      	ldr	r3, [r3, #4]
 800ba86:	69fa      	ldr	r2, [r7, #28]
 800ba88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ba8c:	f023 0301 	bic.w	r3, r3, #1
 800ba90:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800ba98:	2b01      	cmp	r3, #1
 800ba9a:	d108      	bne.n	800baae <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2200      	movs	r2, #0
 800baa0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800baa4:	2100      	movs	r1, #0
 800baa6:	6878      	ldr	r0, [r7, #4]
 800baa8:	f000 fea4 	bl	800c7f4 <HAL_PCDEx_LPM_Callback>
 800baac:	e002      	b.n	800bab4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800baae:	6878      	ldr	r0, [r7, #4]
 800bab0:	f006 f9c8 	bl	8011e44 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	695a      	ldr	r2, [r3, #20]
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800bac2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	4618      	mov	r0, r3
 800baca:	f003 fdfd 	bl	800f6c8 <USB_ReadInterrupts>
 800bace:	4603      	mov	r3, r0
 800bad0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bad4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bad8:	d112      	bne.n	800bb00 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800bada:	69fb      	ldr	r3, [r7, #28]
 800badc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bae0:	689b      	ldr	r3, [r3, #8]
 800bae2:	f003 0301 	and.w	r3, r3, #1
 800bae6:	2b01      	cmp	r3, #1
 800bae8:	d102      	bne.n	800baf0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800baea:	6878      	ldr	r0, [r7, #4]
 800baec:	f006 f984 	bl	8011df8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	695a      	ldr	r2, [r3, #20]
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800bafe:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	4618      	mov	r0, r3
 800bb06:	f003 fddf 	bl	800f6c8 <USB_ReadInterrupts>
 800bb0a:	4603      	mov	r3, r0
 800bb0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bb10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bb14:	f040 80b7 	bne.w	800bc86 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800bb18:	69fb      	ldr	r3, [r7, #28]
 800bb1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb1e:	685b      	ldr	r3, [r3, #4]
 800bb20:	69fa      	ldr	r2, [r7, #28]
 800bb22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bb26:	f023 0301 	bic.w	r3, r3, #1
 800bb2a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	2110      	movs	r1, #16
 800bb32:	4618      	mov	r0, r3
 800bb34:	f002 feac 	bl	800e890 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bb38:	2300      	movs	r3, #0
 800bb3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb3c:	e046      	b.n	800bbcc <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800bb3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb40:	015a      	lsls	r2, r3, #5
 800bb42:	69fb      	ldr	r3, [r7, #28]
 800bb44:	4413      	add	r3, r2
 800bb46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb4a:	461a      	mov	r2, r3
 800bb4c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bb50:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bb52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb54:	015a      	lsls	r2, r3, #5
 800bb56:	69fb      	ldr	r3, [r7, #28]
 800bb58:	4413      	add	r3, r2
 800bb5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb62:	0151      	lsls	r1, r2, #5
 800bb64:	69fa      	ldr	r2, [r7, #28]
 800bb66:	440a      	add	r2, r1
 800bb68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb6c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bb70:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800bb72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb74:	015a      	lsls	r2, r3, #5
 800bb76:	69fb      	ldr	r3, [r7, #28]
 800bb78:	4413      	add	r3, r2
 800bb7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb7e:	461a      	mov	r2, r3
 800bb80:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bb84:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800bb86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb88:	015a      	lsls	r2, r3, #5
 800bb8a:	69fb      	ldr	r3, [r7, #28]
 800bb8c:	4413      	add	r3, r2
 800bb8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb96:	0151      	lsls	r1, r2, #5
 800bb98:	69fa      	ldr	r2, [r7, #28]
 800bb9a:	440a      	add	r2, r1
 800bb9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bba0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bba4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bba8:	015a      	lsls	r2, r3, #5
 800bbaa:	69fb      	ldr	r3, [r7, #28]
 800bbac:	4413      	add	r3, r2
 800bbae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bbb6:	0151      	lsls	r1, r2, #5
 800bbb8:	69fa      	ldr	r2, [r7, #28]
 800bbba:	440a      	add	r2, r1
 800bbbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bbc0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bbc4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bbc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbc8:	3301      	adds	r3, #1
 800bbca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	791b      	ldrb	r3, [r3, #4]
 800bbd0:	461a      	mov	r2, r3
 800bbd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbd4:	4293      	cmp	r3, r2
 800bbd6:	d3b2      	bcc.n	800bb3e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800bbd8:	69fb      	ldr	r3, [r7, #28]
 800bbda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbde:	69db      	ldr	r3, [r3, #28]
 800bbe0:	69fa      	ldr	r2, [r7, #28]
 800bbe2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bbe6:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800bbea:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	7bdb      	ldrb	r3, [r3, #15]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d016      	beq.n	800bc22 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800bbf4:	69fb      	ldr	r3, [r7, #28]
 800bbf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bbfe:	69fa      	ldr	r2, [r7, #28]
 800bc00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc04:	f043 030b 	orr.w	r3, r3, #11
 800bc08:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800bc0c:	69fb      	ldr	r3, [r7, #28]
 800bc0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc14:	69fa      	ldr	r2, [r7, #28]
 800bc16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc1a:	f043 030b 	orr.w	r3, r3, #11
 800bc1e:	6453      	str	r3, [r2, #68]	@ 0x44
 800bc20:	e015      	b.n	800bc4e <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800bc22:	69fb      	ldr	r3, [r7, #28]
 800bc24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc28:	695b      	ldr	r3, [r3, #20]
 800bc2a:	69fa      	ldr	r2, [r7, #28]
 800bc2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc30:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800bc34:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800bc38:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800bc3a:	69fb      	ldr	r3, [r7, #28]
 800bc3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc40:	691b      	ldr	r3, [r3, #16]
 800bc42:	69fa      	ldr	r2, [r7, #28]
 800bc44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc48:	f043 030b 	orr.w	r3, r3, #11
 800bc4c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800bc4e:	69fb      	ldr	r3, [r7, #28]
 800bc50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	69fa      	ldr	r2, [r7, #28]
 800bc58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc5c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800bc60:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	6818      	ldr	r0, [r3, #0]
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800bc70:	461a      	mov	r2, r3
 800bc72:	f003 fded 	bl	800f850 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	695a      	ldr	r2, [r3, #20]
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800bc84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	f003 fd1c 	bl	800f6c8 <USB_ReadInterrupts>
 800bc90:	4603      	mov	r3, r0
 800bc92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bc9a:	d123      	bne.n	800bce4 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	4618      	mov	r0, r3
 800bca2:	f003 fdb2 	bl	800f80a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	4618      	mov	r0, r3
 800bcac:	f002 fe69 	bl	800e982 <USB_GetDevSpeed>
 800bcb0:	4603      	mov	r3, r0
 800bcb2:	461a      	mov	r2, r3
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681c      	ldr	r4, [r3, #0]
 800bcbc:	f001 f9ca 	bl	800d054 <HAL_RCC_GetHCLKFreq>
 800bcc0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800bcc6:	461a      	mov	r2, r3
 800bcc8:	4620      	mov	r0, r4
 800bcca:	f002 fb6d 	bl	800e3a8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800bcce:	6878      	ldr	r0, [r7, #4]
 800bcd0:	f006 f869 	bl	8011da6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	695a      	ldr	r2, [r3, #20]
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800bce2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	4618      	mov	r0, r3
 800bcea:	f003 fced 	bl	800f6c8 <USB_ReadInterrupts>
 800bcee:	4603      	mov	r3, r0
 800bcf0:	f003 0308 	and.w	r3, r3, #8
 800bcf4:	2b08      	cmp	r3, #8
 800bcf6:	d10a      	bne.n	800bd0e <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	f006 f846 	bl	8011d8a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	695a      	ldr	r2, [r3, #20]
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	f002 0208 	and.w	r2, r2, #8
 800bd0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	4618      	mov	r0, r3
 800bd14:	f003 fcd8 	bl	800f6c8 <USB_ReadInterrupts>
 800bd18:	4603      	mov	r3, r0
 800bd1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd1e:	2b80      	cmp	r3, #128	@ 0x80
 800bd20:	d123      	bne.n	800bd6a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800bd22:	6a3b      	ldr	r3, [r7, #32]
 800bd24:	699b      	ldr	r3, [r3, #24]
 800bd26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bd2a:	6a3b      	ldr	r3, [r7, #32]
 800bd2c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bd2e:	2301      	movs	r3, #1
 800bd30:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd32:	e014      	b.n	800bd5e <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800bd34:	6879      	ldr	r1, [r7, #4]
 800bd36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd38:	4613      	mov	r3, r2
 800bd3a:	00db      	lsls	r3, r3, #3
 800bd3c:	4413      	add	r3, r2
 800bd3e:	009b      	lsls	r3, r3, #2
 800bd40:	440b      	add	r3, r1
 800bd42:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800bd46:	781b      	ldrb	r3, [r3, #0]
 800bd48:	2b01      	cmp	r3, #1
 800bd4a:	d105      	bne.n	800bd58 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800bd4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd4e:	b2db      	uxtb	r3, r3
 800bd50:	4619      	mov	r1, r3
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	f000 fb0a 	bl	800c36c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bd58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd5a:	3301      	adds	r3, #1
 800bd5c:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	791b      	ldrb	r3, [r3, #4]
 800bd62:	461a      	mov	r2, r3
 800bd64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd66:	4293      	cmp	r3, r2
 800bd68:	d3e4      	bcc.n	800bd34 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	4618      	mov	r0, r3
 800bd70:	f003 fcaa 	bl	800f6c8 <USB_ReadInterrupts>
 800bd74:	4603      	mov	r3, r0
 800bd76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bd7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bd7e:	d13c      	bne.n	800bdfa <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bd80:	2301      	movs	r3, #1
 800bd82:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd84:	e02b      	b.n	800bdde <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800bd86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd88:	015a      	lsls	r2, r3, #5
 800bd8a:	69fb      	ldr	r3, [r7, #28]
 800bd8c:	4413      	add	r3, r2
 800bd8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800bd96:	6879      	ldr	r1, [r7, #4]
 800bd98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd9a:	4613      	mov	r3, r2
 800bd9c:	00db      	lsls	r3, r3, #3
 800bd9e:	4413      	add	r3, r2
 800bda0:	009b      	lsls	r3, r3, #2
 800bda2:	440b      	add	r3, r1
 800bda4:	3318      	adds	r3, #24
 800bda6:	781b      	ldrb	r3, [r3, #0]
 800bda8:	2b01      	cmp	r3, #1
 800bdaa:	d115      	bne.n	800bdd8 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800bdac:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	da12      	bge.n	800bdd8 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800bdb2:	6879      	ldr	r1, [r7, #4]
 800bdb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdb6:	4613      	mov	r3, r2
 800bdb8:	00db      	lsls	r3, r3, #3
 800bdba:	4413      	add	r3, r2
 800bdbc:	009b      	lsls	r3, r3, #2
 800bdbe:	440b      	add	r3, r1
 800bdc0:	3317      	adds	r3, #23
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800bdc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc8:	b2db      	uxtb	r3, r3
 800bdca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bdce:	b2db      	uxtb	r3, r3
 800bdd0:	4619      	mov	r1, r3
 800bdd2:	6878      	ldr	r0, [r7, #4]
 800bdd4:	f000 faca 	bl	800c36c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800bdd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdda:	3301      	adds	r3, #1
 800bddc:	627b      	str	r3, [r7, #36]	@ 0x24
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	791b      	ldrb	r3, [r3, #4]
 800bde2:	461a      	mov	r2, r3
 800bde4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d3cd      	bcc.n	800bd86 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	695a      	ldr	r2, [r3, #20]
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800bdf8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	4618      	mov	r0, r3
 800be00:	f003 fc62 	bl	800f6c8 <USB_ReadInterrupts>
 800be04:	4603      	mov	r3, r0
 800be06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800be0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800be0e:	d156      	bne.n	800bebe <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800be10:	2301      	movs	r3, #1
 800be12:	627b      	str	r3, [r7, #36]	@ 0x24
 800be14:	e045      	b.n	800bea2 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800be16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be18:	015a      	lsls	r2, r3, #5
 800be1a:	69fb      	ldr	r3, [r7, #28]
 800be1c:	4413      	add	r3, r2
 800be1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800be26:	6879      	ldr	r1, [r7, #4]
 800be28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be2a:	4613      	mov	r3, r2
 800be2c:	00db      	lsls	r3, r3, #3
 800be2e:	4413      	add	r3, r2
 800be30:	009b      	lsls	r3, r3, #2
 800be32:	440b      	add	r3, r1
 800be34:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800be38:	781b      	ldrb	r3, [r3, #0]
 800be3a:	2b01      	cmp	r3, #1
 800be3c:	d12e      	bne.n	800be9c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800be3e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800be40:	2b00      	cmp	r3, #0
 800be42:	da2b      	bge.n	800be9c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800be44:	69bb      	ldr	r3, [r7, #24]
 800be46:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800be50:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800be54:	429a      	cmp	r2, r3
 800be56:	d121      	bne.n	800be9c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800be58:	6879      	ldr	r1, [r7, #4]
 800be5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be5c:	4613      	mov	r3, r2
 800be5e:	00db      	lsls	r3, r3, #3
 800be60:	4413      	add	r3, r2
 800be62:	009b      	lsls	r3, r3, #2
 800be64:	440b      	add	r3, r1
 800be66:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800be6a:	2201      	movs	r2, #1
 800be6c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800be6e:	6a3b      	ldr	r3, [r7, #32]
 800be70:	699b      	ldr	r3, [r3, #24]
 800be72:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800be76:	6a3b      	ldr	r3, [r7, #32]
 800be78:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800be7a:	6a3b      	ldr	r3, [r7, #32]
 800be7c:	695b      	ldr	r3, [r3, #20]
 800be7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be82:	2b00      	cmp	r3, #0
 800be84:	d10a      	bne.n	800be9c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800be86:	69fb      	ldr	r3, [r7, #28]
 800be88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be8c:	685b      	ldr	r3, [r3, #4]
 800be8e:	69fa      	ldr	r2, [r7, #28]
 800be90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800be94:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800be98:	6053      	str	r3, [r2, #4]
            break;
 800be9a:	e008      	b.n	800beae <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800be9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be9e:	3301      	adds	r3, #1
 800bea0:	627b      	str	r3, [r7, #36]	@ 0x24
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	791b      	ldrb	r3, [r3, #4]
 800bea6:	461a      	mov	r2, r3
 800bea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beaa:	4293      	cmp	r3, r2
 800beac:	d3b3      	bcc.n	800be16 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	695a      	ldr	r2, [r3, #20]
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800bebc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	4618      	mov	r0, r3
 800bec4:	f003 fc00 	bl	800f6c8 <USB_ReadInterrupts>
 800bec8:	4603      	mov	r3, r0
 800beca:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800bece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bed2:	d10a      	bne.n	800beea <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800bed4:	6878      	ldr	r0, [r7, #4]
 800bed6:	f005 ffe7 	bl	8011ea8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	695a      	ldr	r2, [r3, #20]
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800bee8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	4618      	mov	r0, r3
 800bef0:	f003 fbea 	bl	800f6c8 <USB_ReadInterrupts>
 800bef4:	4603      	mov	r3, r0
 800bef6:	f003 0304 	and.w	r3, r3, #4
 800befa:	2b04      	cmp	r3, #4
 800befc:	d115      	bne.n	800bf2a <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	685b      	ldr	r3, [r3, #4]
 800bf04:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800bf06:	69bb      	ldr	r3, [r7, #24]
 800bf08:	f003 0304 	and.w	r3, r3, #4
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d002      	beq.n	800bf16 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800bf10:	6878      	ldr	r0, [r7, #4]
 800bf12:	f005 ffd7 	bl	8011ec4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	6859      	ldr	r1, [r3, #4]
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	69ba      	ldr	r2, [r7, #24]
 800bf22:	430a      	orrs	r2, r1
 800bf24:	605a      	str	r2, [r3, #4]
 800bf26:	e000      	b.n	800bf2a <HAL_PCD_IRQHandler+0x93c>
      return;
 800bf28:	bf00      	nop
    }
  }
}
 800bf2a:	3734      	adds	r7, #52	@ 0x34
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	bd90      	pop	{r4, r7, pc}

0800bf30 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b082      	sub	sp, #8
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	6078      	str	r0, [r7, #4]
 800bf38:	460b      	mov	r3, r1
 800bf3a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800bf42:	2b01      	cmp	r3, #1
 800bf44:	d101      	bne.n	800bf4a <HAL_PCD_SetAddress+0x1a>
 800bf46:	2302      	movs	r3, #2
 800bf48:	e012      	b.n	800bf70 <HAL_PCD_SetAddress+0x40>
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2201      	movs	r2, #1
 800bf4e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	78fa      	ldrb	r2, [r7, #3]
 800bf56:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	78fa      	ldrb	r2, [r7, #3]
 800bf5e:	4611      	mov	r1, r2
 800bf60:	4618      	mov	r0, r3
 800bf62:	f003 fb49 	bl	800f5f8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	2200      	movs	r2, #0
 800bf6a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800bf6e:	2300      	movs	r3, #0
}
 800bf70:	4618      	mov	r0, r3
 800bf72:	3708      	adds	r7, #8
 800bf74:	46bd      	mov	sp, r7
 800bf76:	bd80      	pop	{r7, pc}

0800bf78 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b084      	sub	sp, #16
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
 800bf80:	4608      	mov	r0, r1
 800bf82:	4611      	mov	r1, r2
 800bf84:	461a      	mov	r2, r3
 800bf86:	4603      	mov	r3, r0
 800bf88:	70fb      	strb	r3, [r7, #3]
 800bf8a:	460b      	mov	r3, r1
 800bf8c:	803b      	strh	r3, [r7, #0]
 800bf8e:	4613      	mov	r3, r2
 800bf90:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800bf92:	2300      	movs	r3, #0
 800bf94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800bf96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	da0f      	bge.n	800bfbe <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bf9e:	78fb      	ldrb	r3, [r7, #3]
 800bfa0:	f003 020f 	and.w	r2, r3, #15
 800bfa4:	4613      	mov	r3, r2
 800bfa6:	00db      	lsls	r3, r3, #3
 800bfa8:	4413      	add	r3, r2
 800bfaa:	009b      	lsls	r3, r3, #2
 800bfac:	3310      	adds	r3, #16
 800bfae:	687a      	ldr	r2, [r7, #4]
 800bfb0:	4413      	add	r3, r2
 800bfb2:	3304      	adds	r3, #4
 800bfb4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	2201      	movs	r2, #1
 800bfba:	705a      	strb	r2, [r3, #1]
 800bfbc:	e00f      	b.n	800bfde <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800bfbe:	78fb      	ldrb	r3, [r7, #3]
 800bfc0:	f003 020f 	and.w	r2, r3, #15
 800bfc4:	4613      	mov	r3, r2
 800bfc6:	00db      	lsls	r3, r3, #3
 800bfc8:	4413      	add	r3, r2
 800bfca:	009b      	lsls	r3, r3, #2
 800bfcc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bfd0:	687a      	ldr	r2, [r7, #4]
 800bfd2:	4413      	add	r3, r2
 800bfd4:	3304      	adds	r3, #4
 800bfd6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	2200      	movs	r2, #0
 800bfdc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800bfde:	78fb      	ldrb	r3, [r7, #3]
 800bfe0:	f003 030f 	and.w	r3, r3, #15
 800bfe4:	b2da      	uxtb	r2, r3
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800bfea:	883b      	ldrh	r3, [r7, #0]
 800bfec:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	78ba      	ldrb	r2, [r7, #2]
 800bff8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	785b      	ldrb	r3, [r3, #1]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d004      	beq.n	800c00c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	781b      	ldrb	r3, [r3, #0]
 800c006:	461a      	mov	r2, r3
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c00c:	78bb      	ldrb	r3, [r7, #2]
 800c00e:	2b02      	cmp	r3, #2
 800c010:	d102      	bne.n	800c018 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	2200      	movs	r2, #0
 800c016:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c01e:	2b01      	cmp	r3, #1
 800c020:	d101      	bne.n	800c026 <HAL_PCD_EP_Open+0xae>
 800c022:	2302      	movs	r3, #2
 800c024:	e00e      	b.n	800c044 <HAL_PCD_EP_Open+0xcc>
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	2201      	movs	r2, #1
 800c02a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	68f9      	ldr	r1, [r7, #12]
 800c034:	4618      	mov	r0, r3
 800c036:	f002 fcc9 	bl	800e9cc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	2200      	movs	r2, #0
 800c03e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800c042:	7afb      	ldrb	r3, [r7, #11]
}
 800c044:	4618      	mov	r0, r3
 800c046:	3710      	adds	r7, #16
 800c048:	46bd      	mov	sp, r7
 800c04a:	bd80      	pop	{r7, pc}

0800c04c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b084      	sub	sp, #16
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
 800c054:	460b      	mov	r3, r1
 800c056:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c058:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	da0f      	bge.n	800c080 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c060:	78fb      	ldrb	r3, [r7, #3]
 800c062:	f003 020f 	and.w	r2, r3, #15
 800c066:	4613      	mov	r3, r2
 800c068:	00db      	lsls	r3, r3, #3
 800c06a:	4413      	add	r3, r2
 800c06c:	009b      	lsls	r3, r3, #2
 800c06e:	3310      	adds	r3, #16
 800c070:	687a      	ldr	r2, [r7, #4]
 800c072:	4413      	add	r3, r2
 800c074:	3304      	adds	r3, #4
 800c076:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	2201      	movs	r2, #1
 800c07c:	705a      	strb	r2, [r3, #1]
 800c07e:	e00f      	b.n	800c0a0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c080:	78fb      	ldrb	r3, [r7, #3]
 800c082:	f003 020f 	and.w	r2, r3, #15
 800c086:	4613      	mov	r3, r2
 800c088:	00db      	lsls	r3, r3, #3
 800c08a:	4413      	add	r3, r2
 800c08c:	009b      	lsls	r3, r3, #2
 800c08e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c092:	687a      	ldr	r2, [r7, #4]
 800c094:	4413      	add	r3, r2
 800c096:	3304      	adds	r3, #4
 800c098:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	2200      	movs	r2, #0
 800c09e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c0a0:	78fb      	ldrb	r3, [r7, #3]
 800c0a2:	f003 030f 	and.w	r3, r3, #15
 800c0a6:	b2da      	uxtb	r2, r3
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c0b2:	2b01      	cmp	r3, #1
 800c0b4:	d101      	bne.n	800c0ba <HAL_PCD_EP_Close+0x6e>
 800c0b6:	2302      	movs	r3, #2
 800c0b8:	e00e      	b.n	800c0d8 <HAL_PCD_EP_Close+0x8c>
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	2201      	movs	r2, #1
 800c0be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	68f9      	ldr	r1, [r7, #12]
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	f002 fd07 	bl	800eadc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800c0d6:	2300      	movs	r3, #0
}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	3710      	adds	r7, #16
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}

0800c0e0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b086      	sub	sp, #24
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	60f8      	str	r0, [r7, #12]
 800c0e8:	607a      	str	r2, [r7, #4]
 800c0ea:	603b      	str	r3, [r7, #0]
 800c0ec:	460b      	mov	r3, r1
 800c0ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c0f0:	7afb      	ldrb	r3, [r7, #11]
 800c0f2:	f003 020f 	and.w	r2, r3, #15
 800c0f6:	4613      	mov	r3, r2
 800c0f8:	00db      	lsls	r3, r3, #3
 800c0fa:	4413      	add	r3, r2
 800c0fc:	009b      	lsls	r3, r3, #2
 800c0fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c102:	68fa      	ldr	r2, [r7, #12]
 800c104:	4413      	add	r3, r2
 800c106:	3304      	adds	r3, #4
 800c108:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c10a:	697b      	ldr	r3, [r7, #20]
 800c10c:	687a      	ldr	r2, [r7, #4]
 800c10e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c110:	697b      	ldr	r3, [r7, #20]
 800c112:	683a      	ldr	r2, [r7, #0]
 800c114:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c116:	697b      	ldr	r3, [r7, #20]
 800c118:	2200      	movs	r2, #0
 800c11a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800c11c:	697b      	ldr	r3, [r7, #20]
 800c11e:	2200      	movs	r2, #0
 800c120:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c122:	7afb      	ldrb	r3, [r7, #11]
 800c124:	f003 030f 	and.w	r3, r3, #15
 800c128:	b2da      	uxtb	r2, r3
 800c12a:	697b      	ldr	r3, [r7, #20]
 800c12c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	799b      	ldrb	r3, [r3, #6]
 800c132:	2b01      	cmp	r3, #1
 800c134:	d102      	bne.n	800c13c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c136:	687a      	ldr	r2, [r7, #4]
 800c138:	697b      	ldr	r3, [r7, #20]
 800c13a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	6818      	ldr	r0, [r3, #0]
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	799b      	ldrb	r3, [r3, #6]
 800c144:	461a      	mov	r2, r3
 800c146:	6979      	ldr	r1, [r7, #20]
 800c148:	f002 fda4 	bl	800ec94 <USB_EPStartXfer>

  return HAL_OK;
 800c14c:	2300      	movs	r3, #0
}
 800c14e:	4618      	mov	r0, r3
 800c150:	3718      	adds	r7, #24
 800c152:	46bd      	mov	sp, r7
 800c154:	bd80      	pop	{r7, pc}

0800c156 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c156:	b480      	push	{r7}
 800c158:	b083      	sub	sp, #12
 800c15a:	af00      	add	r7, sp, #0
 800c15c:	6078      	str	r0, [r7, #4]
 800c15e:	460b      	mov	r3, r1
 800c160:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c162:	78fb      	ldrb	r3, [r7, #3]
 800c164:	f003 020f 	and.w	r2, r3, #15
 800c168:	6879      	ldr	r1, [r7, #4]
 800c16a:	4613      	mov	r3, r2
 800c16c:	00db      	lsls	r3, r3, #3
 800c16e:	4413      	add	r3, r2
 800c170:	009b      	lsls	r3, r3, #2
 800c172:	440b      	add	r3, r1
 800c174:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c178:	681b      	ldr	r3, [r3, #0]
}
 800c17a:	4618      	mov	r0, r3
 800c17c:	370c      	adds	r7, #12
 800c17e:	46bd      	mov	sp, r7
 800c180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c184:	4770      	bx	lr

0800c186 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c186:	b580      	push	{r7, lr}
 800c188:	b086      	sub	sp, #24
 800c18a:	af00      	add	r7, sp, #0
 800c18c:	60f8      	str	r0, [r7, #12]
 800c18e:	607a      	str	r2, [r7, #4]
 800c190:	603b      	str	r3, [r7, #0]
 800c192:	460b      	mov	r3, r1
 800c194:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c196:	7afb      	ldrb	r3, [r7, #11]
 800c198:	f003 020f 	and.w	r2, r3, #15
 800c19c:	4613      	mov	r3, r2
 800c19e:	00db      	lsls	r3, r3, #3
 800c1a0:	4413      	add	r3, r2
 800c1a2:	009b      	lsls	r3, r3, #2
 800c1a4:	3310      	adds	r3, #16
 800c1a6:	68fa      	ldr	r2, [r7, #12]
 800c1a8:	4413      	add	r3, r2
 800c1aa:	3304      	adds	r3, #4
 800c1ac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c1ae:	697b      	ldr	r3, [r7, #20]
 800c1b0:	687a      	ldr	r2, [r7, #4]
 800c1b2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c1b4:	697b      	ldr	r3, [r7, #20]
 800c1b6:	683a      	ldr	r2, [r7, #0]
 800c1b8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c1ba:	697b      	ldr	r3, [r7, #20]
 800c1bc:	2200      	movs	r2, #0
 800c1be:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800c1c0:	697b      	ldr	r3, [r7, #20]
 800c1c2:	2201      	movs	r2, #1
 800c1c4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c1c6:	7afb      	ldrb	r3, [r7, #11]
 800c1c8:	f003 030f 	and.w	r3, r3, #15
 800c1cc:	b2da      	uxtb	r2, r3
 800c1ce:	697b      	ldr	r3, [r7, #20]
 800c1d0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	799b      	ldrb	r3, [r3, #6]
 800c1d6:	2b01      	cmp	r3, #1
 800c1d8:	d102      	bne.n	800c1e0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c1da:	687a      	ldr	r2, [r7, #4]
 800c1dc:	697b      	ldr	r3, [r7, #20]
 800c1de:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	6818      	ldr	r0, [r3, #0]
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	799b      	ldrb	r3, [r3, #6]
 800c1e8:	461a      	mov	r2, r3
 800c1ea:	6979      	ldr	r1, [r7, #20]
 800c1ec:	f002 fd52 	bl	800ec94 <USB_EPStartXfer>

  return HAL_OK;
 800c1f0:	2300      	movs	r3, #0
}
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	3718      	adds	r7, #24
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	bd80      	pop	{r7, pc}

0800c1fa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c1fa:	b580      	push	{r7, lr}
 800c1fc:	b084      	sub	sp, #16
 800c1fe:	af00      	add	r7, sp, #0
 800c200:	6078      	str	r0, [r7, #4]
 800c202:	460b      	mov	r3, r1
 800c204:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c206:	78fb      	ldrb	r3, [r7, #3]
 800c208:	f003 030f 	and.w	r3, r3, #15
 800c20c:	687a      	ldr	r2, [r7, #4]
 800c20e:	7912      	ldrb	r2, [r2, #4]
 800c210:	4293      	cmp	r3, r2
 800c212:	d901      	bls.n	800c218 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800c214:	2301      	movs	r3, #1
 800c216:	e04f      	b.n	800c2b8 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c218:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	da0f      	bge.n	800c240 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c220:	78fb      	ldrb	r3, [r7, #3]
 800c222:	f003 020f 	and.w	r2, r3, #15
 800c226:	4613      	mov	r3, r2
 800c228:	00db      	lsls	r3, r3, #3
 800c22a:	4413      	add	r3, r2
 800c22c:	009b      	lsls	r3, r3, #2
 800c22e:	3310      	adds	r3, #16
 800c230:	687a      	ldr	r2, [r7, #4]
 800c232:	4413      	add	r3, r2
 800c234:	3304      	adds	r3, #4
 800c236:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	2201      	movs	r2, #1
 800c23c:	705a      	strb	r2, [r3, #1]
 800c23e:	e00d      	b.n	800c25c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c240:	78fa      	ldrb	r2, [r7, #3]
 800c242:	4613      	mov	r3, r2
 800c244:	00db      	lsls	r3, r3, #3
 800c246:	4413      	add	r3, r2
 800c248:	009b      	lsls	r3, r3, #2
 800c24a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c24e:	687a      	ldr	r2, [r7, #4]
 800c250:	4413      	add	r3, r2
 800c252:	3304      	adds	r3, #4
 800c254:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	2200      	movs	r2, #0
 800c25a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	2201      	movs	r2, #1
 800c260:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c262:	78fb      	ldrb	r3, [r7, #3]
 800c264:	f003 030f 	and.w	r3, r3, #15
 800c268:	b2da      	uxtb	r2, r3
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c274:	2b01      	cmp	r3, #1
 800c276:	d101      	bne.n	800c27c <HAL_PCD_EP_SetStall+0x82>
 800c278:	2302      	movs	r3, #2
 800c27a:	e01d      	b.n	800c2b8 <HAL_PCD_EP_SetStall+0xbe>
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	2201      	movs	r2, #1
 800c280:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	68f9      	ldr	r1, [r7, #12]
 800c28a:	4618      	mov	r0, r3
 800c28c:	f003 f8e0 	bl	800f450 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800c290:	78fb      	ldrb	r3, [r7, #3]
 800c292:	f003 030f 	and.w	r3, r3, #15
 800c296:	2b00      	cmp	r3, #0
 800c298:	d109      	bne.n	800c2ae <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	6818      	ldr	r0, [r3, #0]
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	7999      	ldrb	r1, [r3, #6]
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	f003 fad1 	bl	800f850 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c2b6:	2300      	movs	r3, #0
}
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	3710      	adds	r7, #16
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	bd80      	pop	{r7, pc}

0800c2c0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b084      	sub	sp, #16
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
 800c2c8:	460b      	mov	r3, r1
 800c2ca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c2cc:	78fb      	ldrb	r3, [r7, #3]
 800c2ce:	f003 030f 	and.w	r3, r3, #15
 800c2d2:	687a      	ldr	r2, [r7, #4]
 800c2d4:	7912      	ldrb	r2, [r2, #4]
 800c2d6:	4293      	cmp	r3, r2
 800c2d8:	d901      	bls.n	800c2de <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c2da:	2301      	movs	r3, #1
 800c2dc:	e042      	b.n	800c364 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c2de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	da0f      	bge.n	800c306 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c2e6:	78fb      	ldrb	r3, [r7, #3]
 800c2e8:	f003 020f 	and.w	r2, r3, #15
 800c2ec:	4613      	mov	r3, r2
 800c2ee:	00db      	lsls	r3, r3, #3
 800c2f0:	4413      	add	r3, r2
 800c2f2:	009b      	lsls	r3, r3, #2
 800c2f4:	3310      	adds	r3, #16
 800c2f6:	687a      	ldr	r2, [r7, #4]
 800c2f8:	4413      	add	r3, r2
 800c2fa:	3304      	adds	r3, #4
 800c2fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	2201      	movs	r2, #1
 800c302:	705a      	strb	r2, [r3, #1]
 800c304:	e00f      	b.n	800c326 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c306:	78fb      	ldrb	r3, [r7, #3]
 800c308:	f003 020f 	and.w	r2, r3, #15
 800c30c:	4613      	mov	r3, r2
 800c30e:	00db      	lsls	r3, r3, #3
 800c310:	4413      	add	r3, r2
 800c312:	009b      	lsls	r3, r3, #2
 800c314:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c318:	687a      	ldr	r2, [r7, #4]
 800c31a:	4413      	add	r3, r2
 800c31c:	3304      	adds	r3, #4
 800c31e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	2200      	movs	r2, #0
 800c324:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	2200      	movs	r2, #0
 800c32a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c32c:	78fb      	ldrb	r3, [r7, #3]
 800c32e:	f003 030f 	and.w	r3, r3, #15
 800c332:	b2da      	uxtb	r2, r3
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c33e:	2b01      	cmp	r3, #1
 800c340:	d101      	bne.n	800c346 <HAL_PCD_EP_ClrStall+0x86>
 800c342:	2302      	movs	r3, #2
 800c344:	e00e      	b.n	800c364 <HAL_PCD_EP_ClrStall+0xa4>
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2201      	movs	r2, #1
 800c34a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	68f9      	ldr	r1, [r7, #12]
 800c354:	4618      	mov	r0, r3
 800c356:	f003 f8e9 	bl	800f52c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2200      	movs	r2, #0
 800c35e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c362:	2300      	movs	r3, #0
}
 800c364:	4618      	mov	r0, r3
 800c366:	3710      	adds	r7, #16
 800c368:	46bd      	mov	sp, r7
 800c36a:	bd80      	pop	{r7, pc}

0800c36c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b084      	sub	sp, #16
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
 800c374:	460b      	mov	r3, r1
 800c376:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800c378:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	da0c      	bge.n	800c39a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c380:	78fb      	ldrb	r3, [r7, #3]
 800c382:	f003 020f 	and.w	r2, r3, #15
 800c386:	4613      	mov	r3, r2
 800c388:	00db      	lsls	r3, r3, #3
 800c38a:	4413      	add	r3, r2
 800c38c:	009b      	lsls	r3, r3, #2
 800c38e:	3310      	adds	r3, #16
 800c390:	687a      	ldr	r2, [r7, #4]
 800c392:	4413      	add	r3, r2
 800c394:	3304      	adds	r3, #4
 800c396:	60fb      	str	r3, [r7, #12]
 800c398:	e00c      	b.n	800c3b4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c39a:	78fb      	ldrb	r3, [r7, #3]
 800c39c:	f003 020f 	and.w	r2, r3, #15
 800c3a0:	4613      	mov	r3, r2
 800c3a2:	00db      	lsls	r3, r3, #3
 800c3a4:	4413      	add	r3, r2
 800c3a6:	009b      	lsls	r3, r3, #2
 800c3a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c3ac:	687a      	ldr	r2, [r7, #4]
 800c3ae:	4413      	add	r3, r2
 800c3b0:	3304      	adds	r3, #4
 800c3b2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	68f9      	ldr	r1, [r7, #12]
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	f002 ff08 	bl	800f1d0 <USB_EPStopXfer>
 800c3c0:	4603      	mov	r3, r0
 800c3c2:	72fb      	strb	r3, [r7, #11]

  return ret;
 800c3c4:	7afb      	ldrb	r3, [r7, #11]
}
 800c3c6:	4618      	mov	r0, r3
 800c3c8:	3710      	adds	r7, #16
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	bd80      	pop	{r7, pc}

0800c3ce <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c3ce:	b580      	push	{r7, lr}
 800c3d0:	b08a      	sub	sp, #40	@ 0x28
 800c3d2:	af02      	add	r7, sp, #8
 800c3d4:	6078      	str	r0, [r7, #4]
 800c3d6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3de:	697b      	ldr	r3, [r7, #20]
 800c3e0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800c3e2:	683a      	ldr	r2, [r7, #0]
 800c3e4:	4613      	mov	r3, r2
 800c3e6:	00db      	lsls	r3, r3, #3
 800c3e8:	4413      	add	r3, r2
 800c3ea:	009b      	lsls	r3, r3, #2
 800c3ec:	3310      	adds	r3, #16
 800c3ee:	687a      	ldr	r2, [r7, #4]
 800c3f0:	4413      	add	r3, r2
 800c3f2:	3304      	adds	r3, #4
 800c3f4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	695a      	ldr	r2, [r3, #20]
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	691b      	ldr	r3, [r3, #16]
 800c3fe:	429a      	cmp	r2, r3
 800c400:	d901      	bls.n	800c406 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800c402:	2301      	movs	r3, #1
 800c404:	e06b      	b.n	800c4de <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	691a      	ldr	r2, [r3, #16]
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	695b      	ldr	r3, [r3, #20]
 800c40e:	1ad3      	subs	r3, r2, r3
 800c410:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	689b      	ldr	r3, [r3, #8]
 800c416:	69fa      	ldr	r2, [r7, #28]
 800c418:	429a      	cmp	r2, r3
 800c41a:	d902      	bls.n	800c422 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	689b      	ldr	r3, [r3, #8]
 800c420:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800c422:	69fb      	ldr	r3, [r7, #28]
 800c424:	3303      	adds	r3, #3
 800c426:	089b      	lsrs	r3, r3, #2
 800c428:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c42a:	e02a      	b.n	800c482 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	691a      	ldr	r2, [r3, #16]
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	695b      	ldr	r3, [r3, #20]
 800c434:	1ad3      	subs	r3, r2, r3
 800c436:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	689b      	ldr	r3, [r3, #8]
 800c43c:	69fa      	ldr	r2, [r7, #28]
 800c43e:	429a      	cmp	r2, r3
 800c440:	d902      	bls.n	800c448 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	689b      	ldr	r3, [r3, #8]
 800c446:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800c448:	69fb      	ldr	r3, [r7, #28]
 800c44a:	3303      	adds	r3, #3
 800c44c:	089b      	lsrs	r3, r3, #2
 800c44e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	68d9      	ldr	r1, [r3, #12]
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	b2da      	uxtb	r2, r3
 800c458:	69fb      	ldr	r3, [r7, #28]
 800c45a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800c460:	9300      	str	r3, [sp, #0]
 800c462:	4603      	mov	r3, r0
 800c464:	6978      	ldr	r0, [r7, #20]
 800c466:	f002 ff5d 	bl	800f324 <USB_WritePacket>

    ep->xfer_buff  += len;
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	68da      	ldr	r2, [r3, #12]
 800c46e:	69fb      	ldr	r3, [r7, #28]
 800c470:	441a      	add	r2, r3
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	695a      	ldr	r2, [r3, #20]
 800c47a:	69fb      	ldr	r3, [r7, #28]
 800c47c:	441a      	add	r2, r3
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c482:	683b      	ldr	r3, [r7, #0]
 800c484:	015a      	lsls	r2, r3, #5
 800c486:	693b      	ldr	r3, [r7, #16]
 800c488:	4413      	add	r3, r2
 800c48a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c48e:	699b      	ldr	r3, [r3, #24]
 800c490:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800c492:	69ba      	ldr	r2, [r7, #24]
 800c494:	429a      	cmp	r2, r3
 800c496:	d809      	bhi.n	800c4ac <PCD_WriteEmptyTxFifo+0xde>
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	695a      	ldr	r2, [r3, #20]
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800c4a0:	429a      	cmp	r2, r3
 800c4a2:	d203      	bcs.n	800c4ac <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	691b      	ldr	r3, [r3, #16]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d1bf      	bne.n	800c42c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	691a      	ldr	r2, [r3, #16]
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	695b      	ldr	r3, [r3, #20]
 800c4b4:	429a      	cmp	r2, r3
 800c4b6:	d811      	bhi.n	800c4dc <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c4b8:	683b      	ldr	r3, [r7, #0]
 800c4ba:	f003 030f 	and.w	r3, r3, #15
 800c4be:	2201      	movs	r2, #1
 800c4c0:	fa02 f303 	lsl.w	r3, r2, r3
 800c4c4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c4c6:	693b      	ldr	r3, [r7, #16]
 800c4c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c4ce:	68bb      	ldr	r3, [r7, #8]
 800c4d0:	43db      	mvns	r3, r3
 800c4d2:	6939      	ldr	r1, [r7, #16]
 800c4d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c4d8:	4013      	ands	r3, r2
 800c4da:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800c4dc:	2300      	movs	r3, #0
}
 800c4de:	4618      	mov	r0, r3
 800c4e0:	3720      	adds	r7, #32
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	bd80      	pop	{r7, pc}
	...

0800c4e8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c4e8:	b580      	push	{r7, lr}
 800c4ea:	b088      	sub	sp, #32
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
 800c4f0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4f8:	69fb      	ldr	r3, [r7, #28]
 800c4fa:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c4fc:	69fb      	ldr	r3, [r7, #28]
 800c4fe:	333c      	adds	r3, #60	@ 0x3c
 800c500:	3304      	adds	r3, #4
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800c506:	683b      	ldr	r3, [r7, #0]
 800c508:	015a      	lsls	r2, r3, #5
 800c50a:	69bb      	ldr	r3, [r7, #24]
 800c50c:	4413      	add	r3, r2
 800c50e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c512:	689b      	ldr	r3, [r3, #8]
 800c514:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	799b      	ldrb	r3, [r3, #6]
 800c51a:	2b01      	cmp	r3, #1
 800c51c:	d17b      	bne.n	800c616 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800c51e:	693b      	ldr	r3, [r7, #16]
 800c520:	f003 0308 	and.w	r3, r3, #8
 800c524:	2b00      	cmp	r3, #0
 800c526:	d015      	beq.n	800c554 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c528:	697b      	ldr	r3, [r7, #20]
 800c52a:	4a61      	ldr	r2, [pc, #388]	@ (800c6b0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800c52c:	4293      	cmp	r3, r2
 800c52e:	f240 80b9 	bls.w	800c6a4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c532:	693b      	ldr	r3, [r7, #16]
 800c534:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c538:	2b00      	cmp	r3, #0
 800c53a:	f000 80b3 	beq.w	800c6a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c53e:	683b      	ldr	r3, [r7, #0]
 800c540:	015a      	lsls	r2, r3, #5
 800c542:	69bb      	ldr	r3, [r7, #24]
 800c544:	4413      	add	r3, r2
 800c546:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c54a:	461a      	mov	r2, r3
 800c54c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c550:	6093      	str	r3, [r2, #8]
 800c552:	e0a7      	b.n	800c6a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	f003 0320 	and.w	r3, r3, #32
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d009      	beq.n	800c572 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c55e:	683b      	ldr	r3, [r7, #0]
 800c560:	015a      	lsls	r2, r3, #5
 800c562:	69bb      	ldr	r3, [r7, #24]
 800c564:	4413      	add	r3, r2
 800c566:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c56a:	461a      	mov	r2, r3
 800c56c:	2320      	movs	r3, #32
 800c56e:	6093      	str	r3, [r2, #8]
 800c570:	e098      	b.n	800c6a4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800c572:	693b      	ldr	r3, [r7, #16]
 800c574:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c578:	2b00      	cmp	r3, #0
 800c57a:	f040 8093 	bne.w	800c6a4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c57e:	697b      	ldr	r3, [r7, #20]
 800c580:	4a4b      	ldr	r2, [pc, #300]	@ (800c6b0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800c582:	4293      	cmp	r3, r2
 800c584:	d90f      	bls.n	800c5a6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c586:	693b      	ldr	r3, [r7, #16]
 800c588:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d00a      	beq.n	800c5a6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c590:	683b      	ldr	r3, [r7, #0]
 800c592:	015a      	lsls	r2, r3, #5
 800c594:	69bb      	ldr	r3, [r7, #24]
 800c596:	4413      	add	r3, r2
 800c598:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c59c:	461a      	mov	r2, r3
 800c59e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c5a2:	6093      	str	r3, [r2, #8]
 800c5a4:	e07e      	b.n	800c6a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800c5a6:	683a      	ldr	r2, [r7, #0]
 800c5a8:	4613      	mov	r3, r2
 800c5aa:	00db      	lsls	r3, r3, #3
 800c5ac:	4413      	add	r3, r2
 800c5ae:	009b      	lsls	r3, r3, #2
 800c5b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c5b4:	687a      	ldr	r2, [r7, #4]
 800c5b6:	4413      	add	r3, r2
 800c5b8:	3304      	adds	r3, #4
 800c5ba:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	6a1a      	ldr	r2, [r3, #32]
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	0159      	lsls	r1, r3, #5
 800c5c4:	69bb      	ldr	r3, [r7, #24]
 800c5c6:	440b      	add	r3, r1
 800c5c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5cc:	691b      	ldr	r3, [r3, #16]
 800c5ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c5d2:	1ad2      	subs	r2, r2, r3
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800c5d8:	683b      	ldr	r3, [r7, #0]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d114      	bne.n	800c608 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	691b      	ldr	r3, [r3, #16]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d109      	bne.n	800c5fa <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	6818      	ldr	r0, [r3, #0]
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c5f0:	461a      	mov	r2, r3
 800c5f2:	2101      	movs	r1, #1
 800c5f4:	f003 f92c 	bl	800f850 <USB_EP0_OutStart>
 800c5f8:	e006      	b.n	800c608 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	68da      	ldr	r2, [r3, #12]
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	695b      	ldr	r3, [r3, #20]
 800c602:	441a      	add	r2, r3
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800c608:	683b      	ldr	r3, [r7, #0]
 800c60a:	b2db      	uxtb	r3, r3
 800c60c:	4619      	mov	r1, r3
 800c60e:	6878      	ldr	r0, [r7, #4]
 800c610:	f005 fb86 	bl	8011d20 <HAL_PCD_DataOutStageCallback>
 800c614:	e046      	b.n	800c6a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800c616:	697b      	ldr	r3, [r7, #20]
 800c618:	4a26      	ldr	r2, [pc, #152]	@ (800c6b4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800c61a:	4293      	cmp	r3, r2
 800c61c:	d124      	bne.n	800c668 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800c61e:	693b      	ldr	r3, [r7, #16]
 800c620:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c624:	2b00      	cmp	r3, #0
 800c626:	d00a      	beq.n	800c63e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c628:	683b      	ldr	r3, [r7, #0]
 800c62a:	015a      	lsls	r2, r3, #5
 800c62c:	69bb      	ldr	r3, [r7, #24]
 800c62e:	4413      	add	r3, r2
 800c630:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c634:	461a      	mov	r2, r3
 800c636:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c63a:	6093      	str	r3, [r2, #8]
 800c63c:	e032      	b.n	800c6a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c63e:	693b      	ldr	r3, [r7, #16]
 800c640:	f003 0320 	and.w	r3, r3, #32
 800c644:	2b00      	cmp	r3, #0
 800c646:	d008      	beq.n	800c65a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	015a      	lsls	r2, r3, #5
 800c64c:	69bb      	ldr	r3, [r7, #24]
 800c64e:	4413      	add	r3, r2
 800c650:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c654:	461a      	mov	r2, r3
 800c656:	2320      	movs	r3, #32
 800c658:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800c65a:	683b      	ldr	r3, [r7, #0]
 800c65c:	b2db      	uxtb	r3, r3
 800c65e:	4619      	mov	r1, r3
 800c660:	6878      	ldr	r0, [r7, #4]
 800c662:	f005 fb5d 	bl	8011d20 <HAL_PCD_DataOutStageCallback>
 800c666:	e01d      	b.n	800c6a4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800c668:	683b      	ldr	r3, [r7, #0]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d114      	bne.n	800c698 <PCD_EP_OutXfrComplete_int+0x1b0>
 800c66e:	6879      	ldr	r1, [r7, #4]
 800c670:	683a      	ldr	r2, [r7, #0]
 800c672:	4613      	mov	r3, r2
 800c674:	00db      	lsls	r3, r3, #3
 800c676:	4413      	add	r3, r2
 800c678:	009b      	lsls	r3, r3, #2
 800c67a:	440b      	add	r3, r1
 800c67c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d108      	bne.n	800c698 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6818      	ldr	r0, [r3, #0]
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c690:	461a      	mov	r2, r3
 800c692:	2100      	movs	r1, #0
 800c694:	f003 f8dc 	bl	800f850 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800c698:	683b      	ldr	r3, [r7, #0]
 800c69a:	b2db      	uxtb	r3, r3
 800c69c:	4619      	mov	r1, r3
 800c69e:	6878      	ldr	r0, [r7, #4]
 800c6a0:	f005 fb3e 	bl	8011d20 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800c6a4:	2300      	movs	r3, #0
}
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	3720      	adds	r7, #32
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bd80      	pop	{r7, pc}
 800c6ae:	bf00      	nop
 800c6b0:	4f54300a 	.word	0x4f54300a
 800c6b4:	4f54310a 	.word	0x4f54310a

0800c6b8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b086      	sub	sp, #24
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
 800c6c0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6c8:	697b      	ldr	r3, [r7, #20]
 800c6ca:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c6cc:	697b      	ldr	r3, [r7, #20]
 800c6ce:	333c      	adds	r3, #60	@ 0x3c
 800c6d0:	3304      	adds	r3, #4
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800c6d6:	683b      	ldr	r3, [r7, #0]
 800c6d8:	015a      	lsls	r2, r3, #5
 800c6da:	693b      	ldr	r3, [r7, #16]
 800c6dc:	4413      	add	r3, r2
 800c6de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6e2:	689b      	ldr	r3, [r3, #8]
 800c6e4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	4a15      	ldr	r2, [pc, #84]	@ (800c740 <PCD_EP_OutSetupPacket_int+0x88>)
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d90e      	bls.n	800c70c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800c6ee:	68bb      	ldr	r3, [r7, #8]
 800c6f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d009      	beq.n	800c70c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	015a      	lsls	r2, r3, #5
 800c6fc:	693b      	ldr	r3, [r7, #16]
 800c6fe:	4413      	add	r3, r2
 800c700:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c704:	461a      	mov	r2, r3
 800c706:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c70a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800c70c:	6878      	ldr	r0, [r7, #4]
 800c70e:	f005 faf5 	bl	8011cfc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	4a0a      	ldr	r2, [pc, #40]	@ (800c740 <PCD_EP_OutSetupPacket_int+0x88>)
 800c716:	4293      	cmp	r3, r2
 800c718:	d90c      	bls.n	800c734 <PCD_EP_OutSetupPacket_int+0x7c>
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	799b      	ldrb	r3, [r3, #6]
 800c71e:	2b01      	cmp	r3, #1
 800c720:	d108      	bne.n	800c734 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	6818      	ldr	r0, [r3, #0]
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c72c:	461a      	mov	r2, r3
 800c72e:	2101      	movs	r1, #1
 800c730:	f003 f88e 	bl	800f850 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800c734:	2300      	movs	r3, #0
}
 800c736:	4618      	mov	r0, r3
 800c738:	3718      	adds	r7, #24
 800c73a:	46bd      	mov	sp, r7
 800c73c:	bd80      	pop	{r7, pc}
 800c73e:	bf00      	nop
 800c740:	4f54300a 	.word	0x4f54300a

0800c744 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800c744:	b480      	push	{r7}
 800c746:	b085      	sub	sp, #20
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]
 800c74c:	460b      	mov	r3, r1
 800c74e:	70fb      	strb	r3, [r7, #3]
 800c750:	4613      	mov	r3, r2
 800c752:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c75a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800c75c:	78fb      	ldrb	r3, [r7, #3]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d107      	bne.n	800c772 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800c762:	883b      	ldrh	r3, [r7, #0]
 800c764:	0419      	lsls	r1, r3, #16
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	68ba      	ldr	r2, [r7, #8]
 800c76c:	430a      	orrs	r2, r1
 800c76e:	629a      	str	r2, [r3, #40]	@ 0x28
 800c770:	e028      	b.n	800c7c4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c778:	0c1b      	lsrs	r3, r3, #16
 800c77a:	68ba      	ldr	r2, [r7, #8]
 800c77c:	4413      	add	r3, r2
 800c77e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800c780:	2300      	movs	r3, #0
 800c782:	73fb      	strb	r3, [r7, #15]
 800c784:	e00d      	b.n	800c7a2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681a      	ldr	r2, [r3, #0]
 800c78a:	7bfb      	ldrb	r3, [r7, #15]
 800c78c:	3340      	adds	r3, #64	@ 0x40
 800c78e:	009b      	lsls	r3, r3, #2
 800c790:	4413      	add	r3, r2
 800c792:	685b      	ldr	r3, [r3, #4]
 800c794:	0c1b      	lsrs	r3, r3, #16
 800c796:	68ba      	ldr	r2, [r7, #8]
 800c798:	4413      	add	r3, r2
 800c79a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800c79c:	7bfb      	ldrb	r3, [r7, #15]
 800c79e:	3301      	adds	r3, #1
 800c7a0:	73fb      	strb	r3, [r7, #15]
 800c7a2:	7bfa      	ldrb	r2, [r7, #15]
 800c7a4:	78fb      	ldrb	r3, [r7, #3]
 800c7a6:	3b01      	subs	r3, #1
 800c7a8:	429a      	cmp	r2, r3
 800c7aa:	d3ec      	bcc.n	800c786 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800c7ac:	883b      	ldrh	r3, [r7, #0]
 800c7ae:	0418      	lsls	r0, r3, #16
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	6819      	ldr	r1, [r3, #0]
 800c7b4:	78fb      	ldrb	r3, [r7, #3]
 800c7b6:	3b01      	subs	r3, #1
 800c7b8:	68ba      	ldr	r2, [r7, #8]
 800c7ba:	4302      	orrs	r2, r0
 800c7bc:	3340      	adds	r3, #64	@ 0x40
 800c7be:	009b      	lsls	r3, r3, #2
 800c7c0:	440b      	add	r3, r1
 800c7c2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800c7c4:	2300      	movs	r3, #0
}
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	3714      	adds	r7, #20
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d0:	4770      	bx	lr

0800c7d2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800c7d2:	b480      	push	{r7}
 800c7d4:	b083      	sub	sp, #12
 800c7d6:	af00      	add	r7, sp, #0
 800c7d8:	6078      	str	r0, [r7, #4]
 800c7da:	460b      	mov	r3, r1
 800c7dc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	887a      	ldrh	r2, [r7, #2]
 800c7e4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800c7e6:	2300      	movs	r3, #0
}
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	370c      	adds	r7, #12
 800c7ec:	46bd      	mov	sp, r7
 800c7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f2:	4770      	bx	lr

0800c7f4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800c7f4:	b480      	push	{r7}
 800c7f6:	b083      	sub	sp, #12
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	6078      	str	r0, [r7, #4]
 800c7fc:	460b      	mov	r3, r1
 800c7fe:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800c800:	bf00      	nop
 800c802:	370c      	adds	r7, #12
 800c804:	46bd      	mov	sp, r7
 800c806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80a:	4770      	bx	lr

0800c80c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b086      	sub	sp, #24
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d101      	bne.n	800c81e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c81a:	2301      	movs	r3, #1
 800c81c:	e267      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	f003 0301 	and.w	r3, r3, #1
 800c826:	2b00      	cmp	r3, #0
 800c828:	d075      	beq.n	800c916 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800c82a:	4b88      	ldr	r3, [pc, #544]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c82c:	689b      	ldr	r3, [r3, #8]
 800c82e:	f003 030c 	and.w	r3, r3, #12
 800c832:	2b04      	cmp	r3, #4
 800c834:	d00c      	beq.n	800c850 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c836:	4b85      	ldr	r3, [pc, #532]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c838:	689b      	ldr	r3, [r3, #8]
 800c83a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800c83e:	2b08      	cmp	r3, #8
 800c840:	d112      	bne.n	800c868 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c842:	4b82      	ldr	r3, [pc, #520]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c844:	685b      	ldr	r3, [r3, #4]
 800c846:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c84a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c84e:	d10b      	bne.n	800c868 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c850:	4b7e      	ldr	r3, [pc, #504]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d05b      	beq.n	800c914 <HAL_RCC_OscConfig+0x108>
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	685b      	ldr	r3, [r3, #4]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d157      	bne.n	800c914 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800c864:	2301      	movs	r3, #1
 800c866:	e242      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	685b      	ldr	r3, [r3, #4]
 800c86c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c870:	d106      	bne.n	800c880 <HAL_RCC_OscConfig+0x74>
 800c872:	4b76      	ldr	r3, [pc, #472]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	4a75      	ldr	r2, [pc, #468]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c878:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c87c:	6013      	str	r3, [r2, #0]
 800c87e:	e01d      	b.n	800c8bc <HAL_RCC_OscConfig+0xb0>
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	685b      	ldr	r3, [r3, #4]
 800c884:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c888:	d10c      	bne.n	800c8a4 <HAL_RCC_OscConfig+0x98>
 800c88a:	4b70      	ldr	r3, [pc, #448]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	4a6f      	ldr	r2, [pc, #444]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c890:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c894:	6013      	str	r3, [r2, #0]
 800c896:	4b6d      	ldr	r3, [pc, #436]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	4a6c      	ldr	r2, [pc, #432]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c89c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c8a0:	6013      	str	r3, [r2, #0]
 800c8a2:	e00b      	b.n	800c8bc <HAL_RCC_OscConfig+0xb0>
 800c8a4:	4b69      	ldr	r3, [pc, #420]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	4a68      	ldr	r2, [pc, #416]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c8aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c8ae:	6013      	str	r3, [r2, #0]
 800c8b0:	4b66      	ldr	r3, [pc, #408]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	4a65      	ldr	r2, [pc, #404]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c8b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c8ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	685b      	ldr	r3, [r3, #4]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d013      	beq.n	800c8ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c8c4:	f7fd fefa 	bl	800a6bc <HAL_GetTick>
 800c8c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c8ca:	e008      	b.n	800c8de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c8cc:	f7fd fef6 	bl	800a6bc <HAL_GetTick>
 800c8d0:	4602      	mov	r2, r0
 800c8d2:	693b      	ldr	r3, [r7, #16]
 800c8d4:	1ad3      	subs	r3, r2, r3
 800c8d6:	2b64      	cmp	r3, #100	@ 0x64
 800c8d8:	d901      	bls.n	800c8de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800c8da:	2303      	movs	r3, #3
 800c8dc:	e207      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c8de:	4b5b      	ldr	r3, [pc, #364]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d0f0      	beq.n	800c8cc <HAL_RCC_OscConfig+0xc0>
 800c8ea:	e014      	b.n	800c916 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c8ec:	f7fd fee6 	bl	800a6bc <HAL_GetTick>
 800c8f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c8f2:	e008      	b.n	800c906 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c8f4:	f7fd fee2 	bl	800a6bc <HAL_GetTick>
 800c8f8:	4602      	mov	r2, r0
 800c8fa:	693b      	ldr	r3, [r7, #16]
 800c8fc:	1ad3      	subs	r3, r2, r3
 800c8fe:	2b64      	cmp	r3, #100	@ 0x64
 800c900:	d901      	bls.n	800c906 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800c902:	2303      	movs	r3, #3
 800c904:	e1f3      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c906:	4b51      	ldr	r3, [pc, #324]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d1f0      	bne.n	800c8f4 <HAL_RCC_OscConfig+0xe8>
 800c912:	e000      	b.n	800c916 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c914:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	f003 0302 	and.w	r3, r3, #2
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d063      	beq.n	800c9ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800c922:	4b4a      	ldr	r3, [pc, #296]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c924:	689b      	ldr	r3, [r3, #8]
 800c926:	f003 030c 	and.w	r3, r3, #12
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d00b      	beq.n	800c946 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c92e:	4b47      	ldr	r3, [pc, #284]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c930:	689b      	ldr	r3, [r3, #8]
 800c932:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800c936:	2b08      	cmp	r3, #8
 800c938:	d11c      	bne.n	800c974 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c93a:	4b44      	ldr	r3, [pc, #272]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c93c:	685b      	ldr	r3, [r3, #4]
 800c93e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c942:	2b00      	cmp	r3, #0
 800c944:	d116      	bne.n	800c974 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c946:	4b41      	ldr	r3, [pc, #260]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	f003 0302 	and.w	r3, r3, #2
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d005      	beq.n	800c95e <HAL_RCC_OscConfig+0x152>
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	68db      	ldr	r3, [r3, #12]
 800c956:	2b01      	cmp	r3, #1
 800c958:	d001      	beq.n	800c95e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800c95a:	2301      	movs	r3, #1
 800c95c:	e1c7      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c95e:	4b3b      	ldr	r3, [pc, #236]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	691b      	ldr	r3, [r3, #16]
 800c96a:	00db      	lsls	r3, r3, #3
 800c96c:	4937      	ldr	r1, [pc, #220]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c96e:	4313      	orrs	r3, r2
 800c970:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c972:	e03a      	b.n	800c9ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	68db      	ldr	r3, [r3, #12]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d020      	beq.n	800c9be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c97c:	4b34      	ldr	r3, [pc, #208]	@ (800ca50 <HAL_RCC_OscConfig+0x244>)
 800c97e:	2201      	movs	r2, #1
 800c980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c982:	f7fd fe9b 	bl	800a6bc <HAL_GetTick>
 800c986:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c988:	e008      	b.n	800c99c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c98a:	f7fd fe97 	bl	800a6bc <HAL_GetTick>
 800c98e:	4602      	mov	r2, r0
 800c990:	693b      	ldr	r3, [r7, #16]
 800c992:	1ad3      	subs	r3, r2, r3
 800c994:	2b02      	cmp	r3, #2
 800c996:	d901      	bls.n	800c99c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800c998:	2303      	movs	r3, #3
 800c99a:	e1a8      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c99c:	4b2b      	ldr	r3, [pc, #172]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	f003 0302 	and.w	r3, r3, #2
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d0f0      	beq.n	800c98a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c9a8:	4b28      	ldr	r3, [pc, #160]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	691b      	ldr	r3, [r3, #16]
 800c9b4:	00db      	lsls	r3, r3, #3
 800c9b6:	4925      	ldr	r1, [pc, #148]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c9b8:	4313      	orrs	r3, r2
 800c9ba:	600b      	str	r3, [r1, #0]
 800c9bc:	e015      	b.n	800c9ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c9be:	4b24      	ldr	r3, [pc, #144]	@ (800ca50 <HAL_RCC_OscConfig+0x244>)
 800c9c0:	2200      	movs	r2, #0
 800c9c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c9c4:	f7fd fe7a 	bl	800a6bc <HAL_GetTick>
 800c9c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c9ca:	e008      	b.n	800c9de <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c9cc:	f7fd fe76 	bl	800a6bc <HAL_GetTick>
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	693b      	ldr	r3, [r7, #16]
 800c9d4:	1ad3      	subs	r3, r2, r3
 800c9d6:	2b02      	cmp	r3, #2
 800c9d8:	d901      	bls.n	800c9de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800c9da:	2303      	movs	r3, #3
 800c9dc:	e187      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c9de:	4b1b      	ldr	r3, [pc, #108]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	f003 0302 	and.w	r3, r3, #2
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d1f0      	bne.n	800c9cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	f003 0308 	and.w	r3, r3, #8
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d036      	beq.n	800ca64 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	695b      	ldr	r3, [r3, #20]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d016      	beq.n	800ca2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c9fe:	4b15      	ldr	r3, [pc, #84]	@ (800ca54 <HAL_RCC_OscConfig+0x248>)
 800ca00:	2201      	movs	r2, #1
 800ca02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca04:	f7fd fe5a 	bl	800a6bc <HAL_GetTick>
 800ca08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ca0a:	e008      	b.n	800ca1e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ca0c:	f7fd fe56 	bl	800a6bc <HAL_GetTick>
 800ca10:	4602      	mov	r2, r0
 800ca12:	693b      	ldr	r3, [r7, #16]
 800ca14:	1ad3      	subs	r3, r2, r3
 800ca16:	2b02      	cmp	r3, #2
 800ca18:	d901      	bls.n	800ca1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800ca1a:	2303      	movs	r3, #3
 800ca1c:	e167      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ca1e:	4b0b      	ldr	r3, [pc, #44]	@ (800ca4c <HAL_RCC_OscConfig+0x240>)
 800ca20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ca22:	f003 0302 	and.w	r3, r3, #2
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d0f0      	beq.n	800ca0c <HAL_RCC_OscConfig+0x200>
 800ca2a:	e01b      	b.n	800ca64 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ca2c:	4b09      	ldr	r3, [pc, #36]	@ (800ca54 <HAL_RCC_OscConfig+0x248>)
 800ca2e:	2200      	movs	r2, #0
 800ca30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ca32:	f7fd fe43 	bl	800a6bc <HAL_GetTick>
 800ca36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ca38:	e00e      	b.n	800ca58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ca3a:	f7fd fe3f 	bl	800a6bc <HAL_GetTick>
 800ca3e:	4602      	mov	r2, r0
 800ca40:	693b      	ldr	r3, [r7, #16]
 800ca42:	1ad3      	subs	r3, r2, r3
 800ca44:	2b02      	cmp	r3, #2
 800ca46:	d907      	bls.n	800ca58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800ca48:	2303      	movs	r3, #3
 800ca4a:	e150      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
 800ca4c:	40023800 	.word	0x40023800
 800ca50:	42470000 	.word	0x42470000
 800ca54:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ca58:	4b88      	ldr	r3, [pc, #544]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800ca5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ca5c:	f003 0302 	and.w	r3, r3, #2
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d1ea      	bne.n	800ca3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	f003 0304 	and.w	r3, r3, #4
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	f000 8097 	beq.w	800cba0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ca72:	2300      	movs	r3, #0
 800ca74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ca76:	4b81      	ldr	r3, [pc, #516]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800ca78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d10f      	bne.n	800caa2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ca82:	2300      	movs	r3, #0
 800ca84:	60bb      	str	r3, [r7, #8]
 800ca86:	4b7d      	ldr	r3, [pc, #500]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800ca88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca8a:	4a7c      	ldr	r2, [pc, #496]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800ca8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ca90:	6413      	str	r3, [r2, #64]	@ 0x40
 800ca92:	4b7a      	ldr	r3, [pc, #488]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800ca94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ca9a:	60bb      	str	r3, [r7, #8]
 800ca9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ca9e:	2301      	movs	r3, #1
 800caa0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800caa2:	4b77      	ldr	r3, [pc, #476]	@ (800cc80 <HAL_RCC_OscConfig+0x474>)
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d118      	bne.n	800cae0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800caae:	4b74      	ldr	r3, [pc, #464]	@ (800cc80 <HAL_RCC_OscConfig+0x474>)
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	4a73      	ldr	r2, [pc, #460]	@ (800cc80 <HAL_RCC_OscConfig+0x474>)
 800cab4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cab8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800caba:	f7fd fdff 	bl	800a6bc <HAL_GetTick>
 800cabe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cac0:	e008      	b.n	800cad4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cac2:	f7fd fdfb 	bl	800a6bc <HAL_GetTick>
 800cac6:	4602      	mov	r2, r0
 800cac8:	693b      	ldr	r3, [r7, #16]
 800caca:	1ad3      	subs	r3, r2, r3
 800cacc:	2b02      	cmp	r3, #2
 800cace:	d901      	bls.n	800cad4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800cad0:	2303      	movs	r3, #3
 800cad2:	e10c      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cad4:	4b6a      	ldr	r3, [pc, #424]	@ (800cc80 <HAL_RCC_OscConfig+0x474>)
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d0f0      	beq.n	800cac2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	689b      	ldr	r3, [r3, #8]
 800cae4:	2b01      	cmp	r3, #1
 800cae6:	d106      	bne.n	800caf6 <HAL_RCC_OscConfig+0x2ea>
 800cae8:	4b64      	ldr	r3, [pc, #400]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800caea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800caec:	4a63      	ldr	r2, [pc, #396]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800caee:	f043 0301 	orr.w	r3, r3, #1
 800caf2:	6713      	str	r3, [r2, #112]	@ 0x70
 800caf4:	e01c      	b.n	800cb30 <HAL_RCC_OscConfig+0x324>
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	689b      	ldr	r3, [r3, #8]
 800cafa:	2b05      	cmp	r3, #5
 800cafc:	d10c      	bne.n	800cb18 <HAL_RCC_OscConfig+0x30c>
 800cafe:	4b5f      	ldr	r3, [pc, #380]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cb00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb02:	4a5e      	ldr	r2, [pc, #376]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cb04:	f043 0304 	orr.w	r3, r3, #4
 800cb08:	6713      	str	r3, [r2, #112]	@ 0x70
 800cb0a:	4b5c      	ldr	r3, [pc, #368]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cb0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb0e:	4a5b      	ldr	r2, [pc, #364]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cb10:	f043 0301 	orr.w	r3, r3, #1
 800cb14:	6713      	str	r3, [r2, #112]	@ 0x70
 800cb16:	e00b      	b.n	800cb30 <HAL_RCC_OscConfig+0x324>
 800cb18:	4b58      	ldr	r3, [pc, #352]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cb1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb1c:	4a57      	ldr	r2, [pc, #348]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cb1e:	f023 0301 	bic.w	r3, r3, #1
 800cb22:	6713      	str	r3, [r2, #112]	@ 0x70
 800cb24:	4b55      	ldr	r3, [pc, #340]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cb26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb28:	4a54      	ldr	r2, [pc, #336]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cb2a:	f023 0304 	bic.w	r3, r3, #4
 800cb2e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	689b      	ldr	r3, [r3, #8]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d015      	beq.n	800cb64 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb38:	f7fd fdc0 	bl	800a6bc <HAL_GetTick>
 800cb3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cb3e:	e00a      	b.n	800cb56 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cb40:	f7fd fdbc 	bl	800a6bc <HAL_GetTick>
 800cb44:	4602      	mov	r2, r0
 800cb46:	693b      	ldr	r3, [r7, #16]
 800cb48:	1ad3      	subs	r3, r2, r3
 800cb4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cb4e:	4293      	cmp	r3, r2
 800cb50:	d901      	bls.n	800cb56 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800cb52:	2303      	movs	r3, #3
 800cb54:	e0cb      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cb56:	4b49      	ldr	r3, [pc, #292]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cb58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb5a:	f003 0302 	and.w	r3, r3, #2
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d0ee      	beq.n	800cb40 <HAL_RCC_OscConfig+0x334>
 800cb62:	e014      	b.n	800cb8e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800cb64:	f7fd fdaa 	bl	800a6bc <HAL_GetTick>
 800cb68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cb6a:	e00a      	b.n	800cb82 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cb6c:	f7fd fda6 	bl	800a6bc <HAL_GetTick>
 800cb70:	4602      	mov	r2, r0
 800cb72:	693b      	ldr	r3, [r7, #16]
 800cb74:	1ad3      	subs	r3, r2, r3
 800cb76:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cb7a:	4293      	cmp	r3, r2
 800cb7c:	d901      	bls.n	800cb82 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800cb7e:	2303      	movs	r3, #3
 800cb80:	e0b5      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cb82:	4b3e      	ldr	r3, [pc, #248]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cb84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb86:	f003 0302 	and.w	r3, r3, #2
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d1ee      	bne.n	800cb6c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800cb8e:	7dfb      	ldrb	r3, [r7, #23]
 800cb90:	2b01      	cmp	r3, #1
 800cb92:	d105      	bne.n	800cba0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cb94:	4b39      	ldr	r3, [pc, #228]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cb96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb98:	4a38      	ldr	r2, [pc, #224]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cb9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cb9e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	699b      	ldr	r3, [r3, #24]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	f000 80a1 	beq.w	800ccec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800cbaa:	4b34      	ldr	r3, [pc, #208]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cbac:	689b      	ldr	r3, [r3, #8]
 800cbae:	f003 030c 	and.w	r3, r3, #12
 800cbb2:	2b08      	cmp	r3, #8
 800cbb4:	d05c      	beq.n	800cc70 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	699b      	ldr	r3, [r3, #24]
 800cbba:	2b02      	cmp	r3, #2
 800cbbc:	d141      	bne.n	800cc42 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cbbe:	4b31      	ldr	r3, [pc, #196]	@ (800cc84 <HAL_RCC_OscConfig+0x478>)
 800cbc0:	2200      	movs	r2, #0
 800cbc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cbc4:	f7fd fd7a 	bl	800a6bc <HAL_GetTick>
 800cbc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cbca:	e008      	b.n	800cbde <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cbcc:	f7fd fd76 	bl	800a6bc <HAL_GetTick>
 800cbd0:	4602      	mov	r2, r0
 800cbd2:	693b      	ldr	r3, [r7, #16]
 800cbd4:	1ad3      	subs	r3, r2, r3
 800cbd6:	2b02      	cmp	r3, #2
 800cbd8:	d901      	bls.n	800cbde <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800cbda:	2303      	movs	r3, #3
 800cbdc:	e087      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cbde:	4b27      	ldr	r3, [pc, #156]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d1f0      	bne.n	800cbcc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	69da      	ldr	r2, [r3, #28]
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	6a1b      	ldr	r3, [r3, #32]
 800cbf2:	431a      	orrs	r2, r3
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbf8:	019b      	lsls	r3, r3, #6
 800cbfa:	431a      	orrs	r2, r3
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc00:	085b      	lsrs	r3, r3, #1
 800cc02:	3b01      	subs	r3, #1
 800cc04:	041b      	lsls	r3, r3, #16
 800cc06:	431a      	orrs	r2, r3
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc0c:	061b      	lsls	r3, r3, #24
 800cc0e:	491b      	ldr	r1, [pc, #108]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cc10:	4313      	orrs	r3, r2
 800cc12:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cc14:	4b1b      	ldr	r3, [pc, #108]	@ (800cc84 <HAL_RCC_OscConfig+0x478>)
 800cc16:	2201      	movs	r2, #1
 800cc18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cc1a:	f7fd fd4f 	bl	800a6bc <HAL_GetTick>
 800cc1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cc20:	e008      	b.n	800cc34 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cc22:	f7fd fd4b 	bl	800a6bc <HAL_GetTick>
 800cc26:	4602      	mov	r2, r0
 800cc28:	693b      	ldr	r3, [r7, #16]
 800cc2a:	1ad3      	subs	r3, r2, r3
 800cc2c:	2b02      	cmp	r3, #2
 800cc2e:	d901      	bls.n	800cc34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800cc30:	2303      	movs	r3, #3
 800cc32:	e05c      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cc34:	4b11      	ldr	r3, [pc, #68]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d0f0      	beq.n	800cc22 <HAL_RCC_OscConfig+0x416>
 800cc40:	e054      	b.n	800ccec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cc42:	4b10      	ldr	r3, [pc, #64]	@ (800cc84 <HAL_RCC_OscConfig+0x478>)
 800cc44:	2200      	movs	r2, #0
 800cc46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cc48:	f7fd fd38 	bl	800a6bc <HAL_GetTick>
 800cc4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cc4e:	e008      	b.n	800cc62 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cc50:	f7fd fd34 	bl	800a6bc <HAL_GetTick>
 800cc54:	4602      	mov	r2, r0
 800cc56:	693b      	ldr	r3, [r7, #16]
 800cc58:	1ad3      	subs	r3, r2, r3
 800cc5a:	2b02      	cmp	r3, #2
 800cc5c:	d901      	bls.n	800cc62 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800cc5e:	2303      	movs	r3, #3
 800cc60:	e045      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cc62:	4b06      	ldr	r3, [pc, #24]	@ (800cc7c <HAL_RCC_OscConfig+0x470>)
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d1f0      	bne.n	800cc50 <HAL_RCC_OscConfig+0x444>
 800cc6e:	e03d      	b.n	800ccec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	699b      	ldr	r3, [r3, #24]
 800cc74:	2b01      	cmp	r3, #1
 800cc76:	d107      	bne.n	800cc88 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800cc78:	2301      	movs	r3, #1
 800cc7a:	e038      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
 800cc7c:	40023800 	.word	0x40023800
 800cc80:	40007000 	.word	0x40007000
 800cc84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800cc88:	4b1b      	ldr	r3, [pc, #108]	@ (800ccf8 <HAL_RCC_OscConfig+0x4ec>)
 800cc8a:	685b      	ldr	r3, [r3, #4]
 800cc8c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	699b      	ldr	r3, [r3, #24]
 800cc92:	2b01      	cmp	r3, #1
 800cc94:	d028      	beq.n	800cce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800cca0:	429a      	cmp	r2, r3
 800cca2:	d121      	bne.n	800cce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ccae:	429a      	cmp	r2, r3
 800ccb0:	d11a      	bne.n	800cce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ccb2:	68fa      	ldr	r2, [r7, #12]
 800ccb4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800ccb8:	4013      	ands	r3, r2
 800ccba:	687a      	ldr	r2, [r7, #4]
 800ccbc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ccbe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ccc0:	4293      	cmp	r3, r2
 800ccc2:	d111      	bne.n	800cce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ccce:	085b      	lsrs	r3, r3, #1
 800ccd0:	3b01      	subs	r3, #1
 800ccd2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ccd4:	429a      	cmp	r2, r3
 800ccd6:	d107      	bne.n	800cce8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cce2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800cce4:	429a      	cmp	r2, r3
 800cce6:	d001      	beq.n	800ccec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800cce8:	2301      	movs	r3, #1
 800ccea:	e000      	b.n	800ccee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800ccec:	2300      	movs	r3, #0
}
 800ccee:	4618      	mov	r0, r3
 800ccf0:	3718      	adds	r7, #24
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bd80      	pop	{r7, pc}
 800ccf6:	bf00      	nop
 800ccf8:	40023800 	.word	0x40023800

0800ccfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b084      	sub	sp, #16
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
 800cd04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d101      	bne.n	800cd10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800cd0c:	2301      	movs	r3, #1
 800cd0e:	e0cc      	b.n	800ceaa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800cd10:	4b68      	ldr	r3, [pc, #416]	@ (800ceb4 <HAL_RCC_ClockConfig+0x1b8>)
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	f003 0307 	and.w	r3, r3, #7
 800cd18:	683a      	ldr	r2, [r7, #0]
 800cd1a:	429a      	cmp	r2, r3
 800cd1c:	d90c      	bls.n	800cd38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cd1e:	4b65      	ldr	r3, [pc, #404]	@ (800ceb4 <HAL_RCC_ClockConfig+0x1b8>)
 800cd20:	683a      	ldr	r2, [r7, #0]
 800cd22:	b2d2      	uxtb	r2, r2
 800cd24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cd26:	4b63      	ldr	r3, [pc, #396]	@ (800ceb4 <HAL_RCC_ClockConfig+0x1b8>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	f003 0307 	and.w	r3, r3, #7
 800cd2e:	683a      	ldr	r2, [r7, #0]
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d001      	beq.n	800cd38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800cd34:	2301      	movs	r3, #1
 800cd36:	e0b8      	b.n	800ceaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	f003 0302 	and.w	r3, r3, #2
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d020      	beq.n	800cd86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	f003 0304 	and.w	r3, r3, #4
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d005      	beq.n	800cd5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800cd50:	4b59      	ldr	r3, [pc, #356]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800cd52:	689b      	ldr	r3, [r3, #8]
 800cd54:	4a58      	ldr	r2, [pc, #352]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800cd56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800cd5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	f003 0308 	and.w	r3, r3, #8
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d005      	beq.n	800cd74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800cd68:	4b53      	ldr	r3, [pc, #332]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800cd6a:	689b      	ldr	r3, [r3, #8]
 800cd6c:	4a52      	ldr	r2, [pc, #328]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800cd6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800cd72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cd74:	4b50      	ldr	r3, [pc, #320]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800cd76:	689b      	ldr	r3, [r3, #8]
 800cd78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	689b      	ldr	r3, [r3, #8]
 800cd80:	494d      	ldr	r1, [pc, #308]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800cd82:	4313      	orrs	r3, r2
 800cd84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f003 0301 	and.w	r3, r3, #1
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d044      	beq.n	800ce1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	685b      	ldr	r3, [r3, #4]
 800cd96:	2b01      	cmp	r3, #1
 800cd98:	d107      	bne.n	800cdaa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cd9a:	4b47      	ldr	r3, [pc, #284]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d119      	bne.n	800cdda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800cda6:	2301      	movs	r3, #1
 800cda8:	e07f      	b.n	800ceaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	685b      	ldr	r3, [r3, #4]
 800cdae:	2b02      	cmp	r3, #2
 800cdb0:	d003      	beq.n	800cdba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800cdb6:	2b03      	cmp	r3, #3
 800cdb8:	d107      	bne.n	800cdca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cdba:	4b3f      	ldr	r3, [pc, #252]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d109      	bne.n	800cdda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800cdc6:	2301      	movs	r3, #1
 800cdc8:	e06f      	b.n	800ceaa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cdca:	4b3b      	ldr	r3, [pc, #236]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	f003 0302 	and.w	r3, r3, #2
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d101      	bne.n	800cdda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800cdd6:	2301      	movs	r3, #1
 800cdd8:	e067      	b.n	800ceaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800cdda:	4b37      	ldr	r3, [pc, #220]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800cddc:	689b      	ldr	r3, [r3, #8]
 800cdde:	f023 0203 	bic.w	r2, r3, #3
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	685b      	ldr	r3, [r3, #4]
 800cde6:	4934      	ldr	r1, [pc, #208]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800cde8:	4313      	orrs	r3, r2
 800cdea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800cdec:	f7fd fc66 	bl	800a6bc <HAL_GetTick>
 800cdf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cdf2:	e00a      	b.n	800ce0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cdf4:	f7fd fc62 	bl	800a6bc <HAL_GetTick>
 800cdf8:	4602      	mov	r2, r0
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	1ad3      	subs	r3, r2, r3
 800cdfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ce02:	4293      	cmp	r3, r2
 800ce04:	d901      	bls.n	800ce0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ce06:	2303      	movs	r3, #3
 800ce08:	e04f      	b.n	800ceaa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ce0a:	4b2b      	ldr	r3, [pc, #172]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800ce0c:	689b      	ldr	r3, [r3, #8]
 800ce0e:	f003 020c 	and.w	r2, r3, #12
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	685b      	ldr	r3, [r3, #4]
 800ce16:	009b      	lsls	r3, r3, #2
 800ce18:	429a      	cmp	r2, r3
 800ce1a:	d1eb      	bne.n	800cdf4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ce1c:	4b25      	ldr	r3, [pc, #148]	@ (800ceb4 <HAL_RCC_ClockConfig+0x1b8>)
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	f003 0307 	and.w	r3, r3, #7
 800ce24:	683a      	ldr	r2, [r7, #0]
 800ce26:	429a      	cmp	r2, r3
 800ce28:	d20c      	bcs.n	800ce44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ce2a:	4b22      	ldr	r3, [pc, #136]	@ (800ceb4 <HAL_RCC_ClockConfig+0x1b8>)
 800ce2c:	683a      	ldr	r2, [r7, #0]
 800ce2e:	b2d2      	uxtb	r2, r2
 800ce30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ce32:	4b20      	ldr	r3, [pc, #128]	@ (800ceb4 <HAL_RCC_ClockConfig+0x1b8>)
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	f003 0307 	and.w	r3, r3, #7
 800ce3a:	683a      	ldr	r2, [r7, #0]
 800ce3c:	429a      	cmp	r2, r3
 800ce3e:	d001      	beq.n	800ce44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ce40:	2301      	movs	r3, #1
 800ce42:	e032      	b.n	800ceaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	f003 0304 	and.w	r3, r3, #4
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d008      	beq.n	800ce62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ce50:	4b19      	ldr	r3, [pc, #100]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800ce52:	689b      	ldr	r3, [r3, #8]
 800ce54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	68db      	ldr	r3, [r3, #12]
 800ce5c:	4916      	ldr	r1, [pc, #88]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800ce5e:	4313      	orrs	r3, r2
 800ce60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	f003 0308 	and.w	r3, r3, #8
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d009      	beq.n	800ce82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ce6e:	4b12      	ldr	r3, [pc, #72]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800ce70:	689b      	ldr	r3, [r3, #8]
 800ce72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	691b      	ldr	r3, [r3, #16]
 800ce7a:	00db      	lsls	r3, r3, #3
 800ce7c:	490e      	ldr	r1, [pc, #56]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800ce7e:	4313      	orrs	r3, r2
 800ce80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800ce82:	f000 f821 	bl	800cec8 <HAL_RCC_GetSysClockFreq>
 800ce86:	4602      	mov	r2, r0
 800ce88:	4b0b      	ldr	r3, [pc, #44]	@ (800ceb8 <HAL_RCC_ClockConfig+0x1bc>)
 800ce8a:	689b      	ldr	r3, [r3, #8]
 800ce8c:	091b      	lsrs	r3, r3, #4
 800ce8e:	f003 030f 	and.w	r3, r3, #15
 800ce92:	490a      	ldr	r1, [pc, #40]	@ (800cebc <HAL_RCC_ClockConfig+0x1c0>)
 800ce94:	5ccb      	ldrb	r3, [r1, r3]
 800ce96:	fa22 f303 	lsr.w	r3, r2, r3
 800ce9a:	4a09      	ldr	r2, [pc, #36]	@ (800cec0 <HAL_RCC_ClockConfig+0x1c4>)
 800ce9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800ce9e:	4b09      	ldr	r3, [pc, #36]	@ (800cec4 <HAL_RCC_ClockConfig+0x1c8>)
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	4618      	mov	r0, r3
 800cea4:	f7fd fbc6 	bl	800a634 <HAL_InitTick>

  return HAL_OK;
 800cea8:	2300      	movs	r3, #0
}
 800ceaa:	4618      	mov	r0, r3
 800ceac:	3710      	adds	r7, #16
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	bd80      	pop	{r7, pc}
 800ceb2:	bf00      	nop
 800ceb4:	40023c00 	.word	0x40023c00
 800ceb8:	40023800 	.word	0x40023800
 800cebc:	08014fe4 	.word	0x08014fe4
 800cec0:	200000cc 	.word	0x200000cc
 800cec4:	200000d0 	.word	0x200000d0

0800cec8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800cec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cecc:	b090      	sub	sp, #64	@ 0x40
 800cece:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800ced0:	2300      	movs	r3, #0
 800ced2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800ced4:	2300      	movs	r3, #0
 800ced6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800ced8:	2300      	movs	r3, #0
 800ceda:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800cedc:	2300      	movs	r3, #0
 800cede:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800cee0:	4b59      	ldr	r3, [pc, #356]	@ (800d048 <HAL_RCC_GetSysClockFreq+0x180>)
 800cee2:	689b      	ldr	r3, [r3, #8]
 800cee4:	f003 030c 	and.w	r3, r3, #12
 800cee8:	2b08      	cmp	r3, #8
 800ceea:	d00d      	beq.n	800cf08 <HAL_RCC_GetSysClockFreq+0x40>
 800ceec:	2b08      	cmp	r3, #8
 800ceee:	f200 80a1 	bhi.w	800d034 <HAL_RCC_GetSysClockFreq+0x16c>
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d002      	beq.n	800cefc <HAL_RCC_GetSysClockFreq+0x34>
 800cef6:	2b04      	cmp	r3, #4
 800cef8:	d003      	beq.n	800cf02 <HAL_RCC_GetSysClockFreq+0x3a>
 800cefa:	e09b      	b.n	800d034 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800cefc:	4b53      	ldr	r3, [pc, #332]	@ (800d04c <HAL_RCC_GetSysClockFreq+0x184>)
 800cefe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800cf00:	e09b      	b.n	800d03a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800cf02:	4b53      	ldr	r3, [pc, #332]	@ (800d050 <HAL_RCC_GetSysClockFreq+0x188>)
 800cf04:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800cf06:	e098      	b.n	800d03a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800cf08:	4b4f      	ldr	r3, [pc, #316]	@ (800d048 <HAL_RCC_GetSysClockFreq+0x180>)
 800cf0a:	685b      	ldr	r3, [r3, #4]
 800cf0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cf10:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800cf12:	4b4d      	ldr	r3, [pc, #308]	@ (800d048 <HAL_RCC_GetSysClockFreq+0x180>)
 800cf14:	685b      	ldr	r3, [r3, #4]
 800cf16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d028      	beq.n	800cf70 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800cf1e:	4b4a      	ldr	r3, [pc, #296]	@ (800d048 <HAL_RCC_GetSysClockFreq+0x180>)
 800cf20:	685b      	ldr	r3, [r3, #4]
 800cf22:	099b      	lsrs	r3, r3, #6
 800cf24:	2200      	movs	r2, #0
 800cf26:	623b      	str	r3, [r7, #32]
 800cf28:	627a      	str	r2, [r7, #36]	@ 0x24
 800cf2a:	6a3b      	ldr	r3, [r7, #32]
 800cf2c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800cf30:	2100      	movs	r1, #0
 800cf32:	4b47      	ldr	r3, [pc, #284]	@ (800d050 <HAL_RCC_GetSysClockFreq+0x188>)
 800cf34:	fb03 f201 	mul.w	r2, r3, r1
 800cf38:	2300      	movs	r3, #0
 800cf3a:	fb00 f303 	mul.w	r3, r0, r3
 800cf3e:	4413      	add	r3, r2
 800cf40:	4a43      	ldr	r2, [pc, #268]	@ (800d050 <HAL_RCC_GetSysClockFreq+0x188>)
 800cf42:	fba0 1202 	umull	r1, r2, r0, r2
 800cf46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cf48:	460a      	mov	r2, r1
 800cf4a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800cf4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cf4e:	4413      	add	r3, r2
 800cf50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cf52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf54:	2200      	movs	r2, #0
 800cf56:	61bb      	str	r3, [r7, #24]
 800cf58:	61fa      	str	r2, [r7, #28]
 800cf5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800cf5e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800cf62:	f7f3 fda3 	bl	8000aac <__aeabi_uldivmod>
 800cf66:	4602      	mov	r2, r0
 800cf68:	460b      	mov	r3, r1
 800cf6a:	4613      	mov	r3, r2
 800cf6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf6e:	e053      	b.n	800d018 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800cf70:	4b35      	ldr	r3, [pc, #212]	@ (800d048 <HAL_RCC_GetSysClockFreq+0x180>)
 800cf72:	685b      	ldr	r3, [r3, #4]
 800cf74:	099b      	lsrs	r3, r3, #6
 800cf76:	2200      	movs	r2, #0
 800cf78:	613b      	str	r3, [r7, #16]
 800cf7a:	617a      	str	r2, [r7, #20]
 800cf7c:	693b      	ldr	r3, [r7, #16]
 800cf7e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800cf82:	f04f 0b00 	mov.w	fp, #0
 800cf86:	4652      	mov	r2, sl
 800cf88:	465b      	mov	r3, fp
 800cf8a:	f04f 0000 	mov.w	r0, #0
 800cf8e:	f04f 0100 	mov.w	r1, #0
 800cf92:	0159      	lsls	r1, r3, #5
 800cf94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800cf98:	0150      	lsls	r0, r2, #5
 800cf9a:	4602      	mov	r2, r0
 800cf9c:	460b      	mov	r3, r1
 800cf9e:	ebb2 080a 	subs.w	r8, r2, sl
 800cfa2:	eb63 090b 	sbc.w	r9, r3, fp
 800cfa6:	f04f 0200 	mov.w	r2, #0
 800cfaa:	f04f 0300 	mov.w	r3, #0
 800cfae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800cfb2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800cfb6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800cfba:	ebb2 0408 	subs.w	r4, r2, r8
 800cfbe:	eb63 0509 	sbc.w	r5, r3, r9
 800cfc2:	f04f 0200 	mov.w	r2, #0
 800cfc6:	f04f 0300 	mov.w	r3, #0
 800cfca:	00eb      	lsls	r3, r5, #3
 800cfcc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cfd0:	00e2      	lsls	r2, r4, #3
 800cfd2:	4614      	mov	r4, r2
 800cfd4:	461d      	mov	r5, r3
 800cfd6:	eb14 030a 	adds.w	r3, r4, sl
 800cfda:	603b      	str	r3, [r7, #0]
 800cfdc:	eb45 030b 	adc.w	r3, r5, fp
 800cfe0:	607b      	str	r3, [r7, #4]
 800cfe2:	f04f 0200 	mov.w	r2, #0
 800cfe6:	f04f 0300 	mov.w	r3, #0
 800cfea:	e9d7 4500 	ldrd	r4, r5, [r7]
 800cfee:	4629      	mov	r1, r5
 800cff0:	028b      	lsls	r3, r1, #10
 800cff2:	4621      	mov	r1, r4
 800cff4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800cff8:	4621      	mov	r1, r4
 800cffa:	028a      	lsls	r2, r1, #10
 800cffc:	4610      	mov	r0, r2
 800cffe:	4619      	mov	r1, r3
 800d000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d002:	2200      	movs	r2, #0
 800d004:	60bb      	str	r3, [r7, #8]
 800d006:	60fa      	str	r2, [r7, #12]
 800d008:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d00c:	f7f3 fd4e 	bl	8000aac <__aeabi_uldivmod>
 800d010:	4602      	mov	r2, r0
 800d012:	460b      	mov	r3, r1
 800d014:	4613      	mov	r3, r2
 800d016:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800d018:	4b0b      	ldr	r3, [pc, #44]	@ (800d048 <HAL_RCC_GetSysClockFreq+0x180>)
 800d01a:	685b      	ldr	r3, [r3, #4]
 800d01c:	0c1b      	lsrs	r3, r3, #16
 800d01e:	f003 0303 	and.w	r3, r3, #3
 800d022:	3301      	adds	r3, #1
 800d024:	005b      	lsls	r3, r3, #1
 800d026:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800d028:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d02c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d030:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800d032:	e002      	b.n	800d03a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800d034:	4b05      	ldr	r3, [pc, #20]	@ (800d04c <HAL_RCC_GetSysClockFreq+0x184>)
 800d036:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800d038:	bf00      	nop
    }
  }
  return sysclockfreq;
 800d03a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800d03c:	4618      	mov	r0, r3
 800d03e:	3740      	adds	r7, #64	@ 0x40
 800d040:	46bd      	mov	sp, r7
 800d042:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d046:	bf00      	nop
 800d048:	40023800 	.word	0x40023800
 800d04c:	00f42400 	.word	0x00f42400
 800d050:	017d7840 	.word	0x017d7840

0800d054 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d054:	b480      	push	{r7}
 800d056:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d058:	4b03      	ldr	r3, [pc, #12]	@ (800d068 <HAL_RCC_GetHCLKFreq+0x14>)
 800d05a:	681b      	ldr	r3, [r3, #0]
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	46bd      	mov	sp, r7
 800d060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d064:	4770      	bx	lr
 800d066:	bf00      	nop
 800d068:	200000cc 	.word	0x200000cc

0800d06c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b082      	sub	sp, #8
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d101      	bne.n	800d07e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d07a:	2301      	movs	r3, #1
 800d07c:	e07b      	b.n	800d176 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d082:	2b00      	cmp	r3, #0
 800d084:	d108      	bne.n	800d098 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	685b      	ldr	r3, [r3, #4]
 800d08a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d08e:	d009      	beq.n	800d0a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	2200      	movs	r2, #0
 800d094:	61da      	str	r2, [r3, #28]
 800d096:	e005      	b.n	800d0a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	2200      	movs	r2, #0
 800d09c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d0b0:	b2db      	uxtb	r3, r3
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d106      	bne.n	800d0c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	2200      	movs	r2, #0
 800d0ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d0be:	6878      	ldr	r0, [r7, #4]
 800d0c0:	f7fd f8fa 	bl	800a2b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	2202      	movs	r2, #2
 800d0c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	681a      	ldr	r2, [r3, #0]
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d0da:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	685b      	ldr	r3, [r3, #4]
 800d0e0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	689b      	ldr	r3, [r3, #8]
 800d0e8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800d0ec:	431a      	orrs	r2, r3
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	68db      	ldr	r3, [r3, #12]
 800d0f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d0f6:	431a      	orrs	r2, r3
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	691b      	ldr	r3, [r3, #16]
 800d0fc:	f003 0302 	and.w	r3, r3, #2
 800d100:	431a      	orrs	r2, r3
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	695b      	ldr	r3, [r3, #20]
 800d106:	f003 0301 	and.w	r3, r3, #1
 800d10a:	431a      	orrs	r2, r3
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	699b      	ldr	r3, [r3, #24]
 800d110:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d114:	431a      	orrs	r2, r3
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	69db      	ldr	r3, [r3, #28]
 800d11a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d11e:	431a      	orrs	r2, r3
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	6a1b      	ldr	r3, [r3, #32]
 800d124:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d128:	ea42 0103 	orr.w	r1, r2, r3
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d130:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	430a      	orrs	r2, r1
 800d13a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	699b      	ldr	r3, [r3, #24]
 800d140:	0c1b      	lsrs	r3, r3, #16
 800d142:	f003 0104 	and.w	r1, r3, #4
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d14a:	f003 0210 	and.w	r2, r3, #16
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	430a      	orrs	r2, r1
 800d154:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	69da      	ldr	r2, [r3, #28]
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d164:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	2200      	movs	r2, #0
 800d16a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	2201      	movs	r2, #1
 800d170:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800d174:	2300      	movs	r3, #0
}
 800d176:	4618      	mov	r0, r3
 800d178:	3708      	adds	r7, #8
 800d17a:	46bd      	mov	sp, r7
 800d17c:	bd80      	pop	{r7, pc}

0800d17e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d17e:	b580      	push	{r7, lr}
 800d180:	b088      	sub	sp, #32
 800d182:	af00      	add	r7, sp, #0
 800d184:	60f8      	str	r0, [r7, #12]
 800d186:	60b9      	str	r1, [r7, #8]
 800d188:	603b      	str	r3, [r7, #0]
 800d18a:	4613      	mov	r3, r2
 800d18c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d18e:	f7fd fa95 	bl	800a6bc <HAL_GetTick>
 800d192:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800d194:	88fb      	ldrh	r3, [r7, #6]
 800d196:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d19e:	b2db      	uxtb	r3, r3
 800d1a0:	2b01      	cmp	r3, #1
 800d1a2:	d001      	beq.n	800d1a8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800d1a4:	2302      	movs	r3, #2
 800d1a6:	e12a      	b.n	800d3fe <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800d1a8:	68bb      	ldr	r3, [r7, #8]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d002      	beq.n	800d1b4 <HAL_SPI_Transmit+0x36>
 800d1ae:	88fb      	ldrh	r3, [r7, #6]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d101      	bne.n	800d1b8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800d1b4:	2301      	movs	r3, #1
 800d1b6:	e122      	b.n	800d3fe <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800d1be:	2b01      	cmp	r3, #1
 800d1c0:	d101      	bne.n	800d1c6 <HAL_SPI_Transmit+0x48>
 800d1c2:	2302      	movs	r3, #2
 800d1c4:	e11b      	b.n	800d3fe <HAL_SPI_Transmit+0x280>
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	2201      	movs	r2, #1
 800d1ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	2203      	movs	r2, #3
 800d1d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	2200      	movs	r2, #0
 800d1da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	68ba      	ldr	r2, [r7, #8]
 800d1e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	88fa      	ldrh	r2, [r7, #6]
 800d1e6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	88fa      	ldrh	r2, [r7, #6]
 800d1ec:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	2200      	movs	r2, #0
 800d1f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	2200      	movs	r2, #0
 800d204:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	2200      	movs	r2, #0
 800d20a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	689b      	ldr	r3, [r3, #8]
 800d210:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d214:	d10f      	bne.n	800d236 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	681a      	ldr	r2, [r3, #0]
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d224:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	681a      	ldr	r2, [r3, #0]
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d234:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d240:	2b40      	cmp	r3, #64	@ 0x40
 800d242:	d007      	beq.n	800d254 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	681a      	ldr	r2, [r3, #0]
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d252:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	68db      	ldr	r3, [r3, #12]
 800d258:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d25c:	d152      	bne.n	800d304 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	685b      	ldr	r3, [r3, #4]
 800d262:	2b00      	cmp	r3, #0
 800d264:	d002      	beq.n	800d26c <HAL_SPI_Transmit+0xee>
 800d266:	8b7b      	ldrh	r3, [r7, #26]
 800d268:	2b01      	cmp	r3, #1
 800d26a:	d145      	bne.n	800d2f8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d270:	881a      	ldrh	r2, [r3, #0]
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d27c:	1c9a      	adds	r2, r3, #2
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d286:	b29b      	uxth	r3, r3
 800d288:	3b01      	subs	r3, #1
 800d28a:	b29a      	uxth	r2, r3
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800d290:	e032      	b.n	800d2f8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	689b      	ldr	r3, [r3, #8]
 800d298:	f003 0302 	and.w	r3, r3, #2
 800d29c:	2b02      	cmp	r3, #2
 800d29e:	d112      	bne.n	800d2c6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2a4:	881a      	ldrh	r2, [r3, #0]
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2b0:	1c9a      	adds	r2, r3, #2
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d2ba:	b29b      	uxth	r3, r3
 800d2bc:	3b01      	subs	r3, #1
 800d2be:	b29a      	uxth	r2, r3
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	86da      	strh	r2, [r3, #54]	@ 0x36
 800d2c4:	e018      	b.n	800d2f8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d2c6:	f7fd f9f9 	bl	800a6bc <HAL_GetTick>
 800d2ca:	4602      	mov	r2, r0
 800d2cc:	69fb      	ldr	r3, [r7, #28]
 800d2ce:	1ad3      	subs	r3, r2, r3
 800d2d0:	683a      	ldr	r2, [r7, #0]
 800d2d2:	429a      	cmp	r2, r3
 800d2d4:	d803      	bhi.n	800d2de <HAL_SPI_Transmit+0x160>
 800d2d6:	683b      	ldr	r3, [r7, #0]
 800d2d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2dc:	d102      	bne.n	800d2e4 <HAL_SPI_Transmit+0x166>
 800d2de:	683b      	ldr	r3, [r7, #0]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d109      	bne.n	800d2f8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	2201      	movs	r2, #1
 800d2e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800d2f4:	2303      	movs	r3, #3
 800d2f6:	e082      	b.n	800d3fe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d2fc:	b29b      	uxth	r3, r3
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d1c7      	bne.n	800d292 <HAL_SPI_Transmit+0x114>
 800d302:	e053      	b.n	800d3ac <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	685b      	ldr	r3, [r3, #4]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d002      	beq.n	800d312 <HAL_SPI_Transmit+0x194>
 800d30c:	8b7b      	ldrh	r3, [r7, #26]
 800d30e:	2b01      	cmp	r3, #1
 800d310:	d147      	bne.n	800d3a2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	330c      	adds	r3, #12
 800d31c:	7812      	ldrb	r2, [r2, #0]
 800d31e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d324:	1c5a      	adds	r2, r3, #1
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d32e:	b29b      	uxth	r3, r3
 800d330:	3b01      	subs	r3, #1
 800d332:	b29a      	uxth	r2, r3
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800d338:	e033      	b.n	800d3a2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	689b      	ldr	r3, [r3, #8]
 800d340:	f003 0302 	and.w	r3, r3, #2
 800d344:	2b02      	cmp	r3, #2
 800d346:	d113      	bne.n	800d370 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	330c      	adds	r3, #12
 800d352:	7812      	ldrb	r2, [r2, #0]
 800d354:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d35a:	1c5a      	adds	r2, r3, #1
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d364:	b29b      	uxth	r3, r3
 800d366:	3b01      	subs	r3, #1
 800d368:	b29a      	uxth	r2, r3
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800d36e:	e018      	b.n	800d3a2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d370:	f7fd f9a4 	bl	800a6bc <HAL_GetTick>
 800d374:	4602      	mov	r2, r0
 800d376:	69fb      	ldr	r3, [r7, #28]
 800d378:	1ad3      	subs	r3, r2, r3
 800d37a:	683a      	ldr	r2, [r7, #0]
 800d37c:	429a      	cmp	r2, r3
 800d37e:	d803      	bhi.n	800d388 <HAL_SPI_Transmit+0x20a>
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d386:	d102      	bne.n	800d38e <HAL_SPI_Transmit+0x210>
 800d388:	683b      	ldr	r3, [r7, #0]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d109      	bne.n	800d3a2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	2201      	movs	r2, #1
 800d392:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	2200      	movs	r2, #0
 800d39a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800d39e:	2303      	movs	r3, #3
 800d3a0:	e02d      	b.n	800d3fe <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d3a6:	b29b      	uxth	r3, r3
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d1c6      	bne.n	800d33a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d3ac:	69fa      	ldr	r2, [r7, #28]
 800d3ae:	6839      	ldr	r1, [r7, #0]
 800d3b0:	68f8      	ldr	r0, [r7, #12]
 800d3b2:	f000 fbd9 	bl	800db68 <SPI_EndRxTxTransaction>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d002      	beq.n	800d3c2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	2220      	movs	r2, #32
 800d3c0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	689b      	ldr	r3, [r3, #8]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d10a      	bne.n	800d3e0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	617b      	str	r3, [r7, #20]
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	68db      	ldr	r3, [r3, #12]
 800d3d4:	617b      	str	r3, [r7, #20]
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	689b      	ldr	r3, [r3, #8]
 800d3dc:	617b      	str	r3, [r7, #20]
 800d3de:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	2201      	movs	r2, #1
 800d3e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	2200      	movs	r2, #0
 800d3ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d001      	beq.n	800d3fc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800d3f8:	2301      	movs	r3, #1
 800d3fa:	e000      	b.n	800d3fe <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800d3fc:	2300      	movs	r3, #0
  }
}
 800d3fe:	4618      	mov	r0, r3
 800d400:	3720      	adds	r7, #32
 800d402:	46bd      	mov	sp, r7
 800d404:	bd80      	pop	{r7, pc}

0800d406 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d406:	b580      	push	{r7, lr}
 800d408:	b088      	sub	sp, #32
 800d40a:	af02      	add	r7, sp, #8
 800d40c:	60f8      	str	r0, [r7, #12]
 800d40e:	60b9      	str	r1, [r7, #8]
 800d410:	603b      	str	r3, [r7, #0]
 800d412:	4613      	mov	r3, r2
 800d414:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d41c:	b2db      	uxtb	r3, r3
 800d41e:	2b01      	cmp	r3, #1
 800d420:	d001      	beq.n	800d426 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800d422:	2302      	movs	r3, #2
 800d424:	e104      	b.n	800d630 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	685b      	ldr	r3, [r3, #4]
 800d42a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d42e:	d112      	bne.n	800d456 <HAL_SPI_Receive+0x50>
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	689b      	ldr	r3, [r3, #8]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d10e      	bne.n	800d456 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	2204      	movs	r2, #4
 800d43c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800d440:	88fa      	ldrh	r2, [r7, #6]
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	9300      	str	r3, [sp, #0]
 800d446:	4613      	mov	r3, r2
 800d448:	68ba      	ldr	r2, [r7, #8]
 800d44a:	68b9      	ldr	r1, [r7, #8]
 800d44c:	68f8      	ldr	r0, [r7, #12]
 800d44e:	f000 f8f3 	bl	800d638 <HAL_SPI_TransmitReceive>
 800d452:	4603      	mov	r3, r0
 800d454:	e0ec      	b.n	800d630 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d456:	f7fd f931 	bl	800a6bc <HAL_GetTick>
 800d45a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800d45c:	68bb      	ldr	r3, [r7, #8]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d002      	beq.n	800d468 <HAL_SPI_Receive+0x62>
 800d462:	88fb      	ldrh	r3, [r7, #6]
 800d464:	2b00      	cmp	r3, #0
 800d466:	d101      	bne.n	800d46c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800d468:	2301      	movs	r3, #1
 800d46a:	e0e1      	b.n	800d630 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800d472:	2b01      	cmp	r3, #1
 800d474:	d101      	bne.n	800d47a <HAL_SPI_Receive+0x74>
 800d476:	2302      	movs	r3, #2
 800d478:	e0da      	b.n	800d630 <HAL_SPI_Receive+0x22a>
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	2201      	movs	r2, #1
 800d47e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	2204      	movs	r2, #4
 800d486:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	2200      	movs	r2, #0
 800d48e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	68ba      	ldr	r2, [r7, #8]
 800d494:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	88fa      	ldrh	r2, [r7, #6]
 800d49a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	88fa      	ldrh	r2, [r7, #6]
 800d4a0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	2200      	movs	r2, #0
 800d4b2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	2200      	movs	r2, #0
 800d4be:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	689b      	ldr	r3, [r3, #8]
 800d4c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d4c8:	d10f      	bne.n	800d4ea <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	681a      	ldr	r2, [r3, #0]
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d4d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	681a      	ldr	r2, [r3, #0]
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800d4e8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4f4:	2b40      	cmp	r3, #64	@ 0x40
 800d4f6:	d007      	beq.n	800d508 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	681a      	ldr	r2, [r3, #0]
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d506:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	68db      	ldr	r3, [r3, #12]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d170      	bne.n	800d5f2 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800d510:	e035      	b.n	800d57e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	689b      	ldr	r3, [r3, #8]
 800d518:	f003 0301 	and.w	r3, r3, #1
 800d51c:	2b01      	cmp	r3, #1
 800d51e:	d115      	bne.n	800d54c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	f103 020c 	add.w	r2, r3, #12
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d52c:	7812      	ldrb	r2, [r2, #0]
 800d52e:	b2d2      	uxtb	r2, r2
 800d530:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d536:	1c5a      	adds	r2, r3, #1
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d540:	b29b      	uxth	r3, r3
 800d542:	3b01      	subs	r3, #1
 800d544:	b29a      	uxth	r2, r3
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d54a:	e018      	b.n	800d57e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d54c:	f7fd f8b6 	bl	800a6bc <HAL_GetTick>
 800d550:	4602      	mov	r2, r0
 800d552:	697b      	ldr	r3, [r7, #20]
 800d554:	1ad3      	subs	r3, r2, r3
 800d556:	683a      	ldr	r2, [r7, #0]
 800d558:	429a      	cmp	r2, r3
 800d55a:	d803      	bhi.n	800d564 <HAL_SPI_Receive+0x15e>
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d562:	d102      	bne.n	800d56a <HAL_SPI_Receive+0x164>
 800d564:	683b      	ldr	r3, [r7, #0]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d109      	bne.n	800d57e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	2201      	movs	r2, #1
 800d56e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	2200      	movs	r2, #0
 800d576:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800d57a:	2303      	movs	r3, #3
 800d57c:	e058      	b.n	800d630 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d582:	b29b      	uxth	r3, r3
 800d584:	2b00      	cmp	r3, #0
 800d586:	d1c4      	bne.n	800d512 <HAL_SPI_Receive+0x10c>
 800d588:	e038      	b.n	800d5fc <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	689b      	ldr	r3, [r3, #8]
 800d590:	f003 0301 	and.w	r3, r3, #1
 800d594:	2b01      	cmp	r3, #1
 800d596:	d113      	bne.n	800d5c0 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	68da      	ldr	r2, [r3, #12]
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5a2:	b292      	uxth	r2, r2
 800d5a4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5aa:	1c9a      	adds	r2, r3, #2
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d5b4:	b29b      	uxth	r3, r3
 800d5b6:	3b01      	subs	r3, #1
 800d5b8:	b29a      	uxth	r2, r3
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d5be:	e018      	b.n	800d5f2 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d5c0:	f7fd f87c 	bl	800a6bc <HAL_GetTick>
 800d5c4:	4602      	mov	r2, r0
 800d5c6:	697b      	ldr	r3, [r7, #20]
 800d5c8:	1ad3      	subs	r3, r2, r3
 800d5ca:	683a      	ldr	r2, [r7, #0]
 800d5cc:	429a      	cmp	r2, r3
 800d5ce:	d803      	bhi.n	800d5d8 <HAL_SPI_Receive+0x1d2>
 800d5d0:	683b      	ldr	r3, [r7, #0]
 800d5d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5d6:	d102      	bne.n	800d5de <HAL_SPI_Receive+0x1d8>
 800d5d8:	683b      	ldr	r3, [r7, #0]
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d109      	bne.n	800d5f2 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	2201      	movs	r2, #1
 800d5e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800d5ee:	2303      	movs	r3, #3
 800d5f0:	e01e      	b.n	800d630 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d5f6:	b29b      	uxth	r3, r3
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d1c6      	bne.n	800d58a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d5fc:	697a      	ldr	r2, [r7, #20]
 800d5fe:	6839      	ldr	r1, [r7, #0]
 800d600:	68f8      	ldr	r0, [r7, #12]
 800d602:	f000 fa4b 	bl	800da9c <SPI_EndRxTransaction>
 800d606:	4603      	mov	r3, r0
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d002      	beq.n	800d612 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	2220      	movs	r2, #32
 800d610:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	2201      	movs	r2, #1
 800d616:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	2200      	movs	r2, #0
 800d61e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d626:	2b00      	cmp	r3, #0
 800d628:	d001      	beq.n	800d62e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800d62a:	2301      	movs	r3, #1
 800d62c:	e000      	b.n	800d630 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800d62e:	2300      	movs	r3, #0
  }
}
 800d630:	4618      	mov	r0, r3
 800d632:	3718      	adds	r7, #24
 800d634:	46bd      	mov	sp, r7
 800d636:	bd80      	pop	{r7, pc}

0800d638 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800d638:	b580      	push	{r7, lr}
 800d63a:	b08a      	sub	sp, #40	@ 0x28
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	60f8      	str	r0, [r7, #12]
 800d640:	60b9      	str	r1, [r7, #8]
 800d642:	607a      	str	r2, [r7, #4]
 800d644:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800d646:	2301      	movs	r3, #1
 800d648:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d64a:	f7fd f837 	bl	800a6bc <HAL_GetTick>
 800d64e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d656:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	685b      	ldr	r3, [r3, #4]
 800d65c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800d65e:	887b      	ldrh	r3, [r7, #2]
 800d660:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800d662:	7ffb      	ldrb	r3, [r7, #31]
 800d664:	2b01      	cmp	r3, #1
 800d666:	d00c      	beq.n	800d682 <HAL_SPI_TransmitReceive+0x4a>
 800d668:	69bb      	ldr	r3, [r7, #24]
 800d66a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d66e:	d106      	bne.n	800d67e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	689b      	ldr	r3, [r3, #8]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d102      	bne.n	800d67e <HAL_SPI_TransmitReceive+0x46>
 800d678:	7ffb      	ldrb	r3, [r7, #31]
 800d67a:	2b04      	cmp	r3, #4
 800d67c:	d001      	beq.n	800d682 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800d67e:	2302      	movs	r3, #2
 800d680:	e17f      	b.n	800d982 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800d682:	68bb      	ldr	r3, [r7, #8]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d005      	beq.n	800d694 <HAL_SPI_TransmitReceive+0x5c>
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d002      	beq.n	800d694 <HAL_SPI_TransmitReceive+0x5c>
 800d68e:	887b      	ldrh	r3, [r7, #2]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d101      	bne.n	800d698 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800d694:	2301      	movs	r3, #1
 800d696:	e174      	b.n	800d982 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800d69e:	2b01      	cmp	r3, #1
 800d6a0:	d101      	bne.n	800d6a6 <HAL_SPI_TransmitReceive+0x6e>
 800d6a2:	2302      	movs	r3, #2
 800d6a4:	e16d      	b.n	800d982 <HAL_SPI_TransmitReceive+0x34a>
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	2201      	movs	r2, #1
 800d6aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d6b4:	b2db      	uxtb	r3, r3
 800d6b6:	2b04      	cmp	r3, #4
 800d6b8:	d003      	beq.n	800d6c2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	2205      	movs	r2, #5
 800d6be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	2200      	movs	r2, #0
 800d6c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	687a      	ldr	r2, [r7, #4]
 800d6cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	887a      	ldrh	r2, [r7, #2]
 800d6d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	887a      	ldrh	r2, [r7, #2]
 800d6d8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	68ba      	ldr	r2, [r7, #8]
 800d6de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	887a      	ldrh	r2, [r7, #2]
 800d6e4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	887a      	ldrh	r2, [r7, #2]
 800d6ea:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	2200      	movs	r2, #0
 800d6f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	2200      	movs	r2, #0
 800d6f6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d702:	2b40      	cmp	r3, #64	@ 0x40
 800d704:	d007      	beq.n	800d716 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	681a      	ldr	r2, [r3, #0]
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d714:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	68db      	ldr	r3, [r3, #12]
 800d71a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d71e:	d17e      	bne.n	800d81e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	685b      	ldr	r3, [r3, #4]
 800d724:	2b00      	cmp	r3, #0
 800d726:	d002      	beq.n	800d72e <HAL_SPI_TransmitReceive+0xf6>
 800d728:	8afb      	ldrh	r3, [r7, #22]
 800d72a:	2b01      	cmp	r3, #1
 800d72c:	d16c      	bne.n	800d808 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d732:	881a      	ldrh	r2, [r3, #0]
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d73e:	1c9a      	adds	r2, r3, #2
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d748:	b29b      	uxth	r3, r3
 800d74a:	3b01      	subs	r3, #1
 800d74c:	b29a      	uxth	r2, r3
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d752:	e059      	b.n	800d808 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	689b      	ldr	r3, [r3, #8]
 800d75a:	f003 0302 	and.w	r3, r3, #2
 800d75e:	2b02      	cmp	r3, #2
 800d760:	d11b      	bne.n	800d79a <HAL_SPI_TransmitReceive+0x162>
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d766:	b29b      	uxth	r3, r3
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d016      	beq.n	800d79a <HAL_SPI_TransmitReceive+0x162>
 800d76c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d76e:	2b01      	cmp	r3, #1
 800d770:	d113      	bne.n	800d79a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d776:	881a      	ldrh	r2, [r3, #0]
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d782:	1c9a      	adds	r2, r3, #2
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d78c:	b29b      	uxth	r3, r3
 800d78e:	3b01      	subs	r3, #1
 800d790:	b29a      	uxth	r2, r3
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d796:	2300      	movs	r3, #0
 800d798:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	689b      	ldr	r3, [r3, #8]
 800d7a0:	f003 0301 	and.w	r3, r3, #1
 800d7a4:	2b01      	cmp	r3, #1
 800d7a6:	d119      	bne.n	800d7dc <HAL_SPI_TransmitReceive+0x1a4>
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d7ac:	b29b      	uxth	r3, r3
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d014      	beq.n	800d7dc <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	68da      	ldr	r2, [r3, #12]
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7bc:	b292      	uxth	r2, r2
 800d7be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7c4:	1c9a      	adds	r2, r3, #2
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d7ce:	b29b      	uxth	r3, r3
 800d7d0:	3b01      	subs	r3, #1
 800d7d2:	b29a      	uxth	r2, r3
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d7d8:	2301      	movs	r3, #1
 800d7da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800d7dc:	f7fc ff6e 	bl	800a6bc <HAL_GetTick>
 800d7e0:	4602      	mov	r2, r0
 800d7e2:	6a3b      	ldr	r3, [r7, #32]
 800d7e4:	1ad3      	subs	r3, r2, r3
 800d7e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d7e8:	429a      	cmp	r2, r3
 800d7ea:	d80d      	bhi.n	800d808 <HAL_SPI_TransmitReceive+0x1d0>
 800d7ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7f2:	d009      	beq.n	800d808 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	2201      	movs	r2, #1
 800d7f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	2200      	movs	r2, #0
 800d800:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800d804:	2303      	movs	r3, #3
 800d806:	e0bc      	b.n	800d982 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d80c:	b29b      	uxth	r3, r3
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d1a0      	bne.n	800d754 <HAL_SPI_TransmitReceive+0x11c>
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d816:	b29b      	uxth	r3, r3
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d19b      	bne.n	800d754 <HAL_SPI_TransmitReceive+0x11c>
 800d81c:	e082      	b.n	800d924 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	685b      	ldr	r3, [r3, #4]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d002      	beq.n	800d82c <HAL_SPI_TransmitReceive+0x1f4>
 800d826:	8afb      	ldrh	r3, [r7, #22]
 800d828:	2b01      	cmp	r3, #1
 800d82a:	d171      	bne.n	800d910 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	330c      	adds	r3, #12
 800d836:	7812      	ldrb	r2, [r2, #0]
 800d838:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d83e:	1c5a      	adds	r2, r3, #1
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d848:	b29b      	uxth	r3, r3
 800d84a:	3b01      	subs	r3, #1
 800d84c:	b29a      	uxth	r2, r3
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d852:	e05d      	b.n	800d910 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	689b      	ldr	r3, [r3, #8]
 800d85a:	f003 0302 	and.w	r3, r3, #2
 800d85e:	2b02      	cmp	r3, #2
 800d860:	d11c      	bne.n	800d89c <HAL_SPI_TransmitReceive+0x264>
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d866:	b29b      	uxth	r3, r3
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d017      	beq.n	800d89c <HAL_SPI_TransmitReceive+0x264>
 800d86c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d86e:	2b01      	cmp	r3, #1
 800d870:	d114      	bne.n	800d89c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	330c      	adds	r3, #12
 800d87c:	7812      	ldrb	r2, [r2, #0]
 800d87e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d884:	1c5a      	adds	r2, r3, #1
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d88e:	b29b      	uxth	r3, r3
 800d890:	3b01      	subs	r3, #1
 800d892:	b29a      	uxth	r2, r3
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d898:	2300      	movs	r3, #0
 800d89a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	689b      	ldr	r3, [r3, #8]
 800d8a2:	f003 0301 	and.w	r3, r3, #1
 800d8a6:	2b01      	cmp	r3, #1
 800d8a8:	d119      	bne.n	800d8de <HAL_SPI_TransmitReceive+0x2a6>
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d8ae:	b29b      	uxth	r3, r3
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d014      	beq.n	800d8de <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	68da      	ldr	r2, [r3, #12]
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8be:	b2d2      	uxtb	r2, r2
 800d8c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8c6:	1c5a      	adds	r2, r3, #1
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d8d0:	b29b      	uxth	r3, r3
 800d8d2:	3b01      	subs	r3, #1
 800d8d4:	b29a      	uxth	r2, r3
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d8da:	2301      	movs	r3, #1
 800d8dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800d8de:	f7fc feed 	bl	800a6bc <HAL_GetTick>
 800d8e2:	4602      	mov	r2, r0
 800d8e4:	6a3b      	ldr	r3, [r7, #32]
 800d8e6:	1ad3      	subs	r3, r2, r3
 800d8e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8ea:	429a      	cmp	r2, r3
 800d8ec:	d803      	bhi.n	800d8f6 <HAL_SPI_TransmitReceive+0x2be>
 800d8ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8f4:	d102      	bne.n	800d8fc <HAL_SPI_TransmitReceive+0x2c4>
 800d8f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d109      	bne.n	800d910 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	2201      	movs	r2, #1
 800d900:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	2200      	movs	r2, #0
 800d908:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800d90c:	2303      	movs	r3, #3
 800d90e:	e038      	b.n	800d982 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d914:	b29b      	uxth	r3, r3
 800d916:	2b00      	cmp	r3, #0
 800d918:	d19c      	bne.n	800d854 <HAL_SPI_TransmitReceive+0x21c>
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d91e:	b29b      	uxth	r3, r3
 800d920:	2b00      	cmp	r3, #0
 800d922:	d197      	bne.n	800d854 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d924:	6a3a      	ldr	r2, [r7, #32]
 800d926:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d928:	68f8      	ldr	r0, [r7, #12]
 800d92a:	f000 f91d 	bl	800db68 <SPI_EndRxTxTransaction>
 800d92e:	4603      	mov	r3, r0
 800d930:	2b00      	cmp	r3, #0
 800d932:	d008      	beq.n	800d946 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	2220      	movs	r2, #32
 800d938:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	2200      	movs	r2, #0
 800d93e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800d942:	2301      	movs	r3, #1
 800d944:	e01d      	b.n	800d982 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	689b      	ldr	r3, [r3, #8]
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d10a      	bne.n	800d964 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d94e:	2300      	movs	r3, #0
 800d950:	613b      	str	r3, [r7, #16]
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	68db      	ldr	r3, [r3, #12]
 800d958:	613b      	str	r3, [r7, #16]
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	689b      	ldr	r3, [r3, #8]
 800d960:	613b      	str	r3, [r7, #16]
 800d962:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	2201      	movs	r2, #1
 800d968:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	2200      	movs	r2, #0
 800d970:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d001      	beq.n	800d980 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800d97c:	2301      	movs	r3, #1
 800d97e:	e000      	b.n	800d982 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800d980:	2300      	movs	r3, #0
  }
}
 800d982:	4618      	mov	r0, r3
 800d984:	3728      	adds	r7, #40	@ 0x28
 800d986:	46bd      	mov	sp, r7
 800d988:	bd80      	pop	{r7, pc}
	...

0800d98c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b088      	sub	sp, #32
 800d990:	af00      	add	r7, sp, #0
 800d992:	60f8      	str	r0, [r7, #12]
 800d994:	60b9      	str	r1, [r7, #8]
 800d996:	603b      	str	r3, [r7, #0]
 800d998:	4613      	mov	r3, r2
 800d99a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d99c:	f7fc fe8e 	bl	800a6bc <HAL_GetTick>
 800d9a0:	4602      	mov	r2, r0
 800d9a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9a4:	1a9b      	subs	r3, r3, r2
 800d9a6:	683a      	ldr	r2, [r7, #0]
 800d9a8:	4413      	add	r3, r2
 800d9aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d9ac:	f7fc fe86 	bl	800a6bc <HAL_GetTick>
 800d9b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d9b2:	4b39      	ldr	r3, [pc, #228]	@ (800da98 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	015b      	lsls	r3, r3, #5
 800d9b8:	0d1b      	lsrs	r3, r3, #20
 800d9ba:	69fa      	ldr	r2, [r7, #28]
 800d9bc:	fb02 f303 	mul.w	r3, r2, r3
 800d9c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d9c2:	e054      	b.n	800da6e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d9c4:	683b      	ldr	r3, [r7, #0]
 800d9c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9ca:	d050      	beq.n	800da6e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d9cc:	f7fc fe76 	bl	800a6bc <HAL_GetTick>
 800d9d0:	4602      	mov	r2, r0
 800d9d2:	69bb      	ldr	r3, [r7, #24]
 800d9d4:	1ad3      	subs	r3, r2, r3
 800d9d6:	69fa      	ldr	r2, [r7, #28]
 800d9d8:	429a      	cmp	r2, r3
 800d9da:	d902      	bls.n	800d9e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800d9dc:	69fb      	ldr	r3, [r7, #28]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d13d      	bne.n	800da5e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	685a      	ldr	r2, [r3, #4]
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800d9f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	685b      	ldr	r3, [r3, #4]
 800d9f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d9fa:	d111      	bne.n	800da20 <SPI_WaitFlagStateUntilTimeout+0x94>
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	689b      	ldr	r3, [r3, #8]
 800da00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800da04:	d004      	beq.n	800da10 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	689b      	ldr	r3, [r3, #8]
 800da0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800da0e:	d107      	bne.n	800da20 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	681a      	ldr	r2, [r3, #0]
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800da1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800da28:	d10f      	bne.n	800da4a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	681a      	ldr	r2, [r3, #0]
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800da38:	601a      	str	r2, [r3, #0]
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	681a      	ldr	r2, [r3, #0]
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800da48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	2201      	movs	r2, #1
 800da4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	2200      	movs	r2, #0
 800da56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800da5a:	2303      	movs	r3, #3
 800da5c:	e017      	b.n	800da8e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800da5e:	697b      	ldr	r3, [r7, #20]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d101      	bne.n	800da68 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800da64:	2300      	movs	r3, #0
 800da66:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800da68:	697b      	ldr	r3, [r7, #20]
 800da6a:	3b01      	subs	r3, #1
 800da6c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	689a      	ldr	r2, [r3, #8]
 800da74:	68bb      	ldr	r3, [r7, #8]
 800da76:	4013      	ands	r3, r2
 800da78:	68ba      	ldr	r2, [r7, #8]
 800da7a:	429a      	cmp	r2, r3
 800da7c:	bf0c      	ite	eq
 800da7e:	2301      	moveq	r3, #1
 800da80:	2300      	movne	r3, #0
 800da82:	b2db      	uxtb	r3, r3
 800da84:	461a      	mov	r2, r3
 800da86:	79fb      	ldrb	r3, [r7, #7]
 800da88:	429a      	cmp	r2, r3
 800da8a:	d19b      	bne.n	800d9c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800da8c:	2300      	movs	r3, #0
}
 800da8e:	4618      	mov	r0, r3
 800da90:	3720      	adds	r7, #32
 800da92:	46bd      	mov	sp, r7
 800da94:	bd80      	pop	{r7, pc}
 800da96:	bf00      	nop
 800da98:	200000cc 	.word	0x200000cc

0800da9c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b086      	sub	sp, #24
 800daa0:	af02      	add	r7, sp, #8
 800daa2:	60f8      	str	r0, [r7, #12]
 800daa4:	60b9      	str	r1, [r7, #8]
 800daa6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	685b      	ldr	r3, [r3, #4]
 800daac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dab0:	d111      	bne.n	800dad6 <SPI_EndRxTransaction+0x3a>
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	689b      	ldr	r3, [r3, #8]
 800dab6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800daba:	d004      	beq.n	800dac6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	689b      	ldr	r3, [r3, #8]
 800dac0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dac4:	d107      	bne.n	800dad6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	681a      	ldr	r2, [r3, #0]
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dad4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	685b      	ldr	r3, [r3, #4]
 800dada:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dade:	d12a      	bne.n	800db36 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	689b      	ldr	r3, [r3, #8]
 800dae4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dae8:	d012      	beq.n	800db10 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	9300      	str	r3, [sp, #0]
 800daee:	68bb      	ldr	r3, [r7, #8]
 800daf0:	2200      	movs	r2, #0
 800daf2:	2180      	movs	r1, #128	@ 0x80
 800daf4:	68f8      	ldr	r0, [r7, #12]
 800daf6:	f7ff ff49 	bl	800d98c <SPI_WaitFlagStateUntilTimeout>
 800dafa:	4603      	mov	r3, r0
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d02d      	beq.n	800db5c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db04:	f043 0220 	orr.w	r2, r3, #32
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800db0c:	2303      	movs	r3, #3
 800db0e:	e026      	b.n	800db5e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	9300      	str	r3, [sp, #0]
 800db14:	68bb      	ldr	r3, [r7, #8]
 800db16:	2200      	movs	r2, #0
 800db18:	2101      	movs	r1, #1
 800db1a:	68f8      	ldr	r0, [r7, #12]
 800db1c:	f7ff ff36 	bl	800d98c <SPI_WaitFlagStateUntilTimeout>
 800db20:	4603      	mov	r3, r0
 800db22:	2b00      	cmp	r3, #0
 800db24:	d01a      	beq.n	800db5c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db2a:	f043 0220 	orr.w	r2, r3, #32
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800db32:	2303      	movs	r3, #3
 800db34:	e013      	b.n	800db5e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	9300      	str	r3, [sp, #0]
 800db3a:	68bb      	ldr	r3, [r7, #8]
 800db3c:	2200      	movs	r2, #0
 800db3e:	2101      	movs	r1, #1
 800db40:	68f8      	ldr	r0, [r7, #12]
 800db42:	f7ff ff23 	bl	800d98c <SPI_WaitFlagStateUntilTimeout>
 800db46:	4603      	mov	r3, r0
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d007      	beq.n	800db5c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db50:	f043 0220 	orr.w	r2, r3, #32
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800db58:	2303      	movs	r3, #3
 800db5a:	e000      	b.n	800db5e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800db5c:	2300      	movs	r3, #0
}
 800db5e:	4618      	mov	r0, r3
 800db60:	3710      	adds	r7, #16
 800db62:	46bd      	mov	sp, r7
 800db64:	bd80      	pop	{r7, pc}
	...

0800db68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b088      	sub	sp, #32
 800db6c:	af02      	add	r7, sp, #8
 800db6e:	60f8      	str	r0, [r7, #12]
 800db70:	60b9      	str	r1, [r7, #8]
 800db72:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	9300      	str	r3, [sp, #0]
 800db78:	68bb      	ldr	r3, [r7, #8]
 800db7a:	2201      	movs	r2, #1
 800db7c:	2102      	movs	r1, #2
 800db7e:	68f8      	ldr	r0, [r7, #12]
 800db80:	f7ff ff04 	bl	800d98c <SPI_WaitFlagStateUntilTimeout>
 800db84:	4603      	mov	r3, r0
 800db86:	2b00      	cmp	r3, #0
 800db88:	d007      	beq.n	800db9a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db8e:	f043 0220 	orr.w	r2, r3, #32
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800db96:	2303      	movs	r3, #3
 800db98:	e032      	b.n	800dc00 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800db9a:	4b1b      	ldr	r3, [pc, #108]	@ (800dc08 <SPI_EndRxTxTransaction+0xa0>)
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	4a1b      	ldr	r2, [pc, #108]	@ (800dc0c <SPI_EndRxTxTransaction+0xa4>)
 800dba0:	fba2 2303 	umull	r2, r3, r2, r3
 800dba4:	0d5b      	lsrs	r3, r3, #21
 800dba6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800dbaa:	fb02 f303 	mul.w	r3, r2, r3
 800dbae:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	685b      	ldr	r3, [r3, #4]
 800dbb4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dbb8:	d112      	bne.n	800dbe0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	9300      	str	r3, [sp, #0]
 800dbbe:	68bb      	ldr	r3, [r7, #8]
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	2180      	movs	r1, #128	@ 0x80
 800dbc4:	68f8      	ldr	r0, [r7, #12]
 800dbc6:	f7ff fee1 	bl	800d98c <SPI_WaitFlagStateUntilTimeout>
 800dbca:	4603      	mov	r3, r0
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d016      	beq.n	800dbfe <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dbd4:	f043 0220 	orr.w	r2, r3, #32
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800dbdc:	2303      	movs	r3, #3
 800dbde:	e00f      	b.n	800dc00 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800dbe0:	697b      	ldr	r3, [r7, #20]
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d00a      	beq.n	800dbfc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800dbe6:	697b      	ldr	r3, [r7, #20]
 800dbe8:	3b01      	subs	r3, #1
 800dbea:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	689b      	ldr	r3, [r3, #8]
 800dbf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dbf6:	2b80      	cmp	r3, #128	@ 0x80
 800dbf8:	d0f2      	beq.n	800dbe0 <SPI_EndRxTxTransaction+0x78>
 800dbfa:	e000      	b.n	800dbfe <SPI_EndRxTxTransaction+0x96>
        break;
 800dbfc:	bf00      	nop
  }

  return HAL_OK;
 800dbfe:	2300      	movs	r3, #0
}
 800dc00:	4618      	mov	r0, r3
 800dc02:	3718      	adds	r7, #24
 800dc04:	46bd      	mov	sp, r7
 800dc06:	bd80      	pop	{r7, pc}
 800dc08:	200000cc 	.word	0x200000cc
 800dc0c:	165e9f81 	.word	0x165e9f81

0800dc10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	b082      	sub	sp, #8
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d101      	bne.n	800dc22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800dc1e:	2301      	movs	r3, #1
 800dc20:	e041      	b.n	800dca6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dc28:	b2db      	uxtb	r3, r3
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d106      	bne.n	800dc3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	2200      	movs	r2, #0
 800dc32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800dc36:	6878      	ldr	r0, [r7, #4]
 800dc38:	f7fc fb86 	bl	800a348 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	2202      	movs	r2, #2
 800dc40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	681a      	ldr	r2, [r3, #0]
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	3304      	adds	r3, #4
 800dc4c:	4619      	mov	r1, r3
 800dc4e:	4610      	mov	r0, r2
 800dc50:	f000 f984 	bl	800df5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	2201      	movs	r2, #1
 800dc58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	2201      	movs	r2, #1
 800dc60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	2201      	movs	r2, #1
 800dc68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2201      	movs	r2, #1
 800dc70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	2201      	movs	r2, #1
 800dc78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	2201      	movs	r2, #1
 800dc80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	2201      	movs	r2, #1
 800dc88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	2201      	movs	r2, #1
 800dc90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	2201      	movs	r2, #1
 800dc98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	2201      	movs	r2, #1
 800dca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800dca4:	2300      	movs	r3, #0
}
 800dca6:	4618      	mov	r0, r3
 800dca8:	3708      	adds	r7, #8
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	bd80      	pop	{r7, pc}
	...

0800dcb0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800dcb0:	b480      	push	{r7}
 800dcb2:	b085      	sub	sp, #20
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dcbe:	b2db      	uxtb	r3, r3
 800dcc0:	2b01      	cmp	r3, #1
 800dcc2:	d001      	beq.n	800dcc8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800dcc4:	2301      	movs	r3, #1
 800dcc6:	e046      	b.n	800dd56 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	2202      	movs	r2, #2
 800dccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	4a23      	ldr	r2, [pc, #140]	@ (800dd64 <HAL_TIM_Base_Start+0xb4>)
 800dcd6:	4293      	cmp	r3, r2
 800dcd8:	d022      	beq.n	800dd20 <HAL_TIM_Base_Start+0x70>
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dce2:	d01d      	beq.n	800dd20 <HAL_TIM_Base_Start+0x70>
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	4a1f      	ldr	r2, [pc, #124]	@ (800dd68 <HAL_TIM_Base_Start+0xb8>)
 800dcea:	4293      	cmp	r3, r2
 800dcec:	d018      	beq.n	800dd20 <HAL_TIM_Base_Start+0x70>
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	4a1e      	ldr	r2, [pc, #120]	@ (800dd6c <HAL_TIM_Base_Start+0xbc>)
 800dcf4:	4293      	cmp	r3, r2
 800dcf6:	d013      	beq.n	800dd20 <HAL_TIM_Base_Start+0x70>
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	4a1c      	ldr	r2, [pc, #112]	@ (800dd70 <HAL_TIM_Base_Start+0xc0>)
 800dcfe:	4293      	cmp	r3, r2
 800dd00:	d00e      	beq.n	800dd20 <HAL_TIM_Base_Start+0x70>
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	4a1b      	ldr	r2, [pc, #108]	@ (800dd74 <HAL_TIM_Base_Start+0xc4>)
 800dd08:	4293      	cmp	r3, r2
 800dd0a:	d009      	beq.n	800dd20 <HAL_TIM_Base_Start+0x70>
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	4a19      	ldr	r2, [pc, #100]	@ (800dd78 <HAL_TIM_Base_Start+0xc8>)
 800dd12:	4293      	cmp	r3, r2
 800dd14:	d004      	beq.n	800dd20 <HAL_TIM_Base_Start+0x70>
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	4a18      	ldr	r2, [pc, #96]	@ (800dd7c <HAL_TIM_Base_Start+0xcc>)
 800dd1c:	4293      	cmp	r3, r2
 800dd1e:	d111      	bne.n	800dd44 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	689b      	ldr	r3, [r3, #8]
 800dd26:	f003 0307 	and.w	r3, r3, #7
 800dd2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	2b06      	cmp	r3, #6
 800dd30:	d010      	beq.n	800dd54 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	681a      	ldr	r2, [r3, #0]
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	f042 0201 	orr.w	r2, r2, #1
 800dd40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd42:	e007      	b.n	800dd54 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	681a      	ldr	r2, [r3, #0]
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	f042 0201 	orr.w	r2, r2, #1
 800dd52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800dd54:	2300      	movs	r3, #0
}
 800dd56:	4618      	mov	r0, r3
 800dd58:	3714      	adds	r7, #20
 800dd5a:	46bd      	mov	sp, r7
 800dd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd60:	4770      	bx	lr
 800dd62:	bf00      	nop
 800dd64:	40010000 	.word	0x40010000
 800dd68:	40000400 	.word	0x40000400
 800dd6c:	40000800 	.word	0x40000800
 800dd70:	40000c00 	.word	0x40000c00
 800dd74:	40010400 	.word	0x40010400
 800dd78:	40014000 	.word	0x40014000
 800dd7c:	40001800 	.word	0x40001800

0800dd80 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800dd80:	b480      	push	{r7}
 800dd82:	b083      	sub	sp, #12
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	6a1a      	ldr	r2, [r3, #32]
 800dd8e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800dd92:	4013      	ands	r3, r2
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d10f      	bne.n	800ddb8 <HAL_TIM_Base_Stop+0x38>
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	6a1a      	ldr	r2, [r3, #32]
 800dd9e:	f240 4344 	movw	r3, #1092	@ 0x444
 800dda2:	4013      	ands	r3, r2
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d107      	bne.n	800ddb8 <HAL_TIM_Base_Stop+0x38>
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	681a      	ldr	r2, [r3, #0]
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	f022 0201 	bic.w	r2, r2, #1
 800ddb6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	2201      	movs	r2, #1
 800ddbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800ddc0:	2300      	movs	r3, #0
}
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	370c      	adds	r7, #12
 800ddc6:	46bd      	mov	sp, r7
 800ddc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddcc:	4770      	bx	lr

0800ddce <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ddce:	b580      	push	{r7, lr}
 800ddd0:	b084      	sub	sp, #16
 800ddd2:	af00      	add	r7, sp, #0
 800ddd4:	6078      	str	r0, [r7, #4]
 800ddd6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ddd8:	2300      	movs	r3, #0
 800ddda:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dde2:	2b01      	cmp	r3, #1
 800dde4:	d101      	bne.n	800ddea <HAL_TIM_ConfigClockSource+0x1c>
 800dde6:	2302      	movs	r3, #2
 800dde8:	e0b4      	b.n	800df54 <HAL_TIM_ConfigClockSource+0x186>
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	2201      	movs	r2, #1
 800ddee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	2202      	movs	r2, #2
 800ddf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	689b      	ldr	r3, [r3, #8]
 800de00:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800de02:	68bb      	ldr	r3, [r7, #8]
 800de04:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800de08:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800de0a:	68bb      	ldr	r3, [r7, #8]
 800de0c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800de10:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	68ba      	ldr	r2, [r7, #8]
 800de18:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800de22:	d03e      	beq.n	800dea2 <HAL_TIM_ConfigClockSource+0xd4>
 800de24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800de28:	f200 8087 	bhi.w	800df3a <HAL_TIM_ConfigClockSource+0x16c>
 800de2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800de30:	f000 8086 	beq.w	800df40 <HAL_TIM_ConfigClockSource+0x172>
 800de34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800de38:	d87f      	bhi.n	800df3a <HAL_TIM_ConfigClockSource+0x16c>
 800de3a:	2b70      	cmp	r3, #112	@ 0x70
 800de3c:	d01a      	beq.n	800de74 <HAL_TIM_ConfigClockSource+0xa6>
 800de3e:	2b70      	cmp	r3, #112	@ 0x70
 800de40:	d87b      	bhi.n	800df3a <HAL_TIM_ConfigClockSource+0x16c>
 800de42:	2b60      	cmp	r3, #96	@ 0x60
 800de44:	d050      	beq.n	800dee8 <HAL_TIM_ConfigClockSource+0x11a>
 800de46:	2b60      	cmp	r3, #96	@ 0x60
 800de48:	d877      	bhi.n	800df3a <HAL_TIM_ConfigClockSource+0x16c>
 800de4a:	2b50      	cmp	r3, #80	@ 0x50
 800de4c:	d03c      	beq.n	800dec8 <HAL_TIM_ConfigClockSource+0xfa>
 800de4e:	2b50      	cmp	r3, #80	@ 0x50
 800de50:	d873      	bhi.n	800df3a <HAL_TIM_ConfigClockSource+0x16c>
 800de52:	2b40      	cmp	r3, #64	@ 0x40
 800de54:	d058      	beq.n	800df08 <HAL_TIM_ConfigClockSource+0x13a>
 800de56:	2b40      	cmp	r3, #64	@ 0x40
 800de58:	d86f      	bhi.n	800df3a <HAL_TIM_ConfigClockSource+0x16c>
 800de5a:	2b30      	cmp	r3, #48	@ 0x30
 800de5c:	d064      	beq.n	800df28 <HAL_TIM_ConfigClockSource+0x15a>
 800de5e:	2b30      	cmp	r3, #48	@ 0x30
 800de60:	d86b      	bhi.n	800df3a <HAL_TIM_ConfigClockSource+0x16c>
 800de62:	2b20      	cmp	r3, #32
 800de64:	d060      	beq.n	800df28 <HAL_TIM_ConfigClockSource+0x15a>
 800de66:	2b20      	cmp	r3, #32
 800de68:	d867      	bhi.n	800df3a <HAL_TIM_ConfigClockSource+0x16c>
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d05c      	beq.n	800df28 <HAL_TIM_ConfigClockSource+0x15a>
 800de6e:	2b10      	cmp	r3, #16
 800de70:	d05a      	beq.n	800df28 <HAL_TIM_ConfigClockSource+0x15a>
 800de72:	e062      	b.n	800df3a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800de78:	683b      	ldr	r3, [r7, #0]
 800de7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800de7c:	683b      	ldr	r3, [r7, #0]
 800de7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800de84:	f000 f990 	bl	800e1a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	689b      	ldr	r3, [r3, #8]
 800de8e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800de90:	68bb      	ldr	r3, [r7, #8]
 800de92:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800de96:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	68ba      	ldr	r2, [r7, #8]
 800de9e:	609a      	str	r2, [r3, #8]
      break;
 800dea0:	e04f      	b.n	800df42 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800dea6:	683b      	ldr	r3, [r7, #0]
 800dea8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800deaa:	683b      	ldr	r3, [r7, #0]
 800deac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800deb2:	f000 f979 	bl	800e1a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	689a      	ldr	r2, [r3, #8]
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800dec4:	609a      	str	r2, [r3, #8]
      break;
 800dec6:	e03c      	b.n	800df42 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800decc:	683b      	ldr	r3, [r7, #0]
 800dece:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ded4:	461a      	mov	r2, r3
 800ded6:	f000 f8ed 	bl	800e0b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	2150      	movs	r1, #80	@ 0x50
 800dee0:	4618      	mov	r0, r3
 800dee2:	f000 f946 	bl	800e172 <TIM_ITRx_SetConfig>
      break;
 800dee6:	e02c      	b.n	800df42 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800deec:	683b      	ldr	r3, [r7, #0]
 800deee:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800def0:	683b      	ldr	r3, [r7, #0]
 800def2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800def4:	461a      	mov	r2, r3
 800def6:	f000 f90c 	bl	800e112 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	2160      	movs	r1, #96	@ 0x60
 800df00:	4618      	mov	r0, r3
 800df02:	f000 f936 	bl	800e172 <TIM_ITRx_SetConfig>
      break;
 800df06:	e01c      	b.n	800df42 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800df10:	683b      	ldr	r3, [r7, #0]
 800df12:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800df14:	461a      	mov	r2, r3
 800df16:	f000 f8cd 	bl	800e0b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	2140      	movs	r1, #64	@ 0x40
 800df20:	4618      	mov	r0, r3
 800df22:	f000 f926 	bl	800e172 <TIM_ITRx_SetConfig>
      break;
 800df26:	e00c      	b.n	800df42 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	681a      	ldr	r2, [r3, #0]
 800df2c:	683b      	ldr	r3, [r7, #0]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	4619      	mov	r1, r3
 800df32:	4610      	mov	r0, r2
 800df34:	f000 f91d 	bl	800e172 <TIM_ITRx_SetConfig>
      break;
 800df38:	e003      	b.n	800df42 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800df3a:	2301      	movs	r3, #1
 800df3c:	73fb      	strb	r3, [r7, #15]
      break;
 800df3e:	e000      	b.n	800df42 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800df40:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	2201      	movs	r2, #1
 800df46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	2200      	movs	r2, #0
 800df4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800df52:	7bfb      	ldrb	r3, [r7, #15]
}
 800df54:	4618      	mov	r0, r3
 800df56:	3710      	adds	r7, #16
 800df58:	46bd      	mov	sp, r7
 800df5a:	bd80      	pop	{r7, pc}

0800df5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800df5c:	b480      	push	{r7}
 800df5e:	b085      	sub	sp, #20
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]
 800df64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	4a46      	ldr	r2, [pc, #280]	@ (800e088 <TIM_Base_SetConfig+0x12c>)
 800df70:	4293      	cmp	r3, r2
 800df72:	d013      	beq.n	800df9c <TIM_Base_SetConfig+0x40>
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df7a:	d00f      	beq.n	800df9c <TIM_Base_SetConfig+0x40>
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	4a43      	ldr	r2, [pc, #268]	@ (800e08c <TIM_Base_SetConfig+0x130>)
 800df80:	4293      	cmp	r3, r2
 800df82:	d00b      	beq.n	800df9c <TIM_Base_SetConfig+0x40>
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	4a42      	ldr	r2, [pc, #264]	@ (800e090 <TIM_Base_SetConfig+0x134>)
 800df88:	4293      	cmp	r3, r2
 800df8a:	d007      	beq.n	800df9c <TIM_Base_SetConfig+0x40>
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	4a41      	ldr	r2, [pc, #260]	@ (800e094 <TIM_Base_SetConfig+0x138>)
 800df90:	4293      	cmp	r3, r2
 800df92:	d003      	beq.n	800df9c <TIM_Base_SetConfig+0x40>
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	4a40      	ldr	r2, [pc, #256]	@ (800e098 <TIM_Base_SetConfig+0x13c>)
 800df98:	4293      	cmp	r3, r2
 800df9a:	d108      	bne.n	800dfae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dfa2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	685b      	ldr	r3, [r3, #4]
 800dfa8:	68fa      	ldr	r2, [r7, #12]
 800dfaa:	4313      	orrs	r3, r2
 800dfac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	4a35      	ldr	r2, [pc, #212]	@ (800e088 <TIM_Base_SetConfig+0x12c>)
 800dfb2:	4293      	cmp	r3, r2
 800dfb4:	d02b      	beq.n	800e00e <TIM_Base_SetConfig+0xb2>
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfbc:	d027      	beq.n	800e00e <TIM_Base_SetConfig+0xb2>
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	4a32      	ldr	r2, [pc, #200]	@ (800e08c <TIM_Base_SetConfig+0x130>)
 800dfc2:	4293      	cmp	r3, r2
 800dfc4:	d023      	beq.n	800e00e <TIM_Base_SetConfig+0xb2>
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	4a31      	ldr	r2, [pc, #196]	@ (800e090 <TIM_Base_SetConfig+0x134>)
 800dfca:	4293      	cmp	r3, r2
 800dfcc:	d01f      	beq.n	800e00e <TIM_Base_SetConfig+0xb2>
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	4a30      	ldr	r2, [pc, #192]	@ (800e094 <TIM_Base_SetConfig+0x138>)
 800dfd2:	4293      	cmp	r3, r2
 800dfd4:	d01b      	beq.n	800e00e <TIM_Base_SetConfig+0xb2>
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	4a2f      	ldr	r2, [pc, #188]	@ (800e098 <TIM_Base_SetConfig+0x13c>)
 800dfda:	4293      	cmp	r3, r2
 800dfdc:	d017      	beq.n	800e00e <TIM_Base_SetConfig+0xb2>
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	4a2e      	ldr	r2, [pc, #184]	@ (800e09c <TIM_Base_SetConfig+0x140>)
 800dfe2:	4293      	cmp	r3, r2
 800dfe4:	d013      	beq.n	800e00e <TIM_Base_SetConfig+0xb2>
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	4a2d      	ldr	r2, [pc, #180]	@ (800e0a0 <TIM_Base_SetConfig+0x144>)
 800dfea:	4293      	cmp	r3, r2
 800dfec:	d00f      	beq.n	800e00e <TIM_Base_SetConfig+0xb2>
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	4a2c      	ldr	r2, [pc, #176]	@ (800e0a4 <TIM_Base_SetConfig+0x148>)
 800dff2:	4293      	cmp	r3, r2
 800dff4:	d00b      	beq.n	800e00e <TIM_Base_SetConfig+0xb2>
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	4a2b      	ldr	r2, [pc, #172]	@ (800e0a8 <TIM_Base_SetConfig+0x14c>)
 800dffa:	4293      	cmp	r3, r2
 800dffc:	d007      	beq.n	800e00e <TIM_Base_SetConfig+0xb2>
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	4a2a      	ldr	r2, [pc, #168]	@ (800e0ac <TIM_Base_SetConfig+0x150>)
 800e002:	4293      	cmp	r3, r2
 800e004:	d003      	beq.n	800e00e <TIM_Base_SetConfig+0xb2>
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	4a29      	ldr	r2, [pc, #164]	@ (800e0b0 <TIM_Base_SetConfig+0x154>)
 800e00a:	4293      	cmp	r3, r2
 800e00c:	d108      	bne.n	800e020 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e014:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e016:	683b      	ldr	r3, [r7, #0]
 800e018:	68db      	ldr	r3, [r3, #12]
 800e01a:	68fa      	ldr	r2, [r7, #12]
 800e01c:	4313      	orrs	r3, r2
 800e01e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e026:	683b      	ldr	r3, [r7, #0]
 800e028:	695b      	ldr	r3, [r3, #20]
 800e02a:	4313      	orrs	r3, r2
 800e02c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	68fa      	ldr	r2, [r7, #12]
 800e032:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e034:	683b      	ldr	r3, [r7, #0]
 800e036:	689a      	ldr	r2, [r3, #8]
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e03c:	683b      	ldr	r3, [r7, #0]
 800e03e:	681a      	ldr	r2, [r3, #0]
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	4a10      	ldr	r2, [pc, #64]	@ (800e088 <TIM_Base_SetConfig+0x12c>)
 800e048:	4293      	cmp	r3, r2
 800e04a:	d003      	beq.n	800e054 <TIM_Base_SetConfig+0xf8>
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	4a12      	ldr	r2, [pc, #72]	@ (800e098 <TIM_Base_SetConfig+0x13c>)
 800e050:	4293      	cmp	r3, r2
 800e052:	d103      	bne.n	800e05c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	691a      	ldr	r2, [r3, #16]
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	2201      	movs	r2, #1
 800e060:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	691b      	ldr	r3, [r3, #16]
 800e066:	f003 0301 	and.w	r3, r3, #1
 800e06a:	2b01      	cmp	r3, #1
 800e06c:	d105      	bne.n	800e07a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	691b      	ldr	r3, [r3, #16]
 800e072:	f023 0201 	bic.w	r2, r3, #1
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	611a      	str	r2, [r3, #16]
  }
}
 800e07a:	bf00      	nop
 800e07c:	3714      	adds	r7, #20
 800e07e:	46bd      	mov	sp, r7
 800e080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e084:	4770      	bx	lr
 800e086:	bf00      	nop
 800e088:	40010000 	.word	0x40010000
 800e08c:	40000400 	.word	0x40000400
 800e090:	40000800 	.word	0x40000800
 800e094:	40000c00 	.word	0x40000c00
 800e098:	40010400 	.word	0x40010400
 800e09c:	40014000 	.word	0x40014000
 800e0a0:	40014400 	.word	0x40014400
 800e0a4:	40014800 	.word	0x40014800
 800e0a8:	40001800 	.word	0x40001800
 800e0ac:	40001c00 	.word	0x40001c00
 800e0b0:	40002000 	.word	0x40002000

0800e0b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e0b4:	b480      	push	{r7}
 800e0b6:	b087      	sub	sp, #28
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	60f8      	str	r0, [r7, #12]
 800e0bc:	60b9      	str	r1, [r7, #8]
 800e0be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	6a1b      	ldr	r3, [r3, #32]
 800e0c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	6a1b      	ldr	r3, [r3, #32]
 800e0ca:	f023 0201 	bic.w	r2, r3, #1
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	699b      	ldr	r3, [r3, #24]
 800e0d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e0d8:	693b      	ldr	r3, [r7, #16]
 800e0da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e0de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	011b      	lsls	r3, r3, #4
 800e0e4:	693a      	ldr	r2, [r7, #16]
 800e0e6:	4313      	orrs	r3, r2
 800e0e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e0ea:	697b      	ldr	r3, [r7, #20]
 800e0ec:	f023 030a 	bic.w	r3, r3, #10
 800e0f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e0f2:	697a      	ldr	r2, [r7, #20]
 800e0f4:	68bb      	ldr	r3, [r7, #8]
 800e0f6:	4313      	orrs	r3, r2
 800e0f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	693a      	ldr	r2, [r7, #16]
 800e0fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	697a      	ldr	r2, [r7, #20]
 800e104:	621a      	str	r2, [r3, #32]
}
 800e106:	bf00      	nop
 800e108:	371c      	adds	r7, #28
 800e10a:	46bd      	mov	sp, r7
 800e10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e110:	4770      	bx	lr

0800e112 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e112:	b480      	push	{r7}
 800e114:	b087      	sub	sp, #28
 800e116:	af00      	add	r7, sp, #0
 800e118:	60f8      	str	r0, [r7, #12]
 800e11a:	60b9      	str	r1, [r7, #8]
 800e11c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	6a1b      	ldr	r3, [r3, #32]
 800e122:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	6a1b      	ldr	r3, [r3, #32]
 800e128:	f023 0210 	bic.w	r2, r3, #16
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	699b      	ldr	r3, [r3, #24]
 800e134:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e136:	693b      	ldr	r3, [r7, #16]
 800e138:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e13c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	031b      	lsls	r3, r3, #12
 800e142:	693a      	ldr	r2, [r7, #16]
 800e144:	4313      	orrs	r3, r2
 800e146:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e148:	697b      	ldr	r3, [r7, #20]
 800e14a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e14e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e150:	68bb      	ldr	r3, [r7, #8]
 800e152:	011b      	lsls	r3, r3, #4
 800e154:	697a      	ldr	r2, [r7, #20]
 800e156:	4313      	orrs	r3, r2
 800e158:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	693a      	ldr	r2, [r7, #16]
 800e15e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	697a      	ldr	r2, [r7, #20]
 800e164:	621a      	str	r2, [r3, #32]
}
 800e166:	bf00      	nop
 800e168:	371c      	adds	r7, #28
 800e16a:	46bd      	mov	sp, r7
 800e16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e170:	4770      	bx	lr

0800e172 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e172:	b480      	push	{r7}
 800e174:	b085      	sub	sp, #20
 800e176:	af00      	add	r7, sp, #0
 800e178:	6078      	str	r0, [r7, #4]
 800e17a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	689b      	ldr	r3, [r3, #8]
 800e180:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e188:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e18a:	683a      	ldr	r2, [r7, #0]
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	4313      	orrs	r3, r2
 800e190:	f043 0307 	orr.w	r3, r3, #7
 800e194:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	68fa      	ldr	r2, [r7, #12]
 800e19a:	609a      	str	r2, [r3, #8]
}
 800e19c:	bf00      	nop
 800e19e:	3714      	adds	r7, #20
 800e1a0:	46bd      	mov	sp, r7
 800e1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a6:	4770      	bx	lr

0800e1a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e1a8:	b480      	push	{r7}
 800e1aa:	b087      	sub	sp, #28
 800e1ac:	af00      	add	r7, sp, #0
 800e1ae:	60f8      	str	r0, [r7, #12]
 800e1b0:	60b9      	str	r1, [r7, #8]
 800e1b2:	607a      	str	r2, [r7, #4]
 800e1b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	689b      	ldr	r3, [r3, #8]
 800e1ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e1bc:	697b      	ldr	r3, [r7, #20]
 800e1be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e1c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e1c4:	683b      	ldr	r3, [r7, #0]
 800e1c6:	021a      	lsls	r2, r3, #8
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	431a      	orrs	r2, r3
 800e1cc:	68bb      	ldr	r3, [r7, #8]
 800e1ce:	4313      	orrs	r3, r2
 800e1d0:	697a      	ldr	r2, [r7, #20]
 800e1d2:	4313      	orrs	r3, r2
 800e1d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	697a      	ldr	r2, [r7, #20]
 800e1da:	609a      	str	r2, [r3, #8]
}
 800e1dc:	bf00      	nop
 800e1de:	371c      	adds	r7, #28
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e6:	4770      	bx	lr

0800e1e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e1e8:	b480      	push	{r7}
 800e1ea:	b085      	sub	sp, #20
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
 800e1f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e1f8:	2b01      	cmp	r3, #1
 800e1fa:	d101      	bne.n	800e200 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e1fc:	2302      	movs	r3, #2
 800e1fe:	e05a      	b.n	800e2b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	2201      	movs	r2, #1
 800e204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	2202      	movs	r2, #2
 800e20c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	685b      	ldr	r3, [r3, #4]
 800e216:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	689b      	ldr	r3, [r3, #8]
 800e21e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e226:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e228:	683b      	ldr	r3, [r7, #0]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	68fa      	ldr	r2, [r7, #12]
 800e22e:	4313      	orrs	r3, r2
 800e230:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	68fa      	ldr	r2, [r7, #12]
 800e238:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	4a21      	ldr	r2, [pc, #132]	@ (800e2c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800e240:	4293      	cmp	r3, r2
 800e242:	d022      	beq.n	800e28a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e24c:	d01d      	beq.n	800e28a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	4a1d      	ldr	r2, [pc, #116]	@ (800e2c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800e254:	4293      	cmp	r3, r2
 800e256:	d018      	beq.n	800e28a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	4a1b      	ldr	r2, [pc, #108]	@ (800e2cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800e25e:	4293      	cmp	r3, r2
 800e260:	d013      	beq.n	800e28a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	4a1a      	ldr	r2, [pc, #104]	@ (800e2d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800e268:	4293      	cmp	r3, r2
 800e26a:	d00e      	beq.n	800e28a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	4a18      	ldr	r2, [pc, #96]	@ (800e2d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800e272:	4293      	cmp	r3, r2
 800e274:	d009      	beq.n	800e28a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	4a17      	ldr	r2, [pc, #92]	@ (800e2d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800e27c:	4293      	cmp	r3, r2
 800e27e:	d004      	beq.n	800e28a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	4a15      	ldr	r2, [pc, #84]	@ (800e2dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800e286:	4293      	cmp	r3, r2
 800e288:	d10c      	bne.n	800e2a4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e28a:	68bb      	ldr	r3, [r7, #8]
 800e28c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e290:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e292:	683b      	ldr	r3, [r7, #0]
 800e294:	685b      	ldr	r3, [r3, #4]
 800e296:	68ba      	ldr	r2, [r7, #8]
 800e298:	4313      	orrs	r3, r2
 800e29a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	68ba      	ldr	r2, [r7, #8]
 800e2a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	2201      	movs	r2, #1
 800e2a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	2200      	movs	r2, #0
 800e2b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e2b4:	2300      	movs	r3, #0
}
 800e2b6:	4618      	mov	r0, r3
 800e2b8:	3714      	adds	r7, #20
 800e2ba:	46bd      	mov	sp, r7
 800e2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c0:	4770      	bx	lr
 800e2c2:	bf00      	nop
 800e2c4:	40010000 	.word	0x40010000
 800e2c8:	40000400 	.word	0x40000400
 800e2cc:	40000800 	.word	0x40000800
 800e2d0:	40000c00 	.word	0x40000c00
 800e2d4:	40010400 	.word	0x40010400
 800e2d8:	40014000 	.word	0x40014000
 800e2dc:	40001800 	.word	0x40001800

0800e2e0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e2e0:	b084      	sub	sp, #16
 800e2e2:	b580      	push	{r7, lr}
 800e2e4:	b084      	sub	sp, #16
 800e2e6:	af00      	add	r7, sp, #0
 800e2e8:	6078      	str	r0, [r7, #4]
 800e2ea:	f107 001c 	add.w	r0, r7, #28
 800e2ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e2f2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800e2f6:	2b01      	cmp	r3, #1
 800e2f8:	d123      	bne.n	800e342 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2fe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	68db      	ldr	r3, [r3, #12]
 800e30a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800e30e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e312:	687a      	ldr	r2, [r7, #4]
 800e314:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	68db      	ldr	r3, [r3, #12]
 800e31a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800e322:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e326:	2b01      	cmp	r3, #1
 800e328:	d105      	bne.n	800e336 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	68db      	ldr	r3, [r3, #12]
 800e32e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e336:	6878      	ldr	r0, [r7, #4]
 800e338:	f001 fae8 	bl	800f90c <USB_CoreReset>
 800e33c:	4603      	mov	r3, r0
 800e33e:	73fb      	strb	r3, [r7, #15]
 800e340:	e01b      	b.n	800e37a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	68db      	ldr	r3, [r3, #12]
 800e346:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e34e:	6878      	ldr	r0, [r7, #4]
 800e350:	f001 fadc 	bl	800f90c <USB_CoreReset>
 800e354:	4603      	mov	r3, r0
 800e356:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800e358:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d106      	bne.n	800e36e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e364:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	639a      	str	r2, [r3, #56]	@ 0x38
 800e36c:	e005      	b.n	800e37a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e372:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800e37a:	7fbb      	ldrb	r3, [r7, #30]
 800e37c:	2b01      	cmp	r3, #1
 800e37e:	d10b      	bne.n	800e398 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	689b      	ldr	r3, [r3, #8]
 800e384:	f043 0206 	orr.w	r2, r3, #6
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	689b      	ldr	r3, [r3, #8]
 800e390:	f043 0220 	orr.w	r2, r3, #32
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800e398:	7bfb      	ldrb	r3, [r7, #15]
}
 800e39a:	4618      	mov	r0, r3
 800e39c:	3710      	adds	r7, #16
 800e39e:	46bd      	mov	sp, r7
 800e3a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e3a4:	b004      	add	sp, #16
 800e3a6:	4770      	bx	lr

0800e3a8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800e3a8:	b480      	push	{r7}
 800e3aa:	b087      	sub	sp, #28
 800e3ac:	af00      	add	r7, sp, #0
 800e3ae:	60f8      	str	r0, [r7, #12]
 800e3b0:	60b9      	str	r1, [r7, #8]
 800e3b2:	4613      	mov	r3, r2
 800e3b4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800e3b6:	79fb      	ldrb	r3, [r7, #7]
 800e3b8:	2b02      	cmp	r3, #2
 800e3ba:	d165      	bne.n	800e488 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800e3bc:	68bb      	ldr	r3, [r7, #8]
 800e3be:	4a41      	ldr	r2, [pc, #260]	@ (800e4c4 <USB_SetTurnaroundTime+0x11c>)
 800e3c0:	4293      	cmp	r3, r2
 800e3c2:	d906      	bls.n	800e3d2 <USB_SetTurnaroundTime+0x2a>
 800e3c4:	68bb      	ldr	r3, [r7, #8]
 800e3c6:	4a40      	ldr	r2, [pc, #256]	@ (800e4c8 <USB_SetTurnaroundTime+0x120>)
 800e3c8:	4293      	cmp	r3, r2
 800e3ca:	d202      	bcs.n	800e3d2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800e3cc:	230f      	movs	r3, #15
 800e3ce:	617b      	str	r3, [r7, #20]
 800e3d0:	e062      	b.n	800e498 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800e3d2:	68bb      	ldr	r3, [r7, #8]
 800e3d4:	4a3c      	ldr	r2, [pc, #240]	@ (800e4c8 <USB_SetTurnaroundTime+0x120>)
 800e3d6:	4293      	cmp	r3, r2
 800e3d8:	d306      	bcc.n	800e3e8 <USB_SetTurnaroundTime+0x40>
 800e3da:	68bb      	ldr	r3, [r7, #8]
 800e3dc:	4a3b      	ldr	r2, [pc, #236]	@ (800e4cc <USB_SetTurnaroundTime+0x124>)
 800e3de:	4293      	cmp	r3, r2
 800e3e0:	d202      	bcs.n	800e3e8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800e3e2:	230e      	movs	r3, #14
 800e3e4:	617b      	str	r3, [r7, #20]
 800e3e6:	e057      	b.n	800e498 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800e3e8:	68bb      	ldr	r3, [r7, #8]
 800e3ea:	4a38      	ldr	r2, [pc, #224]	@ (800e4cc <USB_SetTurnaroundTime+0x124>)
 800e3ec:	4293      	cmp	r3, r2
 800e3ee:	d306      	bcc.n	800e3fe <USB_SetTurnaroundTime+0x56>
 800e3f0:	68bb      	ldr	r3, [r7, #8]
 800e3f2:	4a37      	ldr	r2, [pc, #220]	@ (800e4d0 <USB_SetTurnaroundTime+0x128>)
 800e3f4:	4293      	cmp	r3, r2
 800e3f6:	d202      	bcs.n	800e3fe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800e3f8:	230d      	movs	r3, #13
 800e3fa:	617b      	str	r3, [r7, #20]
 800e3fc:	e04c      	b.n	800e498 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800e3fe:	68bb      	ldr	r3, [r7, #8]
 800e400:	4a33      	ldr	r2, [pc, #204]	@ (800e4d0 <USB_SetTurnaroundTime+0x128>)
 800e402:	4293      	cmp	r3, r2
 800e404:	d306      	bcc.n	800e414 <USB_SetTurnaroundTime+0x6c>
 800e406:	68bb      	ldr	r3, [r7, #8]
 800e408:	4a32      	ldr	r2, [pc, #200]	@ (800e4d4 <USB_SetTurnaroundTime+0x12c>)
 800e40a:	4293      	cmp	r3, r2
 800e40c:	d802      	bhi.n	800e414 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800e40e:	230c      	movs	r3, #12
 800e410:	617b      	str	r3, [r7, #20]
 800e412:	e041      	b.n	800e498 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800e414:	68bb      	ldr	r3, [r7, #8]
 800e416:	4a2f      	ldr	r2, [pc, #188]	@ (800e4d4 <USB_SetTurnaroundTime+0x12c>)
 800e418:	4293      	cmp	r3, r2
 800e41a:	d906      	bls.n	800e42a <USB_SetTurnaroundTime+0x82>
 800e41c:	68bb      	ldr	r3, [r7, #8]
 800e41e:	4a2e      	ldr	r2, [pc, #184]	@ (800e4d8 <USB_SetTurnaroundTime+0x130>)
 800e420:	4293      	cmp	r3, r2
 800e422:	d802      	bhi.n	800e42a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800e424:	230b      	movs	r3, #11
 800e426:	617b      	str	r3, [r7, #20]
 800e428:	e036      	b.n	800e498 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800e42a:	68bb      	ldr	r3, [r7, #8]
 800e42c:	4a2a      	ldr	r2, [pc, #168]	@ (800e4d8 <USB_SetTurnaroundTime+0x130>)
 800e42e:	4293      	cmp	r3, r2
 800e430:	d906      	bls.n	800e440 <USB_SetTurnaroundTime+0x98>
 800e432:	68bb      	ldr	r3, [r7, #8]
 800e434:	4a29      	ldr	r2, [pc, #164]	@ (800e4dc <USB_SetTurnaroundTime+0x134>)
 800e436:	4293      	cmp	r3, r2
 800e438:	d802      	bhi.n	800e440 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800e43a:	230a      	movs	r3, #10
 800e43c:	617b      	str	r3, [r7, #20]
 800e43e:	e02b      	b.n	800e498 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800e440:	68bb      	ldr	r3, [r7, #8]
 800e442:	4a26      	ldr	r2, [pc, #152]	@ (800e4dc <USB_SetTurnaroundTime+0x134>)
 800e444:	4293      	cmp	r3, r2
 800e446:	d906      	bls.n	800e456 <USB_SetTurnaroundTime+0xae>
 800e448:	68bb      	ldr	r3, [r7, #8]
 800e44a:	4a25      	ldr	r2, [pc, #148]	@ (800e4e0 <USB_SetTurnaroundTime+0x138>)
 800e44c:	4293      	cmp	r3, r2
 800e44e:	d202      	bcs.n	800e456 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800e450:	2309      	movs	r3, #9
 800e452:	617b      	str	r3, [r7, #20]
 800e454:	e020      	b.n	800e498 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800e456:	68bb      	ldr	r3, [r7, #8]
 800e458:	4a21      	ldr	r2, [pc, #132]	@ (800e4e0 <USB_SetTurnaroundTime+0x138>)
 800e45a:	4293      	cmp	r3, r2
 800e45c:	d306      	bcc.n	800e46c <USB_SetTurnaroundTime+0xc4>
 800e45e:	68bb      	ldr	r3, [r7, #8]
 800e460:	4a20      	ldr	r2, [pc, #128]	@ (800e4e4 <USB_SetTurnaroundTime+0x13c>)
 800e462:	4293      	cmp	r3, r2
 800e464:	d802      	bhi.n	800e46c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800e466:	2308      	movs	r3, #8
 800e468:	617b      	str	r3, [r7, #20]
 800e46a:	e015      	b.n	800e498 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800e46c:	68bb      	ldr	r3, [r7, #8]
 800e46e:	4a1d      	ldr	r2, [pc, #116]	@ (800e4e4 <USB_SetTurnaroundTime+0x13c>)
 800e470:	4293      	cmp	r3, r2
 800e472:	d906      	bls.n	800e482 <USB_SetTurnaroundTime+0xda>
 800e474:	68bb      	ldr	r3, [r7, #8]
 800e476:	4a1c      	ldr	r2, [pc, #112]	@ (800e4e8 <USB_SetTurnaroundTime+0x140>)
 800e478:	4293      	cmp	r3, r2
 800e47a:	d202      	bcs.n	800e482 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800e47c:	2307      	movs	r3, #7
 800e47e:	617b      	str	r3, [r7, #20]
 800e480:	e00a      	b.n	800e498 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800e482:	2306      	movs	r3, #6
 800e484:	617b      	str	r3, [r7, #20]
 800e486:	e007      	b.n	800e498 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800e488:	79fb      	ldrb	r3, [r7, #7]
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d102      	bne.n	800e494 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800e48e:	2309      	movs	r3, #9
 800e490:	617b      	str	r3, [r7, #20]
 800e492:	e001      	b.n	800e498 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800e494:	2309      	movs	r3, #9
 800e496:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	68db      	ldr	r3, [r3, #12]
 800e49c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	68da      	ldr	r2, [r3, #12]
 800e4a8:	697b      	ldr	r3, [r7, #20]
 800e4aa:	029b      	lsls	r3, r3, #10
 800e4ac:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800e4b0:	431a      	orrs	r2, r3
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800e4b6:	2300      	movs	r3, #0
}
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	371c      	adds	r7, #28
 800e4bc:	46bd      	mov	sp, r7
 800e4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4c2:	4770      	bx	lr
 800e4c4:	00d8acbf 	.word	0x00d8acbf
 800e4c8:	00e4e1c0 	.word	0x00e4e1c0
 800e4cc:	00f42400 	.word	0x00f42400
 800e4d0:	01067380 	.word	0x01067380
 800e4d4:	011a499f 	.word	0x011a499f
 800e4d8:	01312cff 	.word	0x01312cff
 800e4dc:	014ca43f 	.word	0x014ca43f
 800e4e0:	016e3600 	.word	0x016e3600
 800e4e4:	01a6ab1f 	.word	0x01a6ab1f
 800e4e8:	01e84800 	.word	0x01e84800

0800e4ec <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e4ec:	b480      	push	{r7}
 800e4ee:	b083      	sub	sp, #12
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	689b      	ldr	r3, [r3, #8]
 800e4f8:	f043 0201 	orr.w	r2, r3, #1
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e500:	2300      	movs	r3, #0
}
 800e502:	4618      	mov	r0, r3
 800e504:	370c      	adds	r7, #12
 800e506:	46bd      	mov	sp, r7
 800e508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e50c:	4770      	bx	lr

0800e50e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e50e:	b480      	push	{r7}
 800e510:	b083      	sub	sp, #12
 800e512:	af00      	add	r7, sp, #0
 800e514:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	689b      	ldr	r3, [r3, #8]
 800e51a:	f023 0201 	bic.w	r2, r3, #1
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e522:	2300      	movs	r3, #0
}
 800e524:	4618      	mov	r0, r3
 800e526:	370c      	adds	r7, #12
 800e528:	46bd      	mov	sp, r7
 800e52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e52e:	4770      	bx	lr

0800e530 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800e530:	b580      	push	{r7, lr}
 800e532:	b084      	sub	sp, #16
 800e534:	af00      	add	r7, sp, #0
 800e536:	6078      	str	r0, [r7, #4]
 800e538:	460b      	mov	r3, r1
 800e53a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800e53c:	2300      	movs	r3, #0
 800e53e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	68db      	ldr	r3, [r3, #12]
 800e544:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e54c:	78fb      	ldrb	r3, [r7, #3]
 800e54e:	2b01      	cmp	r3, #1
 800e550:	d115      	bne.n	800e57e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	68db      	ldr	r3, [r3, #12]
 800e556:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e55e:	200a      	movs	r0, #10
 800e560:	f7fc f8b8 	bl	800a6d4 <HAL_Delay>
      ms += 10U;
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	330a      	adds	r3, #10
 800e568:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e56a:	6878      	ldr	r0, [r7, #4]
 800e56c:	f001 f93f 	bl	800f7ee <USB_GetMode>
 800e570:	4603      	mov	r3, r0
 800e572:	2b01      	cmp	r3, #1
 800e574:	d01e      	beq.n	800e5b4 <USB_SetCurrentMode+0x84>
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	2bc7      	cmp	r3, #199	@ 0xc7
 800e57a:	d9f0      	bls.n	800e55e <USB_SetCurrentMode+0x2e>
 800e57c:	e01a      	b.n	800e5b4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800e57e:	78fb      	ldrb	r3, [r7, #3]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d115      	bne.n	800e5b0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	68db      	ldr	r3, [r3, #12]
 800e588:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e590:	200a      	movs	r0, #10
 800e592:	f7fc f89f 	bl	800a6d4 <HAL_Delay>
      ms += 10U;
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	330a      	adds	r3, #10
 800e59a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e59c:	6878      	ldr	r0, [r7, #4]
 800e59e:	f001 f926 	bl	800f7ee <USB_GetMode>
 800e5a2:	4603      	mov	r3, r0
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d005      	beq.n	800e5b4 <USB_SetCurrentMode+0x84>
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	2bc7      	cmp	r3, #199	@ 0xc7
 800e5ac:	d9f0      	bls.n	800e590 <USB_SetCurrentMode+0x60>
 800e5ae:	e001      	b.n	800e5b4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800e5b0:	2301      	movs	r3, #1
 800e5b2:	e005      	b.n	800e5c0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	2bc8      	cmp	r3, #200	@ 0xc8
 800e5b8:	d101      	bne.n	800e5be <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800e5ba:	2301      	movs	r3, #1
 800e5bc:	e000      	b.n	800e5c0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800e5be:	2300      	movs	r3, #0
}
 800e5c0:	4618      	mov	r0, r3
 800e5c2:	3710      	adds	r7, #16
 800e5c4:	46bd      	mov	sp, r7
 800e5c6:	bd80      	pop	{r7, pc}

0800e5c8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e5c8:	b084      	sub	sp, #16
 800e5ca:	b580      	push	{r7, lr}
 800e5cc:	b086      	sub	sp, #24
 800e5ce:	af00      	add	r7, sp, #0
 800e5d0:	6078      	str	r0, [r7, #4]
 800e5d2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800e5d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e5da:	2300      	movs	r3, #0
 800e5dc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800e5e2:	2300      	movs	r3, #0
 800e5e4:	613b      	str	r3, [r7, #16]
 800e5e6:	e009      	b.n	800e5fc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800e5e8:	687a      	ldr	r2, [r7, #4]
 800e5ea:	693b      	ldr	r3, [r7, #16]
 800e5ec:	3340      	adds	r3, #64	@ 0x40
 800e5ee:	009b      	lsls	r3, r3, #2
 800e5f0:	4413      	add	r3, r2
 800e5f2:	2200      	movs	r2, #0
 800e5f4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800e5f6:	693b      	ldr	r3, [r7, #16]
 800e5f8:	3301      	adds	r3, #1
 800e5fa:	613b      	str	r3, [r7, #16]
 800e5fc:	693b      	ldr	r3, [r7, #16]
 800e5fe:	2b0e      	cmp	r3, #14
 800e600:	d9f2      	bls.n	800e5e8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800e602:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e606:	2b00      	cmp	r3, #0
 800e608:	d11c      	bne.n	800e644 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e610:	685b      	ldr	r3, [r3, #4]
 800e612:	68fa      	ldr	r2, [r7, #12]
 800e614:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e618:	f043 0302 	orr.w	r3, r3, #2
 800e61c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e622:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e62e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e63a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	639a      	str	r2, [r3, #56]	@ 0x38
 800e642:	e00b      	b.n	800e65c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e648:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e654:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e662:	461a      	mov	r2, r3
 800e664:	2300      	movs	r3, #0
 800e666:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e668:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800e66c:	2b01      	cmp	r3, #1
 800e66e:	d10d      	bne.n	800e68c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800e670:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e674:	2b00      	cmp	r3, #0
 800e676:	d104      	bne.n	800e682 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800e678:	2100      	movs	r1, #0
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f000 f968 	bl	800e950 <USB_SetDevSpeed>
 800e680:	e008      	b.n	800e694 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800e682:	2101      	movs	r1, #1
 800e684:	6878      	ldr	r0, [r7, #4]
 800e686:	f000 f963 	bl	800e950 <USB_SetDevSpeed>
 800e68a:	e003      	b.n	800e694 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800e68c:	2103      	movs	r1, #3
 800e68e:	6878      	ldr	r0, [r7, #4]
 800e690:	f000 f95e 	bl	800e950 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e694:	2110      	movs	r1, #16
 800e696:	6878      	ldr	r0, [r7, #4]
 800e698:	f000 f8fa 	bl	800e890 <USB_FlushTxFifo>
 800e69c:	4603      	mov	r3, r0
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d001      	beq.n	800e6a6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800e6a2:	2301      	movs	r3, #1
 800e6a4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e6a6:	6878      	ldr	r0, [r7, #4]
 800e6a8:	f000 f924 	bl	800e8f4 <USB_FlushRxFifo>
 800e6ac:	4603      	mov	r3, r0
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d001      	beq.n	800e6b6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800e6b2:	2301      	movs	r3, #1
 800e6b4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e6bc:	461a      	mov	r2, r3
 800e6be:	2300      	movs	r3, #0
 800e6c0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e6c8:	461a      	mov	r2, r3
 800e6ca:	2300      	movs	r3, #0
 800e6cc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e6d4:	461a      	mov	r2, r3
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e6da:	2300      	movs	r3, #0
 800e6dc:	613b      	str	r3, [r7, #16]
 800e6de:	e043      	b.n	800e768 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e6e0:	693b      	ldr	r3, [r7, #16]
 800e6e2:	015a      	lsls	r2, r3, #5
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	4413      	add	r3, r2
 800e6e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e6f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e6f6:	d118      	bne.n	800e72a <USB_DevInit+0x162>
    {
      if (i == 0U)
 800e6f8:	693b      	ldr	r3, [r7, #16]
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d10a      	bne.n	800e714 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e6fe:	693b      	ldr	r3, [r7, #16]
 800e700:	015a      	lsls	r2, r3, #5
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	4413      	add	r3, r2
 800e706:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e70a:	461a      	mov	r2, r3
 800e70c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e710:	6013      	str	r3, [r2, #0]
 800e712:	e013      	b.n	800e73c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e714:	693b      	ldr	r3, [r7, #16]
 800e716:	015a      	lsls	r2, r3, #5
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	4413      	add	r3, r2
 800e71c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e720:	461a      	mov	r2, r3
 800e722:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e726:	6013      	str	r3, [r2, #0]
 800e728:	e008      	b.n	800e73c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800e72a:	693b      	ldr	r3, [r7, #16]
 800e72c:	015a      	lsls	r2, r3, #5
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	4413      	add	r3, r2
 800e732:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e736:	461a      	mov	r2, r3
 800e738:	2300      	movs	r3, #0
 800e73a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e73c:	693b      	ldr	r3, [r7, #16]
 800e73e:	015a      	lsls	r2, r3, #5
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	4413      	add	r3, r2
 800e744:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e748:	461a      	mov	r2, r3
 800e74a:	2300      	movs	r3, #0
 800e74c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e74e:	693b      	ldr	r3, [r7, #16]
 800e750:	015a      	lsls	r2, r3, #5
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	4413      	add	r3, r2
 800e756:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e75a:	461a      	mov	r2, r3
 800e75c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800e760:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e762:	693b      	ldr	r3, [r7, #16]
 800e764:	3301      	adds	r3, #1
 800e766:	613b      	str	r3, [r7, #16]
 800e768:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e76c:	461a      	mov	r2, r3
 800e76e:	693b      	ldr	r3, [r7, #16]
 800e770:	4293      	cmp	r3, r2
 800e772:	d3b5      	bcc.n	800e6e0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e774:	2300      	movs	r3, #0
 800e776:	613b      	str	r3, [r7, #16]
 800e778:	e043      	b.n	800e802 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e77a:	693b      	ldr	r3, [r7, #16]
 800e77c:	015a      	lsls	r2, r3, #5
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	4413      	add	r3, r2
 800e782:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e78c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e790:	d118      	bne.n	800e7c4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800e792:	693b      	ldr	r3, [r7, #16]
 800e794:	2b00      	cmp	r3, #0
 800e796:	d10a      	bne.n	800e7ae <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e798:	693b      	ldr	r3, [r7, #16]
 800e79a:	015a      	lsls	r2, r3, #5
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	4413      	add	r3, r2
 800e7a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e7a4:	461a      	mov	r2, r3
 800e7a6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e7aa:	6013      	str	r3, [r2, #0]
 800e7ac:	e013      	b.n	800e7d6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e7ae:	693b      	ldr	r3, [r7, #16]
 800e7b0:	015a      	lsls	r2, r3, #5
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	4413      	add	r3, r2
 800e7b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e7ba:	461a      	mov	r2, r3
 800e7bc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e7c0:	6013      	str	r3, [r2, #0]
 800e7c2:	e008      	b.n	800e7d6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e7c4:	693b      	ldr	r3, [r7, #16]
 800e7c6:	015a      	lsls	r2, r3, #5
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	4413      	add	r3, r2
 800e7cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e7d0:	461a      	mov	r2, r3
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e7d6:	693b      	ldr	r3, [r7, #16]
 800e7d8:	015a      	lsls	r2, r3, #5
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	4413      	add	r3, r2
 800e7de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e7e2:	461a      	mov	r2, r3
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e7e8:	693b      	ldr	r3, [r7, #16]
 800e7ea:	015a      	lsls	r2, r3, #5
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	4413      	add	r3, r2
 800e7f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e7f4:	461a      	mov	r2, r3
 800e7f6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800e7fa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e7fc:	693b      	ldr	r3, [r7, #16]
 800e7fe:	3301      	adds	r3, #1
 800e800:	613b      	str	r3, [r7, #16]
 800e802:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e806:	461a      	mov	r2, r3
 800e808:	693b      	ldr	r3, [r7, #16]
 800e80a:	4293      	cmp	r3, r2
 800e80c:	d3b5      	bcc.n	800e77a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e814:	691b      	ldr	r3, [r3, #16]
 800e816:	68fa      	ldr	r2, [r7, #12]
 800e818:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e81c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e820:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	2200      	movs	r2, #0
 800e826:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800e82e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800e830:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e834:	2b00      	cmp	r3, #0
 800e836:	d105      	bne.n	800e844 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	699b      	ldr	r3, [r3, #24]
 800e83c:	f043 0210 	orr.w	r2, r3, #16
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	699a      	ldr	r2, [r3, #24]
 800e848:	4b10      	ldr	r3, [pc, #64]	@ (800e88c <USB_DevInit+0x2c4>)
 800e84a:	4313      	orrs	r3, r2
 800e84c:	687a      	ldr	r2, [r7, #4]
 800e84e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800e850:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800e854:	2b00      	cmp	r3, #0
 800e856:	d005      	beq.n	800e864 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	699b      	ldr	r3, [r3, #24]
 800e85c:	f043 0208 	orr.w	r2, r3, #8
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800e864:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e868:	2b01      	cmp	r3, #1
 800e86a:	d107      	bne.n	800e87c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	699b      	ldr	r3, [r3, #24]
 800e870:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e874:	f043 0304 	orr.w	r3, r3, #4
 800e878:	687a      	ldr	r2, [r7, #4]
 800e87a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800e87c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e87e:	4618      	mov	r0, r3
 800e880:	3718      	adds	r7, #24
 800e882:	46bd      	mov	sp, r7
 800e884:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e888:	b004      	add	sp, #16
 800e88a:	4770      	bx	lr
 800e88c:	803c3800 	.word	0x803c3800

0800e890 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800e890:	b480      	push	{r7}
 800e892:	b085      	sub	sp, #20
 800e894:	af00      	add	r7, sp, #0
 800e896:	6078      	str	r0, [r7, #4]
 800e898:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800e89a:	2300      	movs	r3, #0
 800e89c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	3301      	adds	r3, #1
 800e8a2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e8aa:	d901      	bls.n	800e8b0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800e8ac:	2303      	movs	r3, #3
 800e8ae:	e01b      	b.n	800e8e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	691b      	ldr	r3, [r3, #16]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	daf2      	bge.n	800e89e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800e8b8:	2300      	movs	r3, #0
 800e8ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e8bc:	683b      	ldr	r3, [r7, #0]
 800e8be:	019b      	lsls	r3, r3, #6
 800e8c0:	f043 0220 	orr.w	r2, r3, #32
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	3301      	adds	r3, #1
 800e8cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e8d4:	d901      	bls.n	800e8da <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800e8d6:	2303      	movs	r3, #3
 800e8d8:	e006      	b.n	800e8e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	691b      	ldr	r3, [r3, #16]
 800e8de:	f003 0320 	and.w	r3, r3, #32
 800e8e2:	2b20      	cmp	r3, #32
 800e8e4:	d0f0      	beq.n	800e8c8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800e8e6:	2300      	movs	r3, #0
}
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	3714      	adds	r7, #20
 800e8ec:	46bd      	mov	sp, r7
 800e8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8f2:	4770      	bx	lr

0800e8f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e8f4:	b480      	push	{r7}
 800e8f6:	b085      	sub	sp, #20
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e8fc:	2300      	movs	r3, #0
 800e8fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	3301      	adds	r3, #1
 800e904:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e90c:	d901      	bls.n	800e912 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800e90e:	2303      	movs	r3, #3
 800e910:	e018      	b.n	800e944 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	691b      	ldr	r3, [r3, #16]
 800e916:	2b00      	cmp	r3, #0
 800e918:	daf2      	bge.n	800e900 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800e91a:	2300      	movs	r3, #0
 800e91c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	2210      	movs	r2, #16
 800e922:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	3301      	adds	r3, #1
 800e928:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e930:	d901      	bls.n	800e936 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800e932:	2303      	movs	r3, #3
 800e934:	e006      	b.n	800e944 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	691b      	ldr	r3, [r3, #16]
 800e93a:	f003 0310 	and.w	r3, r3, #16
 800e93e:	2b10      	cmp	r3, #16
 800e940:	d0f0      	beq.n	800e924 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800e942:	2300      	movs	r3, #0
}
 800e944:	4618      	mov	r0, r3
 800e946:	3714      	adds	r7, #20
 800e948:	46bd      	mov	sp, r7
 800e94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94e:	4770      	bx	lr

0800e950 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800e950:	b480      	push	{r7}
 800e952:	b085      	sub	sp, #20
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]
 800e958:	460b      	mov	r3, r1
 800e95a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e966:	681a      	ldr	r2, [r3, #0]
 800e968:	78fb      	ldrb	r3, [r7, #3]
 800e96a:	68f9      	ldr	r1, [r7, #12]
 800e96c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e970:	4313      	orrs	r3, r2
 800e972:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800e974:	2300      	movs	r3, #0
}
 800e976:	4618      	mov	r0, r3
 800e978:	3714      	adds	r7, #20
 800e97a:	46bd      	mov	sp, r7
 800e97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e980:	4770      	bx	lr

0800e982 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800e982:	b480      	push	{r7}
 800e984:	b087      	sub	sp, #28
 800e986:	af00      	add	r7, sp, #0
 800e988:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800e98e:	693b      	ldr	r3, [r7, #16]
 800e990:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e994:	689b      	ldr	r3, [r3, #8]
 800e996:	f003 0306 	and.w	r3, r3, #6
 800e99a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d102      	bne.n	800e9a8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800e9a2:	2300      	movs	r3, #0
 800e9a4:	75fb      	strb	r3, [r7, #23]
 800e9a6:	e00a      	b.n	800e9be <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	2b02      	cmp	r3, #2
 800e9ac:	d002      	beq.n	800e9b4 <USB_GetDevSpeed+0x32>
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	2b06      	cmp	r3, #6
 800e9b2:	d102      	bne.n	800e9ba <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800e9b4:	2302      	movs	r3, #2
 800e9b6:	75fb      	strb	r3, [r7, #23]
 800e9b8:	e001      	b.n	800e9be <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800e9ba:	230f      	movs	r3, #15
 800e9bc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800e9be:	7dfb      	ldrb	r3, [r7, #23]
}
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	371c      	adds	r7, #28
 800e9c4:	46bd      	mov	sp, r7
 800e9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ca:	4770      	bx	lr

0800e9cc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800e9cc:	b480      	push	{r7}
 800e9ce:	b085      	sub	sp, #20
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	6078      	str	r0, [r7, #4]
 800e9d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e9da:	683b      	ldr	r3, [r7, #0]
 800e9dc:	781b      	ldrb	r3, [r3, #0]
 800e9de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e9e0:	683b      	ldr	r3, [r7, #0]
 800e9e2:	785b      	ldrb	r3, [r3, #1]
 800e9e4:	2b01      	cmp	r3, #1
 800e9e6:	d13a      	bne.n	800ea5e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e9ee:	69da      	ldr	r2, [r3, #28]
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	781b      	ldrb	r3, [r3, #0]
 800e9f4:	f003 030f 	and.w	r3, r3, #15
 800e9f8:	2101      	movs	r1, #1
 800e9fa:	fa01 f303 	lsl.w	r3, r1, r3
 800e9fe:	b29b      	uxth	r3, r3
 800ea00:	68f9      	ldr	r1, [r7, #12]
 800ea02:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ea06:	4313      	orrs	r3, r2
 800ea08:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ea0a:	68bb      	ldr	r3, [r7, #8]
 800ea0c:	015a      	lsls	r2, r3, #5
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	4413      	add	r3, r2
 800ea12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d155      	bne.n	800eacc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ea20:	68bb      	ldr	r3, [r7, #8]
 800ea22:	015a      	lsls	r2, r3, #5
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	4413      	add	r3, r2
 800ea28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea2c:	681a      	ldr	r2, [r3, #0]
 800ea2e:	683b      	ldr	r3, [r7, #0]
 800ea30:	689b      	ldr	r3, [r3, #8]
 800ea32:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	791b      	ldrb	r3, [r3, #4]
 800ea3a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ea3c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ea3e:	68bb      	ldr	r3, [r7, #8]
 800ea40:	059b      	lsls	r3, r3, #22
 800ea42:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ea44:	4313      	orrs	r3, r2
 800ea46:	68ba      	ldr	r2, [r7, #8]
 800ea48:	0151      	lsls	r1, r2, #5
 800ea4a:	68fa      	ldr	r2, [r7, #12]
 800ea4c:	440a      	add	r2, r1
 800ea4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ea52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ea56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea5a:	6013      	str	r3, [r2, #0]
 800ea5c:	e036      	b.n	800eacc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ea64:	69da      	ldr	r2, [r3, #28]
 800ea66:	683b      	ldr	r3, [r7, #0]
 800ea68:	781b      	ldrb	r3, [r3, #0]
 800ea6a:	f003 030f 	and.w	r3, r3, #15
 800ea6e:	2101      	movs	r1, #1
 800ea70:	fa01 f303 	lsl.w	r3, r1, r3
 800ea74:	041b      	lsls	r3, r3, #16
 800ea76:	68f9      	ldr	r1, [r7, #12]
 800ea78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ea7c:	4313      	orrs	r3, r2
 800ea7e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ea80:	68bb      	ldr	r3, [r7, #8]
 800ea82:	015a      	lsls	r2, r3, #5
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	4413      	add	r3, r2
 800ea88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d11a      	bne.n	800eacc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ea96:	68bb      	ldr	r3, [r7, #8]
 800ea98:	015a      	lsls	r2, r3, #5
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	4413      	add	r3, r2
 800ea9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eaa2:	681a      	ldr	r2, [r3, #0]
 800eaa4:	683b      	ldr	r3, [r7, #0]
 800eaa6:	689b      	ldr	r3, [r3, #8]
 800eaa8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800eaac:	683b      	ldr	r3, [r7, #0]
 800eaae:	791b      	ldrb	r3, [r3, #4]
 800eab0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800eab2:	430b      	orrs	r3, r1
 800eab4:	4313      	orrs	r3, r2
 800eab6:	68ba      	ldr	r2, [r7, #8]
 800eab8:	0151      	lsls	r1, r2, #5
 800eaba:	68fa      	ldr	r2, [r7, #12]
 800eabc:	440a      	add	r2, r1
 800eabe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eac2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800eac6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eaca:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800eacc:	2300      	movs	r3, #0
}
 800eace:	4618      	mov	r0, r3
 800ead0:	3714      	adds	r7, #20
 800ead2:	46bd      	mov	sp, r7
 800ead4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead8:	4770      	bx	lr
	...

0800eadc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800eadc:	b480      	push	{r7}
 800eade:	b085      	sub	sp, #20
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	6078      	str	r0, [r7, #4]
 800eae4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800eaea:	683b      	ldr	r3, [r7, #0]
 800eaec:	781b      	ldrb	r3, [r3, #0]
 800eaee:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800eaf0:	683b      	ldr	r3, [r7, #0]
 800eaf2:	785b      	ldrb	r3, [r3, #1]
 800eaf4:	2b01      	cmp	r3, #1
 800eaf6:	d161      	bne.n	800ebbc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800eaf8:	68bb      	ldr	r3, [r7, #8]
 800eafa:	015a      	lsls	r2, r3, #5
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	4413      	add	r3, r2
 800eb00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800eb0a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eb0e:	d11f      	bne.n	800eb50 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800eb10:	68bb      	ldr	r3, [r7, #8]
 800eb12:	015a      	lsls	r2, r3, #5
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	4413      	add	r3, r2
 800eb18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	68ba      	ldr	r2, [r7, #8]
 800eb20:	0151      	lsls	r1, r2, #5
 800eb22:	68fa      	ldr	r2, [r7, #12]
 800eb24:	440a      	add	r2, r1
 800eb26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eb2a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800eb2e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800eb30:	68bb      	ldr	r3, [r7, #8]
 800eb32:	015a      	lsls	r2, r3, #5
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	4413      	add	r3, r2
 800eb38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	68ba      	ldr	r2, [r7, #8]
 800eb40:	0151      	lsls	r1, r2, #5
 800eb42:	68fa      	ldr	r2, [r7, #12]
 800eb44:	440a      	add	r2, r1
 800eb46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eb4a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800eb4e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800eb50:	68fb      	ldr	r3, [r7, #12]
 800eb52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eb56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800eb58:	683b      	ldr	r3, [r7, #0]
 800eb5a:	781b      	ldrb	r3, [r3, #0]
 800eb5c:	f003 030f 	and.w	r3, r3, #15
 800eb60:	2101      	movs	r1, #1
 800eb62:	fa01 f303 	lsl.w	r3, r1, r3
 800eb66:	b29b      	uxth	r3, r3
 800eb68:	43db      	mvns	r3, r3
 800eb6a:	68f9      	ldr	r1, [r7, #12]
 800eb6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800eb70:	4013      	ands	r3, r2
 800eb72:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eb7a:	69da      	ldr	r2, [r3, #28]
 800eb7c:	683b      	ldr	r3, [r7, #0]
 800eb7e:	781b      	ldrb	r3, [r3, #0]
 800eb80:	f003 030f 	and.w	r3, r3, #15
 800eb84:	2101      	movs	r1, #1
 800eb86:	fa01 f303 	lsl.w	r3, r1, r3
 800eb8a:	b29b      	uxth	r3, r3
 800eb8c:	43db      	mvns	r3, r3
 800eb8e:	68f9      	ldr	r1, [r7, #12]
 800eb90:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800eb94:	4013      	ands	r3, r2
 800eb96:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800eb98:	68bb      	ldr	r3, [r7, #8]
 800eb9a:	015a      	lsls	r2, r3, #5
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	4413      	add	r3, r2
 800eba0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eba4:	681a      	ldr	r2, [r3, #0]
 800eba6:	68bb      	ldr	r3, [r7, #8]
 800eba8:	0159      	lsls	r1, r3, #5
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	440b      	add	r3, r1
 800ebae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ebb2:	4619      	mov	r1, r3
 800ebb4:	4b35      	ldr	r3, [pc, #212]	@ (800ec8c <USB_DeactivateEndpoint+0x1b0>)
 800ebb6:	4013      	ands	r3, r2
 800ebb8:	600b      	str	r3, [r1, #0]
 800ebba:	e060      	b.n	800ec7e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ebbc:	68bb      	ldr	r3, [r7, #8]
 800ebbe:	015a      	lsls	r2, r3, #5
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	4413      	add	r3, r2
 800ebc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ebce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ebd2:	d11f      	bne.n	800ec14 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ebd4:	68bb      	ldr	r3, [r7, #8]
 800ebd6:	015a      	lsls	r2, r3, #5
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	4413      	add	r3, r2
 800ebdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	68ba      	ldr	r2, [r7, #8]
 800ebe4:	0151      	lsls	r1, r2, #5
 800ebe6:	68fa      	ldr	r2, [r7, #12]
 800ebe8:	440a      	add	r2, r1
 800ebea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ebee:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ebf2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ebf4:	68bb      	ldr	r3, [r7, #8]
 800ebf6:	015a      	lsls	r2, r3, #5
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	4413      	add	r3, r2
 800ebfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	68ba      	ldr	r2, [r7, #8]
 800ec04:	0151      	lsls	r1, r2, #5
 800ec06:	68fa      	ldr	r2, [r7, #12]
 800ec08:	440a      	add	r2, r1
 800ec0a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ec0e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ec12:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ec1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ec1c:	683b      	ldr	r3, [r7, #0]
 800ec1e:	781b      	ldrb	r3, [r3, #0]
 800ec20:	f003 030f 	and.w	r3, r3, #15
 800ec24:	2101      	movs	r1, #1
 800ec26:	fa01 f303 	lsl.w	r3, r1, r3
 800ec2a:	041b      	lsls	r3, r3, #16
 800ec2c:	43db      	mvns	r3, r3
 800ec2e:	68f9      	ldr	r1, [r7, #12]
 800ec30:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ec34:	4013      	ands	r3, r2
 800ec36:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ec3e:	69da      	ldr	r2, [r3, #28]
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	781b      	ldrb	r3, [r3, #0]
 800ec44:	f003 030f 	and.w	r3, r3, #15
 800ec48:	2101      	movs	r1, #1
 800ec4a:	fa01 f303 	lsl.w	r3, r1, r3
 800ec4e:	041b      	lsls	r3, r3, #16
 800ec50:	43db      	mvns	r3, r3
 800ec52:	68f9      	ldr	r1, [r7, #12]
 800ec54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ec58:	4013      	ands	r3, r2
 800ec5a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ec5c:	68bb      	ldr	r3, [r7, #8]
 800ec5e:	015a      	lsls	r2, r3, #5
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	4413      	add	r3, r2
 800ec64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec68:	681a      	ldr	r2, [r3, #0]
 800ec6a:	68bb      	ldr	r3, [r7, #8]
 800ec6c:	0159      	lsls	r1, r3, #5
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	440b      	add	r3, r1
 800ec72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec76:	4619      	mov	r1, r3
 800ec78:	4b05      	ldr	r3, [pc, #20]	@ (800ec90 <USB_DeactivateEndpoint+0x1b4>)
 800ec7a:	4013      	ands	r3, r2
 800ec7c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ec7e:	2300      	movs	r3, #0
}
 800ec80:	4618      	mov	r0, r3
 800ec82:	3714      	adds	r7, #20
 800ec84:	46bd      	mov	sp, r7
 800ec86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8a:	4770      	bx	lr
 800ec8c:	ec337800 	.word	0xec337800
 800ec90:	eff37800 	.word	0xeff37800

0800ec94 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b08a      	sub	sp, #40	@ 0x28
 800ec98:	af02      	add	r7, sp, #8
 800ec9a:	60f8      	str	r0, [r7, #12]
 800ec9c:	60b9      	str	r1, [r7, #8]
 800ec9e:	4613      	mov	r3, r2
 800eca0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800eca6:	68bb      	ldr	r3, [r7, #8]
 800eca8:	781b      	ldrb	r3, [r3, #0]
 800ecaa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ecac:	68bb      	ldr	r3, [r7, #8]
 800ecae:	785b      	ldrb	r3, [r3, #1]
 800ecb0:	2b01      	cmp	r3, #1
 800ecb2:	f040 817f 	bne.w	800efb4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ecb6:	68bb      	ldr	r3, [r7, #8]
 800ecb8:	691b      	ldr	r3, [r3, #16]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d132      	bne.n	800ed24 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ecbe:	69bb      	ldr	r3, [r7, #24]
 800ecc0:	015a      	lsls	r2, r3, #5
 800ecc2:	69fb      	ldr	r3, [r7, #28]
 800ecc4:	4413      	add	r3, r2
 800ecc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ecca:	691b      	ldr	r3, [r3, #16]
 800eccc:	69ba      	ldr	r2, [r7, #24]
 800ecce:	0151      	lsls	r1, r2, #5
 800ecd0:	69fa      	ldr	r2, [r7, #28]
 800ecd2:	440a      	add	r2, r1
 800ecd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ecd8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ecdc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ece0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ece2:	69bb      	ldr	r3, [r7, #24]
 800ece4:	015a      	lsls	r2, r3, #5
 800ece6:	69fb      	ldr	r3, [r7, #28]
 800ece8:	4413      	add	r3, r2
 800ecea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ecee:	691b      	ldr	r3, [r3, #16]
 800ecf0:	69ba      	ldr	r2, [r7, #24]
 800ecf2:	0151      	lsls	r1, r2, #5
 800ecf4:	69fa      	ldr	r2, [r7, #28]
 800ecf6:	440a      	add	r2, r1
 800ecf8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ecfc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ed00:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ed02:	69bb      	ldr	r3, [r7, #24]
 800ed04:	015a      	lsls	r2, r3, #5
 800ed06:	69fb      	ldr	r3, [r7, #28]
 800ed08:	4413      	add	r3, r2
 800ed0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed0e:	691b      	ldr	r3, [r3, #16]
 800ed10:	69ba      	ldr	r2, [r7, #24]
 800ed12:	0151      	lsls	r1, r2, #5
 800ed14:	69fa      	ldr	r2, [r7, #28]
 800ed16:	440a      	add	r2, r1
 800ed18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed1c:	0cdb      	lsrs	r3, r3, #19
 800ed1e:	04db      	lsls	r3, r3, #19
 800ed20:	6113      	str	r3, [r2, #16]
 800ed22:	e097      	b.n	800ee54 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ed24:	69bb      	ldr	r3, [r7, #24]
 800ed26:	015a      	lsls	r2, r3, #5
 800ed28:	69fb      	ldr	r3, [r7, #28]
 800ed2a:	4413      	add	r3, r2
 800ed2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed30:	691b      	ldr	r3, [r3, #16]
 800ed32:	69ba      	ldr	r2, [r7, #24]
 800ed34:	0151      	lsls	r1, r2, #5
 800ed36:	69fa      	ldr	r2, [r7, #28]
 800ed38:	440a      	add	r2, r1
 800ed3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed3e:	0cdb      	lsrs	r3, r3, #19
 800ed40:	04db      	lsls	r3, r3, #19
 800ed42:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ed44:	69bb      	ldr	r3, [r7, #24]
 800ed46:	015a      	lsls	r2, r3, #5
 800ed48:	69fb      	ldr	r3, [r7, #28]
 800ed4a:	4413      	add	r3, r2
 800ed4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed50:	691b      	ldr	r3, [r3, #16]
 800ed52:	69ba      	ldr	r2, [r7, #24]
 800ed54:	0151      	lsls	r1, r2, #5
 800ed56:	69fa      	ldr	r2, [r7, #28]
 800ed58:	440a      	add	r2, r1
 800ed5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed5e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ed62:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ed66:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800ed68:	69bb      	ldr	r3, [r7, #24]
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d11a      	bne.n	800eda4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800ed6e:	68bb      	ldr	r3, [r7, #8]
 800ed70:	691a      	ldr	r2, [r3, #16]
 800ed72:	68bb      	ldr	r3, [r7, #8]
 800ed74:	689b      	ldr	r3, [r3, #8]
 800ed76:	429a      	cmp	r2, r3
 800ed78:	d903      	bls.n	800ed82 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800ed7a:	68bb      	ldr	r3, [r7, #8]
 800ed7c:	689a      	ldr	r2, [r3, #8]
 800ed7e:	68bb      	ldr	r3, [r7, #8]
 800ed80:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ed82:	69bb      	ldr	r3, [r7, #24]
 800ed84:	015a      	lsls	r2, r3, #5
 800ed86:	69fb      	ldr	r3, [r7, #28]
 800ed88:	4413      	add	r3, r2
 800ed8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed8e:	691b      	ldr	r3, [r3, #16]
 800ed90:	69ba      	ldr	r2, [r7, #24]
 800ed92:	0151      	lsls	r1, r2, #5
 800ed94:	69fa      	ldr	r2, [r7, #28]
 800ed96:	440a      	add	r2, r1
 800ed98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed9c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800eda0:	6113      	str	r3, [r2, #16]
 800eda2:	e044      	b.n	800ee2e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800eda4:	68bb      	ldr	r3, [r7, #8]
 800eda6:	691a      	ldr	r2, [r3, #16]
 800eda8:	68bb      	ldr	r3, [r7, #8]
 800edaa:	689b      	ldr	r3, [r3, #8]
 800edac:	4413      	add	r3, r2
 800edae:	1e5a      	subs	r2, r3, #1
 800edb0:	68bb      	ldr	r3, [r7, #8]
 800edb2:	689b      	ldr	r3, [r3, #8]
 800edb4:	fbb2 f3f3 	udiv	r3, r2, r3
 800edb8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800edba:	69bb      	ldr	r3, [r7, #24]
 800edbc:	015a      	lsls	r2, r3, #5
 800edbe:	69fb      	ldr	r3, [r7, #28]
 800edc0:	4413      	add	r3, r2
 800edc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800edc6:	691a      	ldr	r2, [r3, #16]
 800edc8:	8afb      	ldrh	r3, [r7, #22]
 800edca:	04d9      	lsls	r1, r3, #19
 800edcc:	4ba4      	ldr	r3, [pc, #656]	@ (800f060 <USB_EPStartXfer+0x3cc>)
 800edce:	400b      	ands	r3, r1
 800edd0:	69b9      	ldr	r1, [r7, #24]
 800edd2:	0148      	lsls	r0, r1, #5
 800edd4:	69f9      	ldr	r1, [r7, #28]
 800edd6:	4401      	add	r1, r0
 800edd8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800eddc:	4313      	orrs	r3, r2
 800edde:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800ede0:	68bb      	ldr	r3, [r7, #8]
 800ede2:	791b      	ldrb	r3, [r3, #4]
 800ede4:	2b01      	cmp	r3, #1
 800ede6:	d122      	bne.n	800ee2e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ede8:	69bb      	ldr	r3, [r7, #24]
 800edea:	015a      	lsls	r2, r3, #5
 800edec:	69fb      	ldr	r3, [r7, #28]
 800edee:	4413      	add	r3, r2
 800edf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800edf4:	691b      	ldr	r3, [r3, #16]
 800edf6:	69ba      	ldr	r2, [r7, #24]
 800edf8:	0151      	lsls	r1, r2, #5
 800edfa:	69fa      	ldr	r2, [r7, #28]
 800edfc:	440a      	add	r2, r1
 800edfe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ee02:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800ee06:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800ee08:	69bb      	ldr	r3, [r7, #24]
 800ee0a:	015a      	lsls	r2, r3, #5
 800ee0c:	69fb      	ldr	r3, [r7, #28]
 800ee0e:	4413      	add	r3, r2
 800ee10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee14:	691a      	ldr	r2, [r3, #16]
 800ee16:	8afb      	ldrh	r3, [r7, #22]
 800ee18:	075b      	lsls	r3, r3, #29
 800ee1a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800ee1e:	69b9      	ldr	r1, [r7, #24]
 800ee20:	0148      	lsls	r0, r1, #5
 800ee22:	69f9      	ldr	r1, [r7, #28]
 800ee24:	4401      	add	r1, r0
 800ee26:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ee2a:	4313      	orrs	r3, r2
 800ee2c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ee2e:	69bb      	ldr	r3, [r7, #24]
 800ee30:	015a      	lsls	r2, r3, #5
 800ee32:	69fb      	ldr	r3, [r7, #28]
 800ee34:	4413      	add	r3, r2
 800ee36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee3a:	691a      	ldr	r2, [r3, #16]
 800ee3c:	68bb      	ldr	r3, [r7, #8]
 800ee3e:	691b      	ldr	r3, [r3, #16]
 800ee40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ee44:	69b9      	ldr	r1, [r7, #24]
 800ee46:	0148      	lsls	r0, r1, #5
 800ee48:	69f9      	ldr	r1, [r7, #28]
 800ee4a:	4401      	add	r1, r0
 800ee4c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ee50:	4313      	orrs	r3, r2
 800ee52:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ee54:	79fb      	ldrb	r3, [r7, #7]
 800ee56:	2b01      	cmp	r3, #1
 800ee58:	d14b      	bne.n	800eef2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ee5a:	68bb      	ldr	r3, [r7, #8]
 800ee5c:	69db      	ldr	r3, [r3, #28]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d009      	beq.n	800ee76 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ee62:	69bb      	ldr	r3, [r7, #24]
 800ee64:	015a      	lsls	r2, r3, #5
 800ee66:	69fb      	ldr	r3, [r7, #28]
 800ee68:	4413      	add	r3, r2
 800ee6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee6e:	461a      	mov	r2, r3
 800ee70:	68bb      	ldr	r3, [r7, #8]
 800ee72:	69db      	ldr	r3, [r3, #28]
 800ee74:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ee76:	68bb      	ldr	r3, [r7, #8]
 800ee78:	791b      	ldrb	r3, [r3, #4]
 800ee7a:	2b01      	cmp	r3, #1
 800ee7c:	d128      	bne.n	800eed0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ee7e:	69fb      	ldr	r3, [r7, #28]
 800ee80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee84:	689b      	ldr	r3, [r3, #8]
 800ee86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d110      	bne.n	800eeb0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ee8e:	69bb      	ldr	r3, [r7, #24]
 800ee90:	015a      	lsls	r2, r3, #5
 800ee92:	69fb      	ldr	r3, [r7, #28]
 800ee94:	4413      	add	r3, r2
 800ee96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	69ba      	ldr	r2, [r7, #24]
 800ee9e:	0151      	lsls	r1, r2, #5
 800eea0:	69fa      	ldr	r2, [r7, #28]
 800eea2:	440a      	add	r2, r1
 800eea4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eea8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800eeac:	6013      	str	r3, [r2, #0]
 800eeae:	e00f      	b.n	800eed0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800eeb0:	69bb      	ldr	r3, [r7, #24]
 800eeb2:	015a      	lsls	r2, r3, #5
 800eeb4:	69fb      	ldr	r3, [r7, #28]
 800eeb6:	4413      	add	r3, r2
 800eeb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	69ba      	ldr	r2, [r7, #24]
 800eec0:	0151      	lsls	r1, r2, #5
 800eec2:	69fa      	ldr	r2, [r7, #28]
 800eec4:	440a      	add	r2, r1
 800eec6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eeca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800eece:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800eed0:	69bb      	ldr	r3, [r7, #24]
 800eed2:	015a      	lsls	r2, r3, #5
 800eed4:	69fb      	ldr	r3, [r7, #28]
 800eed6:	4413      	add	r3, r2
 800eed8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	69ba      	ldr	r2, [r7, #24]
 800eee0:	0151      	lsls	r1, r2, #5
 800eee2:	69fa      	ldr	r2, [r7, #28]
 800eee4:	440a      	add	r2, r1
 800eee6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eeea:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800eeee:	6013      	str	r3, [r2, #0]
 800eef0:	e166      	b.n	800f1c0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800eef2:	69bb      	ldr	r3, [r7, #24]
 800eef4:	015a      	lsls	r2, r3, #5
 800eef6:	69fb      	ldr	r3, [r7, #28]
 800eef8:	4413      	add	r3, r2
 800eefa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	69ba      	ldr	r2, [r7, #24]
 800ef02:	0151      	lsls	r1, r2, #5
 800ef04:	69fa      	ldr	r2, [r7, #28]
 800ef06:	440a      	add	r2, r1
 800ef08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ef0c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ef10:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ef12:	68bb      	ldr	r3, [r7, #8]
 800ef14:	791b      	ldrb	r3, [r3, #4]
 800ef16:	2b01      	cmp	r3, #1
 800ef18:	d015      	beq.n	800ef46 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ef1a:	68bb      	ldr	r3, [r7, #8]
 800ef1c:	691b      	ldr	r3, [r3, #16]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	f000 814e 	beq.w	800f1c0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ef24:	69fb      	ldr	r3, [r7, #28]
 800ef26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ef2c:	68bb      	ldr	r3, [r7, #8]
 800ef2e:	781b      	ldrb	r3, [r3, #0]
 800ef30:	f003 030f 	and.w	r3, r3, #15
 800ef34:	2101      	movs	r1, #1
 800ef36:	fa01 f303 	lsl.w	r3, r1, r3
 800ef3a:	69f9      	ldr	r1, [r7, #28]
 800ef3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ef40:	4313      	orrs	r3, r2
 800ef42:	634b      	str	r3, [r1, #52]	@ 0x34
 800ef44:	e13c      	b.n	800f1c0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ef46:	69fb      	ldr	r3, [r7, #28]
 800ef48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef4c:	689b      	ldr	r3, [r3, #8]
 800ef4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d110      	bne.n	800ef78 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ef56:	69bb      	ldr	r3, [r7, #24]
 800ef58:	015a      	lsls	r2, r3, #5
 800ef5a:	69fb      	ldr	r3, [r7, #28]
 800ef5c:	4413      	add	r3, r2
 800ef5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	69ba      	ldr	r2, [r7, #24]
 800ef66:	0151      	lsls	r1, r2, #5
 800ef68:	69fa      	ldr	r2, [r7, #28]
 800ef6a:	440a      	add	r2, r1
 800ef6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ef70:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ef74:	6013      	str	r3, [r2, #0]
 800ef76:	e00f      	b.n	800ef98 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ef78:	69bb      	ldr	r3, [r7, #24]
 800ef7a:	015a      	lsls	r2, r3, #5
 800ef7c:	69fb      	ldr	r3, [r7, #28]
 800ef7e:	4413      	add	r3, r2
 800ef80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	69ba      	ldr	r2, [r7, #24]
 800ef88:	0151      	lsls	r1, r2, #5
 800ef8a:	69fa      	ldr	r2, [r7, #28]
 800ef8c:	440a      	add	r2, r1
 800ef8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ef92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ef96:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ef98:	68bb      	ldr	r3, [r7, #8]
 800ef9a:	68d9      	ldr	r1, [r3, #12]
 800ef9c:	68bb      	ldr	r3, [r7, #8]
 800ef9e:	781a      	ldrb	r2, [r3, #0]
 800efa0:	68bb      	ldr	r3, [r7, #8]
 800efa2:	691b      	ldr	r3, [r3, #16]
 800efa4:	b298      	uxth	r0, r3
 800efa6:	79fb      	ldrb	r3, [r7, #7]
 800efa8:	9300      	str	r3, [sp, #0]
 800efaa:	4603      	mov	r3, r0
 800efac:	68f8      	ldr	r0, [r7, #12]
 800efae:	f000 f9b9 	bl	800f324 <USB_WritePacket>
 800efb2:	e105      	b.n	800f1c0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800efb4:	69bb      	ldr	r3, [r7, #24]
 800efb6:	015a      	lsls	r2, r3, #5
 800efb8:	69fb      	ldr	r3, [r7, #28]
 800efba:	4413      	add	r3, r2
 800efbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800efc0:	691b      	ldr	r3, [r3, #16]
 800efc2:	69ba      	ldr	r2, [r7, #24]
 800efc4:	0151      	lsls	r1, r2, #5
 800efc6:	69fa      	ldr	r2, [r7, #28]
 800efc8:	440a      	add	r2, r1
 800efca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800efce:	0cdb      	lsrs	r3, r3, #19
 800efd0:	04db      	lsls	r3, r3, #19
 800efd2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800efd4:	69bb      	ldr	r3, [r7, #24]
 800efd6:	015a      	lsls	r2, r3, #5
 800efd8:	69fb      	ldr	r3, [r7, #28]
 800efda:	4413      	add	r3, r2
 800efdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800efe0:	691b      	ldr	r3, [r3, #16]
 800efe2:	69ba      	ldr	r2, [r7, #24]
 800efe4:	0151      	lsls	r1, r2, #5
 800efe6:	69fa      	ldr	r2, [r7, #28]
 800efe8:	440a      	add	r2, r1
 800efea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800efee:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800eff2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800eff6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800eff8:	69bb      	ldr	r3, [r7, #24]
 800effa:	2b00      	cmp	r3, #0
 800effc:	d132      	bne.n	800f064 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800effe:	68bb      	ldr	r3, [r7, #8]
 800f000:	691b      	ldr	r3, [r3, #16]
 800f002:	2b00      	cmp	r3, #0
 800f004:	d003      	beq.n	800f00e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800f006:	68bb      	ldr	r3, [r7, #8]
 800f008:	689a      	ldr	r2, [r3, #8]
 800f00a:	68bb      	ldr	r3, [r7, #8]
 800f00c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800f00e:	68bb      	ldr	r3, [r7, #8]
 800f010:	689a      	ldr	r2, [r3, #8]
 800f012:	68bb      	ldr	r3, [r7, #8]
 800f014:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800f016:	69bb      	ldr	r3, [r7, #24]
 800f018:	015a      	lsls	r2, r3, #5
 800f01a:	69fb      	ldr	r3, [r7, #28]
 800f01c:	4413      	add	r3, r2
 800f01e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f022:	691a      	ldr	r2, [r3, #16]
 800f024:	68bb      	ldr	r3, [r7, #8]
 800f026:	6a1b      	ldr	r3, [r3, #32]
 800f028:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f02c:	69b9      	ldr	r1, [r7, #24]
 800f02e:	0148      	lsls	r0, r1, #5
 800f030:	69f9      	ldr	r1, [r7, #28]
 800f032:	4401      	add	r1, r0
 800f034:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f038:	4313      	orrs	r3, r2
 800f03a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f03c:	69bb      	ldr	r3, [r7, #24]
 800f03e:	015a      	lsls	r2, r3, #5
 800f040:	69fb      	ldr	r3, [r7, #28]
 800f042:	4413      	add	r3, r2
 800f044:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f048:	691b      	ldr	r3, [r3, #16]
 800f04a:	69ba      	ldr	r2, [r7, #24]
 800f04c:	0151      	lsls	r1, r2, #5
 800f04e:	69fa      	ldr	r2, [r7, #28]
 800f050:	440a      	add	r2, r1
 800f052:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f056:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f05a:	6113      	str	r3, [r2, #16]
 800f05c:	e062      	b.n	800f124 <USB_EPStartXfer+0x490>
 800f05e:	bf00      	nop
 800f060:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800f064:	68bb      	ldr	r3, [r7, #8]
 800f066:	691b      	ldr	r3, [r3, #16]
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d123      	bne.n	800f0b4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f06c:	69bb      	ldr	r3, [r7, #24]
 800f06e:	015a      	lsls	r2, r3, #5
 800f070:	69fb      	ldr	r3, [r7, #28]
 800f072:	4413      	add	r3, r2
 800f074:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f078:	691a      	ldr	r2, [r3, #16]
 800f07a:	68bb      	ldr	r3, [r7, #8]
 800f07c:	689b      	ldr	r3, [r3, #8]
 800f07e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f082:	69b9      	ldr	r1, [r7, #24]
 800f084:	0148      	lsls	r0, r1, #5
 800f086:	69f9      	ldr	r1, [r7, #28]
 800f088:	4401      	add	r1, r0
 800f08a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f08e:	4313      	orrs	r3, r2
 800f090:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f092:	69bb      	ldr	r3, [r7, #24]
 800f094:	015a      	lsls	r2, r3, #5
 800f096:	69fb      	ldr	r3, [r7, #28]
 800f098:	4413      	add	r3, r2
 800f09a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f09e:	691b      	ldr	r3, [r3, #16]
 800f0a0:	69ba      	ldr	r2, [r7, #24]
 800f0a2:	0151      	lsls	r1, r2, #5
 800f0a4:	69fa      	ldr	r2, [r7, #28]
 800f0a6:	440a      	add	r2, r1
 800f0a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f0ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f0b0:	6113      	str	r3, [r2, #16]
 800f0b2:	e037      	b.n	800f124 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f0b4:	68bb      	ldr	r3, [r7, #8]
 800f0b6:	691a      	ldr	r2, [r3, #16]
 800f0b8:	68bb      	ldr	r3, [r7, #8]
 800f0ba:	689b      	ldr	r3, [r3, #8]
 800f0bc:	4413      	add	r3, r2
 800f0be:	1e5a      	subs	r2, r3, #1
 800f0c0:	68bb      	ldr	r3, [r7, #8]
 800f0c2:	689b      	ldr	r3, [r3, #8]
 800f0c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800f0c8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800f0ca:	68bb      	ldr	r3, [r7, #8]
 800f0cc:	689b      	ldr	r3, [r3, #8]
 800f0ce:	8afa      	ldrh	r2, [r7, #22]
 800f0d0:	fb03 f202 	mul.w	r2, r3, r2
 800f0d4:	68bb      	ldr	r3, [r7, #8]
 800f0d6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f0d8:	69bb      	ldr	r3, [r7, #24]
 800f0da:	015a      	lsls	r2, r3, #5
 800f0dc:	69fb      	ldr	r3, [r7, #28]
 800f0de:	4413      	add	r3, r2
 800f0e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f0e4:	691a      	ldr	r2, [r3, #16]
 800f0e6:	8afb      	ldrh	r3, [r7, #22]
 800f0e8:	04d9      	lsls	r1, r3, #19
 800f0ea:	4b38      	ldr	r3, [pc, #224]	@ (800f1cc <USB_EPStartXfer+0x538>)
 800f0ec:	400b      	ands	r3, r1
 800f0ee:	69b9      	ldr	r1, [r7, #24]
 800f0f0:	0148      	lsls	r0, r1, #5
 800f0f2:	69f9      	ldr	r1, [r7, #28]
 800f0f4:	4401      	add	r1, r0
 800f0f6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f0fa:	4313      	orrs	r3, r2
 800f0fc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800f0fe:	69bb      	ldr	r3, [r7, #24]
 800f100:	015a      	lsls	r2, r3, #5
 800f102:	69fb      	ldr	r3, [r7, #28]
 800f104:	4413      	add	r3, r2
 800f106:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f10a:	691a      	ldr	r2, [r3, #16]
 800f10c:	68bb      	ldr	r3, [r7, #8]
 800f10e:	6a1b      	ldr	r3, [r3, #32]
 800f110:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f114:	69b9      	ldr	r1, [r7, #24]
 800f116:	0148      	lsls	r0, r1, #5
 800f118:	69f9      	ldr	r1, [r7, #28]
 800f11a:	4401      	add	r1, r0
 800f11c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f120:	4313      	orrs	r3, r2
 800f122:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800f124:	79fb      	ldrb	r3, [r7, #7]
 800f126:	2b01      	cmp	r3, #1
 800f128:	d10d      	bne.n	800f146 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800f12a:	68bb      	ldr	r3, [r7, #8]
 800f12c:	68db      	ldr	r3, [r3, #12]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d009      	beq.n	800f146 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f132:	68bb      	ldr	r3, [r7, #8]
 800f134:	68d9      	ldr	r1, [r3, #12]
 800f136:	69bb      	ldr	r3, [r7, #24]
 800f138:	015a      	lsls	r2, r3, #5
 800f13a:	69fb      	ldr	r3, [r7, #28]
 800f13c:	4413      	add	r3, r2
 800f13e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f142:	460a      	mov	r2, r1
 800f144:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800f146:	68bb      	ldr	r3, [r7, #8]
 800f148:	791b      	ldrb	r3, [r3, #4]
 800f14a:	2b01      	cmp	r3, #1
 800f14c:	d128      	bne.n	800f1a0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f14e:	69fb      	ldr	r3, [r7, #28]
 800f150:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f154:	689b      	ldr	r3, [r3, #8]
 800f156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d110      	bne.n	800f180 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f15e:	69bb      	ldr	r3, [r7, #24]
 800f160:	015a      	lsls	r2, r3, #5
 800f162:	69fb      	ldr	r3, [r7, #28]
 800f164:	4413      	add	r3, r2
 800f166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	69ba      	ldr	r2, [r7, #24]
 800f16e:	0151      	lsls	r1, r2, #5
 800f170:	69fa      	ldr	r2, [r7, #28]
 800f172:	440a      	add	r2, r1
 800f174:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f178:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f17c:	6013      	str	r3, [r2, #0]
 800f17e:	e00f      	b.n	800f1a0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f180:	69bb      	ldr	r3, [r7, #24]
 800f182:	015a      	lsls	r2, r3, #5
 800f184:	69fb      	ldr	r3, [r7, #28]
 800f186:	4413      	add	r3, r2
 800f188:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	69ba      	ldr	r2, [r7, #24]
 800f190:	0151      	lsls	r1, r2, #5
 800f192:	69fa      	ldr	r2, [r7, #28]
 800f194:	440a      	add	r2, r1
 800f196:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f19a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f19e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f1a0:	69bb      	ldr	r3, [r7, #24]
 800f1a2:	015a      	lsls	r2, r3, #5
 800f1a4:	69fb      	ldr	r3, [r7, #28]
 800f1a6:	4413      	add	r3, r2
 800f1a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	69ba      	ldr	r2, [r7, #24]
 800f1b0:	0151      	lsls	r1, r2, #5
 800f1b2:	69fa      	ldr	r2, [r7, #28]
 800f1b4:	440a      	add	r2, r1
 800f1b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f1ba:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800f1be:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f1c0:	2300      	movs	r3, #0
}
 800f1c2:	4618      	mov	r0, r3
 800f1c4:	3720      	adds	r7, #32
 800f1c6:	46bd      	mov	sp, r7
 800f1c8:	bd80      	pop	{r7, pc}
 800f1ca:	bf00      	nop
 800f1cc:	1ff80000 	.word	0x1ff80000

0800f1d0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f1d0:	b480      	push	{r7}
 800f1d2:	b087      	sub	sp, #28
 800f1d4:	af00      	add	r7, sp, #0
 800f1d6:	6078      	str	r0, [r7, #4]
 800f1d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f1da:	2300      	movs	r3, #0
 800f1dc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800f1de:	2300      	movs	r3, #0
 800f1e0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f1e6:	683b      	ldr	r3, [r7, #0]
 800f1e8:	785b      	ldrb	r3, [r3, #1]
 800f1ea:	2b01      	cmp	r3, #1
 800f1ec:	d14a      	bne.n	800f284 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f1ee:	683b      	ldr	r3, [r7, #0]
 800f1f0:	781b      	ldrb	r3, [r3, #0]
 800f1f2:	015a      	lsls	r2, r3, #5
 800f1f4:	693b      	ldr	r3, [r7, #16]
 800f1f6:	4413      	add	r3, r2
 800f1f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f202:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f206:	f040 8086 	bne.w	800f316 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800f20a:	683b      	ldr	r3, [r7, #0]
 800f20c:	781b      	ldrb	r3, [r3, #0]
 800f20e:	015a      	lsls	r2, r3, #5
 800f210:	693b      	ldr	r3, [r7, #16]
 800f212:	4413      	add	r3, r2
 800f214:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	683a      	ldr	r2, [r7, #0]
 800f21c:	7812      	ldrb	r2, [r2, #0]
 800f21e:	0151      	lsls	r1, r2, #5
 800f220:	693a      	ldr	r2, [r7, #16]
 800f222:	440a      	add	r2, r1
 800f224:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f228:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f22c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800f22e:	683b      	ldr	r3, [r7, #0]
 800f230:	781b      	ldrb	r3, [r3, #0]
 800f232:	015a      	lsls	r2, r3, #5
 800f234:	693b      	ldr	r3, [r7, #16]
 800f236:	4413      	add	r3, r2
 800f238:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	683a      	ldr	r2, [r7, #0]
 800f240:	7812      	ldrb	r2, [r2, #0]
 800f242:	0151      	lsls	r1, r2, #5
 800f244:	693a      	ldr	r2, [r7, #16]
 800f246:	440a      	add	r2, r1
 800f248:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f24c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f250:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	3301      	adds	r3, #1
 800f256:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800f25e:	4293      	cmp	r3, r2
 800f260:	d902      	bls.n	800f268 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800f262:	2301      	movs	r3, #1
 800f264:	75fb      	strb	r3, [r7, #23]
          break;
 800f266:	e056      	b.n	800f316 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800f268:	683b      	ldr	r3, [r7, #0]
 800f26a:	781b      	ldrb	r3, [r3, #0]
 800f26c:	015a      	lsls	r2, r3, #5
 800f26e:	693b      	ldr	r3, [r7, #16]
 800f270:	4413      	add	r3, r2
 800f272:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f27c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f280:	d0e7      	beq.n	800f252 <USB_EPStopXfer+0x82>
 800f282:	e048      	b.n	800f316 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f284:	683b      	ldr	r3, [r7, #0]
 800f286:	781b      	ldrb	r3, [r3, #0]
 800f288:	015a      	lsls	r2, r3, #5
 800f28a:	693b      	ldr	r3, [r7, #16]
 800f28c:	4413      	add	r3, r2
 800f28e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f298:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f29c:	d13b      	bne.n	800f316 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	781b      	ldrb	r3, [r3, #0]
 800f2a2:	015a      	lsls	r2, r3, #5
 800f2a4:	693b      	ldr	r3, [r7, #16]
 800f2a6:	4413      	add	r3, r2
 800f2a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	683a      	ldr	r2, [r7, #0]
 800f2b0:	7812      	ldrb	r2, [r2, #0]
 800f2b2:	0151      	lsls	r1, r2, #5
 800f2b4:	693a      	ldr	r2, [r7, #16]
 800f2b6:	440a      	add	r2, r1
 800f2b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f2bc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f2c0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800f2c2:	683b      	ldr	r3, [r7, #0]
 800f2c4:	781b      	ldrb	r3, [r3, #0]
 800f2c6:	015a      	lsls	r2, r3, #5
 800f2c8:	693b      	ldr	r3, [r7, #16]
 800f2ca:	4413      	add	r3, r2
 800f2cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	683a      	ldr	r2, [r7, #0]
 800f2d4:	7812      	ldrb	r2, [r2, #0]
 800f2d6:	0151      	lsls	r1, r2, #5
 800f2d8:	693a      	ldr	r2, [r7, #16]
 800f2da:	440a      	add	r2, r1
 800f2dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f2e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f2e4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	3301      	adds	r3, #1
 800f2ea:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	f242 7210 	movw	r2, #10000	@ 0x2710
 800f2f2:	4293      	cmp	r3, r2
 800f2f4:	d902      	bls.n	800f2fc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800f2f6:	2301      	movs	r3, #1
 800f2f8:	75fb      	strb	r3, [r7, #23]
          break;
 800f2fa:	e00c      	b.n	800f316 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800f2fc:	683b      	ldr	r3, [r7, #0]
 800f2fe:	781b      	ldrb	r3, [r3, #0]
 800f300:	015a      	lsls	r2, r3, #5
 800f302:	693b      	ldr	r3, [r7, #16]
 800f304:	4413      	add	r3, r2
 800f306:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f310:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f314:	d0e7      	beq.n	800f2e6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800f316:	7dfb      	ldrb	r3, [r7, #23]
}
 800f318:	4618      	mov	r0, r3
 800f31a:	371c      	adds	r7, #28
 800f31c:	46bd      	mov	sp, r7
 800f31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f322:	4770      	bx	lr

0800f324 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800f324:	b480      	push	{r7}
 800f326:	b089      	sub	sp, #36	@ 0x24
 800f328:	af00      	add	r7, sp, #0
 800f32a:	60f8      	str	r0, [r7, #12]
 800f32c:	60b9      	str	r1, [r7, #8]
 800f32e:	4611      	mov	r1, r2
 800f330:	461a      	mov	r2, r3
 800f332:	460b      	mov	r3, r1
 800f334:	71fb      	strb	r3, [r7, #7]
 800f336:	4613      	mov	r3, r2
 800f338:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800f33e:	68bb      	ldr	r3, [r7, #8]
 800f340:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800f342:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f346:	2b00      	cmp	r3, #0
 800f348:	d123      	bne.n	800f392 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800f34a:	88bb      	ldrh	r3, [r7, #4]
 800f34c:	3303      	adds	r3, #3
 800f34e:	089b      	lsrs	r3, r3, #2
 800f350:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800f352:	2300      	movs	r3, #0
 800f354:	61bb      	str	r3, [r7, #24]
 800f356:	e018      	b.n	800f38a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f358:	79fb      	ldrb	r3, [r7, #7]
 800f35a:	031a      	lsls	r2, r3, #12
 800f35c:	697b      	ldr	r3, [r7, #20]
 800f35e:	4413      	add	r3, r2
 800f360:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f364:	461a      	mov	r2, r3
 800f366:	69fb      	ldr	r3, [r7, #28]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800f36c:	69fb      	ldr	r3, [r7, #28]
 800f36e:	3301      	adds	r3, #1
 800f370:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f372:	69fb      	ldr	r3, [r7, #28]
 800f374:	3301      	adds	r3, #1
 800f376:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f378:	69fb      	ldr	r3, [r7, #28]
 800f37a:	3301      	adds	r3, #1
 800f37c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f37e:	69fb      	ldr	r3, [r7, #28]
 800f380:	3301      	adds	r3, #1
 800f382:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800f384:	69bb      	ldr	r3, [r7, #24]
 800f386:	3301      	adds	r3, #1
 800f388:	61bb      	str	r3, [r7, #24]
 800f38a:	69ba      	ldr	r2, [r7, #24]
 800f38c:	693b      	ldr	r3, [r7, #16]
 800f38e:	429a      	cmp	r2, r3
 800f390:	d3e2      	bcc.n	800f358 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800f392:	2300      	movs	r3, #0
}
 800f394:	4618      	mov	r0, r3
 800f396:	3724      	adds	r7, #36	@ 0x24
 800f398:	46bd      	mov	sp, r7
 800f39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f39e:	4770      	bx	lr

0800f3a0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800f3a0:	b480      	push	{r7}
 800f3a2:	b08b      	sub	sp, #44	@ 0x2c
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	60f8      	str	r0, [r7, #12]
 800f3a8:	60b9      	str	r1, [r7, #8]
 800f3aa:	4613      	mov	r3, r2
 800f3ac:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800f3b2:	68bb      	ldr	r3, [r7, #8]
 800f3b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800f3b6:	88fb      	ldrh	r3, [r7, #6]
 800f3b8:	089b      	lsrs	r3, r3, #2
 800f3ba:	b29b      	uxth	r3, r3
 800f3bc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800f3be:	88fb      	ldrh	r3, [r7, #6]
 800f3c0:	f003 0303 	and.w	r3, r3, #3
 800f3c4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800f3c6:	2300      	movs	r3, #0
 800f3c8:	623b      	str	r3, [r7, #32]
 800f3ca:	e014      	b.n	800f3f6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800f3cc:	69bb      	ldr	r3, [r7, #24]
 800f3ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f3d2:	681a      	ldr	r2, [r3, #0]
 800f3d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3d6:	601a      	str	r2, [r3, #0]
    pDest++;
 800f3d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3da:	3301      	adds	r3, #1
 800f3dc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3e0:	3301      	adds	r3, #1
 800f3e2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f3e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3e6:	3301      	adds	r3, #1
 800f3e8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3ec:	3301      	adds	r3, #1
 800f3ee:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800f3f0:	6a3b      	ldr	r3, [r7, #32]
 800f3f2:	3301      	adds	r3, #1
 800f3f4:	623b      	str	r3, [r7, #32]
 800f3f6:	6a3a      	ldr	r2, [r7, #32]
 800f3f8:	697b      	ldr	r3, [r7, #20]
 800f3fa:	429a      	cmp	r2, r3
 800f3fc:	d3e6      	bcc.n	800f3cc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800f3fe:	8bfb      	ldrh	r3, [r7, #30]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d01e      	beq.n	800f442 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800f404:	2300      	movs	r3, #0
 800f406:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800f408:	69bb      	ldr	r3, [r7, #24]
 800f40a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f40e:	461a      	mov	r2, r3
 800f410:	f107 0310 	add.w	r3, r7, #16
 800f414:	6812      	ldr	r2, [r2, #0]
 800f416:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800f418:	693a      	ldr	r2, [r7, #16]
 800f41a:	6a3b      	ldr	r3, [r7, #32]
 800f41c:	b2db      	uxtb	r3, r3
 800f41e:	00db      	lsls	r3, r3, #3
 800f420:	fa22 f303 	lsr.w	r3, r2, r3
 800f424:	b2da      	uxtb	r2, r3
 800f426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f428:	701a      	strb	r2, [r3, #0]
      i++;
 800f42a:	6a3b      	ldr	r3, [r7, #32]
 800f42c:	3301      	adds	r3, #1
 800f42e:	623b      	str	r3, [r7, #32]
      pDest++;
 800f430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f432:	3301      	adds	r3, #1
 800f434:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800f436:	8bfb      	ldrh	r3, [r7, #30]
 800f438:	3b01      	subs	r3, #1
 800f43a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800f43c:	8bfb      	ldrh	r3, [r7, #30]
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d1ea      	bne.n	800f418 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800f442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f444:	4618      	mov	r0, r3
 800f446:	372c      	adds	r7, #44	@ 0x2c
 800f448:	46bd      	mov	sp, r7
 800f44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f44e:	4770      	bx	lr

0800f450 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f450:	b480      	push	{r7}
 800f452:	b085      	sub	sp, #20
 800f454:	af00      	add	r7, sp, #0
 800f456:	6078      	str	r0, [r7, #4]
 800f458:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f45e:	683b      	ldr	r3, [r7, #0]
 800f460:	781b      	ldrb	r3, [r3, #0]
 800f462:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f464:	683b      	ldr	r3, [r7, #0]
 800f466:	785b      	ldrb	r3, [r3, #1]
 800f468:	2b01      	cmp	r3, #1
 800f46a:	d12c      	bne.n	800f4c6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f46c:	68bb      	ldr	r3, [r7, #8]
 800f46e:	015a      	lsls	r2, r3, #5
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	4413      	add	r3, r2
 800f474:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	db12      	blt.n	800f4a4 <USB_EPSetStall+0x54>
 800f47e:	68bb      	ldr	r3, [r7, #8]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d00f      	beq.n	800f4a4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800f484:	68bb      	ldr	r3, [r7, #8]
 800f486:	015a      	lsls	r2, r3, #5
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	4413      	add	r3, r2
 800f48c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	68ba      	ldr	r2, [r7, #8]
 800f494:	0151      	lsls	r1, r2, #5
 800f496:	68fa      	ldr	r2, [r7, #12]
 800f498:	440a      	add	r2, r1
 800f49a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f49e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f4a2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f4a4:	68bb      	ldr	r3, [r7, #8]
 800f4a6:	015a      	lsls	r2, r3, #5
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	4413      	add	r3, r2
 800f4ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	68ba      	ldr	r2, [r7, #8]
 800f4b4:	0151      	lsls	r1, r2, #5
 800f4b6:	68fa      	ldr	r2, [r7, #12]
 800f4b8:	440a      	add	r2, r1
 800f4ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f4be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f4c2:	6013      	str	r3, [r2, #0]
 800f4c4:	e02b      	b.n	800f51e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f4c6:	68bb      	ldr	r3, [r7, #8]
 800f4c8:	015a      	lsls	r2, r3, #5
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	4413      	add	r3, r2
 800f4ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	db12      	blt.n	800f4fe <USB_EPSetStall+0xae>
 800f4d8:	68bb      	ldr	r3, [r7, #8]
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d00f      	beq.n	800f4fe <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800f4de:	68bb      	ldr	r3, [r7, #8]
 800f4e0:	015a      	lsls	r2, r3, #5
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	4413      	add	r3, r2
 800f4e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	68ba      	ldr	r2, [r7, #8]
 800f4ee:	0151      	lsls	r1, r2, #5
 800f4f0:	68fa      	ldr	r2, [r7, #12]
 800f4f2:	440a      	add	r2, r1
 800f4f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f4f8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f4fc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f4fe:	68bb      	ldr	r3, [r7, #8]
 800f500:	015a      	lsls	r2, r3, #5
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	4413      	add	r3, r2
 800f506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	68ba      	ldr	r2, [r7, #8]
 800f50e:	0151      	lsls	r1, r2, #5
 800f510:	68fa      	ldr	r2, [r7, #12]
 800f512:	440a      	add	r2, r1
 800f514:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f518:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f51c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f51e:	2300      	movs	r3, #0
}
 800f520:	4618      	mov	r0, r3
 800f522:	3714      	adds	r7, #20
 800f524:	46bd      	mov	sp, r7
 800f526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f52a:	4770      	bx	lr

0800f52c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f52c:	b480      	push	{r7}
 800f52e:	b085      	sub	sp, #20
 800f530:	af00      	add	r7, sp, #0
 800f532:	6078      	str	r0, [r7, #4]
 800f534:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f53a:	683b      	ldr	r3, [r7, #0]
 800f53c:	781b      	ldrb	r3, [r3, #0]
 800f53e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f540:	683b      	ldr	r3, [r7, #0]
 800f542:	785b      	ldrb	r3, [r3, #1]
 800f544:	2b01      	cmp	r3, #1
 800f546:	d128      	bne.n	800f59a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f548:	68bb      	ldr	r3, [r7, #8]
 800f54a:	015a      	lsls	r2, r3, #5
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	4413      	add	r3, r2
 800f550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	68ba      	ldr	r2, [r7, #8]
 800f558:	0151      	lsls	r1, r2, #5
 800f55a:	68fa      	ldr	r2, [r7, #12]
 800f55c:	440a      	add	r2, r1
 800f55e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f562:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f566:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f568:	683b      	ldr	r3, [r7, #0]
 800f56a:	791b      	ldrb	r3, [r3, #4]
 800f56c:	2b03      	cmp	r3, #3
 800f56e:	d003      	beq.n	800f578 <USB_EPClearStall+0x4c>
 800f570:	683b      	ldr	r3, [r7, #0]
 800f572:	791b      	ldrb	r3, [r3, #4]
 800f574:	2b02      	cmp	r3, #2
 800f576:	d138      	bne.n	800f5ea <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f578:	68bb      	ldr	r3, [r7, #8]
 800f57a:	015a      	lsls	r2, r3, #5
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	4413      	add	r3, r2
 800f580:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	68ba      	ldr	r2, [r7, #8]
 800f588:	0151      	lsls	r1, r2, #5
 800f58a:	68fa      	ldr	r2, [r7, #12]
 800f58c:	440a      	add	r2, r1
 800f58e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f592:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f596:	6013      	str	r3, [r2, #0]
 800f598:	e027      	b.n	800f5ea <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f59a:	68bb      	ldr	r3, [r7, #8]
 800f59c:	015a      	lsls	r2, r3, #5
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	4413      	add	r3, r2
 800f5a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	68ba      	ldr	r2, [r7, #8]
 800f5aa:	0151      	lsls	r1, r2, #5
 800f5ac:	68fa      	ldr	r2, [r7, #12]
 800f5ae:	440a      	add	r2, r1
 800f5b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f5b4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f5b8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f5ba:	683b      	ldr	r3, [r7, #0]
 800f5bc:	791b      	ldrb	r3, [r3, #4]
 800f5be:	2b03      	cmp	r3, #3
 800f5c0:	d003      	beq.n	800f5ca <USB_EPClearStall+0x9e>
 800f5c2:	683b      	ldr	r3, [r7, #0]
 800f5c4:	791b      	ldrb	r3, [r3, #4]
 800f5c6:	2b02      	cmp	r3, #2
 800f5c8:	d10f      	bne.n	800f5ea <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f5ca:	68bb      	ldr	r3, [r7, #8]
 800f5cc:	015a      	lsls	r2, r3, #5
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	4413      	add	r3, r2
 800f5d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	68ba      	ldr	r2, [r7, #8]
 800f5da:	0151      	lsls	r1, r2, #5
 800f5dc:	68fa      	ldr	r2, [r7, #12]
 800f5de:	440a      	add	r2, r1
 800f5e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f5e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f5e8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800f5ea:	2300      	movs	r3, #0
}
 800f5ec:	4618      	mov	r0, r3
 800f5ee:	3714      	adds	r7, #20
 800f5f0:	46bd      	mov	sp, r7
 800f5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f6:	4770      	bx	lr

0800f5f8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800f5f8:	b480      	push	{r7}
 800f5fa:	b085      	sub	sp, #20
 800f5fc:	af00      	add	r7, sp, #0
 800f5fe:	6078      	str	r0, [r7, #4]
 800f600:	460b      	mov	r3, r1
 800f602:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	68fa      	ldr	r2, [r7, #12]
 800f612:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f616:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800f61a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f622:	681a      	ldr	r2, [r3, #0]
 800f624:	78fb      	ldrb	r3, [r7, #3]
 800f626:	011b      	lsls	r3, r3, #4
 800f628:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800f62c:	68f9      	ldr	r1, [r7, #12]
 800f62e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f632:	4313      	orrs	r3, r2
 800f634:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800f636:	2300      	movs	r3, #0
}
 800f638:	4618      	mov	r0, r3
 800f63a:	3714      	adds	r7, #20
 800f63c:	46bd      	mov	sp, r7
 800f63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f642:	4770      	bx	lr

0800f644 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800f644:	b480      	push	{r7}
 800f646:	b085      	sub	sp, #20
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f650:	68fb      	ldr	r3, [r7, #12]
 800f652:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	68fa      	ldr	r2, [r7, #12]
 800f65a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f65e:	f023 0303 	bic.w	r3, r3, #3
 800f662:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f66a:	685b      	ldr	r3, [r3, #4]
 800f66c:	68fa      	ldr	r2, [r7, #12]
 800f66e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f672:	f023 0302 	bic.w	r3, r3, #2
 800f676:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f678:	2300      	movs	r3, #0
}
 800f67a:	4618      	mov	r0, r3
 800f67c:	3714      	adds	r7, #20
 800f67e:	46bd      	mov	sp, r7
 800f680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f684:	4770      	bx	lr

0800f686 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800f686:	b480      	push	{r7}
 800f688:	b085      	sub	sp, #20
 800f68a:	af00      	add	r7, sp, #0
 800f68c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	68fa      	ldr	r2, [r7, #12]
 800f69c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f6a0:	f023 0303 	bic.w	r3, r3, #3
 800f6a4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f6ac:	685b      	ldr	r3, [r3, #4]
 800f6ae:	68fa      	ldr	r2, [r7, #12]
 800f6b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f6b4:	f043 0302 	orr.w	r3, r3, #2
 800f6b8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f6ba:	2300      	movs	r3, #0
}
 800f6bc:	4618      	mov	r0, r3
 800f6be:	3714      	adds	r7, #20
 800f6c0:	46bd      	mov	sp, r7
 800f6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6c6:	4770      	bx	lr

0800f6c8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800f6c8:	b480      	push	{r7}
 800f6ca:	b085      	sub	sp, #20
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	695b      	ldr	r3, [r3, #20]
 800f6d4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	699b      	ldr	r3, [r3, #24]
 800f6da:	68fa      	ldr	r2, [r7, #12]
 800f6dc:	4013      	ands	r3, r2
 800f6de:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800f6e0:	68fb      	ldr	r3, [r7, #12]
}
 800f6e2:	4618      	mov	r0, r3
 800f6e4:	3714      	adds	r7, #20
 800f6e6:	46bd      	mov	sp, r7
 800f6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ec:	4770      	bx	lr

0800f6ee <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800f6ee:	b480      	push	{r7}
 800f6f0:	b085      	sub	sp, #20
 800f6f2:	af00      	add	r7, sp, #0
 800f6f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f700:	699b      	ldr	r3, [r3, #24]
 800f702:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f70a:	69db      	ldr	r3, [r3, #28]
 800f70c:	68ba      	ldr	r2, [r7, #8]
 800f70e:	4013      	ands	r3, r2
 800f710:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800f712:	68bb      	ldr	r3, [r7, #8]
 800f714:	0c1b      	lsrs	r3, r3, #16
}
 800f716:	4618      	mov	r0, r3
 800f718:	3714      	adds	r7, #20
 800f71a:	46bd      	mov	sp, r7
 800f71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f720:	4770      	bx	lr

0800f722 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800f722:	b480      	push	{r7}
 800f724:	b085      	sub	sp, #20
 800f726:	af00      	add	r7, sp, #0
 800f728:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f734:	699b      	ldr	r3, [r3, #24]
 800f736:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f73e:	69db      	ldr	r3, [r3, #28]
 800f740:	68ba      	ldr	r2, [r7, #8]
 800f742:	4013      	ands	r3, r2
 800f744:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800f746:	68bb      	ldr	r3, [r7, #8]
 800f748:	b29b      	uxth	r3, r3
}
 800f74a:	4618      	mov	r0, r3
 800f74c:	3714      	adds	r7, #20
 800f74e:	46bd      	mov	sp, r7
 800f750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f754:	4770      	bx	lr

0800f756 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f756:	b480      	push	{r7}
 800f758:	b085      	sub	sp, #20
 800f75a:	af00      	add	r7, sp, #0
 800f75c:	6078      	str	r0, [r7, #4]
 800f75e:	460b      	mov	r3, r1
 800f760:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800f766:	78fb      	ldrb	r3, [r7, #3]
 800f768:	015a      	lsls	r2, r3, #5
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	4413      	add	r3, r2
 800f76e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f772:	689b      	ldr	r3, [r3, #8]
 800f774:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f77c:	695b      	ldr	r3, [r3, #20]
 800f77e:	68ba      	ldr	r2, [r7, #8]
 800f780:	4013      	ands	r3, r2
 800f782:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f784:	68bb      	ldr	r3, [r7, #8]
}
 800f786:	4618      	mov	r0, r3
 800f788:	3714      	adds	r7, #20
 800f78a:	46bd      	mov	sp, r7
 800f78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f790:	4770      	bx	lr

0800f792 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f792:	b480      	push	{r7}
 800f794:	b087      	sub	sp, #28
 800f796:	af00      	add	r7, sp, #0
 800f798:	6078      	str	r0, [r7, #4]
 800f79a:	460b      	mov	r3, r1
 800f79c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800f7a2:	697b      	ldr	r3, [r7, #20]
 800f7a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f7a8:	691b      	ldr	r3, [r3, #16]
 800f7aa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800f7ac:	697b      	ldr	r3, [r7, #20]
 800f7ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f7b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f7b4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f7b6:	78fb      	ldrb	r3, [r7, #3]
 800f7b8:	f003 030f 	and.w	r3, r3, #15
 800f7bc:	68fa      	ldr	r2, [r7, #12]
 800f7be:	fa22 f303 	lsr.w	r3, r2, r3
 800f7c2:	01db      	lsls	r3, r3, #7
 800f7c4:	b2db      	uxtb	r3, r3
 800f7c6:	693a      	ldr	r2, [r7, #16]
 800f7c8:	4313      	orrs	r3, r2
 800f7ca:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f7cc:	78fb      	ldrb	r3, [r7, #3]
 800f7ce:	015a      	lsls	r2, r3, #5
 800f7d0:	697b      	ldr	r3, [r7, #20]
 800f7d2:	4413      	add	r3, r2
 800f7d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f7d8:	689b      	ldr	r3, [r3, #8]
 800f7da:	693a      	ldr	r2, [r7, #16]
 800f7dc:	4013      	ands	r3, r2
 800f7de:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f7e0:	68bb      	ldr	r3, [r7, #8]
}
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	371c      	adds	r7, #28
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ec:	4770      	bx	lr

0800f7ee <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800f7ee:	b480      	push	{r7}
 800f7f0:	b083      	sub	sp, #12
 800f7f2:	af00      	add	r7, sp, #0
 800f7f4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	695b      	ldr	r3, [r3, #20]
 800f7fa:	f003 0301 	and.w	r3, r3, #1
}
 800f7fe:	4618      	mov	r0, r3
 800f800:	370c      	adds	r7, #12
 800f802:	46bd      	mov	sp, r7
 800f804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f808:	4770      	bx	lr

0800f80a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800f80a:	b480      	push	{r7}
 800f80c:	b085      	sub	sp, #20
 800f80e:	af00      	add	r7, sp, #0
 800f810:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	68fa      	ldr	r2, [r7, #12]
 800f820:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f824:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800f828:	f023 0307 	bic.w	r3, r3, #7
 800f82c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f834:	685b      	ldr	r3, [r3, #4]
 800f836:	68fa      	ldr	r2, [r7, #12]
 800f838:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f83c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f840:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f842:	2300      	movs	r3, #0
}
 800f844:	4618      	mov	r0, r3
 800f846:	3714      	adds	r7, #20
 800f848:	46bd      	mov	sp, r7
 800f84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f84e:	4770      	bx	lr

0800f850 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800f850:	b480      	push	{r7}
 800f852:	b087      	sub	sp, #28
 800f854:	af00      	add	r7, sp, #0
 800f856:	60f8      	str	r0, [r7, #12]
 800f858:	460b      	mov	r3, r1
 800f85a:	607a      	str	r2, [r7, #4]
 800f85c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	333c      	adds	r3, #60	@ 0x3c
 800f866:	3304      	adds	r3, #4
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800f86c:	693b      	ldr	r3, [r7, #16]
 800f86e:	4a26      	ldr	r2, [pc, #152]	@ (800f908 <USB_EP0_OutStart+0xb8>)
 800f870:	4293      	cmp	r3, r2
 800f872:	d90a      	bls.n	800f88a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f874:	697b      	ldr	r3, [r7, #20]
 800f876:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f880:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f884:	d101      	bne.n	800f88a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800f886:	2300      	movs	r3, #0
 800f888:	e037      	b.n	800f8fa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800f88a:	697b      	ldr	r3, [r7, #20]
 800f88c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f890:	461a      	mov	r2, r3
 800f892:	2300      	movs	r3, #0
 800f894:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f896:	697b      	ldr	r3, [r7, #20]
 800f898:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f89c:	691b      	ldr	r3, [r3, #16]
 800f89e:	697a      	ldr	r2, [r7, #20]
 800f8a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f8a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f8a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800f8aa:	697b      	ldr	r3, [r7, #20]
 800f8ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f8b0:	691b      	ldr	r3, [r3, #16]
 800f8b2:	697a      	ldr	r2, [r7, #20]
 800f8b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f8b8:	f043 0318 	orr.w	r3, r3, #24
 800f8bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800f8be:	697b      	ldr	r3, [r7, #20]
 800f8c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f8c4:	691b      	ldr	r3, [r3, #16]
 800f8c6:	697a      	ldr	r2, [r7, #20]
 800f8c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f8cc:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800f8d0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800f8d2:	7afb      	ldrb	r3, [r7, #11]
 800f8d4:	2b01      	cmp	r3, #1
 800f8d6:	d10f      	bne.n	800f8f8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800f8d8:	697b      	ldr	r3, [r7, #20]
 800f8da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f8de:	461a      	mov	r2, r3
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800f8e4:	697b      	ldr	r3, [r7, #20]
 800f8e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	697a      	ldr	r2, [r7, #20]
 800f8ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f8f2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800f8f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f8f8:	2300      	movs	r3, #0
}
 800f8fa:	4618      	mov	r0, r3
 800f8fc:	371c      	adds	r7, #28
 800f8fe:	46bd      	mov	sp, r7
 800f900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f904:	4770      	bx	lr
 800f906:	bf00      	nop
 800f908:	4f54300a 	.word	0x4f54300a

0800f90c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f90c:	b480      	push	{r7}
 800f90e:	b085      	sub	sp, #20
 800f910:	af00      	add	r7, sp, #0
 800f912:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f914:	2300      	movs	r3, #0
 800f916:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	3301      	adds	r3, #1
 800f91c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f924:	d901      	bls.n	800f92a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f926:	2303      	movs	r3, #3
 800f928:	e01b      	b.n	800f962 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	691b      	ldr	r3, [r3, #16]
 800f92e:	2b00      	cmp	r3, #0
 800f930:	daf2      	bge.n	800f918 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f932:	2300      	movs	r3, #0
 800f934:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	691b      	ldr	r3, [r3, #16]
 800f93a:	f043 0201 	orr.w	r2, r3, #1
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	3301      	adds	r3, #1
 800f946:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f94e:	d901      	bls.n	800f954 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f950:	2303      	movs	r3, #3
 800f952:	e006      	b.n	800f962 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	691b      	ldr	r3, [r3, #16]
 800f958:	f003 0301 	and.w	r3, r3, #1
 800f95c:	2b01      	cmp	r3, #1
 800f95e:	d0f0      	beq.n	800f942 <USB_CoreReset+0x36>

  return HAL_OK;
 800f960:	2300      	movs	r3, #0
}
 800f962:	4618      	mov	r0, r3
 800f964:	3714      	adds	r7, #20
 800f966:	46bd      	mov	sp, r7
 800f968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f96c:	4770      	bx	lr
	...

0800f970 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f970:	b580      	push	{r7, lr}
 800f972:	b084      	sub	sp, #16
 800f974:	af00      	add	r7, sp, #0
 800f976:	6078      	str	r0, [r7, #4]
 800f978:	460b      	mov	r3, r1
 800f97a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800f97c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800f980:	f002 fc38 	bl	80121f4 <USBD_static_malloc>
 800f984:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d109      	bne.n	800f9a0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	32b0      	adds	r2, #176	@ 0xb0
 800f996:	2100      	movs	r1, #0
 800f998:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800f99c:	2302      	movs	r3, #2
 800f99e:	e0d4      	b.n	800fb4a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800f9a0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800f9a4:	2100      	movs	r1, #0
 800f9a6:	68f8      	ldr	r0, [r7, #12]
 800f9a8:	f002 ff70 	bl	801288c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	32b0      	adds	r2, #176	@ 0xb0
 800f9b6:	68f9      	ldr	r1, [r7, #12]
 800f9b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	32b0      	adds	r2, #176	@ 0xb0
 800f9c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	7c1b      	ldrb	r3, [r3, #16]
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d138      	bne.n	800fa4a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800f9d8:	4b5e      	ldr	r3, [pc, #376]	@ (800fb54 <USBD_CDC_Init+0x1e4>)
 800f9da:	7819      	ldrb	r1, [r3, #0]
 800f9dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f9e0:	2202      	movs	r2, #2
 800f9e2:	6878      	ldr	r0, [r7, #4]
 800f9e4:	f002 fae3 	bl	8011fae <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800f9e8:	4b5a      	ldr	r3, [pc, #360]	@ (800fb54 <USBD_CDC_Init+0x1e4>)
 800f9ea:	781b      	ldrb	r3, [r3, #0]
 800f9ec:	f003 020f 	and.w	r2, r3, #15
 800f9f0:	6879      	ldr	r1, [r7, #4]
 800f9f2:	4613      	mov	r3, r2
 800f9f4:	009b      	lsls	r3, r3, #2
 800f9f6:	4413      	add	r3, r2
 800f9f8:	009b      	lsls	r3, r3, #2
 800f9fa:	440b      	add	r3, r1
 800f9fc:	3324      	adds	r3, #36	@ 0x24
 800f9fe:	2201      	movs	r2, #1
 800fa00:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800fa02:	4b55      	ldr	r3, [pc, #340]	@ (800fb58 <USBD_CDC_Init+0x1e8>)
 800fa04:	7819      	ldrb	r1, [r3, #0]
 800fa06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fa0a:	2202      	movs	r2, #2
 800fa0c:	6878      	ldr	r0, [r7, #4]
 800fa0e:	f002 face 	bl	8011fae <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800fa12:	4b51      	ldr	r3, [pc, #324]	@ (800fb58 <USBD_CDC_Init+0x1e8>)
 800fa14:	781b      	ldrb	r3, [r3, #0]
 800fa16:	f003 020f 	and.w	r2, r3, #15
 800fa1a:	6879      	ldr	r1, [r7, #4]
 800fa1c:	4613      	mov	r3, r2
 800fa1e:	009b      	lsls	r3, r3, #2
 800fa20:	4413      	add	r3, r2
 800fa22:	009b      	lsls	r3, r3, #2
 800fa24:	440b      	add	r3, r1
 800fa26:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fa2a:	2201      	movs	r2, #1
 800fa2c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fa2e:	4b4b      	ldr	r3, [pc, #300]	@ (800fb5c <USBD_CDC_Init+0x1ec>)
 800fa30:	781b      	ldrb	r3, [r3, #0]
 800fa32:	f003 020f 	and.w	r2, r3, #15
 800fa36:	6879      	ldr	r1, [r7, #4]
 800fa38:	4613      	mov	r3, r2
 800fa3a:	009b      	lsls	r3, r3, #2
 800fa3c:	4413      	add	r3, r2
 800fa3e:	009b      	lsls	r3, r3, #2
 800fa40:	440b      	add	r3, r1
 800fa42:	3326      	adds	r3, #38	@ 0x26
 800fa44:	2210      	movs	r2, #16
 800fa46:	801a      	strh	r2, [r3, #0]
 800fa48:	e035      	b.n	800fab6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800fa4a:	4b42      	ldr	r3, [pc, #264]	@ (800fb54 <USBD_CDC_Init+0x1e4>)
 800fa4c:	7819      	ldrb	r1, [r3, #0]
 800fa4e:	2340      	movs	r3, #64	@ 0x40
 800fa50:	2202      	movs	r2, #2
 800fa52:	6878      	ldr	r0, [r7, #4]
 800fa54:	f002 faab 	bl	8011fae <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800fa58:	4b3e      	ldr	r3, [pc, #248]	@ (800fb54 <USBD_CDC_Init+0x1e4>)
 800fa5a:	781b      	ldrb	r3, [r3, #0]
 800fa5c:	f003 020f 	and.w	r2, r3, #15
 800fa60:	6879      	ldr	r1, [r7, #4]
 800fa62:	4613      	mov	r3, r2
 800fa64:	009b      	lsls	r3, r3, #2
 800fa66:	4413      	add	r3, r2
 800fa68:	009b      	lsls	r3, r3, #2
 800fa6a:	440b      	add	r3, r1
 800fa6c:	3324      	adds	r3, #36	@ 0x24
 800fa6e:	2201      	movs	r2, #1
 800fa70:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800fa72:	4b39      	ldr	r3, [pc, #228]	@ (800fb58 <USBD_CDC_Init+0x1e8>)
 800fa74:	7819      	ldrb	r1, [r3, #0]
 800fa76:	2340      	movs	r3, #64	@ 0x40
 800fa78:	2202      	movs	r2, #2
 800fa7a:	6878      	ldr	r0, [r7, #4]
 800fa7c:	f002 fa97 	bl	8011fae <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800fa80:	4b35      	ldr	r3, [pc, #212]	@ (800fb58 <USBD_CDC_Init+0x1e8>)
 800fa82:	781b      	ldrb	r3, [r3, #0]
 800fa84:	f003 020f 	and.w	r2, r3, #15
 800fa88:	6879      	ldr	r1, [r7, #4]
 800fa8a:	4613      	mov	r3, r2
 800fa8c:	009b      	lsls	r3, r3, #2
 800fa8e:	4413      	add	r3, r2
 800fa90:	009b      	lsls	r3, r3, #2
 800fa92:	440b      	add	r3, r1
 800fa94:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fa98:	2201      	movs	r2, #1
 800fa9a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800fa9c:	4b2f      	ldr	r3, [pc, #188]	@ (800fb5c <USBD_CDC_Init+0x1ec>)
 800fa9e:	781b      	ldrb	r3, [r3, #0]
 800faa0:	f003 020f 	and.w	r2, r3, #15
 800faa4:	6879      	ldr	r1, [r7, #4]
 800faa6:	4613      	mov	r3, r2
 800faa8:	009b      	lsls	r3, r3, #2
 800faaa:	4413      	add	r3, r2
 800faac:	009b      	lsls	r3, r3, #2
 800faae:	440b      	add	r3, r1
 800fab0:	3326      	adds	r3, #38	@ 0x26
 800fab2:	2210      	movs	r2, #16
 800fab4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800fab6:	4b29      	ldr	r3, [pc, #164]	@ (800fb5c <USBD_CDC_Init+0x1ec>)
 800fab8:	7819      	ldrb	r1, [r3, #0]
 800faba:	2308      	movs	r3, #8
 800fabc:	2203      	movs	r2, #3
 800fabe:	6878      	ldr	r0, [r7, #4]
 800fac0:	f002 fa75 	bl	8011fae <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800fac4:	4b25      	ldr	r3, [pc, #148]	@ (800fb5c <USBD_CDC_Init+0x1ec>)
 800fac6:	781b      	ldrb	r3, [r3, #0]
 800fac8:	f003 020f 	and.w	r2, r3, #15
 800facc:	6879      	ldr	r1, [r7, #4]
 800face:	4613      	mov	r3, r2
 800fad0:	009b      	lsls	r3, r3, #2
 800fad2:	4413      	add	r3, r2
 800fad4:	009b      	lsls	r3, r3, #2
 800fad6:	440b      	add	r3, r1
 800fad8:	3324      	adds	r3, #36	@ 0x24
 800fada:	2201      	movs	r2, #1
 800fadc:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	2200      	movs	r2, #0
 800fae2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800faec:	687a      	ldr	r2, [r7, #4]
 800faee:	33b0      	adds	r3, #176	@ 0xb0
 800faf0:	009b      	lsls	r3, r3, #2
 800faf2:	4413      	add	r3, r2
 800faf4:	685b      	ldr	r3, [r3, #4]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	2200      	movs	r2, #0
 800fafe:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	2200      	movs	r2, #0
 800fb06:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d101      	bne.n	800fb18 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800fb14:	2302      	movs	r3, #2
 800fb16:	e018      	b.n	800fb4a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	7c1b      	ldrb	r3, [r3, #16]
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d10a      	bne.n	800fb36 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fb20:	4b0d      	ldr	r3, [pc, #52]	@ (800fb58 <USBD_CDC_Init+0x1e8>)
 800fb22:	7819      	ldrb	r1, [r3, #0]
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fb2a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fb2e:	6878      	ldr	r0, [r7, #4]
 800fb30:	f002 fb2c 	bl	801218c <USBD_LL_PrepareReceive>
 800fb34:	e008      	b.n	800fb48 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fb36:	4b08      	ldr	r3, [pc, #32]	@ (800fb58 <USBD_CDC_Init+0x1e8>)
 800fb38:	7819      	ldrb	r1, [r3, #0]
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fb40:	2340      	movs	r3, #64	@ 0x40
 800fb42:	6878      	ldr	r0, [r7, #4]
 800fb44:	f002 fb22 	bl	801218c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fb48:	2300      	movs	r3, #0
}
 800fb4a:	4618      	mov	r0, r3
 800fb4c:	3710      	adds	r7, #16
 800fb4e:	46bd      	mov	sp, r7
 800fb50:	bd80      	pop	{r7, pc}
 800fb52:	bf00      	nop
 800fb54:	2000015f 	.word	0x2000015f
 800fb58:	20000160 	.word	0x20000160
 800fb5c:	20000161 	.word	0x20000161

0800fb60 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fb60:	b580      	push	{r7, lr}
 800fb62:	b082      	sub	sp, #8
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	6078      	str	r0, [r7, #4]
 800fb68:	460b      	mov	r3, r1
 800fb6a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800fb6c:	4b3a      	ldr	r3, [pc, #232]	@ (800fc58 <USBD_CDC_DeInit+0xf8>)
 800fb6e:	781b      	ldrb	r3, [r3, #0]
 800fb70:	4619      	mov	r1, r3
 800fb72:	6878      	ldr	r0, [r7, #4]
 800fb74:	f002 fa41 	bl	8011ffa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800fb78:	4b37      	ldr	r3, [pc, #220]	@ (800fc58 <USBD_CDC_DeInit+0xf8>)
 800fb7a:	781b      	ldrb	r3, [r3, #0]
 800fb7c:	f003 020f 	and.w	r2, r3, #15
 800fb80:	6879      	ldr	r1, [r7, #4]
 800fb82:	4613      	mov	r3, r2
 800fb84:	009b      	lsls	r3, r3, #2
 800fb86:	4413      	add	r3, r2
 800fb88:	009b      	lsls	r3, r3, #2
 800fb8a:	440b      	add	r3, r1
 800fb8c:	3324      	adds	r3, #36	@ 0x24
 800fb8e:	2200      	movs	r2, #0
 800fb90:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800fb92:	4b32      	ldr	r3, [pc, #200]	@ (800fc5c <USBD_CDC_DeInit+0xfc>)
 800fb94:	781b      	ldrb	r3, [r3, #0]
 800fb96:	4619      	mov	r1, r3
 800fb98:	6878      	ldr	r0, [r7, #4]
 800fb9a:	f002 fa2e 	bl	8011ffa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800fb9e:	4b2f      	ldr	r3, [pc, #188]	@ (800fc5c <USBD_CDC_DeInit+0xfc>)
 800fba0:	781b      	ldrb	r3, [r3, #0]
 800fba2:	f003 020f 	and.w	r2, r3, #15
 800fba6:	6879      	ldr	r1, [r7, #4]
 800fba8:	4613      	mov	r3, r2
 800fbaa:	009b      	lsls	r3, r3, #2
 800fbac:	4413      	add	r3, r2
 800fbae:	009b      	lsls	r3, r3, #2
 800fbb0:	440b      	add	r3, r1
 800fbb2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fbb6:	2200      	movs	r2, #0
 800fbb8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800fbba:	4b29      	ldr	r3, [pc, #164]	@ (800fc60 <USBD_CDC_DeInit+0x100>)
 800fbbc:	781b      	ldrb	r3, [r3, #0]
 800fbbe:	4619      	mov	r1, r3
 800fbc0:	6878      	ldr	r0, [r7, #4]
 800fbc2:	f002 fa1a 	bl	8011ffa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800fbc6:	4b26      	ldr	r3, [pc, #152]	@ (800fc60 <USBD_CDC_DeInit+0x100>)
 800fbc8:	781b      	ldrb	r3, [r3, #0]
 800fbca:	f003 020f 	and.w	r2, r3, #15
 800fbce:	6879      	ldr	r1, [r7, #4]
 800fbd0:	4613      	mov	r3, r2
 800fbd2:	009b      	lsls	r3, r3, #2
 800fbd4:	4413      	add	r3, r2
 800fbd6:	009b      	lsls	r3, r3, #2
 800fbd8:	440b      	add	r3, r1
 800fbda:	3324      	adds	r3, #36	@ 0x24
 800fbdc:	2200      	movs	r2, #0
 800fbde:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800fbe0:	4b1f      	ldr	r3, [pc, #124]	@ (800fc60 <USBD_CDC_DeInit+0x100>)
 800fbe2:	781b      	ldrb	r3, [r3, #0]
 800fbe4:	f003 020f 	and.w	r2, r3, #15
 800fbe8:	6879      	ldr	r1, [r7, #4]
 800fbea:	4613      	mov	r3, r2
 800fbec:	009b      	lsls	r3, r3, #2
 800fbee:	4413      	add	r3, r2
 800fbf0:	009b      	lsls	r3, r3, #2
 800fbf2:	440b      	add	r3, r1
 800fbf4:	3326      	adds	r3, #38	@ 0x26
 800fbf6:	2200      	movs	r2, #0
 800fbf8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	32b0      	adds	r2, #176	@ 0xb0
 800fc04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d01f      	beq.n	800fc4c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fc12:	687a      	ldr	r2, [r7, #4]
 800fc14:	33b0      	adds	r3, #176	@ 0xb0
 800fc16:	009b      	lsls	r3, r3, #2
 800fc18:	4413      	add	r3, r2
 800fc1a:	685b      	ldr	r3, [r3, #4]
 800fc1c:	685b      	ldr	r3, [r3, #4]
 800fc1e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	32b0      	adds	r2, #176	@ 0xb0
 800fc2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc2e:	4618      	mov	r0, r3
 800fc30:	f002 faee 	bl	8012210 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	32b0      	adds	r2, #176	@ 0xb0
 800fc3e:	2100      	movs	r1, #0
 800fc40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	2200      	movs	r2, #0
 800fc48:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800fc4c:	2300      	movs	r3, #0
}
 800fc4e:	4618      	mov	r0, r3
 800fc50:	3708      	adds	r7, #8
 800fc52:	46bd      	mov	sp, r7
 800fc54:	bd80      	pop	{r7, pc}
 800fc56:	bf00      	nop
 800fc58:	2000015f 	.word	0x2000015f
 800fc5c:	20000160 	.word	0x20000160
 800fc60:	20000161 	.word	0x20000161

0800fc64 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800fc64:	b580      	push	{r7, lr}
 800fc66:	b086      	sub	sp, #24
 800fc68:	af00      	add	r7, sp, #0
 800fc6a:	6078      	str	r0, [r7, #4]
 800fc6c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	32b0      	adds	r2, #176	@ 0xb0
 800fc78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc7c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800fc7e:	2300      	movs	r3, #0
 800fc80:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800fc82:	2300      	movs	r3, #0
 800fc84:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800fc86:	2300      	movs	r3, #0
 800fc88:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800fc8a:	693b      	ldr	r3, [r7, #16]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d101      	bne.n	800fc94 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800fc90:	2303      	movs	r3, #3
 800fc92:	e0bf      	b.n	800fe14 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fc94:	683b      	ldr	r3, [r7, #0]
 800fc96:	781b      	ldrb	r3, [r3, #0]
 800fc98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d050      	beq.n	800fd42 <USBD_CDC_Setup+0xde>
 800fca0:	2b20      	cmp	r3, #32
 800fca2:	f040 80af 	bne.w	800fe04 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800fca6:	683b      	ldr	r3, [r7, #0]
 800fca8:	88db      	ldrh	r3, [r3, #6]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d03a      	beq.n	800fd24 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800fcae:	683b      	ldr	r3, [r7, #0]
 800fcb0:	781b      	ldrb	r3, [r3, #0]
 800fcb2:	b25b      	sxtb	r3, r3
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	da1b      	bge.n	800fcf0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fcbe:	687a      	ldr	r2, [r7, #4]
 800fcc0:	33b0      	adds	r3, #176	@ 0xb0
 800fcc2:	009b      	lsls	r3, r3, #2
 800fcc4:	4413      	add	r3, r2
 800fcc6:	685b      	ldr	r3, [r3, #4]
 800fcc8:	689b      	ldr	r3, [r3, #8]
 800fcca:	683a      	ldr	r2, [r7, #0]
 800fccc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800fcce:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fcd0:	683a      	ldr	r2, [r7, #0]
 800fcd2:	88d2      	ldrh	r2, [r2, #6]
 800fcd4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800fcd6:	683b      	ldr	r3, [r7, #0]
 800fcd8:	88db      	ldrh	r3, [r3, #6]
 800fcda:	2b07      	cmp	r3, #7
 800fcdc:	bf28      	it	cs
 800fcde:	2307      	movcs	r3, #7
 800fce0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800fce2:	693b      	ldr	r3, [r7, #16]
 800fce4:	89fa      	ldrh	r2, [r7, #14]
 800fce6:	4619      	mov	r1, r3
 800fce8:	6878      	ldr	r0, [r7, #4]
 800fcea:	f001 fd53 	bl	8011794 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800fcee:	e090      	b.n	800fe12 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800fcf0:	683b      	ldr	r3, [r7, #0]
 800fcf2:	785a      	ldrb	r2, [r3, #1]
 800fcf4:	693b      	ldr	r3, [r7, #16]
 800fcf6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800fcfa:	683b      	ldr	r3, [r7, #0]
 800fcfc:	88db      	ldrh	r3, [r3, #6]
 800fcfe:	2b3f      	cmp	r3, #63	@ 0x3f
 800fd00:	d803      	bhi.n	800fd0a <USBD_CDC_Setup+0xa6>
 800fd02:	683b      	ldr	r3, [r7, #0]
 800fd04:	88db      	ldrh	r3, [r3, #6]
 800fd06:	b2da      	uxtb	r2, r3
 800fd08:	e000      	b.n	800fd0c <USBD_CDC_Setup+0xa8>
 800fd0a:	2240      	movs	r2, #64	@ 0x40
 800fd0c:	693b      	ldr	r3, [r7, #16]
 800fd0e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800fd12:	6939      	ldr	r1, [r7, #16]
 800fd14:	693b      	ldr	r3, [r7, #16]
 800fd16:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800fd1a:	461a      	mov	r2, r3
 800fd1c:	6878      	ldr	r0, [r7, #4]
 800fd1e:	f001 fd65 	bl	80117ec <USBD_CtlPrepareRx>
      break;
 800fd22:	e076      	b.n	800fe12 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fd2a:	687a      	ldr	r2, [r7, #4]
 800fd2c:	33b0      	adds	r3, #176	@ 0xb0
 800fd2e:	009b      	lsls	r3, r3, #2
 800fd30:	4413      	add	r3, r2
 800fd32:	685b      	ldr	r3, [r3, #4]
 800fd34:	689b      	ldr	r3, [r3, #8]
 800fd36:	683a      	ldr	r2, [r7, #0]
 800fd38:	7850      	ldrb	r0, [r2, #1]
 800fd3a:	2200      	movs	r2, #0
 800fd3c:	6839      	ldr	r1, [r7, #0]
 800fd3e:	4798      	blx	r3
      break;
 800fd40:	e067      	b.n	800fe12 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800fd42:	683b      	ldr	r3, [r7, #0]
 800fd44:	785b      	ldrb	r3, [r3, #1]
 800fd46:	2b0b      	cmp	r3, #11
 800fd48:	d851      	bhi.n	800fdee <USBD_CDC_Setup+0x18a>
 800fd4a:	a201      	add	r2, pc, #4	@ (adr r2, 800fd50 <USBD_CDC_Setup+0xec>)
 800fd4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd50:	0800fd81 	.word	0x0800fd81
 800fd54:	0800fdfd 	.word	0x0800fdfd
 800fd58:	0800fdef 	.word	0x0800fdef
 800fd5c:	0800fdef 	.word	0x0800fdef
 800fd60:	0800fdef 	.word	0x0800fdef
 800fd64:	0800fdef 	.word	0x0800fdef
 800fd68:	0800fdef 	.word	0x0800fdef
 800fd6c:	0800fdef 	.word	0x0800fdef
 800fd70:	0800fdef 	.word	0x0800fdef
 800fd74:	0800fdef 	.word	0x0800fdef
 800fd78:	0800fdab 	.word	0x0800fdab
 800fd7c:	0800fdd5 	.word	0x0800fdd5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fd86:	b2db      	uxtb	r3, r3
 800fd88:	2b03      	cmp	r3, #3
 800fd8a:	d107      	bne.n	800fd9c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800fd8c:	f107 030a 	add.w	r3, r7, #10
 800fd90:	2202      	movs	r2, #2
 800fd92:	4619      	mov	r1, r3
 800fd94:	6878      	ldr	r0, [r7, #4]
 800fd96:	f001 fcfd 	bl	8011794 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fd9a:	e032      	b.n	800fe02 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800fd9c:	6839      	ldr	r1, [r7, #0]
 800fd9e:	6878      	ldr	r0, [r7, #4]
 800fda0:	f001 fc7b 	bl	801169a <USBD_CtlError>
            ret = USBD_FAIL;
 800fda4:	2303      	movs	r3, #3
 800fda6:	75fb      	strb	r3, [r7, #23]
          break;
 800fda8:	e02b      	b.n	800fe02 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fdb0:	b2db      	uxtb	r3, r3
 800fdb2:	2b03      	cmp	r3, #3
 800fdb4:	d107      	bne.n	800fdc6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800fdb6:	f107 030d 	add.w	r3, r7, #13
 800fdba:	2201      	movs	r2, #1
 800fdbc:	4619      	mov	r1, r3
 800fdbe:	6878      	ldr	r0, [r7, #4]
 800fdc0:	f001 fce8 	bl	8011794 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fdc4:	e01d      	b.n	800fe02 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800fdc6:	6839      	ldr	r1, [r7, #0]
 800fdc8:	6878      	ldr	r0, [r7, #4]
 800fdca:	f001 fc66 	bl	801169a <USBD_CtlError>
            ret = USBD_FAIL;
 800fdce:	2303      	movs	r3, #3
 800fdd0:	75fb      	strb	r3, [r7, #23]
          break;
 800fdd2:	e016      	b.n	800fe02 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fdda:	b2db      	uxtb	r3, r3
 800fddc:	2b03      	cmp	r3, #3
 800fdde:	d00f      	beq.n	800fe00 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800fde0:	6839      	ldr	r1, [r7, #0]
 800fde2:	6878      	ldr	r0, [r7, #4]
 800fde4:	f001 fc59 	bl	801169a <USBD_CtlError>
            ret = USBD_FAIL;
 800fde8:	2303      	movs	r3, #3
 800fdea:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800fdec:	e008      	b.n	800fe00 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800fdee:	6839      	ldr	r1, [r7, #0]
 800fdf0:	6878      	ldr	r0, [r7, #4]
 800fdf2:	f001 fc52 	bl	801169a <USBD_CtlError>
          ret = USBD_FAIL;
 800fdf6:	2303      	movs	r3, #3
 800fdf8:	75fb      	strb	r3, [r7, #23]
          break;
 800fdfa:	e002      	b.n	800fe02 <USBD_CDC_Setup+0x19e>
          break;
 800fdfc:	bf00      	nop
 800fdfe:	e008      	b.n	800fe12 <USBD_CDC_Setup+0x1ae>
          break;
 800fe00:	bf00      	nop
      }
      break;
 800fe02:	e006      	b.n	800fe12 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800fe04:	6839      	ldr	r1, [r7, #0]
 800fe06:	6878      	ldr	r0, [r7, #4]
 800fe08:	f001 fc47 	bl	801169a <USBD_CtlError>
      ret = USBD_FAIL;
 800fe0c:	2303      	movs	r3, #3
 800fe0e:	75fb      	strb	r3, [r7, #23]
      break;
 800fe10:	bf00      	nop
  }

  return (uint8_t)ret;
 800fe12:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe14:	4618      	mov	r0, r3
 800fe16:	3718      	adds	r7, #24
 800fe18:	46bd      	mov	sp, r7
 800fe1a:	bd80      	pop	{r7, pc}

0800fe1c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fe1c:	b580      	push	{r7, lr}
 800fe1e:	b084      	sub	sp, #16
 800fe20:	af00      	add	r7, sp, #0
 800fe22:	6078      	str	r0, [r7, #4]
 800fe24:	460b      	mov	r3, r1
 800fe26:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fe2e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	32b0      	adds	r2, #176	@ 0xb0
 800fe3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d101      	bne.n	800fe46 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800fe42:	2303      	movs	r3, #3
 800fe44:	e065      	b.n	800ff12 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	32b0      	adds	r2, #176	@ 0xb0
 800fe50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe54:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800fe56:	78fb      	ldrb	r3, [r7, #3]
 800fe58:	f003 020f 	and.w	r2, r3, #15
 800fe5c:	6879      	ldr	r1, [r7, #4]
 800fe5e:	4613      	mov	r3, r2
 800fe60:	009b      	lsls	r3, r3, #2
 800fe62:	4413      	add	r3, r2
 800fe64:	009b      	lsls	r3, r3, #2
 800fe66:	440b      	add	r3, r1
 800fe68:	3318      	adds	r3, #24
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d02f      	beq.n	800fed0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800fe70:	78fb      	ldrb	r3, [r7, #3]
 800fe72:	f003 020f 	and.w	r2, r3, #15
 800fe76:	6879      	ldr	r1, [r7, #4]
 800fe78:	4613      	mov	r3, r2
 800fe7a:	009b      	lsls	r3, r3, #2
 800fe7c:	4413      	add	r3, r2
 800fe7e:	009b      	lsls	r3, r3, #2
 800fe80:	440b      	add	r3, r1
 800fe82:	3318      	adds	r3, #24
 800fe84:	681a      	ldr	r2, [r3, #0]
 800fe86:	78fb      	ldrb	r3, [r7, #3]
 800fe88:	f003 010f 	and.w	r1, r3, #15
 800fe8c:	68f8      	ldr	r0, [r7, #12]
 800fe8e:	460b      	mov	r3, r1
 800fe90:	00db      	lsls	r3, r3, #3
 800fe92:	440b      	add	r3, r1
 800fe94:	009b      	lsls	r3, r3, #2
 800fe96:	4403      	add	r3, r0
 800fe98:	331c      	adds	r3, #28
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	fbb2 f1f3 	udiv	r1, r2, r3
 800fea0:	fb01 f303 	mul.w	r3, r1, r3
 800fea4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d112      	bne.n	800fed0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800feaa:	78fb      	ldrb	r3, [r7, #3]
 800feac:	f003 020f 	and.w	r2, r3, #15
 800feb0:	6879      	ldr	r1, [r7, #4]
 800feb2:	4613      	mov	r3, r2
 800feb4:	009b      	lsls	r3, r3, #2
 800feb6:	4413      	add	r3, r2
 800feb8:	009b      	lsls	r3, r3, #2
 800feba:	440b      	add	r3, r1
 800febc:	3318      	adds	r3, #24
 800febe:	2200      	movs	r2, #0
 800fec0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800fec2:	78f9      	ldrb	r1, [r7, #3]
 800fec4:	2300      	movs	r3, #0
 800fec6:	2200      	movs	r2, #0
 800fec8:	6878      	ldr	r0, [r7, #4]
 800feca:	f002 f93e 	bl	801214a <USBD_LL_Transmit>
 800fece:	e01f      	b.n	800ff10 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800fed0:	68bb      	ldr	r3, [r7, #8]
 800fed2:	2200      	movs	r2, #0
 800fed4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fede:	687a      	ldr	r2, [r7, #4]
 800fee0:	33b0      	adds	r3, #176	@ 0xb0
 800fee2:	009b      	lsls	r3, r3, #2
 800fee4:	4413      	add	r3, r2
 800fee6:	685b      	ldr	r3, [r3, #4]
 800fee8:	691b      	ldr	r3, [r3, #16]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d010      	beq.n	800ff10 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fef4:	687a      	ldr	r2, [r7, #4]
 800fef6:	33b0      	adds	r3, #176	@ 0xb0
 800fef8:	009b      	lsls	r3, r3, #2
 800fefa:	4413      	add	r3, r2
 800fefc:	685b      	ldr	r3, [r3, #4]
 800fefe:	691b      	ldr	r3, [r3, #16]
 800ff00:	68ba      	ldr	r2, [r7, #8]
 800ff02:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800ff06:	68ba      	ldr	r2, [r7, #8]
 800ff08:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800ff0c:	78fa      	ldrb	r2, [r7, #3]
 800ff0e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800ff10:	2300      	movs	r3, #0
}
 800ff12:	4618      	mov	r0, r3
 800ff14:	3710      	adds	r7, #16
 800ff16:	46bd      	mov	sp, r7
 800ff18:	bd80      	pop	{r7, pc}

0800ff1a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ff1a:	b580      	push	{r7, lr}
 800ff1c:	b084      	sub	sp, #16
 800ff1e:	af00      	add	r7, sp, #0
 800ff20:	6078      	str	r0, [r7, #4]
 800ff22:	460b      	mov	r3, r1
 800ff24:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	32b0      	adds	r2, #176	@ 0xb0
 800ff30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ff34:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	32b0      	adds	r2, #176	@ 0xb0
 800ff40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d101      	bne.n	800ff4c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800ff48:	2303      	movs	r3, #3
 800ff4a:	e01a      	b.n	800ff82 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ff4c:	78fb      	ldrb	r3, [r7, #3]
 800ff4e:	4619      	mov	r1, r3
 800ff50:	6878      	ldr	r0, [r7, #4]
 800ff52:	f002 f93c 	bl	80121ce <USBD_LL_GetRxDataSize>
 800ff56:	4602      	mov	r2, r0
 800ff58:	68fb      	ldr	r3, [r7, #12]
 800ff5a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ff64:	687a      	ldr	r2, [r7, #4]
 800ff66:	33b0      	adds	r3, #176	@ 0xb0
 800ff68:	009b      	lsls	r3, r3, #2
 800ff6a:	4413      	add	r3, r2
 800ff6c:	685b      	ldr	r3, [r3, #4]
 800ff6e:	68db      	ldr	r3, [r3, #12]
 800ff70:	68fa      	ldr	r2, [r7, #12]
 800ff72:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800ff76:	68fa      	ldr	r2, [r7, #12]
 800ff78:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800ff7c:	4611      	mov	r1, r2
 800ff7e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ff80:	2300      	movs	r3, #0
}
 800ff82:	4618      	mov	r0, r3
 800ff84:	3710      	adds	r7, #16
 800ff86:	46bd      	mov	sp, r7
 800ff88:	bd80      	pop	{r7, pc}

0800ff8a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ff8a:	b580      	push	{r7, lr}
 800ff8c:	b084      	sub	sp, #16
 800ff8e:	af00      	add	r7, sp, #0
 800ff90:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	32b0      	adds	r2, #176	@ 0xb0
 800ff9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ffa0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d101      	bne.n	800ffac <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ffa8:	2303      	movs	r3, #3
 800ffaa:	e024      	b.n	800fff6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ffb2:	687a      	ldr	r2, [r7, #4]
 800ffb4:	33b0      	adds	r3, #176	@ 0xb0
 800ffb6:	009b      	lsls	r3, r3, #2
 800ffb8:	4413      	add	r3, r2
 800ffba:	685b      	ldr	r3, [r3, #4]
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	d019      	beq.n	800fff4 <USBD_CDC_EP0_RxReady+0x6a>
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800ffc6:	2bff      	cmp	r3, #255	@ 0xff
 800ffc8:	d014      	beq.n	800fff4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ffd0:	687a      	ldr	r2, [r7, #4]
 800ffd2:	33b0      	adds	r3, #176	@ 0xb0
 800ffd4:	009b      	lsls	r3, r3, #2
 800ffd6:	4413      	add	r3, r2
 800ffd8:	685b      	ldr	r3, [r3, #4]
 800ffda:	689b      	ldr	r3, [r3, #8]
 800ffdc:	68fa      	ldr	r2, [r7, #12]
 800ffde:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800ffe2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800ffe4:	68fa      	ldr	r2, [r7, #12]
 800ffe6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ffea:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ffec:	68fb      	ldr	r3, [r7, #12]
 800ffee:	22ff      	movs	r2, #255	@ 0xff
 800fff0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800fff4:	2300      	movs	r3, #0
}
 800fff6:	4618      	mov	r0, r3
 800fff8:	3710      	adds	r7, #16
 800fffa:	46bd      	mov	sp, r7
 800fffc:	bd80      	pop	{r7, pc}
	...

08010000 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8010000:	b580      	push	{r7, lr}
 8010002:	b086      	sub	sp, #24
 8010004:	af00      	add	r7, sp, #0
 8010006:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8010008:	2182      	movs	r1, #130	@ 0x82
 801000a:	4818      	ldr	r0, [pc, #96]	@ (801006c <USBD_CDC_GetFSCfgDesc+0x6c>)
 801000c:	f000 fd0f 	bl	8010a2e <USBD_GetEpDesc>
 8010010:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8010012:	2101      	movs	r1, #1
 8010014:	4815      	ldr	r0, [pc, #84]	@ (801006c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8010016:	f000 fd0a 	bl	8010a2e <USBD_GetEpDesc>
 801001a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801001c:	2181      	movs	r1, #129	@ 0x81
 801001e:	4813      	ldr	r0, [pc, #76]	@ (801006c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8010020:	f000 fd05 	bl	8010a2e <USBD_GetEpDesc>
 8010024:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8010026:	697b      	ldr	r3, [r7, #20]
 8010028:	2b00      	cmp	r3, #0
 801002a:	d002      	beq.n	8010032 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801002c:	697b      	ldr	r3, [r7, #20]
 801002e:	2210      	movs	r2, #16
 8010030:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8010032:	693b      	ldr	r3, [r7, #16]
 8010034:	2b00      	cmp	r3, #0
 8010036:	d006      	beq.n	8010046 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010038:	693b      	ldr	r3, [r7, #16]
 801003a:	2200      	movs	r2, #0
 801003c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010040:	711a      	strb	r2, [r3, #4]
 8010042:	2200      	movs	r2, #0
 8010044:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	2b00      	cmp	r3, #0
 801004a:	d006      	beq.n	801005a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	2200      	movs	r2, #0
 8010050:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010054:	711a      	strb	r2, [r3, #4]
 8010056:	2200      	movs	r2, #0
 8010058:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	2243      	movs	r2, #67	@ 0x43
 801005e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8010060:	4b02      	ldr	r3, [pc, #8]	@ (801006c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8010062:	4618      	mov	r0, r3
 8010064:	3718      	adds	r7, #24
 8010066:	46bd      	mov	sp, r7
 8010068:	bd80      	pop	{r7, pc}
 801006a:	bf00      	nop
 801006c:	2000011c 	.word	0x2000011c

08010070 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8010070:	b580      	push	{r7, lr}
 8010072:	b086      	sub	sp, #24
 8010074:	af00      	add	r7, sp, #0
 8010076:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8010078:	2182      	movs	r1, #130	@ 0x82
 801007a:	4818      	ldr	r0, [pc, #96]	@ (80100dc <USBD_CDC_GetHSCfgDesc+0x6c>)
 801007c:	f000 fcd7 	bl	8010a2e <USBD_GetEpDesc>
 8010080:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8010082:	2101      	movs	r1, #1
 8010084:	4815      	ldr	r0, [pc, #84]	@ (80100dc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8010086:	f000 fcd2 	bl	8010a2e <USBD_GetEpDesc>
 801008a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801008c:	2181      	movs	r1, #129	@ 0x81
 801008e:	4813      	ldr	r0, [pc, #76]	@ (80100dc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8010090:	f000 fccd 	bl	8010a2e <USBD_GetEpDesc>
 8010094:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8010096:	697b      	ldr	r3, [r7, #20]
 8010098:	2b00      	cmp	r3, #0
 801009a:	d002      	beq.n	80100a2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 801009c:	697b      	ldr	r3, [r7, #20]
 801009e:	2210      	movs	r2, #16
 80100a0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80100a2:	693b      	ldr	r3, [r7, #16]
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d006      	beq.n	80100b6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80100a8:	693b      	ldr	r3, [r7, #16]
 80100aa:	2200      	movs	r2, #0
 80100ac:	711a      	strb	r2, [r3, #4]
 80100ae:	2200      	movs	r2, #0
 80100b0:	f042 0202 	orr.w	r2, r2, #2
 80100b4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d006      	beq.n	80100ca <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	2200      	movs	r2, #0
 80100c0:	711a      	strb	r2, [r3, #4]
 80100c2:	2200      	movs	r2, #0
 80100c4:	f042 0202 	orr.w	r2, r2, #2
 80100c8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	2243      	movs	r2, #67	@ 0x43
 80100ce:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80100d0:	4b02      	ldr	r3, [pc, #8]	@ (80100dc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80100d2:	4618      	mov	r0, r3
 80100d4:	3718      	adds	r7, #24
 80100d6:	46bd      	mov	sp, r7
 80100d8:	bd80      	pop	{r7, pc}
 80100da:	bf00      	nop
 80100dc:	2000011c 	.word	0x2000011c

080100e0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80100e0:	b580      	push	{r7, lr}
 80100e2:	b086      	sub	sp, #24
 80100e4:	af00      	add	r7, sp, #0
 80100e6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80100e8:	2182      	movs	r1, #130	@ 0x82
 80100ea:	4818      	ldr	r0, [pc, #96]	@ (801014c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80100ec:	f000 fc9f 	bl	8010a2e <USBD_GetEpDesc>
 80100f0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80100f2:	2101      	movs	r1, #1
 80100f4:	4815      	ldr	r0, [pc, #84]	@ (801014c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80100f6:	f000 fc9a 	bl	8010a2e <USBD_GetEpDesc>
 80100fa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80100fc:	2181      	movs	r1, #129	@ 0x81
 80100fe:	4813      	ldr	r0, [pc, #76]	@ (801014c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8010100:	f000 fc95 	bl	8010a2e <USBD_GetEpDesc>
 8010104:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8010106:	697b      	ldr	r3, [r7, #20]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d002      	beq.n	8010112 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801010c:	697b      	ldr	r3, [r7, #20]
 801010e:	2210      	movs	r2, #16
 8010110:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8010112:	693b      	ldr	r3, [r7, #16]
 8010114:	2b00      	cmp	r3, #0
 8010116:	d006      	beq.n	8010126 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010118:	693b      	ldr	r3, [r7, #16]
 801011a:	2200      	movs	r2, #0
 801011c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010120:	711a      	strb	r2, [r3, #4]
 8010122:	2200      	movs	r2, #0
 8010124:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	2b00      	cmp	r3, #0
 801012a:	d006      	beq.n	801013a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801012c:	68fb      	ldr	r3, [r7, #12]
 801012e:	2200      	movs	r2, #0
 8010130:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010134:	711a      	strb	r2, [r3, #4]
 8010136:	2200      	movs	r2, #0
 8010138:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	2243      	movs	r2, #67	@ 0x43
 801013e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8010140:	4b02      	ldr	r3, [pc, #8]	@ (801014c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8010142:	4618      	mov	r0, r3
 8010144:	3718      	adds	r7, #24
 8010146:	46bd      	mov	sp, r7
 8010148:	bd80      	pop	{r7, pc}
 801014a:	bf00      	nop
 801014c:	2000011c 	.word	0x2000011c

08010150 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8010150:	b480      	push	{r7}
 8010152:	b083      	sub	sp, #12
 8010154:	af00      	add	r7, sp, #0
 8010156:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	220a      	movs	r2, #10
 801015c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801015e:	4b03      	ldr	r3, [pc, #12]	@ (801016c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8010160:	4618      	mov	r0, r3
 8010162:	370c      	adds	r7, #12
 8010164:	46bd      	mov	sp, r7
 8010166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801016a:	4770      	bx	lr
 801016c:	200000d8 	.word	0x200000d8

08010170 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8010170:	b480      	push	{r7}
 8010172:	b083      	sub	sp, #12
 8010174:	af00      	add	r7, sp, #0
 8010176:	6078      	str	r0, [r7, #4]
 8010178:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801017a:	683b      	ldr	r3, [r7, #0]
 801017c:	2b00      	cmp	r3, #0
 801017e:	d101      	bne.n	8010184 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8010180:	2303      	movs	r3, #3
 8010182:	e009      	b.n	8010198 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801018a:	687a      	ldr	r2, [r7, #4]
 801018c:	33b0      	adds	r3, #176	@ 0xb0
 801018e:	009b      	lsls	r3, r3, #2
 8010190:	4413      	add	r3, r2
 8010192:	683a      	ldr	r2, [r7, #0]
 8010194:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8010196:	2300      	movs	r3, #0
}
 8010198:	4618      	mov	r0, r3
 801019a:	370c      	adds	r7, #12
 801019c:	46bd      	mov	sp, r7
 801019e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a2:	4770      	bx	lr

080101a4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80101a4:	b480      	push	{r7}
 80101a6:	b087      	sub	sp, #28
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	60f8      	str	r0, [r7, #12]
 80101ac:	60b9      	str	r1, [r7, #8]
 80101ae:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80101b0:	68fb      	ldr	r3, [r7, #12]
 80101b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	32b0      	adds	r2, #176	@ 0xb0
 80101ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80101be:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80101c0:	697b      	ldr	r3, [r7, #20]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d101      	bne.n	80101ca <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80101c6:	2303      	movs	r3, #3
 80101c8:	e008      	b.n	80101dc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80101ca:	697b      	ldr	r3, [r7, #20]
 80101cc:	68ba      	ldr	r2, [r7, #8]
 80101ce:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80101d2:	697b      	ldr	r3, [r7, #20]
 80101d4:	687a      	ldr	r2, [r7, #4]
 80101d6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80101da:	2300      	movs	r3, #0
}
 80101dc:	4618      	mov	r0, r3
 80101de:	371c      	adds	r7, #28
 80101e0:	46bd      	mov	sp, r7
 80101e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101e6:	4770      	bx	lr

080101e8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80101e8:	b480      	push	{r7}
 80101ea:	b085      	sub	sp, #20
 80101ec:	af00      	add	r7, sp, #0
 80101ee:	6078      	str	r0, [r7, #4]
 80101f0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	32b0      	adds	r2, #176	@ 0xb0
 80101fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010200:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	2b00      	cmp	r3, #0
 8010206:	d101      	bne.n	801020c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8010208:	2303      	movs	r3, #3
 801020a:	e004      	b.n	8010216 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	683a      	ldr	r2, [r7, #0]
 8010210:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8010214:	2300      	movs	r3, #0
}
 8010216:	4618      	mov	r0, r3
 8010218:	3714      	adds	r7, #20
 801021a:	46bd      	mov	sp, r7
 801021c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010220:	4770      	bx	lr
	...

08010224 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8010224:	b580      	push	{r7, lr}
 8010226:	b084      	sub	sp, #16
 8010228:	af00      	add	r7, sp, #0
 801022a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	32b0      	adds	r2, #176	@ 0xb0
 8010236:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801023a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	32b0      	adds	r2, #176	@ 0xb0
 8010246:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801024a:	2b00      	cmp	r3, #0
 801024c:	d101      	bne.n	8010252 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 801024e:	2303      	movs	r3, #3
 8010250:	e018      	b.n	8010284 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	7c1b      	ldrb	r3, [r3, #16]
 8010256:	2b00      	cmp	r3, #0
 8010258:	d10a      	bne.n	8010270 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801025a:	4b0c      	ldr	r3, [pc, #48]	@ (801028c <USBD_CDC_ReceivePacket+0x68>)
 801025c:	7819      	ldrb	r1, [r3, #0]
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8010264:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010268:	6878      	ldr	r0, [r7, #4]
 801026a:	f001 ff8f 	bl	801218c <USBD_LL_PrepareReceive>
 801026e:	e008      	b.n	8010282 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8010270:	4b06      	ldr	r3, [pc, #24]	@ (801028c <USBD_CDC_ReceivePacket+0x68>)
 8010272:	7819      	ldrb	r1, [r3, #0]
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801027a:	2340      	movs	r3, #64	@ 0x40
 801027c:	6878      	ldr	r0, [r7, #4]
 801027e:	f001 ff85 	bl	801218c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010282:	2300      	movs	r3, #0
}
 8010284:	4618      	mov	r0, r3
 8010286:	3710      	adds	r7, #16
 8010288:	46bd      	mov	sp, r7
 801028a:	bd80      	pop	{r7, pc}
 801028c:	20000160 	.word	0x20000160

08010290 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8010290:	b580      	push	{r7, lr}
 8010292:	b086      	sub	sp, #24
 8010294:	af00      	add	r7, sp, #0
 8010296:	60f8      	str	r0, [r7, #12]
 8010298:	60b9      	str	r1, [r7, #8]
 801029a:	4613      	mov	r3, r2
 801029c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801029e:	68fb      	ldr	r3, [r7, #12]
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	d101      	bne.n	80102a8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80102a4:	2303      	movs	r3, #3
 80102a6:	e01f      	b.n	80102e8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80102a8:	68fb      	ldr	r3, [r7, #12]
 80102aa:	2200      	movs	r2, #0
 80102ac:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	2200      	movs	r2, #0
 80102b4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80102b8:	68fb      	ldr	r3, [r7, #12]
 80102ba:	2200      	movs	r2, #0
 80102bc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80102c0:	68bb      	ldr	r3, [r7, #8]
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	d003      	beq.n	80102ce <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	68ba      	ldr	r2, [r7, #8]
 80102ca:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	2201      	movs	r2, #1
 80102d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	79fa      	ldrb	r2, [r7, #7]
 80102da:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80102dc:	68f8      	ldr	r0, [r7, #12]
 80102de:	f001 fdff 	bl	8011ee0 <USBD_LL_Init>
 80102e2:	4603      	mov	r3, r0
 80102e4:	75fb      	strb	r3, [r7, #23]

  return ret;
 80102e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80102e8:	4618      	mov	r0, r3
 80102ea:	3718      	adds	r7, #24
 80102ec:	46bd      	mov	sp, r7
 80102ee:	bd80      	pop	{r7, pc}

080102f0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80102f0:	b580      	push	{r7, lr}
 80102f2:	b084      	sub	sp, #16
 80102f4:	af00      	add	r7, sp, #0
 80102f6:	6078      	str	r0, [r7, #4]
 80102f8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80102fa:	2300      	movs	r3, #0
 80102fc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80102fe:	683b      	ldr	r3, [r7, #0]
 8010300:	2b00      	cmp	r3, #0
 8010302:	d101      	bne.n	8010308 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8010304:	2303      	movs	r3, #3
 8010306:	e025      	b.n	8010354 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	683a      	ldr	r2, [r7, #0]
 801030c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	32ae      	adds	r2, #174	@ 0xae
 801031a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801031e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010320:	2b00      	cmp	r3, #0
 8010322:	d00f      	beq.n	8010344 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	32ae      	adds	r2, #174	@ 0xae
 801032e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010334:	f107 020e 	add.w	r2, r7, #14
 8010338:	4610      	mov	r0, r2
 801033a:	4798      	blx	r3
 801033c:	4602      	mov	r2, r0
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801034a:	1c5a      	adds	r2, r3, #1
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8010352:	2300      	movs	r3, #0
}
 8010354:	4618      	mov	r0, r3
 8010356:	3710      	adds	r7, #16
 8010358:	46bd      	mov	sp, r7
 801035a:	bd80      	pop	{r7, pc}

0801035c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801035c:	b580      	push	{r7, lr}
 801035e:	b082      	sub	sp, #8
 8010360:	af00      	add	r7, sp, #0
 8010362:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8010364:	6878      	ldr	r0, [r7, #4]
 8010366:	f001 fe07 	bl	8011f78 <USBD_LL_Start>
 801036a:	4603      	mov	r3, r0
}
 801036c:	4618      	mov	r0, r3
 801036e:	3708      	adds	r7, #8
 8010370:	46bd      	mov	sp, r7
 8010372:	bd80      	pop	{r7, pc}

08010374 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8010374:	b480      	push	{r7}
 8010376:	b083      	sub	sp, #12
 8010378:	af00      	add	r7, sp, #0
 801037a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801037c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801037e:	4618      	mov	r0, r3
 8010380:	370c      	adds	r7, #12
 8010382:	46bd      	mov	sp, r7
 8010384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010388:	4770      	bx	lr

0801038a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801038a:	b580      	push	{r7, lr}
 801038c:	b084      	sub	sp, #16
 801038e:	af00      	add	r7, sp, #0
 8010390:	6078      	str	r0, [r7, #4]
 8010392:	460b      	mov	r3, r1
 8010394:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010396:	2300      	movs	r3, #0
 8010398:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d009      	beq.n	80103b8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80103aa:	681b      	ldr	r3, [r3, #0]
 80103ac:	78fa      	ldrb	r2, [r7, #3]
 80103ae:	4611      	mov	r1, r2
 80103b0:	6878      	ldr	r0, [r7, #4]
 80103b2:	4798      	blx	r3
 80103b4:	4603      	mov	r3, r0
 80103b6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80103b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80103ba:	4618      	mov	r0, r3
 80103bc:	3710      	adds	r7, #16
 80103be:	46bd      	mov	sp, r7
 80103c0:	bd80      	pop	{r7, pc}

080103c2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80103c2:	b580      	push	{r7, lr}
 80103c4:	b084      	sub	sp, #16
 80103c6:	af00      	add	r7, sp, #0
 80103c8:	6078      	str	r0, [r7, #4]
 80103ca:	460b      	mov	r3, r1
 80103cc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80103ce:	2300      	movs	r3, #0
 80103d0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80103d8:	685b      	ldr	r3, [r3, #4]
 80103da:	78fa      	ldrb	r2, [r7, #3]
 80103dc:	4611      	mov	r1, r2
 80103de:	6878      	ldr	r0, [r7, #4]
 80103e0:	4798      	blx	r3
 80103e2:	4603      	mov	r3, r0
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d001      	beq.n	80103ec <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80103e8:	2303      	movs	r3, #3
 80103ea:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80103ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80103ee:	4618      	mov	r0, r3
 80103f0:	3710      	adds	r7, #16
 80103f2:	46bd      	mov	sp, r7
 80103f4:	bd80      	pop	{r7, pc}

080103f6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80103f6:	b580      	push	{r7, lr}
 80103f8:	b084      	sub	sp, #16
 80103fa:	af00      	add	r7, sp, #0
 80103fc:	6078      	str	r0, [r7, #4]
 80103fe:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010406:	6839      	ldr	r1, [r7, #0]
 8010408:	4618      	mov	r0, r3
 801040a:	f001 f90c 	bl	8011626 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	2201      	movs	r2, #1
 8010412:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 801041c:	461a      	mov	r2, r3
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801042a:	f003 031f 	and.w	r3, r3, #31
 801042e:	2b02      	cmp	r3, #2
 8010430:	d01a      	beq.n	8010468 <USBD_LL_SetupStage+0x72>
 8010432:	2b02      	cmp	r3, #2
 8010434:	d822      	bhi.n	801047c <USBD_LL_SetupStage+0x86>
 8010436:	2b00      	cmp	r3, #0
 8010438:	d002      	beq.n	8010440 <USBD_LL_SetupStage+0x4a>
 801043a:	2b01      	cmp	r3, #1
 801043c:	d00a      	beq.n	8010454 <USBD_LL_SetupStage+0x5e>
 801043e:	e01d      	b.n	801047c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010446:	4619      	mov	r1, r3
 8010448:	6878      	ldr	r0, [r7, #4]
 801044a:	f000 fb63 	bl	8010b14 <USBD_StdDevReq>
 801044e:	4603      	mov	r3, r0
 8010450:	73fb      	strb	r3, [r7, #15]
      break;
 8010452:	e020      	b.n	8010496 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801045a:	4619      	mov	r1, r3
 801045c:	6878      	ldr	r0, [r7, #4]
 801045e:	f000 fbcb 	bl	8010bf8 <USBD_StdItfReq>
 8010462:	4603      	mov	r3, r0
 8010464:	73fb      	strb	r3, [r7, #15]
      break;
 8010466:	e016      	b.n	8010496 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801046e:	4619      	mov	r1, r3
 8010470:	6878      	ldr	r0, [r7, #4]
 8010472:	f000 fc2d 	bl	8010cd0 <USBD_StdEPReq>
 8010476:	4603      	mov	r3, r0
 8010478:	73fb      	strb	r3, [r7, #15]
      break;
 801047a:	e00c      	b.n	8010496 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010482:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010486:	b2db      	uxtb	r3, r3
 8010488:	4619      	mov	r1, r3
 801048a:	6878      	ldr	r0, [r7, #4]
 801048c:	f001 fdd4 	bl	8012038 <USBD_LL_StallEP>
 8010490:	4603      	mov	r3, r0
 8010492:	73fb      	strb	r3, [r7, #15]
      break;
 8010494:	bf00      	nop
  }

  return ret;
 8010496:	7bfb      	ldrb	r3, [r7, #15]
}
 8010498:	4618      	mov	r0, r3
 801049a:	3710      	adds	r7, #16
 801049c:	46bd      	mov	sp, r7
 801049e:	bd80      	pop	{r7, pc}

080104a0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	b086      	sub	sp, #24
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	60f8      	str	r0, [r7, #12]
 80104a8:	460b      	mov	r3, r1
 80104aa:	607a      	str	r2, [r7, #4]
 80104ac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80104ae:	2300      	movs	r3, #0
 80104b0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80104b2:	7afb      	ldrb	r3, [r7, #11]
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d16e      	bne.n	8010596 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80104be:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80104c6:	2b03      	cmp	r3, #3
 80104c8:	f040 8098 	bne.w	80105fc <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80104cc:	693b      	ldr	r3, [r7, #16]
 80104ce:	689a      	ldr	r2, [r3, #8]
 80104d0:	693b      	ldr	r3, [r7, #16]
 80104d2:	68db      	ldr	r3, [r3, #12]
 80104d4:	429a      	cmp	r2, r3
 80104d6:	d913      	bls.n	8010500 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80104d8:	693b      	ldr	r3, [r7, #16]
 80104da:	689a      	ldr	r2, [r3, #8]
 80104dc:	693b      	ldr	r3, [r7, #16]
 80104de:	68db      	ldr	r3, [r3, #12]
 80104e0:	1ad2      	subs	r2, r2, r3
 80104e2:	693b      	ldr	r3, [r7, #16]
 80104e4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80104e6:	693b      	ldr	r3, [r7, #16]
 80104e8:	68da      	ldr	r2, [r3, #12]
 80104ea:	693b      	ldr	r3, [r7, #16]
 80104ec:	689b      	ldr	r3, [r3, #8]
 80104ee:	4293      	cmp	r3, r2
 80104f0:	bf28      	it	cs
 80104f2:	4613      	movcs	r3, r2
 80104f4:	461a      	mov	r2, r3
 80104f6:	6879      	ldr	r1, [r7, #4]
 80104f8:	68f8      	ldr	r0, [r7, #12]
 80104fa:	f001 f994 	bl	8011826 <USBD_CtlContinueRx>
 80104fe:	e07d      	b.n	80105fc <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010506:	f003 031f 	and.w	r3, r3, #31
 801050a:	2b02      	cmp	r3, #2
 801050c:	d014      	beq.n	8010538 <USBD_LL_DataOutStage+0x98>
 801050e:	2b02      	cmp	r3, #2
 8010510:	d81d      	bhi.n	801054e <USBD_LL_DataOutStage+0xae>
 8010512:	2b00      	cmp	r3, #0
 8010514:	d002      	beq.n	801051c <USBD_LL_DataOutStage+0x7c>
 8010516:	2b01      	cmp	r3, #1
 8010518:	d003      	beq.n	8010522 <USBD_LL_DataOutStage+0x82>
 801051a:	e018      	b.n	801054e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 801051c:	2300      	movs	r3, #0
 801051e:	75bb      	strb	r3, [r7, #22]
            break;
 8010520:	e018      	b.n	8010554 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010528:	b2db      	uxtb	r3, r3
 801052a:	4619      	mov	r1, r3
 801052c:	68f8      	ldr	r0, [r7, #12]
 801052e:	f000 fa64 	bl	80109fa <USBD_CoreFindIF>
 8010532:	4603      	mov	r3, r0
 8010534:	75bb      	strb	r3, [r7, #22]
            break;
 8010536:	e00d      	b.n	8010554 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801053e:	b2db      	uxtb	r3, r3
 8010540:	4619      	mov	r1, r3
 8010542:	68f8      	ldr	r0, [r7, #12]
 8010544:	f000 fa66 	bl	8010a14 <USBD_CoreFindEP>
 8010548:	4603      	mov	r3, r0
 801054a:	75bb      	strb	r3, [r7, #22]
            break;
 801054c:	e002      	b.n	8010554 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 801054e:	2300      	movs	r3, #0
 8010550:	75bb      	strb	r3, [r7, #22]
            break;
 8010552:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8010554:	7dbb      	ldrb	r3, [r7, #22]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d119      	bne.n	801058e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010560:	b2db      	uxtb	r3, r3
 8010562:	2b03      	cmp	r3, #3
 8010564:	d113      	bne.n	801058e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8010566:	7dba      	ldrb	r2, [r7, #22]
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	32ae      	adds	r2, #174	@ 0xae
 801056c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010570:	691b      	ldr	r3, [r3, #16]
 8010572:	2b00      	cmp	r3, #0
 8010574:	d00b      	beq.n	801058e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8010576:	7dba      	ldrb	r2, [r7, #22]
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 801057e:	7dba      	ldrb	r2, [r7, #22]
 8010580:	68fb      	ldr	r3, [r7, #12]
 8010582:	32ae      	adds	r2, #174	@ 0xae
 8010584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010588:	691b      	ldr	r3, [r3, #16]
 801058a:	68f8      	ldr	r0, [r7, #12]
 801058c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801058e:	68f8      	ldr	r0, [r7, #12]
 8010590:	f001 f95a 	bl	8011848 <USBD_CtlSendStatus>
 8010594:	e032      	b.n	80105fc <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8010596:	7afb      	ldrb	r3, [r7, #11]
 8010598:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801059c:	b2db      	uxtb	r3, r3
 801059e:	4619      	mov	r1, r3
 80105a0:	68f8      	ldr	r0, [r7, #12]
 80105a2:	f000 fa37 	bl	8010a14 <USBD_CoreFindEP>
 80105a6:	4603      	mov	r3, r0
 80105a8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80105aa:	7dbb      	ldrb	r3, [r7, #22]
 80105ac:	2bff      	cmp	r3, #255	@ 0xff
 80105ae:	d025      	beq.n	80105fc <USBD_LL_DataOutStage+0x15c>
 80105b0:	7dbb      	ldrb	r3, [r7, #22]
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	d122      	bne.n	80105fc <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80105bc:	b2db      	uxtb	r3, r3
 80105be:	2b03      	cmp	r3, #3
 80105c0:	d117      	bne.n	80105f2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80105c2:	7dba      	ldrb	r2, [r7, #22]
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	32ae      	adds	r2, #174	@ 0xae
 80105c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80105cc:	699b      	ldr	r3, [r3, #24]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d00f      	beq.n	80105f2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80105d2:	7dba      	ldrb	r2, [r7, #22]
 80105d4:	68fb      	ldr	r3, [r7, #12]
 80105d6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80105da:	7dba      	ldrb	r2, [r7, #22]
 80105dc:	68fb      	ldr	r3, [r7, #12]
 80105de:	32ae      	adds	r2, #174	@ 0xae
 80105e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80105e4:	699b      	ldr	r3, [r3, #24]
 80105e6:	7afa      	ldrb	r2, [r7, #11]
 80105e8:	4611      	mov	r1, r2
 80105ea:	68f8      	ldr	r0, [r7, #12]
 80105ec:	4798      	blx	r3
 80105ee:	4603      	mov	r3, r0
 80105f0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80105f2:	7dfb      	ldrb	r3, [r7, #23]
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d001      	beq.n	80105fc <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80105f8:	7dfb      	ldrb	r3, [r7, #23]
 80105fa:	e000      	b.n	80105fe <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80105fc:	2300      	movs	r3, #0
}
 80105fe:	4618      	mov	r0, r3
 8010600:	3718      	adds	r7, #24
 8010602:	46bd      	mov	sp, r7
 8010604:	bd80      	pop	{r7, pc}

08010606 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8010606:	b580      	push	{r7, lr}
 8010608:	b086      	sub	sp, #24
 801060a:	af00      	add	r7, sp, #0
 801060c:	60f8      	str	r0, [r7, #12]
 801060e:	460b      	mov	r3, r1
 8010610:	607a      	str	r2, [r7, #4]
 8010612:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8010614:	7afb      	ldrb	r3, [r7, #11]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d16f      	bne.n	80106fa <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	3314      	adds	r3, #20
 801061e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010626:	2b02      	cmp	r3, #2
 8010628:	d15a      	bne.n	80106e0 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801062a:	693b      	ldr	r3, [r7, #16]
 801062c:	689a      	ldr	r2, [r3, #8]
 801062e:	693b      	ldr	r3, [r7, #16]
 8010630:	68db      	ldr	r3, [r3, #12]
 8010632:	429a      	cmp	r2, r3
 8010634:	d914      	bls.n	8010660 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010636:	693b      	ldr	r3, [r7, #16]
 8010638:	689a      	ldr	r2, [r3, #8]
 801063a:	693b      	ldr	r3, [r7, #16]
 801063c:	68db      	ldr	r3, [r3, #12]
 801063e:	1ad2      	subs	r2, r2, r3
 8010640:	693b      	ldr	r3, [r7, #16]
 8010642:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010644:	693b      	ldr	r3, [r7, #16]
 8010646:	689b      	ldr	r3, [r3, #8]
 8010648:	461a      	mov	r2, r3
 801064a:	6879      	ldr	r1, [r7, #4]
 801064c:	68f8      	ldr	r0, [r7, #12]
 801064e:	f001 f8bc 	bl	80117ca <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010652:	2300      	movs	r3, #0
 8010654:	2200      	movs	r2, #0
 8010656:	2100      	movs	r1, #0
 8010658:	68f8      	ldr	r0, [r7, #12]
 801065a:	f001 fd97 	bl	801218c <USBD_LL_PrepareReceive>
 801065e:	e03f      	b.n	80106e0 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010660:	693b      	ldr	r3, [r7, #16]
 8010662:	68da      	ldr	r2, [r3, #12]
 8010664:	693b      	ldr	r3, [r7, #16]
 8010666:	689b      	ldr	r3, [r3, #8]
 8010668:	429a      	cmp	r2, r3
 801066a:	d11c      	bne.n	80106a6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801066c:	693b      	ldr	r3, [r7, #16]
 801066e:	685a      	ldr	r2, [r3, #4]
 8010670:	693b      	ldr	r3, [r7, #16]
 8010672:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8010674:	429a      	cmp	r2, r3
 8010676:	d316      	bcc.n	80106a6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8010678:	693b      	ldr	r3, [r7, #16]
 801067a:	685a      	ldr	r2, [r3, #4]
 801067c:	68fb      	ldr	r3, [r7, #12]
 801067e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010682:	429a      	cmp	r2, r3
 8010684:	d20f      	bcs.n	80106a6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8010686:	2200      	movs	r2, #0
 8010688:	2100      	movs	r1, #0
 801068a:	68f8      	ldr	r0, [r7, #12]
 801068c:	f001 f89d 	bl	80117ca <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010690:	68fb      	ldr	r3, [r7, #12]
 8010692:	2200      	movs	r2, #0
 8010694:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010698:	2300      	movs	r3, #0
 801069a:	2200      	movs	r2, #0
 801069c:	2100      	movs	r1, #0
 801069e:	68f8      	ldr	r0, [r7, #12]
 80106a0:	f001 fd74 	bl	801218c <USBD_LL_PrepareReceive>
 80106a4:	e01c      	b.n	80106e0 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80106ac:	b2db      	uxtb	r3, r3
 80106ae:	2b03      	cmp	r3, #3
 80106b0:	d10f      	bne.n	80106d2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80106b8:	68db      	ldr	r3, [r3, #12]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d009      	beq.n	80106d2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	2200      	movs	r2, #0
 80106c2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80106cc:	68db      	ldr	r3, [r3, #12]
 80106ce:	68f8      	ldr	r0, [r7, #12]
 80106d0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80106d2:	2180      	movs	r1, #128	@ 0x80
 80106d4:	68f8      	ldr	r0, [r7, #12]
 80106d6:	f001 fcaf 	bl	8012038 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80106da:	68f8      	ldr	r0, [r7, #12]
 80106dc:	f001 f8c7 	bl	801186e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d03a      	beq.n	8010760 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80106ea:	68f8      	ldr	r0, [r7, #12]
 80106ec:	f7ff fe42 	bl	8010374 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80106f0:	68fb      	ldr	r3, [r7, #12]
 80106f2:	2200      	movs	r2, #0
 80106f4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80106f8:	e032      	b.n	8010760 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80106fa:	7afb      	ldrb	r3, [r7, #11]
 80106fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010700:	b2db      	uxtb	r3, r3
 8010702:	4619      	mov	r1, r3
 8010704:	68f8      	ldr	r0, [r7, #12]
 8010706:	f000 f985 	bl	8010a14 <USBD_CoreFindEP>
 801070a:	4603      	mov	r3, r0
 801070c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801070e:	7dfb      	ldrb	r3, [r7, #23]
 8010710:	2bff      	cmp	r3, #255	@ 0xff
 8010712:	d025      	beq.n	8010760 <USBD_LL_DataInStage+0x15a>
 8010714:	7dfb      	ldrb	r3, [r7, #23]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d122      	bne.n	8010760 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801071a:	68fb      	ldr	r3, [r7, #12]
 801071c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010720:	b2db      	uxtb	r3, r3
 8010722:	2b03      	cmp	r3, #3
 8010724:	d11c      	bne.n	8010760 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8010726:	7dfa      	ldrb	r2, [r7, #23]
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	32ae      	adds	r2, #174	@ 0xae
 801072c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010730:	695b      	ldr	r3, [r3, #20]
 8010732:	2b00      	cmp	r3, #0
 8010734:	d014      	beq.n	8010760 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8010736:	7dfa      	ldrb	r2, [r7, #23]
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 801073e:	7dfa      	ldrb	r2, [r7, #23]
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	32ae      	adds	r2, #174	@ 0xae
 8010744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010748:	695b      	ldr	r3, [r3, #20]
 801074a:	7afa      	ldrb	r2, [r7, #11]
 801074c:	4611      	mov	r1, r2
 801074e:	68f8      	ldr	r0, [r7, #12]
 8010750:	4798      	blx	r3
 8010752:	4603      	mov	r3, r0
 8010754:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8010756:	7dbb      	ldrb	r3, [r7, #22]
 8010758:	2b00      	cmp	r3, #0
 801075a:	d001      	beq.n	8010760 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 801075c:	7dbb      	ldrb	r3, [r7, #22]
 801075e:	e000      	b.n	8010762 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8010760:	2300      	movs	r3, #0
}
 8010762:	4618      	mov	r0, r3
 8010764:	3718      	adds	r7, #24
 8010766:	46bd      	mov	sp, r7
 8010768:	bd80      	pop	{r7, pc}

0801076a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801076a:	b580      	push	{r7, lr}
 801076c:	b084      	sub	sp, #16
 801076e:	af00      	add	r7, sp, #0
 8010770:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8010772:	2300      	movs	r3, #0
 8010774:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	2201      	movs	r2, #1
 801077a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	2200      	movs	r2, #0
 8010782:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	2200      	movs	r2, #0
 801078a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	2200      	movs	r2, #0
 8010790:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	2200      	movs	r2, #0
 8010798:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d014      	beq.n	80107d0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107ac:	685b      	ldr	r3, [r3, #4]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d00e      	beq.n	80107d0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107b8:	685b      	ldr	r3, [r3, #4]
 80107ba:	687a      	ldr	r2, [r7, #4]
 80107bc:	6852      	ldr	r2, [r2, #4]
 80107be:	b2d2      	uxtb	r2, r2
 80107c0:	4611      	mov	r1, r2
 80107c2:	6878      	ldr	r0, [r7, #4]
 80107c4:	4798      	blx	r3
 80107c6:	4603      	mov	r3, r0
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d001      	beq.n	80107d0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80107cc:	2303      	movs	r3, #3
 80107ce:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80107d0:	2340      	movs	r3, #64	@ 0x40
 80107d2:	2200      	movs	r2, #0
 80107d4:	2100      	movs	r1, #0
 80107d6:	6878      	ldr	r0, [r7, #4]
 80107d8:	f001 fbe9 	bl	8011fae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	2201      	movs	r2, #1
 80107e0:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	2240      	movs	r2, #64	@ 0x40
 80107e8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80107ec:	2340      	movs	r3, #64	@ 0x40
 80107ee:	2200      	movs	r2, #0
 80107f0:	2180      	movs	r1, #128	@ 0x80
 80107f2:	6878      	ldr	r0, [r7, #4]
 80107f4:	f001 fbdb 	bl	8011fae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	2201      	movs	r2, #1
 80107fc:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	2240      	movs	r2, #64	@ 0x40
 8010802:	621a      	str	r2, [r3, #32]

  return ret;
 8010804:	7bfb      	ldrb	r3, [r7, #15]
}
 8010806:	4618      	mov	r0, r3
 8010808:	3710      	adds	r7, #16
 801080a:	46bd      	mov	sp, r7
 801080c:	bd80      	pop	{r7, pc}

0801080e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801080e:	b480      	push	{r7}
 8010810:	b083      	sub	sp, #12
 8010812:	af00      	add	r7, sp, #0
 8010814:	6078      	str	r0, [r7, #4]
 8010816:	460b      	mov	r3, r1
 8010818:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	78fa      	ldrb	r2, [r7, #3]
 801081e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010820:	2300      	movs	r3, #0
}
 8010822:	4618      	mov	r0, r3
 8010824:	370c      	adds	r7, #12
 8010826:	46bd      	mov	sp, r7
 8010828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801082c:	4770      	bx	lr

0801082e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801082e:	b480      	push	{r7}
 8010830:	b083      	sub	sp, #12
 8010832:	af00      	add	r7, sp, #0
 8010834:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801083c:	b2db      	uxtb	r3, r3
 801083e:	2b04      	cmp	r3, #4
 8010840:	d006      	beq.n	8010850 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010848:	b2da      	uxtb	r2, r3
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	2204      	movs	r2, #4
 8010854:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8010858:	2300      	movs	r3, #0
}
 801085a:	4618      	mov	r0, r3
 801085c:	370c      	adds	r7, #12
 801085e:	46bd      	mov	sp, r7
 8010860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010864:	4770      	bx	lr

08010866 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8010866:	b480      	push	{r7}
 8010868:	b083      	sub	sp, #12
 801086a:	af00      	add	r7, sp, #0
 801086c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010874:	b2db      	uxtb	r3, r3
 8010876:	2b04      	cmp	r3, #4
 8010878:	d106      	bne.n	8010888 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8010880:	b2da      	uxtb	r2, r3
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8010888:	2300      	movs	r3, #0
}
 801088a:	4618      	mov	r0, r3
 801088c:	370c      	adds	r7, #12
 801088e:	46bd      	mov	sp, r7
 8010890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010894:	4770      	bx	lr

08010896 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8010896:	b580      	push	{r7, lr}
 8010898:	b082      	sub	sp, #8
 801089a:	af00      	add	r7, sp, #0
 801089c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80108a4:	b2db      	uxtb	r3, r3
 80108a6:	2b03      	cmp	r3, #3
 80108a8:	d110      	bne.n	80108cc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d00b      	beq.n	80108cc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108ba:	69db      	ldr	r3, [r3, #28]
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d005      	beq.n	80108cc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108c6:	69db      	ldr	r3, [r3, #28]
 80108c8:	6878      	ldr	r0, [r7, #4]
 80108ca:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80108cc:	2300      	movs	r3, #0
}
 80108ce:	4618      	mov	r0, r3
 80108d0:	3708      	adds	r7, #8
 80108d2:	46bd      	mov	sp, r7
 80108d4:	bd80      	pop	{r7, pc}

080108d6 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80108d6:	b580      	push	{r7, lr}
 80108d8:	b082      	sub	sp, #8
 80108da:	af00      	add	r7, sp, #0
 80108dc:	6078      	str	r0, [r7, #4]
 80108de:	460b      	mov	r3, r1
 80108e0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	32ae      	adds	r2, #174	@ 0xae
 80108ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d101      	bne.n	80108f8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80108f4:	2303      	movs	r3, #3
 80108f6:	e01c      	b.n	8010932 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80108fe:	b2db      	uxtb	r3, r3
 8010900:	2b03      	cmp	r3, #3
 8010902:	d115      	bne.n	8010930 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	32ae      	adds	r2, #174	@ 0xae
 801090e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010912:	6a1b      	ldr	r3, [r3, #32]
 8010914:	2b00      	cmp	r3, #0
 8010916:	d00b      	beq.n	8010930 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	32ae      	adds	r2, #174	@ 0xae
 8010922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010926:	6a1b      	ldr	r3, [r3, #32]
 8010928:	78fa      	ldrb	r2, [r7, #3]
 801092a:	4611      	mov	r1, r2
 801092c:	6878      	ldr	r0, [r7, #4]
 801092e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010930:	2300      	movs	r3, #0
}
 8010932:	4618      	mov	r0, r3
 8010934:	3708      	adds	r7, #8
 8010936:	46bd      	mov	sp, r7
 8010938:	bd80      	pop	{r7, pc}

0801093a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801093a:	b580      	push	{r7, lr}
 801093c:	b082      	sub	sp, #8
 801093e:	af00      	add	r7, sp, #0
 8010940:	6078      	str	r0, [r7, #4]
 8010942:	460b      	mov	r3, r1
 8010944:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	32ae      	adds	r2, #174	@ 0xae
 8010950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010954:	2b00      	cmp	r3, #0
 8010956:	d101      	bne.n	801095c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8010958:	2303      	movs	r3, #3
 801095a:	e01c      	b.n	8010996 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010962:	b2db      	uxtb	r3, r3
 8010964:	2b03      	cmp	r3, #3
 8010966:	d115      	bne.n	8010994 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	32ae      	adds	r2, #174	@ 0xae
 8010972:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010978:	2b00      	cmp	r3, #0
 801097a:	d00b      	beq.n	8010994 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	32ae      	adds	r2, #174	@ 0xae
 8010986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801098a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801098c:	78fa      	ldrb	r2, [r7, #3]
 801098e:	4611      	mov	r1, r2
 8010990:	6878      	ldr	r0, [r7, #4]
 8010992:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010994:	2300      	movs	r3, #0
}
 8010996:	4618      	mov	r0, r3
 8010998:	3708      	adds	r7, #8
 801099a:	46bd      	mov	sp, r7
 801099c:	bd80      	pop	{r7, pc}

0801099e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 801099e:	b480      	push	{r7}
 80109a0:	b083      	sub	sp, #12
 80109a2:	af00      	add	r7, sp, #0
 80109a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80109a6:	2300      	movs	r3, #0
}
 80109a8:	4618      	mov	r0, r3
 80109aa:	370c      	adds	r7, #12
 80109ac:	46bd      	mov	sp, r7
 80109ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b2:	4770      	bx	lr

080109b4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80109b4:	b580      	push	{r7, lr}
 80109b6:	b084      	sub	sp, #16
 80109b8:	af00      	add	r7, sp, #0
 80109ba:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80109bc:	2300      	movs	r3, #0
 80109be:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	2201      	movs	r2, #1
 80109c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d00e      	beq.n	80109f0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80109d8:	685b      	ldr	r3, [r3, #4]
 80109da:	687a      	ldr	r2, [r7, #4]
 80109dc:	6852      	ldr	r2, [r2, #4]
 80109de:	b2d2      	uxtb	r2, r2
 80109e0:	4611      	mov	r1, r2
 80109e2:	6878      	ldr	r0, [r7, #4]
 80109e4:	4798      	blx	r3
 80109e6:	4603      	mov	r3, r0
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d001      	beq.n	80109f0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80109ec:	2303      	movs	r3, #3
 80109ee:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80109f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80109f2:	4618      	mov	r0, r3
 80109f4:	3710      	adds	r7, #16
 80109f6:	46bd      	mov	sp, r7
 80109f8:	bd80      	pop	{r7, pc}

080109fa <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80109fa:	b480      	push	{r7}
 80109fc:	b083      	sub	sp, #12
 80109fe:	af00      	add	r7, sp, #0
 8010a00:	6078      	str	r0, [r7, #4]
 8010a02:	460b      	mov	r3, r1
 8010a04:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010a06:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010a08:	4618      	mov	r0, r3
 8010a0a:	370c      	adds	r7, #12
 8010a0c:	46bd      	mov	sp, r7
 8010a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a12:	4770      	bx	lr

08010a14 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010a14:	b480      	push	{r7}
 8010a16:	b083      	sub	sp, #12
 8010a18:	af00      	add	r7, sp, #0
 8010a1a:	6078      	str	r0, [r7, #4]
 8010a1c:	460b      	mov	r3, r1
 8010a1e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010a20:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010a22:	4618      	mov	r0, r3
 8010a24:	370c      	adds	r7, #12
 8010a26:	46bd      	mov	sp, r7
 8010a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a2c:	4770      	bx	lr

08010a2e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8010a2e:	b580      	push	{r7, lr}
 8010a30:	b086      	sub	sp, #24
 8010a32:	af00      	add	r7, sp, #0
 8010a34:	6078      	str	r0, [r7, #4]
 8010a36:	460b      	mov	r3, r1
 8010a38:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8010a42:	2300      	movs	r3, #0
 8010a44:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	885b      	ldrh	r3, [r3, #2]
 8010a4a:	b29b      	uxth	r3, r3
 8010a4c:	68fa      	ldr	r2, [r7, #12]
 8010a4e:	7812      	ldrb	r2, [r2, #0]
 8010a50:	4293      	cmp	r3, r2
 8010a52:	d91f      	bls.n	8010a94 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8010a54:	68fb      	ldr	r3, [r7, #12]
 8010a56:	781b      	ldrb	r3, [r3, #0]
 8010a58:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8010a5a:	e013      	b.n	8010a84 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8010a5c:	f107 030a 	add.w	r3, r7, #10
 8010a60:	4619      	mov	r1, r3
 8010a62:	6978      	ldr	r0, [r7, #20]
 8010a64:	f000 f81b 	bl	8010a9e <USBD_GetNextDesc>
 8010a68:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010a6a:	697b      	ldr	r3, [r7, #20]
 8010a6c:	785b      	ldrb	r3, [r3, #1]
 8010a6e:	2b05      	cmp	r3, #5
 8010a70:	d108      	bne.n	8010a84 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8010a72:	697b      	ldr	r3, [r7, #20]
 8010a74:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8010a76:	693b      	ldr	r3, [r7, #16]
 8010a78:	789b      	ldrb	r3, [r3, #2]
 8010a7a:	78fa      	ldrb	r2, [r7, #3]
 8010a7c:	429a      	cmp	r2, r3
 8010a7e:	d008      	beq.n	8010a92 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8010a80:	2300      	movs	r3, #0
 8010a82:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	885b      	ldrh	r3, [r3, #2]
 8010a88:	b29a      	uxth	r2, r3
 8010a8a:	897b      	ldrh	r3, [r7, #10]
 8010a8c:	429a      	cmp	r2, r3
 8010a8e:	d8e5      	bhi.n	8010a5c <USBD_GetEpDesc+0x2e>
 8010a90:	e000      	b.n	8010a94 <USBD_GetEpDesc+0x66>
          break;
 8010a92:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8010a94:	693b      	ldr	r3, [r7, #16]
}
 8010a96:	4618      	mov	r0, r3
 8010a98:	3718      	adds	r7, #24
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	bd80      	pop	{r7, pc}

08010a9e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8010a9e:	b480      	push	{r7}
 8010aa0:	b085      	sub	sp, #20
 8010aa2:	af00      	add	r7, sp, #0
 8010aa4:	6078      	str	r0, [r7, #4]
 8010aa6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8010aac:	683b      	ldr	r3, [r7, #0]
 8010aae:	881b      	ldrh	r3, [r3, #0]
 8010ab0:	68fa      	ldr	r2, [r7, #12]
 8010ab2:	7812      	ldrb	r2, [r2, #0]
 8010ab4:	4413      	add	r3, r2
 8010ab6:	b29a      	uxth	r2, r3
 8010ab8:	683b      	ldr	r3, [r7, #0]
 8010aba:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	781b      	ldrb	r3, [r3, #0]
 8010ac0:	461a      	mov	r2, r3
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	4413      	add	r3, r2
 8010ac6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8010ac8:	68fb      	ldr	r3, [r7, #12]
}
 8010aca:	4618      	mov	r0, r3
 8010acc:	3714      	adds	r7, #20
 8010ace:	46bd      	mov	sp, r7
 8010ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ad4:	4770      	bx	lr

08010ad6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8010ad6:	b480      	push	{r7}
 8010ad8:	b087      	sub	sp, #28
 8010ada:	af00      	add	r7, sp, #0
 8010adc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010ae2:	697b      	ldr	r3, [r7, #20]
 8010ae4:	781b      	ldrb	r3, [r3, #0]
 8010ae6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010ae8:	697b      	ldr	r3, [r7, #20]
 8010aea:	3301      	adds	r3, #1
 8010aec:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8010aee:	697b      	ldr	r3, [r7, #20]
 8010af0:	781b      	ldrb	r3, [r3, #0]
 8010af2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010af4:	8a3b      	ldrh	r3, [r7, #16]
 8010af6:	021b      	lsls	r3, r3, #8
 8010af8:	b21a      	sxth	r2, r3
 8010afa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010afe:	4313      	orrs	r3, r2
 8010b00:	b21b      	sxth	r3, r3
 8010b02:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010b04:	89fb      	ldrh	r3, [r7, #14]
}
 8010b06:	4618      	mov	r0, r3
 8010b08:	371c      	adds	r7, #28
 8010b0a:	46bd      	mov	sp, r7
 8010b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b10:	4770      	bx	lr
	...

08010b14 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010b14:	b580      	push	{r7, lr}
 8010b16:	b084      	sub	sp, #16
 8010b18:	af00      	add	r7, sp, #0
 8010b1a:	6078      	str	r0, [r7, #4]
 8010b1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010b1e:	2300      	movs	r3, #0
 8010b20:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010b22:	683b      	ldr	r3, [r7, #0]
 8010b24:	781b      	ldrb	r3, [r3, #0]
 8010b26:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010b2a:	2b40      	cmp	r3, #64	@ 0x40
 8010b2c:	d005      	beq.n	8010b3a <USBD_StdDevReq+0x26>
 8010b2e:	2b40      	cmp	r3, #64	@ 0x40
 8010b30:	d857      	bhi.n	8010be2 <USBD_StdDevReq+0xce>
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d00f      	beq.n	8010b56 <USBD_StdDevReq+0x42>
 8010b36:	2b20      	cmp	r3, #32
 8010b38:	d153      	bne.n	8010be2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	32ae      	adds	r2, #174	@ 0xae
 8010b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b48:	689b      	ldr	r3, [r3, #8]
 8010b4a:	6839      	ldr	r1, [r7, #0]
 8010b4c:	6878      	ldr	r0, [r7, #4]
 8010b4e:	4798      	blx	r3
 8010b50:	4603      	mov	r3, r0
 8010b52:	73fb      	strb	r3, [r7, #15]
      break;
 8010b54:	e04a      	b.n	8010bec <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010b56:	683b      	ldr	r3, [r7, #0]
 8010b58:	785b      	ldrb	r3, [r3, #1]
 8010b5a:	2b09      	cmp	r3, #9
 8010b5c:	d83b      	bhi.n	8010bd6 <USBD_StdDevReq+0xc2>
 8010b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8010b64 <USBD_StdDevReq+0x50>)
 8010b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b64:	08010bb9 	.word	0x08010bb9
 8010b68:	08010bcd 	.word	0x08010bcd
 8010b6c:	08010bd7 	.word	0x08010bd7
 8010b70:	08010bc3 	.word	0x08010bc3
 8010b74:	08010bd7 	.word	0x08010bd7
 8010b78:	08010b97 	.word	0x08010b97
 8010b7c:	08010b8d 	.word	0x08010b8d
 8010b80:	08010bd7 	.word	0x08010bd7
 8010b84:	08010baf 	.word	0x08010baf
 8010b88:	08010ba1 	.word	0x08010ba1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010b8c:	6839      	ldr	r1, [r7, #0]
 8010b8e:	6878      	ldr	r0, [r7, #4]
 8010b90:	f000 fa3c 	bl	801100c <USBD_GetDescriptor>
          break;
 8010b94:	e024      	b.n	8010be0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8010b96:	6839      	ldr	r1, [r7, #0]
 8010b98:	6878      	ldr	r0, [r7, #4]
 8010b9a:	f000 fba1 	bl	80112e0 <USBD_SetAddress>
          break;
 8010b9e:	e01f      	b.n	8010be0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010ba0:	6839      	ldr	r1, [r7, #0]
 8010ba2:	6878      	ldr	r0, [r7, #4]
 8010ba4:	f000 fbe0 	bl	8011368 <USBD_SetConfig>
 8010ba8:	4603      	mov	r3, r0
 8010baa:	73fb      	strb	r3, [r7, #15]
          break;
 8010bac:	e018      	b.n	8010be0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010bae:	6839      	ldr	r1, [r7, #0]
 8010bb0:	6878      	ldr	r0, [r7, #4]
 8010bb2:	f000 fc83 	bl	80114bc <USBD_GetConfig>
          break;
 8010bb6:	e013      	b.n	8010be0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010bb8:	6839      	ldr	r1, [r7, #0]
 8010bba:	6878      	ldr	r0, [r7, #4]
 8010bbc:	f000 fcb4 	bl	8011528 <USBD_GetStatus>
          break;
 8010bc0:	e00e      	b.n	8010be0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8010bc2:	6839      	ldr	r1, [r7, #0]
 8010bc4:	6878      	ldr	r0, [r7, #4]
 8010bc6:	f000 fce3 	bl	8011590 <USBD_SetFeature>
          break;
 8010bca:	e009      	b.n	8010be0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010bcc:	6839      	ldr	r1, [r7, #0]
 8010bce:	6878      	ldr	r0, [r7, #4]
 8010bd0:	f000 fd07 	bl	80115e2 <USBD_ClrFeature>
          break;
 8010bd4:	e004      	b.n	8010be0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8010bd6:	6839      	ldr	r1, [r7, #0]
 8010bd8:	6878      	ldr	r0, [r7, #4]
 8010bda:	f000 fd5e 	bl	801169a <USBD_CtlError>
          break;
 8010bde:	bf00      	nop
      }
      break;
 8010be0:	e004      	b.n	8010bec <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8010be2:	6839      	ldr	r1, [r7, #0]
 8010be4:	6878      	ldr	r0, [r7, #4]
 8010be6:	f000 fd58 	bl	801169a <USBD_CtlError>
      break;
 8010bea:	bf00      	nop
  }

  return ret;
 8010bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8010bee:	4618      	mov	r0, r3
 8010bf0:	3710      	adds	r7, #16
 8010bf2:	46bd      	mov	sp, r7
 8010bf4:	bd80      	pop	{r7, pc}
 8010bf6:	bf00      	nop

08010bf8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010bf8:	b580      	push	{r7, lr}
 8010bfa:	b084      	sub	sp, #16
 8010bfc:	af00      	add	r7, sp, #0
 8010bfe:	6078      	str	r0, [r7, #4]
 8010c00:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010c02:	2300      	movs	r3, #0
 8010c04:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010c06:	683b      	ldr	r3, [r7, #0]
 8010c08:	781b      	ldrb	r3, [r3, #0]
 8010c0a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010c0e:	2b40      	cmp	r3, #64	@ 0x40
 8010c10:	d005      	beq.n	8010c1e <USBD_StdItfReq+0x26>
 8010c12:	2b40      	cmp	r3, #64	@ 0x40
 8010c14:	d852      	bhi.n	8010cbc <USBD_StdItfReq+0xc4>
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d001      	beq.n	8010c1e <USBD_StdItfReq+0x26>
 8010c1a:	2b20      	cmp	r3, #32
 8010c1c:	d14e      	bne.n	8010cbc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010c24:	b2db      	uxtb	r3, r3
 8010c26:	3b01      	subs	r3, #1
 8010c28:	2b02      	cmp	r3, #2
 8010c2a:	d840      	bhi.n	8010cae <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010c2c:	683b      	ldr	r3, [r7, #0]
 8010c2e:	889b      	ldrh	r3, [r3, #4]
 8010c30:	b2db      	uxtb	r3, r3
 8010c32:	2b01      	cmp	r3, #1
 8010c34:	d836      	bhi.n	8010ca4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8010c36:	683b      	ldr	r3, [r7, #0]
 8010c38:	889b      	ldrh	r3, [r3, #4]
 8010c3a:	b2db      	uxtb	r3, r3
 8010c3c:	4619      	mov	r1, r3
 8010c3e:	6878      	ldr	r0, [r7, #4]
 8010c40:	f7ff fedb 	bl	80109fa <USBD_CoreFindIF>
 8010c44:	4603      	mov	r3, r0
 8010c46:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010c48:	7bbb      	ldrb	r3, [r7, #14]
 8010c4a:	2bff      	cmp	r3, #255	@ 0xff
 8010c4c:	d01d      	beq.n	8010c8a <USBD_StdItfReq+0x92>
 8010c4e:	7bbb      	ldrb	r3, [r7, #14]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d11a      	bne.n	8010c8a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8010c54:	7bba      	ldrb	r2, [r7, #14]
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	32ae      	adds	r2, #174	@ 0xae
 8010c5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c5e:	689b      	ldr	r3, [r3, #8]
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d00f      	beq.n	8010c84 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8010c64:	7bba      	ldrb	r2, [r7, #14]
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010c6c:	7bba      	ldrb	r2, [r7, #14]
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	32ae      	adds	r2, #174	@ 0xae
 8010c72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c76:	689b      	ldr	r3, [r3, #8]
 8010c78:	6839      	ldr	r1, [r7, #0]
 8010c7a:	6878      	ldr	r0, [r7, #4]
 8010c7c:	4798      	blx	r3
 8010c7e:	4603      	mov	r3, r0
 8010c80:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010c82:	e004      	b.n	8010c8e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8010c84:	2303      	movs	r3, #3
 8010c86:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010c88:	e001      	b.n	8010c8e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8010c8a:	2303      	movs	r3, #3
 8010c8c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010c8e:	683b      	ldr	r3, [r7, #0]
 8010c90:	88db      	ldrh	r3, [r3, #6]
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d110      	bne.n	8010cb8 <USBD_StdItfReq+0xc0>
 8010c96:	7bfb      	ldrb	r3, [r7, #15]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d10d      	bne.n	8010cb8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8010c9c:	6878      	ldr	r0, [r7, #4]
 8010c9e:	f000 fdd3 	bl	8011848 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8010ca2:	e009      	b.n	8010cb8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8010ca4:	6839      	ldr	r1, [r7, #0]
 8010ca6:	6878      	ldr	r0, [r7, #4]
 8010ca8:	f000 fcf7 	bl	801169a <USBD_CtlError>
          break;
 8010cac:	e004      	b.n	8010cb8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8010cae:	6839      	ldr	r1, [r7, #0]
 8010cb0:	6878      	ldr	r0, [r7, #4]
 8010cb2:	f000 fcf2 	bl	801169a <USBD_CtlError>
          break;
 8010cb6:	e000      	b.n	8010cba <USBD_StdItfReq+0xc2>
          break;
 8010cb8:	bf00      	nop
      }
      break;
 8010cba:	e004      	b.n	8010cc6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8010cbc:	6839      	ldr	r1, [r7, #0]
 8010cbe:	6878      	ldr	r0, [r7, #4]
 8010cc0:	f000 fceb 	bl	801169a <USBD_CtlError>
      break;
 8010cc4:	bf00      	nop
  }

  return ret;
 8010cc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8010cc8:	4618      	mov	r0, r3
 8010cca:	3710      	adds	r7, #16
 8010ccc:	46bd      	mov	sp, r7
 8010cce:	bd80      	pop	{r7, pc}

08010cd0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	b084      	sub	sp, #16
 8010cd4:	af00      	add	r7, sp, #0
 8010cd6:	6078      	str	r0, [r7, #4]
 8010cd8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8010cda:	2300      	movs	r3, #0
 8010cdc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8010cde:	683b      	ldr	r3, [r7, #0]
 8010ce0:	889b      	ldrh	r3, [r3, #4]
 8010ce2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010ce4:	683b      	ldr	r3, [r7, #0]
 8010ce6:	781b      	ldrb	r3, [r3, #0]
 8010ce8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010cec:	2b40      	cmp	r3, #64	@ 0x40
 8010cee:	d007      	beq.n	8010d00 <USBD_StdEPReq+0x30>
 8010cf0:	2b40      	cmp	r3, #64	@ 0x40
 8010cf2:	f200 817f 	bhi.w	8010ff4 <USBD_StdEPReq+0x324>
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d02a      	beq.n	8010d50 <USBD_StdEPReq+0x80>
 8010cfa:	2b20      	cmp	r3, #32
 8010cfc:	f040 817a 	bne.w	8010ff4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8010d00:	7bbb      	ldrb	r3, [r7, #14]
 8010d02:	4619      	mov	r1, r3
 8010d04:	6878      	ldr	r0, [r7, #4]
 8010d06:	f7ff fe85 	bl	8010a14 <USBD_CoreFindEP>
 8010d0a:	4603      	mov	r3, r0
 8010d0c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010d0e:	7b7b      	ldrb	r3, [r7, #13]
 8010d10:	2bff      	cmp	r3, #255	@ 0xff
 8010d12:	f000 8174 	beq.w	8010ffe <USBD_StdEPReq+0x32e>
 8010d16:	7b7b      	ldrb	r3, [r7, #13]
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	f040 8170 	bne.w	8010ffe <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8010d1e:	7b7a      	ldrb	r2, [r7, #13]
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8010d26:	7b7a      	ldrb	r2, [r7, #13]
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	32ae      	adds	r2, #174	@ 0xae
 8010d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d30:	689b      	ldr	r3, [r3, #8]
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	f000 8163 	beq.w	8010ffe <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8010d38:	7b7a      	ldrb	r2, [r7, #13]
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	32ae      	adds	r2, #174	@ 0xae
 8010d3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010d42:	689b      	ldr	r3, [r3, #8]
 8010d44:	6839      	ldr	r1, [r7, #0]
 8010d46:	6878      	ldr	r0, [r7, #4]
 8010d48:	4798      	blx	r3
 8010d4a:	4603      	mov	r3, r0
 8010d4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8010d4e:	e156      	b.n	8010ffe <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010d50:	683b      	ldr	r3, [r7, #0]
 8010d52:	785b      	ldrb	r3, [r3, #1]
 8010d54:	2b03      	cmp	r3, #3
 8010d56:	d008      	beq.n	8010d6a <USBD_StdEPReq+0x9a>
 8010d58:	2b03      	cmp	r3, #3
 8010d5a:	f300 8145 	bgt.w	8010fe8 <USBD_StdEPReq+0x318>
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	f000 809b 	beq.w	8010e9a <USBD_StdEPReq+0x1ca>
 8010d64:	2b01      	cmp	r3, #1
 8010d66:	d03c      	beq.n	8010de2 <USBD_StdEPReq+0x112>
 8010d68:	e13e      	b.n	8010fe8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d70:	b2db      	uxtb	r3, r3
 8010d72:	2b02      	cmp	r3, #2
 8010d74:	d002      	beq.n	8010d7c <USBD_StdEPReq+0xac>
 8010d76:	2b03      	cmp	r3, #3
 8010d78:	d016      	beq.n	8010da8 <USBD_StdEPReq+0xd8>
 8010d7a:	e02c      	b.n	8010dd6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010d7c:	7bbb      	ldrb	r3, [r7, #14]
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d00d      	beq.n	8010d9e <USBD_StdEPReq+0xce>
 8010d82:	7bbb      	ldrb	r3, [r7, #14]
 8010d84:	2b80      	cmp	r3, #128	@ 0x80
 8010d86:	d00a      	beq.n	8010d9e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010d88:	7bbb      	ldrb	r3, [r7, #14]
 8010d8a:	4619      	mov	r1, r3
 8010d8c:	6878      	ldr	r0, [r7, #4]
 8010d8e:	f001 f953 	bl	8012038 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010d92:	2180      	movs	r1, #128	@ 0x80
 8010d94:	6878      	ldr	r0, [r7, #4]
 8010d96:	f001 f94f 	bl	8012038 <USBD_LL_StallEP>
 8010d9a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010d9c:	e020      	b.n	8010de0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8010d9e:	6839      	ldr	r1, [r7, #0]
 8010da0:	6878      	ldr	r0, [r7, #4]
 8010da2:	f000 fc7a 	bl	801169a <USBD_CtlError>
              break;
 8010da6:	e01b      	b.n	8010de0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010da8:	683b      	ldr	r3, [r7, #0]
 8010daa:	885b      	ldrh	r3, [r3, #2]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d10e      	bne.n	8010dce <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010db0:	7bbb      	ldrb	r3, [r7, #14]
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d00b      	beq.n	8010dce <USBD_StdEPReq+0xfe>
 8010db6:	7bbb      	ldrb	r3, [r7, #14]
 8010db8:	2b80      	cmp	r3, #128	@ 0x80
 8010dba:	d008      	beq.n	8010dce <USBD_StdEPReq+0xfe>
 8010dbc:	683b      	ldr	r3, [r7, #0]
 8010dbe:	88db      	ldrh	r3, [r3, #6]
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d104      	bne.n	8010dce <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010dc4:	7bbb      	ldrb	r3, [r7, #14]
 8010dc6:	4619      	mov	r1, r3
 8010dc8:	6878      	ldr	r0, [r7, #4]
 8010dca:	f001 f935 	bl	8012038 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8010dce:	6878      	ldr	r0, [r7, #4]
 8010dd0:	f000 fd3a 	bl	8011848 <USBD_CtlSendStatus>

              break;
 8010dd4:	e004      	b.n	8010de0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8010dd6:	6839      	ldr	r1, [r7, #0]
 8010dd8:	6878      	ldr	r0, [r7, #4]
 8010dda:	f000 fc5e 	bl	801169a <USBD_CtlError>
              break;
 8010dde:	bf00      	nop
          }
          break;
 8010de0:	e107      	b.n	8010ff2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010de8:	b2db      	uxtb	r3, r3
 8010dea:	2b02      	cmp	r3, #2
 8010dec:	d002      	beq.n	8010df4 <USBD_StdEPReq+0x124>
 8010dee:	2b03      	cmp	r3, #3
 8010df0:	d016      	beq.n	8010e20 <USBD_StdEPReq+0x150>
 8010df2:	e04b      	b.n	8010e8c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010df4:	7bbb      	ldrb	r3, [r7, #14]
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d00d      	beq.n	8010e16 <USBD_StdEPReq+0x146>
 8010dfa:	7bbb      	ldrb	r3, [r7, #14]
 8010dfc:	2b80      	cmp	r3, #128	@ 0x80
 8010dfe:	d00a      	beq.n	8010e16 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010e00:	7bbb      	ldrb	r3, [r7, #14]
 8010e02:	4619      	mov	r1, r3
 8010e04:	6878      	ldr	r0, [r7, #4]
 8010e06:	f001 f917 	bl	8012038 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010e0a:	2180      	movs	r1, #128	@ 0x80
 8010e0c:	6878      	ldr	r0, [r7, #4]
 8010e0e:	f001 f913 	bl	8012038 <USBD_LL_StallEP>
 8010e12:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010e14:	e040      	b.n	8010e98 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8010e16:	6839      	ldr	r1, [r7, #0]
 8010e18:	6878      	ldr	r0, [r7, #4]
 8010e1a:	f000 fc3e 	bl	801169a <USBD_CtlError>
              break;
 8010e1e:	e03b      	b.n	8010e98 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010e20:	683b      	ldr	r3, [r7, #0]
 8010e22:	885b      	ldrh	r3, [r3, #2]
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d136      	bne.n	8010e96 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8010e28:	7bbb      	ldrb	r3, [r7, #14]
 8010e2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	d004      	beq.n	8010e3c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010e32:	7bbb      	ldrb	r3, [r7, #14]
 8010e34:	4619      	mov	r1, r3
 8010e36:	6878      	ldr	r0, [r7, #4]
 8010e38:	f001 f91d 	bl	8012076 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010e3c:	6878      	ldr	r0, [r7, #4]
 8010e3e:	f000 fd03 	bl	8011848 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8010e42:	7bbb      	ldrb	r3, [r7, #14]
 8010e44:	4619      	mov	r1, r3
 8010e46:	6878      	ldr	r0, [r7, #4]
 8010e48:	f7ff fde4 	bl	8010a14 <USBD_CoreFindEP>
 8010e4c:	4603      	mov	r3, r0
 8010e4e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010e50:	7b7b      	ldrb	r3, [r7, #13]
 8010e52:	2bff      	cmp	r3, #255	@ 0xff
 8010e54:	d01f      	beq.n	8010e96 <USBD_StdEPReq+0x1c6>
 8010e56:	7b7b      	ldrb	r3, [r7, #13]
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d11c      	bne.n	8010e96 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8010e5c:	7b7a      	ldrb	r2, [r7, #13]
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8010e64:	7b7a      	ldrb	r2, [r7, #13]
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	32ae      	adds	r2, #174	@ 0xae
 8010e6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e6e:	689b      	ldr	r3, [r3, #8]
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d010      	beq.n	8010e96 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010e74:	7b7a      	ldrb	r2, [r7, #13]
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	32ae      	adds	r2, #174	@ 0xae
 8010e7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e7e:	689b      	ldr	r3, [r3, #8]
 8010e80:	6839      	ldr	r1, [r7, #0]
 8010e82:	6878      	ldr	r0, [r7, #4]
 8010e84:	4798      	blx	r3
 8010e86:	4603      	mov	r3, r0
 8010e88:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8010e8a:	e004      	b.n	8010e96 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8010e8c:	6839      	ldr	r1, [r7, #0]
 8010e8e:	6878      	ldr	r0, [r7, #4]
 8010e90:	f000 fc03 	bl	801169a <USBD_CtlError>
              break;
 8010e94:	e000      	b.n	8010e98 <USBD_StdEPReq+0x1c8>
              break;
 8010e96:	bf00      	nop
          }
          break;
 8010e98:	e0ab      	b.n	8010ff2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010ea0:	b2db      	uxtb	r3, r3
 8010ea2:	2b02      	cmp	r3, #2
 8010ea4:	d002      	beq.n	8010eac <USBD_StdEPReq+0x1dc>
 8010ea6:	2b03      	cmp	r3, #3
 8010ea8:	d032      	beq.n	8010f10 <USBD_StdEPReq+0x240>
 8010eaa:	e097      	b.n	8010fdc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010eac:	7bbb      	ldrb	r3, [r7, #14]
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d007      	beq.n	8010ec2 <USBD_StdEPReq+0x1f2>
 8010eb2:	7bbb      	ldrb	r3, [r7, #14]
 8010eb4:	2b80      	cmp	r3, #128	@ 0x80
 8010eb6:	d004      	beq.n	8010ec2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8010eb8:	6839      	ldr	r1, [r7, #0]
 8010eba:	6878      	ldr	r0, [r7, #4]
 8010ebc:	f000 fbed 	bl	801169a <USBD_CtlError>
                break;
 8010ec0:	e091      	b.n	8010fe6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010ec2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	da0b      	bge.n	8010ee2 <USBD_StdEPReq+0x212>
 8010eca:	7bbb      	ldrb	r3, [r7, #14]
 8010ecc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010ed0:	4613      	mov	r3, r2
 8010ed2:	009b      	lsls	r3, r3, #2
 8010ed4:	4413      	add	r3, r2
 8010ed6:	009b      	lsls	r3, r3, #2
 8010ed8:	3310      	adds	r3, #16
 8010eda:	687a      	ldr	r2, [r7, #4]
 8010edc:	4413      	add	r3, r2
 8010ede:	3304      	adds	r3, #4
 8010ee0:	e00b      	b.n	8010efa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010ee2:	7bbb      	ldrb	r3, [r7, #14]
 8010ee4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010ee8:	4613      	mov	r3, r2
 8010eea:	009b      	lsls	r3, r3, #2
 8010eec:	4413      	add	r3, r2
 8010eee:	009b      	lsls	r3, r3, #2
 8010ef0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010ef4:	687a      	ldr	r2, [r7, #4]
 8010ef6:	4413      	add	r3, r2
 8010ef8:	3304      	adds	r3, #4
 8010efa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8010efc:	68bb      	ldr	r3, [r7, #8]
 8010efe:	2200      	movs	r2, #0
 8010f00:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010f02:	68bb      	ldr	r3, [r7, #8]
 8010f04:	2202      	movs	r2, #2
 8010f06:	4619      	mov	r1, r3
 8010f08:	6878      	ldr	r0, [r7, #4]
 8010f0a:	f000 fc43 	bl	8011794 <USBD_CtlSendData>
              break;
 8010f0e:	e06a      	b.n	8010fe6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8010f10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	da11      	bge.n	8010f3c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010f18:	7bbb      	ldrb	r3, [r7, #14]
 8010f1a:	f003 020f 	and.w	r2, r3, #15
 8010f1e:	6879      	ldr	r1, [r7, #4]
 8010f20:	4613      	mov	r3, r2
 8010f22:	009b      	lsls	r3, r3, #2
 8010f24:	4413      	add	r3, r2
 8010f26:	009b      	lsls	r3, r3, #2
 8010f28:	440b      	add	r3, r1
 8010f2a:	3324      	adds	r3, #36	@ 0x24
 8010f2c:	881b      	ldrh	r3, [r3, #0]
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d117      	bne.n	8010f62 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8010f32:	6839      	ldr	r1, [r7, #0]
 8010f34:	6878      	ldr	r0, [r7, #4]
 8010f36:	f000 fbb0 	bl	801169a <USBD_CtlError>
                  break;
 8010f3a:	e054      	b.n	8010fe6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010f3c:	7bbb      	ldrb	r3, [r7, #14]
 8010f3e:	f003 020f 	and.w	r2, r3, #15
 8010f42:	6879      	ldr	r1, [r7, #4]
 8010f44:	4613      	mov	r3, r2
 8010f46:	009b      	lsls	r3, r3, #2
 8010f48:	4413      	add	r3, r2
 8010f4a:	009b      	lsls	r3, r3, #2
 8010f4c:	440b      	add	r3, r1
 8010f4e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010f52:	881b      	ldrh	r3, [r3, #0]
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	d104      	bne.n	8010f62 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8010f58:	6839      	ldr	r1, [r7, #0]
 8010f5a:	6878      	ldr	r0, [r7, #4]
 8010f5c:	f000 fb9d 	bl	801169a <USBD_CtlError>
                  break;
 8010f60:	e041      	b.n	8010fe6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010f62:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	da0b      	bge.n	8010f82 <USBD_StdEPReq+0x2b2>
 8010f6a:	7bbb      	ldrb	r3, [r7, #14]
 8010f6c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010f70:	4613      	mov	r3, r2
 8010f72:	009b      	lsls	r3, r3, #2
 8010f74:	4413      	add	r3, r2
 8010f76:	009b      	lsls	r3, r3, #2
 8010f78:	3310      	adds	r3, #16
 8010f7a:	687a      	ldr	r2, [r7, #4]
 8010f7c:	4413      	add	r3, r2
 8010f7e:	3304      	adds	r3, #4
 8010f80:	e00b      	b.n	8010f9a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010f82:	7bbb      	ldrb	r3, [r7, #14]
 8010f84:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010f88:	4613      	mov	r3, r2
 8010f8a:	009b      	lsls	r3, r3, #2
 8010f8c:	4413      	add	r3, r2
 8010f8e:	009b      	lsls	r3, r3, #2
 8010f90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010f94:	687a      	ldr	r2, [r7, #4]
 8010f96:	4413      	add	r3, r2
 8010f98:	3304      	adds	r3, #4
 8010f9a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010f9c:	7bbb      	ldrb	r3, [r7, #14]
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d002      	beq.n	8010fa8 <USBD_StdEPReq+0x2d8>
 8010fa2:	7bbb      	ldrb	r3, [r7, #14]
 8010fa4:	2b80      	cmp	r3, #128	@ 0x80
 8010fa6:	d103      	bne.n	8010fb0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8010fa8:	68bb      	ldr	r3, [r7, #8]
 8010faa:	2200      	movs	r2, #0
 8010fac:	601a      	str	r2, [r3, #0]
 8010fae:	e00e      	b.n	8010fce <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010fb0:	7bbb      	ldrb	r3, [r7, #14]
 8010fb2:	4619      	mov	r1, r3
 8010fb4:	6878      	ldr	r0, [r7, #4]
 8010fb6:	f001 f87d 	bl	80120b4 <USBD_LL_IsStallEP>
 8010fba:	4603      	mov	r3, r0
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d003      	beq.n	8010fc8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8010fc0:	68bb      	ldr	r3, [r7, #8]
 8010fc2:	2201      	movs	r2, #1
 8010fc4:	601a      	str	r2, [r3, #0]
 8010fc6:	e002      	b.n	8010fce <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8010fc8:	68bb      	ldr	r3, [r7, #8]
 8010fca:	2200      	movs	r2, #0
 8010fcc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010fce:	68bb      	ldr	r3, [r7, #8]
 8010fd0:	2202      	movs	r2, #2
 8010fd2:	4619      	mov	r1, r3
 8010fd4:	6878      	ldr	r0, [r7, #4]
 8010fd6:	f000 fbdd 	bl	8011794 <USBD_CtlSendData>
              break;
 8010fda:	e004      	b.n	8010fe6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8010fdc:	6839      	ldr	r1, [r7, #0]
 8010fde:	6878      	ldr	r0, [r7, #4]
 8010fe0:	f000 fb5b 	bl	801169a <USBD_CtlError>
              break;
 8010fe4:	bf00      	nop
          }
          break;
 8010fe6:	e004      	b.n	8010ff2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8010fe8:	6839      	ldr	r1, [r7, #0]
 8010fea:	6878      	ldr	r0, [r7, #4]
 8010fec:	f000 fb55 	bl	801169a <USBD_CtlError>
          break;
 8010ff0:	bf00      	nop
      }
      break;
 8010ff2:	e005      	b.n	8011000 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8010ff4:	6839      	ldr	r1, [r7, #0]
 8010ff6:	6878      	ldr	r0, [r7, #4]
 8010ff8:	f000 fb4f 	bl	801169a <USBD_CtlError>
      break;
 8010ffc:	e000      	b.n	8011000 <USBD_StdEPReq+0x330>
      break;
 8010ffe:	bf00      	nop
  }

  return ret;
 8011000:	7bfb      	ldrb	r3, [r7, #15]
}
 8011002:	4618      	mov	r0, r3
 8011004:	3710      	adds	r7, #16
 8011006:	46bd      	mov	sp, r7
 8011008:	bd80      	pop	{r7, pc}
	...

0801100c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801100c:	b580      	push	{r7, lr}
 801100e:	b084      	sub	sp, #16
 8011010:	af00      	add	r7, sp, #0
 8011012:	6078      	str	r0, [r7, #4]
 8011014:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011016:	2300      	movs	r3, #0
 8011018:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801101a:	2300      	movs	r3, #0
 801101c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801101e:	2300      	movs	r3, #0
 8011020:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8011022:	683b      	ldr	r3, [r7, #0]
 8011024:	885b      	ldrh	r3, [r3, #2]
 8011026:	0a1b      	lsrs	r3, r3, #8
 8011028:	b29b      	uxth	r3, r3
 801102a:	3b01      	subs	r3, #1
 801102c:	2b06      	cmp	r3, #6
 801102e:	f200 8128 	bhi.w	8011282 <USBD_GetDescriptor+0x276>
 8011032:	a201      	add	r2, pc, #4	@ (adr r2, 8011038 <USBD_GetDescriptor+0x2c>)
 8011034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011038:	08011055 	.word	0x08011055
 801103c:	0801106d 	.word	0x0801106d
 8011040:	080110ad 	.word	0x080110ad
 8011044:	08011283 	.word	0x08011283
 8011048:	08011283 	.word	0x08011283
 801104c:	08011223 	.word	0x08011223
 8011050:	0801124f 	.word	0x0801124f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	687a      	ldr	r2, [r7, #4]
 801105e:	7c12      	ldrb	r2, [r2, #16]
 8011060:	f107 0108 	add.w	r1, r7, #8
 8011064:	4610      	mov	r0, r2
 8011066:	4798      	blx	r3
 8011068:	60f8      	str	r0, [r7, #12]
      break;
 801106a:	e112      	b.n	8011292 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	7c1b      	ldrb	r3, [r3, #16]
 8011070:	2b00      	cmp	r3, #0
 8011072:	d10d      	bne.n	8011090 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801107a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801107c:	f107 0208 	add.w	r2, r7, #8
 8011080:	4610      	mov	r0, r2
 8011082:	4798      	blx	r3
 8011084:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	3301      	adds	r3, #1
 801108a:	2202      	movs	r2, #2
 801108c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801108e:	e100      	b.n	8011292 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011098:	f107 0208 	add.w	r2, r7, #8
 801109c:	4610      	mov	r0, r2
 801109e:	4798      	blx	r3
 80110a0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	3301      	adds	r3, #1
 80110a6:	2202      	movs	r2, #2
 80110a8:	701a      	strb	r2, [r3, #0]
      break;
 80110aa:	e0f2      	b.n	8011292 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80110ac:	683b      	ldr	r3, [r7, #0]
 80110ae:	885b      	ldrh	r3, [r3, #2]
 80110b0:	b2db      	uxtb	r3, r3
 80110b2:	2b05      	cmp	r3, #5
 80110b4:	f200 80ac 	bhi.w	8011210 <USBD_GetDescriptor+0x204>
 80110b8:	a201      	add	r2, pc, #4	@ (adr r2, 80110c0 <USBD_GetDescriptor+0xb4>)
 80110ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110be:	bf00      	nop
 80110c0:	080110d9 	.word	0x080110d9
 80110c4:	0801110d 	.word	0x0801110d
 80110c8:	08011141 	.word	0x08011141
 80110cc:	08011175 	.word	0x08011175
 80110d0:	080111a9 	.word	0x080111a9
 80110d4:	080111dd 	.word	0x080111dd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80110de:	685b      	ldr	r3, [r3, #4]
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d00b      	beq.n	80110fc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80110ea:	685b      	ldr	r3, [r3, #4]
 80110ec:	687a      	ldr	r2, [r7, #4]
 80110ee:	7c12      	ldrb	r2, [r2, #16]
 80110f0:	f107 0108 	add.w	r1, r7, #8
 80110f4:	4610      	mov	r0, r2
 80110f6:	4798      	blx	r3
 80110f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80110fa:	e091      	b.n	8011220 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80110fc:	6839      	ldr	r1, [r7, #0]
 80110fe:	6878      	ldr	r0, [r7, #4]
 8011100:	f000 facb 	bl	801169a <USBD_CtlError>
            err++;
 8011104:	7afb      	ldrb	r3, [r7, #11]
 8011106:	3301      	adds	r3, #1
 8011108:	72fb      	strb	r3, [r7, #11]
          break;
 801110a:	e089      	b.n	8011220 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011112:	689b      	ldr	r3, [r3, #8]
 8011114:	2b00      	cmp	r3, #0
 8011116:	d00b      	beq.n	8011130 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801111e:	689b      	ldr	r3, [r3, #8]
 8011120:	687a      	ldr	r2, [r7, #4]
 8011122:	7c12      	ldrb	r2, [r2, #16]
 8011124:	f107 0108 	add.w	r1, r7, #8
 8011128:	4610      	mov	r0, r2
 801112a:	4798      	blx	r3
 801112c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801112e:	e077      	b.n	8011220 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011130:	6839      	ldr	r1, [r7, #0]
 8011132:	6878      	ldr	r0, [r7, #4]
 8011134:	f000 fab1 	bl	801169a <USBD_CtlError>
            err++;
 8011138:	7afb      	ldrb	r3, [r7, #11]
 801113a:	3301      	adds	r3, #1
 801113c:	72fb      	strb	r3, [r7, #11]
          break;
 801113e:	e06f      	b.n	8011220 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011146:	68db      	ldr	r3, [r3, #12]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d00b      	beq.n	8011164 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011152:	68db      	ldr	r3, [r3, #12]
 8011154:	687a      	ldr	r2, [r7, #4]
 8011156:	7c12      	ldrb	r2, [r2, #16]
 8011158:	f107 0108 	add.w	r1, r7, #8
 801115c:	4610      	mov	r0, r2
 801115e:	4798      	blx	r3
 8011160:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011162:	e05d      	b.n	8011220 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011164:	6839      	ldr	r1, [r7, #0]
 8011166:	6878      	ldr	r0, [r7, #4]
 8011168:	f000 fa97 	bl	801169a <USBD_CtlError>
            err++;
 801116c:	7afb      	ldrb	r3, [r7, #11]
 801116e:	3301      	adds	r3, #1
 8011170:	72fb      	strb	r3, [r7, #11]
          break;
 8011172:	e055      	b.n	8011220 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801117a:	691b      	ldr	r3, [r3, #16]
 801117c:	2b00      	cmp	r3, #0
 801117e:	d00b      	beq.n	8011198 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011186:	691b      	ldr	r3, [r3, #16]
 8011188:	687a      	ldr	r2, [r7, #4]
 801118a:	7c12      	ldrb	r2, [r2, #16]
 801118c:	f107 0108 	add.w	r1, r7, #8
 8011190:	4610      	mov	r0, r2
 8011192:	4798      	blx	r3
 8011194:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011196:	e043      	b.n	8011220 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011198:	6839      	ldr	r1, [r7, #0]
 801119a:	6878      	ldr	r0, [r7, #4]
 801119c:	f000 fa7d 	bl	801169a <USBD_CtlError>
            err++;
 80111a0:	7afb      	ldrb	r3, [r7, #11]
 80111a2:	3301      	adds	r3, #1
 80111a4:	72fb      	strb	r3, [r7, #11]
          break;
 80111a6:	e03b      	b.n	8011220 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80111ae:	695b      	ldr	r3, [r3, #20]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d00b      	beq.n	80111cc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80111ba:	695b      	ldr	r3, [r3, #20]
 80111bc:	687a      	ldr	r2, [r7, #4]
 80111be:	7c12      	ldrb	r2, [r2, #16]
 80111c0:	f107 0108 	add.w	r1, r7, #8
 80111c4:	4610      	mov	r0, r2
 80111c6:	4798      	blx	r3
 80111c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80111ca:	e029      	b.n	8011220 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80111cc:	6839      	ldr	r1, [r7, #0]
 80111ce:	6878      	ldr	r0, [r7, #4]
 80111d0:	f000 fa63 	bl	801169a <USBD_CtlError>
            err++;
 80111d4:	7afb      	ldrb	r3, [r7, #11]
 80111d6:	3301      	adds	r3, #1
 80111d8:	72fb      	strb	r3, [r7, #11]
          break;
 80111da:	e021      	b.n	8011220 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80111e2:	699b      	ldr	r3, [r3, #24]
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d00b      	beq.n	8011200 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80111ee:	699b      	ldr	r3, [r3, #24]
 80111f0:	687a      	ldr	r2, [r7, #4]
 80111f2:	7c12      	ldrb	r2, [r2, #16]
 80111f4:	f107 0108 	add.w	r1, r7, #8
 80111f8:	4610      	mov	r0, r2
 80111fa:	4798      	blx	r3
 80111fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80111fe:	e00f      	b.n	8011220 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011200:	6839      	ldr	r1, [r7, #0]
 8011202:	6878      	ldr	r0, [r7, #4]
 8011204:	f000 fa49 	bl	801169a <USBD_CtlError>
            err++;
 8011208:	7afb      	ldrb	r3, [r7, #11]
 801120a:	3301      	adds	r3, #1
 801120c:	72fb      	strb	r3, [r7, #11]
          break;
 801120e:	e007      	b.n	8011220 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8011210:	6839      	ldr	r1, [r7, #0]
 8011212:	6878      	ldr	r0, [r7, #4]
 8011214:	f000 fa41 	bl	801169a <USBD_CtlError>
          err++;
 8011218:	7afb      	ldrb	r3, [r7, #11]
 801121a:	3301      	adds	r3, #1
 801121c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801121e:	bf00      	nop
      }
      break;
 8011220:	e037      	b.n	8011292 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	7c1b      	ldrb	r3, [r3, #16]
 8011226:	2b00      	cmp	r3, #0
 8011228:	d109      	bne.n	801123e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011232:	f107 0208 	add.w	r2, r7, #8
 8011236:	4610      	mov	r0, r2
 8011238:	4798      	blx	r3
 801123a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801123c:	e029      	b.n	8011292 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801123e:	6839      	ldr	r1, [r7, #0]
 8011240:	6878      	ldr	r0, [r7, #4]
 8011242:	f000 fa2a 	bl	801169a <USBD_CtlError>
        err++;
 8011246:	7afb      	ldrb	r3, [r7, #11]
 8011248:	3301      	adds	r3, #1
 801124a:	72fb      	strb	r3, [r7, #11]
      break;
 801124c:	e021      	b.n	8011292 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	7c1b      	ldrb	r3, [r3, #16]
 8011252:	2b00      	cmp	r3, #0
 8011254:	d10d      	bne.n	8011272 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801125e:	f107 0208 	add.w	r2, r7, #8
 8011262:	4610      	mov	r0, r2
 8011264:	4798      	blx	r3
 8011266:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	3301      	adds	r3, #1
 801126c:	2207      	movs	r2, #7
 801126e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011270:	e00f      	b.n	8011292 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8011272:	6839      	ldr	r1, [r7, #0]
 8011274:	6878      	ldr	r0, [r7, #4]
 8011276:	f000 fa10 	bl	801169a <USBD_CtlError>
        err++;
 801127a:	7afb      	ldrb	r3, [r7, #11]
 801127c:	3301      	adds	r3, #1
 801127e:	72fb      	strb	r3, [r7, #11]
      break;
 8011280:	e007      	b.n	8011292 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8011282:	6839      	ldr	r1, [r7, #0]
 8011284:	6878      	ldr	r0, [r7, #4]
 8011286:	f000 fa08 	bl	801169a <USBD_CtlError>
      err++;
 801128a:	7afb      	ldrb	r3, [r7, #11]
 801128c:	3301      	adds	r3, #1
 801128e:	72fb      	strb	r3, [r7, #11]
      break;
 8011290:	bf00      	nop
  }

  if (err != 0U)
 8011292:	7afb      	ldrb	r3, [r7, #11]
 8011294:	2b00      	cmp	r3, #0
 8011296:	d11e      	bne.n	80112d6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8011298:	683b      	ldr	r3, [r7, #0]
 801129a:	88db      	ldrh	r3, [r3, #6]
 801129c:	2b00      	cmp	r3, #0
 801129e:	d016      	beq.n	80112ce <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80112a0:	893b      	ldrh	r3, [r7, #8]
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d00e      	beq.n	80112c4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80112a6:	683b      	ldr	r3, [r7, #0]
 80112a8:	88da      	ldrh	r2, [r3, #6]
 80112aa:	893b      	ldrh	r3, [r7, #8]
 80112ac:	4293      	cmp	r3, r2
 80112ae:	bf28      	it	cs
 80112b0:	4613      	movcs	r3, r2
 80112b2:	b29b      	uxth	r3, r3
 80112b4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80112b6:	893b      	ldrh	r3, [r7, #8]
 80112b8:	461a      	mov	r2, r3
 80112ba:	68f9      	ldr	r1, [r7, #12]
 80112bc:	6878      	ldr	r0, [r7, #4]
 80112be:	f000 fa69 	bl	8011794 <USBD_CtlSendData>
 80112c2:	e009      	b.n	80112d8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80112c4:	6839      	ldr	r1, [r7, #0]
 80112c6:	6878      	ldr	r0, [r7, #4]
 80112c8:	f000 f9e7 	bl	801169a <USBD_CtlError>
 80112cc:	e004      	b.n	80112d8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80112ce:	6878      	ldr	r0, [r7, #4]
 80112d0:	f000 faba 	bl	8011848 <USBD_CtlSendStatus>
 80112d4:	e000      	b.n	80112d8 <USBD_GetDescriptor+0x2cc>
    return;
 80112d6:	bf00      	nop
  }
}
 80112d8:	3710      	adds	r7, #16
 80112da:	46bd      	mov	sp, r7
 80112dc:	bd80      	pop	{r7, pc}
 80112de:	bf00      	nop

080112e0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80112e0:	b580      	push	{r7, lr}
 80112e2:	b084      	sub	sp, #16
 80112e4:	af00      	add	r7, sp, #0
 80112e6:	6078      	str	r0, [r7, #4]
 80112e8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80112ea:	683b      	ldr	r3, [r7, #0]
 80112ec:	889b      	ldrh	r3, [r3, #4]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d131      	bne.n	8011356 <USBD_SetAddress+0x76>
 80112f2:	683b      	ldr	r3, [r7, #0]
 80112f4:	88db      	ldrh	r3, [r3, #6]
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d12d      	bne.n	8011356 <USBD_SetAddress+0x76>
 80112fa:	683b      	ldr	r3, [r7, #0]
 80112fc:	885b      	ldrh	r3, [r3, #2]
 80112fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8011300:	d829      	bhi.n	8011356 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8011302:	683b      	ldr	r3, [r7, #0]
 8011304:	885b      	ldrh	r3, [r3, #2]
 8011306:	b2db      	uxtb	r3, r3
 8011308:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801130c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011314:	b2db      	uxtb	r3, r3
 8011316:	2b03      	cmp	r3, #3
 8011318:	d104      	bne.n	8011324 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801131a:	6839      	ldr	r1, [r7, #0]
 801131c:	6878      	ldr	r0, [r7, #4]
 801131e:	f000 f9bc 	bl	801169a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011322:	e01d      	b.n	8011360 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	7bfa      	ldrb	r2, [r7, #15]
 8011328:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801132c:	7bfb      	ldrb	r3, [r7, #15]
 801132e:	4619      	mov	r1, r3
 8011330:	6878      	ldr	r0, [r7, #4]
 8011332:	f000 feeb 	bl	801210c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8011336:	6878      	ldr	r0, [r7, #4]
 8011338:	f000 fa86 	bl	8011848 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801133c:	7bfb      	ldrb	r3, [r7, #15]
 801133e:	2b00      	cmp	r3, #0
 8011340:	d004      	beq.n	801134c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	2202      	movs	r2, #2
 8011346:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801134a:	e009      	b.n	8011360 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	2201      	movs	r2, #1
 8011350:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011354:	e004      	b.n	8011360 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8011356:	6839      	ldr	r1, [r7, #0]
 8011358:	6878      	ldr	r0, [r7, #4]
 801135a:	f000 f99e 	bl	801169a <USBD_CtlError>
  }
}
 801135e:	bf00      	nop
 8011360:	bf00      	nop
 8011362:	3710      	adds	r7, #16
 8011364:	46bd      	mov	sp, r7
 8011366:	bd80      	pop	{r7, pc}

08011368 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011368:	b580      	push	{r7, lr}
 801136a:	b084      	sub	sp, #16
 801136c:	af00      	add	r7, sp, #0
 801136e:	6078      	str	r0, [r7, #4]
 8011370:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011372:	2300      	movs	r3, #0
 8011374:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8011376:	683b      	ldr	r3, [r7, #0]
 8011378:	885b      	ldrh	r3, [r3, #2]
 801137a:	b2da      	uxtb	r2, r3
 801137c:	4b4e      	ldr	r3, [pc, #312]	@ (80114b8 <USBD_SetConfig+0x150>)
 801137e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8011380:	4b4d      	ldr	r3, [pc, #308]	@ (80114b8 <USBD_SetConfig+0x150>)
 8011382:	781b      	ldrb	r3, [r3, #0]
 8011384:	2b01      	cmp	r3, #1
 8011386:	d905      	bls.n	8011394 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8011388:	6839      	ldr	r1, [r7, #0]
 801138a:	6878      	ldr	r0, [r7, #4]
 801138c:	f000 f985 	bl	801169a <USBD_CtlError>
    return USBD_FAIL;
 8011390:	2303      	movs	r3, #3
 8011392:	e08c      	b.n	80114ae <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801139a:	b2db      	uxtb	r3, r3
 801139c:	2b02      	cmp	r3, #2
 801139e:	d002      	beq.n	80113a6 <USBD_SetConfig+0x3e>
 80113a0:	2b03      	cmp	r3, #3
 80113a2:	d029      	beq.n	80113f8 <USBD_SetConfig+0x90>
 80113a4:	e075      	b.n	8011492 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80113a6:	4b44      	ldr	r3, [pc, #272]	@ (80114b8 <USBD_SetConfig+0x150>)
 80113a8:	781b      	ldrb	r3, [r3, #0]
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d020      	beq.n	80113f0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80113ae:	4b42      	ldr	r3, [pc, #264]	@ (80114b8 <USBD_SetConfig+0x150>)
 80113b0:	781b      	ldrb	r3, [r3, #0]
 80113b2:	461a      	mov	r2, r3
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80113b8:	4b3f      	ldr	r3, [pc, #252]	@ (80114b8 <USBD_SetConfig+0x150>)
 80113ba:	781b      	ldrb	r3, [r3, #0]
 80113bc:	4619      	mov	r1, r3
 80113be:	6878      	ldr	r0, [r7, #4]
 80113c0:	f7fe ffe3 	bl	801038a <USBD_SetClassConfig>
 80113c4:	4603      	mov	r3, r0
 80113c6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80113c8:	7bfb      	ldrb	r3, [r7, #15]
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d008      	beq.n	80113e0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80113ce:	6839      	ldr	r1, [r7, #0]
 80113d0:	6878      	ldr	r0, [r7, #4]
 80113d2:	f000 f962 	bl	801169a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	2202      	movs	r2, #2
 80113da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80113de:	e065      	b.n	80114ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80113e0:	6878      	ldr	r0, [r7, #4]
 80113e2:	f000 fa31 	bl	8011848 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	2203      	movs	r2, #3
 80113ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80113ee:	e05d      	b.n	80114ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80113f0:	6878      	ldr	r0, [r7, #4]
 80113f2:	f000 fa29 	bl	8011848 <USBD_CtlSendStatus>
      break;
 80113f6:	e059      	b.n	80114ac <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80113f8:	4b2f      	ldr	r3, [pc, #188]	@ (80114b8 <USBD_SetConfig+0x150>)
 80113fa:	781b      	ldrb	r3, [r3, #0]
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d112      	bne.n	8011426 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	2202      	movs	r2, #2
 8011404:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8011408:	4b2b      	ldr	r3, [pc, #172]	@ (80114b8 <USBD_SetConfig+0x150>)
 801140a:	781b      	ldrb	r3, [r3, #0]
 801140c:	461a      	mov	r2, r3
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011412:	4b29      	ldr	r3, [pc, #164]	@ (80114b8 <USBD_SetConfig+0x150>)
 8011414:	781b      	ldrb	r3, [r3, #0]
 8011416:	4619      	mov	r1, r3
 8011418:	6878      	ldr	r0, [r7, #4]
 801141a:	f7fe ffd2 	bl	80103c2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801141e:	6878      	ldr	r0, [r7, #4]
 8011420:	f000 fa12 	bl	8011848 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011424:	e042      	b.n	80114ac <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8011426:	4b24      	ldr	r3, [pc, #144]	@ (80114b8 <USBD_SetConfig+0x150>)
 8011428:	781b      	ldrb	r3, [r3, #0]
 801142a:	461a      	mov	r2, r3
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	685b      	ldr	r3, [r3, #4]
 8011430:	429a      	cmp	r2, r3
 8011432:	d02a      	beq.n	801148a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	685b      	ldr	r3, [r3, #4]
 8011438:	b2db      	uxtb	r3, r3
 801143a:	4619      	mov	r1, r3
 801143c:	6878      	ldr	r0, [r7, #4]
 801143e:	f7fe ffc0 	bl	80103c2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8011442:	4b1d      	ldr	r3, [pc, #116]	@ (80114b8 <USBD_SetConfig+0x150>)
 8011444:	781b      	ldrb	r3, [r3, #0]
 8011446:	461a      	mov	r2, r3
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801144c:	4b1a      	ldr	r3, [pc, #104]	@ (80114b8 <USBD_SetConfig+0x150>)
 801144e:	781b      	ldrb	r3, [r3, #0]
 8011450:	4619      	mov	r1, r3
 8011452:	6878      	ldr	r0, [r7, #4]
 8011454:	f7fe ff99 	bl	801038a <USBD_SetClassConfig>
 8011458:	4603      	mov	r3, r0
 801145a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801145c:	7bfb      	ldrb	r3, [r7, #15]
 801145e:	2b00      	cmp	r3, #0
 8011460:	d00f      	beq.n	8011482 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8011462:	6839      	ldr	r1, [r7, #0]
 8011464:	6878      	ldr	r0, [r7, #4]
 8011466:	f000 f918 	bl	801169a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	685b      	ldr	r3, [r3, #4]
 801146e:	b2db      	uxtb	r3, r3
 8011470:	4619      	mov	r1, r3
 8011472:	6878      	ldr	r0, [r7, #4]
 8011474:	f7fe ffa5 	bl	80103c2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	2202      	movs	r2, #2
 801147c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011480:	e014      	b.n	80114ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8011482:	6878      	ldr	r0, [r7, #4]
 8011484:	f000 f9e0 	bl	8011848 <USBD_CtlSendStatus>
      break;
 8011488:	e010      	b.n	80114ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801148a:	6878      	ldr	r0, [r7, #4]
 801148c:	f000 f9dc 	bl	8011848 <USBD_CtlSendStatus>
      break;
 8011490:	e00c      	b.n	80114ac <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8011492:	6839      	ldr	r1, [r7, #0]
 8011494:	6878      	ldr	r0, [r7, #4]
 8011496:	f000 f900 	bl	801169a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801149a:	4b07      	ldr	r3, [pc, #28]	@ (80114b8 <USBD_SetConfig+0x150>)
 801149c:	781b      	ldrb	r3, [r3, #0]
 801149e:	4619      	mov	r1, r3
 80114a0:	6878      	ldr	r0, [r7, #4]
 80114a2:	f7fe ff8e 	bl	80103c2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80114a6:	2303      	movs	r3, #3
 80114a8:	73fb      	strb	r3, [r7, #15]
      break;
 80114aa:	bf00      	nop
  }

  return ret;
 80114ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80114ae:	4618      	mov	r0, r3
 80114b0:	3710      	adds	r7, #16
 80114b2:	46bd      	mov	sp, r7
 80114b4:	bd80      	pop	{r7, pc}
 80114b6:	bf00      	nop
 80114b8:	20000638 	.word	0x20000638

080114bc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80114bc:	b580      	push	{r7, lr}
 80114be:	b082      	sub	sp, #8
 80114c0:	af00      	add	r7, sp, #0
 80114c2:	6078      	str	r0, [r7, #4]
 80114c4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80114c6:	683b      	ldr	r3, [r7, #0]
 80114c8:	88db      	ldrh	r3, [r3, #6]
 80114ca:	2b01      	cmp	r3, #1
 80114cc:	d004      	beq.n	80114d8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80114ce:	6839      	ldr	r1, [r7, #0]
 80114d0:	6878      	ldr	r0, [r7, #4]
 80114d2:	f000 f8e2 	bl	801169a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80114d6:	e023      	b.n	8011520 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80114de:	b2db      	uxtb	r3, r3
 80114e0:	2b02      	cmp	r3, #2
 80114e2:	dc02      	bgt.n	80114ea <USBD_GetConfig+0x2e>
 80114e4:	2b00      	cmp	r3, #0
 80114e6:	dc03      	bgt.n	80114f0 <USBD_GetConfig+0x34>
 80114e8:	e015      	b.n	8011516 <USBD_GetConfig+0x5a>
 80114ea:	2b03      	cmp	r3, #3
 80114ec:	d00b      	beq.n	8011506 <USBD_GetConfig+0x4a>
 80114ee:	e012      	b.n	8011516 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	2200      	movs	r2, #0
 80114f4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	3308      	adds	r3, #8
 80114fa:	2201      	movs	r2, #1
 80114fc:	4619      	mov	r1, r3
 80114fe:	6878      	ldr	r0, [r7, #4]
 8011500:	f000 f948 	bl	8011794 <USBD_CtlSendData>
        break;
 8011504:	e00c      	b.n	8011520 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	3304      	adds	r3, #4
 801150a:	2201      	movs	r2, #1
 801150c:	4619      	mov	r1, r3
 801150e:	6878      	ldr	r0, [r7, #4]
 8011510:	f000 f940 	bl	8011794 <USBD_CtlSendData>
        break;
 8011514:	e004      	b.n	8011520 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8011516:	6839      	ldr	r1, [r7, #0]
 8011518:	6878      	ldr	r0, [r7, #4]
 801151a:	f000 f8be 	bl	801169a <USBD_CtlError>
        break;
 801151e:	bf00      	nop
}
 8011520:	bf00      	nop
 8011522:	3708      	adds	r7, #8
 8011524:	46bd      	mov	sp, r7
 8011526:	bd80      	pop	{r7, pc}

08011528 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011528:	b580      	push	{r7, lr}
 801152a:	b082      	sub	sp, #8
 801152c:	af00      	add	r7, sp, #0
 801152e:	6078      	str	r0, [r7, #4]
 8011530:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011538:	b2db      	uxtb	r3, r3
 801153a:	3b01      	subs	r3, #1
 801153c:	2b02      	cmp	r3, #2
 801153e:	d81e      	bhi.n	801157e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8011540:	683b      	ldr	r3, [r7, #0]
 8011542:	88db      	ldrh	r3, [r3, #6]
 8011544:	2b02      	cmp	r3, #2
 8011546:	d004      	beq.n	8011552 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8011548:	6839      	ldr	r1, [r7, #0]
 801154a:	6878      	ldr	r0, [r7, #4]
 801154c:	f000 f8a5 	bl	801169a <USBD_CtlError>
        break;
 8011550:	e01a      	b.n	8011588 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	2201      	movs	r2, #1
 8011556:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801155e:	2b00      	cmp	r3, #0
 8011560:	d005      	beq.n	801156e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	68db      	ldr	r3, [r3, #12]
 8011566:	f043 0202 	orr.w	r2, r3, #2
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	330c      	adds	r3, #12
 8011572:	2202      	movs	r2, #2
 8011574:	4619      	mov	r1, r3
 8011576:	6878      	ldr	r0, [r7, #4]
 8011578:	f000 f90c 	bl	8011794 <USBD_CtlSendData>
      break;
 801157c:	e004      	b.n	8011588 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801157e:	6839      	ldr	r1, [r7, #0]
 8011580:	6878      	ldr	r0, [r7, #4]
 8011582:	f000 f88a 	bl	801169a <USBD_CtlError>
      break;
 8011586:	bf00      	nop
  }
}
 8011588:	bf00      	nop
 801158a:	3708      	adds	r7, #8
 801158c:	46bd      	mov	sp, r7
 801158e:	bd80      	pop	{r7, pc}

08011590 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011590:	b580      	push	{r7, lr}
 8011592:	b082      	sub	sp, #8
 8011594:	af00      	add	r7, sp, #0
 8011596:	6078      	str	r0, [r7, #4]
 8011598:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801159a:	683b      	ldr	r3, [r7, #0]
 801159c:	885b      	ldrh	r3, [r3, #2]
 801159e:	2b01      	cmp	r3, #1
 80115a0:	d107      	bne.n	80115b2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	2201      	movs	r2, #1
 80115a6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80115aa:	6878      	ldr	r0, [r7, #4]
 80115ac:	f000 f94c 	bl	8011848 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80115b0:	e013      	b.n	80115da <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80115b2:	683b      	ldr	r3, [r7, #0]
 80115b4:	885b      	ldrh	r3, [r3, #2]
 80115b6:	2b02      	cmp	r3, #2
 80115b8:	d10b      	bne.n	80115d2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80115ba:	683b      	ldr	r3, [r7, #0]
 80115bc:	889b      	ldrh	r3, [r3, #4]
 80115be:	0a1b      	lsrs	r3, r3, #8
 80115c0:	b29b      	uxth	r3, r3
 80115c2:	b2da      	uxtb	r2, r3
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80115ca:	6878      	ldr	r0, [r7, #4]
 80115cc:	f000 f93c 	bl	8011848 <USBD_CtlSendStatus>
}
 80115d0:	e003      	b.n	80115da <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80115d2:	6839      	ldr	r1, [r7, #0]
 80115d4:	6878      	ldr	r0, [r7, #4]
 80115d6:	f000 f860 	bl	801169a <USBD_CtlError>
}
 80115da:	bf00      	nop
 80115dc:	3708      	adds	r7, #8
 80115de:	46bd      	mov	sp, r7
 80115e0:	bd80      	pop	{r7, pc}

080115e2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80115e2:	b580      	push	{r7, lr}
 80115e4:	b082      	sub	sp, #8
 80115e6:	af00      	add	r7, sp, #0
 80115e8:	6078      	str	r0, [r7, #4]
 80115ea:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80115f2:	b2db      	uxtb	r3, r3
 80115f4:	3b01      	subs	r3, #1
 80115f6:	2b02      	cmp	r3, #2
 80115f8:	d80b      	bhi.n	8011612 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80115fa:	683b      	ldr	r3, [r7, #0]
 80115fc:	885b      	ldrh	r3, [r3, #2]
 80115fe:	2b01      	cmp	r3, #1
 8011600:	d10c      	bne.n	801161c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	2200      	movs	r2, #0
 8011606:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801160a:	6878      	ldr	r0, [r7, #4]
 801160c:	f000 f91c 	bl	8011848 <USBD_CtlSendStatus>
      }
      break;
 8011610:	e004      	b.n	801161c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8011612:	6839      	ldr	r1, [r7, #0]
 8011614:	6878      	ldr	r0, [r7, #4]
 8011616:	f000 f840 	bl	801169a <USBD_CtlError>
      break;
 801161a:	e000      	b.n	801161e <USBD_ClrFeature+0x3c>
      break;
 801161c:	bf00      	nop
  }
}
 801161e:	bf00      	nop
 8011620:	3708      	adds	r7, #8
 8011622:	46bd      	mov	sp, r7
 8011624:	bd80      	pop	{r7, pc}

08011626 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8011626:	b580      	push	{r7, lr}
 8011628:	b084      	sub	sp, #16
 801162a:	af00      	add	r7, sp, #0
 801162c:	6078      	str	r0, [r7, #4]
 801162e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8011630:	683b      	ldr	r3, [r7, #0]
 8011632:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8011634:	68fb      	ldr	r3, [r7, #12]
 8011636:	781a      	ldrb	r2, [r3, #0]
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801163c:	68fb      	ldr	r3, [r7, #12]
 801163e:	3301      	adds	r3, #1
 8011640:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8011642:	68fb      	ldr	r3, [r7, #12]
 8011644:	781a      	ldrb	r2, [r3, #0]
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801164a:	68fb      	ldr	r3, [r7, #12]
 801164c:	3301      	adds	r3, #1
 801164e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8011650:	68f8      	ldr	r0, [r7, #12]
 8011652:	f7ff fa40 	bl	8010ad6 <SWAPBYTE>
 8011656:	4603      	mov	r3, r0
 8011658:	461a      	mov	r2, r3
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801165e:	68fb      	ldr	r3, [r7, #12]
 8011660:	3301      	adds	r3, #1
 8011662:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011664:	68fb      	ldr	r3, [r7, #12]
 8011666:	3301      	adds	r3, #1
 8011668:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801166a:	68f8      	ldr	r0, [r7, #12]
 801166c:	f7ff fa33 	bl	8010ad6 <SWAPBYTE>
 8011670:	4603      	mov	r3, r0
 8011672:	461a      	mov	r2, r3
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011678:	68fb      	ldr	r3, [r7, #12]
 801167a:	3301      	adds	r3, #1
 801167c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801167e:	68fb      	ldr	r3, [r7, #12]
 8011680:	3301      	adds	r3, #1
 8011682:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8011684:	68f8      	ldr	r0, [r7, #12]
 8011686:	f7ff fa26 	bl	8010ad6 <SWAPBYTE>
 801168a:	4603      	mov	r3, r0
 801168c:	461a      	mov	r2, r3
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	80da      	strh	r2, [r3, #6]
}
 8011692:	bf00      	nop
 8011694:	3710      	adds	r7, #16
 8011696:	46bd      	mov	sp, r7
 8011698:	bd80      	pop	{r7, pc}

0801169a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801169a:	b580      	push	{r7, lr}
 801169c:	b082      	sub	sp, #8
 801169e:	af00      	add	r7, sp, #0
 80116a0:	6078      	str	r0, [r7, #4]
 80116a2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80116a4:	2180      	movs	r1, #128	@ 0x80
 80116a6:	6878      	ldr	r0, [r7, #4]
 80116a8:	f000 fcc6 	bl	8012038 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80116ac:	2100      	movs	r1, #0
 80116ae:	6878      	ldr	r0, [r7, #4]
 80116b0:	f000 fcc2 	bl	8012038 <USBD_LL_StallEP>
}
 80116b4:	bf00      	nop
 80116b6:	3708      	adds	r7, #8
 80116b8:	46bd      	mov	sp, r7
 80116ba:	bd80      	pop	{r7, pc}

080116bc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80116bc:	b580      	push	{r7, lr}
 80116be:	b086      	sub	sp, #24
 80116c0:	af00      	add	r7, sp, #0
 80116c2:	60f8      	str	r0, [r7, #12]
 80116c4:	60b9      	str	r1, [r7, #8]
 80116c6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80116c8:	2300      	movs	r3, #0
 80116ca:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d042      	beq.n	8011758 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80116d2:	68fb      	ldr	r3, [r7, #12]
 80116d4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80116d6:	6938      	ldr	r0, [r7, #16]
 80116d8:	f000 f842 	bl	8011760 <USBD_GetLen>
 80116dc:	4603      	mov	r3, r0
 80116de:	3301      	adds	r3, #1
 80116e0:	005b      	lsls	r3, r3, #1
 80116e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80116e6:	d808      	bhi.n	80116fa <USBD_GetString+0x3e>
 80116e8:	6938      	ldr	r0, [r7, #16]
 80116ea:	f000 f839 	bl	8011760 <USBD_GetLen>
 80116ee:	4603      	mov	r3, r0
 80116f0:	3301      	adds	r3, #1
 80116f2:	b29b      	uxth	r3, r3
 80116f4:	005b      	lsls	r3, r3, #1
 80116f6:	b29a      	uxth	r2, r3
 80116f8:	e001      	b.n	80116fe <USBD_GetString+0x42>
 80116fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8011702:	7dfb      	ldrb	r3, [r7, #23]
 8011704:	68ba      	ldr	r2, [r7, #8]
 8011706:	4413      	add	r3, r2
 8011708:	687a      	ldr	r2, [r7, #4]
 801170a:	7812      	ldrb	r2, [r2, #0]
 801170c:	701a      	strb	r2, [r3, #0]
  idx++;
 801170e:	7dfb      	ldrb	r3, [r7, #23]
 8011710:	3301      	adds	r3, #1
 8011712:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8011714:	7dfb      	ldrb	r3, [r7, #23]
 8011716:	68ba      	ldr	r2, [r7, #8]
 8011718:	4413      	add	r3, r2
 801171a:	2203      	movs	r2, #3
 801171c:	701a      	strb	r2, [r3, #0]
  idx++;
 801171e:	7dfb      	ldrb	r3, [r7, #23]
 8011720:	3301      	adds	r3, #1
 8011722:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011724:	e013      	b.n	801174e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8011726:	7dfb      	ldrb	r3, [r7, #23]
 8011728:	68ba      	ldr	r2, [r7, #8]
 801172a:	4413      	add	r3, r2
 801172c:	693a      	ldr	r2, [r7, #16]
 801172e:	7812      	ldrb	r2, [r2, #0]
 8011730:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8011732:	693b      	ldr	r3, [r7, #16]
 8011734:	3301      	adds	r3, #1
 8011736:	613b      	str	r3, [r7, #16]
    idx++;
 8011738:	7dfb      	ldrb	r3, [r7, #23]
 801173a:	3301      	adds	r3, #1
 801173c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801173e:	7dfb      	ldrb	r3, [r7, #23]
 8011740:	68ba      	ldr	r2, [r7, #8]
 8011742:	4413      	add	r3, r2
 8011744:	2200      	movs	r2, #0
 8011746:	701a      	strb	r2, [r3, #0]
    idx++;
 8011748:	7dfb      	ldrb	r3, [r7, #23]
 801174a:	3301      	adds	r3, #1
 801174c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801174e:	693b      	ldr	r3, [r7, #16]
 8011750:	781b      	ldrb	r3, [r3, #0]
 8011752:	2b00      	cmp	r3, #0
 8011754:	d1e7      	bne.n	8011726 <USBD_GetString+0x6a>
 8011756:	e000      	b.n	801175a <USBD_GetString+0x9e>
    return;
 8011758:	bf00      	nop
  }
}
 801175a:	3718      	adds	r7, #24
 801175c:	46bd      	mov	sp, r7
 801175e:	bd80      	pop	{r7, pc}

08011760 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011760:	b480      	push	{r7}
 8011762:	b085      	sub	sp, #20
 8011764:	af00      	add	r7, sp, #0
 8011766:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8011768:	2300      	movs	r3, #0
 801176a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011770:	e005      	b.n	801177e <USBD_GetLen+0x1e>
  {
    len++;
 8011772:	7bfb      	ldrb	r3, [r7, #15]
 8011774:	3301      	adds	r3, #1
 8011776:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011778:	68bb      	ldr	r3, [r7, #8]
 801177a:	3301      	adds	r3, #1
 801177c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801177e:	68bb      	ldr	r3, [r7, #8]
 8011780:	781b      	ldrb	r3, [r3, #0]
 8011782:	2b00      	cmp	r3, #0
 8011784:	d1f5      	bne.n	8011772 <USBD_GetLen+0x12>
  }

  return len;
 8011786:	7bfb      	ldrb	r3, [r7, #15]
}
 8011788:	4618      	mov	r0, r3
 801178a:	3714      	adds	r7, #20
 801178c:	46bd      	mov	sp, r7
 801178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011792:	4770      	bx	lr

08011794 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8011794:	b580      	push	{r7, lr}
 8011796:	b084      	sub	sp, #16
 8011798:	af00      	add	r7, sp, #0
 801179a:	60f8      	str	r0, [r7, #12]
 801179c:	60b9      	str	r1, [r7, #8]
 801179e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80117a0:	68fb      	ldr	r3, [r7, #12]
 80117a2:	2202      	movs	r2, #2
 80117a4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80117a8:	68fb      	ldr	r3, [r7, #12]
 80117aa:	687a      	ldr	r2, [r7, #4]
 80117ac:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	687a      	ldr	r2, [r7, #4]
 80117b2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	68ba      	ldr	r2, [r7, #8]
 80117b8:	2100      	movs	r1, #0
 80117ba:	68f8      	ldr	r0, [r7, #12]
 80117bc:	f000 fcc5 	bl	801214a <USBD_LL_Transmit>

  return USBD_OK;
 80117c0:	2300      	movs	r3, #0
}
 80117c2:	4618      	mov	r0, r3
 80117c4:	3710      	adds	r7, #16
 80117c6:	46bd      	mov	sp, r7
 80117c8:	bd80      	pop	{r7, pc}

080117ca <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80117ca:	b580      	push	{r7, lr}
 80117cc:	b084      	sub	sp, #16
 80117ce:	af00      	add	r7, sp, #0
 80117d0:	60f8      	str	r0, [r7, #12]
 80117d2:	60b9      	str	r1, [r7, #8]
 80117d4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	68ba      	ldr	r2, [r7, #8]
 80117da:	2100      	movs	r1, #0
 80117dc:	68f8      	ldr	r0, [r7, #12]
 80117de:	f000 fcb4 	bl	801214a <USBD_LL_Transmit>

  return USBD_OK;
 80117e2:	2300      	movs	r3, #0
}
 80117e4:	4618      	mov	r0, r3
 80117e6:	3710      	adds	r7, #16
 80117e8:	46bd      	mov	sp, r7
 80117ea:	bd80      	pop	{r7, pc}

080117ec <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80117ec:	b580      	push	{r7, lr}
 80117ee:	b084      	sub	sp, #16
 80117f0:	af00      	add	r7, sp, #0
 80117f2:	60f8      	str	r0, [r7, #12]
 80117f4:	60b9      	str	r1, [r7, #8]
 80117f6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	2203      	movs	r2, #3
 80117fc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	687a      	ldr	r2, [r7, #4]
 8011804:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8011808:	68fb      	ldr	r3, [r7, #12]
 801180a:	687a      	ldr	r2, [r7, #4]
 801180c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	68ba      	ldr	r2, [r7, #8]
 8011814:	2100      	movs	r1, #0
 8011816:	68f8      	ldr	r0, [r7, #12]
 8011818:	f000 fcb8 	bl	801218c <USBD_LL_PrepareReceive>

  return USBD_OK;
 801181c:	2300      	movs	r3, #0
}
 801181e:	4618      	mov	r0, r3
 8011820:	3710      	adds	r7, #16
 8011822:	46bd      	mov	sp, r7
 8011824:	bd80      	pop	{r7, pc}

08011826 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011826:	b580      	push	{r7, lr}
 8011828:	b084      	sub	sp, #16
 801182a:	af00      	add	r7, sp, #0
 801182c:	60f8      	str	r0, [r7, #12]
 801182e:	60b9      	str	r1, [r7, #8]
 8011830:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	68ba      	ldr	r2, [r7, #8]
 8011836:	2100      	movs	r1, #0
 8011838:	68f8      	ldr	r0, [r7, #12]
 801183a:	f000 fca7 	bl	801218c <USBD_LL_PrepareReceive>

  return USBD_OK;
 801183e:	2300      	movs	r3, #0
}
 8011840:	4618      	mov	r0, r3
 8011842:	3710      	adds	r7, #16
 8011844:	46bd      	mov	sp, r7
 8011846:	bd80      	pop	{r7, pc}

08011848 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8011848:	b580      	push	{r7, lr}
 801184a:	b082      	sub	sp, #8
 801184c:	af00      	add	r7, sp, #0
 801184e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	2204      	movs	r2, #4
 8011854:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8011858:	2300      	movs	r3, #0
 801185a:	2200      	movs	r2, #0
 801185c:	2100      	movs	r1, #0
 801185e:	6878      	ldr	r0, [r7, #4]
 8011860:	f000 fc73 	bl	801214a <USBD_LL_Transmit>

  return USBD_OK;
 8011864:	2300      	movs	r3, #0
}
 8011866:	4618      	mov	r0, r3
 8011868:	3708      	adds	r7, #8
 801186a:	46bd      	mov	sp, r7
 801186c:	bd80      	pop	{r7, pc}

0801186e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801186e:	b580      	push	{r7, lr}
 8011870:	b082      	sub	sp, #8
 8011872:	af00      	add	r7, sp, #0
 8011874:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	2205      	movs	r2, #5
 801187a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801187e:	2300      	movs	r3, #0
 8011880:	2200      	movs	r2, #0
 8011882:	2100      	movs	r1, #0
 8011884:	6878      	ldr	r0, [r7, #4]
 8011886:	f000 fc81 	bl	801218c <USBD_LL_PrepareReceive>

  return USBD_OK;
 801188a:	2300      	movs	r3, #0
}
 801188c:	4618      	mov	r0, r3
 801188e:	3708      	adds	r7, #8
 8011890:	46bd      	mov	sp, r7
 8011892:	bd80      	pop	{r7, pc}

08011894 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8011894:	b580      	push	{r7, lr}
 8011896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8011898:	2200      	movs	r2, #0
 801189a:	4912      	ldr	r1, [pc, #72]	@ (80118e4 <MX_USB_DEVICE_Init+0x50>)
 801189c:	4812      	ldr	r0, [pc, #72]	@ (80118e8 <MX_USB_DEVICE_Init+0x54>)
 801189e:	f7fe fcf7 	bl	8010290 <USBD_Init>
 80118a2:	4603      	mov	r3, r0
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d001      	beq.n	80118ac <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80118a8:	f7f8 fbd8 	bl	800a05c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80118ac:	490f      	ldr	r1, [pc, #60]	@ (80118ec <MX_USB_DEVICE_Init+0x58>)
 80118ae:	480e      	ldr	r0, [pc, #56]	@ (80118e8 <MX_USB_DEVICE_Init+0x54>)
 80118b0:	f7fe fd1e 	bl	80102f0 <USBD_RegisterClass>
 80118b4:	4603      	mov	r3, r0
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d001      	beq.n	80118be <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80118ba:	f7f8 fbcf 	bl	800a05c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80118be:	490c      	ldr	r1, [pc, #48]	@ (80118f0 <MX_USB_DEVICE_Init+0x5c>)
 80118c0:	4809      	ldr	r0, [pc, #36]	@ (80118e8 <MX_USB_DEVICE_Init+0x54>)
 80118c2:	f7fe fc55 	bl	8010170 <USBD_CDC_RegisterInterface>
 80118c6:	4603      	mov	r3, r0
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d001      	beq.n	80118d0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80118cc:	f7f8 fbc6 	bl	800a05c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80118d0:	4805      	ldr	r0, [pc, #20]	@ (80118e8 <MX_USB_DEVICE_Init+0x54>)
 80118d2:	f7fe fd43 	bl	801035c <USBD_Start>
 80118d6:	4603      	mov	r3, r0
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d001      	beq.n	80118e0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80118dc:	f7f8 fbbe 	bl	800a05c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80118e0:	bf00      	nop
 80118e2:	bd80      	pop	{r7, pc}
 80118e4:	20000178 	.word	0x20000178
 80118e8:	2000063c 	.word	0x2000063c
 80118ec:	200000e4 	.word	0x200000e4
 80118f0:	20000164 	.word	0x20000164

080118f4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80118f4:	b580      	push	{r7, lr}
 80118f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80118f8:	2200      	movs	r2, #0
 80118fa:	4905      	ldr	r1, [pc, #20]	@ (8011910 <CDC_Init_FS+0x1c>)
 80118fc:	4805      	ldr	r0, [pc, #20]	@ (8011914 <CDC_Init_FS+0x20>)
 80118fe:	f7fe fc51 	bl	80101a4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011902:	4905      	ldr	r1, [pc, #20]	@ (8011918 <CDC_Init_FS+0x24>)
 8011904:	4803      	ldr	r0, [pc, #12]	@ (8011914 <CDC_Init_FS+0x20>)
 8011906:	f7fe fc6f 	bl	80101e8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801190a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801190c:	4618      	mov	r0, r3
 801190e:	bd80      	pop	{r7, pc}
 8011910:	20001118 	.word	0x20001118
 8011914:	2000063c 	.word	0x2000063c
 8011918:	20000918 	.word	0x20000918

0801191c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801191c:	b480      	push	{r7}
 801191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011920:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8011922:	4618      	mov	r0, r3
 8011924:	46bd      	mov	sp, r7
 8011926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801192a:	4770      	bx	lr

0801192c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801192c:	b480      	push	{r7}
 801192e:	b083      	sub	sp, #12
 8011930:	af00      	add	r7, sp, #0
 8011932:	4603      	mov	r3, r0
 8011934:	6039      	str	r1, [r7, #0]
 8011936:	71fb      	strb	r3, [r7, #7]
 8011938:	4613      	mov	r3, r2
 801193a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801193c:	79fb      	ldrb	r3, [r7, #7]
 801193e:	2b23      	cmp	r3, #35	@ 0x23
 8011940:	d84a      	bhi.n	80119d8 <CDC_Control_FS+0xac>
 8011942:	a201      	add	r2, pc, #4	@ (adr r2, 8011948 <CDC_Control_FS+0x1c>)
 8011944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011948:	080119d9 	.word	0x080119d9
 801194c:	080119d9 	.word	0x080119d9
 8011950:	080119d9 	.word	0x080119d9
 8011954:	080119d9 	.word	0x080119d9
 8011958:	080119d9 	.word	0x080119d9
 801195c:	080119d9 	.word	0x080119d9
 8011960:	080119d9 	.word	0x080119d9
 8011964:	080119d9 	.word	0x080119d9
 8011968:	080119d9 	.word	0x080119d9
 801196c:	080119d9 	.word	0x080119d9
 8011970:	080119d9 	.word	0x080119d9
 8011974:	080119d9 	.word	0x080119d9
 8011978:	080119d9 	.word	0x080119d9
 801197c:	080119d9 	.word	0x080119d9
 8011980:	080119d9 	.word	0x080119d9
 8011984:	080119d9 	.word	0x080119d9
 8011988:	080119d9 	.word	0x080119d9
 801198c:	080119d9 	.word	0x080119d9
 8011990:	080119d9 	.word	0x080119d9
 8011994:	080119d9 	.word	0x080119d9
 8011998:	080119d9 	.word	0x080119d9
 801199c:	080119d9 	.word	0x080119d9
 80119a0:	080119d9 	.word	0x080119d9
 80119a4:	080119d9 	.word	0x080119d9
 80119a8:	080119d9 	.word	0x080119d9
 80119ac:	080119d9 	.word	0x080119d9
 80119b0:	080119d9 	.word	0x080119d9
 80119b4:	080119d9 	.word	0x080119d9
 80119b8:	080119d9 	.word	0x080119d9
 80119bc:	080119d9 	.word	0x080119d9
 80119c0:	080119d9 	.word	0x080119d9
 80119c4:	080119d9 	.word	0x080119d9
 80119c8:	080119d9 	.word	0x080119d9
 80119cc:	080119d9 	.word	0x080119d9
 80119d0:	080119d9 	.word	0x080119d9
 80119d4:	080119d9 	.word	0x080119d9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80119d8:	bf00      	nop
  }

  return (USBD_OK);
 80119da:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80119dc:	4618      	mov	r0, r3
 80119de:	370c      	adds	r7, #12
 80119e0:	46bd      	mov	sp, r7
 80119e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119e6:	4770      	bx	lr

080119e8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80119e8:	b580      	push	{r7, lr}
 80119ea:	b082      	sub	sp, #8
 80119ec:	af00      	add	r7, sp, #0
 80119ee:	6078      	str	r0, [r7, #4]
 80119f0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80119f2:	6879      	ldr	r1, [r7, #4]
 80119f4:	4805      	ldr	r0, [pc, #20]	@ (8011a0c <CDC_Receive_FS+0x24>)
 80119f6:	f7fe fbf7 	bl	80101e8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80119fa:	4804      	ldr	r0, [pc, #16]	@ (8011a0c <CDC_Receive_FS+0x24>)
 80119fc:	f7fe fc12 	bl	8010224 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011a00:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011a02:	4618      	mov	r0, r3
 8011a04:	3708      	adds	r7, #8
 8011a06:	46bd      	mov	sp, r7
 8011a08:	bd80      	pop	{r7, pc}
 8011a0a:	bf00      	nop
 8011a0c:	2000063c 	.word	0x2000063c

08011a10 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8011a10:	b480      	push	{r7}
 8011a12:	b087      	sub	sp, #28
 8011a14:	af00      	add	r7, sp, #0
 8011a16:	60f8      	str	r0, [r7, #12]
 8011a18:	60b9      	str	r1, [r7, #8]
 8011a1a:	4613      	mov	r3, r2
 8011a1c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8011a1e:	2300      	movs	r3, #0
 8011a20:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8011a22:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011a26:	4618      	mov	r0, r3
 8011a28:	371c      	adds	r7, #28
 8011a2a:	46bd      	mov	sp, r7
 8011a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a30:	4770      	bx	lr
	...

08011a34 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011a34:	b480      	push	{r7}
 8011a36:	b083      	sub	sp, #12
 8011a38:	af00      	add	r7, sp, #0
 8011a3a:	4603      	mov	r3, r0
 8011a3c:	6039      	str	r1, [r7, #0]
 8011a3e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8011a40:	683b      	ldr	r3, [r7, #0]
 8011a42:	2212      	movs	r2, #18
 8011a44:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011a46:	4b03      	ldr	r3, [pc, #12]	@ (8011a54 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011a48:	4618      	mov	r0, r3
 8011a4a:	370c      	adds	r7, #12
 8011a4c:	46bd      	mov	sp, r7
 8011a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a52:	4770      	bx	lr
 8011a54:	20000194 	.word	0x20000194

08011a58 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011a58:	b480      	push	{r7}
 8011a5a:	b083      	sub	sp, #12
 8011a5c:	af00      	add	r7, sp, #0
 8011a5e:	4603      	mov	r3, r0
 8011a60:	6039      	str	r1, [r7, #0]
 8011a62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011a64:	683b      	ldr	r3, [r7, #0]
 8011a66:	2204      	movs	r2, #4
 8011a68:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011a6a:	4b03      	ldr	r3, [pc, #12]	@ (8011a78 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8011a6c:	4618      	mov	r0, r3
 8011a6e:	370c      	adds	r7, #12
 8011a70:	46bd      	mov	sp, r7
 8011a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a76:	4770      	bx	lr
 8011a78:	200001a8 	.word	0x200001a8

08011a7c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011a7c:	b580      	push	{r7, lr}
 8011a7e:	b082      	sub	sp, #8
 8011a80:	af00      	add	r7, sp, #0
 8011a82:	4603      	mov	r3, r0
 8011a84:	6039      	str	r1, [r7, #0]
 8011a86:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011a88:	79fb      	ldrb	r3, [r7, #7]
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d105      	bne.n	8011a9a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011a8e:	683a      	ldr	r2, [r7, #0]
 8011a90:	4907      	ldr	r1, [pc, #28]	@ (8011ab0 <USBD_FS_ProductStrDescriptor+0x34>)
 8011a92:	4808      	ldr	r0, [pc, #32]	@ (8011ab4 <USBD_FS_ProductStrDescriptor+0x38>)
 8011a94:	f7ff fe12 	bl	80116bc <USBD_GetString>
 8011a98:	e004      	b.n	8011aa4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011a9a:	683a      	ldr	r2, [r7, #0]
 8011a9c:	4904      	ldr	r1, [pc, #16]	@ (8011ab0 <USBD_FS_ProductStrDescriptor+0x34>)
 8011a9e:	4805      	ldr	r0, [pc, #20]	@ (8011ab4 <USBD_FS_ProductStrDescriptor+0x38>)
 8011aa0:	f7ff fe0c 	bl	80116bc <USBD_GetString>
  }
  return USBD_StrDesc;
 8011aa4:	4b02      	ldr	r3, [pc, #8]	@ (8011ab0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011aa6:	4618      	mov	r0, r3
 8011aa8:	3708      	adds	r7, #8
 8011aaa:	46bd      	mov	sp, r7
 8011aac:	bd80      	pop	{r7, pc}
 8011aae:	bf00      	nop
 8011ab0:	20001918 	.word	0x20001918
 8011ab4:	08014d90 	.word	0x08014d90

08011ab8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011ab8:	b580      	push	{r7, lr}
 8011aba:	b082      	sub	sp, #8
 8011abc:	af00      	add	r7, sp, #0
 8011abe:	4603      	mov	r3, r0
 8011ac0:	6039      	str	r1, [r7, #0]
 8011ac2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011ac4:	683a      	ldr	r2, [r7, #0]
 8011ac6:	4904      	ldr	r1, [pc, #16]	@ (8011ad8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8011ac8:	4804      	ldr	r0, [pc, #16]	@ (8011adc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8011aca:	f7ff fdf7 	bl	80116bc <USBD_GetString>
  return USBD_StrDesc;
 8011ace:	4b02      	ldr	r3, [pc, #8]	@ (8011ad8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8011ad0:	4618      	mov	r0, r3
 8011ad2:	3708      	adds	r7, #8
 8011ad4:	46bd      	mov	sp, r7
 8011ad6:	bd80      	pop	{r7, pc}
 8011ad8:	20001918 	.word	0x20001918
 8011adc:	08014da8 	.word	0x08014da8

08011ae0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011ae0:	b580      	push	{r7, lr}
 8011ae2:	b082      	sub	sp, #8
 8011ae4:	af00      	add	r7, sp, #0
 8011ae6:	4603      	mov	r3, r0
 8011ae8:	6039      	str	r1, [r7, #0]
 8011aea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8011aec:	683b      	ldr	r3, [r7, #0]
 8011aee:	221a      	movs	r2, #26
 8011af0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8011af2:	f000 f843 	bl	8011b7c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8011af6:	4b02      	ldr	r3, [pc, #8]	@ (8011b00 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8011af8:	4618      	mov	r0, r3
 8011afa:	3708      	adds	r7, #8
 8011afc:	46bd      	mov	sp, r7
 8011afe:	bd80      	pop	{r7, pc}
 8011b00:	200001ac 	.word	0x200001ac

08011b04 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011b04:	b580      	push	{r7, lr}
 8011b06:	b082      	sub	sp, #8
 8011b08:	af00      	add	r7, sp, #0
 8011b0a:	4603      	mov	r3, r0
 8011b0c:	6039      	str	r1, [r7, #0]
 8011b0e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8011b10:	79fb      	ldrb	r3, [r7, #7]
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d105      	bne.n	8011b22 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011b16:	683a      	ldr	r2, [r7, #0]
 8011b18:	4907      	ldr	r1, [pc, #28]	@ (8011b38 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011b1a:	4808      	ldr	r0, [pc, #32]	@ (8011b3c <USBD_FS_ConfigStrDescriptor+0x38>)
 8011b1c:	f7ff fdce 	bl	80116bc <USBD_GetString>
 8011b20:	e004      	b.n	8011b2c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011b22:	683a      	ldr	r2, [r7, #0]
 8011b24:	4904      	ldr	r1, [pc, #16]	@ (8011b38 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011b26:	4805      	ldr	r0, [pc, #20]	@ (8011b3c <USBD_FS_ConfigStrDescriptor+0x38>)
 8011b28:	f7ff fdc8 	bl	80116bc <USBD_GetString>
  }
  return USBD_StrDesc;
 8011b2c:	4b02      	ldr	r3, [pc, #8]	@ (8011b38 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8011b2e:	4618      	mov	r0, r3
 8011b30:	3708      	adds	r7, #8
 8011b32:	46bd      	mov	sp, r7
 8011b34:	bd80      	pop	{r7, pc}
 8011b36:	bf00      	nop
 8011b38:	20001918 	.word	0x20001918
 8011b3c:	08014dbc 	.word	0x08014dbc

08011b40 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011b40:	b580      	push	{r7, lr}
 8011b42:	b082      	sub	sp, #8
 8011b44:	af00      	add	r7, sp, #0
 8011b46:	4603      	mov	r3, r0
 8011b48:	6039      	str	r1, [r7, #0]
 8011b4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011b4c:	79fb      	ldrb	r3, [r7, #7]
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d105      	bne.n	8011b5e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011b52:	683a      	ldr	r2, [r7, #0]
 8011b54:	4907      	ldr	r1, [pc, #28]	@ (8011b74 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011b56:	4808      	ldr	r0, [pc, #32]	@ (8011b78 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011b58:	f7ff fdb0 	bl	80116bc <USBD_GetString>
 8011b5c:	e004      	b.n	8011b68 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011b5e:	683a      	ldr	r2, [r7, #0]
 8011b60:	4904      	ldr	r1, [pc, #16]	@ (8011b74 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011b62:	4805      	ldr	r0, [pc, #20]	@ (8011b78 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011b64:	f7ff fdaa 	bl	80116bc <USBD_GetString>
  }
  return USBD_StrDesc;
 8011b68:	4b02      	ldr	r3, [pc, #8]	@ (8011b74 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8011b6a:	4618      	mov	r0, r3
 8011b6c:	3708      	adds	r7, #8
 8011b6e:	46bd      	mov	sp, r7
 8011b70:	bd80      	pop	{r7, pc}
 8011b72:	bf00      	nop
 8011b74:	20001918 	.word	0x20001918
 8011b78:	08014dc8 	.word	0x08014dc8

08011b7c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011b7c:	b580      	push	{r7, lr}
 8011b7e:	b084      	sub	sp, #16
 8011b80:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011b82:	4b0f      	ldr	r3, [pc, #60]	@ (8011bc0 <Get_SerialNum+0x44>)
 8011b84:	681b      	ldr	r3, [r3, #0]
 8011b86:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011b88:	4b0e      	ldr	r3, [pc, #56]	@ (8011bc4 <Get_SerialNum+0x48>)
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8011b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8011bc8 <Get_SerialNum+0x4c>)
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011b94:	68fa      	ldr	r2, [r7, #12]
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	4413      	add	r3, r2
 8011b9a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011b9c:	68fb      	ldr	r3, [r7, #12]
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d009      	beq.n	8011bb6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011ba2:	2208      	movs	r2, #8
 8011ba4:	4909      	ldr	r1, [pc, #36]	@ (8011bcc <Get_SerialNum+0x50>)
 8011ba6:	68f8      	ldr	r0, [r7, #12]
 8011ba8:	f000 f814 	bl	8011bd4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011bac:	2204      	movs	r2, #4
 8011bae:	4908      	ldr	r1, [pc, #32]	@ (8011bd0 <Get_SerialNum+0x54>)
 8011bb0:	68b8      	ldr	r0, [r7, #8]
 8011bb2:	f000 f80f 	bl	8011bd4 <IntToUnicode>
  }
}
 8011bb6:	bf00      	nop
 8011bb8:	3710      	adds	r7, #16
 8011bba:	46bd      	mov	sp, r7
 8011bbc:	bd80      	pop	{r7, pc}
 8011bbe:	bf00      	nop
 8011bc0:	1fff7a10 	.word	0x1fff7a10
 8011bc4:	1fff7a14 	.word	0x1fff7a14
 8011bc8:	1fff7a18 	.word	0x1fff7a18
 8011bcc:	200001ae 	.word	0x200001ae
 8011bd0:	200001be 	.word	0x200001be

08011bd4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011bd4:	b480      	push	{r7}
 8011bd6:	b087      	sub	sp, #28
 8011bd8:	af00      	add	r7, sp, #0
 8011bda:	60f8      	str	r0, [r7, #12]
 8011bdc:	60b9      	str	r1, [r7, #8]
 8011bde:	4613      	mov	r3, r2
 8011be0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8011be2:	2300      	movs	r3, #0
 8011be4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011be6:	2300      	movs	r3, #0
 8011be8:	75fb      	strb	r3, [r7, #23]
 8011bea:	e027      	b.n	8011c3c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011bec:	68fb      	ldr	r3, [r7, #12]
 8011bee:	0f1b      	lsrs	r3, r3, #28
 8011bf0:	2b09      	cmp	r3, #9
 8011bf2:	d80b      	bhi.n	8011c0c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011bf4:	68fb      	ldr	r3, [r7, #12]
 8011bf6:	0f1b      	lsrs	r3, r3, #28
 8011bf8:	b2da      	uxtb	r2, r3
 8011bfa:	7dfb      	ldrb	r3, [r7, #23]
 8011bfc:	005b      	lsls	r3, r3, #1
 8011bfe:	4619      	mov	r1, r3
 8011c00:	68bb      	ldr	r3, [r7, #8]
 8011c02:	440b      	add	r3, r1
 8011c04:	3230      	adds	r2, #48	@ 0x30
 8011c06:	b2d2      	uxtb	r2, r2
 8011c08:	701a      	strb	r2, [r3, #0]
 8011c0a:	e00a      	b.n	8011c22 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011c0c:	68fb      	ldr	r3, [r7, #12]
 8011c0e:	0f1b      	lsrs	r3, r3, #28
 8011c10:	b2da      	uxtb	r2, r3
 8011c12:	7dfb      	ldrb	r3, [r7, #23]
 8011c14:	005b      	lsls	r3, r3, #1
 8011c16:	4619      	mov	r1, r3
 8011c18:	68bb      	ldr	r3, [r7, #8]
 8011c1a:	440b      	add	r3, r1
 8011c1c:	3237      	adds	r2, #55	@ 0x37
 8011c1e:	b2d2      	uxtb	r2, r2
 8011c20:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	011b      	lsls	r3, r3, #4
 8011c26:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011c28:	7dfb      	ldrb	r3, [r7, #23]
 8011c2a:	005b      	lsls	r3, r3, #1
 8011c2c:	3301      	adds	r3, #1
 8011c2e:	68ba      	ldr	r2, [r7, #8]
 8011c30:	4413      	add	r3, r2
 8011c32:	2200      	movs	r2, #0
 8011c34:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011c36:	7dfb      	ldrb	r3, [r7, #23]
 8011c38:	3301      	adds	r3, #1
 8011c3a:	75fb      	strb	r3, [r7, #23]
 8011c3c:	7dfa      	ldrb	r2, [r7, #23]
 8011c3e:	79fb      	ldrb	r3, [r7, #7]
 8011c40:	429a      	cmp	r2, r3
 8011c42:	d3d3      	bcc.n	8011bec <IntToUnicode+0x18>
  }
}
 8011c44:	bf00      	nop
 8011c46:	bf00      	nop
 8011c48:	371c      	adds	r7, #28
 8011c4a:	46bd      	mov	sp, r7
 8011c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c50:	4770      	bx	lr
	...

08011c54 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011c54:	b580      	push	{r7, lr}
 8011c56:	b08a      	sub	sp, #40	@ 0x28
 8011c58:	af00      	add	r7, sp, #0
 8011c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011c5c:	f107 0314 	add.w	r3, r7, #20
 8011c60:	2200      	movs	r2, #0
 8011c62:	601a      	str	r2, [r3, #0]
 8011c64:	605a      	str	r2, [r3, #4]
 8011c66:	609a      	str	r2, [r3, #8]
 8011c68:	60da      	str	r2, [r3, #12]
 8011c6a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8011c74:	d13a      	bne.n	8011cec <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011c76:	2300      	movs	r3, #0
 8011c78:	613b      	str	r3, [r7, #16]
 8011c7a:	4b1e      	ldr	r3, [pc, #120]	@ (8011cf4 <HAL_PCD_MspInit+0xa0>)
 8011c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011c7e:	4a1d      	ldr	r2, [pc, #116]	@ (8011cf4 <HAL_PCD_MspInit+0xa0>)
 8011c80:	f043 0301 	orr.w	r3, r3, #1
 8011c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8011c86:	4b1b      	ldr	r3, [pc, #108]	@ (8011cf4 <HAL_PCD_MspInit+0xa0>)
 8011c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011c8a:	f003 0301 	and.w	r3, r3, #1
 8011c8e:	613b      	str	r3, [r7, #16]
 8011c90:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8011c92:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8011c96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011c98:	2302      	movs	r3, #2
 8011c9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c9c:	2300      	movs	r3, #0
 8011c9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011ca0:	2303      	movs	r3, #3
 8011ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8011ca4:	230a      	movs	r3, #10
 8011ca6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011ca8:	f107 0314 	add.w	r3, r7, #20
 8011cac:	4619      	mov	r1, r3
 8011cae:	4812      	ldr	r0, [pc, #72]	@ (8011cf8 <HAL_PCD_MspInit+0xa4>)
 8011cb0:	f7f9 f9a4 	bl	800affc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8011cf4 <HAL_PCD_MspInit+0xa0>)
 8011cb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011cb8:	4a0e      	ldr	r2, [pc, #56]	@ (8011cf4 <HAL_PCD_MspInit+0xa0>)
 8011cba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cbe:	6353      	str	r3, [r2, #52]	@ 0x34
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	60fb      	str	r3, [r7, #12]
 8011cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8011cf4 <HAL_PCD_MspInit+0xa0>)
 8011cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011cc8:	4a0a      	ldr	r2, [pc, #40]	@ (8011cf4 <HAL_PCD_MspInit+0xa0>)
 8011cca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8011cce:	6453      	str	r3, [r2, #68]	@ 0x44
 8011cd0:	4b08      	ldr	r3, [pc, #32]	@ (8011cf4 <HAL_PCD_MspInit+0xa0>)
 8011cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011cd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011cd8:	60fb      	str	r3, [r7, #12]
 8011cda:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8011cdc:	2200      	movs	r2, #0
 8011cde:	2100      	movs	r1, #0
 8011ce0:	2043      	movs	r0, #67	@ 0x43
 8011ce2:	f7f9 f954 	bl	800af8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011ce6:	2043      	movs	r0, #67	@ 0x43
 8011ce8:	f7f9 f96d 	bl	800afc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8011cec:	bf00      	nop
 8011cee:	3728      	adds	r7, #40	@ 0x28
 8011cf0:	46bd      	mov	sp, r7
 8011cf2:	bd80      	pop	{r7, pc}
 8011cf4:	40023800 	.word	0x40023800
 8011cf8:	40020000 	.word	0x40020000

08011cfc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011cfc:	b580      	push	{r7, lr}
 8011cfe:	b082      	sub	sp, #8
 8011d00:	af00      	add	r7, sp, #0
 8011d02:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8011d10:	4619      	mov	r1, r3
 8011d12:	4610      	mov	r0, r2
 8011d14:	f7fe fb6f 	bl	80103f6 <USBD_LL_SetupStage>
}
 8011d18:	bf00      	nop
 8011d1a:	3708      	adds	r7, #8
 8011d1c:	46bd      	mov	sp, r7
 8011d1e:	bd80      	pop	{r7, pc}

08011d20 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d20:	b580      	push	{r7, lr}
 8011d22:	b082      	sub	sp, #8
 8011d24:	af00      	add	r7, sp, #0
 8011d26:	6078      	str	r0, [r7, #4]
 8011d28:	460b      	mov	r3, r1
 8011d2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8011d32:	78fa      	ldrb	r2, [r7, #3]
 8011d34:	6879      	ldr	r1, [r7, #4]
 8011d36:	4613      	mov	r3, r2
 8011d38:	00db      	lsls	r3, r3, #3
 8011d3a:	4413      	add	r3, r2
 8011d3c:	009b      	lsls	r3, r3, #2
 8011d3e:	440b      	add	r3, r1
 8011d40:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8011d44:	681a      	ldr	r2, [r3, #0]
 8011d46:	78fb      	ldrb	r3, [r7, #3]
 8011d48:	4619      	mov	r1, r3
 8011d4a:	f7fe fba9 	bl	80104a0 <USBD_LL_DataOutStage>
}
 8011d4e:	bf00      	nop
 8011d50:	3708      	adds	r7, #8
 8011d52:	46bd      	mov	sp, r7
 8011d54:	bd80      	pop	{r7, pc}

08011d56 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d56:	b580      	push	{r7, lr}
 8011d58:	b082      	sub	sp, #8
 8011d5a:	af00      	add	r7, sp, #0
 8011d5c:	6078      	str	r0, [r7, #4]
 8011d5e:	460b      	mov	r3, r1
 8011d60:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8011d68:	78fa      	ldrb	r2, [r7, #3]
 8011d6a:	6879      	ldr	r1, [r7, #4]
 8011d6c:	4613      	mov	r3, r2
 8011d6e:	00db      	lsls	r3, r3, #3
 8011d70:	4413      	add	r3, r2
 8011d72:	009b      	lsls	r3, r3, #2
 8011d74:	440b      	add	r3, r1
 8011d76:	3320      	adds	r3, #32
 8011d78:	681a      	ldr	r2, [r3, #0]
 8011d7a:	78fb      	ldrb	r3, [r7, #3]
 8011d7c:	4619      	mov	r1, r3
 8011d7e:	f7fe fc42 	bl	8010606 <USBD_LL_DataInStage>
}
 8011d82:	bf00      	nop
 8011d84:	3708      	adds	r7, #8
 8011d86:	46bd      	mov	sp, r7
 8011d88:	bd80      	pop	{r7, pc}

08011d8a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d8a:	b580      	push	{r7, lr}
 8011d8c:	b082      	sub	sp, #8
 8011d8e:	af00      	add	r7, sp, #0
 8011d90:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011d98:	4618      	mov	r0, r3
 8011d9a:	f7fe fd7c 	bl	8010896 <USBD_LL_SOF>
}
 8011d9e:	bf00      	nop
 8011da0:	3708      	adds	r7, #8
 8011da2:	46bd      	mov	sp, r7
 8011da4:	bd80      	pop	{r7, pc}

08011da6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011da6:	b580      	push	{r7, lr}
 8011da8:	b084      	sub	sp, #16
 8011daa:	af00      	add	r7, sp, #0
 8011dac:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011dae:	2301      	movs	r3, #1
 8011db0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	79db      	ldrb	r3, [r3, #7]
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d102      	bne.n	8011dc0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8011dba:	2300      	movs	r3, #0
 8011dbc:	73fb      	strb	r3, [r7, #15]
 8011dbe:	e008      	b.n	8011dd2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	79db      	ldrb	r3, [r3, #7]
 8011dc4:	2b02      	cmp	r3, #2
 8011dc6:	d102      	bne.n	8011dce <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8011dc8:	2301      	movs	r3, #1
 8011dca:	73fb      	strb	r3, [r7, #15]
 8011dcc:	e001      	b.n	8011dd2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8011dce:	f7f8 f945 	bl	800a05c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011dd8:	7bfa      	ldrb	r2, [r7, #15]
 8011dda:	4611      	mov	r1, r2
 8011ddc:	4618      	mov	r0, r3
 8011dde:	f7fe fd16 	bl	801080e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011de8:	4618      	mov	r0, r3
 8011dea:	f7fe fcbe 	bl	801076a <USBD_LL_Reset>
}
 8011dee:	bf00      	nop
 8011df0:	3710      	adds	r7, #16
 8011df2:	46bd      	mov	sp, r7
 8011df4:	bd80      	pop	{r7, pc}
	...

08011df8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011df8:	b580      	push	{r7, lr}
 8011dfa:	b082      	sub	sp, #8
 8011dfc:	af00      	add	r7, sp, #0
 8011dfe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011e06:	4618      	mov	r0, r3
 8011e08:	f7fe fd11 	bl	801082e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011e14:	681b      	ldr	r3, [r3, #0]
 8011e16:	687a      	ldr	r2, [r7, #4]
 8011e18:	6812      	ldr	r2, [r2, #0]
 8011e1a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8011e1e:	f043 0301 	orr.w	r3, r3, #1
 8011e22:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	7adb      	ldrb	r3, [r3, #11]
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d005      	beq.n	8011e38 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011e2c:	4b04      	ldr	r3, [pc, #16]	@ (8011e40 <HAL_PCD_SuspendCallback+0x48>)
 8011e2e:	691b      	ldr	r3, [r3, #16]
 8011e30:	4a03      	ldr	r2, [pc, #12]	@ (8011e40 <HAL_PCD_SuspendCallback+0x48>)
 8011e32:	f043 0306 	orr.w	r3, r3, #6
 8011e36:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011e38:	bf00      	nop
 8011e3a:	3708      	adds	r7, #8
 8011e3c:	46bd      	mov	sp, r7
 8011e3e:	bd80      	pop	{r7, pc}
 8011e40:	e000ed00 	.word	0xe000ed00

08011e44 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e44:	b580      	push	{r7, lr}
 8011e46:	b082      	sub	sp, #8
 8011e48:	af00      	add	r7, sp, #0
 8011e4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011e52:	4618      	mov	r0, r3
 8011e54:	f7fe fd07 	bl	8010866 <USBD_LL_Resume>
}
 8011e58:	bf00      	nop
 8011e5a:	3708      	adds	r7, #8
 8011e5c:	46bd      	mov	sp, r7
 8011e5e:	bd80      	pop	{r7, pc}

08011e60 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e60:	b580      	push	{r7, lr}
 8011e62:	b082      	sub	sp, #8
 8011e64:	af00      	add	r7, sp, #0
 8011e66:	6078      	str	r0, [r7, #4]
 8011e68:	460b      	mov	r3, r1
 8011e6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011e72:	78fa      	ldrb	r2, [r7, #3]
 8011e74:	4611      	mov	r1, r2
 8011e76:	4618      	mov	r0, r3
 8011e78:	f7fe fd5f 	bl	801093a <USBD_LL_IsoOUTIncomplete>
}
 8011e7c:	bf00      	nop
 8011e7e:	3708      	adds	r7, #8
 8011e80:	46bd      	mov	sp, r7
 8011e82:	bd80      	pop	{r7, pc}

08011e84 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e84:	b580      	push	{r7, lr}
 8011e86:	b082      	sub	sp, #8
 8011e88:	af00      	add	r7, sp, #0
 8011e8a:	6078      	str	r0, [r7, #4]
 8011e8c:	460b      	mov	r3, r1
 8011e8e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011e96:	78fa      	ldrb	r2, [r7, #3]
 8011e98:	4611      	mov	r1, r2
 8011e9a:	4618      	mov	r0, r3
 8011e9c:	f7fe fd1b 	bl	80108d6 <USBD_LL_IsoINIncomplete>
}
 8011ea0:	bf00      	nop
 8011ea2:	3708      	adds	r7, #8
 8011ea4:	46bd      	mov	sp, r7
 8011ea6:	bd80      	pop	{r7, pc}

08011ea8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ea8:	b580      	push	{r7, lr}
 8011eaa:	b082      	sub	sp, #8
 8011eac:	af00      	add	r7, sp, #0
 8011eae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011eb6:	4618      	mov	r0, r3
 8011eb8:	f7fe fd71 	bl	801099e <USBD_LL_DevConnected>
}
 8011ebc:	bf00      	nop
 8011ebe:	3708      	adds	r7, #8
 8011ec0:	46bd      	mov	sp, r7
 8011ec2:	bd80      	pop	{r7, pc}

08011ec4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ec4:	b580      	push	{r7, lr}
 8011ec6:	b082      	sub	sp, #8
 8011ec8:	af00      	add	r7, sp, #0
 8011eca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011ed2:	4618      	mov	r0, r3
 8011ed4:	f7fe fd6e 	bl	80109b4 <USBD_LL_DevDisconnected>
}
 8011ed8:	bf00      	nop
 8011eda:	3708      	adds	r7, #8
 8011edc:	46bd      	mov	sp, r7
 8011ede:	bd80      	pop	{r7, pc}

08011ee0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011ee0:	b580      	push	{r7, lr}
 8011ee2:	b082      	sub	sp, #8
 8011ee4:	af00      	add	r7, sp, #0
 8011ee6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	781b      	ldrb	r3, [r3, #0]
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d13c      	bne.n	8011f6a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011ef0:	4a20      	ldr	r2, [pc, #128]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	4a1e      	ldr	r2, [pc, #120]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011efc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011f00:	4b1c      	ldr	r3, [pc, #112]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f02:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8011f06:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8011f08:	4b1a      	ldr	r3, [pc, #104]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f0a:	2204      	movs	r2, #4
 8011f0c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8011f0e:	4b19      	ldr	r3, [pc, #100]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f10:	2202      	movs	r2, #2
 8011f12:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011f14:	4b17      	ldr	r3, [pc, #92]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f16:	2200      	movs	r2, #0
 8011f18:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011f1a:	4b16      	ldr	r3, [pc, #88]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f1c:	2202      	movs	r2, #2
 8011f1e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8011f20:	4b14      	ldr	r3, [pc, #80]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f22:	2200      	movs	r2, #0
 8011f24:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011f26:	4b13      	ldr	r3, [pc, #76]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f28:	2200      	movs	r2, #0
 8011f2a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8011f2c:	4b11      	ldr	r3, [pc, #68]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f2e:	2200      	movs	r2, #0
 8011f30:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8011f32:	4b10      	ldr	r3, [pc, #64]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f34:	2200      	movs	r2, #0
 8011f36:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011f38:	4b0e      	ldr	r3, [pc, #56]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f3a:	2200      	movs	r2, #0
 8011f3c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8011f3e:	480d      	ldr	r0, [pc, #52]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f40:	f7f9 fa11 	bl	800b366 <HAL_PCD_Init>
 8011f44:	4603      	mov	r3, r0
 8011f46:	2b00      	cmp	r3, #0
 8011f48:	d001      	beq.n	8011f4e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8011f4a:	f7f8 f887 	bl	800a05c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011f4e:	2180      	movs	r1, #128	@ 0x80
 8011f50:	4808      	ldr	r0, [pc, #32]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f52:	f7fa fc3e 	bl	800c7d2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011f56:	2240      	movs	r2, #64	@ 0x40
 8011f58:	2100      	movs	r1, #0
 8011f5a:	4806      	ldr	r0, [pc, #24]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f5c:	f7fa fbf2 	bl	800c744 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011f60:	2280      	movs	r2, #128	@ 0x80
 8011f62:	2101      	movs	r1, #1
 8011f64:	4803      	ldr	r0, [pc, #12]	@ (8011f74 <USBD_LL_Init+0x94>)
 8011f66:	f7fa fbed 	bl	800c744 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011f6a:	2300      	movs	r3, #0
}
 8011f6c:	4618      	mov	r0, r3
 8011f6e:	3708      	adds	r7, #8
 8011f70:	46bd      	mov	sp, r7
 8011f72:	bd80      	pop	{r7, pc}
 8011f74:	20001b18 	.word	0x20001b18

08011f78 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011f78:	b580      	push	{r7, lr}
 8011f7a:	b084      	sub	sp, #16
 8011f7c:	af00      	add	r7, sp, #0
 8011f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f80:	2300      	movs	r3, #0
 8011f82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f84:	2300      	movs	r3, #0
 8011f86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011f8e:	4618      	mov	r0, r3
 8011f90:	f7f9 faf8 	bl	800b584 <HAL_PCD_Start>
 8011f94:	4603      	mov	r3, r0
 8011f96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f98:	7bfb      	ldrb	r3, [r7, #15]
 8011f9a:	4618      	mov	r0, r3
 8011f9c:	f000 f942 	bl	8012224 <USBD_Get_USB_Status>
 8011fa0:	4603      	mov	r3, r0
 8011fa2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011fa4:	7bbb      	ldrb	r3, [r7, #14]
}
 8011fa6:	4618      	mov	r0, r3
 8011fa8:	3710      	adds	r7, #16
 8011faa:	46bd      	mov	sp, r7
 8011fac:	bd80      	pop	{r7, pc}

08011fae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011fae:	b580      	push	{r7, lr}
 8011fb0:	b084      	sub	sp, #16
 8011fb2:	af00      	add	r7, sp, #0
 8011fb4:	6078      	str	r0, [r7, #4]
 8011fb6:	4608      	mov	r0, r1
 8011fb8:	4611      	mov	r1, r2
 8011fba:	461a      	mov	r2, r3
 8011fbc:	4603      	mov	r3, r0
 8011fbe:	70fb      	strb	r3, [r7, #3]
 8011fc0:	460b      	mov	r3, r1
 8011fc2:	70bb      	strb	r3, [r7, #2]
 8011fc4:	4613      	mov	r3, r2
 8011fc6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011fc8:	2300      	movs	r3, #0
 8011fca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011fcc:	2300      	movs	r3, #0
 8011fce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8011fd6:	78bb      	ldrb	r3, [r7, #2]
 8011fd8:	883a      	ldrh	r2, [r7, #0]
 8011fda:	78f9      	ldrb	r1, [r7, #3]
 8011fdc:	f7f9 ffcc 	bl	800bf78 <HAL_PCD_EP_Open>
 8011fe0:	4603      	mov	r3, r0
 8011fe2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011fe4:	7bfb      	ldrb	r3, [r7, #15]
 8011fe6:	4618      	mov	r0, r3
 8011fe8:	f000 f91c 	bl	8012224 <USBD_Get_USB_Status>
 8011fec:	4603      	mov	r3, r0
 8011fee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011ff0:	7bbb      	ldrb	r3, [r7, #14]
}
 8011ff2:	4618      	mov	r0, r3
 8011ff4:	3710      	adds	r7, #16
 8011ff6:	46bd      	mov	sp, r7
 8011ff8:	bd80      	pop	{r7, pc}

08011ffa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011ffa:	b580      	push	{r7, lr}
 8011ffc:	b084      	sub	sp, #16
 8011ffe:	af00      	add	r7, sp, #0
 8012000:	6078      	str	r0, [r7, #4]
 8012002:	460b      	mov	r3, r1
 8012004:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012006:	2300      	movs	r3, #0
 8012008:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801200a:	2300      	movs	r3, #0
 801200c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012014:	78fa      	ldrb	r2, [r7, #3]
 8012016:	4611      	mov	r1, r2
 8012018:	4618      	mov	r0, r3
 801201a:	f7fa f817 	bl	800c04c <HAL_PCD_EP_Close>
 801201e:	4603      	mov	r3, r0
 8012020:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012022:	7bfb      	ldrb	r3, [r7, #15]
 8012024:	4618      	mov	r0, r3
 8012026:	f000 f8fd 	bl	8012224 <USBD_Get_USB_Status>
 801202a:	4603      	mov	r3, r0
 801202c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801202e:	7bbb      	ldrb	r3, [r7, #14]
}
 8012030:	4618      	mov	r0, r3
 8012032:	3710      	adds	r7, #16
 8012034:	46bd      	mov	sp, r7
 8012036:	bd80      	pop	{r7, pc}

08012038 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012038:	b580      	push	{r7, lr}
 801203a:	b084      	sub	sp, #16
 801203c:	af00      	add	r7, sp, #0
 801203e:	6078      	str	r0, [r7, #4]
 8012040:	460b      	mov	r3, r1
 8012042:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012044:	2300      	movs	r3, #0
 8012046:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012048:	2300      	movs	r3, #0
 801204a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012052:	78fa      	ldrb	r2, [r7, #3]
 8012054:	4611      	mov	r1, r2
 8012056:	4618      	mov	r0, r3
 8012058:	f7fa f8cf 	bl	800c1fa <HAL_PCD_EP_SetStall>
 801205c:	4603      	mov	r3, r0
 801205e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012060:	7bfb      	ldrb	r3, [r7, #15]
 8012062:	4618      	mov	r0, r3
 8012064:	f000 f8de 	bl	8012224 <USBD_Get_USB_Status>
 8012068:	4603      	mov	r3, r0
 801206a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801206c:	7bbb      	ldrb	r3, [r7, #14]
}
 801206e:	4618      	mov	r0, r3
 8012070:	3710      	adds	r7, #16
 8012072:	46bd      	mov	sp, r7
 8012074:	bd80      	pop	{r7, pc}

08012076 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012076:	b580      	push	{r7, lr}
 8012078:	b084      	sub	sp, #16
 801207a:	af00      	add	r7, sp, #0
 801207c:	6078      	str	r0, [r7, #4]
 801207e:	460b      	mov	r3, r1
 8012080:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012082:	2300      	movs	r3, #0
 8012084:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012086:	2300      	movs	r3, #0
 8012088:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012090:	78fa      	ldrb	r2, [r7, #3]
 8012092:	4611      	mov	r1, r2
 8012094:	4618      	mov	r0, r3
 8012096:	f7fa f913 	bl	800c2c0 <HAL_PCD_EP_ClrStall>
 801209a:	4603      	mov	r3, r0
 801209c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801209e:	7bfb      	ldrb	r3, [r7, #15]
 80120a0:	4618      	mov	r0, r3
 80120a2:	f000 f8bf 	bl	8012224 <USBD_Get_USB_Status>
 80120a6:	4603      	mov	r3, r0
 80120a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80120aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80120ac:	4618      	mov	r0, r3
 80120ae:	3710      	adds	r7, #16
 80120b0:	46bd      	mov	sp, r7
 80120b2:	bd80      	pop	{r7, pc}

080120b4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80120b4:	b480      	push	{r7}
 80120b6:	b085      	sub	sp, #20
 80120b8:	af00      	add	r7, sp, #0
 80120ba:	6078      	str	r0, [r7, #4]
 80120bc:	460b      	mov	r3, r1
 80120be:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80120c6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80120c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	da0b      	bge.n	80120e8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80120d0:	78fb      	ldrb	r3, [r7, #3]
 80120d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80120d6:	68f9      	ldr	r1, [r7, #12]
 80120d8:	4613      	mov	r3, r2
 80120da:	00db      	lsls	r3, r3, #3
 80120dc:	4413      	add	r3, r2
 80120de:	009b      	lsls	r3, r3, #2
 80120e0:	440b      	add	r3, r1
 80120e2:	3316      	adds	r3, #22
 80120e4:	781b      	ldrb	r3, [r3, #0]
 80120e6:	e00b      	b.n	8012100 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80120e8:	78fb      	ldrb	r3, [r7, #3]
 80120ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80120ee:	68f9      	ldr	r1, [r7, #12]
 80120f0:	4613      	mov	r3, r2
 80120f2:	00db      	lsls	r3, r3, #3
 80120f4:	4413      	add	r3, r2
 80120f6:	009b      	lsls	r3, r3, #2
 80120f8:	440b      	add	r3, r1
 80120fa:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80120fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012100:	4618      	mov	r0, r3
 8012102:	3714      	adds	r7, #20
 8012104:	46bd      	mov	sp, r7
 8012106:	f85d 7b04 	ldr.w	r7, [sp], #4
 801210a:	4770      	bx	lr

0801210c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801210c:	b580      	push	{r7, lr}
 801210e:	b084      	sub	sp, #16
 8012110:	af00      	add	r7, sp, #0
 8012112:	6078      	str	r0, [r7, #4]
 8012114:	460b      	mov	r3, r1
 8012116:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012118:	2300      	movs	r3, #0
 801211a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801211c:	2300      	movs	r3, #0
 801211e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012126:	78fa      	ldrb	r2, [r7, #3]
 8012128:	4611      	mov	r1, r2
 801212a:	4618      	mov	r0, r3
 801212c:	f7f9 ff00 	bl	800bf30 <HAL_PCD_SetAddress>
 8012130:	4603      	mov	r3, r0
 8012132:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012134:	7bfb      	ldrb	r3, [r7, #15]
 8012136:	4618      	mov	r0, r3
 8012138:	f000 f874 	bl	8012224 <USBD_Get_USB_Status>
 801213c:	4603      	mov	r3, r0
 801213e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012140:	7bbb      	ldrb	r3, [r7, #14]
}
 8012142:	4618      	mov	r0, r3
 8012144:	3710      	adds	r7, #16
 8012146:	46bd      	mov	sp, r7
 8012148:	bd80      	pop	{r7, pc}

0801214a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801214a:	b580      	push	{r7, lr}
 801214c:	b086      	sub	sp, #24
 801214e:	af00      	add	r7, sp, #0
 8012150:	60f8      	str	r0, [r7, #12]
 8012152:	607a      	str	r2, [r7, #4]
 8012154:	603b      	str	r3, [r7, #0]
 8012156:	460b      	mov	r3, r1
 8012158:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801215a:	2300      	movs	r3, #0
 801215c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801215e:	2300      	movs	r3, #0
 8012160:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8012162:	68fb      	ldr	r3, [r7, #12]
 8012164:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8012168:	7af9      	ldrb	r1, [r7, #11]
 801216a:	683b      	ldr	r3, [r7, #0]
 801216c:	687a      	ldr	r2, [r7, #4]
 801216e:	f7fa f80a 	bl	800c186 <HAL_PCD_EP_Transmit>
 8012172:	4603      	mov	r3, r0
 8012174:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012176:	7dfb      	ldrb	r3, [r7, #23]
 8012178:	4618      	mov	r0, r3
 801217a:	f000 f853 	bl	8012224 <USBD_Get_USB_Status>
 801217e:	4603      	mov	r3, r0
 8012180:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012182:	7dbb      	ldrb	r3, [r7, #22]
}
 8012184:	4618      	mov	r0, r3
 8012186:	3718      	adds	r7, #24
 8012188:	46bd      	mov	sp, r7
 801218a:	bd80      	pop	{r7, pc}

0801218c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801218c:	b580      	push	{r7, lr}
 801218e:	b086      	sub	sp, #24
 8012190:	af00      	add	r7, sp, #0
 8012192:	60f8      	str	r0, [r7, #12]
 8012194:	607a      	str	r2, [r7, #4]
 8012196:	603b      	str	r3, [r7, #0]
 8012198:	460b      	mov	r3, r1
 801219a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801219c:	2300      	movs	r3, #0
 801219e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80121a0:	2300      	movs	r3, #0
 80121a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80121aa:	7af9      	ldrb	r1, [r7, #11]
 80121ac:	683b      	ldr	r3, [r7, #0]
 80121ae:	687a      	ldr	r2, [r7, #4]
 80121b0:	f7f9 ff96 	bl	800c0e0 <HAL_PCD_EP_Receive>
 80121b4:	4603      	mov	r3, r0
 80121b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80121b8:	7dfb      	ldrb	r3, [r7, #23]
 80121ba:	4618      	mov	r0, r3
 80121bc:	f000 f832 	bl	8012224 <USBD_Get_USB_Status>
 80121c0:	4603      	mov	r3, r0
 80121c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80121c4:	7dbb      	ldrb	r3, [r7, #22]
}
 80121c6:	4618      	mov	r0, r3
 80121c8:	3718      	adds	r7, #24
 80121ca:	46bd      	mov	sp, r7
 80121cc:	bd80      	pop	{r7, pc}

080121ce <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80121ce:	b580      	push	{r7, lr}
 80121d0:	b082      	sub	sp, #8
 80121d2:	af00      	add	r7, sp, #0
 80121d4:	6078      	str	r0, [r7, #4]
 80121d6:	460b      	mov	r3, r1
 80121d8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80121e0:	78fa      	ldrb	r2, [r7, #3]
 80121e2:	4611      	mov	r1, r2
 80121e4:	4618      	mov	r0, r3
 80121e6:	f7f9 ffb6 	bl	800c156 <HAL_PCD_EP_GetRxCount>
 80121ea:	4603      	mov	r3, r0
}
 80121ec:	4618      	mov	r0, r3
 80121ee:	3708      	adds	r7, #8
 80121f0:	46bd      	mov	sp, r7
 80121f2:	bd80      	pop	{r7, pc}

080121f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80121f4:	b480      	push	{r7}
 80121f6:	b083      	sub	sp, #12
 80121f8:	af00      	add	r7, sp, #0
 80121fa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80121fc:	4b03      	ldr	r3, [pc, #12]	@ (801220c <USBD_static_malloc+0x18>)
}
 80121fe:	4618      	mov	r0, r3
 8012200:	370c      	adds	r7, #12
 8012202:	46bd      	mov	sp, r7
 8012204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012208:	4770      	bx	lr
 801220a:	bf00      	nop
 801220c:	20001ffc 	.word	0x20001ffc

08012210 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8012210:	b480      	push	{r7}
 8012212:	b083      	sub	sp, #12
 8012214:	af00      	add	r7, sp, #0
 8012216:	6078      	str	r0, [r7, #4]

}
 8012218:	bf00      	nop
 801221a:	370c      	adds	r7, #12
 801221c:	46bd      	mov	sp, r7
 801221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012222:	4770      	bx	lr

08012224 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012224:	b480      	push	{r7}
 8012226:	b085      	sub	sp, #20
 8012228:	af00      	add	r7, sp, #0
 801222a:	4603      	mov	r3, r0
 801222c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801222e:	2300      	movs	r3, #0
 8012230:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8012232:	79fb      	ldrb	r3, [r7, #7]
 8012234:	2b03      	cmp	r3, #3
 8012236:	d817      	bhi.n	8012268 <USBD_Get_USB_Status+0x44>
 8012238:	a201      	add	r2, pc, #4	@ (adr r2, 8012240 <USBD_Get_USB_Status+0x1c>)
 801223a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801223e:	bf00      	nop
 8012240:	08012251 	.word	0x08012251
 8012244:	08012257 	.word	0x08012257
 8012248:	0801225d 	.word	0x0801225d
 801224c:	08012263 	.word	0x08012263
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012250:	2300      	movs	r3, #0
 8012252:	73fb      	strb	r3, [r7, #15]
    break;
 8012254:	e00b      	b.n	801226e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012256:	2303      	movs	r3, #3
 8012258:	73fb      	strb	r3, [r7, #15]
    break;
 801225a:	e008      	b.n	801226e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801225c:	2301      	movs	r3, #1
 801225e:	73fb      	strb	r3, [r7, #15]
    break;
 8012260:	e005      	b.n	801226e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012262:	2303      	movs	r3, #3
 8012264:	73fb      	strb	r3, [r7, #15]
    break;
 8012266:	e002      	b.n	801226e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012268:	2303      	movs	r3, #3
 801226a:	73fb      	strb	r3, [r7, #15]
    break;
 801226c:	bf00      	nop
  }
  return usb_status;
 801226e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012270:	4618      	mov	r0, r3
 8012272:	3714      	adds	r7, #20
 8012274:	46bd      	mov	sp, r7
 8012276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801227a:	4770      	bx	lr

0801227c <calloc>:
 801227c:	4b02      	ldr	r3, [pc, #8]	@ (8012288 <calloc+0xc>)
 801227e:	460a      	mov	r2, r1
 8012280:	4601      	mov	r1, r0
 8012282:	6818      	ldr	r0, [r3, #0]
 8012284:	f000 b802 	b.w	801228c <_calloc_r>
 8012288:	200001d4 	.word	0x200001d4

0801228c <_calloc_r>:
 801228c:	b570      	push	{r4, r5, r6, lr}
 801228e:	fba1 5402 	umull	r5, r4, r1, r2
 8012292:	b93c      	cbnz	r4, 80122a4 <_calloc_r+0x18>
 8012294:	4629      	mov	r1, r5
 8012296:	f000 f849 	bl	801232c <_malloc_r>
 801229a:	4606      	mov	r6, r0
 801229c:	b928      	cbnz	r0, 80122aa <_calloc_r+0x1e>
 801229e:	2600      	movs	r6, #0
 80122a0:	4630      	mov	r0, r6
 80122a2:	bd70      	pop	{r4, r5, r6, pc}
 80122a4:	220c      	movs	r2, #12
 80122a6:	6002      	str	r2, [r0, #0]
 80122a8:	e7f9      	b.n	801229e <_calloc_r+0x12>
 80122aa:	462a      	mov	r2, r5
 80122ac:	4621      	mov	r1, r4
 80122ae:	f000 faed 	bl	801288c <memset>
 80122b2:	e7f5      	b.n	80122a0 <_calloc_r+0x14>

080122b4 <exit>:
 80122b4:	b508      	push	{r3, lr}
 80122b6:	4b06      	ldr	r3, [pc, #24]	@ (80122d0 <exit+0x1c>)
 80122b8:	4604      	mov	r4, r0
 80122ba:	b113      	cbz	r3, 80122c2 <exit+0xe>
 80122bc:	2100      	movs	r1, #0
 80122be:	f3af 8000 	nop.w
 80122c2:	4b04      	ldr	r3, [pc, #16]	@ (80122d4 <exit+0x20>)
 80122c4:	681b      	ldr	r3, [r3, #0]
 80122c6:	b103      	cbz	r3, 80122ca <exit+0x16>
 80122c8:	4798      	blx	r3
 80122ca:	4620      	mov	r0, r4
 80122cc:	f7f8 f8a6 	bl	800a41c <_exit>
 80122d0:	00000000 	.word	0x00000000
 80122d4:	2000235c 	.word	0x2000235c

080122d8 <free>:
 80122d8:	4b02      	ldr	r3, [pc, #8]	@ (80122e4 <free+0xc>)
 80122da:	4601      	mov	r1, r0
 80122dc:	6818      	ldr	r0, [r3, #0]
 80122de:	f000 bb6f 	b.w	80129c0 <_free_r>
 80122e2:	bf00      	nop
 80122e4:	200001d4 	.word	0x200001d4

080122e8 <sbrk_aligned>:
 80122e8:	b570      	push	{r4, r5, r6, lr}
 80122ea:	4e0f      	ldr	r6, [pc, #60]	@ (8012328 <sbrk_aligned+0x40>)
 80122ec:	460c      	mov	r4, r1
 80122ee:	6831      	ldr	r1, [r6, #0]
 80122f0:	4605      	mov	r5, r0
 80122f2:	b911      	cbnz	r1, 80122fa <sbrk_aligned+0x12>
 80122f4:	f000 fb06 	bl	8012904 <_sbrk_r>
 80122f8:	6030      	str	r0, [r6, #0]
 80122fa:	4621      	mov	r1, r4
 80122fc:	4628      	mov	r0, r5
 80122fe:	f000 fb01 	bl	8012904 <_sbrk_r>
 8012302:	1c43      	adds	r3, r0, #1
 8012304:	d103      	bne.n	801230e <sbrk_aligned+0x26>
 8012306:	f04f 34ff 	mov.w	r4, #4294967295
 801230a:	4620      	mov	r0, r4
 801230c:	bd70      	pop	{r4, r5, r6, pc}
 801230e:	1cc4      	adds	r4, r0, #3
 8012310:	f024 0403 	bic.w	r4, r4, #3
 8012314:	42a0      	cmp	r0, r4
 8012316:	d0f8      	beq.n	801230a <sbrk_aligned+0x22>
 8012318:	1a21      	subs	r1, r4, r0
 801231a:	4628      	mov	r0, r5
 801231c:	f000 faf2 	bl	8012904 <_sbrk_r>
 8012320:	3001      	adds	r0, #1
 8012322:	d1f2      	bne.n	801230a <sbrk_aligned+0x22>
 8012324:	e7ef      	b.n	8012306 <sbrk_aligned+0x1e>
 8012326:	bf00      	nop
 8012328:	2000221c 	.word	0x2000221c

0801232c <_malloc_r>:
 801232c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012330:	1ccd      	adds	r5, r1, #3
 8012332:	f025 0503 	bic.w	r5, r5, #3
 8012336:	3508      	adds	r5, #8
 8012338:	2d0c      	cmp	r5, #12
 801233a:	bf38      	it	cc
 801233c:	250c      	movcc	r5, #12
 801233e:	2d00      	cmp	r5, #0
 8012340:	4606      	mov	r6, r0
 8012342:	db01      	blt.n	8012348 <_malloc_r+0x1c>
 8012344:	42a9      	cmp	r1, r5
 8012346:	d904      	bls.n	8012352 <_malloc_r+0x26>
 8012348:	230c      	movs	r3, #12
 801234a:	6033      	str	r3, [r6, #0]
 801234c:	2000      	movs	r0, #0
 801234e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012352:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012428 <_malloc_r+0xfc>
 8012356:	f000 f869 	bl	801242c <__malloc_lock>
 801235a:	f8d8 3000 	ldr.w	r3, [r8]
 801235e:	461c      	mov	r4, r3
 8012360:	bb44      	cbnz	r4, 80123b4 <_malloc_r+0x88>
 8012362:	4629      	mov	r1, r5
 8012364:	4630      	mov	r0, r6
 8012366:	f7ff ffbf 	bl	80122e8 <sbrk_aligned>
 801236a:	1c43      	adds	r3, r0, #1
 801236c:	4604      	mov	r4, r0
 801236e:	d158      	bne.n	8012422 <_malloc_r+0xf6>
 8012370:	f8d8 4000 	ldr.w	r4, [r8]
 8012374:	4627      	mov	r7, r4
 8012376:	2f00      	cmp	r7, #0
 8012378:	d143      	bne.n	8012402 <_malloc_r+0xd6>
 801237a:	2c00      	cmp	r4, #0
 801237c:	d04b      	beq.n	8012416 <_malloc_r+0xea>
 801237e:	6823      	ldr	r3, [r4, #0]
 8012380:	4639      	mov	r1, r7
 8012382:	4630      	mov	r0, r6
 8012384:	eb04 0903 	add.w	r9, r4, r3
 8012388:	f000 fabc 	bl	8012904 <_sbrk_r>
 801238c:	4581      	cmp	r9, r0
 801238e:	d142      	bne.n	8012416 <_malloc_r+0xea>
 8012390:	6821      	ldr	r1, [r4, #0]
 8012392:	1a6d      	subs	r5, r5, r1
 8012394:	4629      	mov	r1, r5
 8012396:	4630      	mov	r0, r6
 8012398:	f7ff ffa6 	bl	80122e8 <sbrk_aligned>
 801239c:	3001      	adds	r0, #1
 801239e:	d03a      	beq.n	8012416 <_malloc_r+0xea>
 80123a0:	6823      	ldr	r3, [r4, #0]
 80123a2:	442b      	add	r3, r5
 80123a4:	6023      	str	r3, [r4, #0]
 80123a6:	f8d8 3000 	ldr.w	r3, [r8]
 80123aa:	685a      	ldr	r2, [r3, #4]
 80123ac:	bb62      	cbnz	r2, 8012408 <_malloc_r+0xdc>
 80123ae:	f8c8 7000 	str.w	r7, [r8]
 80123b2:	e00f      	b.n	80123d4 <_malloc_r+0xa8>
 80123b4:	6822      	ldr	r2, [r4, #0]
 80123b6:	1b52      	subs	r2, r2, r5
 80123b8:	d420      	bmi.n	80123fc <_malloc_r+0xd0>
 80123ba:	2a0b      	cmp	r2, #11
 80123bc:	d917      	bls.n	80123ee <_malloc_r+0xc2>
 80123be:	1961      	adds	r1, r4, r5
 80123c0:	42a3      	cmp	r3, r4
 80123c2:	6025      	str	r5, [r4, #0]
 80123c4:	bf18      	it	ne
 80123c6:	6059      	strne	r1, [r3, #4]
 80123c8:	6863      	ldr	r3, [r4, #4]
 80123ca:	bf08      	it	eq
 80123cc:	f8c8 1000 	streq.w	r1, [r8]
 80123d0:	5162      	str	r2, [r4, r5]
 80123d2:	604b      	str	r3, [r1, #4]
 80123d4:	4630      	mov	r0, r6
 80123d6:	f000 f82f 	bl	8012438 <__malloc_unlock>
 80123da:	f104 000b 	add.w	r0, r4, #11
 80123de:	1d23      	adds	r3, r4, #4
 80123e0:	f020 0007 	bic.w	r0, r0, #7
 80123e4:	1ac2      	subs	r2, r0, r3
 80123e6:	bf1c      	itt	ne
 80123e8:	1a1b      	subne	r3, r3, r0
 80123ea:	50a3      	strne	r3, [r4, r2]
 80123ec:	e7af      	b.n	801234e <_malloc_r+0x22>
 80123ee:	6862      	ldr	r2, [r4, #4]
 80123f0:	42a3      	cmp	r3, r4
 80123f2:	bf0c      	ite	eq
 80123f4:	f8c8 2000 	streq.w	r2, [r8]
 80123f8:	605a      	strne	r2, [r3, #4]
 80123fa:	e7eb      	b.n	80123d4 <_malloc_r+0xa8>
 80123fc:	4623      	mov	r3, r4
 80123fe:	6864      	ldr	r4, [r4, #4]
 8012400:	e7ae      	b.n	8012360 <_malloc_r+0x34>
 8012402:	463c      	mov	r4, r7
 8012404:	687f      	ldr	r7, [r7, #4]
 8012406:	e7b6      	b.n	8012376 <_malloc_r+0x4a>
 8012408:	461a      	mov	r2, r3
 801240a:	685b      	ldr	r3, [r3, #4]
 801240c:	42a3      	cmp	r3, r4
 801240e:	d1fb      	bne.n	8012408 <_malloc_r+0xdc>
 8012410:	2300      	movs	r3, #0
 8012412:	6053      	str	r3, [r2, #4]
 8012414:	e7de      	b.n	80123d4 <_malloc_r+0xa8>
 8012416:	230c      	movs	r3, #12
 8012418:	6033      	str	r3, [r6, #0]
 801241a:	4630      	mov	r0, r6
 801241c:	f000 f80c 	bl	8012438 <__malloc_unlock>
 8012420:	e794      	b.n	801234c <_malloc_r+0x20>
 8012422:	6005      	str	r5, [r0, #0]
 8012424:	e7d6      	b.n	80123d4 <_malloc_r+0xa8>
 8012426:	bf00      	nop
 8012428:	20002220 	.word	0x20002220

0801242c <__malloc_lock>:
 801242c:	4801      	ldr	r0, [pc, #4]	@ (8012434 <__malloc_lock+0x8>)
 801242e:	f000 bab6 	b.w	801299e <__retarget_lock_acquire_recursive>
 8012432:	bf00      	nop
 8012434:	20002364 	.word	0x20002364

08012438 <__malloc_unlock>:
 8012438:	4801      	ldr	r0, [pc, #4]	@ (8012440 <__malloc_unlock+0x8>)
 801243a:	f000 bab1 	b.w	80129a0 <__retarget_lock_release_recursive>
 801243e:	bf00      	nop
 8012440:	20002364 	.word	0x20002364

08012444 <std>:
 8012444:	2300      	movs	r3, #0
 8012446:	b510      	push	{r4, lr}
 8012448:	4604      	mov	r4, r0
 801244a:	e9c0 3300 	strd	r3, r3, [r0]
 801244e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012452:	6083      	str	r3, [r0, #8]
 8012454:	8181      	strh	r1, [r0, #12]
 8012456:	6643      	str	r3, [r0, #100]	@ 0x64
 8012458:	81c2      	strh	r2, [r0, #14]
 801245a:	6183      	str	r3, [r0, #24]
 801245c:	4619      	mov	r1, r3
 801245e:	2208      	movs	r2, #8
 8012460:	305c      	adds	r0, #92	@ 0x5c
 8012462:	f000 fa13 	bl	801288c <memset>
 8012466:	4b0d      	ldr	r3, [pc, #52]	@ (801249c <std+0x58>)
 8012468:	6263      	str	r3, [r4, #36]	@ 0x24
 801246a:	4b0d      	ldr	r3, [pc, #52]	@ (80124a0 <std+0x5c>)
 801246c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801246e:	4b0d      	ldr	r3, [pc, #52]	@ (80124a4 <std+0x60>)
 8012470:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012472:	4b0d      	ldr	r3, [pc, #52]	@ (80124a8 <std+0x64>)
 8012474:	6323      	str	r3, [r4, #48]	@ 0x30
 8012476:	4b0d      	ldr	r3, [pc, #52]	@ (80124ac <std+0x68>)
 8012478:	6224      	str	r4, [r4, #32]
 801247a:	429c      	cmp	r4, r3
 801247c:	d006      	beq.n	801248c <std+0x48>
 801247e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012482:	4294      	cmp	r4, r2
 8012484:	d002      	beq.n	801248c <std+0x48>
 8012486:	33d0      	adds	r3, #208	@ 0xd0
 8012488:	429c      	cmp	r4, r3
 801248a:	d105      	bne.n	8012498 <std+0x54>
 801248c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012494:	f000 ba82 	b.w	801299c <__retarget_lock_init_recursive>
 8012498:	bd10      	pop	{r4, pc}
 801249a:	bf00      	nop
 801249c:	080126dd 	.word	0x080126dd
 80124a0:	080126ff 	.word	0x080126ff
 80124a4:	08012737 	.word	0x08012737
 80124a8:	0801275b 	.word	0x0801275b
 80124ac:	20002224 	.word	0x20002224

080124b0 <stdio_exit_handler>:
 80124b0:	4a02      	ldr	r2, [pc, #8]	@ (80124bc <stdio_exit_handler+0xc>)
 80124b2:	4903      	ldr	r1, [pc, #12]	@ (80124c0 <stdio_exit_handler+0x10>)
 80124b4:	4803      	ldr	r0, [pc, #12]	@ (80124c4 <stdio_exit_handler+0x14>)
 80124b6:	f000 b869 	b.w	801258c <_fwalk_sglue>
 80124ba:	bf00      	nop
 80124bc:	200001c8 	.word	0x200001c8
 80124c0:	080136f9 	.word	0x080136f9
 80124c4:	200001d8 	.word	0x200001d8

080124c8 <cleanup_stdio>:
 80124c8:	6841      	ldr	r1, [r0, #4]
 80124ca:	4b0c      	ldr	r3, [pc, #48]	@ (80124fc <cleanup_stdio+0x34>)
 80124cc:	4299      	cmp	r1, r3
 80124ce:	b510      	push	{r4, lr}
 80124d0:	4604      	mov	r4, r0
 80124d2:	d001      	beq.n	80124d8 <cleanup_stdio+0x10>
 80124d4:	f001 f910 	bl	80136f8 <_fflush_r>
 80124d8:	68a1      	ldr	r1, [r4, #8]
 80124da:	4b09      	ldr	r3, [pc, #36]	@ (8012500 <cleanup_stdio+0x38>)
 80124dc:	4299      	cmp	r1, r3
 80124de:	d002      	beq.n	80124e6 <cleanup_stdio+0x1e>
 80124e0:	4620      	mov	r0, r4
 80124e2:	f001 f909 	bl	80136f8 <_fflush_r>
 80124e6:	68e1      	ldr	r1, [r4, #12]
 80124e8:	4b06      	ldr	r3, [pc, #24]	@ (8012504 <cleanup_stdio+0x3c>)
 80124ea:	4299      	cmp	r1, r3
 80124ec:	d004      	beq.n	80124f8 <cleanup_stdio+0x30>
 80124ee:	4620      	mov	r0, r4
 80124f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124f4:	f001 b900 	b.w	80136f8 <_fflush_r>
 80124f8:	bd10      	pop	{r4, pc}
 80124fa:	bf00      	nop
 80124fc:	20002224 	.word	0x20002224
 8012500:	2000228c 	.word	0x2000228c
 8012504:	200022f4 	.word	0x200022f4

08012508 <global_stdio_init.part.0>:
 8012508:	b510      	push	{r4, lr}
 801250a:	4b0b      	ldr	r3, [pc, #44]	@ (8012538 <global_stdio_init.part.0+0x30>)
 801250c:	4c0b      	ldr	r4, [pc, #44]	@ (801253c <global_stdio_init.part.0+0x34>)
 801250e:	4a0c      	ldr	r2, [pc, #48]	@ (8012540 <global_stdio_init.part.0+0x38>)
 8012510:	601a      	str	r2, [r3, #0]
 8012512:	4620      	mov	r0, r4
 8012514:	2200      	movs	r2, #0
 8012516:	2104      	movs	r1, #4
 8012518:	f7ff ff94 	bl	8012444 <std>
 801251c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012520:	2201      	movs	r2, #1
 8012522:	2109      	movs	r1, #9
 8012524:	f7ff ff8e 	bl	8012444 <std>
 8012528:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801252c:	2202      	movs	r2, #2
 801252e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012532:	2112      	movs	r1, #18
 8012534:	f7ff bf86 	b.w	8012444 <std>
 8012538:	2000235c 	.word	0x2000235c
 801253c:	20002224 	.word	0x20002224
 8012540:	080124b1 	.word	0x080124b1

08012544 <__sfp_lock_acquire>:
 8012544:	4801      	ldr	r0, [pc, #4]	@ (801254c <__sfp_lock_acquire+0x8>)
 8012546:	f000 ba2a 	b.w	801299e <__retarget_lock_acquire_recursive>
 801254a:	bf00      	nop
 801254c:	20002365 	.word	0x20002365

08012550 <__sfp_lock_release>:
 8012550:	4801      	ldr	r0, [pc, #4]	@ (8012558 <__sfp_lock_release+0x8>)
 8012552:	f000 ba25 	b.w	80129a0 <__retarget_lock_release_recursive>
 8012556:	bf00      	nop
 8012558:	20002365 	.word	0x20002365

0801255c <__sinit>:
 801255c:	b510      	push	{r4, lr}
 801255e:	4604      	mov	r4, r0
 8012560:	f7ff fff0 	bl	8012544 <__sfp_lock_acquire>
 8012564:	6a23      	ldr	r3, [r4, #32]
 8012566:	b11b      	cbz	r3, 8012570 <__sinit+0x14>
 8012568:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801256c:	f7ff bff0 	b.w	8012550 <__sfp_lock_release>
 8012570:	4b04      	ldr	r3, [pc, #16]	@ (8012584 <__sinit+0x28>)
 8012572:	6223      	str	r3, [r4, #32]
 8012574:	4b04      	ldr	r3, [pc, #16]	@ (8012588 <__sinit+0x2c>)
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	2b00      	cmp	r3, #0
 801257a:	d1f5      	bne.n	8012568 <__sinit+0xc>
 801257c:	f7ff ffc4 	bl	8012508 <global_stdio_init.part.0>
 8012580:	e7f2      	b.n	8012568 <__sinit+0xc>
 8012582:	bf00      	nop
 8012584:	080124c9 	.word	0x080124c9
 8012588:	2000235c 	.word	0x2000235c

0801258c <_fwalk_sglue>:
 801258c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012590:	4607      	mov	r7, r0
 8012592:	4688      	mov	r8, r1
 8012594:	4614      	mov	r4, r2
 8012596:	2600      	movs	r6, #0
 8012598:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801259c:	f1b9 0901 	subs.w	r9, r9, #1
 80125a0:	d505      	bpl.n	80125ae <_fwalk_sglue+0x22>
 80125a2:	6824      	ldr	r4, [r4, #0]
 80125a4:	2c00      	cmp	r4, #0
 80125a6:	d1f7      	bne.n	8012598 <_fwalk_sglue+0xc>
 80125a8:	4630      	mov	r0, r6
 80125aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80125ae:	89ab      	ldrh	r3, [r5, #12]
 80125b0:	2b01      	cmp	r3, #1
 80125b2:	d907      	bls.n	80125c4 <_fwalk_sglue+0x38>
 80125b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80125b8:	3301      	adds	r3, #1
 80125ba:	d003      	beq.n	80125c4 <_fwalk_sglue+0x38>
 80125bc:	4629      	mov	r1, r5
 80125be:	4638      	mov	r0, r7
 80125c0:	47c0      	blx	r8
 80125c2:	4306      	orrs	r6, r0
 80125c4:	3568      	adds	r5, #104	@ 0x68
 80125c6:	e7e9      	b.n	801259c <_fwalk_sglue+0x10>

080125c8 <iprintf>:
 80125c8:	b40f      	push	{r0, r1, r2, r3}
 80125ca:	b507      	push	{r0, r1, r2, lr}
 80125cc:	4906      	ldr	r1, [pc, #24]	@ (80125e8 <iprintf+0x20>)
 80125ce:	ab04      	add	r3, sp, #16
 80125d0:	6808      	ldr	r0, [r1, #0]
 80125d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80125d6:	6881      	ldr	r1, [r0, #8]
 80125d8:	9301      	str	r3, [sp, #4]
 80125da:	f000 fa65 	bl	8012aa8 <_vfiprintf_r>
 80125de:	b003      	add	sp, #12
 80125e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80125e4:	b004      	add	sp, #16
 80125e6:	4770      	bx	lr
 80125e8:	200001d4 	.word	0x200001d4

080125ec <putchar>:
 80125ec:	4b02      	ldr	r3, [pc, #8]	@ (80125f8 <putchar+0xc>)
 80125ee:	4601      	mov	r1, r0
 80125f0:	6818      	ldr	r0, [r3, #0]
 80125f2:	6882      	ldr	r2, [r0, #8]
 80125f4:	f001 b90a 	b.w	801380c <_putc_r>
 80125f8:	200001d4 	.word	0x200001d4

080125fc <_puts_r>:
 80125fc:	6a03      	ldr	r3, [r0, #32]
 80125fe:	b570      	push	{r4, r5, r6, lr}
 8012600:	6884      	ldr	r4, [r0, #8]
 8012602:	4605      	mov	r5, r0
 8012604:	460e      	mov	r6, r1
 8012606:	b90b      	cbnz	r3, 801260c <_puts_r+0x10>
 8012608:	f7ff ffa8 	bl	801255c <__sinit>
 801260c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801260e:	07db      	lsls	r3, r3, #31
 8012610:	d405      	bmi.n	801261e <_puts_r+0x22>
 8012612:	89a3      	ldrh	r3, [r4, #12]
 8012614:	0598      	lsls	r0, r3, #22
 8012616:	d402      	bmi.n	801261e <_puts_r+0x22>
 8012618:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801261a:	f000 f9c0 	bl	801299e <__retarget_lock_acquire_recursive>
 801261e:	89a3      	ldrh	r3, [r4, #12]
 8012620:	0719      	lsls	r1, r3, #28
 8012622:	d502      	bpl.n	801262a <_puts_r+0x2e>
 8012624:	6923      	ldr	r3, [r4, #16]
 8012626:	2b00      	cmp	r3, #0
 8012628:	d135      	bne.n	8012696 <_puts_r+0x9a>
 801262a:	4621      	mov	r1, r4
 801262c:	4628      	mov	r0, r5
 801262e:	f000 f8d7 	bl	80127e0 <__swsetup_r>
 8012632:	b380      	cbz	r0, 8012696 <_puts_r+0x9a>
 8012634:	f04f 35ff 	mov.w	r5, #4294967295
 8012638:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801263a:	07da      	lsls	r2, r3, #31
 801263c:	d405      	bmi.n	801264a <_puts_r+0x4e>
 801263e:	89a3      	ldrh	r3, [r4, #12]
 8012640:	059b      	lsls	r3, r3, #22
 8012642:	d402      	bmi.n	801264a <_puts_r+0x4e>
 8012644:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012646:	f000 f9ab 	bl	80129a0 <__retarget_lock_release_recursive>
 801264a:	4628      	mov	r0, r5
 801264c:	bd70      	pop	{r4, r5, r6, pc}
 801264e:	2b00      	cmp	r3, #0
 8012650:	da04      	bge.n	801265c <_puts_r+0x60>
 8012652:	69a2      	ldr	r2, [r4, #24]
 8012654:	429a      	cmp	r2, r3
 8012656:	dc17      	bgt.n	8012688 <_puts_r+0x8c>
 8012658:	290a      	cmp	r1, #10
 801265a:	d015      	beq.n	8012688 <_puts_r+0x8c>
 801265c:	6823      	ldr	r3, [r4, #0]
 801265e:	1c5a      	adds	r2, r3, #1
 8012660:	6022      	str	r2, [r4, #0]
 8012662:	7019      	strb	r1, [r3, #0]
 8012664:	68a3      	ldr	r3, [r4, #8]
 8012666:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801266a:	3b01      	subs	r3, #1
 801266c:	60a3      	str	r3, [r4, #8]
 801266e:	2900      	cmp	r1, #0
 8012670:	d1ed      	bne.n	801264e <_puts_r+0x52>
 8012672:	2b00      	cmp	r3, #0
 8012674:	da11      	bge.n	801269a <_puts_r+0x9e>
 8012676:	4622      	mov	r2, r4
 8012678:	210a      	movs	r1, #10
 801267a:	4628      	mov	r0, r5
 801267c:	f000 f871 	bl	8012762 <__swbuf_r>
 8012680:	3001      	adds	r0, #1
 8012682:	d0d7      	beq.n	8012634 <_puts_r+0x38>
 8012684:	250a      	movs	r5, #10
 8012686:	e7d7      	b.n	8012638 <_puts_r+0x3c>
 8012688:	4622      	mov	r2, r4
 801268a:	4628      	mov	r0, r5
 801268c:	f000 f869 	bl	8012762 <__swbuf_r>
 8012690:	3001      	adds	r0, #1
 8012692:	d1e7      	bne.n	8012664 <_puts_r+0x68>
 8012694:	e7ce      	b.n	8012634 <_puts_r+0x38>
 8012696:	3e01      	subs	r6, #1
 8012698:	e7e4      	b.n	8012664 <_puts_r+0x68>
 801269a:	6823      	ldr	r3, [r4, #0]
 801269c:	1c5a      	adds	r2, r3, #1
 801269e:	6022      	str	r2, [r4, #0]
 80126a0:	220a      	movs	r2, #10
 80126a2:	701a      	strb	r2, [r3, #0]
 80126a4:	e7ee      	b.n	8012684 <_puts_r+0x88>
	...

080126a8 <puts>:
 80126a8:	4b02      	ldr	r3, [pc, #8]	@ (80126b4 <puts+0xc>)
 80126aa:	4601      	mov	r1, r0
 80126ac:	6818      	ldr	r0, [r3, #0]
 80126ae:	f7ff bfa5 	b.w	80125fc <_puts_r>
 80126b2:	bf00      	nop
 80126b4:	200001d4 	.word	0x200001d4

080126b8 <iscanf>:
 80126b8:	b40f      	push	{r0, r1, r2, r3}
 80126ba:	b507      	push	{r0, r1, r2, lr}
 80126bc:	4906      	ldr	r1, [pc, #24]	@ (80126d8 <iscanf+0x20>)
 80126be:	ab04      	add	r3, sp, #16
 80126c0:	6808      	ldr	r0, [r1, #0]
 80126c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80126c6:	6841      	ldr	r1, [r0, #4]
 80126c8:	9301      	str	r3, [sp, #4]
 80126ca:	f000 fe2f 	bl	801332c <_vfiscanf_r>
 80126ce:	b003      	add	sp, #12
 80126d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80126d4:	b004      	add	sp, #16
 80126d6:	4770      	bx	lr
 80126d8:	200001d4 	.word	0x200001d4

080126dc <__sread>:
 80126dc:	b510      	push	{r4, lr}
 80126de:	460c      	mov	r4, r1
 80126e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80126e4:	f000 f8fc 	bl	80128e0 <_read_r>
 80126e8:	2800      	cmp	r0, #0
 80126ea:	bfab      	itete	ge
 80126ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80126ee:	89a3      	ldrhlt	r3, [r4, #12]
 80126f0:	181b      	addge	r3, r3, r0
 80126f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80126f6:	bfac      	ite	ge
 80126f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80126fa:	81a3      	strhlt	r3, [r4, #12]
 80126fc:	bd10      	pop	{r4, pc}

080126fe <__swrite>:
 80126fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012702:	461f      	mov	r7, r3
 8012704:	898b      	ldrh	r3, [r1, #12]
 8012706:	05db      	lsls	r3, r3, #23
 8012708:	4605      	mov	r5, r0
 801270a:	460c      	mov	r4, r1
 801270c:	4616      	mov	r6, r2
 801270e:	d505      	bpl.n	801271c <__swrite+0x1e>
 8012710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012714:	2302      	movs	r3, #2
 8012716:	2200      	movs	r2, #0
 8012718:	f000 f8d0 	bl	80128bc <_lseek_r>
 801271c:	89a3      	ldrh	r3, [r4, #12]
 801271e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012722:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012726:	81a3      	strh	r3, [r4, #12]
 8012728:	4632      	mov	r2, r6
 801272a:	463b      	mov	r3, r7
 801272c:	4628      	mov	r0, r5
 801272e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012732:	f000 b8f7 	b.w	8012924 <_write_r>

08012736 <__sseek>:
 8012736:	b510      	push	{r4, lr}
 8012738:	460c      	mov	r4, r1
 801273a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801273e:	f000 f8bd 	bl	80128bc <_lseek_r>
 8012742:	1c43      	adds	r3, r0, #1
 8012744:	89a3      	ldrh	r3, [r4, #12]
 8012746:	bf15      	itete	ne
 8012748:	6560      	strne	r0, [r4, #84]	@ 0x54
 801274a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801274e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012752:	81a3      	strheq	r3, [r4, #12]
 8012754:	bf18      	it	ne
 8012756:	81a3      	strhne	r3, [r4, #12]
 8012758:	bd10      	pop	{r4, pc}

0801275a <__sclose>:
 801275a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801275e:	f000 b89d 	b.w	801289c <_close_r>

08012762 <__swbuf_r>:
 8012762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012764:	460e      	mov	r6, r1
 8012766:	4614      	mov	r4, r2
 8012768:	4605      	mov	r5, r0
 801276a:	b118      	cbz	r0, 8012774 <__swbuf_r+0x12>
 801276c:	6a03      	ldr	r3, [r0, #32]
 801276e:	b90b      	cbnz	r3, 8012774 <__swbuf_r+0x12>
 8012770:	f7ff fef4 	bl	801255c <__sinit>
 8012774:	69a3      	ldr	r3, [r4, #24]
 8012776:	60a3      	str	r3, [r4, #8]
 8012778:	89a3      	ldrh	r3, [r4, #12]
 801277a:	071a      	lsls	r2, r3, #28
 801277c:	d501      	bpl.n	8012782 <__swbuf_r+0x20>
 801277e:	6923      	ldr	r3, [r4, #16]
 8012780:	b943      	cbnz	r3, 8012794 <__swbuf_r+0x32>
 8012782:	4621      	mov	r1, r4
 8012784:	4628      	mov	r0, r5
 8012786:	f000 f82b 	bl	80127e0 <__swsetup_r>
 801278a:	b118      	cbz	r0, 8012794 <__swbuf_r+0x32>
 801278c:	f04f 37ff 	mov.w	r7, #4294967295
 8012790:	4638      	mov	r0, r7
 8012792:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012794:	6823      	ldr	r3, [r4, #0]
 8012796:	6922      	ldr	r2, [r4, #16]
 8012798:	1a98      	subs	r0, r3, r2
 801279a:	6963      	ldr	r3, [r4, #20]
 801279c:	b2f6      	uxtb	r6, r6
 801279e:	4283      	cmp	r3, r0
 80127a0:	4637      	mov	r7, r6
 80127a2:	dc05      	bgt.n	80127b0 <__swbuf_r+0x4e>
 80127a4:	4621      	mov	r1, r4
 80127a6:	4628      	mov	r0, r5
 80127a8:	f000 ffa6 	bl	80136f8 <_fflush_r>
 80127ac:	2800      	cmp	r0, #0
 80127ae:	d1ed      	bne.n	801278c <__swbuf_r+0x2a>
 80127b0:	68a3      	ldr	r3, [r4, #8]
 80127b2:	3b01      	subs	r3, #1
 80127b4:	60a3      	str	r3, [r4, #8]
 80127b6:	6823      	ldr	r3, [r4, #0]
 80127b8:	1c5a      	adds	r2, r3, #1
 80127ba:	6022      	str	r2, [r4, #0]
 80127bc:	701e      	strb	r6, [r3, #0]
 80127be:	6962      	ldr	r2, [r4, #20]
 80127c0:	1c43      	adds	r3, r0, #1
 80127c2:	429a      	cmp	r2, r3
 80127c4:	d004      	beq.n	80127d0 <__swbuf_r+0x6e>
 80127c6:	89a3      	ldrh	r3, [r4, #12]
 80127c8:	07db      	lsls	r3, r3, #31
 80127ca:	d5e1      	bpl.n	8012790 <__swbuf_r+0x2e>
 80127cc:	2e0a      	cmp	r6, #10
 80127ce:	d1df      	bne.n	8012790 <__swbuf_r+0x2e>
 80127d0:	4621      	mov	r1, r4
 80127d2:	4628      	mov	r0, r5
 80127d4:	f000 ff90 	bl	80136f8 <_fflush_r>
 80127d8:	2800      	cmp	r0, #0
 80127da:	d0d9      	beq.n	8012790 <__swbuf_r+0x2e>
 80127dc:	e7d6      	b.n	801278c <__swbuf_r+0x2a>
	...

080127e0 <__swsetup_r>:
 80127e0:	b538      	push	{r3, r4, r5, lr}
 80127e2:	4b29      	ldr	r3, [pc, #164]	@ (8012888 <__swsetup_r+0xa8>)
 80127e4:	4605      	mov	r5, r0
 80127e6:	6818      	ldr	r0, [r3, #0]
 80127e8:	460c      	mov	r4, r1
 80127ea:	b118      	cbz	r0, 80127f4 <__swsetup_r+0x14>
 80127ec:	6a03      	ldr	r3, [r0, #32]
 80127ee:	b90b      	cbnz	r3, 80127f4 <__swsetup_r+0x14>
 80127f0:	f7ff feb4 	bl	801255c <__sinit>
 80127f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127f8:	0719      	lsls	r1, r3, #28
 80127fa:	d422      	bmi.n	8012842 <__swsetup_r+0x62>
 80127fc:	06da      	lsls	r2, r3, #27
 80127fe:	d407      	bmi.n	8012810 <__swsetup_r+0x30>
 8012800:	2209      	movs	r2, #9
 8012802:	602a      	str	r2, [r5, #0]
 8012804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012808:	81a3      	strh	r3, [r4, #12]
 801280a:	f04f 30ff 	mov.w	r0, #4294967295
 801280e:	e033      	b.n	8012878 <__swsetup_r+0x98>
 8012810:	0758      	lsls	r0, r3, #29
 8012812:	d512      	bpl.n	801283a <__swsetup_r+0x5a>
 8012814:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012816:	b141      	cbz	r1, 801282a <__swsetup_r+0x4a>
 8012818:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801281c:	4299      	cmp	r1, r3
 801281e:	d002      	beq.n	8012826 <__swsetup_r+0x46>
 8012820:	4628      	mov	r0, r5
 8012822:	f000 f8cd 	bl	80129c0 <_free_r>
 8012826:	2300      	movs	r3, #0
 8012828:	6363      	str	r3, [r4, #52]	@ 0x34
 801282a:	89a3      	ldrh	r3, [r4, #12]
 801282c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012830:	81a3      	strh	r3, [r4, #12]
 8012832:	2300      	movs	r3, #0
 8012834:	6063      	str	r3, [r4, #4]
 8012836:	6923      	ldr	r3, [r4, #16]
 8012838:	6023      	str	r3, [r4, #0]
 801283a:	89a3      	ldrh	r3, [r4, #12]
 801283c:	f043 0308 	orr.w	r3, r3, #8
 8012840:	81a3      	strh	r3, [r4, #12]
 8012842:	6923      	ldr	r3, [r4, #16]
 8012844:	b94b      	cbnz	r3, 801285a <__swsetup_r+0x7a>
 8012846:	89a3      	ldrh	r3, [r4, #12]
 8012848:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801284c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012850:	d003      	beq.n	801285a <__swsetup_r+0x7a>
 8012852:	4621      	mov	r1, r4
 8012854:	4628      	mov	r0, r5
 8012856:	f000 ff9d 	bl	8013794 <__smakebuf_r>
 801285a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801285e:	f013 0201 	ands.w	r2, r3, #1
 8012862:	d00a      	beq.n	801287a <__swsetup_r+0x9a>
 8012864:	2200      	movs	r2, #0
 8012866:	60a2      	str	r2, [r4, #8]
 8012868:	6962      	ldr	r2, [r4, #20]
 801286a:	4252      	negs	r2, r2
 801286c:	61a2      	str	r2, [r4, #24]
 801286e:	6922      	ldr	r2, [r4, #16]
 8012870:	b942      	cbnz	r2, 8012884 <__swsetup_r+0xa4>
 8012872:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012876:	d1c5      	bne.n	8012804 <__swsetup_r+0x24>
 8012878:	bd38      	pop	{r3, r4, r5, pc}
 801287a:	0799      	lsls	r1, r3, #30
 801287c:	bf58      	it	pl
 801287e:	6962      	ldrpl	r2, [r4, #20]
 8012880:	60a2      	str	r2, [r4, #8]
 8012882:	e7f4      	b.n	801286e <__swsetup_r+0x8e>
 8012884:	2000      	movs	r0, #0
 8012886:	e7f7      	b.n	8012878 <__swsetup_r+0x98>
 8012888:	200001d4 	.word	0x200001d4

0801288c <memset>:
 801288c:	4402      	add	r2, r0
 801288e:	4603      	mov	r3, r0
 8012890:	4293      	cmp	r3, r2
 8012892:	d100      	bne.n	8012896 <memset+0xa>
 8012894:	4770      	bx	lr
 8012896:	f803 1b01 	strb.w	r1, [r3], #1
 801289a:	e7f9      	b.n	8012890 <memset+0x4>

0801289c <_close_r>:
 801289c:	b538      	push	{r3, r4, r5, lr}
 801289e:	4d06      	ldr	r5, [pc, #24]	@ (80128b8 <_close_r+0x1c>)
 80128a0:	2300      	movs	r3, #0
 80128a2:	4604      	mov	r4, r0
 80128a4:	4608      	mov	r0, r1
 80128a6:	602b      	str	r3, [r5, #0]
 80128a8:	f7f7 fdfc 	bl	800a4a4 <_close>
 80128ac:	1c43      	adds	r3, r0, #1
 80128ae:	d102      	bne.n	80128b6 <_close_r+0x1a>
 80128b0:	682b      	ldr	r3, [r5, #0]
 80128b2:	b103      	cbz	r3, 80128b6 <_close_r+0x1a>
 80128b4:	6023      	str	r3, [r4, #0]
 80128b6:	bd38      	pop	{r3, r4, r5, pc}
 80128b8:	20002360 	.word	0x20002360

080128bc <_lseek_r>:
 80128bc:	b538      	push	{r3, r4, r5, lr}
 80128be:	4d07      	ldr	r5, [pc, #28]	@ (80128dc <_lseek_r+0x20>)
 80128c0:	4604      	mov	r4, r0
 80128c2:	4608      	mov	r0, r1
 80128c4:	4611      	mov	r1, r2
 80128c6:	2200      	movs	r2, #0
 80128c8:	602a      	str	r2, [r5, #0]
 80128ca:	461a      	mov	r2, r3
 80128cc:	f7f7 fe11 	bl	800a4f2 <_lseek>
 80128d0:	1c43      	adds	r3, r0, #1
 80128d2:	d102      	bne.n	80128da <_lseek_r+0x1e>
 80128d4:	682b      	ldr	r3, [r5, #0]
 80128d6:	b103      	cbz	r3, 80128da <_lseek_r+0x1e>
 80128d8:	6023      	str	r3, [r4, #0]
 80128da:	bd38      	pop	{r3, r4, r5, pc}
 80128dc:	20002360 	.word	0x20002360

080128e0 <_read_r>:
 80128e0:	b538      	push	{r3, r4, r5, lr}
 80128e2:	4d07      	ldr	r5, [pc, #28]	@ (8012900 <_read_r+0x20>)
 80128e4:	4604      	mov	r4, r0
 80128e6:	4608      	mov	r0, r1
 80128e8:	4611      	mov	r1, r2
 80128ea:	2200      	movs	r2, #0
 80128ec:	602a      	str	r2, [r5, #0]
 80128ee:	461a      	mov	r2, r3
 80128f0:	f7f7 fd9f 	bl	800a432 <_read>
 80128f4:	1c43      	adds	r3, r0, #1
 80128f6:	d102      	bne.n	80128fe <_read_r+0x1e>
 80128f8:	682b      	ldr	r3, [r5, #0]
 80128fa:	b103      	cbz	r3, 80128fe <_read_r+0x1e>
 80128fc:	6023      	str	r3, [r4, #0]
 80128fe:	bd38      	pop	{r3, r4, r5, pc}
 8012900:	20002360 	.word	0x20002360

08012904 <_sbrk_r>:
 8012904:	b538      	push	{r3, r4, r5, lr}
 8012906:	4d06      	ldr	r5, [pc, #24]	@ (8012920 <_sbrk_r+0x1c>)
 8012908:	2300      	movs	r3, #0
 801290a:	4604      	mov	r4, r0
 801290c:	4608      	mov	r0, r1
 801290e:	602b      	str	r3, [r5, #0]
 8012910:	f7f7 fdfc 	bl	800a50c <_sbrk>
 8012914:	1c43      	adds	r3, r0, #1
 8012916:	d102      	bne.n	801291e <_sbrk_r+0x1a>
 8012918:	682b      	ldr	r3, [r5, #0]
 801291a:	b103      	cbz	r3, 801291e <_sbrk_r+0x1a>
 801291c:	6023      	str	r3, [r4, #0]
 801291e:	bd38      	pop	{r3, r4, r5, pc}
 8012920:	20002360 	.word	0x20002360

08012924 <_write_r>:
 8012924:	b538      	push	{r3, r4, r5, lr}
 8012926:	4d07      	ldr	r5, [pc, #28]	@ (8012944 <_write_r+0x20>)
 8012928:	4604      	mov	r4, r0
 801292a:	4608      	mov	r0, r1
 801292c:	4611      	mov	r1, r2
 801292e:	2200      	movs	r2, #0
 8012930:	602a      	str	r2, [r5, #0]
 8012932:	461a      	mov	r2, r3
 8012934:	f7f7 fd9a 	bl	800a46c <_write>
 8012938:	1c43      	adds	r3, r0, #1
 801293a:	d102      	bne.n	8012942 <_write_r+0x1e>
 801293c:	682b      	ldr	r3, [r5, #0]
 801293e:	b103      	cbz	r3, 8012942 <_write_r+0x1e>
 8012940:	6023      	str	r3, [r4, #0]
 8012942:	bd38      	pop	{r3, r4, r5, pc}
 8012944:	20002360 	.word	0x20002360

08012948 <__errno>:
 8012948:	4b01      	ldr	r3, [pc, #4]	@ (8012950 <__errno+0x8>)
 801294a:	6818      	ldr	r0, [r3, #0]
 801294c:	4770      	bx	lr
 801294e:	bf00      	nop
 8012950:	200001d4 	.word	0x200001d4

08012954 <__libc_init_array>:
 8012954:	b570      	push	{r4, r5, r6, lr}
 8012956:	4d0d      	ldr	r5, [pc, #52]	@ (801298c <__libc_init_array+0x38>)
 8012958:	4c0d      	ldr	r4, [pc, #52]	@ (8012990 <__libc_init_array+0x3c>)
 801295a:	1b64      	subs	r4, r4, r5
 801295c:	10a4      	asrs	r4, r4, #2
 801295e:	2600      	movs	r6, #0
 8012960:	42a6      	cmp	r6, r4
 8012962:	d109      	bne.n	8012978 <__libc_init_array+0x24>
 8012964:	4d0b      	ldr	r5, [pc, #44]	@ (8012994 <__libc_init_array+0x40>)
 8012966:	4c0c      	ldr	r4, [pc, #48]	@ (8012998 <__libc_init_array+0x44>)
 8012968:	f001 fa3c 	bl	8013de4 <_init>
 801296c:	1b64      	subs	r4, r4, r5
 801296e:	10a4      	asrs	r4, r4, #2
 8012970:	2600      	movs	r6, #0
 8012972:	42a6      	cmp	r6, r4
 8012974:	d105      	bne.n	8012982 <__libc_init_array+0x2e>
 8012976:	bd70      	pop	{r4, r5, r6, pc}
 8012978:	f855 3b04 	ldr.w	r3, [r5], #4
 801297c:	4798      	blx	r3
 801297e:	3601      	adds	r6, #1
 8012980:	e7ee      	b.n	8012960 <__libc_init_array+0xc>
 8012982:	f855 3b04 	ldr.w	r3, [r5], #4
 8012986:	4798      	blx	r3
 8012988:	3601      	adds	r6, #1
 801298a:	e7f2      	b.n	8012972 <__libc_init_array+0x1e>
 801298c:	0801514c 	.word	0x0801514c
 8012990:	0801514c 	.word	0x0801514c
 8012994:	0801514c 	.word	0x0801514c
 8012998:	08015150 	.word	0x08015150

0801299c <__retarget_lock_init_recursive>:
 801299c:	4770      	bx	lr

0801299e <__retarget_lock_acquire_recursive>:
 801299e:	4770      	bx	lr

080129a0 <__retarget_lock_release_recursive>:
 80129a0:	4770      	bx	lr

080129a2 <memcpy>:
 80129a2:	440a      	add	r2, r1
 80129a4:	4291      	cmp	r1, r2
 80129a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80129aa:	d100      	bne.n	80129ae <memcpy+0xc>
 80129ac:	4770      	bx	lr
 80129ae:	b510      	push	{r4, lr}
 80129b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80129b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80129b8:	4291      	cmp	r1, r2
 80129ba:	d1f9      	bne.n	80129b0 <memcpy+0xe>
 80129bc:	bd10      	pop	{r4, pc}
	...

080129c0 <_free_r>:
 80129c0:	b538      	push	{r3, r4, r5, lr}
 80129c2:	4605      	mov	r5, r0
 80129c4:	2900      	cmp	r1, #0
 80129c6:	d041      	beq.n	8012a4c <_free_r+0x8c>
 80129c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80129cc:	1f0c      	subs	r4, r1, #4
 80129ce:	2b00      	cmp	r3, #0
 80129d0:	bfb8      	it	lt
 80129d2:	18e4      	addlt	r4, r4, r3
 80129d4:	f7ff fd2a 	bl	801242c <__malloc_lock>
 80129d8:	4a1d      	ldr	r2, [pc, #116]	@ (8012a50 <_free_r+0x90>)
 80129da:	6813      	ldr	r3, [r2, #0]
 80129dc:	b933      	cbnz	r3, 80129ec <_free_r+0x2c>
 80129de:	6063      	str	r3, [r4, #4]
 80129e0:	6014      	str	r4, [r2, #0]
 80129e2:	4628      	mov	r0, r5
 80129e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80129e8:	f7ff bd26 	b.w	8012438 <__malloc_unlock>
 80129ec:	42a3      	cmp	r3, r4
 80129ee:	d908      	bls.n	8012a02 <_free_r+0x42>
 80129f0:	6820      	ldr	r0, [r4, #0]
 80129f2:	1821      	adds	r1, r4, r0
 80129f4:	428b      	cmp	r3, r1
 80129f6:	bf01      	itttt	eq
 80129f8:	6819      	ldreq	r1, [r3, #0]
 80129fa:	685b      	ldreq	r3, [r3, #4]
 80129fc:	1809      	addeq	r1, r1, r0
 80129fe:	6021      	streq	r1, [r4, #0]
 8012a00:	e7ed      	b.n	80129de <_free_r+0x1e>
 8012a02:	461a      	mov	r2, r3
 8012a04:	685b      	ldr	r3, [r3, #4]
 8012a06:	b10b      	cbz	r3, 8012a0c <_free_r+0x4c>
 8012a08:	42a3      	cmp	r3, r4
 8012a0a:	d9fa      	bls.n	8012a02 <_free_r+0x42>
 8012a0c:	6811      	ldr	r1, [r2, #0]
 8012a0e:	1850      	adds	r0, r2, r1
 8012a10:	42a0      	cmp	r0, r4
 8012a12:	d10b      	bne.n	8012a2c <_free_r+0x6c>
 8012a14:	6820      	ldr	r0, [r4, #0]
 8012a16:	4401      	add	r1, r0
 8012a18:	1850      	adds	r0, r2, r1
 8012a1a:	4283      	cmp	r3, r0
 8012a1c:	6011      	str	r1, [r2, #0]
 8012a1e:	d1e0      	bne.n	80129e2 <_free_r+0x22>
 8012a20:	6818      	ldr	r0, [r3, #0]
 8012a22:	685b      	ldr	r3, [r3, #4]
 8012a24:	6053      	str	r3, [r2, #4]
 8012a26:	4408      	add	r0, r1
 8012a28:	6010      	str	r0, [r2, #0]
 8012a2a:	e7da      	b.n	80129e2 <_free_r+0x22>
 8012a2c:	d902      	bls.n	8012a34 <_free_r+0x74>
 8012a2e:	230c      	movs	r3, #12
 8012a30:	602b      	str	r3, [r5, #0]
 8012a32:	e7d6      	b.n	80129e2 <_free_r+0x22>
 8012a34:	6820      	ldr	r0, [r4, #0]
 8012a36:	1821      	adds	r1, r4, r0
 8012a38:	428b      	cmp	r3, r1
 8012a3a:	bf04      	itt	eq
 8012a3c:	6819      	ldreq	r1, [r3, #0]
 8012a3e:	685b      	ldreq	r3, [r3, #4]
 8012a40:	6063      	str	r3, [r4, #4]
 8012a42:	bf04      	itt	eq
 8012a44:	1809      	addeq	r1, r1, r0
 8012a46:	6021      	streq	r1, [r4, #0]
 8012a48:	6054      	str	r4, [r2, #4]
 8012a4a:	e7ca      	b.n	80129e2 <_free_r+0x22>
 8012a4c:	bd38      	pop	{r3, r4, r5, pc}
 8012a4e:	bf00      	nop
 8012a50:	20002220 	.word	0x20002220

08012a54 <__sfputc_r>:
 8012a54:	6893      	ldr	r3, [r2, #8]
 8012a56:	3b01      	subs	r3, #1
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	b410      	push	{r4}
 8012a5c:	6093      	str	r3, [r2, #8]
 8012a5e:	da08      	bge.n	8012a72 <__sfputc_r+0x1e>
 8012a60:	6994      	ldr	r4, [r2, #24]
 8012a62:	42a3      	cmp	r3, r4
 8012a64:	db01      	blt.n	8012a6a <__sfputc_r+0x16>
 8012a66:	290a      	cmp	r1, #10
 8012a68:	d103      	bne.n	8012a72 <__sfputc_r+0x1e>
 8012a6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a6e:	f7ff be78 	b.w	8012762 <__swbuf_r>
 8012a72:	6813      	ldr	r3, [r2, #0]
 8012a74:	1c58      	adds	r0, r3, #1
 8012a76:	6010      	str	r0, [r2, #0]
 8012a78:	7019      	strb	r1, [r3, #0]
 8012a7a:	4608      	mov	r0, r1
 8012a7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a80:	4770      	bx	lr

08012a82 <__sfputs_r>:
 8012a82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a84:	4606      	mov	r6, r0
 8012a86:	460f      	mov	r7, r1
 8012a88:	4614      	mov	r4, r2
 8012a8a:	18d5      	adds	r5, r2, r3
 8012a8c:	42ac      	cmp	r4, r5
 8012a8e:	d101      	bne.n	8012a94 <__sfputs_r+0x12>
 8012a90:	2000      	movs	r0, #0
 8012a92:	e007      	b.n	8012aa4 <__sfputs_r+0x22>
 8012a94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a98:	463a      	mov	r2, r7
 8012a9a:	4630      	mov	r0, r6
 8012a9c:	f7ff ffda 	bl	8012a54 <__sfputc_r>
 8012aa0:	1c43      	adds	r3, r0, #1
 8012aa2:	d1f3      	bne.n	8012a8c <__sfputs_r+0xa>
 8012aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012aa8 <_vfiprintf_r>:
 8012aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012aac:	460d      	mov	r5, r1
 8012aae:	b09d      	sub	sp, #116	@ 0x74
 8012ab0:	4614      	mov	r4, r2
 8012ab2:	4698      	mov	r8, r3
 8012ab4:	4606      	mov	r6, r0
 8012ab6:	b118      	cbz	r0, 8012ac0 <_vfiprintf_r+0x18>
 8012ab8:	6a03      	ldr	r3, [r0, #32]
 8012aba:	b90b      	cbnz	r3, 8012ac0 <_vfiprintf_r+0x18>
 8012abc:	f7ff fd4e 	bl	801255c <__sinit>
 8012ac0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012ac2:	07d9      	lsls	r1, r3, #31
 8012ac4:	d405      	bmi.n	8012ad2 <_vfiprintf_r+0x2a>
 8012ac6:	89ab      	ldrh	r3, [r5, #12]
 8012ac8:	059a      	lsls	r2, r3, #22
 8012aca:	d402      	bmi.n	8012ad2 <_vfiprintf_r+0x2a>
 8012acc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012ace:	f7ff ff66 	bl	801299e <__retarget_lock_acquire_recursive>
 8012ad2:	89ab      	ldrh	r3, [r5, #12]
 8012ad4:	071b      	lsls	r3, r3, #28
 8012ad6:	d501      	bpl.n	8012adc <_vfiprintf_r+0x34>
 8012ad8:	692b      	ldr	r3, [r5, #16]
 8012ada:	b99b      	cbnz	r3, 8012b04 <_vfiprintf_r+0x5c>
 8012adc:	4629      	mov	r1, r5
 8012ade:	4630      	mov	r0, r6
 8012ae0:	f7ff fe7e 	bl	80127e0 <__swsetup_r>
 8012ae4:	b170      	cbz	r0, 8012b04 <_vfiprintf_r+0x5c>
 8012ae6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012ae8:	07dc      	lsls	r4, r3, #31
 8012aea:	d504      	bpl.n	8012af6 <_vfiprintf_r+0x4e>
 8012aec:	f04f 30ff 	mov.w	r0, #4294967295
 8012af0:	b01d      	add	sp, #116	@ 0x74
 8012af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012af6:	89ab      	ldrh	r3, [r5, #12]
 8012af8:	0598      	lsls	r0, r3, #22
 8012afa:	d4f7      	bmi.n	8012aec <_vfiprintf_r+0x44>
 8012afc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012afe:	f7ff ff4f 	bl	80129a0 <__retarget_lock_release_recursive>
 8012b02:	e7f3      	b.n	8012aec <_vfiprintf_r+0x44>
 8012b04:	2300      	movs	r3, #0
 8012b06:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b08:	2320      	movs	r3, #32
 8012b0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012b0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012b12:	2330      	movs	r3, #48	@ 0x30
 8012b14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012cc4 <_vfiprintf_r+0x21c>
 8012b18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012b1c:	f04f 0901 	mov.w	r9, #1
 8012b20:	4623      	mov	r3, r4
 8012b22:	469a      	mov	sl, r3
 8012b24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012b28:	b10a      	cbz	r2, 8012b2e <_vfiprintf_r+0x86>
 8012b2a:	2a25      	cmp	r2, #37	@ 0x25
 8012b2c:	d1f9      	bne.n	8012b22 <_vfiprintf_r+0x7a>
 8012b2e:	ebba 0b04 	subs.w	fp, sl, r4
 8012b32:	d00b      	beq.n	8012b4c <_vfiprintf_r+0xa4>
 8012b34:	465b      	mov	r3, fp
 8012b36:	4622      	mov	r2, r4
 8012b38:	4629      	mov	r1, r5
 8012b3a:	4630      	mov	r0, r6
 8012b3c:	f7ff ffa1 	bl	8012a82 <__sfputs_r>
 8012b40:	3001      	adds	r0, #1
 8012b42:	f000 80a7 	beq.w	8012c94 <_vfiprintf_r+0x1ec>
 8012b46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012b48:	445a      	add	r2, fp
 8012b4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8012b4c:	f89a 3000 	ldrb.w	r3, [sl]
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	f000 809f 	beq.w	8012c94 <_vfiprintf_r+0x1ec>
 8012b56:	2300      	movs	r3, #0
 8012b58:	f04f 32ff 	mov.w	r2, #4294967295
 8012b5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012b60:	f10a 0a01 	add.w	sl, sl, #1
 8012b64:	9304      	str	r3, [sp, #16]
 8012b66:	9307      	str	r3, [sp, #28]
 8012b68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012b6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8012b6e:	4654      	mov	r4, sl
 8012b70:	2205      	movs	r2, #5
 8012b72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b76:	4853      	ldr	r0, [pc, #332]	@ (8012cc4 <_vfiprintf_r+0x21c>)
 8012b78:	f7ed fb2a 	bl	80001d0 <memchr>
 8012b7c:	9a04      	ldr	r2, [sp, #16]
 8012b7e:	b9d8      	cbnz	r0, 8012bb8 <_vfiprintf_r+0x110>
 8012b80:	06d1      	lsls	r1, r2, #27
 8012b82:	bf44      	itt	mi
 8012b84:	2320      	movmi	r3, #32
 8012b86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b8a:	0713      	lsls	r3, r2, #28
 8012b8c:	bf44      	itt	mi
 8012b8e:	232b      	movmi	r3, #43	@ 0x2b
 8012b90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b94:	f89a 3000 	ldrb.w	r3, [sl]
 8012b98:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b9a:	d015      	beq.n	8012bc8 <_vfiprintf_r+0x120>
 8012b9c:	9a07      	ldr	r2, [sp, #28]
 8012b9e:	4654      	mov	r4, sl
 8012ba0:	2000      	movs	r0, #0
 8012ba2:	f04f 0c0a 	mov.w	ip, #10
 8012ba6:	4621      	mov	r1, r4
 8012ba8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012bac:	3b30      	subs	r3, #48	@ 0x30
 8012bae:	2b09      	cmp	r3, #9
 8012bb0:	d94b      	bls.n	8012c4a <_vfiprintf_r+0x1a2>
 8012bb2:	b1b0      	cbz	r0, 8012be2 <_vfiprintf_r+0x13a>
 8012bb4:	9207      	str	r2, [sp, #28]
 8012bb6:	e014      	b.n	8012be2 <_vfiprintf_r+0x13a>
 8012bb8:	eba0 0308 	sub.w	r3, r0, r8
 8012bbc:	fa09 f303 	lsl.w	r3, r9, r3
 8012bc0:	4313      	orrs	r3, r2
 8012bc2:	9304      	str	r3, [sp, #16]
 8012bc4:	46a2      	mov	sl, r4
 8012bc6:	e7d2      	b.n	8012b6e <_vfiprintf_r+0xc6>
 8012bc8:	9b03      	ldr	r3, [sp, #12]
 8012bca:	1d19      	adds	r1, r3, #4
 8012bcc:	681b      	ldr	r3, [r3, #0]
 8012bce:	9103      	str	r1, [sp, #12]
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	bfbb      	ittet	lt
 8012bd4:	425b      	neglt	r3, r3
 8012bd6:	f042 0202 	orrlt.w	r2, r2, #2
 8012bda:	9307      	strge	r3, [sp, #28]
 8012bdc:	9307      	strlt	r3, [sp, #28]
 8012bde:	bfb8      	it	lt
 8012be0:	9204      	strlt	r2, [sp, #16]
 8012be2:	7823      	ldrb	r3, [r4, #0]
 8012be4:	2b2e      	cmp	r3, #46	@ 0x2e
 8012be6:	d10a      	bne.n	8012bfe <_vfiprintf_r+0x156>
 8012be8:	7863      	ldrb	r3, [r4, #1]
 8012bea:	2b2a      	cmp	r3, #42	@ 0x2a
 8012bec:	d132      	bne.n	8012c54 <_vfiprintf_r+0x1ac>
 8012bee:	9b03      	ldr	r3, [sp, #12]
 8012bf0:	1d1a      	adds	r2, r3, #4
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	9203      	str	r2, [sp, #12]
 8012bf6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012bfa:	3402      	adds	r4, #2
 8012bfc:	9305      	str	r3, [sp, #20]
 8012bfe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012cd4 <_vfiprintf_r+0x22c>
 8012c02:	7821      	ldrb	r1, [r4, #0]
 8012c04:	2203      	movs	r2, #3
 8012c06:	4650      	mov	r0, sl
 8012c08:	f7ed fae2 	bl	80001d0 <memchr>
 8012c0c:	b138      	cbz	r0, 8012c1e <_vfiprintf_r+0x176>
 8012c0e:	9b04      	ldr	r3, [sp, #16]
 8012c10:	eba0 000a 	sub.w	r0, r0, sl
 8012c14:	2240      	movs	r2, #64	@ 0x40
 8012c16:	4082      	lsls	r2, r0
 8012c18:	4313      	orrs	r3, r2
 8012c1a:	3401      	adds	r4, #1
 8012c1c:	9304      	str	r3, [sp, #16]
 8012c1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c22:	4829      	ldr	r0, [pc, #164]	@ (8012cc8 <_vfiprintf_r+0x220>)
 8012c24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012c28:	2206      	movs	r2, #6
 8012c2a:	f7ed fad1 	bl	80001d0 <memchr>
 8012c2e:	2800      	cmp	r0, #0
 8012c30:	d03f      	beq.n	8012cb2 <_vfiprintf_r+0x20a>
 8012c32:	4b26      	ldr	r3, [pc, #152]	@ (8012ccc <_vfiprintf_r+0x224>)
 8012c34:	bb1b      	cbnz	r3, 8012c7e <_vfiprintf_r+0x1d6>
 8012c36:	9b03      	ldr	r3, [sp, #12]
 8012c38:	3307      	adds	r3, #7
 8012c3a:	f023 0307 	bic.w	r3, r3, #7
 8012c3e:	3308      	adds	r3, #8
 8012c40:	9303      	str	r3, [sp, #12]
 8012c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c44:	443b      	add	r3, r7
 8012c46:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c48:	e76a      	b.n	8012b20 <_vfiprintf_r+0x78>
 8012c4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8012c4e:	460c      	mov	r4, r1
 8012c50:	2001      	movs	r0, #1
 8012c52:	e7a8      	b.n	8012ba6 <_vfiprintf_r+0xfe>
 8012c54:	2300      	movs	r3, #0
 8012c56:	3401      	adds	r4, #1
 8012c58:	9305      	str	r3, [sp, #20]
 8012c5a:	4619      	mov	r1, r3
 8012c5c:	f04f 0c0a 	mov.w	ip, #10
 8012c60:	4620      	mov	r0, r4
 8012c62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012c66:	3a30      	subs	r2, #48	@ 0x30
 8012c68:	2a09      	cmp	r2, #9
 8012c6a:	d903      	bls.n	8012c74 <_vfiprintf_r+0x1cc>
 8012c6c:	2b00      	cmp	r3, #0
 8012c6e:	d0c6      	beq.n	8012bfe <_vfiprintf_r+0x156>
 8012c70:	9105      	str	r1, [sp, #20]
 8012c72:	e7c4      	b.n	8012bfe <_vfiprintf_r+0x156>
 8012c74:	fb0c 2101 	mla	r1, ip, r1, r2
 8012c78:	4604      	mov	r4, r0
 8012c7a:	2301      	movs	r3, #1
 8012c7c:	e7f0      	b.n	8012c60 <_vfiprintf_r+0x1b8>
 8012c7e:	ab03      	add	r3, sp, #12
 8012c80:	9300      	str	r3, [sp, #0]
 8012c82:	462a      	mov	r2, r5
 8012c84:	4b12      	ldr	r3, [pc, #72]	@ (8012cd0 <_vfiprintf_r+0x228>)
 8012c86:	a904      	add	r1, sp, #16
 8012c88:	4630      	mov	r0, r6
 8012c8a:	f3af 8000 	nop.w
 8012c8e:	4607      	mov	r7, r0
 8012c90:	1c78      	adds	r0, r7, #1
 8012c92:	d1d6      	bne.n	8012c42 <_vfiprintf_r+0x19a>
 8012c94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012c96:	07d9      	lsls	r1, r3, #31
 8012c98:	d405      	bmi.n	8012ca6 <_vfiprintf_r+0x1fe>
 8012c9a:	89ab      	ldrh	r3, [r5, #12]
 8012c9c:	059a      	lsls	r2, r3, #22
 8012c9e:	d402      	bmi.n	8012ca6 <_vfiprintf_r+0x1fe>
 8012ca0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012ca2:	f7ff fe7d 	bl	80129a0 <__retarget_lock_release_recursive>
 8012ca6:	89ab      	ldrh	r3, [r5, #12]
 8012ca8:	065b      	lsls	r3, r3, #25
 8012caa:	f53f af1f 	bmi.w	8012aec <_vfiprintf_r+0x44>
 8012cae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012cb0:	e71e      	b.n	8012af0 <_vfiprintf_r+0x48>
 8012cb2:	ab03      	add	r3, sp, #12
 8012cb4:	9300      	str	r3, [sp, #0]
 8012cb6:	462a      	mov	r2, r5
 8012cb8:	4b05      	ldr	r3, [pc, #20]	@ (8012cd0 <_vfiprintf_r+0x228>)
 8012cba:	a904      	add	r1, sp, #16
 8012cbc:	4630      	mov	r0, r6
 8012cbe:	f000 f879 	bl	8012db4 <_printf_i>
 8012cc2:	e7e4      	b.n	8012c8e <_vfiprintf_r+0x1e6>
 8012cc4:	08014ff4 	.word	0x08014ff4
 8012cc8:	08014ffe 	.word	0x08014ffe
 8012ccc:	00000000 	.word	0x00000000
 8012cd0:	08012a83 	.word	0x08012a83
 8012cd4:	08014ffa 	.word	0x08014ffa

08012cd8 <_printf_common>:
 8012cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012cdc:	4616      	mov	r6, r2
 8012cde:	4698      	mov	r8, r3
 8012ce0:	688a      	ldr	r2, [r1, #8]
 8012ce2:	690b      	ldr	r3, [r1, #16]
 8012ce4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012ce8:	4293      	cmp	r3, r2
 8012cea:	bfb8      	it	lt
 8012cec:	4613      	movlt	r3, r2
 8012cee:	6033      	str	r3, [r6, #0]
 8012cf0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012cf4:	4607      	mov	r7, r0
 8012cf6:	460c      	mov	r4, r1
 8012cf8:	b10a      	cbz	r2, 8012cfe <_printf_common+0x26>
 8012cfa:	3301      	adds	r3, #1
 8012cfc:	6033      	str	r3, [r6, #0]
 8012cfe:	6823      	ldr	r3, [r4, #0]
 8012d00:	0699      	lsls	r1, r3, #26
 8012d02:	bf42      	ittt	mi
 8012d04:	6833      	ldrmi	r3, [r6, #0]
 8012d06:	3302      	addmi	r3, #2
 8012d08:	6033      	strmi	r3, [r6, #0]
 8012d0a:	6825      	ldr	r5, [r4, #0]
 8012d0c:	f015 0506 	ands.w	r5, r5, #6
 8012d10:	d106      	bne.n	8012d20 <_printf_common+0x48>
 8012d12:	f104 0a19 	add.w	sl, r4, #25
 8012d16:	68e3      	ldr	r3, [r4, #12]
 8012d18:	6832      	ldr	r2, [r6, #0]
 8012d1a:	1a9b      	subs	r3, r3, r2
 8012d1c:	42ab      	cmp	r3, r5
 8012d1e:	dc26      	bgt.n	8012d6e <_printf_common+0x96>
 8012d20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012d24:	6822      	ldr	r2, [r4, #0]
 8012d26:	3b00      	subs	r3, #0
 8012d28:	bf18      	it	ne
 8012d2a:	2301      	movne	r3, #1
 8012d2c:	0692      	lsls	r2, r2, #26
 8012d2e:	d42b      	bmi.n	8012d88 <_printf_common+0xb0>
 8012d30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012d34:	4641      	mov	r1, r8
 8012d36:	4638      	mov	r0, r7
 8012d38:	47c8      	blx	r9
 8012d3a:	3001      	adds	r0, #1
 8012d3c:	d01e      	beq.n	8012d7c <_printf_common+0xa4>
 8012d3e:	6823      	ldr	r3, [r4, #0]
 8012d40:	6922      	ldr	r2, [r4, #16]
 8012d42:	f003 0306 	and.w	r3, r3, #6
 8012d46:	2b04      	cmp	r3, #4
 8012d48:	bf02      	ittt	eq
 8012d4a:	68e5      	ldreq	r5, [r4, #12]
 8012d4c:	6833      	ldreq	r3, [r6, #0]
 8012d4e:	1aed      	subeq	r5, r5, r3
 8012d50:	68a3      	ldr	r3, [r4, #8]
 8012d52:	bf0c      	ite	eq
 8012d54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012d58:	2500      	movne	r5, #0
 8012d5a:	4293      	cmp	r3, r2
 8012d5c:	bfc4      	itt	gt
 8012d5e:	1a9b      	subgt	r3, r3, r2
 8012d60:	18ed      	addgt	r5, r5, r3
 8012d62:	2600      	movs	r6, #0
 8012d64:	341a      	adds	r4, #26
 8012d66:	42b5      	cmp	r5, r6
 8012d68:	d11a      	bne.n	8012da0 <_printf_common+0xc8>
 8012d6a:	2000      	movs	r0, #0
 8012d6c:	e008      	b.n	8012d80 <_printf_common+0xa8>
 8012d6e:	2301      	movs	r3, #1
 8012d70:	4652      	mov	r2, sl
 8012d72:	4641      	mov	r1, r8
 8012d74:	4638      	mov	r0, r7
 8012d76:	47c8      	blx	r9
 8012d78:	3001      	adds	r0, #1
 8012d7a:	d103      	bne.n	8012d84 <_printf_common+0xac>
 8012d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8012d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d84:	3501      	adds	r5, #1
 8012d86:	e7c6      	b.n	8012d16 <_printf_common+0x3e>
 8012d88:	18e1      	adds	r1, r4, r3
 8012d8a:	1c5a      	adds	r2, r3, #1
 8012d8c:	2030      	movs	r0, #48	@ 0x30
 8012d8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012d92:	4422      	add	r2, r4
 8012d94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012d98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012d9c:	3302      	adds	r3, #2
 8012d9e:	e7c7      	b.n	8012d30 <_printf_common+0x58>
 8012da0:	2301      	movs	r3, #1
 8012da2:	4622      	mov	r2, r4
 8012da4:	4641      	mov	r1, r8
 8012da6:	4638      	mov	r0, r7
 8012da8:	47c8      	blx	r9
 8012daa:	3001      	adds	r0, #1
 8012dac:	d0e6      	beq.n	8012d7c <_printf_common+0xa4>
 8012dae:	3601      	adds	r6, #1
 8012db0:	e7d9      	b.n	8012d66 <_printf_common+0x8e>
	...

08012db4 <_printf_i>:
 8012db4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012db8:	7e0f      	ldrb	r7, [r1, #24]
 8012dba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012dbc:	2f78      	cmp	r7, #120	@ 0x78
 8012dbe:	4691      	mov	r9, r2
 8012dc0:	4680      	mov	r8, r0
 8012dc2:	460c      	mov	r4, r1
 8012dc4:	469a      	mov	sl, r3
 8012dc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012dca:	d807      	bhi.n	8012ddc <_printf_i+0x28>
 8012dcc:	2f62      	cmp	r7, #98	@ 0x62
 8012dce:	d80a      	bhi.n	8012de6 <_printf_i+0x32>
 8012dd0:	2f00      	cmp	r7, #0
 8012dd2:	f000 80d2 	beq.w	8012f7a <_printf_i+0x1c6>
 8012dd6:	2f58      	cmp	r7, #88	@ 0x58
 8012dd8:	f000 80b9 	beq.w	8012f4e <_printf_i+0x19a>
 8012ddc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012de0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012de4:	e03a      	b.n	8012e5c <_printf_i+0xa8>
 8012de6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012dea:	2b15      	cmp	r3, #21
 8012dec:	d8f6      	bhi.n	8012ddc <_printf_i+0x28>
 8012dee:	a101      	add	r1, pc, #4	@ (adr r1, 8012df4 <_printf_i+0x40>)
 8012df0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012df4:	08012e4d 	.word	0x08012e4d
 8012df8:	08012e61 	.word	0x08012e61
 8012dfc:	08012ddd 	.word	0x08012ddd
 8012e00:	08012ddd 	.word	0x08012ddd
 8012e04:	08012ddd 	.word	0x08012ddd
 8012e08:	08012ddd 	.word	0x08012ddd
 8012e0c:	08012e61 	.word	0x08012e61
 8012e10:	08012ddd 	.word	0x08012ddd
 8012e14:	08012ddd 	.word	0x08012ddd
 8012e18:	08012ddd 	.word	0x08012ddd
 8012e1c:	08012ddd 	.word	0x08012ddd
 8012e20:	08012f61 	.word	0x08012f61
 8012e24:	08012e8b 	.word	0x08012e8b
 8012e28:	08012f1b 	.word	0x08012f1b
 8012e2c:	08012ddd 	.word	0x08012ddd
 8012e30:	08012ddd 	.word	0x08012ddd
 8012e34:	08012f83 	.word	0x08012f83
 8012e38:	08012ddd 	.word	0x08012ddd
 8012e3c:	08012e8b 	.word	0x08012e8b
 8012e40:	08012ddd 	.word	0x08012ddd
 8012e44:	08012ddd 	.word	0x08012ddd
 8012e48:	08012f23 	.word	0x08012f23
 8012e4c:	6833      	ldr	r3, [r6, #0]
 8012e4e:	1d1a      	adds	r2, r3, #4
 8012e50:	681b      	ldr	r3, [r3, #0]
 8012e52:	6032      	str	r2, [r6, #0]
 8012e54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012e58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012e5c:	2301      	movs	r3, #1
 8012e5e:	e09d      	b.n	8012f9c <_printf_i+0x1e8>
 8012e60:	6833      	ldr	r3, [r6, #0]
 8012e62:	6820      	ldr	r0, [r4, #0]
 8012e64:	1d19      	adds	r1, r3, #4
 8012e66:	6031      	str	r1, [r6, #0]
 8012e68:	0606      	lsls	r6, r0, #24
 8012e6a:	d501      	bpl.n	8012e70 <_printf_i+0xbc>
 8012e6c:	681d      	ldr	r5, [r3, #0]
 8012e6e:	e003      	b.n	8012e78 <_printf_i+0xc4>
 8012e70:	0645      	lsls	r5, r0, #25
 8012e72:	d5fb      	bpl.n	8012e6c <_printf_i+0xb8>
 8012e74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012e78:	2d00      	cmp	r5, #0
 8012e7a:	da03      	bge.n	8012e84 <_printf_i+0xd0>
 8012e7c:	232d      	movs	r3, #45	@ 0x2d
 8012e7e:	426d      	negs	r5, r5
 8012e80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012e84:	4859      	ldr	r0, [pc, #356]	@ (8012fec <_printf_i+0x238>)
 8012e86:	230a      	movs	r3, #10
 8012e88:	e011      	b.n	8012eae <_printf_i+0xfa>
 8012e8a:	6821      	ldr	r1, [r4, #0]
 8012e8c:	6833      	ldr	r3, [r6, #0]
 8012e8e:	0608      	lsls	r0, r1, #24
 8012e90:	f853 5b04 	ldr.w	r5, [r3], #4
 8012e94:	d402      	bmi.n	8012e9c <_printf_i+0xe8>
 8012e96:	0649      	lsls	r1, r1, #25
 8012e98:	bf48      	it	mi
 8012e9a:	b2ad      	uxthmi	r5, r5
 8012e9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8012e9e:	4853      	ldr	r0, [pc, #332]	@ (8012fec <_printf_i+0x238>)
 8012ea0:	6033      	str	r3, [r6, #0]
 8012ea2:	bf14      	ite	ne
 8012ea4:	230a      	movne	r3, #10
 8012ea6:	2308      	moveq	r3, #8
 8012ea8:	2100      	movs	r1, #0
 8012eaa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012eae:	6866      	ldr	r6, [r4, #4]
 8012eb0:	60a6      	str	r6, [r4, #8]
 8012eb2:	2e00      	cmp	r6, #0
 8012eb4:	bfa2      	ittt	ge
 8012eb6:	6821      	ldrge	r1, [r4, #0]
 8012eb8:	f021 0104 	bicge.w	r1, r1, #4
 8012ebc:	6021      	strge	r1, [r4, #0]
 8012ebe:	b90d      	cbnz	r5, 8012ec4 <_printf_i+0x110>
 8012ec0:	2e00      	cmp	r6, #0
 8012ec2:	d04b      	beq.n	8012f5c <_printf_i+0x1a8>
 8012ec4:	4616      	mov	r6, r2
 8012ec6:	fbb5 f1f3 	udiv	r1, r5, r3
 8012eca:	fb03 5711 	mls	r7, r3, r1, r5
 8012ece:	5dc7      	ldrb	r7, [r0, r7]
 8012ed0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012ed4:	462f      	mov	r7, r5
 8012ed6:	42bb      	cmp	r3, r7
 8012ed8:	460d      	mov	r5, r1
 8012eda:	d9f4      	bls.n	8012ec6 <_printf_i+0x112>
 8012edc:	2b08      	cmp	r3, #8
 8012ede:	d10b      	bne.n	8012ef8 <_printf_i+0x144>
 8012ee0:	6823      	ldr	r3, [r4, #0]
 8012ee2:	07df      	lsls	r7, r3, #31
 8012ee4:	d508      	bpl.n	8012ef8 <_printf_i+0x144>
 8012ee6:	6923      	ldr	r3, [r4, #16]
 8012ee8:	6861      	ldr	r1, [r4, #4]
 8012eea:	4299      	cmp	r1, r3
 8012eec:	bfde      	ittt	le
 8012eee:	2330      	movle	r3, #48	@ 0x30
 8012ef0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012ef4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012ef8:	1b92      	subs	r2, r2, r6
 8012efa:	6122      	str	r2, [r4, #16]
 8012efc:	f8cd a000 	str.w	sl, [sp]
 8012f00:	464b      	mov	r3, r9
 8012f02:	aa03      	add	r2, sp, #12
 8012f04:	4621      	mov	r1, r4
 8012f06:	4640      	mov	r0, r8
 8012f08:	f7ff fee6 	bl	8012cd8 <_printf_common>
 8012f0c:	3001      	adds	r0, #1
 8012f0e:	d14a      	bne.n	8012fa6 <_printf_i+0x1f2>
 8012f10:	f04f 30ff 	mov.w	r0, #4294967295
 8012f14:	b004      	add	sp, #16
 8012f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f1a:	6823      	ldr	r3, [r4, #0]
 8012f1c:	f043 0320 	orr.w	r3, r3, #32
 8012f20:	6023      	str	r3, [r4, #0]
 8012f22:	4833      	ldr	r0, [pc, #204]	@ (8012ff0 <_printf_i+0x23c>)
 8012f24:	2778      	movs	r7, #120	@ 0x78
 8012f26:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012f2a:	6823      	ldr	r3, [r4, #0]
 8012f2c:	6831      	ldr	r1, [r6, #0]
 8012f2e:	061f      	lsls	r7, r3, #24
 8012f30:	f851 5b04 	ldr.w	r5, [r1], #4
 8012f34:	d402      	bmi.n	8012f3c <_printf_i+0x188>
 8012f36:	065f      	lsls	r7, r3, #25
 8012f38:	bf48      	it	mi
 8012f3a:	b2ad      	uxthmi	r5, r5
 8012f3c:	6031      	str	r1, [r6, #0]
 8012f3e:	07d9      	lsls	r1, r3, #31
 8012f40:	bf44      	itt	mi
 8012f42:	f043 0320 	orrmi.w	r3, r3, #32
 8012f46:	6023      	strmi	r3, [r4, #0]
 8012f48:	b11d      	cbz	r5, 8012f52 <_printf_i+0x19e>
 8012f4a:	2310      	movs	r3, #16
 8012f4c:	e7ac      	b.n	8012ea8 <_printf_i+0xf4>
 8012f4e:	4827      	ldr	r0, [pc, #156]	@ (8012fec <_printf_i+0x238>)
 8012f50:	e7e9      	b.n	8012f26 <_printf_i+0x172>
 8012f52:	6823      	ldr	r3, [r4, #0]
 8012f54:	f023 0320 	bic.w	r3, r3, #32
 8012f58:	6023      	str	r3, [r4, #0]
 8012f5a:	e7f6      	b.n	8012f4a <_printf_i+0x196>
 8012f5c:	4616      	mov	r6, r2
 8012f5e:	e7bd      	b.n	8012edc <_printf_i+0x128>
 8012f60:	6833      	ldr	r3, [r6, #0]
 8012f62:	6825      	ldr	r5, [r4, #0]
 8012f64:	6961      	ldr	r1, [r4, #20]
 8012f66:	1d18      	adds	r0, r3, #4
 8012f68:	6030      	str	r0, [r6, #0]
 8012f6a:	062e      	lsls	r6, r5, #24
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	d501      	bpl.n	8012f74 <_printf_i+0x1c0>
 8012f70:	6019      	str	r1, [r3, #0]
 8012f72:	e002      	b.n	8012f7a <_printf_i+0x1c6>
 8012f74:	0668      	lsls	r0, r5, #25
 8012f76:	d5fb      	bpl.n	8012f70 <_printf_i+0x1bc>
 8012f78:	8019      	strh	r1, [r3, #0]
 8012f7a:	2300      	movs	r3, #0
 8012f7c:	6123      	str	r3, [r4, #16]
 8012f7e:	4616      	mov	r6, r2
 8012f80:	e7bc      	b.n	8012efc <_printf_i+0x148>
 8012f82:	6833      	ldr	r3, [r6, #0]
 8012f84:	1d1a      	adds	r2, r3, #4
 8012f86:	6032      	str	r2, [r6, #0]
 8012f88:	681e      	ldr	r6, [r3, #0]
 8012f8a:	6862      	ldr	r2, [r4, #4]
 8012f8c:	2100      	movs	r1, #0
 8012f8e:	4630      	mov	r0, r6
 8012f90:	f7ed f91e 	bl	80001d0 <memchr>
 8012f94:	b108      	cbz	r0, 8012f9a <_printf_i+0x1e6>
 8012f96:	1b80      	subs	r0, r0, r6
 8012f98:	6060      	str	r0, [r4, #4]
 8012f9a:	6863      	ldr	r3, [r4, #4]
 8012f9c:	6123      	str	r3, [r4, #16]
 8012f9e:	2300      	movs	r3, #0
 8012fa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012fa4:	e7aa      	b.n	8012efc <_printf_i+0x148>
 8012fa6:	6923      	ldr	r3, [r4, #16]
 8012fa8:	4632      	mov	r2, r6
 8012faa:	4649      	mov	r1, r9
 8012fac:	4640      	mov	r0, r8
 8012fae:	47d0      	blx	sl
 8012fb0:	3001      	adds	r0, #1
 8012fb2:	d0ad      	beq.n	8012f10 <_printf_i+0x15c>
 8012fb4:	6823      	ldr	r3, [r4, #0]
 8012fb6:	079b      	lsls	r3, r3, #30
 8012fb8:	d413      	bmi.n	8012fe2 <_printf_i+0x22e>
 8012fba:	68e0      	ldr	r0, [r4, #12]
 8012fbc:	9b03      	ldr	r3, [sp, #12]
 8012fbe:	4298      	cmp	r0, r3
 8012fc0:	bfb8      	it	lt
 8012fc2:	4618      	movlt	r0, r3
 8012fc4:	e7a6      	b.n	8012f14 <_printf_i+0x160>
 8012fc6:	2301      	movs	r3, #1
 8012fc8:	4632      	mov	r2, r6
 8012fca:	4649      	mov	r1, r9
 8012fcc:	4640      	mov	r0, r8
 8012fce:	47d0      	blx	sl
 8012fd0:	3001      	adds	r0, #1
 8012fd2:	d09d      	beq.n	8012f10 <_printf_i+0x15c>
 8012fd4:	3501      	adds	r5, #1
 8012fd6:	68e3      	ldr	r3, [r4, #12]
 8012fd8:	9903      	ldr	r1, [sp, #12]
 8012fda:	1a5b      	subs	r3, r3, r1
 8012fdc:	42ab      	cmp	r3, r5
 8012fde:	dcf2      	bgt.n	8012fc6 <_printf_i+0x212>
 8012fe0:	e7eb      	b.n	8012fba <_printf_i+0x206>
 8012fe2:	2500      	movs	r5, #0
 8012fe4:	f104 0619 	add.w	r6, r4, #25
 8012fe8:	e7f5      	b.n	8012fd6 <_printf_i+0x222>
 8012fea:	bf00      	nop
 8012fec:	08015005 	.word	0x08015005
 8012ff0:	08015016 	.word	0x08015016

08012ff4 <__svfiscanf_r>:
 8012ff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012ff8:	461d      	mov	r5, r3
 8012ffa:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8012ffc:	07df      	lsls	r7, r3, #31
 8012ffe:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8013002:	4606      	mov	r6, r0
 8013004:	460c      	mov	r4, r1
 8013006:	4691      	mov	r9, r2
 8013008:	d405      	bmi.n	8013016 <__svfiscanf_r+0x22>
 801300a:	898b      	ldrh	r3, [r1, #12]
 801300c:	0598      	lsls	r0, r3, #22
 801300e:	d402      	bmi.n	8013016 <__svfiscanf_r+0x22>
 8013010:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 8013012:	f7ff fcc4 	bl	801299e <__retarget_lock_acquire_recursive>
 8013016:	2300      	movs	r3, #0
 8013018:	e9cd 3344 	strd	r3, r3, [sp, #272]	@ 0x110
 801301c:	4ba7      	ldr	r3, [pc, #668]	@ (80132bc <__svfiscanf_r+0x2c8>)
 801301e:	93a0      	str	r3, [sp, #640]	@ 0x280
 8013020:	f10d 0804 	add.w	r8, sp, #4
 8013024:	4ba6      	ldr	r3, [pc, #664]	@ (80132c0 <__svfiscanf_r+0x2cc>)
 8013026:	4fa7      	ldr	r7, [pc, #668]	@ (80132c4 <__svfiscanf_r+0x2d0>)
 8013028:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801302c:	93a1      	str	r3, [sp, #644]	@ 0x284
 801302e:	9500      	str	r5, [sp, #0]
 8013030:	f899 3000 	ldrb.w	r3, [r9]
 8013034:	2b00      	cmp	r3, #0
 8013036:	f000 816c 	beq.w	8013312 <__svfiscanf_r+0x31e>
 801303a:	5cf9      	ldrb	r1, [r7, r3]
 801303c:	f011 0108 	ands.w	r1, r1, #8
 8013040:	f109 0501 	add.w	r5, r9, #1
 8013044:	d019      	beq.n	801307a <__svfiscanf_r+0x86>
 8013046:	6863      	ldr	r3, [r4, #4]
 8013048:	2b00      	cmp	r3, #0
 801304a:	dd0f      	ble.n	801306c <__svfiscanf_r+0x78>
 801304c:	6823      	ldr	r3, [r4, #0]
 801304e:	781a      	ldrb	r2, [r3, #0]
 8013050:	5cba      	ldrb	r2, [r7, r2]
 8013052:	0711      	lsls	r1, r2, #28
 8013054:	d401      	bmi.n	801305a <__svfiscanf_r+0x66>
 8013056:	46a9      	mov	r9, r5
 8013058:	e7ea      	b.n	8013030 <__svfiscanf_r+0x3c>
 801305a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801305c:	3201      	adds	r2, #1
 801305e:	9245      	str	r2, [sp, #276]	@ 0x114
 8013060:	6862      	ldr	r2, [r4, #4]
 8013062:	3301      	adds	r3, #1
 8013064:	3a01      	subs	r2, #1
 8013066:	6062      	str	r2, [r4, #4]
 8013068:	6023      	str	r3, [r4, #0]
 801306a:	e7ec      	b.n	8013046 <__svfiscanf_r+0x52>
 801306c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801306e:	4621      	mov	r1, r4
 8013070:	4630      	mov	r0, r6
 8013072:	4798      	blx	r3
 8013074:	2800      	cmp	r0, #0
 8013076:	d0e9      	beq.n	801304c <__svfiscanf_r+0x58>
 8013078:	e7ed      	b.n	8013056 <__svfiscanf_r+0x62>
 801307a:	2b25      	cmp	r3, #37	@ 0x25
 801307c:	d012      	beq.n	80130a4 <__svfiscanf_r+0xb0>
 801307e:	4699      	mov	r9, r3
 8013080:	6863      	ldr	r3, [r4, #4]
 8013082:	2b00      	cmp	r3, #0
 8013084:	f340 8095 	ble.w	80131b2 <__svfiscanf_r+0x1be>
 8013088:	6822      	ldr	r2, [r4, #0]
 801308a:	7813      	ldrb	r3, [r2, #0]
 801308c:	454b      	cmp	r3, r9
 801308e:	f040 8140 	bne.w	8013312 <__svfiscanf_r+0x31e>
 8013092:	6863      	ldr	r3, [r4, #4]
 8013094:	3b01      	subs	r3, #1
 8013096:	6063      	str	r3, [r4, #4]
 8013098:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801309a:	3201      	adds	r2, #1
 801309c:	3301      	adds	r3, #1
 801309e:	6022      	str	r2, [r4, #0]
 80130a0:	9345      	str	r3, [sp, #276]	@ 0x114
 80130a2:	e7d8      	b.n	8013056 <__svfiscanf_r+0x62>
 80130a4:	9141      	str	r1, [sp, #260]	@ 0x104
 80130a6:	9143      	str	r1, [sp, #268]	@ 0x10c
 80130a8:	f899 3001 	ldrb.w	r3, [r9, #1]
 80130ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80130ae:	bf02      	ittt	eq
 80130b0:	2310      	moveq	r3, #16
 80130b2:	9341      	streq	r3, [sp, #260]	@ 0x104
 80130b4:	f109 0502 	addeq.w	r5, r9, #2
 80130b8:	220a      	movs	r2, #10
 80130ba:	46a9      	mov	r9, r5
 80130bc:	f819 1b01 	ldrb.w	r1, [r9], #1
 80130c0:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80130c4:	2b09      	cmp	r3, #9
 80130c6:	d91f      	bls.n	8013108 <__svfiscanf_r+0x114>
 80130c8:	f8df a1fc 	ldr.w	sl, [pc, #508]	@ 80132c8 <__svfiscanf_r+0x2d4>
 80130cc:	2203      	movs	r2, #3
 80130ce:	4650      	mov	r0, sl
 80130d0:	f7ed f87e 	bl	80001d0 <memchr>
 80130d4:	b138      	cbz	r0, 80130e6 <__svfiscanf_r+0xf2>
 80130d6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80130d8:	eba0 000a 	sub.w	r0, r0, sl
 80130dc:	2301      	movs	r3, #1
 80130de:	4083      	lsls	r3, r0
 80130e0:	4313      	orrs	r3, r2
 80130e2:	9341      	str	r3, [sp, #260]	@ 0x104
 80130e4:	464d      	mov	r5, r9
 80130e6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80130ea:	2b78      	cmp	r3, #120	@ 0x78
 80130ec:	d807      	bhi.n	80130fe <__svfiscanf_r+0x10a>
 80130ee:	2b57      	cmp	r3, #87	@ 0x57
 80130f0:	d811      	bhi.n	8013116 <__svfiscanf_r+0x122>
 80130f2:	2b25      	cmp	r3, #37	@ 0x25
 80130f4:	d0c3      	beq.n	801307e <__svfiscanf_r+0x8a>
 80130f6:	d857      	bhi.n	80131a8 <__svfiscanf_r+0x1b4>
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	f000 80c1 	beq.w	8013280 <__svfiscanf_r+0x28c>
 80130fe:	2303      	movs	r3, #3
 8013100:	9347      	str	r3, [sp, #284]	@ 0x11c
 8013102:	230a      	movs	r3, #10
 8013104:	9342      	str	r3, [sp, #264]	@ 0x108
 8013106:	e07e      	b.n	8013206 <__svfiscanf_r+0x212>
 8013108:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801310a:	fb02 1103 	mla	r1, r2, r3, r1
 801310e:	3930      	subs	r1, #48	@ 0x30
 8013110:	9143      	str	r1, [sp, #268]	@ 0x10c
 8013112:	464d      	mov	r5, r9
 8013114:	e7d1      	b.n	80130ba <__svfiscanf_r+0xc6>
 8013116:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801311a:	2a20      	cmp	r2, #32
 801311c:	d8ef      	bhi.n	80130fe <__svfiscanf_r+0x10a>
 801311e:	a101      	add	r1, pc, #4	@ (adr r1, 8013124 <__svfiscanf_r+0x130>)
 8013120:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8013124:	080131e5 	.word	0x080131e5
 8013128:	080130ff 	.word	0x080130ff
 801312c:	080130ff 	.word	0x080130ff
 8013130:	0801323f 	.word	0x0801323f
 8013134:	080130ff 	.word	0x080130ff
 8013138:	080130ff 	.word	0x080130ff
 801313c:	080130ff 	.word	0x080130ff
 8013140:	080130ff 	.word	0x080130ff
 8013144:	080130ff 	.word	0x080130ff
 8013148:	080130ff 	.word	0x080130ff
 801314c:	080130ff 	.word	0x080130ff
 8013150:	08013255 	.word	0x08013255
 8013154:	0801323b 	.word	0x0801323b
 8013158:	080131af 	.word	0x080131af
 801315c:	080131af 	.word	0x080131af
 8013160:	080131af 	.word	0x080131af
 8013164:	080130ff 	.word	0x080130ff
 8013168:	080131f7 	.word	0x080131f7
 801316c:	080130ff 	.word	0x080130ff
 8013170:	080130ff 	.word	0x080130ff
 8013174:	080130ff 	.word	0x080130ff
 8013178:	080130ff 	.word	0x080130ff
 801317c:	08013265 	.word	0x08013265
 8013180:	080131ff 	.word	0x080131ff
 8013184:	080131dd 	.word	0x080131dd
 8013188:	080130ff 	.word	0x080130ff
 801318c:	080130ff 	.word	0x080130ff
 8013190:	08013261 	.word	0x08013261
 8013194:	080130ff 	.word	0x080130ff
 8013198:	0801323b 	.word	0x0801323b
 801319c:	080130ff 	.word	0x080130ff
 80131a0:	080130ff 	.word	0x080130ff
 80131a4:	080131e5 	.word	0x080131e5
 80131a8:	3b45      	subs	r3, #69	@ 0x45
 80131aa:	2b02      	cmp	r3, #2
 80131ac:	d8a7      	bhi.n	80130fe <__svfiscanf_r+0x10a>
 80131ae:	2305      	movs	r3, #5
 80131b0:	e028      	b.n	8013204 <__svfiscanf_r+0x210>
 80131b2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80131b4:	4621      	mov	r1, r4
 80131b6:	4630      	mov	r0, r6
 80131b8:	4798      	blx	r3
 80131ba:	2800      	cmp	r0, #0
 80131bc:	f43f af64 	beq.w	8013088 <__svfiscanf_r+0x94>
 80131c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80131c2:	07da      	lsls	r2, r3, #31
 80131c4:	f140 809d 	bpl.w	8013302 <__svfiscanf_r+0x30e>
 80131c8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80131ca:	2800      	cmp	r0, #0
 80131cc:	d061      	beq.n	8013292 <__svfiscanf_r+0x29e>
 80131ce:	89a3      	ldrh	r3, [r4, #12]
 80131d0:	0659      	lsls	r1, r3, #25
 80131d2:	d45e      	bmi.n	8013292 <__svfiscanf_r+0x29e>
 80131d4:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 80131d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80131dc:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80131de:	f042 0220 	orr.w	r2, r2, #32
 80131e2:	9241      	str	r2, [sp, #260]	@ 0x104
 80131e4:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80131e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80131ea:	9241      	str	r2, [sp, #260]	@ 0x104
 80131ec:	2210      	movs	r2, #16
 80131ee:	2b6e      	cmp	r3, #110	@ 0x6e
 80131f0:	9242      	str	r2, [sp, #264]	@ 0x108
 80131f2:	d902      	bls.n	80131fa <__svfiscanf_r+0x206>
 80131f4:	e005      	b.n	8013202 <__svfiscanf_r+0x20e>
 80131f6:	2300      	movs	r3, #0
 80131f8:	9342      	str	r3, [sp, #264]	@ 0x108
 80131fa:	2303      	movs	r3, #3
 80131fc:	e002      	b.n	8013204 <__svfiscanf_r+0x210>
 80131fe:	2308      	movs	r3, #8
 8013200:	9342      	str	r3, [sp, #264]	@ 0x108
 8013202:	2304      	movs	r3, #4
 8013204:	9347      	str	r3, [sp, #284]	@ 0x11c
 8013206:	6863      	ldr	r3, [r4, #4]
 8013208:	2b00      	cmp	r3, #0
 801320a:	dd45      	ble.n	8013298 <__svfiscanf_r+0x2a4>
 801320c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801320e:	0659      	lsls	r1, r3, #25
 8013210:	d404      	bmi.n	801321c <__svfiscanf_r+0x228>
 8013212:	6823      	ldr	r3, [r4, #0]
 8013214:	781a      	ldrb	r2, [r3, #0]
 8013216:	5cba      	ldrb	r2, [r7, r2]
 8013218:	0712      	lsls	r2, r2, #28
 801321a:	d444      	bmi.n	80132a6 <__svfiscanf_r+0x2b2>
 801321c:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801321e:	2b02      	cmp	r3, #2
 8013220:	dc5b      	bgt.n	80132da <__svfiscanf_r+0x2e6>
 8013222:	466b      	mov	r3, sp
 8013224:	4622      	mov	r2, r4
 8013226:	a941      	add	r1, sp, #260	@ 0x104
 8013228:	4630      	mov	r0, r6
 801322a:	f000 f893 	bl	8013354 <_scanf_chars>
 801322e:	2801      	cmp	r0, #1
 8013230:	d06f      	beq.n	8013312 <__svfiscanf_r+0x31e>
 8013232:	2802      	cmp	r0, #2
 8013234:	f47f af0f 	bne.w	8013056 <__svfiscanf_r+0x62>
 8013238:	e7c2      	b.n	80131c0 <__svfiscanf_r+0x1cc>
 801323a:	220a      	movs	r2, #10
 801323c:	e7d7      	b.n	80131ee <__svfiscanf_r+0x1fa>
 801323e:	4629      	mov	r1, r5
 8013240:	4640      	mov	r0, r8
 8013242:	f000 fb99 	bl	8013978 <__sccl>
 8013246:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8013248:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801324c:	9341      	str	r3, [sp, #260]	@ 0x104
 801324e:	4605      	mov	r5, r0
 8013250:	2301      	movs	r3, #1
 8013252:	e7d7      	b.n	8013204 <__svfiscanf_r+0x210>
 8013254:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8013256:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801325a:	9341      	str	r3, [sp, #260]	@ 0x104
 801325c:	2300      	movs	r3, #0
 801325e:	e7d1      	b.n	8013204 <__svfiscanf_r+0x210>
 8013260:	2302      	movs	r3, #2
 8013262:	e7cf      	b.n	8013204 <__svfiscanf_r+0x210>
 8013264:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8013266:	06c3      	lsls	r3, r0, #27
 8013268:	f53f aef5 	bmi.w	8013056 <__svfiscanf_r+0x62>
 801326c:	9b00      	ldr	r3, [sp, #0]
 801326e:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8013270:	1d19      	adds	r1, r3, #4
 8013272:	9100      	str	r1, [sp, #0]
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	07c0      	lsls	r0, r0, #31
 8013278:	bf4c      	ite	mi
 801327a:	801a      	strhmi	r2, [r3, #0]
 801327c:	601a      	strpl	r2, [r3, #0]
 801327e:	e6ea      	b.n	8013056 <__svfiscanf_r+0x62>
 8013280:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013282:	07de      	lsls	r6, r3, #31
 8013284:	d405      	bmi.n	8013292 <__svfiscanf_r+0x29e>
 8013286:	89a3      	ldrh	r3, [r4, #12]
 8013288:	059d      	lsls	r5, r3, #22
 801328a:	d402      	bmi.n	8013292 <__svfiscanf_r+0x29e>
 801328c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801328e:	f7ff fb87 	bl	80129a0 <__retarget_lock_release_recursive>
 8013292:	f04f 30ff 	mov.w	r0, #4294967295
 8013296:	e79d      	b.n	80131d4 <__svfiscanf_r+0x1e0>
 8013298:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801329a:	4621      	mov	r1, r4
 801329c:	4630      	mov	r0, r6
 801329e:	4798      	blx	r3
 80132a0:	2800      	cmp	r0, #0
 80132a2:	d0b3      	beq.n	801320c <__svfiscanf_r+0x218>
 80132a4:	e78c      	b.n	80131c0 <__svfiscanf_r+0x1cc>
 80132a6:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80132a8:	3201      	adds	r2, #1
 80132aa:	9245      	str	r2, [sp, #276]	@ 0x114
 80132ac:	6862      	ldr	r2, [r4, #4]
 80132ae:	3a01      	subs	r2, #1
 80132b0:	2a00      	cmp	r2, #0
 80132b2:	6062      	str	r2, [r4, #4]
 80132b4:	dd0a      	ble.n	80132cc <__svfiscanf_r+0x2d8>
 80132b6:	3301      	adds	r3, #1
 80132b8:	6023      	str	r3, [r4, #0]
 80132ba:	e7aa      	b.n	8013212 <__svfiscanf_r+0x21e>
 80132bc:	08013a5f 	.word	0x08013a5f
 80132c0:	08013891 	.word	0x08013891
 80132c4:	08015043 	.word	0x08015043
 80132c8:	08014ffa 	.word	0x08014ffa
 80132cc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80132ce:	4621      	mov	r1, r4
 80132d0:	4630      	mov	r0, r6
 80132d2:	4798      	blx	r3
 80132d4:	2800      	cmp	r0, #0
 80132d6:	d09c      	beq.n	8013212 <__svfiscanf_r+0x21e>
 80132d8:	e772      	b.n	80131c0 <__svfiscanf_r+0x1cc>
 80132da:	2b04      	cmp	r3, #4
 80132dc:	dc06      	bgt.n	80132ec <__svfiscanf_r+0x2f8>
 80132de:	466b      	mov	r3, sp
 80132e0:	4622      	mov	r2, r4
 80132e2:	a941      	add	r1, sp, #260	@ 0x104
 80132e4:	4630      	mov	r0, r6
 80132e6:	f000 f88f 	bl	8013408 <_scanf_i>
 80132ea:	e7a0      	b.n	801322e <__svfiscanf_r+0x23a>
 80132ec:	4b0e      	ldr	r3, [pc, #56]	@ (8013328 <__svfiscanf_r+0x334>)
 80132ee:	2b00      	cmp	r3, #0
 80132f0:	f43f aeb1 	beq.w	8013056 <__svfiscanf_r+0x62>
 80132f4:	466b      	mov	r3, sp
 80132f6:	4622      	mov	r2, r4
 80132f8:	a941      	add	r1, sp, #260	@ 0x104
 80132fa:	4630      	mov	r0, r6
 80132fc:	f3af 8000 	nop.w
 8013300:	e795      	b.n	801322e <__svfiscanf_r+0x23a>
 8013302:	89a3      	ldrh	r3, [r4, #12]
 8013304:	0598      	lsls	r0, r3, #22
 8013306:	f53f af5f 	bmi.w	80131c8 <__svfiscanf_r+0x1d4>
 801330a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801330c:	f7ff fb48 	bl	80129a0 <__retarget_lock_release_recursive>
 8013310:	e75a      	b.n	80131c8 <__svfiscanf_r+0x1d4>
 8013312:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013314:	07da      	lsls	r2, r3, #31
 8013316:	d405      	bmi.n	8013324 <__svfiscanf_r+0x330>
 8013318:	89a3      	ldrh	r3, [r4, #12]
 801331a:	059b      	lsls	r3, r3, #22
 801331c:	d402      	bmi.n	8013324 <__svfiscanf_r+0x330>
 801331e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013320:	f7ff fb3e 	bl	80129a0 <__retarget_lock_release_recursive>
 8013324:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8013326:	e755      	b.n	80131d4 <__svfiscanf_r+0x1e0>
 8013328:	00000000 	.word	0x00000000

0801332c <_vfiscanf_r>:
 801332c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013330:	460d      	mov	r5, r1
 8013332:	4616      	mov	r6, r2
 8013334:	461f      	mov	r7, r3
 8013336:	4604      	mov	r4, r0
 8013338:	b118      	cbz	r0, 8013342 <_vfiscanf_r+0x16>
 801333a:	6a03      	ldr	r3, [r0, #32]
 801333c:	b90b      	cbnz	r3, 8013342 <_vfiscanf_r+0x16>
 801333e:	f7ff f90d 	bl	801255c <__sinit>
 8013342:	463b      	mov	r3, r7
 8013344:	4632      	mov	r2, r6
 8013346:	4629      	mov	r1, r5
 8013348:	4620      	mov	r0, r4
 801334a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801334e:	f7ff be51 	b.w	8012ff4 <__svfiscanf_r>
	...

08013354 <_scanf_chars>:
 8013354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013358:	4615      	mov	r5, r2
 801335a:	688a      	ldr	r2, [r1, #8]
 801335c:	4680      	mov	r8, r0
 801335e:	460c      	mov	r4, r1
 8013360:	b932      	cbnz	r2, 8013370 <_scanf_chars+0x1c>
 8013362:	698a      	ldr	r2, [r1, #24]
 8013364:	2a00      	cmp	r2, #0
 8013366:	bf14      	ite	ne
 8013368:	f04f 32ff 	movne.w	r2, #4294967295
 801336c:	2201      	moveq	r2, #1
 801336e:	608a      	str	r2, [r1, #8]
 8013370:	6822      	ldr	r2, [r4, #0]
 8013372:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8013404 <_scanf_chars+0xb0>
 8013376:	06d1      	lsls	r1, r2, #27
 8013378:	bf5f      	itttt	pl
 801337a:	681a      	ldrpl	r2, [r3, #0]
 801337c:	1d11      	addpl	r1, r2, #4
 801337e:	6019      	strpl	r1, [r3, #0]
 8013380:	6816      	ldrpl	r6, [r2, #0]
 8013382:	2700      	movs	r7, #0
 8013384:	69a0      	ldr	r0, [r4, #24]
 8013386:	b188      	cbz	r0, 80133ac <_scanf_chars+0x58>
 8013388:	2801      	cmp	r0, #1
 801338a:	d107      	bne.n	801339c <_scanf_chars+0x48>
 801338c:	682b      	ldr	r3, [r5, #0]
 801338e:	781a      	ldrb	r2, [r3, #0]
 8013390:	6963      	ldr	r3, [r4, #20]
 8013392:	5c9b      	ldrb	r3, [r3, r2]
 8013394:	b953      	cbnz	r3, 80133ac <_scanf_chars+0x58>
 8013396:	2f00      	cmp	r7, #0
 8013398:	d031      	beq.n	80133fe <_scanf_chars+0xaa>
 801339a:	e022      	b.n	80133e2 <_scanf_chars+0x8e>
 801339c:	2802      	cmp	r0, #2
 801339e:	d120      	bne.n	80133e2 <_scanf_chars+0x8e>
 80133a0:	682b      	ldr	r3, [r5, #0]
 80133a2:	781b      	ldrb	r3, [r3, #0]
 80133a4:	f819 3003 	ldrb.w	r3, [r9, r3]
 80133a8:	071b      	lsls	r3, r3, #28
 80133aa:	d41a      	bmi.n	80133e2 <_scanf_chars+0x8e>
 80133ac:	6823      	ldr	r3, [r4, #0]
 80133ae:	06da      	lsls	r2, r3, #27
 80133b0:	bf5e      	ittt	pl
 80133b2:	682b      	ldrpl	r3, [r5, #0]
 80133b4:	781b      	ldrbpl	r3, [r3, #0]
 80133b6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80133ba:	682a      	ldr	r2, [r5, #0]
 80133bc:	686b      	ldr	r3, [r5, #4]
 80133be:	3201      	adds	r2, #1
 80133c0:	602a      	str	r2, [r5, #0]
 80133c2:	68a2      	ldr	r2, [r4, #8]
 80133c4:	3b01      	subs	r3, #1
 80133c6:	3a01      	subs	r2, #1
 80133c8:	606b      	str	r3, [r5, #4]
 80133ca:	3701      	adds	r7, #1
 80133cc:	60a2      	str	r2, [r4, #8]
 80133ce:	b142      	cbz	r2, 80133e2 <_scanf_chars+0x8e>
 80133d0:	2b00      	cmp	r3, #0
 80133d2:	dcd7      	bgt.n	8013384 <_scanf_chars+0x30>
 80133d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80133d8:	4629      	mov	r1, r5
 80133da:	4640      	mov	r0, r8
 80133dc:	4798      	blx	r3
 80133de:	2800      	cmp	r0, #0
 80133e0:	d0d0      	beq.n	8013384 <_scanf_chars+0x30>
 80133e2:	6823      	ldr	r3, [r4, #0]
 80133e4:	f013 0310 	ands.w	r3, r3, #16
 80133e8:	d105      	bne.n	80133f6 <_scanf_chars+0xa2>
 80133ea:	68e2      	ldr	r2, [r4, #12]
 80133ec:	3201      	adds	r2, #1
 80133ee:	60e2      	str	r2, [r4, #12]
 80133f0:	69a2      	ldr	r2, [r4, #24]
 80133f2:	b102      	cbz	r2, 80133f6 <_scanf_chars+0xa2>
 80133f4:	7033      	strb	r3, [r6, #0]
 80133f6:	6923      	ldr	r3, [r4, #16]
 80133f8:	443b      	add	r3, r7
 80133fa:	6123      	str	r3, [r4, #16]
 80133fc:	2000      	movs	r0, #0
 80133fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013402:	bf00      	nop
 8013404:	08015043 	.word	0x08015043

08013408 <_scanf_i>:
 8013408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801340c:	4698      	mov	r8, r3
 801340e:	4b74      	ldr	r3, [pc, #464]	@ (80135e0 <_scanf_i+0x1d8>)
 8013410:	460c      	mov	r4, r1
 8013412:	4682      	mov	sl, r0
 8013414:	4616      	mov	r6, r2
 8013416:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801341a:	b087      	sub	sp, #28
 801341c:	ab03      	add	r3, sp, #12
 801341e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013422:	4b70      	ldr	r3, [pc, #448]	@ (80135e4 <_scanf_i+0x1dc>)
 8013424:	69a1      	ldr	r1, [r4, #24]
 8013426:	4a70      	ldr	r2, [pc, #448]	@ (80135e8 <_scanf_i+0x1e0>)
 8013428:	2903      	cmp	r1, #3
 801342a:	bf08      	it	eq
 801342c:	461a      	moveq	r2, r3
 801342e:	68a3      	ldr	r3, [r4, #8]
 8013430:	9201      	str	r2, [sp, #4]
 8013432:	1e5a      	subs	r2, r3, #1
 8013434:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8013438:	bf88      	it	hi
 801343a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801343e:	4627      	mov	r7, r4
 8013440:	bf82      	ittt	hi
 8013442:	eb03 0905 	addhi.w	r9, r3, r5
 8013446:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801344a:	60a3      	strhi	r3, [r4, #8]
 801344c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8013450:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8013454:	bf98      	it	ls
 8013456:	f04f 0900 	movls.w	r9, #0
 801345a:	6023      	str	r3, [r4, #0]
 801345c:	463d      	mov	r5, r7
 801345e:	f04f 0b00 	mov.w	fp, #0
 8013462:	6831      	ldr	r1, [r6, #0]
 8013464:	ab03      	add	r3, sp, #12
 8013466:	7809      	ldrb	r1, [r1, #0]
 8013468:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801346c:	2202      	movs	r2, #2
 801346e:	f7ec feaf 	bl	80001d0 <memchr>
 8013472:	b328      	cbz	r0, 80134c0 <_scanf_i+0xb8>
 8013474:	f1bb 0f01 	cmp.w	fp, #1
 8013478:	d159      	bne.n	801352e <_scanf_i+0x126>
 801347a:	6862      	ldr	r2, [r4, #4]
 801347c:	b92a      	cbnz	r2, 801348a <_scanf_i+0x82>
 801347e:	6822      	ldr	r2, [r4, #0]
 8013480:	2108      	movs	r1, #8
 8013482:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8013486:	6061      	str	r1, [r4, #4]
 8013488:	6022      	str	r2, [r4, #0]
 801348a:	6822      	ldr	r2, [r4, #0]
 801348c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8013490:	6022      	str	r2, [r4, #0]
 8013492:	68a2      	ldr	r2, [r4, #8]
 8013494:	1e51      	subs	r1, r2, #1
 8013496:	60a1      	str	r1, [r4, #8]
 8013498:	b192      	cbz	r2, 80134c0 <_scanf_i+0xb8>
 801349a:	6832      	ldr	r2, [r6, #0]
 801349c:	1c51      	adds	r1, r2, #1
 801349e:	6031      	str	r1, [r6, #0]
 80134a0:	7812      	ldrb	r2, [r2, #0]
 80134a2:	f805 2b01 	strb.w	r2, [r5], #1
 80134a6:	6872      	ldr	r2, [r6, #4]
 80134a8:	3a01      	subs	r2, #1
 80134aa:	2a00      	cmp	r2, #0
 80134ac:	6072      	str	r2, [r6, #4]
 80134ae:	dc07      	bgt.n	80134c0 <_scanf_i+0xb8>
 80134b0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80134b4:	4631      	mov	r1, r6
 80134b6:	4650      	mov	r0, sl
 80134b8:	4790      	blx	r2
 80134ba:	2800      	cmp	r0, #0
 80134bc:	f040 8085 	bne.w	80135ca <_scanf_i+0x1c2>
 80134c0:	f10b 0b01 	add.w	fp, fp, #1
 80134c4:	f1bb 0f03 	cmp.w	fp, #3
 80134c8:	d1cb      	bne.n	8013462 <_scanf_i+0x5a>
 80134ca:	6863      	ldr	r3, [r4, #4]
 80134cc:	b90b      	cbnz	r3, 80134d2 <_scanf_i+0xca>
 80134ce:	230a      	movs	r3, #10
 80134d0:	6063      	str	r3, [r4, #4]
 80134d2:	6863      	ldr	r3, [r4, #4]
 80134d4:	4945      	ldr	r1, [pc, #276]	@ (80135ec <_scanf_i+0x1e4>)
 80134d6:	6960      	ldr	r0, [r4, #20]
 80134d8:	1ac9      	subs	r1, r1, r3
 80134da:	f000 fa4d 	bl	8013978 <__sccl>
 80134de:	f04f 0b00 	mov.w	fp, #0
 80134e2:	68a3      	ldr	r3, [r4, #8]
 80134e4:	6822      	ldr	r2, [r4, #0]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d03d      	beq.n	8013566 <_scanf_i+0x15e>
 80134ea:	6831      	ldr	r1, [r6, #0]
 80134ec:	6960      	ldr	r0, [r4, #20]
 80134ee:	f891 c000 	ldrb.w	ip, [r1]
 80134f2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80134f6:	2800      	cmp	r0, #0
 80134f8:	d035      	beq.n	8013566 <_scanf_i+0x15e>
 80134fa:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80134fe:	d124      	bne.n	801354a <_scanf_i+0x142>
 8013500:	0510      	lsls	r0, r2, #20
 8013502:	d522      	bpl.n	801354a <_scanf_i+0x142>
 8013504:	f10b 0b01 	add.w	fp, fp, #1
 8013508:	f1b9 0f00 	cmp.w	r9, #0
 801350c:	d003      	beq.n	8013516 <_scanf_i+0x10e>
 801350e:	3301      	adds	r3, #1
 8013510:	f109 39ff 	add.w	r9, r9, #4294967295
 8013514:	60a3      	str	r3, [r4, #8]
 8013516:	6873      	ldr	r3, [r6, #4]
 8013518:	3b01      	subs	r3, #1
 801351a:	2b00      	cmp	r3, #0
 801351c:	6073      	str	r3, [r6, #4]
 801351e:	dd1b      	ble.n	8013558 <_scanf_i+0x150>
 8013520:	6833      	ldr	r3, [r6, #0]
 8013522:	3301      	adds	r3, #1
 8013524:	6033      	str	r3, [r6, #0]
 8013526:	68a3      	ldr	r3, [r4, #8]
 8013528:	3b01      	subs	r3, #1
 801352a:	60a3      	str	r3, [r4, #8]
 801352c:	e7d9      	b.n	80134e2 <_scanf_i+0xda>
 801352e:	f1bb 0f02 	cmp.w	fp, #2
 8013532:	d1ae      	bne.n	8013492 <_scanf_i+0x8a>
 8013534:	6822      	ldr	r2, [r4, #0]
 8013536:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801353a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801353e:	d1bf      	bne.n	80134c0 <_scanf_i+0xb8>
 8013540:	2110      	movs	r1, #16
 8013542:	6061      	str	r1, [r4, #4]
 8013544:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8013548:	e7a2      	b.n	8013490 <_scanf_i+0x88>
 801354a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801354e:	6022      	str	r2, [r4, #0]
 8013550:	780b      	ldrb	r3, [r1, #0]
 8013552:	f805 3b01 	strb.w	r3, [r5], #1
 8013556:	e7de      	b.n	8013516 <_scanf_i+0x10e>
 8013558:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801355c:	4631      	mov	r1, r6
 801355e:	4650      	mov	r0, sl
 8013560:	4798      	blx	r3
 8013562:	2800      	cmp	r0, #0
 8013564:	d0df      	beq.n	8013526 <_scanf_i+0x11e>
 8013566:	6823      	ldr	r3, [r4, #0]
 8013568:	05d9      	lsls	r1, r3, #23
 801356a:	d50d      	bpl.n	8013588 <_scanf_i+0x180>
 801356c:	42bd      	cmp	r5, r7
 801356e:	d909      	bls.n	8013584 <_scanf_i+0x17c>
 8013570:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013574:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013578:	4632      	mov	r2, r6
 801357a:	4650      	mov	r0, sl
 801357c:	4798      	blx	r3
 801357e:	f105 39ff 	add.w	r9, r5, #4294967295
 8013582:	464d      	mov	r5, r9
 8013584:	42bd      	cmp	r5, r7
 8013586:	d028      	beq.n	80135da <_scanf_i+0x1d2>
 8013588:	6822      	ldr	r2, [r4, #0]
 801358a:	f012 0210 	ands.w	r2, r2, #16
 801358e:	d113      	bne.n	80135b8 <_scanf_i+0x1b0>
 8013590:	702a      	strb	r2, [r5, #0]
 8013592:	6863      	ldr	r3, [r4, #4]
 8013594:	9e01      	ldr	r6, [sp, #4]
 8013596:	4639      	mov	r1, r7
 8013598:	4650      	mov	r0, sl
 801359a:	47b0      	blx	r6
 801359c:	f8d8 3000 	ldr.w	r3, [r8]
 80135a0:	6821      	ldr	r1, [r4, #0]
 80135a2:	1d1a      	adds	r2, r3, #4
 80135a4:	f8c8 2000 	str.w	r2, [r8]
 80135a8:	f011 0f20 	tst.w	r1, #32
 80135ac:	681b      	ldr	r3, [r3, #0]
 80135ae:	d00f      	beq.n	80135d0 <_scanf_i+0x1c8>
 80135b0:	6018      	str	r0, [r3, #0]
 80135b2:	68e3      	ldr	r3, [r4, #12]
 80135b4:	3301      	adds	r3, #1
 80135b6:	60e3      	str	r3, [r4, #12]
 80135b8:	6923      	ldr	r3, [r4, #16]
 80135ba:	1bed      	subs	r5, r5, r7
 80135bc:	445d      	add	r5, fp
 80135be:	442b      	add	r3, r5
 80135c0:	6123      	str	r3, [r4, #16]
 80135c2:	2000      	movs	r0, #0
 80135c4:	b007      	add	sp, #28
 80135c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135ca:	f04f 0b00 	mov.w	fp, #0
 80135ce:	e7ca      	b.n	8013566 <_scanf_i+0x15e>
 80135d0:	07ca      	lsls	r2, r1, #31
 80135d2:	bf4c      	ite	mi
 80135d4:	8018      	strhmi	r0, [r3, #0]
 80135d6:	6018      	strpl	r0, [r3, #0]
 80135d8:	e7eb      	b.n	80135b2 <_scanf_i+0x1aa>
 80135da:	2001      	movs	r0, #1
 80135dc:	e7f2      	b.n	80135c4 <_scanf_i+0x1bc>
 80135de:	bf00      	nop
 80135e0:	08014dd8 	.word	0x08014dd8
 80135e4:	08013cf1 	.word	0x08013cf1
 80135e8:	08013dd1 	.word	0x08013dd1
 80135ec:	08015037 	.word	0x08015037

080135f0 <__sflush_r>:
 80135f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80135f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135f8:	0716      	lsls	r6, r2, #28
 80135fa:	4605      	mov	r5, r0
 80135fc:	460c      	mov	r4, r1
 80135fe:	d454      	bmi.n	80136aa <__sflush_r+0xba>
 8013600:	684b      	ldr	r3, [r1, #4]
 8013602:	2b00      	cmp	r3, #0
 8013604:	dc02      	bgt.n	801360c <__sflush_r+0x1c>
 8013606:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013608:	2b00      	cmp	r3, #0
 801360a:	dd48      	ble.n	801369e <__sflush_r+0xae>
 801360c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801360e:	2e00      	cmp	r6, #0
 8013610:	d045      	beq.n	801369e <__sflush_r+0xae>
 8013612:	2300      	movs	r3, #0
 8013614:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013618:	682f      	ldr	r7, [r5, #0]
 801361a:	6a21      	ldr	r1, [r4, #32]
 801361c:	602b      	str	r3, [r5, #0]
 801361e:	d030      	beq.n	8013682 <__sflush_r+0x92>
 8013620:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013622:	89a3      	ldrh	r3, [r4, #12]
 8013624:	0759      	lsls	r1, r3, #29
 8013626:	d505      	bpl.n	8013634 <__sflush_r+0x44>
 8013628:	6863      	ldr	r3, [r4, #4]
 801362a:	1ad2      	subs	r2, r2, r3
 801362c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801362e:	b10b      	cbz	r3, 8013634 <__sflush_r+0x44>
 8013630:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013632:	1ad2      	subs	r2, r2, r3
 8013634:	2300      	movs	r3, #0
 8013636:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013638:	6a21      	ldr	r1, [r4, #32]
 801363a:	4628      	mov	r0, r5
 801363c:	47b0      	blx	r6
 801363e:	1c43      	adds	r3, r0, #1
 8013640:	89a3      	ldrh	r3, [r4, #12]
 8013642:	d106      	bne.n	8013652 <__sflush_r+0x62>
 8013644:	6829      	ldr	r1, [r5, #0]
 8013646:	291d      	cmp	r1, #29
 8013648:	d82b      	bhi.n	80136a2 <__sflush_r+0xb2>
 801364a:	4a2a      	ldr	r2, [pc, #168]	@ (80136f4 <__sflush_r+0x104>)
 801364c:	410a      	asrs	r2, r1
 801364e:	07d6      	lsls	r6, r2, #31
 8013650:	d427      	bmi.n	80136a2 <__sflush_r+0xb2>
 8013652:	2200      	movs	r2, #0
 8013654:	6062      	str	r2, [r4, #4]
 8013656:	04d9      	lsls	r1, r3, #19
 8013658:	6922      	ldr	r2, [r4, #16]
 801365a:	6022      	str	r2, [r4, #0]
 801365c:	d504      	bpl.n	8013668 <__sflush_r+0x78>
 801365e:	1c42      	adds	r2, r0, #1
 8013660:	d101      	bne.n	8013666 <__sflush_r+0x76>
 8013662:	682b      	ldr	r3, [r5, #0]
 8013664:	b903      	cbnz	r3, 8013668 <__sflush_r+0x78>
 8013666:	6560      	str	r0, [r4, #84]	@ 0x54
 8013668:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801366a:	602f      	str	r7, [r5, #0]
 801366c:	b1b9      	cbz	r1, 801369e <__sflush_r+0xae>
 801366e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013672:	4299      	cmp	r1, r3
 8013674:	d002      	beq.n	801367c <__sflush_r+0x8c>
 8013676:	4628      	mov	r0, r5
 8013678:	f7ff f9a2 	bl	80129c0 <_free_r>
 801367c:	2300      	movs	r3, #0
 801367e:	6363      	str	r3, [r4, #52]	@ 0x34
 8013680:	e00d      	b.n	801369e <__sflush_r+0xae>
 8013682:	2301      	movs	r3, #1
 8013684:	4628      	mov	r0, r5
 8013686:	47b0      	blx	r6
 8013688:	4602      	mov	r2, r0
 801368a:	1c50      	adds	r0, r2, #1
 801368c:	d1c9      	bne.n	8013622 <__sflush_r+0x32>
 801368e:	682b      	ldr	r3, [r5, #0]
 8013690:	2b00      	cmp	r3, #0
 8013692:	d0c6      	beq.n	8013622 <__sflush_r+0x32>
 8013694:	2b1d      	cmp	r3, #29
 8013696:	d001      	beq.n	801369c <__sflush_r+0xac>
 8013698:	2b16      	cmp	r3, #22
 801369a:	d11e      	bne.n	80136da <__sflush_r+0xea>
 801369c:	602f      	str	r7, [r5, #0]
 801369e:	2000      	movs	r0, #0
 80136a0:	e022      	b.n	80136e8 <__sflush_r+0xf8>
 80136a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80136a6:	b21b      	sxth	r3, r3
 80136a8:	e01b      	b.n	80136e2 <__sflush_r+0xf2>
 80136aa:	690f      	ldr	r7, [r1, #16]
 80136ac:	2f00      	cmp	r7, #0
 80136ae:	d0f6      	beq.n	801369e <__sflush_r+0xae>
 80136b0:	0793      	lsls	r3, r2, #30
 80136b2:	680e      	ldr	r6, [r1, #0]
 80136b4:	bf08      	it	eq
 80136b6:	694b      	ldreq	r3, [r1, #20]
 80136b8:	600f      	str	r7, [r1, #0]
 80136ba:	bf18      	it	ne
 80136bc:	2300      	movne	r3, #0
 80136be:	eba6 0807 	sub.w	r8, r6, r7
 80136c2:	608b      	str	r3, [r1, #8]
 80136c4:	f1b8 0f00 	cmp.w	r8, #0
 80136c8:	dde9      	ble.n	801369e <__sflush_r+0xae>
 80136ca:	6a21      	ldr	r1, [r4, #32]
 80136cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80136ce:	4643      	mov	r3, r8
 80136d0:	463a      	mov	r2, r7
 80136d2:	4628      	mov	r0, r5
 80136d4:	47b0      	blx	r6
 80136d6:	2800      	cmp	r0, #0
 80136d8:	dc08      	bgt.n	80136ec <__sflush_r+0xfc>
 80136da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80136de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80136e2:	81a3      	strh	r3, [r4, #12]
 80136e4:	f04f 30ff 	mov.w	r0, #4294967295
 80136e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136ec:	4407      	add	r7, r0
 80136ee:	eba8 0800 	sub.w	r8, r8, r0
 80136f2:	e7e7      	b.n	80136c4 <__sflush_r+0xd4>
 80136f4:	dfbffffe 	.word	0xdfbffffe

080136f8 <_fflush_r>:
 80136f8:	b538      	push	{r3, r4, r5, lr}
 80136fa:	690b      	ldr	r3, [r1, #16]
 80136fc:	4605      	mov	r5, r0
 80136fe:	460c      	mov	r4, r1
 8013700:	b913      	cbnz	r3, 8013708 <_fflush_r+0x10>
 8013702:	2500      	movs	r5, #0
 8013704:	4628      	mov	r0, r5
 8013706:	bd38      	pop	{r3, r4, r5, pc}
 8013708:	b118      	cbz	r0, 8013712 <_fflush_r+0x1a>
 801370a:	6a03      	ldr	r3, [r0, #32]
 801370c:	b90b      	cbnz	r3, 8013712 <_fflush_r+0x1a>
 801370e:	f7fe ff25 	bl	801255c <__sinit>
 8013712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013716:	2b00      	cmp	r3, #0
 8013718:	d0f3      	beq.n	8013702 <_fflush_r+0xa>
 801371a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801371c:	07d0      	lsls	r0, r2, #31
 801371e:	d404      	bmi.n	801372a <_fflush_r+0x32>
 8013720:	0599      	lsls	r1, r3, #22
 8013722:	d402      	bmi.n	801372a <_fflush_r+0x32>
 8013724:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013726:	f7ff f93a 	bl	801299e <__retarget_lock_acquire_recursive>
 801372a:	4628      	mov	r0, r5
 801372c:	4621      	mov	r1, r4
 801372e:	f7ff ff5f 	bl	80135f0 <__sflush_r>
 8013732:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013734:	07da      	lsls	r2, r3, #31
 8013736:	4605      	mov	r5, r0
 8013738:	d4e4      	bmi.n	8013704 <_fflush_r+0xc>
 801373a:	89a3      	ldrh	r3, [r4, #12]
 801373c:	059b      	lsls	r3, r3, #22
 801373e:	d4e1      	bmi.n	8013704 <_fflush_r+0xc>
 8013740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013742:	f7ff f92d 	bl	80129a0 <__retarget_lock_release_recursive>
 8013746:	e7dd      	b.n	8013704 <_fflush_r+0xc>

08013748 <__swhatbuf_r>:
 8013748:	b570      	push	{r4, r5, r6, lr}
 801374a:	460c      	mov	r4, r1
 801374c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013750:	2900      	cmp	r1, #0
 8013752:	b096      	sub	sp, #88	@ 0x58
 8013754:	4615      	mov	r5, r2
 8013756:	461e      	mov	r6, r3
 8013758:	da0d      	bge.n	8013776 <__swhatbuf_r+0x2e>
 801375a:	89a3      	ldrh	r3, [r4, #12]
 801375c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013760:	f04f 0100 	mov.w	r1, #0
 8013764:	bf14      	ite	ne
 8013766:	2340      	movne	r3, #64	@ 0x40
 8013768:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801376c:	2000      	movs	r0, #0
 801376e:	6031      	str	r1, [r6, #0]
 8013770:	602b      	str	r3, [r5, #0]
 8013772:	b016      	add	sp, #88	@ 0x58
 8013774:	bd70      	pop	{r4, r5, r6, pc}
 8013776:	466a      	mov	r2, sp
 8013778:	f000 f9f0 	bl	8013b5c <_fstat_r>
 801377c:	2800      	cmp	r0, #0
 801377e:	dbec      	blt.n	801375a <__swhatbuf_r+0x12>
 8013780:	9901      	ldr	r1, [sp, #4]
 8013782:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013786:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801378a:	4259      	negs	r1, r3
 801378c:	4159      	adcs	r1, r3
 801378e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013792:	e7eb      	b.n	801376c <__swhatbuf_r+0x24>

08013794 <__smakebuf_r>:
 8013794:	898b      	ldrh	r3, [r1, #12]
 8013796:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013798:	079d      	lsls	r5, r3, #30
 801379a:	4606      	mov	r6, r0
 801379c:	460c      	mov	r4, r1
 801379e:	d507      	bpl.n	80137b0 <__smakebuf_r+0x1c>
 80137a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80137a4:	6023      	str	r3, [r4, #0]
 80137a6:	6123      	str	r3, [r4, #16]
 80137a8:	2301      	movs	r3, #1
 80137aa:	6163      	str	r3, [r4, #20]
 80137ac:	b003      	add	sp, #12
 80137ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80137b0:	ab01      	add	r3, sp, #4
 80137b2:	466a      	mov	r2, sp
 80137b4:	f7ff ffc8 	bl	8013748 <__swhatbuf_r>
 80137b8:	9f00      	ldr	r7, [sp, #0]
 80137ba:	4605      	mov	r5, r0
 80137bc:	4639      	mov	r1, r7
 80137be:	4630      	mov	r0, r6
 80137c0:	f7fe fdb4 	bl	801232c <_malloc_r>
 80137c4:	b948      	cbnz	r0, 80137da <__smakebuf_r+0x46>
 80137c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80137ca:	059a      	lsls	r2, r3, #22
 80137cc:	d4ee      	bmi.n	80137ac <__smakebuf_r+0x18>
 80137ce:	f023 0303 	bic.w	r3, r3, #3
 80137d2:	f043 0302 	orr.w	r3, r3, #2
 80137d6:	81a3      	strh	r3, [r4, #12]
 80137d8:	e7e2      	b.n	80137a0 <__smakebuf_r+0xc>
 80137da:	89a3      	ldrh	r3, [r4, #12]
 80137dc:	6020      	str	r0, [r4, #0]
 80137de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80137e2:	81a3      	strh	r3, [r4, #12]
 80137e4:	9b01      	ldr	r3, [sp, #4]
 80137e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80137ea:	b15b      	cbz	r3, 8013804 <__smakebuf_r+0x70>
 80137ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80137f0:	4630      	mov	r0, r6
 80137f2:	f000 f9c5 	bl	8013b80 <_isatty_r>
 80137f6:	b128      	cbz	r0, 8013804 <__smakebuf_r+0x70>
 80137f8:	89a3      	ldrh	r3, [r4, #12]
 80137fa:	f023 0303 	bic.w	r3, r3, #3
 80137fe:	f043 0301 	orr.w	r3, r3, #1
 8013802:	81a3      	strh	r3, [r4, #12]
 8013804:	89a3      	ldrh	r3, [r4, #12]
 8013806:	431d      	orrs	r5, r3
 8013808:	81a5      	strh	r5, [r4, #12]
 801380a:	e7cf      	b.n	80137ac <__smakebuf_r+0x18>

0801380c <_putc_r>:
 801380c:	b570      	push	{r4, r5, r6, lr}
 801380e:	460d      	mov	r5, r1
 8013810:	4614      	mov	r4, r2
 8013812:	4606      	mov	r6, r0
 8013814:	b118      	cbz	r0, 801381e <_putc_r+0x12>
 8013816:	6a03      	ldr	r3, [r0, #32]
 8013818:	b90b      	cbnz	r3, 801381e <_putc_r+0x12>
 801381a:	f7fe fe9f 	bl	801255c <__sinit>
 801381e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013820:	07d8      	lsls	r0, r3, #31
 8013822:	d405      	bmi.n	8013830 <_putc_r+0x24>
 8013824:	89a3      	ldrh	r3, [r4, #12]
 8013826:	0599      	lsls	r1, r3, #22
 8013828:	d402      	bmi.n	8013830 <_putc_r+0x24>
 801382a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801382c:	f7ff f8b7 	bl	801299e <__retarget_lock_acquire_recursive>
 8013830:	68a3      	ldr	r3, [r4, #8]
 8013832:	3b01      	subs	r3, #1
 8013834:	2b00      	cmp	r3, #0
 8013836:	60a3      	str	r3, [r4, #8]
 8013838:	da05      	bge.n	8013846 <_putc_r+0x3a>
 801383a:	69a2      	ldr	r2, [r4, #24]
 801383c:	4293      	cmp	r3, r2
 801383e:	db12      	blt.n	8013866 <_putc_r+0x5a>
 8013840:	b2eb      	uxtb	r3, r5
 8013842:	2b0a      	cmp	r3, #10
 8013844:	d00f      	beq.n	8013866 <_putc_r+0x5a>
 8013846:	6823      	ldr	r3, [r4, #0]
 8013848:	1c5a      	adds	r2, r3, #1
 801384a:	6022      	str	r2, [r4, #0]
 801384c:	701d      	strb	r5, [r3, #0]
 801384e:	b2ed      	uxtb	r5, r5
 8013850:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013852:	07da      	lsls	r2, r3, #31
 8013854:	d405      	bmi.n	8013862 <_putc_r+0x56>
 8013856:	89a3      	ldrh	r3, [r4, #12]
 8013858:	059b      	lsls	r3, r3, #22
 801385a:	d402      	bmi.n	8013862 <_putc_r+0x56>
 801385c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801385e:	f7ff f89f 	bl	80129a0 <__retarget_lock_release_recursive>
 8013862:	4628      	mov	r0, r5
 8013864:	bd70      	pop	{r4, r5, r6, pc}
 8013866:	4629      	mov	r1, r5
 8013868:	4622      	mov	r2, r4
 801386a:	4630      	mov	r0, r6
 801386c:	f7fe ff79 	bl	8012762 <__swbuf_r>
 8013870:	4605      	mov	r5, r0
 8013872:	e7ed      	b.n	8013850 <_putc_r+0x44>

08013874 <lflush>:
 8013874:	898b      	ldrh	r3, [r1, #12]
 8013876:	f003 0309 	and.w	r3, r3, #9
 801387a:	2b09      	cmp	r3, #9
 801387c:	d103      	bne.n	8013886 <lflush+0x12>
 801387e:	4b03      	ldr	r3, [pc, #12]	@ (801388c <lflush+0x18>)
 8013880:	6818      	ldr	r0, [r3, #0]
 8013882:	f7ff bf39 	b.w	80136f8 <_fflush_r>
 8013886:	2000      	movs	r0, #0
 8013888:	4770      	bx	lr
 801388a:	bf00      	nop
 801388c:	200001d4 	.word	0x200001d4

08013890 <__srefill_r>:
 8013890:	b570      	push	{r4, r5, r6, lr}
 8013892:	460c      	mov	r4, r1
 8013894:	4605      	mov	r5, r0
 8013896:	b118      	cbz	r0, 80138a0 <__srefill_r+0x10>
 8013898:	6a03      	ldr	r3, [r0, #32]
 801389a:	b90b      	cbnz	r3, 80138a0 <__srefill_r+0x10>
 801389c:	f7fe fe5e 	bl	801255c <__sinit>
 80138a0:	2300      	movs	r3, #0
 80138a2:	6063      	str	r3, [r4, #4]
 80138a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80138a8:	069e      	lsls	r6, r3, #26
 80138aa:	d408      	bmi.n	80138be <__srefill_r+0x2e>
 80138ac:	0758      	lsls	r0, r3, #29
 80138ae:	d445      	bmi.n	801393c <__srefill_r+0xac>
 80138b0:	06d9      	lsls	r1, r3, #27
 80138b2:	d407      	bmi.n	80138c4 <__srefill_r+0x34>
 80138b4:	2209      	movs	r2, #9
 80138b6:	602a      	str	r2, [r5, #0]
 80138b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80138bc:	81a3      	strh	r3, [r4, #12]
 80138be:	f04f 30ff 	mov.w	r0, #4294967295
 80138c2:	bd70      	pop	{r4, r5, r6, pc}
 80138c4:	071a      	lsls	r2, r3, #28
 80138c6:	d50b      	bpl.n	80138e0 <__srefill_r+0x50>
 80138c8:	4621      	mov	r1, r4
 80138ca:	4628      	mov	r0, r5
 80138cc:	f7ff ff14 	bl	80136f8 <_fflush_r>
 80138d0:	2800      	cmp	r0, #0
 80138d2:	d1f4      	bne.n	80138be <__srefill_r+0x2e>
 80138d4:	89a3      	ldrh	r3, [r4, #12]
 80138d6:	60a0      	str	r0, [r4, #8]
 80138d8:	f023 0308 	bic.w	r3, r3, #8
 80138dc:	81a3      	strh	r3, [r4, #12]
 80138de:	61a0      	str	r0, [r4, #24]
 80138e0:	89a3      	ldrh	r3, [r4, #12]
 80138e2:	f043 0304 	orr.w	r3, r3, #4
 80138e6:	81a3      	strh	r3, [r4, #12]
 80138e8:	6923      	ldr	r3, [r4, #16]
 80138ea:	b91b      	cbnz	r3, 80138f4 <__srefill_r+0x64>
 80138ec:	4621      	mov	r1, r4
 80138ee:	4628      	mov	r0, r5
 80138f0:	f7ff ff50 	bl	8013794 <__smakebuf_r>
 80138f4:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 80138f8:	07b3      	lsls	r3, r6, #30
 80138fa:	d00f      	beq.n	801391c <__srefill_r+0x8c>
 80138fc:	2301      	movs	r3, #1
 80138fe:	4a1b      	ldr	r2, [pc, #108]	@ (801396c <__srefill_r+0xdc>)
 8013900:	491b      	ldr	r1, [pc, #108]	@ (8013970 <__srefill_r+0xe0>)
 8013902:	481c      	ldr	r0, [pc, #112]	@ (8013974 <__srefill_r+0xe4>)
 8013904:	81a3      	strh	r3, [r4, #12]
 8013906:	f7fe fe41 	bl	801258c <_fwalk_sglue>
 801390a:	81a6      	strh	r6, [r4, #12]
 801390c:	f006 0609 	and.w	r6, r6, #9
 8013910:	2e09      	cmp	r6, #9
 8013912:	d103      	bne.n	801391c <__srefill_r+0x8c>
 8013914:	4621      	mov	r1, r4
 8013916:	4628      	mov	r0, r5
 8013918:	f7ff fe6a 	bl	80135f0 <__sflush_r>
 801391c:	6922      	ldr	r2, [r4, #16]
 801391e:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8013920:	6963      	ldr	r3, [r4, #20]
 8013922:	6a21      	ldr	r1, [r4, #32]
 8013924:	6022      	str	r2, [r4, #0]
 8013926:	4628      	mov	r0, r5
 8013928:	47b0      	blx	r6
 801392a:	2800      	cmp	r0, #0
 801392c:	6060      	str	r0, [r4, #4]
 801392e:	dc17      	bgt.n	8013960 <__srefill_r+0xd0>
 8013930:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013934:	d116      	bne.n	8013964 <__srefill_r+0xd4>
 8013936:	f043 0320 	orr.w	r3, r3, #32
 801393a:	e7bf      	b.n	80138bc <__srefill_r+0x2c>
 801393c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801393e:	2900      	cmp	r1, #0
 8013940:	d0d2      	beq.n	80138e8 <__srefill_r+0x58>
 8013942:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013946:	4299      	cmp	r1, r3
 8013948:	d002      	beq.n	8013950 <__srefill_r+0xc0>
 801394a:	4628      	mov	r0, r5
 801394c:	f7ff f838 	bl	80129c0 <_free_r>
 8013950:	2300      	movs	r3, #0
 8013952:	6363      	str	r3, [r4, #52]	@ 0x34
 8013954:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013956:	6063      	str	r3, [r4, #4]
 8013958:	2b00      	cmp	r3, #0
 801395a:	d0c5      	beq.n	80138e8 <__srefill_r+0x58>
 801395c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801395e:	6023      	str	r3, [r4, #0]
 8013960:	2000      	movs	r0, #0
 8013962:	e7ae      	b.n	80138c2 <__srefill_r+0x32>
 8013964:	2200      	movs	r2, #0
 8013966:	6062      	str	r2, [r4, #4]
 8013968:	e7a6      	b.n	80138b8 <__srefill_r+0x28>
 801396a:	bf00      	nop
 801396c:	200001c8 	.word	0x200001c8
 8013970:	08013875 	.word	0x08013875
 8013974:	200001d8 	.word	0x200001d8

08013978 <__sccl>:
 8013978:	b570      	push	{r4, r5, r6, lr}
 801397a:	780b      	ldrb	r3, [r1, #0]
 801397c:	4604      	mov	r4, r0
 801397e:	2b5e      	cmp	r3, #94	@ 0x5e
 8013980:	bf0b      	itete	eq
 8013982:	784b      	ldrbeq	r3, [r1, #1]
 8013984:	1c4a      	addne	r2, r1, #1
 8013986:	1c8a      	addeq	r2, r1, #2
 8013988:	2100      	movne	r1, #0
 801398a:	bf08      	it	eq
 801398c:	2101      	moveq	r1, #1
 801398e:	3801      	subs	r0, #1
 8013990:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8013994:	f800 1f01 	strb.w	r1, [r0, #1]!
 8013998:	42a8      	cmp	r0, r5
 801399a:	d1fb      	bne.n	8013994 <__sccl+0x1c>
 801399c:	b90b      	cbnz	r3, 80139a2 <__sccl+0x2a>
 801399e:	1e50      	subs	r0, r2, #1
 80139a0:	bd70      	pop	{r4, r5, r6, pc}
 80139a2:	f081 0101 	eor.w	r1, r1, #1
 80139a6:	54e1      	strb	r1, [r4, r3]
 80139a8:	4610      	mov	r0, r2
 80139aa:	4602      	mov	r2, r0
 80139ac:	f812 5b01 	ldrb.w	r5, [r2], #1
 80139b0:	2d2d      	cmp	r5, #45	@ 0x2d
 80139b2:	d005      	beq.n	80139c0 <__sccl+0x48>
 80139b4:	2d5d      	cmp	r5, #93	@ 0x5d
 80139b6:	d016      	beq.n	80139e6 <__sccl+0x6e>
 80139b8:	2d00      	cmp	r5, #0
 80139ba:	d0f1      	beq.n	80139a0 <__sccl+0x28>
 80139bc:	462b      	mov	r3, r5
 80139be:	e7f2      	b.n	80139a6 <__sccl+0x2e>
 80139c0:	7846      	ldrb	r6, [r0, #1]
 80139c2:	2e5d      	cmp	r6, #93	@ 0x5d
 80139c4:	d0fa      	beq.n	80139bc <__sccl+0x44>
 80139c6:	42b3      	cmp	r3, r6
 80139c8:	dcf8      	bgt.n	80139bc <__sccl+0x44>
 80139ca:	3002      	adds	r0, #2
 80139cc:	461a      	mov	r2, r3
 80139ce:	3201      	adds	r2, #1
 80139d0:	4296      	cmp	r6, r2
 80139d2:	54a1      	strb	r1, [r4, r2]
 80139d4:	dcfb      	bgt.n	80139ce <__sccl+0x56>
 80139d6:	1af2      	subs	r2, r6, r3
 80139d8:	3a01      	subs	r2, #1
 80139da:	1c5d      	adds	r5, r3, #1
 80139dc:	42b3      	cmp	r3, r6
 80139de:	bfa8      	it	ge
 80139e0:	2200      	movge	r2, #0
 80139e2:	18ab      	adds	r3, r5, r2
 80139e4:	e7e1      	b.n	80139aa <__sccl+0x32>
 80139e6:	4610      	mov	r0, r2
 80139e8:	e7da      	b.n	80139a0 <__sccl+0x28>

080139ea <__submore>:
 80139ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139ee:	460c      	mov	r4, r1
 80139f0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80139f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80139f6:	4299      	cmp	r1, r3
 80139f8:	d11d      	bne.n	8013a36 <__submore+0x4c>
 80139fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80139fe:	f7fe fc95 	bl	801232c <_malloc_r>
 8013a02:	b918      	cbnz	r0, 8013a0c <__submore+0x22>
 8013a04:	f04f 30ff 	mov.w	r0, #4294967295
 8013a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013a10:	63a3      	str	r3, [r4, #56]	@ 0x38
 8013a12:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8013a16:	6360      	str	r0, [r4, #52]	@ 0x34
 8013a18:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8013a1c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8013a20:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8013a24:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8013a28:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8013a2c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8013a30:	6020      	str	r0, [r4, #0]
 8013a32:	2000      	movs	r0, #0
 8013a34:	e7e8      	b.n	8013a08 <__submore+0x1e>
 8013a36:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8013a38:	0077      	lsls	r7, r6, #1
 8013a3a:	463a      	mov	r2, r7
 8013a3c:	f000 f8b0 	bl	8013ba0 <_realloc_r>
 8013a40:	4605      	mov	r5, r0
 8013a42:	2800      	cmp	r0, #0
 8013a44:	d0de      	beq.n	8013a04 <__submore+0x1a>
 8013a46:	eb00 0806 	add.w	r8, r0, r6
 8013a4a:	4601      	mov	r1, r0
 8013a4c:	4632      	mov	r2, r6
 8013a4e:	4640      	mov	r0, r8
 8013a50:	f7fe ffa7 	bl	80129a2 <memcpy>
 8013a54:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8013a58:	f8c4 8000 	str.w	r8, [r4]
 8013a5c:	e7e9      	b.n	8013a32 <__submore+0x48>

08013a5e <_ungetc_r>:
 8013a5e:	b570      	push	{r4, r5, r6, lr}
 8013a60:	460d      	mov	r5, r1
 8013a62:	1c69      	adds	r1, r5, #1
 8013a64:	4606      	mov	r6, r0
 8013a66:	4614      	mov	r4, r2
 8013a68:	d01e      	beq.n	8013aa8 <_ungetc_r+0x4a>
 8013a6a:	b118      	cbz	r0, 8013a74 <_ungetc_r+0x16>
 8013a6c:	6a03      	ldr	r3, [r0, #32]
 8013a6e:	b90b      	cbnz	r3, 8013a74 <_ungetc_r+0x16>
 8013a70:	f7fe fd74 	bl	801255c <__sinit>
 8013a74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013a76:	07da      	lsls	r2, r3, #31
 8013a78:	d405      	bmi.n	8013a86 <_ungetc_r+0x28>
 8013a7a:	89a3      	ldrh	r3, [r4, #12]
 8013a7c:	059b      	lsls	r3, r3, #22
 8013a7e:	d402      	bmi.n	8013a86 <_ungetc_r+0x28>
 8013a80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013a82:	f7fe ff8c 	bl	801299e <__retarget_lock_acquire_recursive>
 8013a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013a8a:	f023 0220 	bic.w	r2, r3, #32
 8013a8e:	0758      	lsls	r0, r3, #29
 8013a90:	81a2      	strh	r2, [r4, #12]
 8013a92:	d422      	bmi.n	8013ada <_ungetc_r+0x7c>
 8013a94:	06d9      	lsls	r1, r3, #27
 8013a96:	d40a      	bmi.n	8013aae <_ungetc_r+0x50>
 8013a98:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013a9a:	07d2      	lsls	r2, r2, #31
 8013a9c:	d404      	bmi.n	8013aa8 <_ungetc_r+0x4a>
 8013a9e:	0599      	lsls	r1, r3, #22
 8013aa0:	d402      	bmi.n	8013aa8 <_ungetc_r+0x4a>
 8013aa2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013aa4:	f7fe ff7c 	bl	80129a0 <__retarget_lock_release_recursive>
 8013aa8:	f04f 35ff 	mov.w	r5, #4294967295
 8013aac:	e046      	b.n	8013b3c <_ungetc_r+0xde>
 8013aae:	071b      	lsls	r3, r3, #28
 8013ab0:	d50f      	bpl.n	8013ad2 <_ungetc_r+0x74>
 8013ab2:	4621      	mov	r1, r4
 8013ab4:	4630      	mov	r0, r6
 8013ab6:	f7ff fe1f 	bl	80136f8 <_fflush_r>
 8013aba:	b120      	cbz	r0, 8013ac6 <_ungetc_r+0x68>
 8013abc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013abe:	07d8      	lsls	r0, r3, #31
 8013ac0:	d4f2      	bmi.n	8013aa8 <_ungetc_r+0x4a>
 8013ac2:	89a3      	ldrh	r3, [r4, #12]
 8013ac4:	e7eb      	b.n	8013a9e <_ungetc_r+0x40>
 8013ac6:	89a3      	ldrh	r3, [r4, #12]
 8013ac8:	60a0      	str	r0, [r4, #8]
 8013aca:	f023 0308 	bic.w	r3, r3, #8
 8013ace:	81a3      	strh	r3, [r4, #12]
 8013ad0:	61a0      	str	r0, [r4, #24]
 8013ad2:	89a3      	ldrh	r3, [r4, #12]
 8013ad4:	f043 0304 	orr.w	r3, r3, #4
 8013ad8:	81a3      	strh	r3, [r4, #12]
 8013ada:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013adc:	6862      	ldr	r2, [r4, #4]
 8013ade:	b2ed      	uxtb	r5, r5
 8013ae0:	b1d3      	cbz	r3, 8013b18 <_ungetc_r+0xba>
 8013ae2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8013ae4:	4293      	cmp	r3, r2
 8013ae6:	dc05      	bgt.n	8013af4 <_ungetc_r+0x96>
 8013ae8:	4621      	mov	r1, r4
 8013aea:	4630      	mov	r0, r6
 8013aec:	f7ff ff7d 	bl	80139ea <__submore>
 8013af0:	2800      	cmp	r0, #0
 8013af2:	d1e3      	bne.n	8013abc <_ungetc_r+0x5e>
 8013af4:	6823      	ldr	r3, [r4, #0]
 8013af6:	1e5a      	subs	r2, r3, #1
 8013af8:	6022      	str	r2, [r4, #0]
 8013afa:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013afe:	6863      	ldr	r3, [r4, #4]
 8013b00:	3301      	adds	r3, #1
 8013b02:	6063      	str	r3, [r4, #4]
 8013b04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013b06:	07da      	lsls	r2, r3, #31
 8013b08:	d418      	bmi.n	8013b3c <_ungetc_r+0xde>
 8013b0a:	89a3      	ldrh	r3, [r4, #12]
 8013b0c:	059b      	lsls	r3, r3, #22
 8013b0e:	d415      	bmi.n	8013b3c <_ungetc_r+0xde>
 8013b10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013b12:	f7fe ff45 	bl	80129a0 <__retarget_lock_release_recursive>
 8013b16:	e011      	b.n	8013b3c <_ungetc_r+0xde>
 8013b18:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8013b1a:	6920      	ldr	r0, [r4, #16]
 8013b1c:	6823      	ldr	r3, [r4, #0]
 8013b1e:	f001 0101 	and.w	r1, r1, #1
 8013b22:	b168      	cbz	r0, 8013b40 <_ungetc_r+0xe2>
 8013b24:	4298      	cmp	r0, r3
 8013b26:	d20b      	bcs.n	8013b40 <_ungetc_r+0xe2>
 8013b28:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8013b2c:	42a8      	cmp	r0, r5
 8013b2e:	d107      	bne.n	8013b40 <_ungetc_r+0xe2>
 8013b30:	3b01      	subs	r3, #1
 8013b32:	3201      	adds	r2, #1
 8013b34:	6023      	str	r3, [r4, #0]
 8013b36:	6062      	str	r2, [r4, #4]
 8013b38:	2900      	cmp	r1, #0
 8013b3a:	d0e6      	beq.n	8013b0a <_ungetc_r+0xac>
 8013b3c:	4628      	mov	r0, r5
 8013b3e:	bd70      	pop	{r4, r5, r6, pc}
 8013b40:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8013b44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013b48:	6363      	str	r3, [r4, #52]	@ 0x34
 8013b4a:	2303      	movs	r3, #3
 8013b4c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8013b4e:	4623      	mov	r3, r4
 8013b50:	f803 5f46 	strb.w	r5, [r3, #70]!
 8013b54:	6023      	str	r3, [r4, #0]
 8013b56:	2301      	movs	r3, #1
 8013b58:	6063      	str	r3, [r4, #4]
 8013b5a:	e7ed      	b.n	8013b38 <_ungetc_r+0xda>

08013b5c <_fstat_r>:
 8013b5c:	b538      	push	{r3, r4, r5, lr}
 8013b5e:	4d07      	ldr	r5, [pc, #28]	@ (8013b7c <_fstat_r+0x20>)
 8013b60:	2300      	movs	r3, #0
 8013b62:	4604      	mov	r4, r0
 8013b64:	4608      	mov	r0, r1
 8013b66:	4611      	mov	r1, r2
 8013b68:	602b      	str	r3, [r5, #0]
 8013b6a:	f7f6 fca7 	bl	800a4bc <_fstat>
 8013b6e:	1c43      	adds	r3, r0, #1
 8013b70:	d102      	bne.n	8013b78 <_fstat_r+0x1c>
 8013b72:	682b      	ldr	r3, [r5, #0]
 8013b74:	b103      	cbz	r3, 8013b78 <_fstat_r+0x1c>
 8013b76:	6023      	str	r3, [r4, #0]
 8013b78:	bd38      	pop	{r3, r4, r5, pc}
 8013b7a:	bf00      	nop
 8013b7c:	20002360 	.word	0x20002360

08013b80 <_isatty_r>:
 8013b80:	b538      	push	{r3, r4, r5, lr}
 8013b82:	4d06      	ldr	r5, [pc, #24]	@ (8013b9c <_isatty_r+0x1c>)
 8013b84:	2300      	movs	r3, #0
 8013b86:	4604      	mov	r4, r0
 8013b88:	4608      	mov	r0, r1
 8013b8a:	602b      	str	r3, [r5, #0]
 8013b8c:	f7f6 fca6 	bl	800a4dc <_isatty>
 8013b90:	1c43      	adds	r3, r0, #1
 8013b92:	d102      	bne.n	8013b9a <_isatty_r+0x1a>
 8013b94:	682b      	ldr	r3, [r5, #0]
 8013b96:	b103      	cbz	r3, 8013b9a <_isatty_r+0x1a>
 8013b98:	6023      	str	r3, [r4, #0]
 8013b9a:	bd38      	pop	{r3, r4, r5, pc}
 8013b9c:	20002360 	.word	0x20002360

08013ba0 <_realloc_r>:
 8013ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ba4:	4680      	mov	r8, r0
 8013ba6:	4615      	mov	r5, r2
 8013ba8:	460c      	mov	r4, r1
 8013baa:	b921      	cbnz	r1, 8013bb6 <_realloc_r+0x16>
 8013bac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013bb0:	4611      	mov	r1, r2
 8013bb2:	f7fe bbbb 	b.w	801232c <_malloc_r>
 8013bb6:	b92a      	cbnz	r2, 8013bc4 <_realloc_r+0x24>
 8013bb8:	f7fe ff02 	bl	80129c0 <_free_r>
 8013bbc:	2400      	movs	r4, #0
 8013bbe:	4620      	mov	r0, r4
 8013bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013bc4:	f000 f906 	bl	8013dd4 <_malloc_usable_size_r>
 8013bc8:	4285      	cmp	r5, r0
 8013bca:	4606      	mov	r6, r0
 8013bcc:	d802      	bhi.n	8013bd4 <_realloc_r+0x34>
 8013bce:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8013bd2:	d8f4      	bhi.n	8013bbe <_realloc_r+0x1e>
 8013bd4:	4629      	mov	r1, r5
 8013bd6:	4640      	mov	r0, r8
 8013bd8:	f7fe fba8 	bl	801232c <_malloc_r>
 8013bdc:	4607      	mov	r7, r0
 8013bde:	2800      	cmp	r0, #0
 8013be0:	d0ec      	beq.n	8013bbc <_realloc_r+0x1c>
 8013be2:	42b5      	cmp	r5, r6
 8013be4:	462a      	mov	r2, r5
 8013be6:	4621      	mov	r1, r4
 8013be8:	bf28      	it	cs
 8013bea:	4632      	movcs	r2, r6
 8013bec:	f7fe fed9 	bl	80129a2 <memcpy>
 8013bf0:	4621      	mov	r1, r4
 8013bf2:	4640      	mov	r0, r8
 8013bf4:	f7fe fee4 	bl	80129c0 <_free_r>
 8013bf8:	463c      	mov	r4, r7
 8013bfa:	e7e0      	b.n	8013bbe <_realloc_r+0x1e>

08013bfc <_strtol_l.constprop.0>:
 8013bfc:	2b24      	cmp	r3, #36	@ 0x24
 8013bfe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013c02:	4686      	mov	lr, r0
 8013c04:	4690      	mov	r8, r2
 8013c06:	d801      	bhi.n	8013c0c <_strtol_l.constprop.0+0x10>
 8013c08:	2b01      	cmp	r3, #1
 8013c0a:	d106      	bne.n	8013c1a <_strtol_l.constprop.0+0x1e>
 8013c0c:	f7fe fe9c 	bl	8012948 <__errno>
 8013c10:	2316      	movs	r3, #22
 8013c12:	6003      	str	r3, [r0, #0]
 8013c14:	2000      	movs	r0, #0
 8013c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c1a:	4834      	ldr	r0, [pc, #208]	@ (8013cec <_strtol_l.constprop.0+0xf0>)
 8013c1c:	460d      	mov	r5, r1
 8013c1e:	462a      	mov	r2, r5
 8013c20:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013c24:	5d06      	ldrb	r6, [r0, r4]
 8013c26:	f016 0608 	ands.w	r6, r6, #8
 8013c2a:	d1f8      	bne.n	8013c1e <_strtol_l.constprop.0+0x22>
 8013c2c:	2c2d      	cmp	r4, #45	@ 0x2d
 8013c2e:	d12d      	bne.n	8013c8c <_strtol_l.constprop.0+0x90>
 8013c30:	782c      	ldrb	r4, [r5, #0]
 8013c32:	2601      	movs	r6, #1
 8013c34:	1c95      	adds	r5, r2, #2
 8013c36:	f033 0210 	bics.w	r2, r3, #16
 8013c3a:	d109      	bne.n	8013c50 <_strtol_l.constprop.0+0x54>
 8013c3c:	2c30      	cmp	r4, #48	@ 0x30
 8013c3e:	d12a      	bne.n	8013c96 <_strtol_l.constprop.0+0x9a>
 8013c40:	782a      	ldrb	r2, [r5, #0]
 8013c42:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8013c46:	2a58      	cmp	r2, #88	@ 0x58
 8013c48:	d125      	bne.n	8013c96 <_strtol_l.constprop.0+0x9a>
 8013c4a:	786c      	ldrb	r4, [r5, #1]
 8013c4c:	2310      	movs	r3, #16
 8013c4e:	3502      	adds	r5, #2
 8013c50:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8013c54:	f10c 3cff 	add.w	ip, ip, #4294967295
 8013c58:	2200      	movs	r2, #0
 8013c5a:	fbbc f9f3 	udiv	r9, ip, r3
 8013c5e:	4610      	mov	r0, r2
 8013c60:	fb03 ca19 	mls	sl, r3, r9, ip
 8013c64:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8013c68:	2f09      	cmp	r7, #9
 8013c6a:	d81b      	bhi.n	8013ca4 <_strtol_l.constprop.0+0xa8>
 8013c6c:	463c      	mov	r4, r7
 8013c6e:	42a3      	cmp	r3, r4
 8013c70:	dd27      	ble.n	8013cc2 <_strtol_l.constprop.0+0xc6>
 8013c72:	1c57      	adds	r7, r2, #1
 8013c74:	d007      	beq.n	8013c86 <_strtol_l.constprop.0+0x8a>
 8013c76:	4581      	cmp	r9, r0
 8013c78:	d320      	bcc.n	8013cbc <_strtol_l.constprop.0+0xc0>
 8013c7a:	d101      	bne.n	8013c80 <_strtol_l.constprop.0+0x84>
 8013c7c:	45a2      	cmp	sl, r4
 8013c7e:	db1d      	blt.n	8013cbc <_strtol_l.constprop.0+0xc0>
 8013c80:	fb00 4003 	mla	r0, r0, r3, r4
 8013c84:	2201      	movs	r2, #1
 8013c86:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013c8a:	e7eb      	b.n	8013c64 <_strtol_l.constprop.0+0x68>
 8013c8c:	2c2b      	cmp	r4, #43	@ 0x2b
 8013c8e:	bf04      	itt	eq
 8013c90:	782c      	ldrbeq	r4, [r5, #0]
 8013c92:	1c95      	addeq	r5, r2, #2
 8013c94:	e7cf      	b.n	8013c36 <_strtol_l.constprop.0+0x3a>
 8013c96:	2b00      	cmp	r3, #0
 8013c98:	d1da      	bne.n	8013c50 <_strtol_l.constprop.0+0x54>
 8013c9a:	2c30      	cmp	r4, #48	@ 0x30
 8013c9c:	bf0c      	ite	eq
 8013c9e:	2308      	moveq	r3, #8
 8013ca0:	230a      	movne	r3, #10
 8013ca2:	e7d5      	b.n	8013c50 <_strtol_l.constprop.0+0x54>
 8013ca4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8013ca8:	2f19      	cmp	r7, #25
 8013caa:	d801      	bhi.n	8013cb0 <_strtol_l.constprop.0+0xb4>
 8013cac:	3c37      	subs	r4, #55	@ 0x37
 8013cae:	e7de      	b.n	8013c6e <_strtol_l.constprop.0+0x72>
 8013cb0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8013cb4:	2f19      	cmp	r7, #25
 8013cb6:	d804      	bhi.n	8013cc2 <_strtol_l.constprop.0+0xc6>
 8013cb8:	3c57      	subs	r4, #87	@ 0x57
 8013cba:	e7d8      	b.n	8013c6e <_strtol_l.constprop.0+0x72>
 8013cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8013cc0:	e7e1      	b.n	8013c86 <_strtol_l.constprop.0+0x8a>
 8013cc2:	1c53      	adds	r3, r2, #1
 8013cc4:	d108      	bne.n	8013cd8 <_strtol_l.constprop.0+0xdc>
 8013cc6:	2322      	movs	r3, #34	@ 0x22
 8013cc8:	f8ce 3000 	str.w	r3, [lr]
 8013ccc:	4660      	mov	r0, ip
 8013cce:	f1b8 0f00 	cmp.w	r8, #0
 8013cd2:	d0a0      	beq.n	8013c16 <_strtol_l.constprop.0+0x1a>
 8013cd4:	1e69      	subs	r1, r5, #1
 8013cd6:	e006      	b.n	8013ce6 <_strtol_l.constprop.0+0xea>
 8013cd8:	b106      	cbz	r6, 8013cdc <_strtol_l.constprop.0+0xe0>
 8013cda:	4240      	negs	r0, r0
 8013cdc:	f1b8 0f00 	cmp.w	r8, #0
 8013ce0:	d099      	beq.n	8013c16 <_strtol_l.constprop.0+0x1a>
 8013ce2:	2a00      	cmp	r2, #0
 8013ce4:	d1f6      	bne.n	8013cd4 <_strtol_l.constprop.0+0xd8>
 8013ce6:	f8c8 1000 	str.w	r1, [r8]
 8013cea:	e794      	b.n	8013c16 <_strtol_l.constprop.0+0x1a>
 8013cec:	08015043 	.word	0x08015043

08013cf0 <_strtol_r>:
 8013cf0:	f7ff bf84 	b.w	8013bfc <_strtol_l.constprop.0>

08013cf4 <_strtoul_l.constprop.0>:
 8013cf4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013cf8:	4e34      	ldr	r6, [pc, #208]	@ (8013dcc <_strtoul_l.constprop.0+0xd8>)
 8013cfa:	4686      	mov	lr, r0
 8013cfc:	460d      	mov	r5, r1
 8013cfe:	4628      	mov	r0, r5
 8013d00:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013d04:	5d37      	ldrb	r7, [r6, r4]
 8013d06:	f017 0708 	ands.w	r7, r7, #8
 8013d0a:	d1f8      	bne.n	8013cfe <_strtoul_l.constprop.0+0xa>
 8013d0c:	2c2d      	cmp	r4, #45	@ 0x2d
 8013d0e:	d12f      	bne.n	8013d70 <_strtoul_l.constprop.0+0x7c>
 8013d10:	782c      	ldrb	r4, [r5, #0]
 8013d12:	2701      	movs	r7, #1
 8013d14:	1c85      	adds	r5, r0, #2
 8013d16:	f033 0010 	bics.w	r0, r3, #16
 8013d1a:	d109      	bne.n	8013d30 <_strtoul_l.constprop.0+0x3c>
 8013d1c:	2c30      	cmp	r4, #48	@ 0x30
 8013d1e:	d12c      	bne.n	8013d7a <_strtoul_l.constprop.0+0x86>
 8013d20:	7828      	ldrb	r0, [r5, #0]
 8013d22:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8013d26:	2858      	cmp	r0, #88	@ 0x58
 8013d28:	d127      	bne.n	8013d7a <_strtoul_l.constprop.0+0x86>
 8013d2a:	786c      	ldrb	r4, [r5, #1]
 8013d2c:	2310      	movs	r3, #16
 8013d2e:	3502      	adds	r5, #2
 8013d30:	f04f 38ff 	mov.w	r8, #4294967295
 8013d34:	2600      	movs	r6, #0
 8013d36:	fbb8 f8f3 	udiv	r8, r8, r3
 8013d3a:	fb03 f908 	mul.w	r9, r3, r8
 8013d3e:	ea6f 0909 	mvn.w	r9, r9
 8013d42:	4630      	mov	r0, r6
 8013d44:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8013d48:	f1bc 0f09 	cmp.w	ip, #9
 8013d4c:	d81c      	bhi.n	8013d88 <_strtoul_l.constprop.0+0x94>
 8013d4e:	4664      	mov	r4, ip
 8013d50:	42a3      	cmp	r3, r4
 8013d52:	dd2a      	ble.n	8013daa <_strtoul_l.constprop.0+0xb6>
 8013d54:	f1b6 3fff 	cmp.w	r6, #4294967295
 8013d58:	d007      	beq.n	8013d6a <_strtoul_l.constprop.0+0x76>
 8013d5a:	4580      	cmp	r8, r0
 8013d5c:	d322      	bcc.n	8013da4 <_strtoul_l.constprop.0+0xb0>
 8013d5e:	d101      	bne.n	8013d64 <_strtoul_l.constprop.0+0x70>
 8013d60:	45a1      	cmp	r9, r4
 8013d62:	db1f      	blt.n	8013da4 <_strtoul_l.constprop.0+0xb0>
 8013d64:	fb00 4003 	mla	r0, r0, r3, r4
 8013d68:	2601      	movs	r6, #1
 8013d6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013d6e:	e7e9      	b.n	8013d44 <_strtoul_l.constprop.0+0x50>
 8013d70:	2c2b      	cmp	r4, #43	@ 0x2b
 8013d72:	bf04      	itt	eq
 8013d74:	782c      	ldrbeq	r4, [r5, #0]
 8013d76:	1c85      	addeq	r5, r0, #2
 8013d78:	e7cd      	b.n	8013d16 <_strtoul_l.constprop.0+0x22>
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	d1d8      	bne.n	8013d30 <_strtoul_l.constprop.0+0x3c>
 8013d7e:	2c30      	cmp	r4, #48	@ 0x30
 8013d80:	bf0c      	ite	eq
 8013d82:	2308      	moveq	r3, #8
 8013d84:	230a      	movne	r3, #10
 8013d86:	e7d3      	b.n	8013d30 <_strtoul_l.constprop.0+0x3c>
 8013d88:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8013d8c:	f1bc 0f19 	cmp.w	ip, #25
 8013d90:	d801      	bhi.n	8013d96 <_strtoul_l.constprop.0+0xa2>
 8013d92:	3c37      	subs	r4, #55	@ 0x37
 8013d94:	e7dc      	b.n	8013d50 <_strtoul_l.constprop.0+0x5c>
 8013d96:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8013d9a:	f1bc 0f19 	cmp.w	ip, #25
 8013d9e:	d804      	bhi.n	8013daa <_strtoul_l.constprop.0+0xb6>
 8013da0:	3c57      	subs	r4, #87	@ 0x57
 8013da2:	e7d5      	b.n	8013d50 <_strtoul_l.constprop.0+0x5c>
 8013da4:	f04f 36ff 	mov.w	r6, #4294967295
 8013da8:	e7df      	b.n	8013d6a <_strtoul_l.constprop.0+0x76>
 8013daa:	1c73      	adds	r3, r6, #1
 8013dac:	d106      	bne.n	8013dbc <_strtoul_l.constprop.0+0xc8>
 8013dae:	2322      	movs	r3, #34	@ 0x22
 8013db0:	f8ce 3000 	str.w	r3, [lr]
 8013db4:	4630      	mov	r0, r6
 8013db6:	b932      	cbnz	r2, 8013dc6 <_strtoul_l.constprop.0+0xd2>
 8013db8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013dbc:	b107      	cbz	r7, 8013dc0 <_strtoul_l.constprop.0+0xcc>
 8013dbe:	4240      	negs	r0, r0
 8013dc0:	2a00      	cmp	r2, #0
 8013dc2:	d0f9      	beq.n	8013db8 <_strtoul_l.constprop.0+0xc4>
 8013dc4:	b106      	cbz	r6, 8013dc8 <_strtoul_l.constprop.0+0xd4>
 8013dc6:	1e69      	subs	r1, r5, #1
 8013dc8:	6011      	str	r1, [r2, #0]
 8013dca:	e7f5      	b.n	8013db8 <_strtoul_l.constprop.0+0xc4>
 8013dcc:	08015043 	.word	0x08015043

08013dd0 <_strtoul_r>:
 8013dd0:	f7ff bf90 	b.w	8013cf4 <_strtoul_l.constprop.0>

08013dd4 <_malloc_usable_size_r>:
 8013dd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013dd8:	1f18      	subs	r0, r3, #4
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	bfbc      	itt	lt
 8013dde:	580b      	ldrlt	r3, [r1, r0]
 8013de0:	18c0      	addlt	r0, r0, r3
 8013de2:	4770      	bx	lr

08013de4 <_init>:
 8013de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013de6:	bf00      	nop
 8013de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013dea:	bc08      	pop	{r3}
 8013dec:	469e      	mov	lr, r3
 8013dee:	4770      	bx	lr

08013df0 <_fini>:
 8013df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013df2:	bf00      	nop
 8013df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013df6:	bc08      	pop	{r3}
 8013df8:	469e      	mov	lr, r3
 8013dfa:	4770      	bx	lr
