WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1266200 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1266200 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 7772383 heartbeat IPC: 1.287 cumulative IPC: 0.7685 (Simulation time: 00 hr 02 min 52 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 6506185 cumulative IPC: 0.7685 (Simulation time: 00 hr 02 min 52 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 6506185 cumulative IPC: 0.7685 (Simulation time: 00 hr 02 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_1339B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7685 instructions: 5000003 cycles: 6506185
CPU 0 Branch Prediction Accuracy: 94.47% MPKI: 5.151 Average ROB Occupancy at Mispredict: 214.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.178
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.9
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0752

LLC TOTAL        ACCESS:      77705 HIT:      12056 MISS:      65649
LLC LOAD         ACCESS:      65679 HIT:       4831 MISS:      60848
LLC RFO          ACCESS:       4658 HIT:        937 MISS:       3721
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6151 HIT:       6145 MISS:          6
LLC TRANSLATION  ACCESS:       1217 HIT:        143 MISS:       1074
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 365.7 cycles
cpu0_DTLB TOTAL        ACCESS:    1012457 HIT:     991435 MISS:      21022
cpu0_DTLB LOAD         ACCESS:    1012457 HIT:     991435 MISS:      21022
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 23.61 cycles
cpu0_ITLB TOTAL        ACCESS:        778 HIT:        778 MISS:          0
cpu0_ITLB LOAD         ACCESS:        778 HIT:        778 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1217662 HIT:     529485 MISS:     688177
cpu0_L1D LOAD         ACCESS:    1117044 HIT:     453814 MISS:     663230
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      97689 HIT:      74781 MISS:      22908
cpu0_L1D TRANSLATION  ACCESS:       2929 HIT:        890 MISS:       2039
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 22.9 cycles
cpu0_L1I TOTAL        ACCESS:        871 HIT:        825 MISS:         46
cpu0_L1I LOAD         ACCESS:        871 HIT:        825 MISS:         46
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 139.5 cycles
cpu0_L2C TOTAL        ACCESS:      93381 HIT:      21801 MISS:      71580
cpu0_L2C LOAD         ACCESS:      79660 HIT:      13979 MISS:      65681
cpu0_L2C RFO          ACCESS:       5044 HIT:        386 MISS:       4658
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       6708 HIT:       6684 MISS:         24
cpu0_L2C TRANSLATION  ACCESS:       1969 HIT:        752 MISS:       1217
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 356.3 cycles
cpu0_STLB TOTAL        ACCESS:       7160 HIT:       4230 MISS:       2930
cpu0_STLB LOAD         ACCESS:       7160 HIT:       4230 MISS:       2930
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 220 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      39764
  ROW_BUFFER_MISS:      25859
 AVG DBUS CONGESTED CYCLE: 3.903
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        949
  FULL:       5348
