

================================================================
== Vivado HLS Report for 'softmax_latency_array_array_softmax_config13_s'
================================================================
* Date:           Tue Apr  6 01:19:27 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.216 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 50.000 ns | 50.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.86>
ST_1 : Operation 7 [1/1] (3.61ns)   --->   "%empty = call { i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 7 'read' 'empty' <Predicate = true> <Delay = 3.61> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = extractvalue { i16, i16, i16, i16, i16 } %empty, 0" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 8 'extractvalue' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_2 = extractvalue { i16, i16, i16, i16, i16 } %empty, 1" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 9 'extractvalue' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_4 = extractvalue { i16, i16, i16, i16, i16 } %empty, 2" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 10 'extractvalue' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_6 = extractvalue { i16, i16, i16, i16, i16 } %empty, 3" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 11 'extractvalue' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_8 = extractvalue { i16, i16, i16, i16, i16 } %empty, 4" [firmware/nnet_utils/nnet_activation_stream.h:153]   --->   Operation 12 'extractvalue' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_V = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %p_Val2_s, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:156]   --->   Operation 13 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 14 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%exp_table7_addr = getelementptr [1024 x i18]* @exp_table7, i64 0, i64 %zext_ln157" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 15 'getelementptr' 'exp_table7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%exp_res_0_V = load i18* %exp_table7_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 16 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_V_1 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %p_Val2_2, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:156]   --->   Operation 17 'partselect' 'y_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 18 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%exp_table7_addr_1 = getelementptr [1024 x i18]* @exp_table7, i64 0, i64 %zext_ln157_1" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 19 'getelementptr' 'exp_table7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%exp_res_1_V = load i18* %exp_table7_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 20 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_V_2 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %p_Val2_4, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:156]   --->   Operation 21 'partselect' 'y_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 22 'zext' 'zext_ln157_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%exp_table7_addr_2 = getelementptr [1024 x i18]* @exp_table7, i64 0, i64 %zext_ln157_2" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 23 'getelementptr' 'exp_table7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%exp_res_2_V = load i18* %exp_table7_addr_2, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 24 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_V_3 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %p_Val2_6, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:156]   --->   Operation 25 'partselect' 'y_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln157_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 26 'zext' 'zext_ln157_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%exp_table7_addr_3 = getelementptr [1024 x i18]* @exp_table7, i64 0, i64 %zext_ln157_3" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 27 'getelementptr' 'exp_table7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%exp_res_3_V = load i18* %exp_table7_addr_3, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 28 'load' 'exp_res_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y_V_4 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %p_Val2_8, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:156]   --->   Operation 29 'partselect' 'y_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln157_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 30 'zext' 'zext_ln157_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%exp_table7_addr_4 = getelementptr [1024 x i18]* @exp_table7, i64 0, i64 %zext_ln157_4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 31 'getelementptr' 'exp_table7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%exp_res_4_V = load i18* %exp_table7_addr_4, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 32 'load' 'exp_res_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 33 [1/2] (3.25ns)   --->   "%exp_res_0_V = load i18* %exp_table7_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 33 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%exp_res_1_V = load i18* %exp_table7_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 34 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%exp_res_2_V = load i18* %exp_table7_addr_2, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 35 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%exp_res_3_V = load i18* %exp_table7_addr_3, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 36 'load' 'exp_res_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%exp_res_4_V = load i18* %exp_table7_addr_4, align 4" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 37 'load' 'exp_res_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1 = add i18 %exp_res_2_V, %exp_res_4_V" [firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 38 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln703_2 = add i18 %add_ln703_1, %exp_res_3_V" [firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 39 'add' 'add_ln703_2' <Predicate = true> <Delay = 3.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i18 %exp_res_0_V, %exp_res_1_V" [firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 40 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %add_ln703_2, %add_ln703" [firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 41 'add' 'exp_sum_V' <Predicate = true> <Delay = 3.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%y_V_5 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %exp_sum_V, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 42 'partselect' 'y_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 43 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%invert_table8_addr = getelementptr [1024 x i18]* @invert_table8, i64 0, i64 %zext_ln166" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 44 'getelementptr' 'invert_table8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table8_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 45 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table8_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 46 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 5.59>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i18 %inv_exp_sum_V to i30" [firmware/nnet_utils/nnet_activation_stream.h:167]   --->   Operation 47 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %exp_res_0_V to i30" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 48 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (5.59ns)   --->   "%mul_ln1118 = mul i30 %sext_ln1118, %sext_ln167" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 49 'mul' 'mul_ln1118' <Predicate = true> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 50 'partselect' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %exp_res_1_V to i30" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 51 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (5.59ns)   --->   "%mul_ln1118_1 = mul i30 %sext_ln1118_1, %sext_ln167" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 52 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_1, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 53 'partselect' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i18 %exp_res_2_V to i30" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 54 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (5.59ns)   --->   "%mul_ln1118_2 = mul i30 %sext_ln1118_2, %sext_ln167" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 55 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_2, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 56 'partselect' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i18 %exp_res_3_V to i30" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 57 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (5.59ns)   --->   "%mul_ln1118_3 = mul i30 %sext_ln1118_3, %sext_ln167" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 58 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_3, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 59 'partselect' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i18 %exp_res_4_V to i30" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 60 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (5.59ns)   --->   "%mul_ln1118_4 = mul i30 %sext_ln1118_4, %sext_ln167" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 61 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_data_4_V = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_4, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation_stream.h:175]   --->   Operation 62 'partselect' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.61>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str414, i32 0, i32 0, [1 x i8]* @p_str415, [1 x i8]* @p_str416, [1 x i8]* @p_str417, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str418, [1 x i8]* @p_str419)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str407, i32 0, i32 0, [1 x i8]* @p_str408, [1 x i8]* @p_str409, [1 x i8]* @p_str410, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str411, [1 x i8]* @p_str412)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str400, i32 0, i32 0, [1 x i8]* @p_str401, [1 x i8]* @p_str402, [1 x i8]* @p_str403, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str404, [1 x i8]* @p_str405)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str393, i32 0, i32 0, [1 x i8]* @p_str394, [1 x i8]* @p_str395, [1 x i8]* @p_str396, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str397, [1 x i8]* @p_str398)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str386, i32 0, i32 0, [1 x i8]* @p_str387, [1 x i8]* @p_str388, [1 x i8]* @p_str389, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str390, [1 x i8]* @p_str391)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2213, i32 0, i32 0, [1 x i8]* @p_str2214, [1 x i8]* @p_str2215, [1 x i8]* @p_str2216, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2217, [1 x i8]* @p_str2218)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2220, i32 0, i32 0, [1 x i8]* @p_str2221, [1 x i8]* @p_str2222, [1 x i8]* @p_str2223, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2224, [1 x i8]* @p_str2225)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2227, i32 0, i32 0, [1 x i8]* @p_str2228, [1 x i8]* @p_str2229, [1 x i8]* @p_str2230, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2231, [1 x i8]* @p_str2232)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2234, i32 0, i32 0, [1 x i8]* @p_str2235, [1 x i8]* @p_str2236, [1 x i8]* @p_str2237, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2238, [1 x i8]* @p_str2239)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2241, i32 0, i32 0, [1 x i8]* @p_str2242, [1 x i8]* @p_str2243, [1 x i8]* @p_str2244, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2245, [1 x i8]* @p_str2246)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V) nounwind"   --->   Operation 73 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str19) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:149]   --->   Operation 74 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str21) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:167]   --->   Operation 75 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str21)" [firmware/nnet_utils/nnet_activation_stream.h:167]   --->   Operation 76 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:168]   --->   Operation 77 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str22)" [firmware/nnet_utils/nnet_activation_stream.h:172]   --->   Operation 78 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str23, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:174]   --->   Operation 79 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str22, i32 %tmp_2)" [firmware/nnet_utils/nnet_activation_stream.h:176]   --->   Operation 80 'specregionend' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str22)" [firmware/nnet_utils/nnet_activation_stream.h:172]   --->   Operation 81 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str23, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:174]   --->   Operation 82 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str22, i32 %tmp_3)" [firmware/nnet_utils/nnet_activation_stream.h:176]   --->   Operation 83 'specregionend' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str22)" [firmware/nnet_utils/nnet_activation_stream.h:172]   --->   Operation 84 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str23, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:174]   --->   Operation 85 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str22, i32 %tmp_4)" [firmware/nnet_utils/nnet_activation_stream.h:176]   --->   Operation 86 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str22)" [firmware/nnet_utils/nnet_activation_stream.h:172]   --->   Operation 87 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str23, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:174]   --->   Operation 88 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str22, i32 %tmp_5)" [firmware/nnet_utils/nnet_activation_stream.h:176]   --->   Operation 89 'specregionend' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str22)" [firmware/nnet_utils/nnet_activation_stream.h:172]   --->   Operation 90 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str23, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:174]   --->   Operation 91 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str22, i32 %tmp_6)" [firmware/nnet_utils/nnet_activation_stream.h:176]   --->   Operation 92 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (3.61ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:177]   --->   Operation 93 'write' <Predicate = true> <Delay = 3.61> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str21, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:178]   --->   Operation 94 'specregionend' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:179]   --->   Operation 95 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.87ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:153) [27]  (3.61 ns)
	'getelementptr' operation ('exp_table7_addr', firmware/nnet_utils/nnet_activation_stream.h:157) [35]  (0 ns)
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:157) on array 'exp_table7' [36]  (3.25 ns)

 <State 2>: 7.22ns
The critical path consists of the following:
	'load' operation ('exp_res[2].V', firmware/nnet_utils/nnet_activation_stream.h:157) on array 'exp_table7' [44]  (3.25 ns)
	'add' operation ('add_ln703_1', firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation_stream.h:164) [54]  (0 ns)
	'add' operation ('add_ln703_2', firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation_stream.h:164) [55]  (3.96 ns)

 <State 3>: 7.22ns
The critical path consists of the following:
	'add' operation ('add_ln703', firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation_stream.h:164) [53]  (0 ns)
	'add' operation ('exp_sum.V', firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation_stream.h:164) [56]  (3.96 ns)
	'getelementptr' operation ('invert_table8_addr', firmware/nnet_utils/nnet_activation_stream.h:166) [59]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:166) on array 'invert_table8' [60]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:166) on array 'invert_table8' [60]  (3.25 ns)

 <State 5>: 5.59ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_activation_stream.h:175) [68]  (5.59 ns)

 <State 6>: 3.61ns
The critical path consists of the following:
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:177) [95]  (3.61 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
