

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s'
================================================================
* Date:           Tue Jun 25 13:53:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210  |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1  |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        |grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219  |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2  |       43|       73|   0.430 us|  0.730 us|   43|   73|       no|
        |grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232  |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3  |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        |grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241  |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4  |       43|       73|   0.430 us|  0.730 us|   43|   73|       no|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_99_1    |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_102_2  |        ?|        ?|         2|          -|          -|      ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     448|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1570|    4764|    -|
|Memory           |       16|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|    1018|    -|
|Register         |        -|     -|     613|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     0|    2183|    6230|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210  |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1  |        0|   0|  314|   109|    0|
    |grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219  |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2  |        0|   0|  471|  2273|    0|
    |grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232  |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3  |        0|   0|  314|   109|    0|
    |grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241  |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4  |        0|   0|  471|  2273|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                            |                                                                      |        0|   0| 1570|  4764|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |gamma_ram_U  |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud  |        8|  0|   0|    0|   512|  256|     1|       131072|
    |beta_ram_U   |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud  |        8|  0|   0|    0|   512|  256|     1|       131072|
    +-------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                                                  |       16|  0|   0|    0|  1024|  512|     2|       262144|
    +-------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_433_p2               |         +|   0|  0|  34|          27|           1|
    |add_ln96_fu_286_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln97_fu_382_p2                |         +|   0|  0|  71|          64|          64|
    |i_fu_416_p2                       |         +|   0|  0|  39|          32|           1|
    |sub_ln96_fu_322_p2                |         -|   0|  0|  40|          33|          33|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state41_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state43_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state83_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state85_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |empty_260_fu_352_p2               |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln102_fu_428_p2              |      icmp|   0|  0|  17|          27|          27|
    |icmp_ln96_fu_306_p2               |      icmp|   0|  0|  17|          27|           1|
    |icmp_ln99_1_fu_411_p2             |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln99_fu_439_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state88                  |        or|   0|  0|   2|           1|           1|
    |cols_fu_254_p2                    |       shl|   0|  0|  96|           1|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 448|         351|         264|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  463|         89|    1|         89|
    |ap_done                  |    9|          2|    1|          2|
    |beta5_blk_n              |    9|          2|    1|          2|
    |beta_ram_address0        |   20|          4|    9|         36|
    |beta_ram_ce0             |   20|          4|    1|          4|
    |beta_ram_d0              |   14|          3|  256|        768|
    |beta_ram_we0             |   14|          3|   32|         96|
    |gamma4_blk_n             |    9|          2|    1|          2|
    |gamma_ram_address0       |   20|          4|    9|         36|
    |gamma_ram_ce0            |   20|          4|    1|          4|
    |gamma_ram_d0             |   14|          3|  256|        768|
    |gamma_ram_we0            |   14|          3|   32|         96|
    |i46_reg_188              |    9|          2|   32|         64|
    |j_reg_199                |    9|          2|   27|         54|
    |ln_paras_blk_n_AR        |    9|          2|    1|          2|
    |m_axi_ln_paras_ARADDR    |   37|          7|   64|        448|
    |m_axi_ln_paras_ARBURST   |   26|          5|    2|         10|
    |m_axi_ln_paras_ARCACHE   |   26|          5|    4|         20|
    |m_axi_ln_paras_ARID      |   26|          5|    1|          5|
    |m_axi_ln_paras_ARLEN     |   37|          7|   32|        224|
    |m_axi_ln_paras_ARLOCK    |   26|          5|    2|         10|
    |m_axi_ln_paras_ARPROT    |   26|          5|    3|         15|
    |m_axi_ln_paras_ARQOS     |   26|          5|    4|         20|
    |m_axi_ln_paras_ARREGION  |   26|          5|    4|         20|
    |m_axi_ln_paras_ARSIZE    |   26|          5|    3|         15|
    |m_axi_ln_paras_ARUSER    |   26|          5|    1|          5|
    |m_axi_ln_paras_ARVALID   |   31|          6|    1|          6|
    |m_axi_ln_paras_RREADY    |   26|          5|    1|          5|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1018|        199|  782|       2826|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln102_reg_569                                                                             |  27|   0|   27|          0|
    |add_ln96_reg_459                                                                              |  64|   0|   64|          0|
    |add_ln97_reg_535                                                                              |  64|   0|   64|          0|
    |ap_CS_fsm                                                                                     |  88|   0|   88|          0|
    |ap_done_reg                                                                                   |   1|   0|    1|          0|
    |cols_reg_448                                                                                  |  32|   0|   32|          0|
    |empty_259_reg_551                                                                             |   5|   0|    5|          0|
    |empty_260_reg_526                                                                             |   1|   0|    1|          0|
    |empty_261_reg_530                                                                             |   5|   0|    5|          0|
    |grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210_ap_start_reg  |   1|   0|    1|          0|
    |grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219_ap_start_reg  |   1|   0|    1|          0|
    |grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232_ap_start_reg  |   1|   0|    1|          0|
    |grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |i46_reg_188                                                                                   |  32|   0|   32|          0|
    |i_reg_560                                                                                     |  32|   0|   32|          0|
    |icmp_ln96_reg_481                                                                             |   1|   0|    1|          0|
    |icmp_ln99_1_reg_556                                                                           |   1|   0|    1|          0|
    |j_reg_199                                                                                     |  27|   0|   27|          0|
    |lshr_ln_reg_473                                                                               |  27|   0|   27|          0|
    |p_cast9_reg_541                                                                               |  59|   0|   59|          0|
    |p_cast_reg_516                                                                                |  59|   0|   59|          0|
    |sub_ln96_reg_502                                                                              |  33|   0|   33|          0|
    |trunc_ln96_1_reg_465                                                                          |   5|   0|    5|          0|
    |trunc_ln96_2_reg_510                                                                          |  14|   0|   14|          0|
    |trunc_ln96_reg_453                                                                            |   5|   0|    5|          0|
    |zext_ln96_3_reg_496                                                                           |  27|   0|   32|          5|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         | 613|   0|  618|          5|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>|  return value|
|cols_log                 |   in|   32|     ap_none|                                                       cols_log|        scalar|
|rows                     |   in|   32|     ap_none|                                                           rows|        scalar|
|gamma_addr               |   in|   32|     ap_none|                                                     gamma_addr|        scalar|
|beta_addr                |   in|   32|     ap_none|                                                      beta_addr|        scalar|
|m_axi_ln_paras_AWVALID   |  out|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_AWREADY   |   in|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_AWADDR    |  out|   64|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_AWID      |  out|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_AWLEN     |  out|   32|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_AWSIZE    |  out|    3|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_AWBURST   |  out|    2|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_AWLOCK    |  out|    2|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_AWCACHE   |  out|    4|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_AWPROT    |  out|    3|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_AWQOS     |  out|    4|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_AWREGION  |  out|    4|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_AWUSER    |  out|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_WVALID    |  out|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_WREADY    |   in|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_WDATA     |  out|  256|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_WSTRB     |  out|   32|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_WLAST     |  out|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_WID       |  out|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_WUSER     |  out|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_ARVALID   |  out|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_ARREADY   |   in|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_ARADDR    |  out|   64|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_ARID      |  out|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_ARLEN     |  out|   32|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_ARSIZE    |  out|    3|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_ARBURST   |  out|    2|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_ARLOCK    |  out|    2|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_ARCACHE   |  out|    4|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_ARPROT    |  out|    3|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_ARQOS     |  out|    4|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_ARREGION  |  out|    4|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_ARUSER    |  out|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_RVALID    |   in|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_RREADY    |  out|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_RDATA     |   in|  256|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_RLAST     |   in|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_RID       |   in|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_RFIFONUM  |   in|   13|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_RUSER     |   in|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_RRESP     |   in|    2|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_BVALID    |   in|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_BREADY    |  out|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_BRESP     |   in|    2|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_BID       |   in|    1|       m_axi|                                                       ln_paras|       pointer|
|m_axi_ln_paras_BUSER     |   in|    1|       m_axi|                                                       ln_paras|       pointer|
|inputs                   |   in|   64|     ap_none|                                                         inputs|        scalar|
|gamma4_din               |  out|  256|     ap_fifo|                                                         gamma4|       pointer|
|gamma4_num_data_valid    |   in|    5|     ap_fifo|                                                         gamma4|       pointer|
|gamma4_fifo_cap          |   in|    5|     ap_fifo|                                                         gamma4|       pointer|
|gamma4_full_n            |   in|    1|     ap_fifo|                                                         gamma4|       pointer|
|gamma4_write             |  out|    1|     ap_fifo|                                                         gamma4|       pointer|
|beta5_din                |  out|  256|     ap_fifo|                                                          beta5|       pointer|
|beta5_num_data_valid     |   in|    5|     ap_fifo|                                                          beta5|       pointer|
|beta5_fifo_cap           |   in|    5|     ap_fifo|                                                          beta5|       pointer|
|beta5_full_n             |   in|    1|     ap_fifo|                                                          beta5|       pointer|
|beta5_write              |  out|    1|     ap_fifo|                                                          beta5|       pointer|
+-------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 41 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 43 
42 --> 43 
43 --> 44 83 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 85 
84 --> 85 
85 --> 87 86 
86 --> 87 
87 --> 88 86 
88 --> 87 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%inputs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputs"   --->   Operation 89 'read' 'inputs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%gamma_addr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %gamma_addr"   --->   Operation 90 'read' 'gamma_addr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%cols_log_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_log"   --->   Operation 91 'read' 'cols_log_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.23ns)   --->   "%gamma_ram = alloca i64 1"   --->   Operation 92 'alloca' 'gamma_ram' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 93 [1/1] (1.23ns)   --->   "%beta_ram = alloca i64 1"   --->   Operation 93 'alloca' 'beta_ram' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 94 [1/1] (1.38ns)   --->   "%cols = shl i32 1, i32 %cols_log_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:88]   --->   Operation 94 'shl' 'cols' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %gamma_addr_read, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 95 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %tmp_2, i5 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 96 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i32 %and_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 97 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i64 %inputs_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 98 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.08ns)   --->   "%add_ln96 = add i64 %zext_ln96, i64 %inputs_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 99 'add' 'add_ln96' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i32 %cols" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 100 'trunc' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %cols, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 101 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.02ns)   --->   "%icmp_ln96 = icmp_ne  i27 %lshr_ln, i27 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 102 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %beta5, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gamma4, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ln_paras, void @empty_22, i32 0, i32 0, void @empty_13, i32 32, i32 8, void @empty_32, void @empty_33, void @empty_13, i32 64, i32 1, i32 64, i32 64, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%beta_addr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %beta_addr"   --->   Operation 106 'read' 'beta_addr_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 107 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %gamma_ram"   --->   Operation 108 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %beta_ram"   --->   Operation 109 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln93 = specmemcore void @_ssdm_op_SpecMemCore, i256 %gamma_ram, i64 666, i64 18, i64 18446744073709551615" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:93]   --->   Operation 110 'specmemcore' 'specmemcore_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln94 = specmemcore void @_ssdm_op_SpecMemCore, i256 %beta_ram, i64 666, i64 18, i64 18446744073709551615" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:94]   --->   Operation 111 'specmemcore' 'specmemcore_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i32 %cols" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 112 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i27 %lshr_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 113 'zext' 'zext_ln96_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i5 %trunc_ln96_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 114 'zext' 'zext_ln96_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.01ns)   --->   "%sub_ln96 = sub i33 %zext_ln96_1, i33 %zext_ln96_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 115 'sub' 'sub_ln96' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = trunc i33 %sub_ln96" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 116 'trunc' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %loop-memcpy-residual-header6, void %loop-memcpy-expansion3.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 117 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_cast = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln96, i32 5, i32 63" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 118 'partselect' 'p_cast' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i59 %p_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 119 'sext' 'p_cast_cast' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%ln_paras_addr = getelementptr i256 %ln_paras, i64 %p_cast_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 120 'getelementptr' 'ln_paras_addr' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 121 [38/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 121 'readreq' 'empty' <Predicate = (icmp_ln96)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 122 [37/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 123 [36/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 124 [35/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 124 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 125 [34/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 125 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 126 [33/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 126 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 127 [32/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 127 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 128 [31/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 128 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 129 [30/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 129 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 130 [29/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 130 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 131 [28/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 131 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 132 [27/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 132 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 133 [26/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 133 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 134 [25/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 135 [24/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 136 [23/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 137 [22/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 138 [21/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 139 [20/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 140 [19/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 141 [18/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 142 [17/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 142 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 143 [16/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 143 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 144 [15/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 144 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 145 [14/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 145 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 146 [13/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 146 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 147 [12/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 147 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 148 [11/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 149 [10/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 150 [9/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 151 [8/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 152 [7/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 153 [6/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 154 [5/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 155 [4/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 156 [3/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 156 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 157 [2/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 157 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 158 [1/38] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 158 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 159 [2/2] (7.30ns)   --->   "%call_ln96 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1, i256 %ln_paras, i59 %p_cast, i256 %gamma_ram, i27 %lshr_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 159 'call' 'call_ln96' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.75>
ST_41 : Operation 160 [1/2] (0.00ns)   --->   "%call_ln96 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1, i256 %ln_paras, i59 %p_cast, i256 %gamma_ram, i27 %lshr_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 160 'call' 'call_ln96' <Predicate = (icmp_ln96)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header6"   --->   Operation 161 'br' 'br_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_41 : Operation 162 [1/1] (0.75ns)   --->   "%empty_260 = icmp_ne  i5 %trunc_ln96_1, i5 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 162 'icmp' 'empty_260' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %empty_260, void %post-loop-memcpy-expansion2, void %loop-memcpy-residual5.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 163 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 2.10>
ST_42 : Operation 164 [1/1] (0.00ns)   --->   "%empty_261 = trunc i33 %sub_ln96" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 164 'trunc' 'empty_261' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 165 [2/2] (2.10ns)   --->   "%call_ln96 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2, i14 %trunc_ln96_2, i33 %sub_ln96, i64 %add_ln96, i256 %ln_paras, i5 %empty_261, i5 %trunc_ln96, i256 %gamma_ram, i5 %trunc_ln96_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 165 'call' 'call_ln96' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 1.08>
ST_43 : Operation 166 [1/2] (0.00ns)   --->   "%call_ln96 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2, i14 %trunc_ln96_2, i33 %sub_ln96, i64 %add_ln96, i256 %ln_paras, i5 %empty_261, i5 %trunc_ln96, i256 %gamma_ram, i5 %trunc_ln96_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 166 'call' 'call_ln96' <Predicate = (empty_260)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion2"   --->   Operation 167 'br' 'br_ln0' <Predicate = (empty_260)> <Delay = 0.00>
ST_43 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %beta_addr_read, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 168 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 169 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %tmp_6, i5 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 169 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i32 %and_ln1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 170 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 171 [1/1] (1.08ns)   --->   "%add_ln97 = add i64 %zext_ln97, i64 %inputs_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 171 'add' 'add_ln97' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln96, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 172 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 173 [1/1] (0.00ns)   --->   "%p_cast9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln97, i32 5, i32 63" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 173 'partselect' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 174 [1/1] (0.00ns)   --->   "%p_cast9_cast = sext i59 %p_cast9" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 174 'sext' 'p_cast9_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 175 [1/1] (0.00ns)   --->   "%ln_paras_addr_1 = getelementptr i256 %ln_paras, i64 %p_cast9_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 175 'getelementptr' 'ln_paras_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 176 [38/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 176 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 177 [37/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 177 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 178 [36/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 178 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 179 [35/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 179 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 180 [34/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 180 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 181 [33/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 181 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 182 [32/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 182 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 183 [31/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 183 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 184 [30/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 184 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 185 [29/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 185 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 186 [28/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 186 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 187 [27/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 187 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 188 [26/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 188 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 189 [25/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 189 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 190 [24/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 190 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 191 [23/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 191 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 192 [22/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 192 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 193 [21/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 193 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 194 [20/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 194 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 195 [19/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 195 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 196 [18/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 196 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 197 [17/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 197 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 198 [16/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 198 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 199 [15/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 199 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 200 [14/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 200 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 201 [13/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 201 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 202 [12/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 202 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 203 [11/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 203 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 204 [10/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 204 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 205 [9/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 205 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 206 [8/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 206 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 207 [7/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 207 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 208 [6/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 208 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 209 [5/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 209 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 210 [4/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 210 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 211 [3/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 211 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 212 [2/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 212 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 213 [1/38] (7.30ns)   --->   "%empty_257 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %ln_paras_addr_1, i32 %zext_ln96_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 213 'readreq' 'empty_257' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 214 [2/2] (7.30ns)   --->   "%call_ln97 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3, i256 %ln_paras, i59 %p_cast9, i256 %beta_ram, i27 %lshr_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 214 'call' 'call_ln97' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 82> <Delay = 0.00>
ST_83 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln97 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3, i256 %ln_paras, i59 %p_cast9, i256 %beta_ram, i27 %lshr_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97]   --->   Operation 215 'call' 'call_ln97' <Predicate = (icmp_ln96)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header"   --->   Operation 216 'br' 'br_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_83 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %empty_260, void %VITIS_LOOP_99_1, void %loop-memcpy-residual.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 217 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 84 <SV = 83> <Delay = 2.10>
ST_84 : Operation 218 [1/1] (0.00ns)   --->   "%empty_259 = trunc i33 %sub_ln96" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 218 'trunc' 'empty_259' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 219 [2/2] (2.10ns)   --->   "%call_ln96 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4, i14 %trunc_ln96_2, i33 %sub_ln96, i64 %add_ln97, i256 %ln_paras, i5 %empty_259, i5 %trunc_ln96, i256 %beta_ram, i5 %trunc_ln96_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 219 'call' 'call_ln96' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 84> <Delay = 0.99>
ST_85 : Operation 220 [1/2] (0.00ns)   --->   "%call_ln96 = call void @(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4, i14 %trunc_ln96_2, i33 %sub_ln96, i64 %add_ln97, i256 %ln_paras, i5 %empty_259, i5 %trunc_ln96, i256 %beta_ram, i5 %trunc_ln96_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96]   --->   Operation 220 'call' 'call_ln96' <Predicate = (empty_260)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_99_1"   --->   Operation 221 'br' 'br_ln0' <Predicate = (empty_260)> <Delay = 0.00>
ST_85 : Operation 222 [1/1] (0.99ns)   --->   "%icmp_ln99_1 = icmp_eq  i32 %rows_read, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:99]   --->   Operation 222 'icmp' 'icmp_ln99_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99_1, void %VITIS_LOOP_102_2.preheader, void %for.end28" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:99]   --->   Operation 223 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 224 [1/1] (0.42ns)   --->   "%br_ln99 = br void %VITIS_LOOP_102_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:99]   --->   Operation 224 'br' 'br_ln99' <Predicate = (!icmp_ln99_1)> <Delay = 0.42>

State 86 <SV = 85> <Delay = 1.01>
ST_86 : Operation 225 [1/1] (0.00ns)   --->   "%i46 = phi i32 %i, void %for.inc26.loopexit, i32 0, void %VITIS_LOOP_102_2.preheader"   --->   Operation 225 'phi' 'i46' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 226 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:101]   --->   Operation 226 'specpipeline' 'specpipeline_ln101' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102]   --->   Operation 227 'specloopname' 'specloopname_ln102' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 228 [1/1] (0.00ns)   --->   "%empty_258 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 228 'speclooptripcount' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 229 [1/1] (1.01ns)   --->   "%i = add i32 %i46, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:99]   --->   Operation 229 'add' 'i' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 230 [1/1] (0.42ns)   --->   "%br_ln102 = br void %for.inc" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102]   --->   Operation 230 'br' 'br_ln102' <Predicate = true> <Delay = 0.42>

State 87 <SV = 86> <Delay = 1.23>
ST_87 : Operation 231 [1/1] (0.00ns)   --->   "%j = phi i27 %add_ln102, void %for.inc.split, i27 0, void %VITIS_LOOP_102_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102]   --->   Operation 231 'phi' 'j' <Predicate = (!icmp_ln99_1)> <Delay = 0.00>
ST_87 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i27 %j" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102]   --->   Operation 232 'zext' 'zext_ln102' <Predicate = (!icmp_ln99_1)> <Delay = 0.00>
ST_87 : Operation 233 [1/1] (1.02ns)   --->   "%icmp_ln102 = icmp_eq  i27 %j, i27 %lshr_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102]   --->   Operation 233 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln99_1)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 234 [1/1] (0.96ns)   --->   "%add_ln102 = add i27 %j, i27 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102]   --->   Operation 234 'add' 'add_ln102' <Predicate = (!icmp_ln99_1)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %for.inc.split, void %for.inc26.loopexit" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102]   --->   Operation 235 'br' 'br_ln102' <Predicate = (!icmp_ln99_1)> <Delay = 0.00>
ST_87 : Operation 236 [1/1] (0.00ns)   --->   "%gamma_ram_addr = getelementptr i256 %gamma_ram, i64 0, i64 %zext_ln102" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:105]   --->   Operation 236 'getelementptr' 'gamma_ram_addr' <Predicate = (!icmp_ln99_1 & !icmp_ln102)> <Delay = 0.00>
ST_87 : Operation 237 [2/2] (1.23ns)   --->   "%gamma_ram_load = load i9 %gamma_ram_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:105]   --->   Operation 237 'load' 'gamma_ram_load' <Predicate = (!icmp_ln99_1 & !icmp_ln102)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_87 : Operation 238 [1/1] (0.00ns)   --->   "%beta_ram_addr = getelementptr i256 %beta_ram, i64 0, i64 %zext_ln102" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:106]   --->   Operation 238 'getelementptr' 'beta_ram_addr' <Predicate = (!icmp_ln99_1 & !icmp_ln102)> <Delay = 0.00>
ST_87 : Operation 239 [2/2] (1.23ns)   --->   "%beta_ram_load = load i9 %beta_ram_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:106]   --->   Operation 239 'load' 'beta_ram_load' <Predicate = (!icmp_ln99_1 & !icmp_ln102)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_87 : Operation 240 [1/1] (0.99ns)   --->   "%icmp_ln99 = icmp_eq  i32 %i, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:99]   --->   Operation 240 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln99_1 & icmp_ln102)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %VITIS_LOOP_102_2, void %for.end28.loopexit" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:99]   --->   Operation 241 'br' 'br_ln99' <Predicate = (!icmp_ln99_1 & icmp_ln102)> <Delay = 0.00>
ST_87 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end28"   --->   Operation 242 'br' 'br_ln0' <Predicate = (!icmp_ln99_1 & icmp_ln102 & icmp_ln99)> <Delay = 0.00>
ST_87 : Operation 243 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:109]   --->   Operation 243 'ret' 'ret_ln109' <Predicate = (icmp_ln102 & icmp_ln99) | (icmp_ln99_1)> <Delay = 0.00>

State 88 <SV = 87> <Delay = 2.85>
ST_88 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102]   --->   Operation 244 'specloopname' 'specloopname_ln102' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 245 [1/2] (1.23ns)   --->   "%gamma_ram_load = load i9 %gamma_ram_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:105]   --->   Operation 245 'load' 'gamma_ram_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_88 : Operation 246 [1/1] (1.62ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %gamma4, i256 %gamma_ram_load" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:105]   --->   Operation 246 'write' 'write_ln105' <Predicate = true> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_88 : Operation 247 [1/2] (1.23ns)   --->   "%beta_ram_load = load i9 %beta_ram_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:106]   --->   Operation 247 'load' 'beta_ram_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_88 : Operation 248 [1/1] (1.62ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %beta5, i256 %beta_ram_load" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:106]   --->   Operation 248 'write' 'write_ln106' <Predicate = true> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_88 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102]   --->   Operation 249 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols_log]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gamma_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ln_paras]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gamma4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inputs_read                (read                  ) [ 00111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
gamma_addr_read            (read                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cols_log_read              (read                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gamma_ram                  (alloca                ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
beta_ram                   (alloca                ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
cols                       (shl                   ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                      (partselect            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln                     (bitconcatenate        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln96                  (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln96                 (trunc                 ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
add_ln96                   (add                   ) [ 00111111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
trunc_ln96_1               (trunc                 ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
lshr_ln                    (partselect            ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln96                  (icmp                  ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111100000]
specinterface_ln0          (specinterface         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
beta_addr_read             (read                  ) [ 00011111111111111111111111111111111111111111000000000000000000000000000000000000000000000]
rows_read                  (read                  ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln93           (specmemcore           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln94           (specmemcore           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln96_1                (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln96_3                (zext                  ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111110000000]
zext_ln96_2                (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln96                   (sub                   ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
trunc_ln96_2               (trunc                 ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111000]
br_ln96                    (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast                     (partselect            ) [ 00011111111111111111111111111111111111111100000000000000000000000000000000000000000000000]
p_cast_cast                (sext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ln_paras_addr              (getelementptr         ) [ 00011111111111111111111111111111111111110000000000000000000000000000000000000000000000000]
empty                      (readreq               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln96                  (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_260                  (icmp                  ) [ 00000000000000000000000000000000000000000111111111111111111111111111111111111111111111000]
br_ln96                    (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_261                  (trunc                 ) [ 00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
call_ln96                  (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                      (partselect            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln1                    (bitconcatenate        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln97                  (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln97                   (add                   ) [ 00000000000000000000000000000000000000000000111111111111111111111111111111111111111111000]
br_ln97                    (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast9                    (partselect            ) [ 00000000000000000000000000000000000000000000011111111111111111111111111111111111111100000]
p_cast9_cast               (sext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ln_paras_addr_1            (getelementptr         ) [ 00000000000000000000000000000000000000000000011111111111111111111111111111111111110000000]
empty_257                  (readreq               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln97                  (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln96                    (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_259                  (trunc                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
call_ln96                  (call                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln99_1                (icmp                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
br_ln99                    (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln99                    (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
i46                        (phi                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
specpipeline_ln101         (specpipeline          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln102         (specloopname          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_258                  (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                          (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
br_ln102                   (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000111]
j                          (phi                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
zext_ln102                 (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln102                 (icmp                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000111]
add_ln102                  (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000111]
br_ln102                   (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gamma_ram_addr             (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
beta_ram_addr              (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
icmp_ln99                  (icmp                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000111]
br_ln99                    (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
br_ln0                     (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln109                  (ret                   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln102         (specloopname          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gamma_ram_load             (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln105                (write                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
beta_ram_load              (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln106                (write                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln102                   (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols_log">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_log"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gamma_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="beta_addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ln_paras">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln_paras"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inputs">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gamma4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="beta5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i27.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="gamma_ram_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gamma_ram/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="beta_ram_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_ram/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="inputs_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="gamma_addr_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gamma_addr_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="cols_log_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_log_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="beta_addr_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="41"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_addr_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="rows_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="83"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_readreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="256" slack="0"/>
<pin id="139" dir="0" index="2" bw="27" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_readreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="256" slack="0"/>
<pin id="145" dir="0" index="2" bw="27" slack="42"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_257/44 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln105_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="256" slack="0"/>
<pin id="151" dir="0" index="2" bw="256" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/88 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln106_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="256" slack="0"/>
<pin id="158" dir="0" index="2" bw="256" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/88 "/>
</bind>
</comp>

<comp id="162" class="1004" name="gamma_ram_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="27" slack="0"/>
<pin id="166" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gamma_ram_addr/87 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gamma_ram_load/87 "/>
</bind>
</comp>

<comp id="175" class="1004" name="beta_ram_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="27" slack="0"/>
<pin id="179" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="beta_ram_addr/87 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="beta_ram_load/87 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i46_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i46 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="i46_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i46/86 "/>
</bind>
</comp>

<comp id="199" class="1005" name="j_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="27" slack="1"/>
<pin id="201" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="27" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/87 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="256" slack="0"/>
<pin id="213" dir="0" index="2" bw="59" slack="38"/>
<pin id="214" dir="0" index="3" bw="256" slack="2147483647"/>
<pin id="215" dir="0" index="4" bw="27" slack="39"/>
<pin id="216" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln96/40 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="14" slack="40"/>
<pin id="222" dir="0" index="2" bw="33" slack="40"/>
<pin id="223" dir="0" index="3" bw="64" slack="41"/>
<pin id="224" dir="0" index="4" bw="256" slack="0"/>
<pin id="225" dir="0" index="5" bw="5" slack="0"/>
<pin id="226" dir="0" index="6" bw="5" slack="41"/>
<pin id="227" dir="0" index="7" bw="256" slack="2147483647"/>
<pin id="228" dir="0" index="8" bw="5" slack="41"/>
<pin id="229" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln96/42 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="256" slack="0"/>
<pin id="235" dir="0" index="2" bw="59" slack="38"/>
<pin id="236" dir="0" index="3" bw="256" slack="2147483647"/>
<pin id="237" dir="0" index="4" bw="27" slack="81"/>
<pin id="238" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln97/82 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="14" slack="82"/>
<pin id="244" dir="0" index="2" bw="33" slack="82"/>
<pin id="245" dir="0" index="3" bw="64" slack="41"/>
<pin id="246" dir="0" index="4" bw="256" slack="0"/>
<pin id="247" dir="0" index="5" bw="5" slack="0"/>
<pin id="248" dir="0" index="6" bw="5" slack="83"/>
<pin id="249" dir="0" index="7" bw="256" slack="2147483647"/>
<pin id="250" dir="0" index="8" bw="5" slack="83"/>
<pin id="251" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln96/84 "/>
</bind>
</comp>

<comp id="254" class="1004" name="cols_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="27" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="0" index="3" bw="6" slack="0"/>
<pin id="265" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="and_ln_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="27" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln96_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln96_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="1" index="1" bw="5" slack="41"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln96_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln96_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="lshr_ln_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="27" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln96_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="27" slack="0"/>
<pin id="308" dir="0" index="1" bw="27" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln96_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln96_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="27" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_3/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln96_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="1"/>
<pin id="321" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_2/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sub_ln96_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln96/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln96_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="33" slack="0"/>
<pin id="330" dir="1" index="1" bw="14" slack="40"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_2/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="59" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="1"/>
<pin id="335" dir="0" index="2" bw="4" slack="0"/>
<pin id="336" dir="0" index="3" bw="7" slack="0"/>
<pin id="337" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_cast_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="59" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="ln_paras_addr_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="0"/>
<pin id="348" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ln_paras_addr/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="empty_260_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="40"/>
<pin id="354" dir="0" index="1" bw="5" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_260/41 "/>
</bind>
</comp>

<comp id="357" class="1004" name="empty_261_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="33" slack="40"/>
<pin id="359" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_261/42 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_6_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="27" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="41"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="0" index="3" bw="6" slack="0"/>
<pin id="366" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/43 "/>
</bind>
</comp>

<comp id="370" class="1004" name="and_ln1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="27" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/43 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln97_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/43 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln97_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="42"/>
<pin id="385" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/43 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_cast9_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="59" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="1"/>
<pin id="390" dir="0" index="2" bw="4" slack="0"/>
<pin id="391" dir="0" index="3" bw="7" slack="0"/>
<pin id="392" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast9/44 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_cast9_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="59" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast9_cast/44 "/>
</bind>
</comp>

<comp id="400" class="1004" name="ln_paras_addr_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ln_paras_addr_1/44 "/>
</bind>
</comp>

<comp id="407" class="1004" name="empty_259_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="33" slack="82"/>
<pin id="409" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_259/84 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln99_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="83"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99_1/85 "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/86 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln102_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="27" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/87 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln102_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="27" slack="0"/>
<pin id="430" dir="0" index="1" bw="27" slack="86"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/87 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln102_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="27" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/87 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln99_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="0" index="1" bw="32" slack="85"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/87 "/>
</bind>
</comp>

<comp id="443" class="1005" name="inputs_read_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="42"/>
<pin id="445" dir="1" index="1" bw="64" slack="42"/>
</pin_list>
<bind>
<opset="inputs_read "/>
</bind>
</comp>

<comp id="448" class="1005" name="cols_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="453" class="1005" name="trunc_ln96_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="41"/>
<pin id="455" dir="1" index="1" bw="5" slack="41"/>
</pin_list>
<bind>
<opset="trunc_ln96 "/>
</bind>
</comp>

<comp id="459" class="1005" name="add_ln96_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="465" class="1005" name="trunc_ln96_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="1"/>
<pin id="467" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln96_1 "/>
</bind>
</comp>

<comp id="473" class="1005" name="lshr_ln_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="27" slack="1"/>
<pin id="475" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="481" class="1005" name="icmp_ln96_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="485" class="1005" name="beta_addr_read_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="41"/>
<pin id="487" dir="1" index="1" bw="32" slack="41"/>
</pin_list>
<bind>
<opset="beta_addr_read "/>
</bind>
</comp>

<comp id="490" class="1005" name="rows_read_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="83"/>
<pin id="492" dir="1" index="1" bw="32" slack="83"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="496" class="1005" name="zext_ln96_3_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96_3 "/>
</bind>
</comp>

<comp id="502" class="1005" name="sub_ln96_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="33" slack="40"/>
<pin id="504" dir="1" index="1" bw="33" slack="40"/>
</pin_list>
<bind>
<opset="sub_ln96 "/>
</bind>
</comp>

<comp id="510" class="1005" name="trunc_ln96_2_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="14" slack="40"/>
<pin id="512" dir="1" index="1" bw="14" slack="40"/>
</pin_list>
<bind>
<opset="trunc_ln96_2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="p_cast_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="59" slack="38"/>
<pin id="518" dir="1" index="1" bw="59" slack="38"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="521" class="1005" name="ln_paras_addr_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="256" slack="1"/>
<pin id="523" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="ln_paras_addr "/>
</bind>
</comp>

<comp id="526" class="1005" name="empty_260_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="2"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_260 "/>
</bind>
</comp>

<comp id="530" class="1005" name="empty_261_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="1"/>
<pin id="532" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_261 "/>
</bind>
</comp>

<comp id="535" class="1005" name="add_ln97_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="541" class="1005" name="p_cast9_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="59" slack="38"/>
<pin id="543" dir="1" index="1" bw="59" slack="38"/>
</pin_list>
<bind>
<opset="p_cast9 "/>
</bind>
</comp>

<comp id="546" class="1005" name="ln_paras_addr_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="256" slack="1"/>
<pin id="548" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="ln_paras_addr_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="empty_259_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="1"/>
<pin id="553" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_259 "/>
</bind>
</comp>

<comp id="556" class="1005" name="icmp_ln99_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="2"/>
<pin id="558" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln99_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="i_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="569" class="1005" name="add_ln102_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="27" slack="0"/>
<pin id="571" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="add_ln102 "/>
</bind>
</comp>

<comp id="574" class="1005" name="gamma_ram_addr_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="9" slack="1"/>
<pin id="576" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="gamma_ram_addr "/>
</bind>
</comp>

<comp id="579" class="1005" name="beta_ram_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="1"/>
<pin id="581" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="beta_ram_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="72" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="72" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="96" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="96" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="90" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="168" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="90" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="181" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="217"><net_src comp="74" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="230"><net_src comp="76" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="219" pin=4"/></net>

<net id="239"><net_src comp="78" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="8" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="252"><net_src comp="80" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="8" pin="0"/><net_sink comp="241" pin=4"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="118" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="112" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="260" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="106" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="278" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="106" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="254" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="254" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="310"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="326"><net_src comp="312" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="26" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="344"><net_src comp="332" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="8" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="345" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="356"><net_src comp="32" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="357" pin="1"/><net_sink comp="219" pin=5"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="26" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="369"><net_src comp="28" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="375"><net_src comp="30" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="361" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="32" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="68" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="26" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="395"><net_src comp="70" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="399"><net_src comp="387" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="8" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="400" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="410"><net_src comp="407" pin="1"/><net_sink comp="241" pin=5"/></net>

<net id="415"><net_src comp="40" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="192" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="22" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="203" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="432"><net_src comp="203" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="203" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="92" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="446"><net_src comp="106" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="451"><net_src comp="254" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="456"><net_src comp="282" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="219" pin=6"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="241" pin=6"/></net>

<net id="462"><net_src comp="286" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="219" pin=3"/></net>

<net id="468"><net_src comp="292" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="219" pin=8"/></net>

<net id="472"><net_src comp="465" pin="1"/><net_sink comp="241" pin=8"/></net>

<net id="476"><net_src comp="296" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="232" pin=4"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="484"><net_src comp="306" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="124" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="493"><net_src comp="130" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="499"><net_src comp="315" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="505"><net_src comp="322" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="513"><net_src comp="328" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="519"><net_src comp="332" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="524"><net_src comp="345" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="529"><net_src comp="352" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="357" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="219" pin=5"/></net>

<net id="538"><net_src comp="382" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="544"><net_src comp="387" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="549"><net_src comp="400" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="554"><net_src comp="407" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="241" pin=5"/></net>

<net id="559"><net_src comp="411" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="416" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="572"><net_src comp="433" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="577"><net_src comp="162" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="582"><net_src comp="175" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="181" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ln_paras | {}
	Port: gamma4 | {88 }
	Port: beta5 | {88 }
 - Input state : 
	Port: (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> : cols_log | {1 }
	Port: (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> : rows | {2 }
	Port: (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> : gamma_addr | {1 }
	Port: (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> : beta_addr | {2 }
	Port: (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> : ln_paras | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 }
	Port: (anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u> : inputs | {1 }
  - Chain level:
	State 1
		and_ln : 1
		zext_ln96 : 2
		add_ln96 : 3
		trunc_ln96_1 : 1
		lshr_ln : 1
		icmp_ln96 : 2
	State 2
		sub_ln96 : 1
		trunc_ln96_2 : 2
		p_cast_cast : 1
		ln_paras_addr : 2
		empty : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		br_ln96 : 1
	State 42
		call_ln96 : 1
	State 43
		and_ln1 : 1
		zext_ln97 : 2
		add_ln97 : 3
	State 44
		p_cast9_cast : 1
		ln_paras_addr_1 : 2
		empty_257 : 3
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
		call_ln96 : 1
	State 85
		br_ln99 : 1
	State 86
		i : 1
	State 87
		zext_ln102 : 1
		icmp_ln102 : 1
		add_ln102 : 1
		br_ln102 : 2
		gamma_ram_addr : 2
		gamma_ram_load : 3
		beta_ram_addr : 2
		beta_ram_load : 3
		br_ln99 : 1
	State 88
		write_ln105 : 1
		write_ln106 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          | grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210 |    0    |   311   |    51   |
|   call   | grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219 |  0.427  |   606   |   1163  |
|          | grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232 |    0    |   311   |    51   |
|          | grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241 |  0.427  |   606   |   1163  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 add_ln96_fu_286                                 |    0    |    0    |    71   |
|    add   |                                 add_ln97_fu_382                                 |    0    |    0    |    71   |
|          |                                     i_fu_416                                    |    0    |    0    |    39   |
|          |                                 add_ln102_fu_433                                |    0    |    0    |    34   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|    shl   |                                   cols_fu_254                                   |    0    |    0    |    96   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 icmp_ln96_fu_306                                |    0    |    0    |    17   |
|          |                                 empty_260_fu_352                                |    0    |    0    |    9    |
|   icmp   |                                icmp_ln99_1_fu_411                               |    0    |    0    |    20   |
|          |                                icmp_ln102_fu_428                                |    0    |    0    |    17   |
|          |                                 icmp_ln99_fu_439                                |    0    |    0    |    20   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|    sub   |                                 sub_ln96_fu_322                                 |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                             inputs_read_read_fu_106                             |    0    |    0    |    0    |
|          |                           gamma_addr_read_read_fu_112                           |    0    |    0    |    0    |
|   read   |                            cols_log_read_read_fu_118                            |    0    |    0    |    0    |
|          |                            beta_addr_read_read_fu_124                           |    0    |    0    |    0    |
|          |                              rows_read_read_fu_130                              |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|  readreq |                                grp_readreq_fu_136                               |    0    |    0    |    0    |
|          |                                grp_readreq_fu_142                               |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                             write_ln105_write_fu_148                            |    0    |    0    |    0    |
|          |                             write_ln106_write_fu_155                            |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                   tmp_2_fu_260                                  |    0    |    0    |    0    |
|          |                                  lshr_ln_fu_296                                 |    0    |    0    |    0    |
|partselect|                                  p_cast_fu_332                                  |    0    |    0    |    0    |
|          |                                   tmp_6_fu_361                                  |    0    |    0    |    0    |
|          |                                  p_cast9_fu_387                                 |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                  and_ln_fu_270                                  |    0    |    0    |    0    |
|          |                                  and_ln1_fu_370                                 |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 zext_ln96_fu_278                                |    0    |    0    |    0    |
|          |                                zext_ln96_1_fu_312                               |    0    |    0    |    0    |
|   zext   |                                zext_ln96_3_fu_315                               |    0    |    0    |    0    |
|          |                                zext_ln96_2_fu_319                               |    0    |    0    |    0    |
|          |                                 zext_ln97_fu_378                                |    0    |    0    |    0    |
|          |                                zext_ln102_fu_422                                |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                trunc_ln96_fu_282                                |    0    |    0    |    0    |
|          |                               trunc_ln96_1_fu_292                               |    0    |    0    |    0    |
|   trunc  |                               trunc_ln96_2_fu_328                               |    0    |    0    |    0    |
|          |                                 empty_261_fu_357                                |    0    |    0    |    0    |
|          |                                 empty_259_fu_407                                |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   sext   |                                p_cast_cast_fu_341                               |    0    |    0    |    0    |
|          |                               p_cast9_cast_fu_396                               |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                 |  0.854  |   1834  |   2861  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
| beta_ram|    8   |    0   |    0   |
|gamma_ram|    8   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |   16   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln102_reg_569   |   27   |
|    add_ln96_reg_459   |   64   |
|    add_ln97_reg_535   |   64   |
| beta_addr_read_reg_485|   32   |
| beta_ram_addr_reg_579 |    9   |
|      cols_reg_448     |   32   |
|   empty_259_reg_551   |    5   |
|   empty_260_reg_526   |    1   |
|   empty_261_reg_530   |    5   |
| gamma_ram_addr_reg_574|    9   |
|      i46_reg_188      |   32   |
|       i_reg_560       |   32   |
|   icmp_ln96_reg_481   |    1   |
|  icmp_ln99_1_reg_556  |    1   |
|  inputs_read_reg_443  |   64   |
|       j_reg_199       |   27   |
|ln_paras_addr_1_reg_546|   256  |
| ln_paras_addr_reg_521 |   256  |
|    lshr_ln_reg_473    |   27   |
|    p_cast9_reg_541    |   59   |
|     p_cast_reg_516    |   59   |
|   rows_read_reg_490   |   32   |
|    sub_ln96_reg_502   |   33   |
|  trunc_ln96_1_reg_465 |    5   |
|  trunc_ln96_2_reg_510 |   14   |
|   trunc_ln96_reg_453  |    5   |
|  zext_ln96_3_reg_496  |   32   |
+-----------------------+--------+
|         Total         |  1183  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Comp                                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                grp_readreq_fu_136                               |  p1  |   2  |  256 |   512  ||    9    |
|                                grp_readreq_fu_136                               |  p2  |   2  |  27  |   54   ||    9    |
|                                grp_readreq_fu_142                               |  p1  |   2  |  256 |   512  ||    9    |
|                                grp_access_fu_168                                |  p0  |   2  |   9  |   18   ||    9    |
|                                grp_access_fu_181                                |  p0  |   2  |   9  |   18   ||    9    |
| grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219 |  p5  |   2  |   5  |   10   ||    9    |
| grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241 |  p5  |   2  |   5  |   10   ||    9    |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Total                                      |      |      |      |  1134  ||  2.989  ||    63   |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |  1834  |  2861  |
|   Memory  |   16   |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   63   |
|  Register |    -   |    -   |  1183  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    3   |  3017  |  2924  |
+-----------+--------+--------+--------+--------+
