INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 07:00:11 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 tehb8/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb8/data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.481ns (12.855%)  route 3.261ns (87.145%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 7.084 - 6.000 ) 
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=865, unset)          1.208     1.208    tehb8/clk
    SLICE_X56Y122        FDCE                                         r  tehb8/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y122        FDCE (Prop_fdce_C_Q)         0.223     1.431 r  tehb8/full_reg_reg/Q
                         net (fo=51, routed)          0.662     2.093    tehb8/full_reg
    SLICE_X62Y123        LUT3 (Prop_lut3_I1_O)        0.043     2.136 r  tehb8/data_reg[0]_i_5/O
                         net (fo=1, routed)           0.372     2.508    tehb8/data_reg[0]_i_5_n_0
    SLICE_X62Y123        LUT5 (Prop_lut5_I2_O)        0.043     2.551 f  tehb8/data_reg[0]_i_2__0/O
                         net (fo=12, routed)          0.556     3.108    control_merge2/oehb1/cmpi1_dataOutArray_0
    SLICE_X56Y125        LUT6 (Prop_lut6_I3_O)        0.043     3.151 r  control_merge2/oehb1/reg_value_i_3__1/O
                         net (fo=24, routed)          0.494     3.645    control_merge2/oehb1/reg_value_i_3__1_n_0
    SLICE_X51Y127        LUT5 (Prop_lut5_I2_O)        0.043     3.688 r  control_merge2/oehb1/readyArray[0]_i_3__2/O
                         net (fo=3, routed)           0.283     3.971    fork9/generateBlocks[2].regblock/reg_value_reg_1
    SLICE_X53Y125        LUT3 (Prop_lut3_I1_O)        0.043     4.014 r  fork9/generateBlocks[2].regblock/full_reg_i_4/O
                         net (fo=9, routed)           0.466     4.481    fork9/generateBlocks[3].regblock/data_reg_reg[11]_0
    SLICE_X56Y123        LUT6 (Prop_lut6_I3_O)        0.043     4.524 r  fork9/generateBlocks[3].regblock/data_reg[11]_i_1/O
                         net (fo=12, routed)          0.426     4.950    tehb8/E[0]
    SLICE_X63Y123        FDCE                                         r  tehb8/data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=865, unset)          1.084     7.084    tehb8/clk
    SLICE_X63Y123        FDCE                                         r  tehb8/data_reg_reg[3]/C
                         clock pessimism              0.085     7.169    
                         clock uncertainty           -0.035     7.134    
    SLICE_X63Y123        FDCE (Setup_fdce_C_CE)      -0.201     6.933    tehb8/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -4.950    
  -------------------------------------------------------------------
                         slack                                  1.983    




