// Seed: 3780939854
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  inout id_1;
  reg id_3;
  assign id_2 = id_3;
  assign id_1 = 1;
  integer id_4;
  always @(posedge id_3)
    if (1'h0) id_3 <= id_3;
    else id_2 = id_3 ? id_1 : 1;
  initial begin
    id_3 <= 1;
    @(negedge id_1) id_2 = 1'd0;
  end
  always @((id_3) or posedge 1'h0) begin
    id_4 = 1'h0;
  end
endmodule
