
Loading design for application trce from file buttoninput_impl1.ncd.
Design name: Key_Table
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Wed Nov 18 21:59:30 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o buttonInput_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml buttonInput_impl1.ncd buttonInput_impl1.prf 
Design file:     buttoninput_impl1.ncd
Preference file: buttoninput_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY 12.000000 MHz ;
            2484 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 68.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i0  (from apa +)
   Destination:    FF         Data in        a_to_g_i7  (to apa +)
                   FF                        a_to_g_i6

   Delay:              14.815ns  (32.3% logic, 67.7% route), 10 logic levels.

 Constraint Details:

     14.815ns physical path delay SLICE_66 to SLICE_21 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 68.236ns

 Physical Path Details:

      Data path SLICE_66 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C18B.CLK to     R17C18B.Q0 SLICE_66 (from apa)
ROUTE        14     2.295     R17C18B.Q0 to     R16C20C.C1 key_out_0
CTOF_DEL    ---     0.495     R16C20C.C1 to     R16C20C.F1 SLICE_70
ROUTE         3     0.445     R16C20C.F1 to     R16C20C.C0 n4100
CTOF_DEL    ---     0.495     R16C20C.C0 to     R16C20C.F0 SLICE_70
ROUTE         2     1.088     R16C20C.F0 to     R14C19A.C0 n4083
CTOF_DEL    ---     0.495     R14C19A.C0 to     R14C19A.F0 SLICE_59
ROUTE         2     0.976     R14C19A.F0 to     R14C19C.A1 n4071
CTOF_DEL    ---     0.495     R14C19C.A1 to     R14C19C.F1 SLICE_75
ROUTE         2     0.445     R14C19C.F1 to     R14C19C.C0 n3736
CTOF_DEL    ---     0.495     R14C19C.C0 to     R14C19C.F0 SLICE_75
ROUTE         1     0.766     R14C19C.F0 to     R15C19C.C0 n3486
CTOF_DEL    ---     0.495     R15C19C.C0 to     R15C19C.F0 SLICE_73
ROUTE         1     0.436     R15C19C.F0 to     R15C20A.C0 n4_adj_11
CTOF_DEL    ---     0.495     R15C20A.C0 to     R15C20A.F0 SLICE_72
ROUTE         1     0.656     R15C20A.F0 to     R15C20C.A0 n12
CTOF_DEL    ---     0.495     R15C20C.A0 to     R15C20C.F0 SLICE_71
ROUTE         3     0.993     R15C20C.F0 to     R15C22D.M0 n3755
MTOOFX_DEL  ---     0.376     R15C22D.M0 to   R15C22D.OFX0 i3708/SLICE_37
ROUTE         1     1.927   R15C22D.OFX0 to     R14C22A.CE apa_enable_12 (to apa)
                  --------
                   14.815   (32.3% logic, 67.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_22 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R17C18B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R14C22A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 68.359ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i10  (from apa +)
   Destination:    FF         Data in        a_to_g_i7  (to apa +)
                   FF                        a_to_g_i6

   Delay:              14.692ns  (29.2% logic, 70.8% route), 9 logic levels.

 Constraint Details:

     14.692ns physical path delay SLICE_58 to SLICE_21 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 68.359ns

 Physical Path Details:

      Data path SLICE_58 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C20D.CLK to     R15C20D.Q0 SLICE_58 (from apa)
ROUTE        11     1.339     R15C20D.Q0 to     R14C19A.A1 key_out_10
CTOF_DEL    ---     0.495     R14C19A.A1 to     R14C19A.F1 SLICE_59
ROUTE         9     2.170     R14C19A.F1 to     R16C19B.C1 n4103
CTOF_DEL    ---     0.495     R16C19B.C1 to     R16C19B.F1 SLICE_51
ROUTE         6     1.024     R16C19B.F1 to     R15C19D.B1 n4085
CTOF_DEL    ---     0.495     R15C19D.B1 to     R15C19D.F1 SLICE_69
ROUTE         1     0.436     R15C19D.F1 to     R15C19D.C0 n4075
CTOF_DEL    ---     0.495     R15C19D.C0 to     R15C19D.F0 SLICE_69
ROUTE         1     1.299     R15C19D.F0 to     R14C20C.A0 n3824
CTOF_DEL    ---     0.495     R14C20C.A0 to     R14C20C.F0 SLICE_67
ROUTE         2     0.445     R14C20C.F0 to     R14C20C.C1 n16
CTOF_DEL    ---     0.495     R14C20C.C1 to     R14C20C.F1 SLICE_67
ROUTE         1     0.766     R14C20C.F1 to     R15C20C.C0 n13
CTOF_DEL    ---     0.495     R15C20C.C0 to     R15C20C.F0 SLICE_71
ROUTE         3     0.993     R15C20C.F0 to     R15C22D.M0 n3755
MTOOFX_DEL  ---     0.376     R15C22D.M0 to   R15C22D.OFX0 i3708/SLICE_37
ROUTE         1     1.927   R15C22D.OFX0 to     R14C22A.CE apa_enable_12 (to apa)
                  --------
                   14.692   (29.2% logic, 70.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_22 to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R15C20D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R14C22A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 68.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i0  (from apa +)
   Destination:    FF         Data in        a_to_g_i7  (to apa +)
                   FF                        a_to_g_i6

   Delay:              14.617ns  (26.0% logic, 74.0% route), 8 logic levels.

 Constraint Details:

     14.617ns physical path delay SLICE_66 to SLICE_21 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 68.434ns

 Physical Path Details:

      Data path SLICE_66 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C18B.CLK to     R17C18B.Q0 SLICE_66 (from apa)
ROUTE        14     2.490     R17C18B.Q0 to     R16C18D.D0 key_out_0
CTOF_DEL    ---     0.495     R16C18D.D0 to     R16C18D.F0 SLICE_100
ROUTE         4     0.987     R16C18D.F0 to     R15C18A.A0 n4089
CTOF_DEL    ---     0.495     R15C18A.A0 to     R15C18A.F0 SLICE_50
ROUTE         2     0.632     R15C18A.F0 to     R14C18C.D0 n4079
CTOF_DEL    ---     0.495     R14C18C.D0 to     R14C18C.F0 SLICE_61
ROUTE         1     0.967     R14C18C.F0 to     R14C18C.A1 n4070
CTOF_DEL    ---     0.495     R14C18C.A1 to     R14C18C.F1 SLICE_61
ROUTE         2     2.167     R14C18C.F1 to     R15C20A.B0 n1199
CTOF_DEL    ---     0.495     R15C20A.B0 to     R15C20A.F0 SLICE_72
ROUTE         1     0.656     R15C20A.F0 to     R15C20C.A0 n12
CTOF_DEL    ---     0.495     R15C20C.A0 to     R15C20C.F0 SLICE_71
ROUTE         3     0.993     R15C20C.F0 to     R15C22D.M0 n3755
MTOOFX_DEL  ---     0.376     R15C22D.M0 to   R15C22D.OFX0 i3708/SLICE_37
ROUTE         1     1.927   R15C22D.OFX0 to     R14C22A.CE apa_enable_12 (to apa)
                  --------
                   14.617   (26.0% logic, 74.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_22 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R17C18B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R14C22A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 68.511ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i3  (from apa +)
   Destination:    FF         Data in        a_to_g_i7  (to apa +)
                   FF                        a_to_g_i6

   Delay:              14.540ns  (26.1% logic, 73.9% route), 8 logic levels.

 Constraint Details:

     14.540ns physical path delay SLICE_41 to SLICE_21 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 68.511ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20B.CLK to     R17C20B.Q1 SLICE_41 (from apa)
ROUTE        13     2.413     R17C20B.Q1 to     R16C18D.A0 key_out_3
CTOF_DEL    ---     0.495     R16C18D.A0 to     R16C18D.F0 SLICE_100
ROUTE         4     0.987     R16C18D.F0 to     R15C18A.A0 n4089
CTOF_DEL    ---     0.495     R15C18A.A0 to     R15C18A.F0 SLICE_50
ROUTE         2     0.632     R15C18A.F0 to     R14C18C.D0 n4079
CTOF_DEL    ---     0.495     R14C18C.D0 to     R14C18C.F0 SLICE_61
ROUTE         1     0.967     R14C18C.F0 to     R14C18C.A1 n4070
CTOF_DEL    ---     0.495     R14C18C.A1 to     R14C18C.F1 SLICE_61
ROUTE         2     2.167     R14C18C.F1 to     R15C20A.B0 n1199
CTOF_DEL    ---     0.495     R15C20A.B0 to     R15C20A.F0 SLICE_72
ROUTE         1     0.656     R15C20A.F0 to     R15C20C.A0 n12
CTOF_DEL    ---     0.495     R15C20C.A0 to     R15C20C.F0 SLICE_71
ROUTE         3     0.993     R15C20C.F0 to     R15C22D.M0 n3755
MTOOFX_DEL  ---     0.376     R15C22D.M0 to   R15C22D.OFX0 i3708/SLICE_37
ROUTE         1     1.927   R15C22D.OFX0 to     R14C22A.CE apa_enable_12 (to apa)
                  --------
                   14.540   (26.1% logic, 73.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_22 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R17C20B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R14C22A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 68.530ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i5  (from apa +)
   Destination:    FF         Data in        a_to_g_i7  (to apa +)
                   FF                        a_to_g_i6

   Delay:              14.521ns  (33.0% logic, 67.0% route), 10 logic levels.

 Constraint Details:

     14.521ns physical path delay SLICE_76 to SLICE_21 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 68.530ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C18D.CLK to     R15C18D.Q1 SLICE_76 (from apa)
ROUTE        12     0.974     R15C18D.Q1 to     R15C18A.A1 key_out_5
CTOF_DEL    ---     0.495     R15C18A.A1 to     R15C18A.F1 SLICE_50
ROUTE        12     1.472     R15C18A.F1 to     R16C20C.A0 n4101
CTOF_DEL    ---     0.495     R16C20C.A0 to     R16C20C.F0 SLICE_70
ROUTE         2     1.088     R16C20C.F0 to     R14C19A.C0 n4083
CTOF_DEL    ---     0.495     R14C19A.C0 to     R14C19A.F0 SLICE_59
ROUTE         2     0.976     R14C19A.F0 to     R14C19C.A1 n4071
CTOF_DEL    ---     0.495     R14C19C.A1 to     R14C19C.F1 SLICE_75
ROUTE         2     0.445     R14C19C.F1 to     R14C19C.C0 n3736
CTOF_DEL    ---     0.495     R14C19C.C0 to     R14C19C.F0 SLICE_75
ROUTE         1     0.766     R14C19C.F0 to     R15C19C.C0 n3486
CTOF_DEL    ---     0.495     R15C19C.C0 to     R15C19C.F0 SLICE_73
ROUTE         1     0.436     R15C19C.F0 to     R15C20A.C0 n4_adj_11
CTOF_DEL    ---     0.495     R15C20A.C0 to     R15C20A.F0 SLICE_72
ROUTE         1     0.656     R15C20A.F0 to     R15C20C.A0 n12
CTOF_DEL    ---     0.495     R15C20C.A0 to     R15C20C.F0 SLICE_71
ROUTE         3     0.993     R15C20C.F0 to     R15C22D.M0 n3755
MTOOFX_DEL  ---     0.376     R15C22D.M0 to   R15C22D.OFX0 i3708/SLICE_37
ROUTE         1     1.927   R15C22D.OFX0 to     R14C22A.CE apa_enable_12 (to apa)
                  --------
                   14.521   (33.0% logic, 67.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_22 to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R15C18D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R14C22A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 68.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i11  (from apa +)
   Destination:    FF         Data in        a_to_g_i7  (to apa +)
                   FF                        a_to_g_i6

   Delay:              14.472ns  (29.7% logic, 70.3% route), 9 logic levels.

 Constraint Details:

     14.472ns physical path delay SLICE_58 to SLICE_21 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 68.579ns

 Physical Path Details:

      Data path SLICE_58 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C20D.CLK to     R15C20D.Q1 SLICE_58 (from apa)
ROUTE        11     1.119     R15C20D.Q1 to     R14C19A.C1 key_out_11
CTOF_DEL    ---     0.495     R14C19A.C1 to     R14C19A.F1 SLICE_59
ROUTE         9     2.170     R14C19A.F1 to     R16C19B.C1 n4103
CTOF_DEL    ---     0.495     R16C19B.C1 to     R16C19B.F1 SLICE_51
ROUTE         6     1.024     R16C19B.F1 to     R15C19D.B1 n4085
CTOF_DEL    ---     0.495     R15C19D.B1 to     R15C19D.F1 SLICE_69
ROUTE         1     0.436     R15C19D.F1 to     R15C19D.C0 n4075
CTOF_DEL    ---     0.495     R15C19D.C0 to     R15C19D.F0 SLICE_69
ROUTE         1     1.299     R15C19D.F0 to     R14C20C.A0 n3824
CTOF_DEL    ---     0.495     R14C20C.A0 to     R14C20C.F0 SLICE_67
ROUTE         2     0.445     R14C20C.F0 to     R14C20C.C1 n16
CTOF_DEL    ---     0.495     R14C20C.C1 to     R14C20C.F1 SLICE_67
ROUTE         1     0.766     R14C20C.F1 to     R15C20C.C0 n13
CTOF_DEL    ---     0.495     R15C20C.C0 to     R15C20C.F0 SLICE_71
ROUTE         3     0.993     R15C20C.F0 to     R15C22D.M0 n3755
MTOOFX_DEL  ---     0.376     R15C22D.M0 to   R15C22D.OFX0 i3708/SLICE_37
ROUTE         1     1.927   R15C22D.OFX0 to     R14C22A.CE apa_enable_12 (to apa)
                  --------
                   14.472   (29.7% logic, 70.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_22 to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R15C20D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R14C22A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 68.744ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i4  (from apa +)
   Destination:    FF         Data in        a_to_g_i7  (to apa +)
                   FF                        a_to_g_i6

   Delay:              14.307ns  (33.5% logic, 66.5% route), 10 logic levels.

 Constraint Details:

     14.307ns physical path delay SLICE_76 to SLICE_21 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 68.744ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C18D.CLK to     R15C18D.Q0 SLICE_76 (from apa)
ROUTE        13     0.760     R15C18D.Q0 to     R15C18A.C1 key_out_4
CTOF_DEL    ---     0.495     R15C18A.C1 to     R15C18A.F1 SLICE_50
ROUTE        12     1.472     R15C18A.F1 to     R16C20C.A0 n4101
CTOF_DEL    ---     0.495     R16C20C.A0 to     R16C20C.F0 SLICE_70
ROUTE         2     1.088     R16C20C.F0 to     R14C19A.C0 n4083
CTOF_DEL    ---     0.495     R14C19A.C0 to     R14C19A.F0 SLICE_59
ROUTE         2     0.976     R14C19A.F0 to     R14C19C.A1 n4071
CTOF_DEL    ---     0.495     R14C19C.A1 to     R14C19C.F1 SLICE_75
ROUTE         2     0.445     R14C19C.F1 to     R14C19C.C0 n3736
CTOF_DEL    ---     0.495     R14C19C.C0 to     R14C19C.F0 SLICE_75
ROUTE         1     0.766     R14C19C.F0 to     R15C19C.C0 n3486
CTOF_DEL    ---     0.495     R15C19C.C0 to     R15C19C.F0 SLICE_73
ROUTE         1     0.436     R15C19C.F0 to     R15C20A.C0 n4_adj_11
CTOF_DEL    ---     0.495     R15C20A.C0 to     R15C20A.F0 SLICE_72
ROUTE         1     0.656     R15C20A.F0 to     R15C20C.A0 n12
CTOF_DEL    ---     0.495     R15C20C.A0 to     R15C20C.F0 SLICE_71
ROUTE         3     0.993     R15C20C.F0 to     R15C22D.M0 n3755
MTOOFX_DEL  ---     0.376     R15C22D.M0 to   R15C22D.OFX0 i3708/SLICE_37
ROUTE         1     1.927   R15C22D.OFX0 to     R14C22A.CE apa_enable_12 (to apa)
                  --------
                   14.307   (33.5% logic, 66.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_22 to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R15C18D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R14C22A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 68.912ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i0  (from apa +)
   Destination:    FF         Data in        a_to_g_i7  (to apa +)
                   FF                        a_to_g_i6

   Delay:              14.139ns  (30.4% logic, 69.6% route), 9 logic levels.

 Constraint Details:

     14.139ns physical path delay SLICE_66 to SLICE_21 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 68.912ns

 Physical Path Details:

      Data path SLICE_66 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C18B.CLK to     R17C18B.Q0 SLICE_66 (from apa)
ROUTE        14     2.295     R17C18B.Q0 to     R16C20C.C1 key_out_0
CTOF_DEL    ---     0.495     R16C20C.C1 to     R16C20C.F1 SLICE_70
ROUTE         3     0.445     R16C20C.F1 to     R16C20C.C0 n4100
CTOF_DEL    ---     0.495     R16C20C.C0 to     R16C20C.F0 SLICE_70
ROUTE         2     1.088     R16C20C.F0 to     R14C19A.C0 n4083
CTOF_DEL    ---     0.495     R14C19A.C0 to     R14C19A.F0 SLICE_59
ROUTE         2     0.976     R14C19A.F0 to     R14C19C.A1 n4071
CTOF_DEL    ---     0.495     R14C19C.A1 to     R14C19C.F1 SLICE_75
ROUTE         2     0.324     R14C19C.F1 to     R14C19B.D1 n3736
CTOF_DEL    ---     0.495     R14C19B.D1 to     R14C19B.F1 SLICE_87
ROUTE         2     1.032     R14C19B.F1 to     R14C20C.B1 n1202
CTOF_DEL    ---     0.495     R14C20C.B1 to     R14C20C.F1 SLICE_67
ROUTE         1     0.766     R14C20C.F1 to     R15C20C.C0 n13
CTOF_DEL    ---     0.495     R15C20C.C0 to     R15C20C.F0 SLICE_71
ROUTE         3     0.993     R15C20C.F0 to     R15C22D.M0 n3755
MTOOFX_DEL  ---     0.376     R15C22D.M0 to   R15C22D.OFX0 i3708/SLICE_37
ROUTE         1     1.927   R15C22D.OFX0 to     R14C22A.CE apa_enable_12 (to apa)
                  --------
                   14.139   (30.4% logic, 69.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_22 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R17C18B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R14C22A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.144ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i0  (from apa +)
   Destination:    FF         Data in        a_to_g_i7  (to apa +)
                   FF                        a_to_g_i6

   Delay:              13.907ns  (30.9% logic, 69.1% route), 9 logic levels.

 Constraint Details:

     13.907ns physical path delay SLICE_66 to SLICE_21 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 69.144ns

 Physical Path Details:

      Data path SLICE_66 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C18B.CLK to     R17C18B.Q0 SLICE_66 (from apa)
ROUTE        14     2.295     R17C18B.Q0 to     R16C20C.C1 key_out_0
CTOF_DEL    ---     0.495     R16C20C.C1 to     R16C20C.F1 SLICE_70
ROUTE         3     0.445     R16C20C.F1 to     R16C20C.C0 n4100
CTOF_DEL    ---     0.495     R16C20C.C0 to     R16C20C.F0 SLICE_70
ROUTE         2     1.088     R16C20C.F0 to     R14C19A.C0 n4083
CTOF_DEL    ---     0.495     R14C19A.C0 to     R14C19A.F0 SLICE_59
ROUTE         2     0.632     R14C19A.F0 to     R14C18B.D0 n4071
CTOF_DEL    ---     0.495     R14C18B.D0 to     R14C18B.F0 SLICE_68
ROUTE         1     1.023     R14C18B.F0 to     R14C20C.B0 n3739
CTOF_DEL    ---     0.495     R14C20C.B0 to     R14C20C.F0 SLICE_67
ROUTE         2     0.445     R14C20C.F0 to     R14C20C.C1 n16
CTOF_DEL    ---     0.495     R14C20C.C1 to     R14C20C.F1 SLICE_67
ROUTE         1     0.766     R14C20C.F1 to     R15C20C.C0 n13
CTOF_DEL    ---     0.495     R15C20C.C0 to     R15C20C.F0 SLICE_71
ROUTE         3     0.993     R15C20C.F0 to     R15C22D.M0 n3755
MTOOFX_DEL  ---     0.376     R15C22D.M0 to   R15C22D.OFX0 i3708/SLICE_37
ROUTE         1     1.927   R15C22D.OFX0 to     R14C22A.CE apa_enable_12 (to apa)
                  --------
                   13.907   (30.9% logic, 69.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_22 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R17C18B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R14C22A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.206ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i5  (from apa +)
   Destination:    FF         Data in        a_to_g_i7  (to apa +)
                   FF                        a_to_g_i6

   Delay:              13.845ns  (31.0% logic, 69.0% route), 9 logic levels.

 Constraint Details:

     13.845ns physical path delay SLICE_76 to SLICE_21 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 83.051ns) by 69.206ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C18D.CLK to     R15C18D.Q1 SLICE_76 (from apa)
ROUTE        12     0.974     R15C18D.Q1 to     R15C18A.A1 key_out_5
CTOF_DEL    ---     0.495     R15C18A.A1 to     R15C18A.F1 SLICE_50
ROUTE        12     1.472     R15C18A.F1 to     R16C20C.A0 n4101
CTOF_DEL    ---     0.495     R16C20C.A0 to     R16C20C.F0 SLICE_70
ROUTE         2     1.088     R16C20C.F0 to     R14C19A.C0 n4083
CTOF_DEL    ---     0.495     R14C19A.C0 to     R14C19A.F0 SLICE_59
ROUTE         2     0.976     R14C19A.F0 to     R14C19C.A1 n4071
CTOF_DEL    ---     0.495     R14C19C.A1 to     R14C19C.F1 SLICE_75
ROUTE         2     0.324     R14C19C.F1 to     R14C19B.D1 n3736
CTOF_DEL    ---     0.495     R14C19B.D1 to     R14C19B.F1 SLICE_87
ROUTE         2     1.032     R14C19B.F1 to     R14C20C.B1 n1202
CTOF_DEL    ---     0.495     R14C20C.B1 to     R14C20C.F1 SLICE_67
ROUTE         1     0.766     R14C20C.F1 to     R15C20C.C0 n13
CTOF_DEL    ---     0.495     R15C20C.C0 to     R15C20C.F0 SLICE_71
ROUTE         3     0.993     R15C20C.F0 to     R15C22D.M0 n3755
MTOOFX_DEL  ---     0.376     R15C22D.M0 to   R15C22D.OFX0 i3708/SLICE_37
ROUTE         1     1.927   R15C22D.OFX0 to     R14C22A.CE apa_enable_12 (to apa)
                  --------
                   13.845   (31.0% logic, 69.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_22 to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R15C18D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     2.949      R2C16C.Q0 to    R14C22A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

Report:   66.238MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 12.000000 MHz ;               |   12.000 MHz|   66.238 MHz|  10  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 11
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: apa   Source: SLICE_22.Q0   Loads: 22
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 6


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2484 paths, 2 nets, and 699 connections (94.46% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Wed Nov 18 21:59:31 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o buttonInput_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml buttonInput_impl1.ncd buttonInput_impl1.prf 
Design file:     buttoninput_impl1.ncd
Preference file: buttoninput_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY 12.000000 MHz ;
            2484 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        a_to_g2_i1  (to apa +)

   Delay:               1.460ns  (16.0% logic, 84.0% route), 2 logic levels.

 Constraint Details:

      1.460ns physical path delay SLICE_31 to SLICE_15 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.236ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17A.CLK to     R15C17A.Q0 SLICE_31 (from clk_c)
ROUTE        14     0.727     R15C17A.Q0 to     R15C22B.B0 num_cnt_0
CTOF_DEL    ---     0.101     R15C22B.B0 to     R15C22B.F0 SLICE_77
ROUTE         4     0.499     R15C22B.F0 to     R15C21D.CE apa_enable_10 (to apa)
                  --------
                    1.460   (16.0% logic, 84.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C17A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_22
ROUTE        22     1.094      R2C16C.Q0 to    R15C21D.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.267ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        key_out_i7  (to apa +)
                   FF                        key_out_i6

   Delay:               1.491ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      1.491ns physical path delay SLICE_31 to SLICE_64 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.267ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17A.CLK to     R15C17A.Q0 SLICE_31 (from clk_c)
ROUTE        14     0.611     R15C17A.Q0 to     R15C18B.C0 num_cnt_0
CTOF_DEL    ---     0.101     R15C18B.C0 to     R15C18B.F0 SLICE_90
ROUTE         2     0.646     R15C18B.F0 to     R14C18A.CE key_out_15__N_58 (to apa)
                  --------
                    1.491   (15.7% logic, 84.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C17A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_22
ROUTE        22     1.094      R2C16C.Q0 to    R14C18A.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.272ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        key_out_i13  (to apa +)
                   FF                        key_out_i12

   Delay:               1.496ns  (15.6% logic, 84.4% route), 2 logic levels.

 Constraint Details:

      1.496ns physical path delay SLICE_32 to SLICE_29 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.272ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17C.CLK to     R15C17C.Q0 SLICE_32 (from clk_c)
ROUTE        13     0.448     R15C17C.Q0 to     R17C17C.C0 num_cnt_1
CTOF_DEL    ---     0.101     R17C17C.C0 to     R17C17C.F0 SLICE_91
ROUTE         2     0.814     R17C17C.F0 to     R14C18D.CE key_out_15__N_48 (to apa)
                  --------
                    1.496   (15.6% logic, 84.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C17C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_22
ROUTE        22     1.094      R2C16C.Q0 to    R14C18D.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.278ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        key_out_i15  (to apa +)
                   FF                        key_out_i14

   Delay:               1.502ns  (15.6% logic, 84.4% route), 2 logic levels.

 Constraint Details:

      1.502ns physical path delay SLICE_32 to SLICE_30 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.278ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17C.CLK to     R15C17C.Q0 SLICE_32 (from clk_c)
ROUTE        13     0.448     R15C17C.Q0 to     R17C17C.C0 num_cnt_1
CTOF_DEL    ---     0.101     R17C17C.C0 to     R17C17C.F0 SLICE_91
ROUTE         2     0.820     R17C17C.F0 to     R15C18C.CE key_out_15__N_48 (to apa)
                  --------
                    1.502   (15.6% logic, 84.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C17C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_22
ROUTE        22     1.094      R2C16C.Q0 to    R15C18C.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.285ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        key_out_i7  (to apa +)
                   FF                        key_out_i6

   Delay:               1.509ns  (15.5% logic, 84.5% route), 2 logic levels.

 Constraint Details:

      1.509ns physical path delay SLICE_32 to SLICE_64 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.285ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17C.CLK to     R15C17C.Q1 SLICE_32 (from clk_c)
ROUTE        10     0.629     R15C17C.Q1 to     R15C18B.A0 num_cnt_2
CTOF_DEL    ---     0.101     R15C18B.A0 to     R15C18B.F0 SLICE_90
ROUTE         2     0.646     R15C18B.F0 to     R14C18A.CE key_out_15__N_58 (to apa)
                  --------
                    1.509   (15.5% logic, 84.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C17C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_22
ROUTE        22     1.094      R2C16C.Q0 to    R14C18A.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        key_out_i13  (to apa +)
                   FF                        key_out_i12

   Delay:               1.513ns  (15.5% logic, 84.5% route), 2 logic levels.

 Constraint Details:

      1.513ns physical path delay SLICE_32 to SLICE_29 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.289ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17C.CLK to     R15C17C.Q1 SLICE_32 (from clk_c)
ROUTE        10     0.465     R15C17C.Q1 to     R17C17C.D0 num_cnt_2
CTOF_DEL    ---     0.101     R17C17C.D0 to     R17C17C.F0 SLICE_91
ROUTE         2     0.814     R17C17C.F0 to     R14C18D.CE key_out_15__N_48 (to apa)
                  --------
                    1.513   (15.5% logic, 84.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C17C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_22
ROUTE        22     1.094      R2C16C.Q0 to    R14C18D.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.291ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        key_out_i3  (to apa +)
                   FF                        key_out_i2

   Delay:               1.515ns  (15.4% logic, 84.6% route), 2 logic levels.

 Constraint Details:

      1.515ns physical path delay SLICE_32 to SLICE_41 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.291ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17C.CLK to     R15C17C.Q0 SLICE_32 (from clk_c)
ROUTE        13     0.448     R15C17C.Q0 to     R17C17C.C1 num_cnt_1
CTOF_DEL    ---     0.101     R17C17C.C1 to     R17C17C.F1 SLICE_91
ROUTE         2     0.833     R17C17C.F1 to     R17C20B.CE key_out_15__N_63 (to apa)
                  --------
                    1.515   (15.4% logic, 84.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C17C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_22
ROUTE        22     1.094      R2C16C.Q0 to    R17C20B.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        a_to_g2_i4  (to apa +)
                   FF                        a_to_g2_i3

   Delay:               1.516ns  (15.4% logic, 84.6% route), 2 logic levels.

 Constraint Details:

      1.516ns physical path delay SLICE_31 to SLICE_17 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.292ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17A.CLK to     R15C17A.Q0 SLICE_31 (from clk_c)
ROUTE        14     0.727     R15C17A.Q0 to     R15C22B.B0 num_cnt_0
CTOF_DEL    ---     0.101     R15C22B.B0 to     R15C22B.F0 SLICE_77
ROUTE         4     0.555     R15C22B.F0 to     R14C21D.CE apa_enable_10 (to apa)
                  --------
                    1.516   (15.4% logic, 84.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C17A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_22
ROUTE        22     1.094      R2C16C.Q0 to    R14C21D.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.295ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        key_out_i15  (to apa +)
                   FF                        key_out_i14

   Delay:               1.519ns  (15.4% logic, 84.6% route), 2 logic levels.

 Constraint Details:

      1.519ns physical path delay SLICE_32 to SLICE_30 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.295ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17C.CLK to     R15C17C.Q1 SLICE_32 (from clk_c)
ROUTE        10     0.465     R15C17C.Q1 to     R17C17C.D0 num_cnt_2
CTOF_DEL    ---     0.101     R17C17C.D0 to     R17C17C.F0 SLICE_91
ROUTE         2     0.820     R17C17C.F0 to     R15C18C.CE key_out_15__N_48 (to apa)
                  --------
                    1.519   (15.4% logic, 84.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C17C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_22
ROUTE        22     1.094      R2C16C.Q0 to    R15C18C.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.297ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        a_to_g2_i5  (to apa +)

   Delay:               1.521ns  (15.4% logic, 84.6% route), 2 logic levels.

 Constraint Details:

      1.521ns physical path delay SLICE_31 to SLICE_18 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.297ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17A.CLK to     R15C17A.Q0 SLICE_31 (from clk_c)
ROUTE        14     0.727     R15C17A.Q0 to     R15C22B.B0 num_cnt_0
CTOF_DEL    ---     0.101     R15C22B.B0 to     R15C22B.F0 SLICE_77
ROUTE         4     0.560     R15C22B.F0 to     R14C22C.CE apa_enable_10 (to apa)
                  --------
                    1.521   (15.4% logic, 84.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R15C17A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16C.CLK clk_c
REG_DEL     ---     0.154     R2C16C.CLK to      R2C16C.Q0 SLICE_22
ROUTE        22     1.094      R2C16C.Q0 to    R14C22C.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 12.000000 MHz ;               |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 11
   Covered under: FREQUENCY 12.000000 MHz ;

Clock Domain: apa   Source: SLICE_22.Q0   Loads: 22
   Covered under: FREQUENCY 12.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY 12.000000 MHz ;   Transfers: 6


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2484 paths, 2 nets, and 699 connections (94.46% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

