Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Wed Jan 28 21:44:08 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  163         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (50)
6. checking no_output_delay (111)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (50)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (111)
---------------------------------
 There are 111 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.077        0.000                      0                27614        0.041        0.000                      0                27614        4.427        0.000                       0                 13607  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.077        0.000                      0                27614        0.041        0.000                      0                27614        4.427        0.000                       0                 13607  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 4.004ns (45.475%)  route 4.801ns (54.525%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.406     0.539    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y113        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.637 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5/O
                         net (fo=146, routed)         0.267     0.904    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1855_p0119_out
    SLICE_X21Y113        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.004 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0/O
                         net (fo=85, routed)          0.255     1.259    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_4
    SLICE_X21Y118        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.323 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183/O
                         net (fo=168, routed)         1.111     2.434    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X30Y56         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.613 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106/O
                         net (fo=1, routed)           0.412     3.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106_n_2
    SLICE_X29Y68         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.125 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18/O
                         net (fo=13, routed)          0.521     3.647    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/A[25]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A2_DATA[25])
                                                      0.241     3.888 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST/A2_DATA[25]
                         net (fo=1, routed)           0.000     3.888    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA.A2_DATA<25>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[25]_A2A1[25])
                                                      0.098     3.986 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST/A2A1[25]
                         net (fo=1, routed)           0.000     3.986    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA.A2A1<25>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[25]_U[43])
                                                      0.647     4.633 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     4.633    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     4.692 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.391 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.391    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.550 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.566    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.698     6.264 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.264    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     6.405 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.389     6.794    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1931_p4[3]
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     7.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.028    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2_n_2
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2_n_2
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.225 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5/O[7]
                         net (fo=3, routed)           0.224     7.449    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_151_fu_4290_p3
    SLICE_X19Y67         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     7.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6/O
                         net (fo=1, routed)           0.051     7.562    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6_n_2
    SLICE_X19Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.603 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3/O
                         net (fo=32, routed)          0.611     8.213    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3_n_2
    SLICE_X26Y97         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     8.360 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1/O
                         net (fo=23, routed)          0.482     8.842    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98_n_35
    SLICE_X29Y95         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X29Y95         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X29Y95         FDSE (Setup_AFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[2]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 4.004ns (45.564%)  route 4.784ns (54.436%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.406     0.539    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y113        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.637 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5/O
                         net (fo=146, routed)         0.267     0.904    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1855_p0119_out
    SLICE_X21Y113        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.004 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0/O
                         net (fo=85, routed)          0.255     1.259    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_4
    SLICE_X21Y118        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.323 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183/O
                         net (fo=168, routed)         1.111     2.434    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X30Y56         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.613 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106/O
                         net (fo=1, routed)           0.412     3.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106_n_2
    SLICE_X29Y68         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.125 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18/O
                         net (fo=13, routed)          0.521     3.647    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/A[25]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A2_DATA[25])
                                                      0.241     3.888 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST/A2_DATA[25]
                         net (fo=1, routed)           0.000     3.888    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA.A2_DATA<25>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[25]_A2A1[25])
                                                      0.098     3.986 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST/A2A1[25]
                         net (fo=1, routed)           0.000     3.986    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA.A2A1<25>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[25]_U[43])
                                                      0.647     4.633 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     4.633    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     4.692 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.391 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.391    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.550 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.566    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.698     6.264 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.264    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     6.405 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.389     6.794    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1931_p4[3]
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     7.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.028    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2_n_2
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2_n_2
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.225 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5/O[7]
                         net (fo=3, routed)           0.224     7.449    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_151_fu_4290_p3
    SLICE_X19Y67         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     7.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6/O
                         net (fo=1, routed)           0.051     7.562    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6_n_2
    SLICE_X19Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.603 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3/O
                         net (fo=32, routed)          0.611     8.213    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3_n_2
    SLICE_X26Y97         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     8.360 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1/O
                         net (fo=23, routed)          0.464     8.825    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98_n_35
    SLICE_X25Y93         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X25Y93         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[19]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X25Y93         FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[19]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 4.004ns (45.564%)  route 4.784ns (54.436%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.406     0.539    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y113        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.637 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5/O
                         net (fo=146, routed)         0.267     0.904    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1855_p0119_out
    SLICE_X21Y113        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.004 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0/O
                         net (fo=85, routed)          0.255     1.259    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_4
    SLICE_X21Y118        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.323 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183/O
                         net (fo=168, routed)         1.111     2.434    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X30Y56         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.613 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106/O
                         net (fo=1, routed)           0.412     3.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106_n_2
    SLICE_X29Y68         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.125 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18/O
                         net (fo=13, routed)          0.521     3.647    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/A[25]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A2_DATA[25])
                                                      0.241     3.888 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST/A2_DATA[25]
                         net (fo=1, routed)           0.000     3.888    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA.A2_DATA<25>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[25]_A2A1[25])
                                                      0.098     3.986 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST/A2A1[25]
                         net (fo=1, routed)           0.000     3.986    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA.A2A1<25>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[25]_U[43])
                                                      0.647     4.633 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     4.633    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     4.692 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.391 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.391    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.550 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.566    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.698     6.264 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.264    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     6.405 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.389     6.794    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1931_p4[3]
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     7.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.028    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2_n_2
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2_n_2
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.225 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5/O[7]
                         net (fo=3, routed)           0.224     7.449    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_151_fu_4290_p3
    SLICE_X19Y67         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     7.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6/O
                         net (fo=1, routed)           0.051     7.562    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6_n_2
    SLICE_X19Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.603 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3/O
                         net (fo=32, routed)          0.611     8.213    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3_n_2
    SLICE_X26Y97         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     8.360 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364[22]_i_1/O
                         net (fo=23, routed)          0.464     8.825    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98_n_35
    SLICE_X25Y93         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X25Y93         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[7]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X25Y93         FDSE (Setup_EFF2_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_247_reg_14364_reg[7]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 4.021ns (45.803%)  route 4.758ns (54.197%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.406     0.539    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y113        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.637 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5/O
                         net (fo=146, routed)         0.267     0.904    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1855_p0119_out
    SLICE_X21Y113        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.004 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0/O
                         net (fo=85, routed)          0.255     1.259    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_4
    SLICE_X21Y118        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.323 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183/O
                         net (fo=168, routed)         1.111     2.434    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X30Y56         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.613 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106/O
                         net (fo=1, routed)           0.412     3.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106_n_2
    SLICE_X29Y68         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.125 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18/O
                         net (fo=13, routed)          0.521     3.647    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/A[25]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A2_DATA[25])
                                                      0.241     3.888 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST/A2_DATA[25]
                         net (fo=1, routed)           0.000     3.888    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA.A2_DATA<25>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[25]_A2A1[25])
                                                      0.098     3.986 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST/A2A1[25]
                         net (fo=1, routed)           0.000     3.986    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA.A2A1<25>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[25]_U[43])
                                                      0.647     4.633 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     4.633    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     4.692 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.391 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.391    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.550 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.566    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.698     6.264 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.264    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     6.405 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.389     6.794    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1931_p4[3]
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     7.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.028    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2_n_2
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2_n_2
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.225 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5/O[7]
                         net (fo=3, routed)           0.224     7.449    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_151_fu_4290_p3
    SLICE_X19Y67         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     7.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6/O
                         net (fo=1, routed)           0.051     7.562    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6_n_2
    SLICE_X19Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.603 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3/O
                         net (fo=32, routed)          0.611     8.213    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3_n_2
    SLICE_X26Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     8.377 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1/O
                         net (fo=23, routed)          0.439     8.816    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98_n_34
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[10]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X25Y96         FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[10]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 4.021ns (45.803%)  route 4.758ns (54.197%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.406     0.539    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y113        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.637 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5/O
                         net (fo=146, routed)         0.267     0.904    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1855_p0119_out
    SLICE_X21Y113        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.004 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0/O
                         net (fo=85, routed)          0.255     1.259    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_4
    SLICE_X21Y118        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.323 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183/O
                         net (fo=168, routed)         1.111     2.434    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X30Y56         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.613 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106/O
                         net (fo=1, routed)           0.412     3.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106_n_2
    SLICE_X29Y68         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.125 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18/O
                         net (fo=13, routed)          0.521     3.647    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/A[25]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A2_DATA[25])
                                                      0.241     3.888 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST/A2_DATA[25]
                         net (fo=1, routed)           0.000     3.888    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA.A2_DATA<25>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[25]_A2A1[25])
                                                      0.098     3.986 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST/A2A1[25]
                         net (fo=1, routed)           0.000     3.986    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA.A2A1<25>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[25]_U[43])
                                                      0.647     4.633 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     4.633    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     4.692 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.391 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.391    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.550 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.566    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.698     6.264 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.264    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     6.405 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.389     6.794    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1931_p4[3]
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     7.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.028    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2_n_2
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2_n_2
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.225 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5/O[7]
                         net (fo=3, routed)           0.224     7.449    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_151_fu_4290_p3
    SLICE_X19Y67         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     7.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6/O
                         net (fo=1, routed)           0.051     7.562    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6_n_2
    SLICE_X19Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.603 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3/O
                         net (fo=32, routed)          0.611     8.213    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3_n_2
    SLICE_X26Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     8.377 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1/O
                         net (fo=23, routed)          0.439     8.816    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98_n_34
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[11]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X25Y96         FDSE (Setup_AFF2_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[11]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 4.021ns (45.803%)  route 4.758ns (54.197%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.406     0.539    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y113        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.637 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5/O
                         net (fo=146, routed)         0.267     0.904    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1855_p0119_out
    SLICE_X21Y113        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.004 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0/O
                         net (fo=85, routed)          0.255     1.259    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_4
    SLICE_X21Y118        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.323 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183/O
                         net (fo=168, routed)         1.111     2.434    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X30Y56         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.613 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106/O
                         net (fo=1, routed)           0.412     3.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106_n_2
    SLICE_X29Y68         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.125 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18/O
                         net (fo=13, routed)          0.521     3.647    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/A[25]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A2_DATA[25])
                                                      0.241     3.888 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST/A2_DATA[25]
                         net (fo=1, routed)           0.000     3.888    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA.A2_DATA<25>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[25]_A2A1[25])
                                                      0.098     3.986 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST/A2A1[25]
                         net (fo=1, routed)           0.000     3.986    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA.A2A1<25>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[25]_U[43])
                                                      0.647     4.633 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     4.633    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     4.692 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.391 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.391    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.550 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.566    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.698     6.264 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.264    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     6.405 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.389     6.794    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1931_p4[3]
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     7.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.028    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2_n_2
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2_n_2
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.225 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5/O[7]
                         net (fo=3, routed)           0.224     7.449    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_151_fu_4290_p3
    SLICE_X19Y67         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     7.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6/O
                         net (fo=1, routed)           0.051     7.562    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6_n_2
    SLICE_X19Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.603 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3/O
                         net (fo=32, routed)          0.611     8.213    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3_n_2
    SLICE_X26Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     8.377 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1/O
                         net (fo=23, routed)          0.439     8.816    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98_n_34
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[13]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X25Y96         FDSE (Setup_BFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[13]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 4.021ns (45.803%)  route 4.758ns (54.197%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.406     0.539    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y113        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.637 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5/O
                         net (fo=146, routed)         0.267     0.904    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1855_p0119_out
    SLICE_X21Y113        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.004 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0/O
                         net (fo=85, routed)          0.255     1.259    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_4
    SLICE_X21Y118        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.323 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183/O
                         net (fo=168, routed)         1.111     2.434    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X30Y56         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.613 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106/O
                         net (fo=1, routed)           0.412     3.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106_n_2
    SLICE_X29Y68         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.125 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18/O
                         net (fo=13, routed)          0.521     3.647    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/A[25]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A2_DATA[25])
                                                      0.241     3.888 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST/A2_DATA[25]
                         net (fo=1, routed)           0.000     3.888    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA.A2_DATA<25>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[25]_A2A1[25])
                                                      0.098     3.986 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST/A2A1[25]
                         net (fo=1, routed)           0.000     3.986    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA.A2A1<25>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[25]_U[43])
                                                      0.647     4.633 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     4.633    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     4.692 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.391 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.391    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.550 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.566    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.698     6.264 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.264    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     6.405 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.389     6.794    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1931_p4[3]
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     7.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.028    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2_n_2
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2_n_2
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.225 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5/O[7]
                         net (fo=3, routed)           0.224     7.449    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_151_fu_4290_p3
    SLICE_X19Y67         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     7.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6/O
                         net (fo=1, routed)           0.051     7.562    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6_n_2
    SLICE_X19Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.603 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3/O
                         net (fo=32, routed)          0.611     8.213    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3_n_2
    SLICE_X26Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     8.377 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1/O
                         net (fo=23, routed)          0.439     8.816    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98_n_34
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[14]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X25Y96         FDSE (Setup_BFF2_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[14]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 4.021ns (45.803%)  route 4.758ns (54.197%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.406     0.539    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y113        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.637 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5/O
                         net (fo=146, routed)         0.267     0.904    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1855_p0119_out
    SLICE_X21Y113        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.004 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0/O
                         net (fo=85, routed)          0.255     1.259    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_4
    SLICE_X21Y118        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.323 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183/O
                         net (fo=168, routed)         1.111     2.434    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X30Y56         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.613 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106/O
                         net (fo=1, routed)           0.412     3.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106_n_2
    SLICE_X29Y68         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.125 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18/O
                         net (fo=13, routed)          0.521     3.647    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/A[25]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A2_DATA[25])
                                                      0.241     3.888 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST/A2_DATA[25]
                         net (fo=1, routed)           0.000     3.888    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA.A2_DATA<25>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[25]_A2A1[25])
                                                      0.098     3.986 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST/A2A1[25]
                         net (fo=1, routed)           0.000     3.986    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA.A2A1<25>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[25]_U[43])
                                                      0.647     4.633 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     4.633    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     4.692 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.391 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.391    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.550 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.566    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.698     6.264 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.264    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     6.405 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.389     6.794    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1931_p4[3]
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     7.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.028    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2_n_2
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2_n_2
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.225 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5/O[7]
                         net (fo=3, routed)           0.224     7.449    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_151_fu_4290_p3
    SLICE_X19Y67         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     7.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6/O
                         net (fo=1, routed)           0.051     7.562    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6_n_2
    SLICE_X19Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.603 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3/O
                         net (fo=32, routed)          0.611     8.213    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3_n_2
    SLICE_X26Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     8.377 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1/O
                         net (fo=23, routed)          0.439     8.816    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98_n_34
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[15]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X25Y96         FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[15]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 4.021ns (45.803%)  route 4.758ns (54.197%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.406     0.539    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y113        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.637 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5/O
                         net (fo=146, routed)         0.267     0.904    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1855_p0119_out
    SLICE_X21Y113        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.004 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0/O
                         net (fo=85, routed)          0.255     1.259    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_4
    SLICE_X21Y118        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.323 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183/O
                         net (fo=168, routed)         1.111     2.434    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X30Y56         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.613 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106/O
                         net (fo=1, routed)           0.412     3.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106_n_2
    SLICE_X29Y68         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.125 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18/O
                         net (fo=13, routed)          0.521     3.647    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/A[25]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A2_DATA[25])
                                                      0.241     3.888 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST/A2_DATA[25]
                         net (fo=1, routed)           0.000     3.888    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA.A2_DATA<25>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[25]_A2A1[25])
                                                      0.098     3.986 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST/A2A1[25]
                         net (fo=1, routed)           0.000     3.986    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA.A2A1<25>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[25]_U[43])
                                                      0.647     4.633 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     4.633    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     4.692 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.391 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.391    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.550 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.566    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.698     6.264 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.264    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     6.405 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.389     6.794    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1931_p4[3]
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     7.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.028    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2_n_2
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2_n_2
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.225 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5/O[7]
                         net (fo=3, routed)           0.224     7.449    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_151_fu_4290_p3
    SLICE_X19Y67         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     7.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6/O
                         net (fo=1, routed)           0.051     7.562    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6_n_2
    SLICE_X19Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.603 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3/O
                         net (fo=32, routed)          0.611     8.213    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3_n_2
    SLICE_X26Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     8.377 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1/O
                         net (fo=23, routed)          0.439     8.816    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98_n_34
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[17]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X25Y96         FDSE (Setup_CFF2_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[17]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 4.021ns (45.803%)  route 4.758ns (54.197%))
  Logic Levels:           19  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.406     0.539    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y113        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     0.637 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[1]_INST_0_i_5/O
                         net (fo=146, routed)         0.267     0.904    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1855_p0119_out
    SLICE_X21Y113        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.004 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_179__0/O
                         net (fo=85, routed)          0.255     1.259    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_4
    SLICE_X21Y118        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     1.323 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_183/O
                         net (fo=168, routed)         1.111     2.434    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg_reg_1
    SLICE_X30Y56         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     2.613 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106/O
                         net (fo=1, routed)           0.412     3.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_106_n_2
    SLICE_X29Y68         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     3.125 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product_i_18__18/O
                         net (fo=13, routed)          0.521     3.647    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/A[25]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A2_DATA[25])
                                                      0.241     3.888 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA_INST/A2_DATA[25]
                         net (fo=1, routed)           0.000     3.888    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_A_B_DATA.A2_DATA<25>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[25]_A2A1[25])
                                                      0.098     3.986 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA_INST/A2A1[25]
                         net (fo=1, routed)           0.000     3.986    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_PREADD_DATA.A2A1<25>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[25]_U[43])
                                                      0.647     4.633 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     4.633    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     4.692 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.391 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.391    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.550 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.566    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.698     6.264 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     6.264    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.141     6.405 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_product__0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.389     6.794    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/grp_fu_1931_p4[3]
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     7.000 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.028    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[7]_i_2_n_2
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     7.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     7.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[15]_i_2_n_2
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.225 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374_reg[22]_i_5/O[7]
                         net (fo=3, routed)           0.224     7.449    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/tmp_151_fu_4290_p3
    SLICE_X19Y67         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     7.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6/O
                         net (fo=1, routed)           0.051     7.562    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_6_n_2
    SLICE_X19Y67         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.603 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3/O
                         net (fo=32, routed)          0.611     8.213    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_3_n_2
    SLICE_X26Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     8.377 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_255_reg_14374[22]_i_1/O
                         net (fo=23, routed)          0.439     8.816    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98_n_34
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X25Y96         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[1]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X25Y96         FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.072     9.917    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/select_ln80_255_reg_14374_reg[1]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  1.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[25].remd_tmp_reg[26][24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].remd_tmp_reg[27][25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (64.046%)  route 0.034ns (35.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/ap_clk
    SLICE_X21Y156        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[25].remd_tmp_reg[26][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y156        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[25].remd_tmp_reg[26][24]/Q
                         net (fo=3, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[25].remd_tmp_reg[26]_130[24]
    SLICE_X21Y156        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     0.099 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].remd_tmp[27][25]_i_1__0/O
                         net (fo=1, routed)           0.007     0.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].remd_tmp[27][25]_i_1__0_n_2
    SLICE_X21Y156        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].remd_tmp_reg[27][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/ap_clk
    SLICE_X21Y156        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].remd_tmp_reg[27][25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y156        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[26].remd_tmp_reg[27][25]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[21].divisor_tmp_reg[22][19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[22].divisor_tmp_reg[23][19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/ap_clk
    SLICE_X43Y146        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[21].divisor_tmp_reg[22][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y146        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[21].divisor_tmp_reg[22][19]/Q
                         net (fo=2, routed)           0.058     0.108    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[21].divisor_tmp_reg[22]_43[18]
    SLICE_X44Y146        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[22].divisor_tmp_reg[23][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/ap_clk
    SLICE_X44Y146        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[22].divisor_tmp_reg[23][19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y146        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[22].divisor_tmp_reg[23][19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/scale_25_reg_13463_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_12_cast_reg_13346_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y127        FDRE                                         r  bd_0_i/hls_inst/inst/scale_25_reg_13463_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/scale_25_reg_13463_reg[5]/Q
                         net (fo=1, routed)           0.057     0.108    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_12[5]
    SLICE_X30Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_12_cast_reg_13346_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X30Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_12_cast_reg_13346_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y127        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_12_cast_reg_13346_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/scale_71_reg_13578_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_35_cast_reg_13231_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y55         FDRE                                         r  bd_0_i/hls_inst/inst/scale_71_reg_13578_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/scale_71_reg_13578_reg[8]/Q
                         net (fo=1, routed)           0.057     0.108    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_35[8]
    SLICE_X32Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_35_cast_reg_13231_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X32Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_35_cast_reg_13231_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y55         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_35_cast_reg_13231_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/scale_113_reg_13683_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_56_cast_reg_13126_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y108        FDRE                                         r  bd_0_i/hls_inst/inst/scale_113_reg_13683_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/scale_113_reg_13683_reg[6]/Q
                         net (fo=1, routed)           0.057     0.108    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_56[6]
    SLICE_X33Y108        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_56_cast_reg_13126_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X33Y108        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_56_cast_reg_13126_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y108        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_56_cast_reg_13126_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/scale_117_reg_13693_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_58_cast_reg_13116_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y116        FDRE                                         r  bd_0_i/hls_inst/inst/scale_117_reg_13693_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/scale_117_reg_13693_reg[5]/Q
                         net (fo=1, routed)           0.057     0.108    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_58[5]
    SLICE_X35Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_58_cast_reg_13116_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X35Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_58_cast_reg_13116_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y116        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_58_cast_reg_13116_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/scale_11_reg_13428_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_5_cast_reg_13381_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y44         FDRE                                         r  bd_0_i/hls_inst/inst/scale_11_reg_13428_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/scale_11_reg_13428_reg[8]/Q
                         net (fo=1, routed)           0.057     0.108    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_5[8]
    SLICE_X30Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_5_cast_reg_13381_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X30Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_5_cast_reg_13381_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y44         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_5_cast_reg_13381_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/scale_1_reg_13403_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_cast_reg_13406_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y117        FDRE                                         r  bd_0_i/hls_inst/inst/scale_1_reg_13403_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/scale_1_reg_13403_reg[16]/Q
                         net (fo=1, routed)           0.057     0.108    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i[16]
    SLICE_X30Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_cast_reg_13406_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X30Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_cast_reg_13406_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y117        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/conv7_i_cast_reg_13406_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/i_fu_362_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/i_fu_362_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.285%)  route 0.042ns (43.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/i_fu_362_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/i_fu_362_reg[8]/Q
                         net (fo=3, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/flow_control_loop_pipe_sequential_init_U/icmp_ln71_reg_13411_reg[0]
    SLICE_X32Y100        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.093 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/flow_control_loop_pipe_sequential_init_U/i_fu_362[8]_i_2/O
                         net (fo=1, routed)           0.015     0.108    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/add_ln71_fu_2277_p2[8]
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/i_fu_362_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/i_fu_362_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y100        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/i_fu_362_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_enable_reg_pp0_iter6_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_enable_reg_pp0_iter7_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.218%)  route 0.058ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_clk
    SLICE_X36Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_enable_reg_pp0_iter6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_enable_reg_pp0_iter6_reg/Q
                         net (fo=2, routed)           0.058     0.109    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_enable_reg_pp0_iter6
    SLICE_X36Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_enable_reg_pp0_iter7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_clk
    SLICE_X36Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_enable_reg_pp0_iter7_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y102        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_enable_reg_pp0_iter7_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y23   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y46   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y20   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X4Y44   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X4Y24   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y48   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y19   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X4Y42   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X4Y23   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X5Y47   bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y105  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y105  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y101  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_pp0_iter9_reg_reg[0]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y101  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_pp0_iter9_reg_reg[0]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y101  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_pp0_iter9_reg_reg[1]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y101  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_pp0_iter9_reg_reg[1]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y101  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_pp0_iter9_reg_reg[2]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y101  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_pp0_iter9_reg_reg[2]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y170  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].dividend_tmp_reg[1][38]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y170  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].dividend_tmp_reg[1][38]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y105  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y105  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y101  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_pp0_iter9_reg_reg[0]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y101  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_pp0_iter9_reg_reg[0]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y101  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_pp0_iter9_reg_reg[1]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y101  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_pp0_iter9_reg_reg[1]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y101  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_pp0_iter9_reg_reg[2]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y101  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_pp0_iter9_reg_reg[2]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y170  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].dividend_tmp_reg[1][38]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y170  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/top_kernel_sdiv_40ns_24s_40_44_1_divider_u/loop[0].dividend_tmp_reg[1][38]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.117ns  (logic 0.085ns (72.650%)  route 0.032ns (27.350%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X33Y102        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.085     0.085 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.032     0.117    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.020ns (57.143%)  route 0.015ns (42.857%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X33Y102        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     0.020 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.015     0.035    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d1[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.613ns  (logic 0.770ns (16.694%)  route 3.843ns (83.306%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/Q
                         net (fo=54, routed)          0.125     0.255    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364_reg[0][23]
    SLICE_X24Y106        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     0.402 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[3]_INST_0_i_13/O
                         net (fo=148, routed)         1.409     1.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/grp_fu_1855_p0125_out
    SLICE_X23Y117        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     1.988 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11/O
                         net (fo=50, routed)          1.380     3.368    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11_n_2
    SLICE_X17Y116        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.547 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[17]_INST_0_i_3/O
                         net (fo=1, routed)           0.929     4.476    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[17]_INST_0_i_3_n_2
    SLICE_X24Y109        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     4.650 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[17]_INST_0/O
                         net (fo=0)                   0.000     4.650    C_d1[17]
                                                                      r  C_d1[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d1[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.294ns  (logic 0.715ns (16.649%)  route 3.579ns (83.351%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/Q
                         net (fo=54, routed)          0.125     0.255    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364_reg[0][23]
    SLICE_X24Y106        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     0.402 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[3]_INST_0_i_13/O
                         net (fo=148, routed)         1.409     1.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/grp_fu_1855_p0125_out
    SLICE_X23Y117        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     1.988 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11/O
                         net (fo=50, routed)          1.413     3.400    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11_n_2
    SLICE_X17Y117        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.547 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[16]_INST_0_i_3/O
                         net (fo=1, routed)           0.633     4.180    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[16]_INST_0_i_3_n_2
    SLICE_X24Y112        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.331 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[16]_INST_0/O
                         net (fo=0)                   0.000     4.331    C_d1[16]
                                                                      r  C_d1[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.257ns  (logic 0.710ns (16.678%)  route 3.547ns (83.322%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/Q
                         net (fo=54, routed)          0.125     0.255    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364_reg[0][23]
    SLICE_X24Y106        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     0.402 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[3]_INST_0_i_13/O
                         net (fo=148, routed)         1.409     1.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/grp_fu_1855_p0125_out
    SLICE_X23Y117        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     1.988 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11/O
                         net (fo=50, routed)          1.483     3.471    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11_n_2
    SLICE_X16Y117        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     3.648 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.530     4.178    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[9]_INST_0_i_3_n_2
    SLICE_X23Y114        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.116     4.294 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[9]_INST_0/O
                         net (fo=0)                   0.000     4.294    C_d1[9]
                                                                      r  C_d1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.231ns  (logic 0.580ns (13.709%)  route 3.651ns (86.291%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.461     0.594    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y117        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     0.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[2]_INST_0_i_10/O
                         net (fo=137, routed)         1.296     2.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/grp_fu_1855_p017_out
    SLICE_X25Y103        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     2.101 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d0[23]_INST_0_i_16/O
                         net (fo=48, routed)          1.263     3.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d0[23]_INST_0_i_16_n_2
    SLICE_X25Y104        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     3.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.113     3.624    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[7]_INST_0_i_9_n_2
    SLICE_X23Y104        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     3.687 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.517     4.204    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[7]_INST_0_i_2_n_2
    SLICE_X24Y108        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     4.268 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[7]_INST_0/O
                         net (fo=0)                   0.000     4.268    C_d1[7]
                                                                      r  C_d1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d1[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.133ns  (logic 0.647ns (15.656%)  route 3.486ns (84.344%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.461     0.594    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y117        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     0.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[2]_INST_0_i_10/O
                         net (fo=137, routed)         1.296     2.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/grp_fu_1855_p017_out
    SLICE_X25Y103        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     2.101 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d0[23]_INST_0_i_16/O
                         net (fo=48, routed)          1.356     3.457    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d0[23]_INST_0_i_16_n_2
    SLICE_X23Y107        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     3.635 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[20]_INST_0_i_9/O
                         net (fo=1, routed)           0.264     3.899    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[20]_INST_0_i_9_n_2
    SLICE_X23Y107        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     3.962 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.108     4.070    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[20]_INST_0_i_2_n_2
    SLICE_X23Y109        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     4.170 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[20]_INST_0/O
                         net (fo=0)                   0.000     4.170    C_d1[20]
                                                                      r  C_d1[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.123ns  (logic 0.634ns (15.376%)  route 3.489ns (84.624%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/Q
                         net (fo=54, routed)          0.125     0.255    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364_reg[0][23]
    SLICE_X24Y106        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     0.402 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[3]_INST_0_i_13/O
                         net (fo=148, routed)         1.409     1.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/grp_fu_1855_p0125_out
    SLICE_X23Y117        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     1.988 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11/O
                         net (fo=50, routed)          1.483     3.471    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11_n_2
    SLICE_X16Y117        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     3.648 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.472     4.120    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[6]_INST_0_i_3_n_2
    SLICE_X25Y109        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     4.160 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[6]_INST_0/O
                         net (fo=0)                   0.000     4.160    C_d1[6]
                                                                      r  C_d1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.105ns  (logic 0.660ns (16.079%)  route 3.445ns (83.921%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/Q
                         net (fo=54, routed)          0.125     0.255    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364_reg[0][23]
    SLICE_X24Y106        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     0.402 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[3]_INST_0_i_13/O
                         net (fo=148, routed)         1.409     1.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/grp_fu_1855_p0125_out
    SLICE_X23Y117        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     1.988 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11/O
                         net (fo=50, routed)          1.349     3.337    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11_n_2
    SLICE_X17Y115        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     3.401 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.562     3.963    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[2]_INST_0_i_3_n_2
    SLICE_X24Y112        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     4.142 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d1[2]_INST_0/O
                         net (fo=0)                   0.000     4.142    C_d1[2]
                                                                      r  C_d1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_d0[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.104ns  (logic 0.593ns (14.450%)  route 3.511ns (85.550%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=40, routed)          0.461     0.594    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y117        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     0.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[2]_INST_0_i_10/O
                         net (fo=137, routed)         1.296     2.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/grp_fu_1855_p017_out
    SLICE_X25Y103        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     2.101 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d0[23]_INST_0_i_16/O
                         net (fo=48, routed)          1.261     3.362    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d0[23]_INST_0_i_16_n_2
    SLICE_X22Y102        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     3.511 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d0[23]_INST_0_i_10/O
                         net (fo=1, routed)           0.046     3.557    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d0[23]_INST_0_i_10_n_2
    SLICE_X22Y102        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     3.595 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d0[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.446     4.041    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d0[23]_INST_0_i_2_n_2
    SLICE_X30Y107        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     4.141 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_d0[23]_INST_0/O
                         net (fo=0)                   0.000     4.141    C_d0[23]
                                                                      r  C_d0[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.066ns  (logic 0.780ns (19.181%)  route 3.286ns (80.818%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/Q
                         net (fo=54, routed)          0.125     0.255    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364_reg[0][23]
    SLICE_X24Y106        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     0.402 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[3]_INST_0_i_13/O
                         net (fo=148, routed)         1.409     1.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/grp_fu_1855_p0125_out
    SLICE_X23Y117        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     1.988 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11/O
                         net (fo=50, routed)          0.538     2.526    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11_n_2
    SLICE_X30Y106        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     2.642 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_2/O
                         net (fo=70, routed)          0.897     3.539    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_2_n_2
    SLICE_X25Y95         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.639 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.317     3.956    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[11]_INST_0_i_1_n_2
    SLICE_X30Y98         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.103 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[11]_INST_0/O
                         net (fo=0)                   0.000     4.103    C_address0[11]
                                                                      r  C_address0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address1[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.066ns  (logic 0.780ns (19.181%)  route 3.286ns (80.818%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X24Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y106        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_CS_fsm_reg[23]/Q
                         net (fo=54, routed)          0.125     0.255    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/select_ln80_247_reg_14364_reg[0][23]
    SLICE_X24Y106        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     0.402 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/mul_24s_24s_48_1_1_U98/C_address1[3]_INST_0_i_13/O
                         net (fo=148, routed)         1.409     1.811    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/grp_fu_1855_p0125_out
    SLICE_X23Y117        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     1.988 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11/O
                         net (fo=50, routed)          0.538     2.526    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_11_n_2
    SLICE_X30Y106        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     2.642 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_2/O
                         net (fo=70, routed)          0.897     3.539    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[13]_INST_0_i_2_n_2
    SLICE_X25Y95         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.639 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.317     3.956    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[11]_INST_0_i_1_n_2
    SLICE_X30Y98         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.103 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[11]_INST_0/O
                         net (fo=0)                   0.000     4.103    C_address1[11]
                                                                      r  C_address1[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.074ns (73.498%)  route 0.027ns (26.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_clk
    SLICE_X35Y103        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/lshr_ln_reg_1469_reg[0]/Q
                         net (fo=3, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/flow_control_loop_pipe_sequential_init_U/A_address1[5]_0[0]
    SLICE_X35Y103        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     0.114 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/flow_control_loop_pipe_sequential_init_U/A_address1[3]_INST_0/O
                         net (fo=0)                   0.000     0.114    A_address1[3]
                                                                      r  A_address1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_sum_fu_398/j_fu_60_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.107ns  (logic 0.073ns (68.357%)  route 0.034ns (31.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_sum_fu_398/ap_clk
    SLICE_X34Y106        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_sum_fu_398/j_fu_60_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y106        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_sum_fu_398/j_fu_60_reg[2]/Q
                         net (fo=7, routed)           0.034     0.085    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_sum_fu_398/flow_control_loop_pipe_sequential_init_U/A_address0_2_sn_1
    SLICE_X34Y105        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.035     0.120 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_sum_fu_398/flow_control_loop_pipe_sequential_init_U/A_address0[2]_INST_0/O
                         net (fo=0)                   0.000     0.120    A_address0[2]
                                                                      r  A_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address1[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.114ns  (logic 0.054ns (47.261%)  route 0.060ns (52.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_clk
    SLICE_X35Y104        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_CS_fsm_reg[1]/Q
                         net (fo=29, routed)          0.060     0.112    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/flow_control_loop_pipe_sequential_init_U/Q[1]
    SLICE_X34Y104        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     0.127 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/flow_control_loop_pipe_sequential_init_U/A_address1[11]_INST_0/O
                         net (fo=0)                   0.000     0.127    A_address1[11]
                                                                      r  A_address1[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.117ns  (logic 0.061ns (51.974%)  route 0.056ns (48.026%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y106        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=4, routed)           0.056     0.108    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/A_ce0_0
    SLICE_X35Y105        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     0.130 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/A_ce0_INST_0/O
                         net (fo=0)                   0.000     0.130    A_ce0
                                                                      r  A_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/trunc_ln71_reg_13415_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.124ns  (logic 0.076ns (61.290%)  route 0.048ns (38.710%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X32Y97         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/trunc_ln71_reg_13415_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/trunc_ln71_reg_13415_pp0_iter1_reg_reg[3]/Q
                         net (fo=1, routed)           0.024     0.075    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/data0[9]
    SLICE_X32Y97         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     0.098 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.024     0.122    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[9]_INST_0_i_3_n_2
    SLICE_X32Y97         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.014     0.136 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[9]_INST_0/O
                         net (fo=0)                   0.000     0.136    C_address0[9]
                                                                      r  C_address0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/trunc_ln71_reg_13415_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.124ns  (logic 0.076ns (61.290%)  route 0.048ns (38.710%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X32Y97         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/trunc_ln71_reg_13415_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/trunc_ln71_reg_13415_pp0_iter1_reg_reg[3]/Q
                         net (fo=1, routed)           0.024     0.075    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/data0[9]
    SLICE_X32Y97         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     0.098 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.024     0.122    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[9]_INST_0_i_3_n_2
    SLICE_X32Y97         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.014     0.136 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[9]_INST_0/O
                         net (fo=0)                   0.000     0.136    C_address1[9]
                                                                      r  C_address1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/trunc_ln71_reg_13415_pp0_iter1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.134ns  (logic 0.088ns (65.672%)  route 0.046ns (34.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X25Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/trunc_ln71_reg_13415_pp0_iter1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/trunc_ln71_reg_13415_pp0_iter1_reg_reg[6]/Q
                         net (fo=1, routed)           0.023     0.074    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/data0[12]
    SLICE_X25Y99         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.088 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.023     0.111    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[12]_INST_0_i_3_n_2
    SLICE_X25Y99         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     0.146 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[12]_INST_0/O
                         net (fo=0)                   0.000     0.146    C_address0[12]
                                                                      r  C_address0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/trunc_ln71_reg_13415_pp0_iter1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_address1[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.134ns  (logic 0.088ns (65.672%)  route 0.046ns (34.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/ap_clk
    SLICE_X25Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/trunc_ln71_reg_13415_pp0_iter1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/trunc_ln71_reg_13415_pp0_iter1_reg_reg[6]/Q
                         net (fo=1, routed)           0.023     0.074    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/data0[12]
    SLICE_X25Y99         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.088 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.023     0.111    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[12]_INST_0_i_3_n_2
    SLICE_X25Y99         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     0.146 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase2_write_row_fu_515/C_address1[12]_INST_0/O
                         net (fo=0)                   0.000     0.146    C_address1[12]
                                                                      r  C_address1[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/trunc_ln24_reg_12619_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.134ns  (logic 0.075ns (56.109%)  route 0.059ns (43.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y102        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln24_reg_12619_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/trunc_ln24_reg_12619_reg[6]/Q
                         net (fo=6, routed)           0.059     0.112    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_sum_fu_398/flow_control_loop_pipe_sequential_init_U/zext_ln30[6]
    SLICE_X33Y104        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     0.147 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_sum_fu_398/flow_control_loop_pipe_sequential_init_U/A_address0[12]_INST_0/O
                         net (fo=0)                   0.000     0.147    A_address0[12]
                                                                      r  A_address0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/j_reg_1448_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_address1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.135ns  (logic 0.062ns (46.086%)  route 0.073ns (53.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/ap_clk
    SLICE_X34Y102        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/j_reg_1448_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/j_reg_1448_reg[5]/Q
                         net (fo=3, routed)           0.073     0.125    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/flow_control_loop_pipe_sequential_init_U/A_address1[5][2]
    SLICE_X35Y103        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.148 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/flow_control_loop_pipe_sequential_init_U/A_address1[5]_INST_0/O
                         net (fo=0)                   0.000     0.148    A_address1[5]
                                                                      r  A_address1[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          1024 Endpoints
Min Delay          1024 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.928ns  (logic 4.157ns (59.999%)  route 2.771ns (40.001%))
  Logic Levels:           17  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y29        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/PCIN[47]
    DSP48E2_X4Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.698     2.486 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     2.486    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.141     2.627 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.836     3.463    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_n_89
    SLICE_X38Y65         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     3.577 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8/O
                         net (fo=2, routed)           0.159     3.736    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8_n_2
    SLICE_X39Y65         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.834 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8/O
                         net (fo=1, routed)           0.024     3.858    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8_n_2
    SLICE_X39Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.060 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.028     4.088    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_n_2
    SLICE_X39Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.185 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__4/O[1]
                         net (fo=1, routed)           0.586     4.771    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__362[57]
    SLICE_X37Y66         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     4.949 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10/O
                         net (fo=1, routed)           0.018     4.967    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10_n_2
    SLICE_X37Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.264 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[0]_i_2/O[7]
                         net (fo=2, routed)           0.318     5.581    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_mul187_fu_4853_p2[63]
    SLICE_X35Y67         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.697 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3/O
                         net (fo=1, routed)           0.327     6.024    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3_n_2
    SLICE_X36Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     6.215 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.243    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2_n_2
    SLICE_X36Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     6.329 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.384     6.713    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_ti192_fu_4909_p2[11]
    SLICE_X35Y68         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     6.906 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[11]_i_1/O
                         net (fo=1, routed)           0.022     6.928    bd_0_i/hls_inst/inst/scale_166_fu_4915_p3[11]
    SLICE_X35Y68         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y68         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[11]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.893ns  (logic 4.149ns (60.187%)  route 2.744ns (39.813%))
  Logic Levels:           17  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y29        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/PCIN[47]
    DSP48E2_X4Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.698     2.486 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     2.486    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.141     2.627 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.836     3.463    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_n_89
    SLICE_X38Y65         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     3.577 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8/O
                         net (fo=2, routed)           0.159     3.736    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8_n_2
    SLICE_X39Y65         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.834 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8/O
                         net (fo=1, routed)           0.024     3.858    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8_n_2
    SLICE_X39Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.060 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.028     4.088    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_n_2
    SLICE_X39Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.185 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__4/O[1]
                         net (fo=1, routed)           0.586     4.771    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__362[57]
    SLICE_X37Y66         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     4.949 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10/O
                         net (fo=1, routed)           0.018     4.967    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10_n_2
    SLICE_X37Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.264 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[0]_i_2/O[7]
                         net (fo=2, routed)           0.318     5.581    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_mul187_fu_4853_p2[63]
    SLICE_X35Y67         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.697 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3/O
                         net (fo=1, routed)           0.327     6.024    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3_n_2
    SLICE_X36Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     6.215 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.243    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2_n_2
    SLICE_X36Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     6.315 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.354     6.669    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_ti192_fu_4909_p2[9]
    SLICE_X35Y67         LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.199     6.868 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[9]_i_1/O
                         net (fo=1, routed)           0.025     6.893    bd_0_i/hls_inst/inst/scale_166_fu_4915_p3[9]
    SLICE_X35Y67         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y67         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[9]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.844ns  (logic 4.181ns (61.086%)  route 2.663ns (38.914%))
  Logic Levels:           17  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y29        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/PCIN[47]
    DSP48E2_X4Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.698     2.486 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     2.486    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.141     2.627 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.836     3.463    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_n_89
    SLICE_X38Y65         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     3.577 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8/O
                         net (fo=2, routed)           0.159     3.736    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8_n_2
    SLICE_X39Y65         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.834 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8/O
                         net (fo=1, routed)           0.024     3.858    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8_n_2
    SLICE_X39Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.060 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.028     4.088    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_n_2
    SLICE_X39Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.185 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__4/O[1]
                         net (fo=1, routed)           0.586     4.771    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__362[57]
    SLICE_X37Y66         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     4.949 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10/O
                         net (fo=1, routed)           0.018     4.967    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10_n_2
    SLICE_X37Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.264 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[0]_i_2/O[7]
                         net (fo=2, routed)           0.318     5.581    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_mul187_fu_4853_p2[63]
    SLICE_X35Y67         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.697 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3/O
                         net (fo=1, routed)           0.327     6.024    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3_n_2
    SLICE_X36Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     6.215 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.243    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2_n_2
    SLICE_X36Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     6.372 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[11]_i_2/O[6]
                         net (fo=1, routed)           0.216     6.588    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_ti192_fu_4909_p2[15]
    SLICE_X37Y69         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     6.762 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[15]_i_1/O
                         net (fo=1, routed)           0.082     6.844    bd_0_i/hls_inst/inst/scale_166_fu_4915_p3__0[15]
    SLICE_X37Y69         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.026     0.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y69         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[15]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.789ns  (logic 4.156ns (61.212%)  route 2.633ns (38.788%))
  Logic Levels:           17  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y29        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/PCIN[47]
    DSP48E2_X4Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.698     2.486 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     2.486    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.141     2.627 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.836     3.463    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_n_89
    SLICE_X38Y65         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     3.577 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8/O
                         net (fo=2, routed)           0.159     3.736    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8_n_2
    SLICE_X39Y65         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.834 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8/O
                         net (fo=1, routed)           0.024     3.858    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8_n_2
    SLICE_X39Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.060 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.028     4.088    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_n_2
    SLICE_X39Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.185 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__4/O[1]
                         net (fo=1, routed)           0.586     4.771    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__362[57]
    SLICE_X37Y66         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     4.949 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10/O
                         net (fo=1, routed)           0.018     4.967    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10_n_2
    SLICE_X37Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.264 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[0]_i_2/O[7]
                         net (fo=2, routed)           0.318     5.581    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_mul187_fu_4853_p2[63]
    SLICE_X35Y67         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.697 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3/O
                         net (fo=1, routed)           0.327     6.024    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3_n_2
    SLICE_X36Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     6.215 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.243    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2_n_2
    SLICE_X36Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     6.347 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.209     6.556    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_ti192_fu_4909_p2[12]
    SLICE_X35Y68         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     6.730 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[12]_i_1/O
                         net (fo=1, routed)           0.059     6.789    bd_0_i/hls_inst/inst/scale_166_fu_4915_p3__0[12]
    SLICE_X35Y68         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y68         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[12]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.786ns  (logic 4.127ns (60.812%)  route 2.659ns (39.188%))
  Logic Levels:           16  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y29        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/PCIN[47]
    DSP48E2_X4Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.698     2.486 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     2.486    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.141     2.627 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.836     3.463    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_n_89
    SLICE_X38Y65         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     3.577 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8/O
                         net (fo=2, routed)           0.159     3.736    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8_n_2
    SLICE_X39Y65         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.834 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8/O
                         net (fo=1, routed)           0.024     3.858    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8_n_2
    SLICE_X39Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.060 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.028     4.088    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_n_2
    SLICE_X39Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.185 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__4/O[1]
                         net (fo=1, routed)           0.586     4.771    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__362[57]
    SLICE_X37Y66         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     4.949 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10/O
                         net (fo=1, routed)           0.018     4.967    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10_n_2
    SLICE_X37Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.264 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[0]_i_2/O[7]
                         net (fo=2, routed)           0.318     5.581    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_mul187_fu_4853_p2[63]
    SLICE_X35Y67         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.697 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3/O
                         net (fo=1, routed)           0.327     6.024    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3_n_2
    SLICE_X36Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.267     6.291 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2/O[6]
                         net (fo=1, routed)           0.296     6.587    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_ti192_fu_4909_p2[7]
    SLICE_X35Y67         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     6.760 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[7]_i_1/O
                         net (fo=1, routed)           0.026     6.786    bd_0_i/hls_inst/inst/scale_166_fu_4915_p3[7]
    SLICE_X35Y67         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y67         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[7]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.761ns  (logic 4.123ns (60.978%)  route 2.638ns (39.022%))
  Logic Levels:           17  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y29        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/PCIN[47]
    DSP48E2_X4Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.698     2.486 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     2.486    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.141     2.627 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.836     3.463    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_n_89
    SLICE_X38Y65         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     3.577 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8/O
                         net (fo=2, routed)           0.159     3.736    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8_n_2
    SLICE_X39Y65         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.834 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8/O
                         net (fo=1, routed)           0.024     3.858    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8_n_2
    SLICE_X39Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.060 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.028     4.088    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_n_2
    SLICE_X39Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.185 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__4/O[1]
                         net (fo=1, routed)           0.586     4.771    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__362[57]
    SLICE_X37Y66         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     4.949 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10/O
                         net (fo=1, routed)           0.018     4.967    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10_n_2
    SLICE_X37Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.264 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[0]_i_2/O[7]
                         net (fo=2, routed)           0.318     5.581    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_mul187_fu_4853_p2[63]
    SLICE_X35Y67         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.697 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3/O
                         net (fo=1, routed)           0.327     6.024    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3_n_2
    SLICE_X36Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     6.215 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.243    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2_n_2
    SLICE_X36Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     6.388 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[11]_i_2/O[5]
                         net (fo=1, routed)           0.215     6.603    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_ti192_fu_4909_p2[14]
    SLICE_X35Y68         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     6.703 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[14]_i_1/O
                         net (fo=1, routed)           0.058     6.761    bd_0_i/hls_inst/inst/scale_166_fu_4915_p3__0[14]
    SLICE_X35Y68         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y68         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[14]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.753ns  (logic 4.119ns (60.991%)  route 2.634ns (39.009%))
  Logic Levels:           16  (CARRY8=4 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y29        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/PCIN[47]
    DSP48E2_X4Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.698     2.486 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     2.486    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.141     2.627 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.836     3.463    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_n_89
    SLICE_X38Y65         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     3.577 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8/O
                         net (fo=2, routed)           0.159     3.736    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8_n_2
    SLICE_X39Y65         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.834 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8/O
                         net (fo=1, routed)           0.024     3.858    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8_n_2
    SLICE_X39Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.060 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.028     4.088    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_n_2
    SLICE_X39Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.185 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__4/O[1]
                         net (fo=1, routed)           0.586     4.771    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__362[57]
    SLICE_X37Y66         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     4.949 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10/O
                         net (fo=1, routed)           0.018     4.967    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10_n_2
    SLICE_X37Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.264 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[0]_i_2/O[7]
                         net (fo=2, routed)           0.318     5.581    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_mul187_fu_4853_p2[63]
    SLICE_X35Y67         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.697 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3/O
                         net (fo=1, routed)           0.327     6.024    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3_n_2
    SLICE_X36Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.239     6.263 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2/O[4]
                         net (fo=1, routed)           0.275     6.538    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_ti192_fu_4909_p2[5]
    SLICE_X36Y66         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     6.731 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[5]_i_1/O
                         net (fo=1, routed)           0.022     6.753    bd_0_i/hls_inst/inst/scale_166_fu_4915_p3[5]
    SLICE_X36Y66         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y66         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[5]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/scale_134_reg_12719_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.722ns  (logic 4.211ns (62.642%)  route 2.511ns (37.358%))
  Logic Levels:           17  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y14        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/DSP_MULTIPLIER.U<43>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/DSP_M_DATA.U_DATA<43>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     1.762    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__3/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[41])
                                                      0.698     2.460 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__3/DSP_ALU_INST/ALU_OUT[41]
                         net (fo=1, routed)           0.000     2.460    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__3/DSP_ALU.ALU_OUT<41>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[41]_P[41])
                                                      0.141     2.601 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__3/DSP_OUTPUT_INST/P[41]
                         net (fo=2, routed)           0.868     3.469    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__3_n_66
    SLICE_X39Y43         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.121     3.590 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__1_carry__4_i_5__39/O
                         net (fo=2, routed)           0.268     3.858    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__1_carry__4_i_5__39_n_2
    SLICE_X39Y43         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     3.956 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__1_carry__4_i_13__39/O
                         net (fo=1, routed)           0.026     3.982    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__1_carry__4_i_13__39_n_2
    SLICE_X39Y43         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     4.188 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__1_carry__4/CO[7]
                         net (fo=1, routed)           0.028     4.216    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__1_carry__4_n_2
    SLICE_X39Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.361 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__1_carry__5/O[5]
                         net (fo=3, routed)           0.472     4.833    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/tmp_product__362[69]
    SLICE_X37Y45         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     5.010 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/scale_134_reg_12719[8]_i_15/O
                         net (fo=1, routed)           0.024     5.034    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/scale_134_reg_12719[8]_i_15_n_2
    SLICE_X37Y45         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.236 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/scale_134_reg_12719_reg[8]_i_12/CO[7]
                         net (fo=1, routed)           0.028     5.264    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/scale_134_reg_12719_reg[8]_i_12_n_2
    SLICE_X37Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.361 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/scale_134_reg_12719_reg[11]_i_11/O[1]
                         net (fo=1, routed)           0.349     5.710    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/neg_mul443_fu_1941_p2[73]
    SLICE_X35Y45         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     5.887 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/scale_134_reg_12719[11]_i_9/O
                         net (fo=1, routed)           0.010     5.897    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/scale_134_reg_12719[11]_i_9_n_2
    SLICE_X35Y45         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     6.187 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/scale_134_reg_12719_reg[11]_i_2/O[5]
                         net (fo=1, routed)           0.345     6.532    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/neg_ti448_fu_1997_p2[14]
    SLICE_X34Y46         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     6.645 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U180/scale_134_reg_12719[14]_i_1/O
                         net (fo=1, routed)           0.077     6.722    bd_0_i/hls_inst/inst/scale_134_fu_2003_p3__0[14]
    SLICE_X34Y46         FDRE                                         r  bd_0_i/hls_inst/inst/scale_134_reg_12719_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.026     0.026    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y46         FDRE                                         r  bd_0_i/hls_inst/inst/scale_134_reg_12719_reg[14]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.700ns  (logic 4.070ns (60.742%)  route 2.630ns (39.258%))
  Logic Levels:           17  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y29        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/PCIN[47]
    DSP48E2_X4Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.698     2.486 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     2.486    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.141     2.627 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.836     3.463    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_n_89
    SLICE_X38Y65         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     3.577 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8/O
                         net (fo=2, routed)           0.159     3.736    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8_n_2
    SLICE_X39Y65         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.834 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8/O
                         net (fo=1, routed)           0.024     3.858    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8_n_2
    SLICE_X39Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.060 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.028     4.088    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_n_2
    SLICE_X39Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.185 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__4/O[1]
                         net (fo=1, routed)           0.586     4.771    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__362[57]
    SLICE_X37Y66         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     4.949 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10/O
                         net (fo=1, routed)           0.018     4.967    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10_n_2
    SLICE_X37Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.264 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[0]_i_2/O[7]
                         net (fo=2, routed)           0.318     5.581    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_mul187_fu_4853_p2[63]
    SLICE_X35Y67         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.697 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3/O
                         net (fo=1, routed)           0.327     6.024    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3_n_2
    SLICE_X36Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     6.215 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.243    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2_n_2
    SLICE_X36Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     6.352 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[11]_i_2/O[4]
                         net (fo=1, routed)           0.242     6.594    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_ti192_fu_4909_p2[13]
    SLICE_X35Y68         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     6.677 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[13]_i_1/O
                         net (fo=1, routed)           0.023     6.700    bd_0_i/hls_inst/inst/scale_166_fu_4915_p3__0[13]
    SLICE_X35Y68         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y68         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[13]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.695ns  (logic 4.113ns (61.429%)  route 2.582ns (38.571%))
  Logic Levels:           17  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=3 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y29        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y29        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.092 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.092    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y29        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     0.829 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.829    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y29        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     0.888 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.888    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.587 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.587    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     1.746 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     1.788    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/PCIN[47]
    DSP48E2_X4Y30        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.698     2.486 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     2.486    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y30        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.141     2.627 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1/DSP_OUTPUT_INST/P[18]
                         net (fo=3, routed)           0.836     3.463    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_n_89
    SLICE_X38Y65         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     3.577 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8/O
                         net (fo=2, routed)           0.159     3.736    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_3__8_n_2
    SLICE_X39Y65         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.834 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8/O
                         net (fo=1, routed)           0.024     3.858    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_i_7__8_n_2
    SLICE_X39Y65         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.060 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3/CO[7]
                         net (fo=1, routed)           0.028     4.088    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__3_n_2
    SLICE_X39Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.185 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__1_carry__4/O[1]
                         net (fo=1, routed)           0.586     4.771    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/tmp_product__362[57]
    SLICE_X37Y66         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     4.949 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10/O
                         net (fo=1, routed)           0.018     4.967    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[0]_i_10_n_2
    SLICE_X37Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.264 f  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[0]_i_2/O[7]
                         net (fo=2, routed)           0.318     5.581    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_mul187_fu_4853_p2[63]
    SLICE_X35Y67         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.697 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3/O
                         net (fo=1, routed)           0.327     6.024    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[8]_i_3_n_2
    SLICE_X36Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     6.215 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.028     6.243    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[8]_i_2_n_2
    SLICE_X36Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     6.389 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103_reg[11]_i_2/O[7]
                         net (fo=1, routed)           0.191     6.580    bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/neg_ti192_fu_4909_p2[16]
    SLICE_X35Y68         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.089     6.669 r  bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U212/scale_166_reg_13103[16]_i_1/O
                         net (fo=1, routed)           0.026     6.695    bd_0_i/hls_inst/inst/scale_166_fu_4915_p3__0[16]
    SLICE_X35Y68         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.024     0.024    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y68         FDRE                                         r  bd_0_i/hls_inst/inst/scale_166_reg_13103_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A_q1[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q1[12] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/A_q1[12]
    SLICE_X33Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/ap_clk
    SLICE_X33Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[28]/C

Slack:                    inf
  Source:                 A_q1[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q1[14] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/A_q1[14]
    SLICE_X33Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/ap_clk
    SLICE_X33Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[30]/C

Slack:                    inf
  Source:                 A_q1[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q1[15] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/A_q1[15]
    SLICE_X33Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/ap_clk
    SLICE_X33Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[31]/C

Slack:                    inf
  Source:                 A_q1[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q1[17] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/A_q1[17]
    SLICE_X33Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/ap_clk
    SLICE_X33Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[33]/C

Slack:                    inf
  Source:                 A_q1[21]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q1[21] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/A_q1[21]
    SLICE_X35Y172        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/ap_clk
    SLICE_X35Y172        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[37]/C

Slack:                    inf
  Source:                 A_q0[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/dividend0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[8] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/A_q0[8]
    SLICE_X37Y170        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/dividend0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/ap_clk
    SLICE_X37Y170        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/dividend0_reg[24]/C

Slack:                    inf
  Source:                 A_q0[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/dividend0_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[17] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/A_q0[17]
    SLICE_X36Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/dividend0_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/ap_clk
    SLICE_X36Y173        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/dividend0_reg[33]/C

Slack:                    inf
  Source:                 A_q0[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/dividend0_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q0[18] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/A_q0[18]
    SLICE_X37Y172        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/dividend0_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/ap_clk
    SLICE_X37Y172        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U5/dividend0_reg[34]/C

Slack:                    inf
  Source:                 A_q1[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q1[1] (IN)
                         net (fo=0)                   0.008     0.008    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/A_q1[1]
    SLICE_X35Y172        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/ap_clk
    SLICE_X35Y172        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[17]/C

Slack:                    inf
  Source:                 A_q1[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_q1[2] (IN)
                         net (fo=0)                   0.008     0.008    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/A_q1[2]
    SLICE_X33Y172        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14938, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/ap_clk
    SLICE_X33Y172        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_phase1_norm_fu_490/sdiv_40ns_24s_40_44_1_U4/dividend0_reg[18]/C





