<<<<<<< HEAD
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: FINAL_EXAM.prj
=======
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: FINAL_EXAM.prj
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FINAL_EXAM.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FINAL_EXAM"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : FINAL_EXAM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "FINAL_EXAM.v" in library work
Compiling verilog include file "FREQ_DIV.v"
Compiling verilog include file "UPDOWN_COUNTER.v"
Module <FREQ_DIV> compiled
Module <UPDOWN_COUNTER> compiled
Module <FINAL_EXAM> compiled
No errors in compilation
Analysis of file <"FINAL_EXAM.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <FINAL_EXAM> in library <work>.

Analyzing hierarchy for module <FREQ_DIV> in library <work>.

Analyzing hierarchy for module <UPDOWN_COUNTER> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <FINAL_EXAM>.
Module <FINAL_EXAM> is correct for synthesis.
 
Analyzing module <FREQ_DIV> in library <work>.
Module <FREQ_DIV> is correct for synthesis.
 
Analyzing module <UPDOWN_COUNTER> in library <work>.
Module <UPDOWN_COUNTER> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FREQ_DIV>.
    Related source file is "FREQ_DIV.v".
    Found 1-bit register for signal <O_CLK>.
    Found 27-bit up counter for signal <COUNT>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <FREQ_DIV> synthesized.


Synthesizing Unit <UPDOWN_COUNTER>.
    Related source file is "UPDOWN_COUNTER.v".
    Found 5-bit updown counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
Unit <UPDOWN_COUNTER> synthesized.


Synthesizing Unit <FINAL_EXAM>.
    Related source file is "FINAL_EXAM.v".
<<<<<<< HEAD
WARNING:Xst:653 - Signal <GND> is used but never assigned. This sourceless signal will be automatically connected to value 0.
=======
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
Unit <FINAL_EXAM> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 27-bit up counter                                     : 1
 5-bit updown counter                                  : 1
# Registers                                            : 1
 1-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 27-bit up counter                                     : 1
 5-bit updown counter                                  : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FINAL_EXAM> ...

Optimizing unit <FREQ_DIV> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FINAL_EXAM, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FINAL_EXAM.ngr
Top Level Output File Name         : FINAL_EXAM
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
<<<<<<< HEAD
# IOs                              : 9

Cell Usage :
# BELS                             : 111
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 26
#      LUT2                        : 2
#      LUT2_L                      : 1
#      LUT3                        : 4
#      LUT4                        : 15
#      LUT4_L                      : 5
=======
# IOs                              : 10

Cell Usage :
# BELS                             : 113
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 26
#      LUT2                        : 2
#      LUT2_L                      : 1
#      LUT3                        : 5
#      LUT3_L                      : 1
#      LUT4                        : 15
#      LUT4_L                      : 4
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 33
#      FDE                         : 1
#      FDR                         : 27
#      FDRE                        : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
<<<<<<< HEAD
# IO Buffers                       : 8
#      IBUF                        : 3
=======
# IO Buffers                       : 9
#      IBUF                        : 4
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

<<<<<<< HEAD
 Number of Slices:                       28  out of   4656     0%  
 Number of Slice Flip Flops:             33  out of   9312     0%  
 Number of 4 input LUTs:                 56  out of   9312     0%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  
=======
 Number of Slices:                       29  out of   4656     0%  
 Number of Slice Flip Flops:             33  out of   9312     0%  
 Number of 4 input LUTs:                 58  out of   9312     0%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
fd/O_CLK                           | NONE(updown_counter/Q_0)| 5     |
CLK50MHz                           | BUFGP                   | 28    |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.504ns (Maximum Frequency: 153.753MHz)
   Minimum input arrival time before clock: 7.143ns
   Maximum output required time after clock: 4.683ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fd/O_CLK'
<<<<<<< HEAD
  Clock period: 4.610ns (frequency: 216.920MHz)
  Total number of paths / destination ports: 52 / 10
-------------------------------------------------------------------------
Delay:               4.610ns (Levels of Logic = 2)
  Source:            updown_counter/Q_1 (FF)
=======
  Clock period: 4.813ns (frequency: 207.771MHz)
  Total number of paths / destination ports: 52 / 10
-------------------------------------------------------------------------
Delay:               4.813ns (Levels of Logic = 2)
  Source:            updown_counter/Q_0 (FF)
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
  Destination:       updown_counter/Q_0 (FF)
  Source Clock:      fd/O_CLK rising
  Destination Clock: fd/O_CLK rising

<<<<<<< HEAD
  Data Path: updown_counter/Q_1 to updown_counter/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.591   0.932  updown_counter/Q_1 (updown_counter/Q_1)
     LUT4_L:I0->LO         1   0.704   0.135  updown_counter/Q_or0000_SW0 (N13)
     LUT4:I2->O            5   0.704   0.633  updown_counter/Q_or0000 (updown_counter/Q_or0000)
     FDRE:R                    0.911          updown_counter/Q_0
    ----------------------------------------
    Total                      4.610ns (2.910ns logic, 1.700ns route)
                                       (63.1% logic, 36.9% route)
=======
  Data Path: updown_counter/Q_0 to updown_counter/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.591   0.995  updown_counter/Q_0 (updown_counter/Q_0)
     LUT3_L:I0->LO         1   0.704   0.275  updown_counter/Mcount_Q_xor<3>1211 (N111)
     LUT4:I0->O            5   0.704   0.633  updown_counter/Q_or0000 (updown_counter/Q_or0000)
     FDRE:R                    0.911          updown_counter/Q_0
    ----------------------------------------
    Total                      4.813ns (2.910ns logic, 1.903ns route)
                                       (60.5% logic, 39.5% route)
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK50MHz'
  Clock period: 6.504ns (frequency: 153.753MHz)
  Total number of paths / destination ports: 1415 / 56
-------------------------------------------------------------------------
Delay:               6.504ns (Levels of Logic = 3)
  Source:            fd/COUNT_15 (FF)
  Destination:       fd/COUNT_26 (FF)
  Source Clock:      CLK50MHz rising
  Destination Clock: CLK50MHz rising

  Data Path: fd/COUNT_15 to fd/COUNT_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  fd/COUNT_15 (fd/COUNT_15)
     LUT4:I0->O            1   0.704   0.424  fd/COUNT_or000037 (fd/COUNT_or000037)
     LUT4:I3->O            1   0.704   0.499  fd/COUNT_or000040 (fd/COUNT_or000040)
     LUT4:I1->O           28   0.704   1.261  fd/COUNT_or0000201 (fd/COUNT_or0000)
     FDR:R                     0.911          fd/COUNT_0
    ----------------------------------------
    Total                      6.504ns (3.614ns logic, 2.890ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fd/O_CLK'
<<<<<<< HEAD
  Total number of paths / destination ports: 18 / 9
-------------------------------------------------------------------------
Offset:              5.066ns (Levels of Logic = 3)
=======
  Total number of paths / destination ports: 28 / 14
-------------------------------------------------------------------------
Offset:              5.237ns (Levels of Logic = 3)
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
  Source:            S0 (PAD)
  Destination:       updown_counter/Q_0 (FF)
  Destination Clock: fd/O_CLK rising

  Data Path: S0 to updown_counter/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< HEAD
     IBUF:I->O             8   1.218   0.761  S0_IBUF (S0_IBUF)
     LUT4_L:I3->LO         1   0.704   0.135  updown_counter/Q_or0000_SW0 (N13)
     LUT4:I2->O            5   0.704   0.633  updown_counter/Q_or0000 (updown_counter/Q_or0000)
     FDRE:R                    0.911          updown_counter/Q_0
    ----------------------------------------
    Total                      5.066ns (3.537ns logic, 1.529ns route)
                                       (69.8% logic, 30.2% route)
=======
     IBUF:I->O             8   1.218   0.792  S0_IBUF (S0_IBUF)
     LUT3_L:I2->LO         1   0.704   0.275  updown_counter/Mcount_Q_xor<3>1211 (N111)
     LUT4:I0->O            5   0.704   0.633  updown_counter/Q_or0000 (updown_counter/Q_or0000)
     FDRE:R                    0.911          updown_counter/Q_0
    ----------------------------------------
    Total                      5.237ns (3.537ns logic, 1.700ns route)
                                       (67.5% logic, 32.5% route)
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK50MHz'
  Total number of paths / destination ports: 56 / 28
-------------------------------------------------------------------------
Offset:              7.143ns (Levels of Logic = 4)
  Source:            S1 (PAD)
  Destination:       fd/COUNT_26 (FF)
  Destination Clock: CLK50MHz rising

  Data Path: S1 to fd/COUNT_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  S1_IBUF (S1_IBUF)
     LUT3:I0->O            1   0.704   0.595  fd/COUNT_or000068 (fd/COUNT_or000068)
     LUT3:I0->O            1   0.704   0.424  fd/COUNT_or000090 (fd/COUNT_or000090)
     LUT4:I3->O           28   0.704   1.261  fd/COUNT_or0000201 (fd/COUNT_or0000)
     FDR:R                     0.911          fd/COUNT_0
    ----------------------------------------
    Total                      7.143ns (4.241ns logic, 2.902ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fd/O_CLK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.683ns (Levels of Logic = 1)
  Source:            updown_counter/Q_0 (FF)
  Destination:       Q<0> (PAD)
  Source Clock:      fd/O_CLK rising

  Data Path: updown_counter/Q_0 to Q<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.591   0.820  updown_counter/Q_0 (updown_counter/Q_0)
     OBUF:I->O                 3.272          Q_0_OBUF (Q<0>)
    ----------------------------------------
    Total                      4.683ns (3.863ns logic, 0.820ns route)
                                       (82.5% logic, 17.5% route)

=========================================================================


<<<<<<< HEAD
Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.13 secs
 
--> 


Total memory usage is 513656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
=======
Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.01 secs
 
--> 

Total memory usage is 4497476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
Number of infos    :    1 (   0 filtered)

