

================================================================
== Vitis HLS Report for 'AxiStream2MatStream'
================================================================
* Date:           Sun Feb 25 01:46:22 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        8|  2073607|  80.000 ns|  20.736 ms|    8|  2073607|     none|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterInLoopRow  |        4|  2073603|         5|          1|          1|  1 ~ 2073600|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rem = alloca i32 1"   --->   Operation 10 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 11 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 12 'read' 'rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%cols_bound_per_npc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols_bound_per_npc" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 13 'read' 'cols_bound_per_npc_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%last_blk_width_read = read i4 @_ssdm_op_Read.ap_fifo.i4P0A, i4 %last_blk_width" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079]   --->   Operation 14 'read' 'last_blk_width_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln1073 = store i64 0, i64 %p_Val2_s" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 15 'store' 'store_ln1073' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.70ns)   --->   "%store_ln1073 = store i32 0, i32 %rem" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 16 'store' 'store_ln1073' <Predicate = true> <Delay = 1.70>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 17 [2/2] (6.91ns)   --->   "%bound = mul i32 %cols_bound_per_npc_read, i32 %rows_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 17 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_418, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %last_blk_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_i = zext i4 %last_blk_width_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079]   --->   Operation 23 'zext' 'last_blk_width_cast2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_418, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (6.91ns)   --->   "%bound = mul i32 %cols_bound_per_npc_read, i32 %rows_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 26 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (2.55ns)   --->   "%sub_i = add i32 %cols_bound_per_npc_read, i32 4294967295" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 27 'add' 'sub_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.87ns)   --->   "%sub4_i = sub i7 64, i7 %last_blk_width_cast2_i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079]   --->   Operation 28 'sub' 'sub4_i' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln1093 = add i7 %last_blk_width_cast2_i, i7 63" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1093->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 29 'add' 'add_ln1093' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln1073 = br void" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 30 'br' 'br_ln1073' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %entry, i32 %j_4, void %._crit_edge2.i"   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %entry, i31 %add_ln1073, void %._crit_edge2.i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 32 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.52ns)   --->   "%add_ln1073 = add i31 %i, i31 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 33 'add' 'add_ln1073' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1053 = zext i31 %i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1053->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 34 'zext' 'zext_ln1053' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln1073 = icmp_slt  i32 %zext_ln1053, i32 %bound" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 35 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1073 = br i1 %icmp_ln1073, void %.exit, void %.split.i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 36 'br' 'br_ln1073' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (2.47ns)   --->   "%bLast = icmp_eq  i32 %j, i32 %sub_i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1078->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 37 'icmp' 'bLast' <Predicate = (icmp_ln1073)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln1104 = icmp_slt  i32 %j, i32 %cols_bound_per_npc_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1104->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 38 'icmp' 'icmp_ln1104' <Predicate = (icmp_ln1073)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1104 = br i1 %icmp_ln1104, void %._crit_edge2.i, void" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1104->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 39 'br' 'br_ln1104' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.55ns)   --->   "%add_ln1105 = add i32 %j, i32 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1105->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 40 'add' 'add_ln1105' <Predicate = (icmp_ln1073)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.69ns)   --->   "%j_4 = select i1 %bLast, i32 0, i32 %add_ln1105" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1105->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 41 'select' 'j_4' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = (icmp_ln1073)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.89>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%rem_load = load i32 %rem" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1084->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 43 'load' 'rem_load' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.02ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_read, i4 8" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 44 'select' 'xf_bits_per_clock' <Predicate = (icmp_ln1073)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1079 = zext i4 %xf_bits_per_clock" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 45 'zext' 'zext_ln1079' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1079_1 = zext i4 %xf_bits_per_clock" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 46 'zext' 'zext_ln1079_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.99ns)   --->   "%ptr_width_minus = select i1 %bLast, i7 %sub4_i, i7 56" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1080->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 47 'select' 'ptr_width_minus' <Predicate = (icmp_ln1073)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1080 = zext i7 %ptr_width_minus" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1080->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 48 'zext' 'zext_ln1080' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln1084 = icmp_slt  i32 %rem_load, i32 %zext_ln1079" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1084->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 49 'icmp' 'icmp_ln1084' <Predicate = (icmp_ln1073)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln1084 = br i1 %icmp_ln1084, void, void %_ifconv" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1084->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 50 'br' 'br_ln1084' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1093)   --->   "%select_ln1093 = select i1 %bLast, i7 %add_ln1093, i7 71" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1093->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 51 'select' 'select_ln1093' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1093)   --->   "%zext_ln1093 = zext i7 %select_ln1093" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1093->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 52 'zext' 'zext_ln1093' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln1093 = sub i32 %zext_ln1093, i32 %rem_load" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1093->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 53 'sub' 'sub_ln1093' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (2.55ns)   --->   "%sub_ln1093_1 = sub i32 64, i32 %rem_load" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1093->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 54 'sub' 'sub_ln1093_1' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln674_1 = icmp_ugt  i32 %sub_ln1093_1, i32 %sub_ln1093"   --->   Operation 55 'icmp' 'icmp_ln674_1' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i32 %sub_ln1093_1"   --->   Operation 56 'trunc' 'trunc_ln674_1' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i32 %sub_ln1093"   --->   Operation 57 'trunc' 'trunc_ln674_2' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.87ns)   --->   "%sub_ln674_4 = sub i7 %trunc_ln674_1, i7 %trunc_ln674_2"   --->   Operation 58 'sub' 'sub_ln674_4' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.87ns)   --->   "%sub_ln674_6 = sub i7 %trunc_ln674_2, i7 %trunc_ln674_1"   --->   Operation 59 'sub' 'sub_ln674_6' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_7)   --->   "%select_ln674_3 = select i1 %icmp_ln674_1, i7 %sub_ln674_4, i7 %sub_ln674_6"   --->   Operation 60 'select' 'select_ln674_3' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln674_7 = sub i7 63, i7 %select_ln674_3"   --->   Operation 61 'sub' 'sub_ln674_7' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (2.55ns)   --->   "%rem_2 = sub i32 %rem_load, i32 %zext_ln1079" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1094->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 62 'sub' 'rem_2' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.70ns)   --->   "%store_ln1094 = store i32 %rem_2, i32 %rem" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1094->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 63 'store' 'store_ln1094' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 1.70>
ST_5 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln1085 = icmp_eq  i32 %rem_load, i32 0" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1085->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 64 'icmp' 'icmp_ln1085' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (2.55ns)   --->   "%sub_ln1086 = sub i32 64, i32 %rem_load" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1086->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 65 'sub' 'sub_ln1086' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1086 = trunc i32 %rem_load" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1086->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 66 'trunc' 'trunc_ln1086' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %sub_ln1086, i32 6, i32 31"   --->   Operation 67 'partselect' 'tmp' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.45ns)   --->   "%icmp_ln674 = icmp_ne  i26 %tmp, i26 0"   --->   Operation 68 'icmp' 'icmp_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %sub_ln1086"   --->   Operation 69 'trunc' 'trunc_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln1090 = add i5 %zext_ln1079_1, i5 31" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1090->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 70 'add' 'add_ln1090' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1090 = sext i5 %add_ln1090" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1090->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 71 'sext' 'sext_ln1090' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1090_1 = sext i5 %add_ln1090" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1090->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 72 'sext' 'sext_ln1090_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1090 = trunc i32 %rem_load" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1090->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 73 'trunc' 'trunc_ln1090' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln674_3 = sub i7 %trunc_ln1090, i7 %sext_ln1090_1"   --->   Operation 74 'sub' 'sub_ln674_3' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 75 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln674_1 = add i7 %sub_ln674_3, i7 63"   --->   Operation 75 'add' 'add_ln674_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 76 [1/1] (2.47ns)   --->   "%icmp_ln414 = icmp_ugt  i32 %rem_load, i32 %sext_ln1090"   --->   Operation 76 'icmp' 'icmp_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %rem_load"   --->   Operation 77 'trunc' 'trunc_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i5 %add_ln1090"   --->   Operation 78 'trunc' 'trunc_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.55ns)   --->   "%rem_1 = add i32 %rem_load, i32 %zext_ln1080" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1091->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 79 'add' 'rem_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.70ns)   --->   "%store_ln1092 = store i32 %rem_1, i32 %rem" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1092->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 80 'store' 'store_ln1092' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 1.70>

State 6 <SV = 5> <Delay = 6.78>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln1068 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1068->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 81 'specpipeline' 'specpipeline_ln1068' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1068 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2073600, i64 1036800" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1068->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln1068' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln1068 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1068->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 83 'specloopname' 'specloopname_ln1068' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%p_Val2_load = load i64 %p_Val2_s"   --->   Operation 84 'load' 'p_Val2_load' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%tmp_13 = partselect i64 @llvm.part.select.i64, i64 %p_Val2_load, i32 63, i32 0"   --->   Operation 85 'partselect' 'tmp_13' <Predicate = (icmp_ln1073 & !icmp_ln1084 & icmp_ln674_1)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.87ns)   --->   "%sub_ln674_5 = sub i7 63, i7 %trunc_ln674_1"   --->   Operation 86 'sub' 'sub_ln674_5' <Predicate = (icmp_ln1073 & !icmp_ln1084 & icmp_ln674_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%select_ln674_4 = select i1 %icmp_ln674_1, i64 %tmp_13, i64 %p_Val2_load"   --->   Operation 87 'select' 'select_ln674_4' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%select_ln674_5 = select i1 %icmp_ln674_1, i7 %sub_ln674_5, i7 %trunc_ln674_1"   --->   Operation 88 'select' 'select_ln674_5' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%zext_ln674_3 = zext i7 %select_ln674_5"   --->   Operation 89 'zext' 'zext_ln674_3' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (4.59ns) (out node of the LUT)   --->   "%lshr_ln674_3 = lshr i64 %select_ln674_4, i64 %zext_ln674_3"   --->   Operation 90 'lshr' 'lshr_ln674_3' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%tmp_8 = partselect i64 @llvm.part.select.i64, i64 %p_Val2_load, i32 63, i32 0"   --->   Operation 91 'partselect' 'tmp_8' <Predicate = (icmp_ln1073 & icmp_ln1084 & icmp_ln674 & !icmp_ln1085)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.87ns)   --->   "%add_ln674 = add i7 %trunc_ln674, i7 65"   --->   Operation 92 'add' 'add_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084 & icmp_ln674 & !icmp_ln1085)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (1.87ns)   --->   "%sub_ln674 = sub i7 63, i7 %trunc_ln674"   --->   Operation 93 'sub' 'sub_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084 & icmp_ln674 & !icmp_ln1085)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.87ns)   --->   "%sub_ln674_1 = sub i7 63, i7 %trunc_ln674"   --->   Operation 94 'sub' 'sub_ln674_1' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln674 & !icmp_ln1085)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_2)   --->   "%select_ln674 = select i1 %icmp_ln674, i7 %add_ln674, i7 %sub_ln674_1"   --->   Operation 95 'select' 'select_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_1 = select i1 %icmp_ln674, i64 %tmp_8, i64 %p_Val2_load"   --->   Operation 96 'select' 'select_ln674_1' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_2 = select i1 %icmp_ln674, i7 %sub_ln674, i7 %trunc_ln674"   --->   Operation 97 'select' 'select_ln674_2' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln674_2 = sub i7 63, i7 %select_ln674"   --->   Operation 98 'sub' 'sub_ln674_2' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%zext_ln674 = zext i7 %select_ln674_2"   --->   Operation 99 'zext' 'zext_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (4.59ns) (out node of the LUT)   --->   "%lshr_ln674 = lshr i64 %select_ln674_1, i64 %zext_ln674"   --->   Operation 100 'lshr' 'lshr_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.73ns)   --->   "%sub_ln414 = sub i4 8, i4 %trunc_ln1086"   --->   Operation 101 'sub' 'sub_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (3.63ns)   --->   "%tmp_15 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %ldata1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'read' 'tmp_15' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln674_2 = zext i7 %add_ln674_1"   --->   Operation 103 'zext' 'zext_ln674_2' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%lshr_ln674_2 = lshr i64 18446744073709551615, i64 %zext_ln674_2"   --->   Operation 104 'lshr' 'lshr_ln674_2' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Result_66 = and i64 %tmp_15, i64 %lshr_ln674_2"   --->   Operation 105 'and' 'p_Result_66' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%tmp_16 = trunc i64 %p_Result_66"   --->   Operation 106 'trunc' 'tmp_16' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.73ns)   --->   "%sub_ln414_1 = sub i4 7, i4 %trunc_ln414"   --->   Operation 107 'sub' 'sub_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084 & icmp_ln414)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i4 %trunc_ln414, i4 %trunc_ln414_1"   --->   Operation 108 'select' 'select_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i4 %trunc_ln414_1, i4 %trunc_ln414"   --->   Operation 109 'select' 'select_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i4 %sub_ln414_1, i4 %trunc_ln414"   --->   Operation 110 'select' 'select_ln414_2' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (1.73ns) (out node of the LUT)   --->   "%sub_ln414_2 = sub i4 7, i4 %select_ln414"   --->   Operation 111 'sub' 'sub_ln414_2' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_1 = zext i4 %select_ln414_2"   --->   Operation 112 'zext' 'zext_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_2 = zext i4 %select_ln414_1"   --->   Operation 113 'zext' 'zext_ln414_2' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i4 %sub_ln414_2"   --->   Operation 114 'zext' 'zext_ln414_3' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (3.14ns) (out node of the LUT)   --->   "%shl_ln414 = shl i8 %tmp_16, i8 %zext_ln414_1"   --->   Operation 115 'shl' 'shl_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i8 255, i8 %zext_ln414_2"   --->   Operation 116 'shl' 'shl_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414_1 = lshr i8 255, i8 %zext_ln414_3"   --->   Operation 117 'lshr' 'lshr_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (2.39ns) (out node of the LUT)   --->   "%and_ln414 = and i8 %shl_ln414_1, i8 %lshr_ln414_1"   --->   Operation 118 'and' 'and_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 2.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln1092 = store i64 %tmp_15, i64 %p_Val2_s" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1092->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 119 'store' 'store_ln1092' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 4.29>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Result_68)   --->   "%zext_ln674_4 = zext i7 %sub_ln674_7"   --->   Operation 120 'zext' 'zext_ln674_4' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Result_68)   --->   "%lshr_ln674_4 = lshr i64 18446744073709551615, i64 %zext_ln674_4"   --->   Operation 121 'lshr' 'lshr_ln674_4' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (3.04ns) (out node of the LUT)   --->   "%p_Result_68 = and i64 %lshr_ln674_3, i64 %lshr_ln674_4"   --->   Operation 122 'and' 'p_Result_68' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 3.04> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%localbuffer_V_6 = trunc i64 %p_Result_68"   --->   Operation 123 'trunc' 'localbuffer_V_6' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ifconv1"   --->   Operation 124 'br' 'br_ln0' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 1.58>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%zext_ln674_1 = zext i7 %sub_ln674_2"   --->   Operation 125 'zext' 'zext_ln674_1' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%lshr_ln674_1 = lshr i64 18446744073709551615, i64 %zext_ln674_1"   --->   Operation 126 'lshr' 'lshr_ln674_1' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Result_s = and i64 %lshr_ln674, i64 %lshr_ln674_1"   --->   Operation 127 'and' 'p_Result_s' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%tmp_14 = trunc i64 %p_Result_s"   --->   Operation 128 'trunc' 'tmp_14' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%zext_ln414 = zext i4 %sub_ln414"   --->   Operation 129 'zext' 'zext_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%lshr_ln414 = lshr i8 255, i8 %zext_ln414"   --->   Operation 130 'lshr' 'lshr_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Result_65 = and i8 %tmp_14, i8 %lshr_ln414"   --->   Operation 131 'and' 'p_Result_65' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%localbuffer_V = select i1 %icmp_ln1085, i8 0, i8 %p_Result_65" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1085->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 132 'select' 'localbuffer_V' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%tmp_12 = partselect i8 @llvm.part.select.i8, i8 %shl_ln414, i32 7, i32 0"   --->   Operation 133 'partselect' 'tmp_12' <Predicate = (icmp_ln1073 & icmp_ln1084 & icmp_ln414)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i8 %tmp_12, i8 %shl_ln414"   --->   Operation 134 'select' 'select_ln414_3' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%xor_ln414 = xor i8 %and_ln414, i8 255"   --->   Operation 135 'xor' 'xor_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln414_1 = and i8 %localbuffer_V, i8 %xor_ln414"   --->   Operation 136 'and' 'and_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 3.04> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%and_ln414_2 = and i8 %select_ln414_3, i8 %and_ln414"   --->   Operation 137 'and' 'and_ln414_2' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Result_67 = or i8 %and_ln414_1, i8 %and_ln414_2"   --->   Operation 138 'or' 'p_Result_67' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (1.58ns)   --->   "%br_ln1092 = br void %_ifconv1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1092->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 139 'br' 'br_ln1092' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 1.58>
ST_7 : Operation 140 [1/1] (1.73ns)   --->   "%sub_ln674_8 = sub i4 8, i4 %last_blk_width_read"   --->   Operation 140 'sub' 'sub_ln674_8' <Predicate = (bLast)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.03>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%localbuffer_V_8 = phi i8 %p_Result_67, void %_ifconv, i8 %localbuffer_V_6, void"   --->   Operation 141 'phi' 'localbuffer_V_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%zext_ln674_5 = zext i4 %sub_ln674_8"   --->   Operation 142 'zext' 'zext_ln674_5' <Predicate = (bLast)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%lshr_ln674_5 = lshr i8 255, i8 %zext_ln674_5"   --->   Operation 143 'lshr' 'lshr_ln674_5' <Predicate = (bLast)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%select_ln1078 = select i1 %bLast, i8 %lshr_ln674_5, i8 255" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1078->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 144 'select' 'select_ln1078' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (2.39ns) (out node of the LUT)   --->   "%localbuffer2_V = and i8 %localbuffer_V_8, i8 %select_ln1078" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1078->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 145 'and' 'localbuffer2_V' <Predicate = true> <Delay = 2.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %in_mat_418, i8 %localbuffer2_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'write' 'write_ln174' <Predicate = (icmp_ln1104)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln1104 = br void %._crit_edge2.i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1104->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 147 'br' 'br_ln1104' <Predicate = (icmp_ln1104)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln1161 = ret" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 148 'ret' 'ret_ln1161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_mat_418]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_bound_per_npc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last_blk_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rem                      (alloca           ) [ 0111111110]
p_Val2_s                 (alloca           ) [ 0111111110]
rows_read                (read             ) [ 0011000000]
cols_bound_per_npc_read  (read             ) [ 0011111110]
last_blk_width_read      (read             ) [ 0011111110]
store_ln1073             (store            ) [ 0000000000]
store_ln1073             (store            ) [ 0000000000]
specinterface_ln0        (specinterface    ) [ 0000000000]
specinterface_ln0        (specinterface    ) [ 0000000000]
specinterface_ln0        (specinterface    ) [ 0000000000]
specinterface_ln0        (specinterface    ) [ 0000000000]
specinterface_ln0        (specinterface    ) [ 0000000000]
last_blk_width_cast2_i   (zext             ) [ 0000000000]
specinterface_ln0        (specinterface    ) [ 0000000000]
specinterface_ln0        (specinterface    ) [ 0000000000]
bound                    (mul              ) [ 0000111110]
sub_i                    (add              ) [ 0000111110]
sub4_i                   (sub              ) [ 0000111110]
add_ln1093               (add              ) [ 0000111110]
br_ln1073                (br               ) [ 0001111110]
j                        (phi              ) [ 0000111110]
i                        (phi              ) [ 0000111110]
add_ln1073               (add              ) [ 0001111110]
zext_ln1053              (zext             ) [ 0000000000]
icmp_ln1073              (icmp             ) [ 0000111110]
br_ln1073                (br               ) [ 0000000000]
bLast                    (icmp             ) [ 0000111110]
icmp_ln1104              (icmp             ) [ 0000111110]
br_ln1104                (br               ) [ 0000000000]
add_ln1105               (add              ) [ 0000000000]
j_4                      (select           ) [ 0001111110]
br_ln0                   (br               ) [ 0001111110]
rem_load                 (load             ) [ 0000000000]
xf_bits_per_clock        (select           ) [ 0000000000]
zext_ln1079              (zext             ) [ 0000000000]
zext_ln1079_1            (zext             ) [ 0000000000]
ptr_width_minus          (select           ) [ 0000000000]
zext_ln1080              (zext             ) [ 0000000000]
icmp_ln1084              (icmp             ) [ 0000111110]
br_ln1084                (br               ) [ 0000000000]
select_ln1093            (select           ) [ 0000000000]
zext_ln1093              (zext             ) [ 0000000000]
sub_ln1093               (sub              ) [ 0000000000]
sub_ln1093_1             (sub              ) [ 0000000000]
icmp_ln674_1             (icmp             ) [ 0000101000]
trunc_ln674_1            (trunc            ) [ 0000101000]
trunc_ln674_2            (trunc            ) [ 0000000000]
sub_ln674_4              (sub              ) [ 0000000000]
sub_ln674_6              (sub              ) [ 0000000000]
select_ln674_3           (select           ) [ 0000000000]
sub_ln674_7              (sub              ) [ 0000101100]
rem_2                    (sub              ) [ 0000000000]
store_ln1094             (store            ) [ 0000000000]
icmp_ln1085              (icmp             ) [ 0000101100]
sub_ln1086               (sub              ) [ 0000000000]
trunc_ln1086             (trunc            ) [ 0000101000]
tmp                      (partselect       ) [ 0000000000]
icmp_ln674               (icmp             ) [ 0000101000]
trunc_ln674              (trunc            ) [ 0000101000]
add_ln1090               (add              ) [ 0000000000]
sext_ln1090              (sext             ) [ 0000000000]
sext_ln1090_1            (sext             ) [ 0000000000]
trunc_ln1090             (trunc            ) [ 0000000000]
sub_ln674_3              (sub              ) [ 0000000000]
add_ln674_1              (add              ) [ 0000101000]
icmp_ln414               (icmp             ) [ 0000101100]
trunc_ln414              (trunc            ) [ 0000101000]
trunc_ln414_1            (trunc            ) [ 0000101000]
rem_1                    (add              ) [ 0000000000]
store_ln1092             (store            ) [ 0000000000]
specpipeline_ln1068      (specpipeline     ) [ 0000000000]
speclooptripcount_ln1068 (speclooptripcount) [ 0000000000]
specloopname_ln1068      (specloopname     ) [ 0000000000]
p_Val2_load              (load             ) [ 0000000000]
tmp_13                   (partselect       ) [ 0000000000]
sub_ln674_5              (sub              ) [ 0000000000]
select_ln674_4           (select           ) [ 0000000000]
select_ln674_5           (select           ) [ 0000000000]
zext_ln674_3             (zext             ) [ 0000000000]
lshr_ln674_3             (lshr             ) [ 0000100100]
tmp_8                    (partselect       ) [ 0000000000]
add_ln674                (add              ) [ 0000000000]
sub_ln674                (sub              ) [ 0000000000]
sub_ln674_1              (sub              ) [ 0000000000]
select_ln674             (select           ) [ 0000000000]
select_ln674_1           (select           ) [ 0000000000]
select_ln674_2           (select           ) [ 0000000000]
sub_ln674_2              (sub              ) [ 0000100100]
zext_ln674               (zext             ) [ 0000000000]
lshr_ln674               (lshr             ) [ 0000100100]
sub_ln414                (sub              ) [ 0000100100]
tmp_15                   (read             ) [ 0000000000]
zext_ln674_2             (zext             ) [ 0000000000]
lshr_ln674_2             (lshr             ) [ 0000000000]
p_Result_66              (and              ) [ 0000000000]
tmp_16                   (trunc            ) [ 0000000000]
sub_ln414_1              (sub              ) [ 0000000000]
select_ln414             (select           ) [ 0000000000]
select_ln414_1           (select           ) [ 0000000000]
select_ln414_2           (select           ) [ 0000000000]
sub_ln414_2              (sub              ) [ 0000000000]
zext_ln414_1             (zext             ) [ 0000000000]
zext_ln414_2             (zext             ) [ 0000000000]
zext_ln414_3             (zext             ) [ 0000000000]
shl_ln414                (shl              ) [ 0000100100]
shl_ln414_1              (shl              ) [ 0000000000]
lshr_ln414_1             (lshr             ) [ 0000000000]
and_ln414                (and              ) [ 0000100100]
store_ln1092             (store            ) [ 0000000000]
zext_ln674_4             (zext             ) [ 0000000000]
lshr_ln674_4             (lshr             ) [ 0000000000]
p_Result_68              (and              ) [ 0000000000]
localbuffer_V_6          (trunc            ) [ 0000111110]
br_ln0                   (br               ) [ 0000111110]
zext_ln674_1             (zext             ) [ 0000000000]
lshr_ln674_1             (lshr             ) [ 0000000000]
p_Result_s               (and              ) [ 0000000000]
tmp_14                   (trunc            ) [ 0000000000]
zext_ln414               (zext             ) [ 0000000000]
lshr_ln414               (lshr             ) [ 0000000000]
p_Result_65              (and              ) [ 0000000000]
localbuffer_V            (select           ) [ 0000000000]
tmp_12                   (partselect       ) [ 0000000000]
select_ln414_3           (select           ) [ 0000000000]
xor_ln414                (xor              ) [ 0000000000]
and_ln414_1              (and              ) [ 0000000000]
and_ln414_2              (and              ) [ 0000000000]
p_Result_67              (or               ) [ 0000111110]
br_ln1092                (br               ) [ 0000111110]
sub_ln674_8              (sub              ) [ 0000100010]
localbuffer_V_8          (phi              ) [ 0000100010]
zext_ln674_5             (zext             ) [ 0000000000]
lshr_ln674_5             (lshr             ) [ 0000000000]
select_ln1078            (select           ) [ 0000000000]
localbuffer2_V           (and              ) [ 0000000000]
write_ln174              (write            ) [ 0000000000]
br_ln1104                (br               ) [ 0000000000]
ret_ln1161               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ldata1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_mat_418">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_418"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols_bound_per_npc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last_blk_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="rem_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_Val2_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="rows_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cols_bound_per_npc_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="last_blk_width_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_15_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln174_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 "/>
</bind>
</comp>

<comp id="139" class="1005" name="j_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="1"/>
<pin id="152" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="31" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="localbuffer_V_8_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="163" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="localbuffer_V_8 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="localbuffer_V_8_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="8" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="localbuffer_V_8/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1093_1/5 sub_ln1086/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="1"/>
<pin id="178" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674/6 sub_ln674_1/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln1073_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1073/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln1073_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1073/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="last_blk_width_cast2_i_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="2"/>
<pin id="196" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_blk_width_cast2_i/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sub_i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sub4_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub4_i/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln1093_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="7" slack="0"/>
<pin id="211" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1093/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln1073_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="31" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1073/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln1053_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1053/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln1073_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="bLast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln1104_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="3"/>
<pin id="237" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1104/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln1105_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1105/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="j_4_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="32" slack="0"/>
<pin id="249" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_4/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="rem_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="4"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem_load/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="xf_bits_per_clock_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="4" slack="4"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln1079_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1079/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln1079_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1079_1/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="ptr_width_minus_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="7" slack="2"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ptr_width_minus/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln1080_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1080/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln1084_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1084/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln1093_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="7" slack="2"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1093/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln1093_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1093/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sub_ln1093_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1093/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln674_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674_1/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln674_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_1/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln674_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_2/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sub_ln674_4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_4/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sub_ln674_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="7" slack="0"/>
<pin id="326" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_6/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln674_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="0" index="2" bw="7" slack="0"/>
<pin id="333" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_3/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sub_ln674_7_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="7" slack="0"/>
<pin id="340" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_7/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="rem_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rem_2/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln1094_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="4"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1094/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln1085_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1085/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln1086_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1086/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="26" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="0"/>
<pin id="369" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln674_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="26" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln674_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln1090_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1090/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln1090_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1090/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln1090_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1090_1/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln1090_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1090/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sub_ln674_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="0" index="1" bw="5" slack="0"/>
<pin id="405" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_3/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln674_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="7" slack="0"/>
<pin id="411" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln674_1/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln414_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="5" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln414_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln414_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_1/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="rem_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="7" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rem_1/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln1092_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="4"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1092/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_Val2_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="5"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_13_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="0" index="1" bw="64" slack="0"/>
<pin id="445" dir="0" index="2" bw="7" slack="0"/>
<pin id="446" dir="0" index="3" bw="1" slack="0"/>
<pin id="447" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln674_5_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="0" index="1" bw="7" slack="1"/>
<pin id="455" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_5/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln674_4_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="64" slack="0"/>
<pin id="460" dir="0" index="2" bw="64" slack="0"/>
<pin id="461" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_4/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln674_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="7" slack="0"/>
<pin id="467" dir="0" index="2" bw="7" slack="1"/>
<pin id="468" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_5/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln674_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_3/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="lshr_ln674_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="0" index="1" bw="7" slack="0"/>
<pin id="477" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_3/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_8_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="0"/>
<pin id="483" dir="0" index="2" bw="7" slack="0"/>
<pin id="484" dir="0" index="3" bw="1" slack="0"/>
<pin id="485" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln674_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="1"/>
<pin id="492" dir="0" index="1" bw="7" slack="0"/>
<pin id="493" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln674/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln674_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="0" index="1" bw="7" slack="0"/>
<pin id="498" dir="0" index="2" bw="7" slack="0"/>
<pin id="499" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln674_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="64" slack="0"/>
<pin id="505" dir="0" index="2" bw="64" slack="0"/>
<pin id="506" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_1/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln674_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="0" index="1" bw="7" slack="0"/>
<pin id="512" dir="0" index="2" bw="7" slack="1"/>
<pin id="513" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_2/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sub_ln674_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="0" index="1" bw="7" slack="0"/>
<pin id="518" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_2/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln674_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="lshr_ln674_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="0" index="1" bw="7" slack="0"/>
<pin id="528" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sub_ln414_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="0" index="1" bw="4" slack="1"/>
<pin id="534" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln674_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="1"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_2/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="lshr_ln674_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="7" slack="0"/>
<pin id="542" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_2/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_Result_66_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="0"/>
<pin id="547" dir="0" index="1" bw="64" slack="0"/>
<pin id="548" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_66/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_16_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sub_ln414_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="0"/>
<pin id="557" dir="0" index="1" bw="4" slack="1"/>
<pin id="558" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_1/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln414_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="0" index="1" bw="4" slack="1"/>
<pin id="563" dir="0" index="2" bw="4" slack="1"/>
<pin id="564" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln414_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="0" index="1" bw="4" slack="1"/>
<pin id="568" dir="0" index="2" bw="4" slack="1"/>
<pin id="569" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln414_2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="4" slack="0"/>
<pin id="573" dir="0" index="2" bw="4" slack="1"/>
<pin id="574" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sub_ln414_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="0"/>
<pin id="578" dir="0" index="1" bw="4" slack="0"/>
<pin id="579" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_2/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln414_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="0"/>
<pin id="584" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln414_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln414_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="0"/>
<pin id="592" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="shl_ln414_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="4" slack="0"/>
<pin id="597" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="shl_ln414_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="4" slack="0"/>
<pin id="603" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_1/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="lshr_ln414_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="4" slack="0"/>
<pin id="609" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414_1/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="and_ln414_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln1092_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="0" index="1" bw="64" slack="5"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1092/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln674_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="2"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_4/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="lshr_ln674_4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="7" slack="0"/>
<pin id="629" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_4/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_Result_68_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="1"/>
<pin id="634" dir="0" index="1" bw="64" slack="0"/>
<pin id="635" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_68/7 "/>
</bind>
</comp>

<comp id="637" class="1004" name="localbuffer_V_6_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="0"/>
<pin id="639" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="localbuffer_V_6/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln674_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="1"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_1/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="lshr_ln674_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="7" slack="0"/>
<pin id="647" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_1/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="p_Result_s_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="1"/>
<pin id="652" dir="0" index="1" bw="64" slack="0"/>
<pin id="653" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_14_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="0"/>
<pin id="657" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln414_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="1"/>
<pin id="661" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="lshr_ln414_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="4" slack="0"/>
<pin id="665" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="p_Result_65_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="0"/>
<pin id="671" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_65/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="localbuffer_V_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="2"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="0" index="2" bw="8" slack="0"/>
<pin id="678" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="localbuffer_V/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_12_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="1"/>
<pin id="684" dir="0" index="2" bw="4" slack="0"/>
<pin id="685" dir="0" index="3" bw="1" slack="0"/>
<pin id="686" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="690" class="1004" name="select_ln414_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="2"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="0" index="2" bw="8" slack="1"/>
<pin id="694" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="xor_ln414_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="1"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="and_ln414_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="8" slack="0"/>
<pin id="704" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="and_ln414_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="0"/>
<pin id="709" dir="0" index="1" bw="8" slack="1"/>
<pin id="710" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/7 "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_Result_67_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="0"/>
<pin id="714" dir="0" index="1" bw="8" slack="0"/>
<pin id="715" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_67/7 "/>
</bind>
</comp>

<comp id="718" class="1004" name="sub_ln674_8_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="4" slack="0"/>
<pin id="720" dir="0" index="1" bw="4" slack="6"/>
<pin id="721" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_8/7 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln674_5_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="1"/>
<pin id="725" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_5/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="lshr_ln674_5_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="4" slack="0"/>
<pin id="729" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_5/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="select_ln1078_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="4"/>
<pin id="734" dir="0" index="1" bw="8" slack="0"/>
<pin id="735" dir="0" index="2" bw="1" slack="0"/>
<pin id="736" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1078/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="localbuffer2_V_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="0"/>
<pin id="741" dir="0" index="1" bw="8" slack="0"/>
<pin id="742" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="localbuffer2_V/8 "/>
</bind>
</comp>

<comp id="746" class="1005" name="rem_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rem "/>
</bind>
</comp>

<comp id="754" class="1005" name="p_Val2_s_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="64" slack="0"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="761" class="1005" name="rows_read_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="766" class="1005" name="cols_bound_per_npc_read_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_read "/>
</bind>
</comp>

<comp id="773" class="1005" name="last_blk_width_read_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="4" slack="2"/>
<pin id="775" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="last_blk_width_read "/>
</bind>
</comp>

<comp id="780" class="1005" name="bound_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="785" class="1005" name="sub_i_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="790" class="1005" name="sub4_i_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="7" slack="2"/>
<pin id="792" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="sub4_i "/>
</bind>
</comp>

<comp id="795" class="1005" name="add_ln1093_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="7" slack="2"/>
<pin id="797" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1093 "/>
</bind>
</comp>

<comp id="800" class="1005" name="add_ln1073_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="31" slack="0"/>
<pin id="802" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1073 "/>
</bind>
</comp>

<comp id="805" class="1005" name="icmp_ln1073_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1073 "/>
</bind>
</comp>

<comp id="809" class="1005" name="bLast_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bLast "/>
</bind>
</comp>

<comp id="817" class="1005" name="icmp_ln1104_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="4"/>
<pin id="819" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1104 "/>
</bind>
</comp>

<comp id="821" class="1005" name="j_4_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="826" class="1005" name="icmp_ln1084_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1084 "/>
</bind>
</comp>

<comp id="830" class="1005" name="icmp_ln674_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln674_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="trunc_ln674_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="7" slack="1"/>
<pin id="838" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="sub_ln674_7_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="7" slack="2"/>
<pin id="844" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln674_7 "/>
</bind>
</comp>

<comp id="847" class="1005" name="icmp_ln1085_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1085 "/>
</bind>
</comp>

<comp id="852" class="1005" name="trunc_ln1086_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="1"/>
<pin id="854" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1086 "/>
</bind>
</comp>

<comp id="857" class="1005" name="icmp_ln674_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln674 "/>
</bind>
</comp>

<comp id="864" class="1005" name="trunc_ln674_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="1"/>
<pin id="866" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="871" class="1005" name="add_ln674_1_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="7" slack="1"/>
<pin id="873" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln674_1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="icmp_ln414_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="1"/>
<pin id="878" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln414 "/>
</bind>
</comp>

<comp id="884" class="1005" name="trunc_ln414_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="4" slack="1"/>
<pin id="886" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414 "/>
</bind>
</comp>

<comp id="892" class="1005" name="trunc_ln414_1_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="4" slack="1"/>
<pin id="894" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_1 "/>
</bind>
</comp>

<comp id="898" class="1005" name="lshr_ln674_3_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="64" slack="1"/>
<pin id="900" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln674_3 "/>
</bind>
</comp>

<comp id="903" class="1005" name="sub_ln674_2_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="7" slack="1"/>
<pin id="905" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln674_2 "/>
</bind>
</comp>

<comp id="908" class="1005" name="lshr_ln674_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="64" slack="1"/>
<pin id="910" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln674 "/>
</bind>
</comp>

<comp id="913" class="1005" name="sub_ln414_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="4" slack="1"/>
<pin id="915" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln414 "/>
</bind>
</comp>

<comp id="918" class="1005" name="shl_ln414_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="1"/>
<pin id="920" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln414 "/>
</bind>
</comp>

<comp id="924" class="1005" name="and_ln414_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="1"/>
<pin id="926" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln414 "/>
</bind>
</comp>

<comp id="930" class="1005" name="localbuffer_V_6_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="1"/>
<pin id="932" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="localbuffer_V_6 "/>
</bind>
</comp>

<comp id="935" class="1005" name="p_Result_67_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="1"/>
<pin id="937" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_67 "/>
</bind>
</comp>

<comp id="940" class="1005" name="sub_ln674_8_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="4" slack="1"/>
<pin id="942" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln674_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="84" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="98" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="194" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="194" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="154" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="154" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="143" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="143" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="143" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="229" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="239" pin="2"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="257" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="257" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="271" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="253" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="263" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="287" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="253" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="170" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="170" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="297" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="309" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="313" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="309" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="303" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="317" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="323" pin="2"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="329" pin="3"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="253" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="263" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="253" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="18" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="253" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="54" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="170" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="56" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="378"><net_src comp="364" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="60" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="170" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="267" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="62" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="384" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="253" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="394" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="253" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="390" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="253" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="384" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="253" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="277" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="448"><net_src comp="78" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="80" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="18" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="442" pin="4"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="439" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="452" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="464" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="457" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="78" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="439" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="80" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="18" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="494"><net_src comp="82" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="175" pin="2"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="480" pin="4"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="439" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="175" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="40" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="495" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="509" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="502" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="46" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="543"><net_src comp="86" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="126" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="88" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="575"><net_src comp="555" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="88" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="560" pin="3"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="570" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="565" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="576" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="551" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="582" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="90" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="586" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="90" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="590" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="600" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="126" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="630"><net_src comp="86" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="623" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="632" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="648"><net_src comp="86" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="650" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="666"><net_src comp="90" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="659" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="655" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="662" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="92" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="680"><net_src comp="668" pin="2"/><net_sink comp="674" pin=2"/></net>

<net id="687"><net_src comp="94" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="96" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="689"><net_src comp="18" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="695"><net_src comp="681" pin="4"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="90" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="674" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="690" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="701" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="707" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="46" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="730"><net_src comp="90" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="723" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="737"><net_src comp="726" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="738"><net_src comp="90" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="743"><net_src comp="164" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="732" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="739" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="749"><net_src comp="100" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="757"><net_src comp="104" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="764"><net_src comp="108" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="769"><net_src comp="114" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="772"><net_src comp="766" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="776"><net_src comp="120" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="779"><net_src comp="773" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="783"><net_src comp="190" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="788"><net_src comp="197" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="793"><net_src comp="202" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="798"><net_src comp="208" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="803"><net_src comp="214" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="808"><net_src comp="224" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="229" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="820"><net_src comp="234" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="245" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="829"><net_src comp="281" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="303" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="839"><net_src comp="309" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="845"><net_src comp="337" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="850"><net_src comp="354" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="855"><net_src comp="360" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="860"><net_src comp="374" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="867"><net_src comp="380" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="874"><net_src comp="408" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="879"><net_src comp="414" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="883"><net_src comp="876" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="887"><net_src comp="420" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="890"><net_src comp="884" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="891"><net_src comp="884" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="895"><net_src comp="424" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="901"><net_src comp="474" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="906"><net_src comp="515" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="911"><net_src comp="525" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="916"><net_src comp="531" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="921"><net_src comp="594" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="927"><net_src comp="612" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="933"><net_src comp="637" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="938"><net_src comp="712" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="943"><net_src comp="718" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="723" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_mat_418 | {8 }
 - Input state : 
	Port: AxiStream2MatStream : ldata1 | {6 }
	Port: AxiStream2MatStream : rows | {1 }
	Port: AxiStream2MatStream : cols_bound_per_npc | {1 }
	Port: AxiStream2MatStream : last_blk_width | {1 }
  - Chain level:
	State 1
		store_ln1073 : 1
		store_ln1073 : 1
	State 2
	State 3
		sub4_i : 1
		add_ln1093 : 1
	State 4
		add_ln1073 : 1
		zext_ln1053 : 1
		icmp_ln1073 : 2
		br_ln1073 : 3
		bLast : 1
		icmp_ln1104 : 1
		br_ln1104 : 2
		add_ln1105 : 1
		j_4 : 2
	State 5
		zext_ln1079 : 1
		zext_ln1079_1 : 1
		zext_ln1080 : 1
		icmp_ln1084 : 2
		br_ln1084 : 3
		zext_ln1093 : 1
		sub_ln1093 : 2
		sub_ln1093_1 : 1
		icmp_ln674_1 : 3
		trunc_ln674_1 : 2
		trunc_ln674_2 : 3
		sub_ln674_4 : 4
		sub_ln674_6 : 4
		select_ln674_3 : 5
		sub_ln674_7 : 6
		rem_2 : 2
		store_ln1094 : 3
		icmp_ln1085 : 1
		sub_ln1086 : 1
		trunc_ln1086 : 1
		tmp : 2
		icmp_ln674 : 3
		trunc_ln674 : 2
		add_ln1090 : 2
		sext_ln1090 : 3
		sext_ln1090_1 : 3
		trunc_ln1090 : 1
		sub_ln674_3 : 4
		add_ln674_1 : 5
		icmp_ln414 : 4
		trunc_ln414 : 1
		trunc_ln414_1 : 3
		rem_1 : 2
		store_ln1092 : 3
	State 6
		tmp_13 : 1
		select_ln674_4 : 2
		select_ln674_5 : 1
		zext_ln674_3 : 2
		lshr_ln674_3 : 3
		tmp_8 : 1
		select_ln674 : 1
		select_ln674_1 : 2
		select_ln674_2 : 1
		sub_ln674_2 : 2
		zext_ln674 : 2
		lshr_ln674 : 3
		lshr_ln674_2 : 1
		p_Result_66 : 2
		tmp_16 : 2
		select_ln414_2 : 1
		sub_ln414_2 : 1
		zext_ln414_1 : 2
		zext_ln414_2 : 1
		zext_ln414_3 : 2
		shl_ln414 : 3
		shl_ln414_1 : 2
		lshr_ln414_1 : 3
		and_ln414 : 4
	State 7
		lshr_ln674_4 : 1
		p_Result_68 : 2
		localbuffer_V_6 : 2
		lshr_ln674_1 : 1
		p_Result_s : 2
		tmp_14 : 2
		lshr_ln414 : 1
		p_Result_65 : 3
		localbuffer_V : 3
		select_ln414_3 : 1
		and_ln414_1 : 4
		and_ln414_2 : 2
		p_Result_67 : 4
	State 8
		lshr_ln674_5 : 1
		select_ln1078 : 2
		localbuffer2_V : 3
		write_ln174 : 3
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |         lshr_ln674_3_fu_474         |    0    |    0    |   182   |
|          |          lshr_ln674_fu_525          |    0    |    0    |   182   |
|          |         lshr_ln674_2_fu_539         |    0    |    0    |    15   |
|   lshr   |         lshr_ln414_1_fu_606         |    0    |    0    |    9    |
|          |         lshr_ln674_4_fu_626         |    0    |    0    |    15   |
|          |         lshr_ln674_1_fu_644         |    0    |    0    |    15   |
|          |          lshr_ln414_fu_662          |    0    |    0    |    9    |
|          |         lshr_ln674_5_fu_726         |    0    |    0    |    9    |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_170             |    0    |    0    |    39   |
|          |              grp_fu_175             |    0    |    0    |    14   |
|          |            sub4_i_fu_202            |    0    |    0    |    14   |
|          |          sub_ln1093_fu_297          |    0    |    0    |    39   |
|          |          sub_ln674_4_fu_317         |    0    |    0    |    14   |
|          |          sub_ln674_6_fu_323         |    0    |    0    |    14   |
|          |          sub_ln674_7_fu_337         |    0    |    0    |    14   |
|    sub   |             rem_2_fu_343            |    0    |    0    |    39   |
|          |          sub_ln674_3_fu_402         |    0    |    0    |    7    |
|          |          sub_ln674_5_fu_452         |    0    |    0    |    14   |
|          |          sub_ln674_2_fu_515         |    0    |    0    |    14   |
|          |           sub_ln414_fu_531          |    0    |    0    |    13   |
|          |          sub_ln414_1_fu_555         |    0    |    0    |    13   |
|          |          sub_ln414_2_fu_576         |    0    |    0    |    13   |
|          |          sub_ln674_8_fu_718         |    0    |    0    |    13   |
|----------|-------------------------------------|---------|---------|---------|
|          |              j_4_fu_245             |    0    |    0    |    32   |
|          |       xf_bits_per_clock_fu_257      |    0    |    0    |    4    |
|          |        ptr_width_minus_fu_271       |    0    |    0    |    7    |
|          |         select_ln1093_fu_287        |    0    |    0    |    7    |
|          |        select_ln674_3_fu_329        |    0    |    0    |    7    |
|          |        select_ln674_4_fu_457        |    0    |    0    |    64   |
|          |        select_ln674_5_fu_464        |    0    |    0    |    7    |
|  select  |         select_ln674_fu_495         |    0    |    0    |    7    |
|          |        select_ln674_1_fu_502        |    0    |    0    |    64   |
|          |        select_ln674_2_fu_509        |    0    |    0    |    7    |
|          |         select_ln414_fu_560         |    0    |    0    |    4    |
|          |        select_ln414_1_fu_565        |    0    |    0    |    4    |
|          |        select_ln414_2_fu_570        |    0    |    0    |    4    |
|          |         localbuffer_V_fu_674        |    0    |    0    |    8    |
|          |        select_ln414_3_fu_690        |    0    |    0    |    8    |
|          |         select_ln1078_fu_732        |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|
|          |          p_Result_66_fu_545         |    0    |    0    |    64   |
|          |           and_ln414_fu_612          |    0    |    0    |    8    |
|          |          p_Result_68_fu_632         |    0    |    0    |    64   |
|    and   |          p_Result_s_fu_650          |    0    |    0    |    64   |
|          |          p_Result_65_fu_668         |    0    |    0    |    8    |
|          |          and_ln414_1_fu_701         |    0    |    0    |    8    |
|          |          and_ln414_2_fu_707         |    0    |    0    |    8    |
|          |        localbuffer2_V_fu_739        |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|
|    mul   |              grp_fu_190             |    0    |   165   |    50   |
|----------|-------------------------------------|---------|---------|---------|
|          |             sub_i_fu_197            |    0    |    0    |    39   |
|          |          add_ln1093_fu_208          |    0    |    0    |    14   |
|          |          add_ln1073_fu_214          |    0    |    0    |    38   |
|    add   |          add_ln1105_fu_239          |    0    |    0    |    39   |
|          |          add_ln1090_fu_384          |    0    |    0    |    13   |
|          |          add_ln674_1_fu_408         |    0    |    0    |    7    |
|          |             rem_1_fu_428            |    0    |    0    |    39   |
|          |           add_ln674_fu_490          |    0    |    0    |    14   |
|----------|-------------------------------------|---------|---------|---------|
|          |          icmp_ln1073_fu_224         |    0    |    0    |    18   |
|          |             bLast_fu_229            |    0    |    0    |    18   |
|          |          icmp_ln1104_fu_234         |    0    |    0    |    18   |
|   icmp   |          icmp_ln1084_fu_281         |    0    |    0    |    18   |
|          |         icmp_ln674_1_fu_303         |    0    |    0    |    18   |
|          |          icmp_ln1085_fu_354         |    0    |    0    |    18   |
|          |          icmp_ln674_fu_374          |    0    |    0    |    16   |
|          |          icmp_ln414_fu_414          |    0    |    0    |    18   |
|----------|-------------------------------------|---------|---------|---------|
|    shl   |           shl_ln414_fu_594          |    0    |    0    |    17   |
|          |          shl_ln414_1_fu_600         |    0    |    0    |    9    |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |           xor_ln414_fu_696          |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|
|    or    |          p_Result_67_fu_712         |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|
|          |        rows_read_read_fu_108        |    0    |    0    |    0    |
|   read   | cols_bound_per_npc_read_read_fu_114 |    0    |    0    |    0    |
|          |   last_blk_width_read_read_fu_120   |    0    |    0    |    0    |
|          |          tmp_15_read_fu_126         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |       write_ln174_write_fu_132      |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |    last_blk_width_cast2_i_fu_194    |    0    |    0    |    0    |
|          |          zext_ln1053_fu_220         |    0    |    0    |    0    |
|          |          zext_ln1079_fu_263         |    0    |    0    |    0    |
|          |         zext_ln1079_1_fu_267        |    0    |    0    |    0    |
|          |          zext_ln1080_fu_277         |    0    |    0    |    0    |
|          |          zext_ln1093_fu_293         |    0    |    0    |    0    |
|          |         zext_ln674_3_fu_470         |    0    |    0    |    0    |
|   zext   |          zext_ln674_fu_521          |    0    |    0    |    0    |
|          |         zext_ln674_2_fu_536         |    0    |    0    |    0    |
|          |         zext_ln414_1_fu_582         |    0    |    0    |    0    |
|          |         zext_ln414_2_fu_586         |    0    |    0    |    0    |
|          |         zext_ln414_3_fu_590         |    0    |    0    |    0    |
|          |         zext_ln674_4_fu_623         |    0    |    0    |    0    |
|          |         zext_ln674_1_fu_641         |    0    |    0    |    0    |
|          |          zext_ln414_fu_659          |    0    |    0    |    0    |
|          |         zext_ln674_5_fu_723         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |         trunc_ln674_1_fu_309        |    0    |    0    |    0    |
|          |         trunc_ln674_2_fu_313        |    0    |    0    |    0    |
|          |         trunc_ln1086_fu_360         |    0    |    0    |    0    |
|          |          trunc_ln674_fu_380         |    0    |    0    |    0    |
|   trunc  |         trunc_ln1090_fu_398         |    0    |    0    |    0    |
|          |          trunc_ln414_fu_420         |    0    |    0    |    0    |
|          |         trunc_ln414_1_fu_424        |    0    |    0    |    0    |
|          |            tmp_16_fu_551            |    0    |    0    |    0    |
|          |        localbuffer_V_6_fu_637       |    0    |    0    |    0    |
|          |            tmp_14_fu_655            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |              tmp_fu_364             |    0    |    0    |    0    |
|partselect|            tmp_13_fu_442            |    0    |    0    |    0    |
|          |             tmp_8_fu_480            |    0    |    0    |    0    |
|          |            tmp_12_fu_681            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   sext   |          sext_ln1090_fu_390         |    0    |    0    |    0    |
|          |         sext_ln1090_1_fu_394        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    0    |   165   |   1621  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln1073_reg_800      |   31   |
|       add_ln1093_reg_795      |    7   |
|      add_ln674_1_reg_871      |    7   |
|       and_ln414_reg_924       |    8   |
|         bLast_reg_809         |    1   |
|         bound_reg_780         |   32   |
|cols_bound_per_npc_read_reg_766|   32   |
|           i_reg_150           |   31   |
|      icmp_ln1073_reg_805      |    1   |
|      icmp_ln1084_reg_826      |    1   |
|      icmp_ln1085_reg_847      |    1   |
|      icmp_ln1104_reg_817      |    1   |
|       icmp_ln414_reg_876      |    1   |
|      icmp_ln674_1_reg_830     |    1   |
|       icmp_ln674_reg_857      |    1   |
|          j_4_reg_821          |   32   |
|           j_reg_139           |   32   |
|  last_blk_width_read_reg_773  |    4   |
|    localbuffer_V_6_reg_930    |    8   |
|    localbuffer_V_8_reg_161    |    8   |
|      lshr_ln674_3_reg_898     |   64   |
|       lshr_ln674_reg_908      |   64   |
|      p_Result_67_reg_935      |    8   |
|        p_Val2_s_reg_754       |   64   |
|          rem_reg_746          |   32   |
|       rows_read_reg_761       |   32   |
|       shl_ln414_reg_918       |    8   |
|         sub4_i_reg_790        |    7   |
|         sub_i_reg_785         |   32   |
|       sub_ln414_reg_913       |    4   |
|      sub_ln674_2_reg_903      |    7   |
|      sub_ln674_7_reg_842      |    7   |
|      sub_ln674_8_reg_940      |    4   |
|      trunc_ln1086_reg_852     |    4   |
|     trunc_ln414_1_reg_892     |    4   |
|      trunc_ln414_reg_884      |    4   |
|     trunc_ln674_1_reg_836     |    7   |
|      trunc_ln674_reg_864      |    7   |
+-------------------------------+--------+
|             Total             |   599  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   165  |  1621  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   599  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   764  |  1621  |
+-----------+--------+--------+--------+
