Circuit: * D:\Uli\FIUBA\Materias\Diseño de Circuitos\TP\Circuit-Design\Regulador_completo\Regulador_completo_v5_average.asc

M2: all pins shorted together -- ignoring.
WARNING: Node N001 is floating.

Early termination of direct N-R iteration.
Direct Newton iteration failed to find .op point.  (Use ".option noopiter" to skip.)
Starting Gmin stepping
Gmin = 10
Gmin = 1.07374
Gmin = 0.115292
Gmin = 0.0123794
Gmin = 0.00132923
Gmin = 0.000142725
vernier = 0.5
vernier = 0.25
Gmin = 4.4017e-005
vernier = 0.125
vernier = 0.0625
vernier = 0.03125
vernier = 0.015625
Gmin = 4.4307e-005
vernier = 0.0078125
vernier = 0.00390625
vernier = 0.00195313
vernier = 0.000976563
Gmin = 4.40485e-005
vernier = 0.000488281
Gmin = 0
Gmin stepping failed

Starting source stepping with srcstepmethod=0
Source Step = 3.0303%
Singular matrix:  Check node u4:5
   Iteration No. 3
Singular matrix:  Check nodes u5:6 and u6:6
   Iteration No. 1
Singular matrix:  Check nodes u6:6 and u7:6
   Iteration No. 1
Singular matrix:  Check nodes u6:6 and u7:6
   Iteration No. 1
Singular matrix:  Check node u6:6
   Iteration No. 1
Singular matrix:  Check node u6:6
   Iteration No. 1
Singular matrix:  Check node u4:5
   Iteration No. 1
Singular matrix:  Check node u4:5
   Iteration No. 1
Starting source stepping with srcstepmethod=1
Source Step = 3.0303%
Singular matrix:  Check node u3:6
   Iteration No. 3
Source stepping failed

Pseudo Transient failed in finding the operating point at 5 µs.
Trouble finding operating point....skipping operating point for Transient analysis.
Ignoring empty pin current: Ix(u9:5)
Changing Tseed to 1e-007
Changing Tseed to 1e-009
Changing Tseed to 1e-006
Changing Tseed to 1e-010
Changing Tseed to 1e-005
Changing Tseed to 1e-011
Changing Tseed to 0.0001
Changing Tseed to 1e-012
Changing Tseed to 0.001
Changing Tseed to 1e-013
Changing Tseed to 0.01
Changing Tseed to 1e-014
Fatal Error: Analysis:  Time step too small; initial timepoint: trouble with fds6685-instance m1

