$date
	Sun Oct 23 05:50:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#181217
b1101 !
1"
#181218
b1101 &
b1101 %
1$
#181219
0"
#181222
b101000 &
b101000 %
#181226
b10100 &
b10100 %
#181230
b1010 &
b1010 %
#181234
b101 &
b101 %
#181238
b10000 &
b10000 %
#181242
b1000 &
b1000 %
#181246
b100 &
b100 %
#181250
b10 &
b10 %
#181254
b1 &
1#
b1 %
#181258
b0 &
b0 %
0#
0$
#1189050
b1000 &
b1000 %
1$
b1000 !
1"
#1189051
0"
#1189054
b100 &
b100 %
#1189058
b10 &
b10 %
#1189062
b1 &
1#
b1 %
#1189066
b0 &
b0 %
0#
0$
#2135569
b10010 !
1"
#2135570
b10010 &
b10010 %
1$
#2135571
0"
#2135574
b1001 &
b1001 %
#2135578
b11100 &
b11100 %
#2135582
b1110 &
b1110 %
#2135586
b111 &
b111 %
#2135590
b10110 &
b10110 %
#2135594
b1011 &
b1011 %
#2135598
b100010 &
b100010 %
#2135602
b10001 &
b10001 %
#2135606
b110100 &
b110100 %
#2135610
b11010 &
b11010 %
#2135614
b1101 &
b1101 %
#2135618
b101000 &
b101000 %
#2135622
b10100 &
b10100 %
#2135626
b1010 &
b1010 %
#2135630
b101 &
b101 %
#2135634
b10000 &
b10000 %
#2135638
b1000 &
b1000 %
#2135642
b100 &
b100 %
#2135646
b10 &
b10 %
#2135650
b1 &
b1 %
1#
#2135654
b0 &
0#
b0 %
0$
#4500012
