C:\lscc\iCEcube2.2020.12\synpbase\bin64\c_hdl.exe  -osyn  D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\synwork\DividerFPGA_comp.srs  -hdllog  D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\synlog\DividerFPGA_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -primux -fixsmult -infer_seqShift -ice -sdff_counter -nram -divnmod -nostructver   -I D:\Icecube\DividerFPGA\DividerFPGA\  -I C:\lscc\iCEcube2.2020.12\synpbase\lib   -v2001  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -encrypt  -pro  -dmgen  D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\Icecube\DividerFPGA\top.v -lib work D:\Icecube\DividerFPGA\counter16.v -lib work D:\Icecube\DividerFPGA\sr16.v 
rc:0 success:1 runtime:2
file:D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\synwork\DividerFPGA_comp.srs|io:o|time:1690981765|size:4648|exec:0
file:D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\synlog\DividerFPGA_compiler.srr|io:o|time:1690981765|size:4101|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1673531553|size:224837|exec:0
file:D:\Icecube\DividerFPGA\top.v|io:i|time:1690981729|size:3085|exec:0
file:D:\Icecube\DividerFPGA\counter16.v|io:i|time:1687701771|size:862|exec:0
file:D:\Icecube\DividerFPGA\sr16.v|io:i|time:1687701041|size:790|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\c_hdl.exe|io:i|time:1673531550|size:1338368|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\c_hdl.exe|io:i|time:1673531551|size:1754112|exec:1
