# Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/airport.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:15 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/airport.sv 
# -- Compiling module airport
# -- Compiling module airport_testbench
# 
# Top level modules:
# 	airport_testbench
# End time: 14:11:15 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/bitcompare.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:16 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:11:16 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/DE1_SoC.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:16 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:11:16 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/digit_scan.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:17 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/digit_scan.sv 
# -- Compiling module digit_scan
# -- Compiling module digit_scan_testbench
# 
# Top level modules:
# 	digit_scan_testbench
# End time: 14:11:17 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/digitDisplay.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:18 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/digitDisplay.sv 
# -- Compiling module digitDisplay
# -- Compiling module digitDisplay_testbench
# 
# Top level modules:
# 	digitDisplay_testbench
# End time: 14:11:18 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/discounted.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:19 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/discounted.sv 
# -- Compiling module discounted
# -- Compiling module discounted_testbench
# 
# Top level modules:
# 	discounted_testbench
# End time: 14:11:19 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/lsfr.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:19 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:11:20 on Feb 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/mux2_1.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:20 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:11:20 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/mux4_1.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:21 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:11:21 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/register.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:22 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 14:11:22 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/seg7.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:23 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:11:23 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/simple.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:23 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 14:11:23 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/stolen.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:24 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/stolen.sv 
# -- Compiling module stolen
# -- Compiling module stolen_testbench
# 
# Top level modules:
# 	stolen_testbench
# End time: 14:11:24 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/storeDisplay.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:25 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/storeDisplay.sv 
# -- Compiling module storeDisplay
# -- Compiling module storeDisplay_testbench
# 
# Top level modules:
# 	storeDisplay_testbench
# End time: 14:11:25 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/tow_count.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:25 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:11:25 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/tow_delegator.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:26 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:11:26 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/tow_input.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:27 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:11:27 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/tow_score.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:11:27 on Feb 23,2017
# vlog -reportprogress 300 -work work C:/Users/caravk/ee271lab/tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:11:27 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:13:23 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:13:24 on Feb 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:13:24 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:13:24 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:13:24 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:13:24 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:13:24 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:13:24 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:13:24 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:13:24 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:13:24 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:13:24 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:13:24 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:13:24 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:13:24 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:13:24 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui 
# Start time: 14:13:24 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(119)
#    Time: 3350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 119
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 119
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:16:43 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# ** Error: ./DE1_SoC.sv(63): near ")": syntax error, unexpected ')'
# -- Compiling module DE1_SoC_testbench
# End time: 14:16:43 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/altera/14.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:17:09 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:17:09 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:17:09 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:17:09 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:17:09 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:17:10 on Feb 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:17:10 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:17:10 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:17:10 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:17:10 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:17:10 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:17:10 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:17:10 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:17:11 on Feb 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:17:11 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:17:11 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:17:11 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# ** Warning: (vsim-3839) ./DE1_SoC.sv(84): Variable '/DE1_SoC_testbench/LEDR', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(75).
# 
#         Region: /DE1_SoC_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(120)
#    Time: 3350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 120
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 120
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:18:40 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:18:40 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:18:40 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:18:40 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:18:40 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:18:40 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:18:40 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:18:40 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:18:40 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:18:41 on Feb 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:18:41 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:18:41 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:18:41 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:18:41 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:18:41 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:18:41 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:18:41 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# ** Warning: (vsim-3839) ./DE1_SoC.sv(84): Variable '/DE1_SoC_testbench/LEDR', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(75).
# 
#         Region: /DE1_SoC_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(120)
#    Time: 3350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 120
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 120
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:19:29 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:19:29 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:19:29 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:19:29 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:19:29 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:19:29 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:19:29 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:19:29 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:19:29 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:19:29 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:19:29 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:19:29 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:19:29 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:19:29 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:19:29 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:19:29 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:19:30 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# ** Warning: (vsim-3839) ./DE1_SoC.sv(87): Variable '/DE1_SoC_testbench/LEDR', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(75).
# 
#         Region: /DE1_SoC_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(121)
#    Time: 3350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 121
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 121
# MACRO ./runlab.do PAUSED at line 32
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee271lab/main_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:30:16 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:30:16 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:30:16 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:30:16 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:30:16 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:30:16 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:30:16 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:30:16 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:30:16 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:30:16 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:30:16 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:30:16 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:30:16 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:30:16 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:30:16 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:30:16 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:30:17 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# ** Warning: (vsim-3839) ./DE1_SoC.sv(87): Variable '/DE1_SoC_testbench/LEDR', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(75).
# 
#         Region: /DE1_SoC_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(130)
#    Time: 4250 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 130
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 130
# MACRO ./runlab.do PAUSED at line 32
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee271lab/main_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:37:44 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:37:44 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:37:44 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:37:44 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:37:44 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:37:44 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:37:44 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:37:44 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:37:44 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:37:44 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:37:44 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:37:44 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:37:44 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:37:44 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:37:44 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:37:44 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:37:45 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# ** Warning: (vsim-3839) ./DE1_SoC.sv(87): Variable '/DE1_SoC_testbench/LEDR', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(75).
# 
#         Region: /DE1_SoC_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(141)
#    Time: 5350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# MACRO ./runlab.do PAUSED at line 32
add wave -position 0  sim:/DE1_SoC_testbench/CLOCK_50
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee271lab/main_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:38:38 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:38:38 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:38:38 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:38:38 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:38:38 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:38:38 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:38:38 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:38:38 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:38:38 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:38:38 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:38:38 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:38:39 on Feb 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:38:39 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:38:39 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:38:39 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:38:39 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:38:39 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# ** Warning: (vsim-3839) ./DE1_SoC.sv(87): Variable '/DE1_SoC_testbench/LEDR', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(75).
# 
#         Region: /DE1_SoC_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(141)
#    Time: 5350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:39:36 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:39:36 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:39:36 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:39:36 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:39:36 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:39:36 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:39:36 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:39:36 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:39:36 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:39:37 on Feb 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:39:37 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:39:37 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:39:37 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:39:37 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:39:37 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:39:37 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:39:37 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# ** Warning: (vsim-3839) ./DE1_SoC.sv(87): Variable '/DE1_SoC_testbench/LEDR', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(75).
# 
#         Region: /DE1_SoC_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(141)
#    Time: 5350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:14 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:41:14 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:14 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:41:14 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:14 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:41:14 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:14 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:41:14 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:14 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:41:14 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:14 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:41:14 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:14 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:41:14 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:14 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:41:15 on Feb 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:41:15 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# ** Warning: (vsim-3839) ./DE1_SoC.sv(87): Variable '/DE1_SoC_testbench/LEDR', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(75).
# 
#         Region: /DE1_SoC_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(141)
#    Time: 5350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# MACRO ./runlab.do PAUSED at line 32
do runlab.don
# Cannot open macro file: runlab.don
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:53 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:41:53 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:53 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:41:53 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:53 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:41:53 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:53 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:41:53 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:53 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:41:53 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:53 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:41:53 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:53 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:41:53 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:41:53 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:41:53 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:41:54 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# ** Warning: (vsim-3839) ./DE1_SoC.sv(87): Variable '/DE1_SoC_testbench/LEDR', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(75).
# 
#         Region: /DE1_SoC_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(141)
#    Time: 5350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:20 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:42:20 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:20 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:42:20 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:20 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:42:20 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:20 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:42:20 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:20 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:42:21 on Feb 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:21 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:42:21 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:21 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:42:21 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:21 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:42:21 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:42:21 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# ** Warning: (vsim-3839) ./DE1_SoC.sv(87): Variable '/DE1_SoC_testbench/LEDR', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(75).
# 
#         Region: /DE1_SoC_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(141)
#    Time: 5350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# MACRO ./runlab.do PAUSED at line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:46 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:42:46 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:46 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:42:46 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:46 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:42:46 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:46 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:42:46 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:46 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:42:46 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:46 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:42:46 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:46 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:42:46 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:42:46 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:42:46 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:42:47 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# ** Warning: (vsim-3839) ./DE1_SoC.sv(87): Variable '/DE1_SoC_testbench/LEDR', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(75).
# 
#         Region: /DE1_SoC_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(141)
#    Time: 5350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# MACRO ./runlab.do PAUSED at line 32
add wave -position end sim:/DE1_SoC_testbench/dut/cyber_input/*
add wave -position end sim:/DE1_SoC_testbench/dut/comp/*
add wave -position end sim:/DE1_SoC_testbench/dut/p1/*
add wave -position end sim:/DE1_SoC_testbench/dut/del/*
add wave -position end sim:/DE1_SoC_testbench/dut/sc1/*
add wave -position end sim:/DE1_SoC_testbench/dut/sc2/*
add wave -position end sim:/DE1_SoC_testbench/dut/c1/*
add wave -position end sim:/DE1_SoC_testbench/dut/c2/*
add wave -position end sim:/DE1_SoC_testbench/dut/hexPlayer/*
add wave -position end sim:/DE1_SoC_testbench/dut/hexCyber/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee271lab/main_wave.do
do runlab_comp.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:57:05 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:57:05 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:57:05 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:57:05 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:57:06 on Feb 23,2017
# Loading sv_std.std
# Loading work.bitcompare_testbench
# Loading work.bitcompare
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab_lsfr.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:57:41 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:57:41 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:57:41 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:57:41 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:57:41 on Feb 23,2017
# Loading sv_std.std
# Loading work.lsfr_testbench
# Loading work.lsfr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./lsfr.sv(45)
#    Time: 102350 ps  Iteration: 1  Instance: /lsfr_testbench
# Break in Module lsfr_testbench at ./lsfr.sv line 45
# Simulation Breakpoint: Break in Module lsfr_testbench at ./lsfr.sv line 45
# MACRO ./runlab_lsfr.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:58:02 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 14:58:02 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:58:02 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 14:58:02 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:58:02 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 14:58:02 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:58:02 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 14:58:02 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:58:02 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 14:58:02 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:58:02 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 14:58:02 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:58:02 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 14:58:02 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 14:58:02 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 14:58:02 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:58:03 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# ** Warning: (vsim-3839) ./DE1_SoC.sv(87): Variable '/DE1_SoC_testbench/LEDR', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(75).
# 
#         Region: /DE1_SoC_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(141)
#    Time: 5350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# MACRO ./runlab.do PAUSED at line 32
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee271lab/main_wave.do
do runlab_count.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:17:01 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 15:17:01 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:17:01 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 15:17:02 on Feb 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:17:02 on Feb 23,2017
# Loading sv_std.std
# Loading work.tow_count_testbench
# Loading work.tow_count
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./tow_count.sv(96)
#    Time: 750 ps  Iteration: 1  Instance: /tow_count_testbench
# Break in Module tow_count_testbench at ./tow_count.sv line 96
# Simulation Breakpoint: Break in Module tow_count_testbench at ./tow_count.sv line 96
# MACRO ./runlab_count.do PAUSED at line 26
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:33:41 on Feb 23,2017
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 15:33:41 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:33:41 on Feb 23,2017
# vlog -reportprogress 300 ./tow_count.sv 
# -- Compiling module tow_count
# -- Compiling module tow_count_testbench
# 
# Top level modules:
# 	tow_count_testbench
# End time: 15:33:41 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:33:41 on Feb 23,2017
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 15:33:41 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:33:41 on Feb 23,2017
# vlog -reportprogress 300 ./lsfr.sv 
# -- Compiling module lsfr
# -- Compiling module lsfr_testbench
# 
# Top level modules:
# 	lsfr_testbench
# End time: 15:33:41 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:33:41 on Feb 23,2017
# vlog -reportprogress 300 ./bitcompare.sv 
# -- Compiling module bitcompare
# -- Compiling module bitcompare_testbench
# 
# Top level modules:
# 	bitcompare_testbench
# End time: 15:33:41 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:33:41 on Feb 23,2017
# vlog -reportprogress 300 ./tow_score.sv 
# -- Compiling module tow_score
# -- Compiling module tow_score_testbench
# 
# Top level modules:
# 	tow_score_testbench
# End time: 15:33:41 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:33:41 on Feb 23,2017
# vlog -reportprogress 300 ./tow_delegator.sv 
# -- Compiling module tow_delegator
# -- Compiling module tow_delegator_testbench
# 
# Top level modules:
# 	tow_delegator_testbench
# End time: 15:33:41 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:33:41 on Feb 23,2017
# vlog -reportprogress 300 ./tow_input.sv 
# -- Compiling module tow_input
# -- Compiling module tow_input_testbench
# 
# Top level modules:
# 	tow_input_testbench
# End time: 15:33:41 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:33:42 on Feb 23,2017
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.lsfr
# Loading work.bitcompare
# Loading work.tow_input
# Loading work.tow_delegator
# Loading work.tow_score
# Loading work.tow_count
# Loading work.seg7
# ** Warning: (vsim-3839) ./DE1_SoC.sv(87): Variable '/DE1_SoC_testbench/LEDR', driven via a port connection, is multiply driven. See ./DE1_SoC.sv(75).
# 
#         Region: /DE1_SoC_testbench
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(141)
#    Time: 5350 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# Simulation Breakpoint: Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 141
# MACRO ./runlab.do PAUSED at line 32
# End time: 15:39:58 on Feb 23,2017, Elapsed time: 0:06:16
# Errors: 0, Warnings: 1
