Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct  6 16:34:34 2022
| Host         : DESKTOP-89C8E5B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.173        0.000                      0                  360        0.197        0.000                      0                  360       17.190        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 17.691}     35.381          28.264          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.173        0.000                      0                  360        0.197        0.000                      0                  360       17.190        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/Div_module/reg8/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.381ns  (clk rise@35.381ns - clk rise@0.000ns)
  Data Path Delay:        35.214ns  (logic 14.691ns (41.720%)  route 20.523ns (58.280%))
  Logic Levels:           44  (CARRY4=21 LUT2=2 LUT3=5 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 39.883 - 35.381 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.733     5.013    datapath_inst/Div_module/reg10_GainOut/CLK
    SLICE_X8Y24          FDRE                                         r  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     5.531 f  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/Q
                         net (fo=6, routed)           0.824     6.355    datapath_inst/Div_module/reg10_GainOut/DI[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.479 r  datapath_inst/Div_module/reg10_GainOut/y0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.479    datapath_inst/Div_module/Divider_Rs/S[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.011 r  datapath_inst/Div_module/Divider_Rs/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    datapath_inst/Div_module/Divider_Rs/y0_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  datapath_inst/Div_module/Divider_Rs/y0_carry__0/CO[3]
                         net (fo=5, routed)           0.789     7.914    datapath_inst/Div_module/reg11_LossOut/CO[0]
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.038 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_12__4/O
                         net (fo=1, routed)           0.000     8.038    datapath_inst/Div_module/reg10_GainOut/output_reg[1]_1[0]
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.618 r  datapath_inst/Div_module/reg10_GainOut/i__carry__0_i_8__7/O[2]
                         net (fo=10, routed)          0.869     9.487    datapath_inst/Div_module/reg11_LossOut/temp1[5]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.302     9.789 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.789    datapath_inst/Div_module/Divider_Rs/output_reg[4]_6[2]
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.169 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.169    datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    10.421 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__1/CO[2]
                         net (fo=24, routed)          0.943    11.364    datapath_inst/Div_module/reg11_LossOut/D[8]
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.334    11.698 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4/O
                         net (fo=3, routed)           0.181    11.879    datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.328    12.207 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.359    12.566    datapath_inst/Div_module/Divider_Rs/output_reg[3]_2[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.073 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.073    datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.251 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__1/CO[1]
                         net (fo=17, routed)          0.648    13.900    datapath_inst/Div_module/reg11_LossOut/D[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.329    14.229 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_11__4/O
                         net (fo=9, routed)           0.783    15.011    datapath_inst/Div_module/reg11_LossOut/output_reg[8]_5
    SLICE_X11Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.135 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    15.135    datapath_inst/Div_module/Divider_Rs/output_reg[6]_0[0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.685 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.685    datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.863 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__1/CO[1]
                         net (fo=32, routed)          1.206    17.069    datapath_inst/Div_module/Divider_Rs/D[7]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.355    17.424 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__3/O
                         net (fo=3, routed)           0.465    17.889    datapath_inst/Div_module/reg11_LossOut/output_reg[2]_16
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.326    18.215 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.330    18.546    datapath_inst/Div_module/Divider_Rs/output_reg[3]_4[0]
    SLICE_X12Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.066 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.066    datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    19.347 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__1/CO[0]
                         net (fo=26, routed)          0.891    20.237    datapath_inst/Div_module/Divider_Rs/D[6]
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.393    20.630 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_12__1/O
                         net (fo=3, routed)           0.630    21.260    datapath_inst/Div_module/Divider_Rs/output_reg[6]
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.328    21.588 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.637    22.225    datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.751 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    22.760    datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    23.053 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__1/CO[0]
                         net (fo=41, routed)          0.894    23.947    datapath_inst/Div_module/Divider_Rs/D[5]
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.365    24.312 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__1/O
                         net (fo=11, routed)          0.851    25.164    datapath_inst/Div_module/Divider_Rs/output_reg[5]_7
    SLICE_X14Y26         LUT4 (Prop_lut4_I0_O)        0.328    25.492 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    25.492    datapath_inst/Div_module/Divider_Rs/i__carry__0_i_7__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.005 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__5/i__carry__0/CO[3]
                         net (fo=37, routed)          1.102    27.107    datapath_inst/Div_module/Divider_Rs/D[4]
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.124    27.231 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_12__0/O
                         net (fo=3, routed)           0.310    27.541    datapath_inst/Div_module/reg11_LossOut/output_reg[0]_19
    SLICE_X18Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.665 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.496    28.161    datapath_inst/Div_module/Divider_Rs/output_reg[6]_2[0]
    SLICE_X16Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.711 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__6/i__carry__0/CO[3]
                         net (fo=45, routed)          0.805    29.516    datapath_inst/Div_module/reg11_LossOut/D[2]
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.640 r  datapath_inst/Div_module/reg11_LossOut/i__carry_i_6__1/O
                         net (fo=12, routed)          0.403    30.043    datapath_inst/Div_module/reg11_LossOut/output_reg[3]_4
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124    30.167 r  datapath_inst/Div_module/reg11_LossOut/i__carry_i_1__1/O
                         net (fo=1, routed)           0.801    30.968    datapath_inst/Div_module/Divider_Rs/output_reg[3]_5[1]
    SLICE_X16Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.364 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.364    datapath_inst/Div_module/Divider_Rs/y0_inferred__7/i__carry_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.616 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__7/i__carry__0/CO[2]
                         net (fo=45, routed)          0.927    32.543    datapath_inst/Div_module/reg11_LossOut/D[1]
    SLICE_X20Y26         LUT6 (Prop_lut6_I5_O)        0.310    32.853 r  datapath_inst/Div_module/reg11_LossOut/i__carry_i_9__0/O
                         net (fo=12, routed)          0.754    33.607    datapath_inst/Div_module/reg11_LossOut/output_reg[2]_3
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.124    33.731 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_4__8/O
                         net (fo=1, routed)           0.480    34.211    datapath_inst/Div_module/Divider_Rs/output_reg[5]_11[0]
    SLICE_X17Y29         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    34.826 r  datapath_inst/Div_module/Divider_Rs/temp10_inferred__8/i__carry__0/O[3]
                         net (fo=2, routed)           0.972    35.798    datapath_inst/Div_module/Divider_Rs/temp10_inferred__8/i__carry__0_n_4
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.332    36.130 r  datapath_inst/Div_module/Divider_Rs/i___0_carry__0_i_10/O
                         net (fo=6, routed)           0.446    36.575    datapath_inst/Div_module/Divider_Rs/output_reg[1]_8
    SLICE_X19Y30         LUT4 (Prop_lut4_I2_O)        0.328    36.903 r  datapath_inst/Div_module/Divider_Rs/i___0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    36.903    datapath_inst/Div_module/Divider_Rs/i___0_carry__0_i_6_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    37.439 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__9/i___0_carry__0/CO[2]
                         net (fo=22, routed)          0.804    38.244    datapath_inst/Div_module/Divider_Rs/D[0]
    SLICE_X23Y28         LUT5 (Prop_lut5_I4_O)        0.313    38.557 r  datapath_inst/Div_module/Divider_Rs/i__carry_i_10/O
                         net (fo=1, routed)           0.433    38.990    datapath_inst/Div_module/Divider_Rs/i__carry_i_10_n_0
    SLICE_X23Y28         LUT6 (Prop_lut6_I5_O)        0.124    39.114 r  datapath_inst/Div_module/Divider_Rs/i__carry_i_2__3/O
                         net (fo=1, routed)           0.480    39.593    datapath_inst/Div_module/Divider_Rs/i__carry_i_2__3_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.997 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__10/i__carry/CO[3]
                         net (fo=1, routed)           0.000    39.997    datapath_inst/Div_module/Divider_Rs/y0_inferred__10/i__carry_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.226 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__10/i__carry__0/CO[2]
                         net (fo=1, routed)           0.000    40.226    datapath_inst/Div_module/reg8/D[0]
    SLICE_X20Y29         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       35.381    35.381 r  
    AA9                                               0.000    35.381 r  clk (IN)
                         net (fo=0)                   0.000    35.381    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    36.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    38.227    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.565    39.883    datapath_inst/Div_module/reg8/CLK
    SLICE_X20Y29         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[0]/C
                         clock pessimism              0.458    40.341    
                         clock uncertainty           -0.035    40.305    
    SLICE_X20Y29         FDRE (Setup_fdre_C_D)        0.094    40.399    datapath_inst/Div_module/reg8/output_reg[0]
  -------------------------------------------------------------------
                         required time                         40.399    
                         arrival time                         -40.226    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/Div_module/reg8/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.381ns  (clk rise@35.381ns - clk rise@0.000ns)
  Data Path Delay:        32.427ns  (logic 13.621ns (42.005%)  route 18.806ns (57.995%))
  Logic Levels:           40  (CARRY4=19 LUT2=2 LUT3=5 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 39.884 - 35.381 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.733     5.013    datapath_inst/Div_module/reg10_GainOut/CLK
    SLICE_X8Y24          FDRE                                         r  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     5.531 f  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/Q
                         net (fo=6, routed)           0.824     6.355    datapath_inst/Div_module/reg10_GainOut/DI[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.479 r  datapath_inst/Div_module/reg10_GainOut/y0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.479    datapath_inst/Div_module/Divider_Rs/S[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.011 r  datapath_inst/Div_module/Divider_Rs/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    datapath_inst/Div_module/Divider_Rs/y0_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  datapath_inst/Div_module/Divider_Rs/y0_carry__0/CO[3]
                         net (fo=5, routed)           0.789     7.914    datapath_inst/Div_module/reg11_LossOut/CO[0]
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.038 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_12__4/O
                         net (fo=1, routed)           0.000     8.038    datapath_inst/Div_module/reg10_GainOut/output_reg[1]_1[0]
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.618 r  datapath_inst/Div_module/reg10_GainOut/i__carry__0_i_8__7/O[2]
                         net (fo=10, routed)          0.869     9.487    datapath_inst/Div_module/reg11_LossOut/temp1[5]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.302     9.789 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.789    datapath_inst/Div_module/Divider_Rs/output_reg[4]_6[2]
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.169 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.169    datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    10.421 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__1/CO[2]
                         net (fo=24, routed)          0.943    11.364    datapath_inst/Div_module/reg11_LossOut/D[8]
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.334    11.698 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4/O
                         net (fo=3, routed)           0.181    11.879    datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.328    12.207 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.359    12.566    datapath_inst/Div_module/Divider_Rs/output_reg[3]_2[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.073 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.073    datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.251 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__1/CO[1]
                         net (fo=17, routed)          0.648    13.900    datapath_inst/Div_module/reg11_LossOut/D[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.329    14.229 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_11__4/O
                         net (fo=9, routed)           0.783    15.011    datapath_inst/Div_module/reg11_LossOut/output_reg[8]_5
    SLICE_X11Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.135 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    15.135    datapath_inst/Div_module/Divider_Rs/output_reg[6]_0[0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.685 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.685    datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.863 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__1/CO[1]
                         net (fo=32, routed)          1.206    17.069    datapath_inst/Div_module/Divider_Rs/D[7]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.355    17.424 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__3/O
                         net (fo=3, routed)           0.465    17.889    datapath_inst/Div_module/reg11_LossOut/output_reg[2]_16
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.326    18.215 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.330    18.546    datapath_inst/Div_module/Divider_Rs/output_reg[3]_4[0]
    SLICE_X12Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.066 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.066    datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    19.347 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__1/CO[0]
                         net (fo=26, routed)          0.891    20.237    datapath_inst/Div_module/Divider_Rs/D[6]
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.393    20.630 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_12__1/O
                         net (fo=3, routed)           0.630    21.260    datapath_inst/Div_module/Divider_Rs/output_reg[6]
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.328    21.588 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.637    22.225    datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.751 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    22.760    datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    23.053 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__1/CO[0]
                         net (fo=41, routed)          0.894    23.947    datapath_inst/Div_module/Divider_Rs/D[5]
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.365    24.312 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__1/O
                         net (fo=11, routed)          0.851    25.164    datapath_inst/Div_module/Divider_Rs/output_reg[5]_7
    SLICE_X14Y26         LUT4 (Prop_lut4_I0_O)        0.328    25.492 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    25.492    datapath_inst/Div_module/Divider_Rs/i__carry__0_i_7__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.005 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__5/i__carry__0/CO[3]
                         net (fo=37, routed)          1.102    27.107    datapath_inst/Div_module/Divider_Rs/D[4]
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.124    27.231 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_12__0/O
                         net (fo=3, routed)           0.310    27.541    datapath_inst/Div_module/reg11_LossOut/output_reg[0]_19
    SLICE_X18Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.665 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.496    28.161    datapath_inst/Div_module/Divider_Rs/output_reg[6]_2[0]
    SLICE_X16Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.711 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__6/i__carry__0/CO[3]
                         net (fo=45, routed)          0.805    29.516    datapath_inst/Div_module/reg11_LossOut/D[2]
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.640 r  datapath_inst/Div_module/reg11_LossOut/i__carry_i_6__1/O
                         net (fo=12, routed)          0.403    30.043    datapath_inst/Div_module/reg11_LossOut/output_reg[3]_4
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124    30.167 r  datapath_inst/Div_module/reg11_LossOut/i__carry_i_1__1/O
                         net (fo=1, routed)           0.801    30.968    datapath_inst/Div_module/Divider_Rs/output_reg[3]_5[1]
    SLICE_X16Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.364 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.364    datapath_inst/Div_module/Divider_Rs/y0_inferred__7/i__carry_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.616 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__7/i__carry__0/CO[2]
                         net (fo=45, routed)          0.927    32.543    datapath_inst/Div_module/reg11_LossOut/D[1]
    SLICE_X20Y26         LUT6 (Prop_lut6_I5_O)        0.310    32.853 r  datapath_inst/Div_module/reg11_LossOut/i__carry_i_9__0/O
                         net (fo=12, routed)          0.754    33.607    datapath_inst/Div_module/reg11_LossOut/output_reg[2]_3
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.124    33.731 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_4__8/O
                         net (fo=1, routed)           0.480    34.211    datapath_inst/Div_module/Divider_Rs/output_reg[5]_11[0]
    SLICE_X17Y29         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    34.826 r  datapath_inst/Div_module/Divider_Rs/temp10_inferred__8/i__carry__0/O[3]
                         net (fo=2, routed)           0.972    35.798    datapath_inst/Div_module/Divider_Rs/temp10_inferred__8/i__carry__0_n_4
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.332    36.130 r  datapath_inst/Div_module/Divider_Rs/i___0_carry__0_i_10/O
                         net (fo=6, routed)           0.446    36.575    datapath_inst/Div_module/Divider_Rs/output_reg[1]_8
    SLICE_X19Y30         LUT4 (Prop_lut4_I2_O)        0.328    36.903 r  datapath_inst/Div_module/Divider_Rs/i___0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    36.903    datapath_inst/Div_module/Divider_Rs/i___0_carry__0_i_6_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    37.439 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__9/i___0_carry__0/CO[2]
                         net (fo=22, routed)          0.000    37.439    datapath_inst/Div_module/reg8/D[1]
    SLICE_X19Y30         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       35.381    35.381 r  
    AA9                                               0.000    35.381 r  clk (IN)
                         net (fo=0)                   0.000    35.381    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    36.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    38.227    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.566    39.884    datapath_inst/Div_module/reg8/CLK
    SLICE_X19Y30         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[1]/C
                         clock pessimism              0.458    40.342    
                         clock uncertainty           -0.035    40.306    
    SLICE_X19Y30         FDRE (Setup_fdre_C_D)        0.017    40.323    datapath_inst/Div_module/reg8/output_reg[1]
  -------------------------------------------------------------------
                         required time                         40.323    
                         arrival time                         -37.439    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/Div_module/reg8/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.381ns  (clk rise@35.381ns - clk rise@0.000ns)
  Data Path Delay:        29.412ns  (logic 12.442ns (42.303%)  route 16.970ns (57.697%))
  Logic Levels:           38  (CARRY4=19 LUT2=1 LUT3=5 LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 39.883 - 35.381 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.733     5.013    datapath_inst/Div_module/reg10_GainOut/CLK
    SLICE_X8Y24          FDRE                                         r  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     5.531 f  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/Q
                         net (fo=6, routed)           0.824     6.355    datapath_inst/Div_module/reg10_GainOut/DI[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.479 r  datapath_inst/Div_module/reg10_GainOut/y0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.479    datapath_inst/Div_module/Divider_Rs/S[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.011 r  datapath_inst/Div_module/Divider_Rs/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    datapath_inst/Div_module/Divider_Rs/y0_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  datapath_inst/Div_module/Divider_Rs/y0_carry__0/CO[3]
                         net (fo=5, routed)           0.789     7.914    datapath_inst/Div_module/reg11_LossOut/CO[0]
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.038 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_12__4/O
                         net (fo=1, routed)           0.000     8.038    datapath_inst/Div_module/reg10_GainOut/output_reg[1]_1[0]
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.618 r  datapath_inst/Div_module/reg10_GainOut/i__carry__0_i_8__7/O[2]
                         net (fo=10, routed)          0.869     9.487    datapath_inst/Div_module/reg11_LossOut/temp1[5]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.302     9.789 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.789    datapath_inst/Div_module/Divider_Rs/output_reg[4]_6[2]
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.169 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.169    datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    10.421 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__1/CO[2]
                         net (fo=24, routed)          0.943    11.364    datapath_inst/Div_module/reg11_LossOut/D[8]
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.334    11.698 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4/O
                         net (fo=3, routed)           0.181    11.879    datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.328    12.207 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.359    12.566    datapath_inst/Div_module/Divider_Rs/output_reg[3]_2[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.073 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.073    datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.251 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__1/CO[1]
                         net (fo=17, routed)          0.648    13.900    datapath_inst/Div_module/reg11_LossOut/D[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.329    14.229 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_11__4/O
                         net (fo=9, routed)           0.783    15.011    datapath_inst/Div_module/reg11_LossOut/output_reg[8]_5
    SLICE_X11Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.135 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    15.135    datapath_inst/Div_module/Divider_Rs/output_reg[6]_0[0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.685 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.685    datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.863 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__1/CO[1]
                         net (fo=32, routed)          1.206    17.069    datapath_inst/Div_module/Divider_Rs/D[7]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.355    17.424 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__3/O
                         net (fo=3, routed)           0.465    17.889    datapath_inst/Div_module/reg11_LossOut/output_reg[2]_16
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.326    18.215 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.330    18.546    datapath_inst/Div_module/Divider_Rs/output_reg[3]_4[0]
    SLICE_X12Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.066 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.066    datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    19.347 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__1/CO[0]
                         net (fo=26, routed)          0.891    20.237    datapath_inst/Div_module/Divider_Rs/D[6]
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.393    20.630 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_12__1/O
                         net (fo=3, routed)           0.630    21.260    datapath_inst/Div_module/Divider_Rs/output_reg[6]
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.328    21.588 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.637    22.225    datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.751 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    22.760    datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    23.053 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__1/CO[0]
                         net (fo=41, routed)          0.894    23.947    datapath_inst/Div_module/Divider_Rs/D[5]
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.365    24.312 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__1/O
                         net (fo=11, routed)          0.851    25.164    datapath_inst/Div_module/Divider_Rs/output_reg[5]_7
    SLICE_X14Y26         LUT4 (Prop_lut4_I0_O)        0.328    25.492 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    25.492    datapath_inst/Div_module/Divider_Rs/i__carry__0_i_7__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.005 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__5/i__carry__0/CO[3]
                         net (fo=37, routed)          1.102    27.107    datapath_inst/Div_module/Divider_Rs/D[4]
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.124    27.231 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_12__0/O
                         net (fo=3, routed)           0.310    27.541    datapath_inst/Div_module/reg11_LossOut/output_reg[0]_19
    SLICE_X18Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.665 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.496    28.161    datapath_inst/Div_module/Divider_Rs/output_reg[6]_2[0]
    SLICE_X16Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.711 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__6/i__carry__0/CO[3]
                         net (fo=45, routed)          0.805    29.516    datapath_inst/Div_module/reg11_LossOut/D[2]
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.640 r  datapath_inst/Div_module/reg11_LossOut/i__carry_i_6__1/O
                         net (fo=12, routed)          0.403    30.043    datapath_inst/Div_module/reg11_LossOut/output_reg[3]_4
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124    30.167 r  datapath_inst/Div_module/reg11_LossOut/i__carry_i_1__1/O
                         net (fo=1, routed)           0.801    30.968    datapath_inst/Div_module/Divider_Rs/output_reg[3]_5[1]
    SLICE_X16Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.364 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.364    datapath_inst/Div_module/Divider_Rs/y0_inferred__7/i__carry_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.616 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__7/i__carry__0/CO[2]
                         net (fo=45, routed)          0.927    32.543    datapath_inst/Div_module/reg11_LossOut/D[1]
    SLICE_X20Y26         LUT6 (Prop_lut6_I5_O)        0.310    32.853 r  datapath_inst/Div_module/reg11_LossOut/i__carry_i_9__0/O
                         net (fo=12, routed)          0.816    33.668    datapath_inst/Div_module/reg11_LossOut/output_reg[2]_3
    SLICE_X18Y27         LUT4 (Prop_lut4_I2_O)        0.124    33.792 r  datapath_inst/Div_module/reg11_LossOut/i__carry_i_5/O
                         net (fo=1, routed)           0.000    33.792    datapath_inst/Div_module/Divider_Rs/output_reg[4]_12[0]
    SLICE_X18Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.172 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000    34.172    datapath_inst/Div_module/Divider_Rs/y0_inferred__8/i__carry_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    34.424 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__8/i__carry__0/CO[2]
                         net (fo=47, routed)          0.000    34.424    datapath_inst/Div_module/reg8/D[2]
    SLICE_X18Y28         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       35.381    35.381 r  
    AA9                                               0.000    35.381 r  clk (IN)
                         net (fo=0)                   0.000    35.381    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    36.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    38.227    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.565    39.883    datapath_inst/Div_module/reg8/CLK
    SLICE_X18Y28         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[2]/C
                         clock pessimism              0.458    40.341    
                         clock uncertainty           -0.035    40.305    
    SLICE_X18Y28         FDRE (Setup_fdre_C_D)        0.066    40.371    datapath_inst/Div_module/reg8/output_reg[2]
  -------------------------------------------------------------------
                         required time                         40.371    
                         arrival time                         -34.424    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             8.755ns  (required time - arrival time)
  Source:                 datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/Div_module/reg8/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.381ns  (clk rise@35.381ns - clk rise@0.000ns)
  Data Path Delay:        26.604ns  (logic 11.376ns (42.761%)  route 15.228ns (57.239%))
  Logic Levels:           34  (CARRY4=17 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 39.883 - 35.381 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.733     5.013    datapath_inst/Div_module/reg10_GainOut/CLK
    SLICE_X8Y24          FDRE                                         r  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     5.531 f  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/Q
                         net (fo=6, routed)           0.824     6.355    datapath_inst/Div_module/reg10_GainOut/DI[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.479 r  datapath_inst/Div_module/reg10_GainOut/y0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.479    datapath_inst/Div_module/Divider_Rs/S[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.011 r  datapath_inst/Div_module/Divider_Rs/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    datapath_inst/Div_module/Divider_Rs/y0_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  datapath_inst/Div_module/Divider_Rs/y0_carry__0/CO[3]
                         net (fo=5, routed)           0.789     7.914    datapath_inst/Div_module/reg11_LossOut/CO[0]
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.038 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_12__4/O
                         net (fo=1, routed)           0.000     8.038    datapath_inst/Div_module/reg10_GainOut/output_reg[1]_1[0]
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.618 r  datapath_inst/Div_module/reg10_GainOut/i__carry__0_i_8__7/O[2]
                         net (fo=10, routed)          0.869     9.487    datapath_inst/Div_module/reg11_LossOut/temp1[5]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.302     9.789 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.789    datapath_inst/Div_module/Divider_Rs/output_reg[4]_6[2]
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.169 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.169    datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    10.421 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__1/CO[2]
                         net (fo=24, routed)          0.943    11.364    datapath_inst/Div_module/reg11_LossOut/D[8]
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.334    11.698 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4/O
                         net (fo=3, routed)           0.181    11.879    datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.328    12.207 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.359    12.566    datapath_inst/Div_module/Divider_Rs/output_reg[3]_2[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.073 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.073    datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.251 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__1/CO[1]
                         net (fo=17, routed)          0.648    13.900    datapath_inst/Div_module/reg11_LossOut/D[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.329    14.229 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_11__4/O
                         net (fo=9, routed)           0.783    15.011    datapath_inst/Div_module/reg11_LossOut/output_reg[8]_5
    SLICE_X11Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.135 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    15.135    datapath_inst/Div_module/Divider_Rs/output_reg[6]_0[0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.685 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.685    datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.863 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__1/CO[1]
                         net (fo=32, routed)          1.206    17.069    datapath_inst/Div_module/Divider_Rs/D[7]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.355    17.424 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__3/O
                         net (fo=3, routed)           0.465    17.889    datapath_inst/Div_module/reg11_LossOut/output_reg[2]_16
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.326    18.215 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.330    18.546    datapath_inst/Div_module/Divider_Rs/output_reg[3]_4[0]
    SLICE_X12Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.066 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.066    datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    19.347 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__1/CO[0]
                         net (fo=26, routed)          0.891    20.237    datapath_inst/Div_module/Divider_Rs/D[6]
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.393    20.630 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_12__1/O
                         net (fo=3, routed)           0.630    21.260    datapath_inst/Div_module/Divider_Rs/output_reg[6]
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.328    21.588 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.637    22.225    datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.751 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    22.760    datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    23.053 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__1/CO[0]
                         net (fo=41, routed)          0.894    23.947    datapath_inst/Div_module/Divider_Rs/D[5]
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.365    24.312 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__1/O
                         net (fo=11, routed)          0.851    25.164    datapath_inst/Div_module/Divider_Rs/output_reg[5]_7
    SLICE_X14Y26         LUT4 (Prop_lut4_I0_O)        0.328    25.492 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    25.492    datapath_inst/Div_module/Divider_Rs/i__carry__0_i_7__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.005 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__5/i__carry__0/CO[3]
                         net (fo=37, routed)          1.102    27.107    datapath_inst/Div_module/Divider_Rs/D[4]
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.124    27.231 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_12__0/O
                         net (fo=3, routed)           0.310    27.541    datapath_inst/Div_module/reg11_LossOut/output_reg[0]_19
    SLICE_X18Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.665 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.496    28.161    datapath_inst/Div_module/Divider_Rs/output_reg[6]_2[0]
    SLICE_X16Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.711 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__6/i__carry__0/CO[3]
                         net (fo=45, routed)          0.805    29.516    datapath_inst/Div_module/reg11_LossOut/D[2]
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.640 r  datapath_inst/Div_module/reg11_LossOut/i__carry_i_6__1/O
                         net (fo=12, routed)          0.403    30.043    datapath_inst/Div_module/reg11_LossOut/output_reg[3]_4
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.124    30.167 r  datapath_inst/Div_module/reg11_LossOut/i__carry_i_1__1/O
                         net (fo=1, routed)           0.801    30.968    datapath_inst/Div_module/Divider_Rs/output_reg[3]_5[1]
    SLICE_X16Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    31.364 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.364    datapath_inst/Div_module/Divider_Rs/y0_inferred__7/i__carry_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.616 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__7/i__carry__0/CO[2]
                         net (fo=45, routed)          0.000    31.616    datapath_inst/Div_module/reg8/D[3]
    SLICE_X16Y28         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       35.381    35.381 r  
    AA9                                               0.000    35.381 r  clk (IN)
                         net (fo=0)                   0.000    35.381    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    36.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    38.227    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.565    39.883    datapath_inst/Div_module/reg8/CLK
    SLICE_X16Y28         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[3]/C
                         clock pessimism              0.458    40.341    
                         clock uncertainty           -0.035    40.305    
    SLICE_X16Y28         FDRE (Setup_fdre_C_D)        0.066    40.371    datapath_inst/Div_module/reg8/output_reg[3]
  -------------------------------------------------------------------
                         required time                         40.371    
                         arrival time                         -31.616    
  -------------------------------------------------------------------
                         slack                                  8.755    

Slack (MET) :             11.777ns  (required time - arrival time)
  Source:                 datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/Div_module/reg8/output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.381ns  (clk rise@35.381ns - clk rise@0.000ns)
  Data Path Delay:        23.699ns  (logic 10.480ns (44.222%)  route 13.219ns (55.778%))
  Logic Levels:           30  (CARRY4=15 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 39.880 - 35.381 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.733     5.013    datapath_inst/Div_module/reg10_GainOut/CLK
    SLICE_X8Y24          FDRE                                         r  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     5.531 f  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/Q
                         net (fo=6, routed)           0.824     6.355    datapath_inst/Div_module/reg10_GainOut/DI[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.479 r  datapath_inst/Div_module/reg10_GainOut/y0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.479    datapath_inst/Div_module/Divider_Rs/S[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.011 r  datapath_inst/Div_module/Divider_Rs/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    datapath_inst/Div_module/Divider_Rs/y0_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  datapath_inst/Div_module/Divider_Rs/y0_carry__0/CO[3]
                         net (fo=5, routed)           0.789     7.914    datapath_inst/Div_module/reg11_LossOut/CO[0]
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.038 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_12__4/O
                         net (fo=1, routed)           0.000     8.038    datapath_inst/Div_module/reg10_GainOut/output_reg[1]_1[0]
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.618 r  datapath_inst/Div_module/reg10_GainOut/i__carry__0_i_8__7/O[2]
                         net (fo=10, routed)          0.869     9.487    datapath_inst/Div_module/reg11_LossOut/temp1[5]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.302     9.789 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.789    datapath_inst/Div_module/Divider_Rs/output_reg[4]_6[2]
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.169 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.169    datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    10.421 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__1/CO[2]
                         net (fo=24, routed)          0.943    11.364    datapath_inst/Div_module/reg11_LossOut/D[8]
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.334    11.698 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4/O
                         net (fo=3, routed)           0.181    11.879    datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.328    12.207 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.359    12.566    datapath_inst/Div_module/Divider_Rs/output_reg[3]_2[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.073 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.073    datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.251 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__1/CO[1]
                         net (fo=17, routed)          0.648    13.900    datapath_inst/Div_module/reg11_LossOut/D[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.329    14.229 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_11__4/O
                         net (fo=9, routed)           0.783    15.011    datapath_inst/Div_module/reg11_LossOut/output_reg[8]_5
    SLICE_X11Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.135 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    15.135    datapath_inst/Div_module/Divider_Rs/output_reg[6]_0[0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.685 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.685    datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.863 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__1/CO[1]
                         net (fo=32, routed)          1.206    17.069    datapath_inst/Div_module/Divider_Rs/D[7]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.355    17.424 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__3/O
                         net (fo=3, routed)           0.465    17.889    datapath_inst/Div_module/reg11_LossOut/output_reg[2]_16
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.326    18.215 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.330    18.546    datapath_inst/Div_module/Divider_Rs/output_reg[3]_4[0]
    SLICE_X12Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.066 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.066    datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    19.347 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__1/CO[0]
                         net (fo=26, routed)          0.891    20.237    datapath_inst/Div_module/Divider_Rs/D[6]
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.393    20.630 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_12__1/O
                         net (fo=3, routed)           0.630    21.260    datapath_inst/Div_module/Divider_Rs/output_reg[6]
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.328    21.588 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.637    22.225    datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.751 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    22.760    datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    23.053 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__1/CO[0]
                         net (fo=41, routed)          0.894    23.947    datapath_inst/Div_module/Divider_Rs/D[5]
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.365    24.312 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__1/O
                         net (fo=11, routed)          0.851    25.164    datapath_inst/Div_module/Divider_Rs/output_reg[5]_7
    SLICE_X14Y26         LUT4 (Prop_lut4_I0_O)        0.328    25.492 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    25.492    datapath_inst/Div_module/Divider_Rs/i__carry__0_i_7__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.005 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__5/i__carry__0/CO[3]
                         net (fo=37, routed)          1.102    27.107    datapath_inst/Div_module/Divider_Rs/D[4]
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.124    27.231 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_12__0/O
                         net (fo=3, routed)           0.310    27.541    datapath_inst/Div_module/reg11_LossOut/output_reg[0]_19
    SLICE_X18Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.665 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_3__3/O
                         net (fo=1, routed)           0.496    28.161    datapath_inst/Div_module/Divider_Rs/output_reg[6]_2[0]
    SLICE_X16Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.711 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__6/i__carry__0/CO[3]
                         net (fo=45, routed)          0.000    28.711    datapath_inst/Div_module/reg8/D[4]
    SLICE_X16Y26         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       35.381    35.381 r  
    AA9                                               0.000    35.381 r  clk (IN)
                         net (fo=0)                   0.000    35.381    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    36.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    38.227    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.562    39.880    datapath_inst/Div_module/reg8/CLK
    SLICE_X16Y26         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[4]/C
                         clock pessimism              0.458    40.338    
                         clock uncertainty           -0.035    40.302    
    SLICE_X16Y26         FDRE (Setup_fdre_C_D)        0.186    40.488    datapath_inst/Div_module/reg8/output_reg[4]
  -------------------------------------------------------------------
                         required time                         40.488    
                         arrival time                         -28.711    
  -------------------------------------------------------------------
                         slack                                 11.777    

Slack (MET) :             14.484ns  (required time - arrival time)
  Source:                 datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/Div_module/reg8/output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.381ns  (clk rise@35.381ns - clk rise@0.000ns)
  Data Path Delay:        20.992ns  (logic 9.682ns (46.122%)  route 11.310ns (53.878%))
  Logic Levels:           27  (CARRY4=14 LUT2=1 LUT3=4 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 39.880 - 35.381 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.733     5.013    datapath_inst/Div_module/reg10_GainOut/CLK
    SLICE_X8Y24          FDRE                                         r  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     5.531 f  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/Q
                         net (fo=6, routed)           0.824     6.355    datapath_inst/Div_module/reg10_GainOut/DI[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.479 r  datapath_inst/Div_module/reg10_GainOut/y0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.479    datapath_inst/Div_module/Divider_Rs/S[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.011 r  datapath_inst/Div_module/Divider_Rs/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    datapath_inst/Div_module/Divider_Rs/y0_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  datapath_inst/Div_module/Divider_Rs/y0_carry__0/CO[3]
                         net (fo=5, routed)           0.789     7.914    datapath_inst/Div_module/reg11_LossOut/CO[0]
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.038 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_12__4/O
                         net (fo=1, routed)           0.000     8.038    datapath_inst/Div_module/reg10_GainOut/output_reg[1]_1[0]
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.618 r  datapath_inst/Div_module/reg10_GainOut/i__carry__0_i_8__7/O[2]
                         net (fo=10, routed)          0.869     9.487    datapath_inst/Div_module/reg11_LossOut/temp1[5]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.302     9.789 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.789    datapath_inst/Div_module/Divider_Rs/output_reg[4]_6[2]
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.169 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.169    datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    10.421 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__1/CO[2]
                         net (fo=24, routed)          0.943    11.364    datapath_inst/Div_module/reg11_LossOut/D[8]
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.334    11.698 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4/O
                         net (fo=3, routed)           0.181    11.879    datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.328    12.207 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.359    12.566    datapath_inst/Div_module/Divider_Rs/output_reg[3]_2[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.073 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.073    datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.251 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__1/CO[1]
                         net (fo=17, routed)          0.648    13.900    datapath_inst/Div_module/reg11_LossOut/D[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.329    14.229 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_11__4/O
                         net (fo=9, routed)           0.783    15.011    datapath_inst/Div_module/reg11_LossOut/output_reg[8]_5
    SLICE_X11Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.135 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    15.135    datapath_inst/Div_module/Divider_Rs/output_reg[6]_0[0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.685 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.685    datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.863 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__1/CO[1]
                         net (fo=32, routed)          1.206    17.069    datapath_inst/Div_module/Divider_Rs/D[7]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.355    17.424 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__3/O
                         net (fo=3, routed)           0.465    17.889    datapath_inst/Div_module/reg11_LossOut/output_reg[2]_16
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.326    18.215 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.330    18.546    datapath_inst/Div_module/Divider_Rs/output_reg[3]_4[0]
    SLICE_X12Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.066 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.066    datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    19.347 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__1/CO[0]
                         net (fo=26, routed)          0.891    20.237    datapath_inst/Div_module/Divider_Rs/D[6]
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.393    20.630 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_12__1/O
                         net (fo=3, routed)           0.630    21.260    datapath_inst/Div_module/Divider_Rs/output_reg[6]
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.328    21.588 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.637    22.225    datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.751 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    22.760    datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    23.053 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__1/CO[0]
                         net (fo=41, routed)          0.894    23.947    datapath_inst/Div_module/Divider_Rs/D[5]
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.365    24.312 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__1/O
                         net (fo=11, routed)          0.851    25.164    datapath_inst/Div_module/Divider_Rs/output_reg[5]_7
    SLICE_X14Y26         LUT4 (Prop_lut4_I0_O)        0.328    25.492 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    25.492    datapath_inst/Div_module/Divider_Rs/i__carry__0_i_7__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.005 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__5/i__carry__0/CO[3]
                         net (fo=37, routed)          0.000    26.005    datapath_inst/Div_module/reg8/D[5]
    SLICE_X14Y26         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       35.381    35.381 r  
    AA9                                               0.000    35.381 r  clk (IN)
                         net (fo=0)                   0.000    35.381    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    36.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    38.227    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.562    39.880    datapath_inst/Div_module/reg8/CLK
    SLICE_X14Y26         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[5]/C
                         clock pessimism              0.458    40.338    
                         clock uncertainty           -0.035    40.302    
    SLICE_X14Y26         FDRE (Setup_fdre_C_D)        0.186    40.488    datapath_inst/Div_module/reg8/output_reg[5]
  -------------------------------------------------------------------
                         required time                         40.488    
                         arrival time                         -26.005    
  -------------------------------------------------------------------
                         slack                                 14.484    

Slack (MET) :             17.265ns  (required time - arrival time)
  Source:                 datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/Div_module/reg8/output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.381ns  (clk rise@35.381ns - clk rise@0.000ns)
  Data Path Delay:        18.040ns  (logic 8.476ns (46.984%)  route 9.564ns (53.016%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 39.878 - 35.381 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.733     5.013    datapath_inst/Div_module/reg10_GainOut/CLK
    SLICE_X8Y24          FDRE                                         r  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     5.531 f  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/Q
                         net (fo=6, routed)           0.824     6.355    datapath_inst/Div_module/reg10_GainOut/DI[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.479 r  datapath_inst/Div_module/reg10_GainOut/y0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.479    datapath_inst/Div_module/Divider_Rs/S[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.011 r  datapath_inst/Div_module/Divider_Rs/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    datapath_inst/Div_module/Divider_Rs/y0_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  datapath_inst/Div_module/Divider_Rs/y0_carry__0/CO[3]
                         net (fo=5, routed)           0.789     7.914    datapath_inst/Div_module/reg11_LossOut/CO[0]
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.038 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_12__4/O
                         net (fo=1, routed)           0.000     8.038    datapath_inst/Div_module/reg10_GainOut/output_reg[1]_1[0]
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.618 r  datapath_inst/Div_module/reg10_GainOut/i__carry__0_i_8__7/O[2]
                         net (fo=10, routed)          0.869     9.487    datapath_inst/Div_module/reg11_LossOut/temp1[5]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.302     9.789 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.789    datapath_inst/Div_module/Divider_Rs/output_reg[4]_6[2]
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.169 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.169    datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    10.421 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__1/CO[2]
                         net (fo=24, routed)          0.943    11.364    datapath_inst/Div_module/reg11_LossOut/D[8]
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.334    11.698 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4/O
                         net (fo=3, routed)           0.181    11.879    datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.328    12.207 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.359    12.566    datapath_inst/Div_module/Divider_Rs/output_reg[3]_2[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.073 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.073    datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.251 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__1/CO[1]
                         net (fo=17, routed)          0.648    13.900    datapath_inst/Div_module/reg11_LossOut/D[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.329    14.229 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_11__4/O
                         net (fo=9, routed)           0.783    15.011    datapath_inst/Div_module/reg11_LossOut/output_reg[8]_5
    SLICE_X11Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.135 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    15.135    datapath_inst/Div_module/Divider_Rs/output_reg[6]_0[0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.685 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.685    datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.863 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__1/CO[1]
                         net (fo=32, routed)          1.206    17.069    datapath_inst/Div_module/Divider_Rs/D[7]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.355    17.424 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__3/O
                         net (fo=3, routed)           0.465    17.889    datapath_inst/Div_module/reg11_LossOut/output_reg[2]_16
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.326    18.215 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.330    18.546    datapath_inst/Div_module/Divider_Rs/output_reg[3]_4[0]
    SLICE_X12Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.066 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.066    datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    19.347 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__1/CO[0]
                         net (fo=26, routed)          0.891    20.237    datapath_inst/Div_module/Divider_Rs/D[6]
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.393    20.630 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_12__1/O
                         net (fo=3, routed)           0.630    21.260    datapath_inst/Div_module/Divider_Rs/output_reg[6]
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.328    21.588 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.637    22.225    datapath_inst/Div_module/Divider_Rs/i__carry__0_i_3__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.751 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    22.760    datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__0_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    23.053 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__4/i__carry__1/CO[0]
                         net (fo=41, routed)          0.000    23.053    datapath_inst/Div_module/reg8/D[6]
    SLICE_X13Y25         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       35.381    35.381 r  
    AA9                                               0.000    35.381 r  clk (IN)
                         net (fo=0)                   0.000    35.381    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    36.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    38.227    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.560    39.878    datapath_inst/Div_module/reg8/CLK
    SLICE_X13Y25         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[6]/C
                         clock pessimism              0.458    40.336    
                         clock uncertainty           -0.035    40.300    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.017    40.317    datapath_inst/Div_module/reg8/output_reg[6]
  -------------------------------------------------------------------
                         required time                         40.317    
                         arrival time                         -23.053    
  -------------------------------------------------------------------
                         slack                                 17.265    

Slack (MET) :             21.020ns  (required time - arrival time)
  Source:                 datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/Div_module/reg8/output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.381ns  (clk rise@35.381ns - clk rise@0.000ns)
  Data Path Delay:        14.334ns  (logic 6.936ns (48.389%)  route 7.398ns (51.611%))
  Logic Levels:           20  (CARRY4=11 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 39.878 - 35.381 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.733     5.013    datapath_inst/Div_module/reg10_GainOut/CLK
    SLICE_X8Y24          FDRE                                         r  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     5.531 f  datapath_inst/Div_module/reg10_GainOut/output_reg[0]/Q
                         net (fo=6, routed)           0.824     6.355    datapath_inst/Div_module/reg10_GainOut/DI[0]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.479 r  datapath_inst/Div_module/reg10_GainOut/y0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.479    datapath_inst/Div_module/Divider_Rs/S[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.011 r  datapath_inst/Div_module/Divider_Rs/y0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.011    datapath_inst/Div_module/Divider_Rs/y0_carry_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  datapath_inst/Div_module/Divider_Rs/y0_carry__0/CO[3]
                         net (fo=5, routed)           0.789     7.914    datapath_inst/Div_module/reg11_LossOut/CO[0]
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.038 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_12__4/O
                         net (fo=1, routed)           0.000     8.038    datapath_inst/Div_module/reg10_GainOut/output_reg[1]_1[0]
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.618 r  datapath_inst/Div_module/reg10_GainOut/i__carry__0_i_8__7/O[2]
                         net (fo=10, routed)          0.869     9.487    datapath_inst/Div_module/reg11_LossOut/temp1[5]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.302     9.789 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.789    datapath_inst/Div_module/Divider_Rs/output_reg[4]_6[2]
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.169 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.169    datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__0_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    10.421 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__0/i__carry__1/CO[2]
                         net (fo=24, routed)          0.943    11.364    datapath_inst/Div_module/reg11_LossOut/D[8]
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.334    11.698 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4/O
                         net (fo=3, routed)           0.181    11.879    datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_9__4_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.328    12.207 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.359    12.566    datapath_inst/Div_module/Divider_Rs/output_reg[3]_2[1]
    SLICE_X9Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.073 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.073    datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.251 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__1/i__carry__1/CO[1]
                         net (fo=17, routed)          0.648    13.900    datapath_inst/Div_module/reg11_LossOut/D[7]
    SLICE_X8Y24          LUT5 (Prop_lut5_I4_O)        0.329    14.229 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_11__4/O
                         net (fo=9, routed)           0.783    15.011    datapath_inst/Div_module/reg11_LossOut/output_reg[8]_5
    SLICE_X11Y25         LUT4 (Prop_lut4_I2_O)        0.124    15.135 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    15.135    datapath_inst/Div_module/Divider_Rs/output_reg[6]_0[0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.685 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.685    datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.863 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__2/i__carry__1/CO[1]
                         net (fo=32, routed)          1.206    17.069    datapath_inst/Div_module/Divider_Rs/D[7]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.355    17.424 r  datapath_inst/Div_module/Divider_Rs/i__carry__0_i_9__3/O
                         net (fo=3, routed)           0.465    17.889    datapath_inst/Div_module/reg11_LossOut/output_reg[2]_16
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.326    18.215 r  datapath_inst/Div_module/reg11_LossOut/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.330    18.546    datapath_inst/Div_module/Divider_Rs/output_reg[3]_4[0]
    SLICE_X12Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.066 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.066    datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__0_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    19.347 r  datapath_inst/Div_module/Divider_Rs/y0_inferred__3/i__carry__1/CO[0]
                         net (fo=26, routed)          0.000    19.347    datapath_inst/Div_module/reg8/D[7]
    SLICE_X12Y24         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       35.381    35.381 r  
    AA9                                               0.000    35.381 r  clk (IN)
                         net (fo=0)                   0.000    35.381    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    36.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    38.227    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.560    39.878    datapath_inst/Div_module/reg8/CLK
    SLICE_X12Y24         FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[7]/C
                         clock pessimism              0.458    40.336    
                         clock uncertainty           -0.035    40.300    
    SLICE_X12Y24         FDRE (Setup_fdre_C_D)        0.066    40.366    datapath_inst/Div_module/reg8/output_reg[7]
  -------------------------------------------------------------------
                         required time                         40.366    
                         arrival time                         -19.347    
  -------------------------------------------------------------------
                         slack                                 21.020    

Slack (MET) :             23.417ns  (required time - arrival time)
  Source:                 datapath_inst/Div_module/reg10_GainOut/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/reg_3/output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.381ns  (clk rise@35.381ns - clk rise@0.000ns)
  Data Path Delay:        12.013ns  (logic 3.260ns (27.137%)  route 8.753ns (72.863%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 39.958 - 35.381 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.733     5.013    datapath_inst/Div_module/reg10_GainOut/CLK
    SLICE_X8Y25          FDRE                                         r  datapath_inst/Div_module/reg10_GainOut/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.518     5.531 r  datapath_inst/Div_module/reg10_GainOut/output_reg[1]/Q
                         net (fo=6, routed)           1.213     6.743    datapath_inst/output[1]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  datapath_inst/output[2]_i_12/O
                         net (fo=1, routed)           0.000     6.867    datapath_inst/output[2]_i_12_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.400 r  datapath_inst/output_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.409    datapath_inst/output_reg[2]_i_4_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.526 r  datapath_inst/output_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.526    datapath_inst/output_reg[6]_i_4_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.643 r  datapath_inst/output_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.643    datapath_inst/output_reg[6]_i_8_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.862 r  datapath_inst/output_reg[6]_i_9/O[0]
                         net (fo=50, routed)          2.528    10.390    datapath_inst/ROM_Average_gain/Divide_gain[10]
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.295    10.685 f  datapath_inst/ROM_Average_gain/output[4]_i_18/O
                         net (fo=5, routed)           0.861    11.546    datapath_inst/ROM_Average_gain/output[4]_i_18_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124    11.670 f  datapath_inst/ROM_Average_gain/output[4]_i_11/O
                         net (fo=2, routed)           0.952    12.622    datapath_inst/ROM_Average_gain/output[4]_i_11_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.124    12.746 f  datapath_inst/ROM_Average_gain/output[4]_i_4/O
                         net (fo=1, routed)           1.180    13.926    datapath_inst/reg_2/AverageGain2[1]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.124    14.050 f  datapath_inst/reg_2/output[4]_i_1__1/O
                         net (fo=11, routed)          1.336    15.386    datapath_inst/reg_3/output_reg[13]_1[1]
    SLICE_X3Y24          LUT3 (Prop_lut3_I0_O)        0.124    15.510 r  datapath_inst/reg_3/output[9]_i_4/O
                         net (fo=1, routed)           0.674    16.185    datapath_inst/reg_3/output[9]_i_4_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.692 r  datapath_inst/reg_3/output_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.692    datapath_inst/reg_3/output_reg[9]_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.026 r  datapath_inst/reg_3/output_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.026    datapath_inst/reg_3/multOp[11]
    SLICE_X5Y26          FDRE                                         r  datapath_inst/reg_3/output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       35.381    35.381 r  
    AA9                                               0.000    35.381 r  clk (IN)
                         net (fo=0)                   0.000    35.381    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    36.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    38.227    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.640    39.958    datapath_inst/reg_3/CLK
    SLICE_X5Y26          FDRE                                         r  datapath_inst/reg_3/output_reg[11]/C
                         clock pessimism              0.458    40.416    
                         clock uncertainty           -0.035    40.380    
    SLICE_X5Y26          FDRE (Setup_fdre_C_D)        0.062    40.442    datapath_inst/reg_3/output_reg[11]
  -------------------------------------------------------------------
                         required time                         40.442    
                         arrival time                         -17.026    
  -------------------------------------------------------------------
                         slack                                 23.417    

Slack (MET) :             23.438ns  (required time - arrival time)
  Source:                 datapath_inst/Div_module/reg10_GainOut/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/reg_3/output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            35.381ns  (clk rise@35.381ns - clk rise@0.000ns)
  Data Path Delay:        11.992ns  (logic 3.239ns (27.010%)  route 8.753ns (72.990%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 39.958 - 35.381 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.733     5.013    datapath_inst/Div_module/reg10_GainOut/CLK
    SLICE_X8Y25          FDRE                                         r  datapath_inst/Div_module/reg10_GainOut/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.518     5.531 r  datapath_inst/Div_module/reg10_GainOut/output_reg[1]/Q
                         net (fo=6, routed)           1.213     6.743    datapath_inst/output[1]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.867 r  datapath_inst/output[2]_i_12/O
                         net (fo=1, routed)           0.000     6.867    datapath_inst/output[2]_i_12_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.400 r  datapath_inst/output_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.009     7.409    datapath_inst/output_reg[2]_i_4_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.526 r  datapath_inst/output_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.526    datapath_inst/output_reg[6]_i_4_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.643 r  datapath_inst/output_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.643    datapath_inst/output_reg[6]_i_8_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.862 r  datapath_inst/output_reg[6]_i_9/O[0]
                         net (fo=50, routed)          2.528    10.390    datapath_inst/ROM_Average_gain/Divide_gain[10]
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.295    10.685 f  datapath_inst/ROM_Average_gain/output[4]_i_18/O
                         net (fo=5, routed)           0.861    11.546    datapath_inst/ROM_Average_gain/output[4]_i_18_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124    11.670 f  datapath_inst/ROM_Average_gain/output[4]_i_11/O
                         net (fo=2, routed)           0.952    12.622    datapath_inst/ROM_Average_gain/output[4]_i_11_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.124    12.746 f  datapath_inst/ROM_Average_gain/output[4]_i_4/O
                         net (fo=1, routed)           1.180    13.926    datapath_inst/reg_2/AverageGain2[1]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.124    14.050 f  datapath_inst/reg_2/output[4]_i_1__1/O
                         net (fo=11, routed)          1.336    15.386    datapath_inst/reg_3/output_reg[13]_1[1]
    SLICE_X3Y24          LUT3 (Prop_lut3_I0_O)        0.124    15.510 r  datapath_inst/reg_3/output[9]_i_4/O
                         net (fo=1, routed)           0.674    16.185    datapath_inst/reg_3/output[9]_i_4_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.692 r  datapath_inst/reg_3/output_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.692    datapath_inst/reg_3/output_reg[9]_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.005 r  datapath_inst/reg_3/output_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.005    datapath_inst/reg_3/multOp[13]
    SLICE_X5Y26          FDRE                                         r  datapath_inst/reg_3/output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       35.381    35.381 r  
    AA9                                               0.000    35.381 r  clk (IN)
                         net (fo=0)                   0.000    35.381    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    36.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    38.227    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.318 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.640    39.958    datapath_inst/reg_3/CLK
    SLICE_X5Y26          FDRE                                         r  datapath_inst/reg_3/output_reg[13]/C
                         clock pessimism              0.458    40.416    
                         clock uncertainty           -0.035    40.380    
    SLICE_X5Y26          FDRE (Setup_fdre_C_D)        0.062    40.442    datapath_inst/reg_3/output_reg[13]
  -------------------------------------------------------------------
                         required time                         40.442    
                         arrival time                         -17.005    
  -------------------------------------------------------------------
                         slack                                 23.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 datapath_inst/reg_diff_gain/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/reg_Gain/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.943%)  route 0.153ns (52.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.611     1.536    datapath_inst/reg_diff_gain/CLK
    SLICE_X5Y23          FDRE                                         r  datapath_inst/reg_diff_gain/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  datapath_inst/reg_diff_gain/output_reg[0]/Q
                         net (fo=3, routed)           0.153     1.830    datapath_inst/reg_Gain/output_reg[13]_0[0]
    SLICE_X4Y24          FDRE                                         r  datapath_inst/reg_Gain/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.876     2.049    datapath_inst/reg_Gain/CLK
    SLICE_X4Y24          FDRE                                         r  datapath_inst/reg_Gain/output_reg[0]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.085     1.633    datapath_inst/reg_Gain/output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 datapath_inst/couter_i/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/couter_i/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.615     1.540    datapath_inst/couter_i/CLK
    SLICE_X6Y19          FDRE                                         r  datapath_inst/couter_i/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.148     1.688 r  datapath_inst/couter_i/temp_reg[6]/Q
                         net (fo=6, routed)           0.103     1.790    datapath_inst/couter_i/Q[6]
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.098     1.888 r  datapath_inst/couter_i/temp[7]_i_2/O
                         net (fo=1, routed)           0.000     1.888    datapath_inst/couter_i/p_0_in[7]
    SLICE_X6Y19          FDRE                                         r  datapath_inst/couter_i/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.882     2.055    datapath_inst/couter_i/CLK
    SLICE_X6Y19          FDRE                                         r  datapath_inst/couter_i/temp_reg[7]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.121     1.661    datapath_inst/couter_i/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 datapath_inst/couter_i/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/couter_i/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.614     1.539    datapath_inst/couter_i/CLK
    SLICE_X5Y20          FDRE                                         r  datapath_inst/couter_i/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  datapath_inst/couter_i/temp_reg[1]/Q
                         net (fo=13, routed)          0.168     1.848    datapath_inst/couter_i/Q[1]
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.042     1.890 r  datapath_inst/couter_i/temp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.890    datapath_inst/couter_i/p_0_in[2]
    SLICE_X5Y20          FDRE                                         r  datapath_inst/couter_i/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.881     2.054    datapath_inst/couter_i/CLK
    SLICE_X5Y20          FDRE                                         r  datapath_inst/couter_i/temp_reg[2]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.107     1.646    datapath_inst/couter_i/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 datapath_inst/reg_diff_gain/output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/reg_Gain/output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.224%)  route 0.228ns (61.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.610     1.535    datapath_inst/reg_diff_gain/CLK
    SLICE_X7Y24          FDRE                                         r  datapath_inst/reg_diff_gain/output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  datapath_inst/reg_diff_gain/output_reg[11]/Q
                         net (fo=3, routed)           0.228     1.904    datapath_inst/reg_Gain/output_reg[13]_0[11]
    SLICE_X4Y26          FDRE                                         r  datapath_inst/reg_Gain/output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.877     2.050    datapath_inst/reg_Gain/CLK
    SLICE_X4Y26          FDRE                                         r  datapath_inst/reg_Gain/output_reg[11]/C
                         clock pessimism             -0.482     1.569    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.085     1.654    datapath_inst/reg_Gain/output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 controller_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            controller_inst/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.413%)  route 0.161ns (49.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.616     1.541    controller_inst/CLK
    SLICE_X4Y18          FDRE                                         r  controller_inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.164     1.705 r  controller_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=11, routed)          0.161     1.866    controller_inst/p_0_in
    SLICE_X4Y19          FDRE                                         r  controller_inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.882     2.055    controller_inst/CLK
    SLICE_X4Y19          FDRE                                         r  controller_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.502     1.554    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.060     1.614    controller_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 datapath_inst/reg_diff_gain/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/reg_Gain/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.126%)  route 0.219ns (60.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.610     1.535    datapath_inst/reg_diff_gain/CLK
    SLICE_X7Y24          FDRE                                         r  datapath_inst/reg_diff_gain/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  datapath_inst/reg_diff_gain/output_reg[2]/Q
                         net (fo=3, routed)           0.219     1.895    datapath_inst/reg_Gain/output_reg[13]_0[2]
    SLICE_X4Y24          FDRE                                         r  datapath_inst/reg_Gain/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.876     2.049    datapath_inst/reg_Gain/CLK
    SLICE_X4Y24          FDRE                                         r  datapath_inst/reg_Gain/output_reg[2]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.089     1.637    datapath_inst/reg_Gain/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 datapath_inst/couter_i/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/couter_i/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.615     1.540    datapath_inst/couter_i/CLK
    SLICE_X7Y19          FDRE                                         r  datapath_inst/couter_i/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  datapath_inst/couter_i/temp_reg[3]/Q
                         net (fo=12, routed)          0.180     1.861    datapath_inst/couter_i/Q[3]
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.042     1.903 r  datapath_inst/couter_i/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.903    datapath_inst/couter_i/p_0_in[3]
    SLICE_X7Y19          FDRE                                         r  datapath_inst/couter_i/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.882     2.055    datapath_inst/couter_i/CLK
    SLICE_X7Y19          FDRE                                         r  datapath_inst/couter_i/temp_reg[3]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.105     1.645    datapath_inst/couter_i/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 datapath_inst/Div_module/reg8/output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/reg9_Previous_rsi/output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.803%)  route 0.159ns (43.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.584     1.509    datapath_inst/Div_module/reg8/CLK
    SLICE_X8Y27          FDRE                                         r  datapath_inst/Div_module/reg8/output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  datapath_inst/Div_module/reg8/output_reg[10]/Q
                         net (fo=17, routed)          0.159     1.832    datapath_inst/ROM_RSI/quot[10]
    SLICE_X9Y29          LUT4 (Prop_lut4_I3_O)        0.045     1.877 r  datapath_inst/ROM_RSI/output[4]_i_1/O
                         net (fo=1, routed)           0.000     1.877    datapath_inst/reg9_Previous_rsi/D[4]
    SLICE_X9Y29          FDRE                                         r  datapath_inst/reg9_Previous_rsi/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.852     2.025    datapath_inst/reg9_Previous_rsi/CLK
    SLICE_X9Y29          FDRE                                         r  datapath_inst/reg9_Previous_rsi/output_reg[4]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.092     1.616    datapath_inst/reg9_Previous_rsi/output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 datapath_inst/couter_i/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/couter_i/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.614     1.539    datapath_inst/couter_i/CLK
    SLICE_X5Y20          FDRE                                         r  datapath_inst/couter_i/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  datapath_inst/couter_i/temp_reg[1]/Q
                         net (fo=13, routed)          0.168     1.848    datapath_inst/couter_i/Q[1]
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.045     1.893 r  datapath_inst/couter_i/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.893    datapath_inst/couter_i/p_0_in[1]
    SLICE_X5Y20          FDRE                                         r  datapath_inst/couter_i/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.881     2.054    datapath_inst/couter_i/CLK
    SLICE_X5Y20          FDRE                                         r  datapath_inst/couter_i/temp_reg[1]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091     1.630    datapath_inst/couter_i/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 datapath_inst/reg_diff_gain/output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Destination:            datapath_inst/reg_Gain/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@17.691ns period=35.381ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.578%)  route 0.180ns (58.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.610     1.535    datapath_inst/reg_diff_gain/CLK
    SLICE_X7Y24          FDRE                                         r  datapath_inst/reg_diff_gain/output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.128     1.663 r  datapath_inst/reg_diff_gain/output_reg[3]/Q
                         net (fo=3, routed)           0.180     1.843    datapath_inst/reg_Gain/output_reg[13]_0[3]
    SLICE_X4Y24          FDRE                                         r  datapath_inst/reg_Gain/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.876     2.049    datapath_inst/reg_Gain/CLK
    SLICE_X4Y24          FDRE                                         r  datapath_inst/reg_Gain/output_reg[3]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.031     1.579    datapath_inst/reg_Gain/output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 17.691 }
Period(ns):         35.381
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         35.381      32.805     RAMB18_X0Y8    datapath_inst/RAM_A/ram_memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         35.381      32.805     RAMB18_X0Y8    datapath_inst/RAM_A/ram_memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         35.381      33.226     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         35.381      34.381     SLICE_X4Y18    controller_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         35.381      34.381     SLICE_X4Y19    controller_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         35.381      34.381     SLICE_X8Y29    datapath_inst/reg9_Previous_rsi/output_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         35.381      34.381     SLICE_X8Y29    datapath_inst/reg9_Previous_rsi/output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         35.381      34.381     SLICE_X8Y29    datapath_inst/reg9_Previous_rsi/output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         35.381      34.381     SLICE_X8Y29    datapath_inst/reg9_Previous_rsi/output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         35.381      34.381     SLICE_X9Y29    datapath_inst/reg9_Previous_rsi/output_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         17.690      17.190     SLICE_X6Y33    datapath_inst/reg_5/output_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         17.690      17.190     SLICE_X6Y33    datapath_inst/reg_5/output_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         17.690      17.190     SLICE_X6Y33    datapath_inst/reg_5/output_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         17.690      17.190     SLICE_X6Y33    datapath_inst/reg_5/output_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.690      17.190     SLICE_X8Y24    datapath_inst/Div_module/reg10_GainOut/output_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         17.690      17.190     SLICE_X8Y25    datapath_inst/Div_module/reg10_GainOut/output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         17.690      17.190     SLICE_X7Y33    datapath_inst/reg_Loss/output_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         17.690      17.190     SLICE_X7Y33    datapath_inst/reg_Loss/output_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         17.690      17.190     SLICE_X7Y33    datapath_inst/reg_Loss/output_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         17.690      17.190     SLICE_X7Y33    datapath_inst/reg_Loss/output_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         17.691      17.191     SLICE_X4Y18    controller_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.691      17.191     SLICE_X4Y19    controller_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.691      17.191     SLICE_X8Y29    datapath_inst/reg9_Previous_rsi/output_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         17.691      17.191     SLICE_X8Y29    datapath_inst/reg9_Previous_rsi/output_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.691      17.191     SLICE_X8Y29    datapath_inst/reg9_Previous_rsi/output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         17.691      17.191     SLICE_X8Y29    datapath_inst/reg9_Previous_rsi/output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.691      17.191     SLICE_X8Y29    datapath_inst/reg9_Previous_rsi/output_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         17.691      17.191     SLICE_X8Y29    datapath_inst/reg9_Previous_rsi/output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         17.691      17.191     SLICE_X8Y29    datapath_inst/reg9_Previous_rsi/output_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         17.691      17.191     SLICE_X8Y29    datapath_inst/reg9_Previous_rsi/output_reg[3]/C



