<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>MeanShiftFiltering</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>0.50</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <height_loop>
                <Slack>9.50</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <width_loop>
                    <Slack>9.50</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <do_while_loop>
                        <Slack>9.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>39</min>
                                <max>455490</max>
                            </range>
                        </IterationLatency>
                        <InstanceList/>
                        <VITIS_LOOP_28_1>
                            <Slack>9.50</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>255</max>
                                </range>
                            </TripCount>
                            <Latency>
                                <range>
                                    <min>7</min>
                                    <max>455429</max>
                                </range>
                            </Latency>
                            <AbsoluteTimeLatency>
                                <range>
                                    <min>70</min>
                                    <max>4554290</max>
                                </range>
                            </AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>8</min>
                                    <max>1786</max>
                                </range>
                            </IterationLatency>
                            <InstanceList/>
                            <VITIS_LOOP_29_2>
                                <Slack>9.50</Slack>
                                <TripCount>
                                    <range>
                                        <min>0</min>
                                        <max>255</max>
                                    </range>
                                </TripCount>
                                <Latency>
                                    <range>
                                        <min>6</min>
                                        <max>1784</max>
                                    </range>
                                </Latency>
                                <AbsoluteTimeLatency>
                                    <range>
                                        <min>60</min>
                                        <max>17840</max>
                                    </range>
                                </AbsoluteTimeLatency>
                                <IterationLatency>7</IterationLatency>
                                <InstanceList/>
                            </VITIS_LOOP_29_2>
                        </VITIS_LOOP_28_1>
                    </do_while_loop>
                </width_loop>
            </height_loop>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>18</DSP>
            <FF>2530</FF>
            <LUT>4792</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>MeanShiftFiltering</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>MeanShiftFiltering</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>MeanShiftFiltering</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>MeanShiftFiltering</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>MeanShiftFiltering</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>MeanShiftFiltering</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>MeanShiftFiltering</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_r</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ap_vld</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ImageWidth</name>
            <Object>ImageWidth</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ImageHeight</name>
            <Object>ImageHeight</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sd</name>
            <Object>sd</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cd</name>
            <Object>cd</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_iter</name>
            <Object>max_iter</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>MeanShiftFiltering</ModuleName>
            <BindInstances>dy_3_fu_577_p2 mul_8s_8s_16_1_1_U17 mul_8s_8s_16_1_1_U16 add_ln14_fu_603_p2 y_2_fu_634_p2 add_ln15_fu_645_p2 iter_numb_1_fu_655_p2 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U4 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 mul_32s_32s_32_1_1_U14 mul_32s_32s_32_1_1_U15 add_ln31_fu_742_p2 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U3 pixel_cnt_2_fu_809_p2 dx_2_fu_798_p2 dy_fu_843_p2 fdiv_32ns_32ns_32_12_no_dsp_1_U6 fdiv_32ns_32ns_32_12_no_dsp_1_U7 fdiv_32ns_32ns_32_12_no_dsp_1_U8 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U4 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U4 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 add_ln346_fu_990_p2 sub_ln71_fu_1004_p2 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 add_ln346_1_fu_1087_p2 sub_ln71_1_fu_1101_p2 fadd_32ns_32ns_32_5_full_dsp_1_U3 add_ln346_2_fu_1184_p2 sub_ln71_2_fu_1198_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>MeanShiftFiltering</Name>
            <Loops>
                <height_loop>
                    <width_loop>
                        <do_while_loop>
                            <VITIS_LOOP_28_1>
                                <VITIS_LOOP_29_2/>
                            </VITIS_LOOP_28_1>
                        </do_while_loop>
                    </width_loop>
                </height_loop>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>0.50</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>8.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <height_loop>
                        <Name>height_loop</Name>
                        <Slack>9.50</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <width_loop>
                            <Name>width_loop</Name>
                            <Slack>9.50</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <do_while_loop>
                                <Name>do_while_loop</Name>
                                <Slack>9.50</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>39</min>
                                        <max>455490</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>39 ~ 455490</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_28_1>
                                    <Name>VITIS_LOOP_28_1</Name>
                                    <Slack>9.50</Slack>
                                    <TripCount>
                                        <range>
                                            <min>0</min>
                                            <max>255</max>
                                        </range>
                                    </TripCount>
                                    <Latency>7 ~ 455429</Latency>
                                    <AbsoluteTimeLatency>70.000 ns ~ 4.554 ms</AbsoluteTimeLatency>
                                    <IterationLatency>
                                        <range>
                                            <min>8</min>
                                            <max>1786</max>
                                        </range>
                                    </IterationLatency>
                                    <PipelineDepth>8 ~ 1786</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_29_2>
                                        <Name>VITIS_LOOP_29_2</Name>
                                        <Slack>9.50</Slack>
                                        <TripCount>
                                            <range>
                                                <min>0</min>
                                                <max>255</max>
                                            </range>
                                        </TripCount>
                                        <Latency>6 ~ 1784</Latency>
                                        <AbsoluteTimeLatency>60.000 ns ~ 17.840 us</AbsoluteTimeLatency>
                                        <IterationLatency>7</IterationLatency>
                                        <PipelineDepth>7</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_29_2>
                                </VITIS_LOOP_28_1>
                            </do_while_loop>
                        </width_loop>
                    </height_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>2530</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4792</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="dy_3_fu_577_p2" SOURCE="MeanShiftFilter.c:3" URAM="0" VARIABLE="dy_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U17" SOURCE="MeanShiftFilter.c:3" URAM="0" VARIABLE="mul33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U16" SOURCE="MeanShiftFilter.c:3" URAM="0" VARIABLE="mul77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_603_p2" SOURCE="MeanShiftFilter.c:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="height_loop" OPTYPE="add" PRAGMA="" RTLNAME="y_2_fu_634_p2" SOURCE="MeanShiftFilter.c:14" URAM="0" VARIABLE="y_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="width_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_645_p2" SOURCE="MeanShiftFilter.c:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="do_while_loop" OPTYPE="add" PRAGMA="" RTLNAME="iter_numb_1_fu_655_p2" SOURCE="MeanShiftFilter.c:64" URAM="0" VARIABLE="iter_numb_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="do_while_loop" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="MeanShiftFilter.c:45" URAM="0" VARIABLE="db"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="do_while_loop" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="MeanShiftFilter.c:46" URAM="0" VARIABLE="dg"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="do_while_loop" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="MeanShiftFilter.c:47" URAM="0" VARIABLE="dr"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="do_while_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="MeanShiftFilter.c:48" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="do_while_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="MeanShiftFilter.c:48" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="do_while_loop" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="MeanShiftFilter.c:48" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="do_while_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="MeanShiftFilter.c:48" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="do_while_loop" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="MeanShiftFilter.c:48" URAM="0" VARIABLE="COLOR_DIST_SQ"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U14" SOURCE="MeanShiftFilter.c:31" URAM="0" VARIABLE="mul_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U15" SOURCE="MeanShiftFilter.c:28" URAM="0" VARIABLE="mul283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_742_p2" SOURCE="MeanShiftFilter.c:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_29_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="MeanShiftFilter.c:50" URAM="0" VARIABLE="sum_b_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_29_2" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="MeanShiftFilter.c:51" URAM="0" VARIABLE="sum_g_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_29_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="MeanShiftFilter.c:52" URAM="0" VARIABLE="sum_r_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="pixel_cnt_2_fu_809_p2" SOURCE="MeanShiftFilter.c:53" URAM="0" VARIABLE="pixel_cnt_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_2" OPTYPE="add" PRAGMA="" RTLNAME="dx_2_fu_798_p2" SOURCE="MeanShiftFilter.c:29" URAM="0" VARIABLE="dx_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="dy_fu_843_p2" SOURCE="MeanShiftFilter.c:28" URAM="0" VARIABLE="dy"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="do_while_loop" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U6" SOURCE="MeanShiftFilter.c:60" URAM="0" VARIABLE="MEAN_b"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="do_while_loop" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U7" SOURCE="MeanShiftFilter.c:61" URAM="0" VARIABLE="MEAN_g"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="do_while_loop" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U8" SOURCE="MeanShiftFilter.c:62" URAM="0" VARIABLE="MEAN_r"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="do_while_loop" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="MeanShiftFilter.c:65" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="do_while_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="MeanShiftFilter.c:65" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="do_while_loop" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="MeanShiftFilter.c:66" URAM="0" VARIABLE="sub3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="do_while_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="MeanShiftFilter.c:66" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="do_while_loop" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="MeanShiftFilter.c:65" URAM="0" VARIABLE="add5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="do_while_loop" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="MeanShiftFilter.c:67" URAM="0" VARIABLE="sub4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="do_while_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="MeanShiftFilter.c:67" URAM="0" VARIABLE="mul5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="do_while_loop" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="MeanShiftFilter.c:66" URAM="0" VARIABLE="THRES_HOLD_DIST_SQ"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="width_loop" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="MeanShiftFilter.c:78" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="width_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_990_p2" SOURCE="/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346" URAM="0" VARIABLE="add_ln346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="width_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_fu_1004_p2" SOURCE="/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" URAM="0" VARIABLE="sub_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="width_loop" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="MeanShiftFilter.c:79" URAM="0" VARIABLE="dc_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="width_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_1_fu_1087_p2" SOURCE="/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346" URAM="0" VARIABLE="add_ln346_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="width_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_1_fu_1101_p2" SOURCE="/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" URAM="0" VARIABLE="sub_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="width_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="MeanShiftFilter.c:80" URAM="0" VARIABLE="dc_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="width_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_2_fu_1184_p2" SOURCE="/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346" URAM="0" VARIABLE="add_ln346_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="width_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_2_fu_1198_p2" SOURCE="/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" URAM="0" VARIABLE="sub_ln71_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export rtl="vhdl" vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="*" srcSize="24">
            <hwRefs>
                <hwRef type="port" interface="in_r" name="in_r" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="*" srcSize="24">
            <hwRefs>
                <hwRef type="port" interface="out_r" name="out_r" usage="data" direction="out"/>
                <hwRef type="port" interface="out_r_ap_vld" name="out_r_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ImageWidth" index="2" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="ImageWidth" name="ImageWidth" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ImageHeight" index="3" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="ImageHeight" name="ImageHeight" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sd" index="4" direction="in" srcType="char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="sd" name="sd" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cd" index="5" direction="in" srcType="char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="cd" name="cd" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="max_iter" index="6" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="max_iter" name="max_iter" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">char</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">8</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_r" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="in_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="out_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ImageWidth" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="ImageWidth">DATA</portMap>
            </portMaps>
            <ports>
                <port>ImageWidth</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ImageWidth"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ImageHeight" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="ImageHeight">DATA</portMap>
            </portMaps>
            <ports>
                <port>ImageHeight</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ImageHeight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sd" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="sd">DATA</portMap>
            </portMaps>
            <ports>
                <port>sd</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="sd"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cd" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="cd">DATA</portMap>
            </portMaps>
            <ports>
                <port>cd</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cd"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="max_iter" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="max_iter">DATA</portMap>
            </portMaps>
            <ports>
                <port>max_iter</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="max_iter"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ImageHeight">ap_none, in, 32</column>
                    <column name="ImageWidth">ap_none, in, 32</column>
                    <column name="ap_return">, out, 8</column>
                    <column name="cd">ap_none, in, 8</column>
                    <column name="in_r">ap_none, in, 24</column>
                    <column name="max_iter">ap_none, in, 8</column>
                    <column name="out_r">ap_vld, out, 24</column>
                    <column name="sd">ap_none, in, 8</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, pointer</column>
                    <column name="out">out, pointer</column>
                    <column name="ImageWidth">in, unsigned int</column>
                    <column name="ImageHeight">in, unsigned int</column>
                    <column name="sd">in, char</column>
                    <column name="cd">in, char</column>
                    <column name="max_iter">in, unsigned char</column>
                    <column name="return">out, char</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in">in_r, port</column>
                    <column name="out">out_r, port</column>
                    <column name="out">out_r_ap_vld, port</column>
                    <column name="ImageWidth">ImageWidth, port</column>
                    <column name="ImageHeight">ImageHeight, port</column>
                    <column name="sd">sd, port</column>
                    <column name="cd">cd, port</column>
                    <column name="max_iter">max_iter, port</column>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="7">HW Interface, Variable, Access Location, Direction, Burst Status, Resolution, Problem</keys>
                    <column name="m_axi_">in, MeanShiftFilter.c:16:48, read, Fail, 214-228, Alignment is insufficient current alignment is 1 byte(s) but 4 is required</column>
                    <column name="m_axi_">in, MeanShiftFilter.c:42:63, read, Fail, 214-228, Alignment is insufficient current alignment is 1 byte(s) but 4 is required</column>
                    <column name="m_axi_">out, MeanShiftFilter.c:80:40, write, Fail, 214-228, Alignment is insufficient current alignment is 1 byte(s) but 4 is required</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="MeanShiftFilter.c:5" status="valid" parentFunction="meanshiftfiltering" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="MeanShiftFilter.c:6" status="warning" parentFunction="meanshiftfiltering" variable="in" isDirective="0" options="variable=in complete">
            <Msg msg_id="214-253" msg_severity="WARNING" msg_body="Ignored unsupported array_partition pragma on variable 'in'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension."/>
        </Pragma>
        <Pragma type="array_partition" location="MeanShiftFilter.c:7" status="warning" parentFunction="meanshiftfiltering" variable="out" isDirective="0" options="variable=out complete">
            <Msg msg_id="214-253" msg_severity="WARNING" msg_body="Ignored unsupported array_partition pragma on variable 'out'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension."/>
        </Pragma>
    </PragmaReport>
</profile>

