0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.sim/sim_1/impl/timing/xsim/main_tb_time_impl.v,1532096017,verilog,,C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sim_1/new/main_tb.v,,ACD;ADC;DAC;c_addsub_0;c_addsub_0__c_addsub_v12_0_12;c_addsub_0__c_addsub_v12_0_12_fabric_legacy;c_addsub_0__c_addsub_v12_0_12_fabric_legacy__parameterized1;c_addsub_0__c_addsub_v12_0_12_fabric_legacy__parameterized3;c_addsub_0__c_addsub_v12_0_12_legacy;c_addsub_0__c_addsub_v12_0_12_lut6_legacy;c_addsub_0__c_addsub_v12_0_12_lut6_legacy__parameterized1;c_addsub_0__c_addsub_v12_0_12_lut6_legacy__parameterized3;c_addsub_0__c_addsub_v12_0_12_viv;c_addsub_0__c_reg_fd_v12_0_5_viv;c_addsub_0__c_reg_fd_v12_0_5_viv__parameterized1;c_addsub_0__c_reg_fd_v12_0_5_viv__parameterized1_0;c_addsub_0__c_reg_fd_v12_0_5_viv__parameterized1_1;c_addsub_0__c_reg_fd_v12_0_5_viv__parameterized1_2;c_addsub_1;c_addsub_1_HD8;c_addsub_1_c_addsub_v12_0_12;c_addsub_1_c_addsub_v12_0_12_HD9;c_addsub_1_c_addsub_v12_0_12_fabric_legacy;c_addsub_1_c_addsub_v12_0_12_fabric_legacy_HD12;c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized1;c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized1_HD16;c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized3;c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized3_HD20;c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized5;c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized5_2;c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized5_2_HD31;c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized5_HD24;c_addsub_1_c_addsub_v12_0_12_legacy;c_addsub_1_c_addsub_v12_0_12_legacy_HD11;c_addsub_1_c_addsub_v12_0_12_lut6_legacy;c_addsub_1_c_addsub_v12_0_12_lut6_legacy_HD13;c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized1;c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized1_HD17;c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized3;c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized3_HD21;c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized5;c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized5_4;c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized5_4_HD25;c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized5_HD32;c_addsub_1_c_addsub_v12_0_12_viv;c_addsub_1_c_addsub_v12_0_12_viv_HD10;c_addsub_1_c_reg_fd_v12_0_5_viv;c_addsub_1_c_reg_fd_v12_0_5_viv_10;c_addsub_1_c_reg_fd_v12_0_5_viv_10_HD15;c_addsub_1_c_reg_fd_v12_0_5_viv_8;c_addsub_1_c_reg_fd_v12_0_5_viv_8_HD19;c_addsub_1_c_reg_fd_v12_0_5_viv_HD27;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized1;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized1_0;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized1_0_HD29;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized1_9;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized1_9_HD14;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized1_HD23;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_1;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_1_HD30;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_3;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_3_HD33;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_5;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_5_HD26;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_6;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_6_HD22;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_7;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_7_HD18;c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_HD28;c_addsub_2;c_addsub_2__c_addsub_v12_0_12;c_addsub_2__c_addsub_v12_0_12_fabric_legacy;c_addsub_2__c_addsub_v12_0_12_fabric_legacy__parameterized1;c_addsub_2__c_addsub_v12_0_12_fabric_legacy__parameterized3;c_addsub_2__c_addsub_v12_0_12_legacy;c_addsub_2__c_addsub_v12_0_12_lut6_legacy;c_addsub_2__c_addsub_v12_0_12_lut6_legacy__parameterized1;c_addsub_2__c_addsub_v12_0_12_lut6_legacy__parameterized3;c_addsub_2__c_addsub_v12_0_12_viv;c_addsub_2__c_reg_fd_v12_0_5_viv;c_addsub_2__c_reg_fd_v12_0_5_viv__parameterized1;c_addsub_2__c_reg_fd_v12_0_5_viv__parameterized1_0;c_addsub_2__c_reg_fd_v12_0_5_viv__parameterized1_1;c_addsub_2__c_reg_fd_v12_0_5_viv__parameterized1_2;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;controller;cpu;debounce;debounce_0;debounce_1;glbl;main;mult_gen_0;mult_gen_0_HD2;mult_gen_0_delay_line;mult_gen_0_delay_line_HD6;mult_gen_0_luts;mult_gen_0_luts_HD5;mult_gen_0_mult_gen_v12_0_14;mult_gen_0_mult_gen_v12_0_14_HD3;mult_gen_0_mult_gen_v12_0_14_viv;mult_gen_0_mult_gen_v12_0_14_viv_HD4;on_time_counter;on_time_counter__c_addsub_v12_0_12_fabric_legacy;on_time_counter__c_addsub_v12_0_12_legacy;on_time_counter__c_addsub_v12_0_12_lut6_legacy;on_time_counter__c_counter_binary_v12_0_12;on_time_counter__c_counter_binary_v12_0_12_legacy;on_time_counter__c_counter_binary_v12_0_12_viv;on_time_counter__c_reg_fd_v12_0_5_viv;stage0;stage1;stage2;stage3;sync_reg,,,../../../../../Buck_Control.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sim_1/new/ACD_range_test_tb.v,1529599160,verilog,,,,ACD_range_test_tb,,,../../../../../Buck_Control.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sim_1/new/boost_tb.v,1531923683,verilog,,,,boost_tb,,,../../../../../Buck_Control.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sim_1/new/main_tb.v,1531926020,verilog,,,,main_tb,,,../../../../../Buck_Control.srcs/sources_1/ip/clk_wiz_0,,,,,
