<module name="DSS0_OVR3" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="DISPC_0_OVR3_CONFIG" acronym="DISPC_0_OVR3_CONFIG" offset="0x0" width="32" description="">
		<bitfield id="RESERVED1" width="18" begin="31" end="14" resetval="0x0" description="" range="31 - 14" rwaccess="R"/> 
		<bitfield id="RESERVED3" width="1" begin="13" end="13" resetval="0x0" description="" range="13" rwaccess="R"/> 
		<bitfield id="RESERVED2" width="1" begin="12" end="12" resetval="0x0" description="" range="12" rwaccess="R"/> 
		<bitfield id="TCKLCDSELECTION" width="1" begin="11" end="11" resetval="0x0" description="Transparency Color Key Selection" range="11" rwaccess="R/W"/> 
		<bitfield id="TCKLCDENABLE" width="1" begin="10" end="10" resetval="0x0" description="Transparency Color Key Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="8" begin="9" end="2" resetval="0x0" description="" range="9 - 2" rwaccess="R"/> 
		<bitfield id="COLORBAREN" width="1" begin="1" end="1" resetval="0x0" description="Enable the Color-Bar" range="1" rwaccess="R/W"/> 
		<bitfield id="RESERVED6" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="DISPC_0_OVR3_VIRTUALVP" acronym="DISPC_0_OVR3_VIRTUALVP" offset="0x4" width="32" description="">
		<bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Enable the Virtual VP Operation" range="31" rwaccess="R/W"/> 
		<bitfield id="LPP" width="14" begin="29" end="16" resetval="0x0" description="Lines per panel Encoded value [from 1 to 16384] to specify the number of lines  on the Virtual VP [program to value minus 1]" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="PPL" width="14" begin="13" end="0" resetval="0x0" description="Pixels per line Encoded value [from 1 to 16384] to specify the number of pixels contains within each line on the Virtual VP [program to value minus 1]" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_DEFAULT_COLOR" acronym="DISPC_0_OVR3_DEFAULT_COLOR" offset="0x8" width="32" description="">
		<bitfield id="DEFAULTCOLOR" width="32" begin="31" end="0" resetval="0x0" description="32-bit LSB of ARGB background color" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_DEFAULT_COLOR2" acronym="DISPC_0_OVR3_DEFAULT_COLOR2" offset="0xC" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="DEFAULTCOLOR" width="16" begin="15" end="0" resetval="0x0" description="16-bit MSB of ARGB background color" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_TRANS_COLOR_MAX" acronym="DISPC_0_OVR3_TRANS_COLOR_MAX" offset="0x10" width="32" description="">
		<bitfield id="TRANSCOLORKEY" width="32" begin="31" end="0" resetval="0x0" description="LSB[31:0]. Transparency Color Key Value in 36-bit RGB format" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_TRANS_COLOR_MAX2" acronym="DISPC_0_OVR3_TRANS_COLOR_MAX2" offset="0x14" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="31 - 4" rwaccess="R"/> 
		<bitfield id="TRANSCOLORKEY" width="4" begin="3" end="0" resetval="0x0" description="MSB[35:32]. Transparency Color Key Value in 36-bit RGB format" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_TRANS_COLOR_MIN" acronym="DISPC_0_OVR3_TRANS_COLOR_MIN" offset="0x18" width="32" description="">
		<bitfield id="TRANSCOLORKEY" width="32" begin="31" end="0" resetval="0x0" description="LSB[31:0]. Transparency Color Key Value in 36-bit RGB format" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_TRANS_COLOR_MIN2" acronym="DISPC_0_OVR3_TRANS_COLOR_MIN2" offset="0x1C" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="31 - 4" rwaccess="R"/> 
		<bitfield id="TRANSCOLORKEY" width="4" begin="3" end="0" resetval="0x0" description="MSB[35:32]. Transparency Color Key Value in 36-bit RGB format" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_ATTRIBUTES_0" acronym="DISPC_0_OVR3_ATTRIBUTES_0" offset="0x20" width="32" description="">
		<bitfield id="CHANNELIN" width="4" begin="4" end="1" resetval="0x0" description="Input channel connected to Layer" range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Layer Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_ATTRIBUTES_1" acronym="DISPC_0_OVR3_ATTRIBUTES_1" offset="0x24" width="32" description="">
		<bitfield id="CHANNELIN" width="4" begin="4" end="1" resetval="0x0" description="Input channel connected to Layer" range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Layer Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_ATTRIBUTES_2" acronym="DISPC_0_OVR3_ATTRIBUTES_2" offset="0x28" width="32" description="">
		<bitfield id="CHANNELIN" width="4" begin="4" end="1" resetval="0x0" description="Input channel connected to Layer" range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Layer Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_ATTRIBUTES_3" acronym="DISPC_0_OVR3_ATTRIBUTES_3" offset="0x2C" width="32" description="">
		<bitfield id="CHANNELIN" width="4" begin="4" end="1" resetval="0x0" description="Input channel connected to Layer" range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Layer Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_ATTRIBUTES_4" acronym="DISPC_0_OVR3_ATTRIBUTES_4" offset="0x30" width="32" description="">
		<bitfield id="CHANNELIN" width="4" begin="4" end="1" resetval="0x0" description="Input channel connected to Layer" range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Layer Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_ATTRIBUTES2_0" acronym="DISPC_0_OVR3_ATTRIBUTES2_0" offset="0x34" width="32" description="">
		<bitfield id="POSY" width="14" begin="29" end="16" resetval="0x0" description="Y position of the layer. Encoded value [from 0 to 16383] to specify the Y position of the layer on the screen. The line at the top has the Y-position 0" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="POSX" width="14" begin="13" end="0" resetval="0x0" description="X position of the layer. Encoded value [from 0 to 16383] to specify the X position of the layer on the screen. The first pixel on the left of the screen has the X-position 0" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_ATTRIBUTES2_1" acronym="DISPC_0_OVR3_ATTRIBUTES2_1" offset="0x38" width="32" description="">
		<bitfield id="POSY" width="14" begin="29" end="16" resetval="0x0" description="Y position of the layer. Encoded value [from 0 to 16383] to specify the Y position of the layer on the screen. The line at the top has the Y-position 0" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="POSX" width="14" begin="13" end="0" resetval="0x0" description="X position of the layer. Encoded value [from 0 to 16383] to specify the X position of the layer on the screen. The first pixel on the left of the screen has the X-position 0" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_ATTRIBUTES2_2" acronym="DISPC_0_OVR3_ATTRIBUTES2_2" offset="0x3C" width="32" description="">
		<bitfield id="POSY" width="14" begin="29" end="16" resetval="0x0" description="Y position of the layer. Encoded value [from 0 to 16383] to specify the Y position of the layer on the screen. The line at the top has the Y-position 0" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="POSX" width="14" begin="13" end="0" resetval="0x0" description="X position of the layer. Encoded value [from 0 to 16383] to specify the X position of the layer on the screen. The first pixel on the left of the screen has the X-position 0" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_ATTRIBUTES2_3" acronym="DISPC_0_OVR3_ATTRIBUTES2_3" offset="0x40" width="32" description="">
		<bitfield id="POSY" width="14" begin="29" end="16" resetval="0x0" description="Y position of the layer. Encoded value [from 0 to 16383] to specify the Y position of the layer on the screen. The line at the top has the Y-position 0" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="POSX" width="14" begin="13" end="0" resetval="0x0" description="X position of the layer. Encoded value [from 0 to 16383] to specify the X position of the layer on the screen. The first pixel on the left of the screen has the X-position 0" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_ATTRIBUTES2_4" acronym="DISPC_0_OVR3_ATTRIBUTES2_4" offset="0x44" width="32" description="">
		<bitfield id="POSY" width="14" begin="29" end="16" resetval="0x0" description="Y position of the layer. Encoded value [from 0 to 16383] to specify the Y position of the layer on the screen. The line at the top has the Y-position 0" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="POSX" width="14" begin="13" end="0" resetval="0x0" description="X position of the layer. Encoded value [from 0 to 16383] to specify the X position of the layer on the screen. The first pixel on the left of the screen has the X-position 0" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="DISPC_0_OVR3_SECURE" acronym="DISPC_0_OVR3_SECURE" offset="0x48" width="32" description="">
		<bitfield id="SECURE" width="1" begin="0" end="0" resetval="0x0" description="Secure bit" range="0" rwaccess="R/W"/>
	</register>
</module>