wb_dma_ch_pri_enc/wire_pri27_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -2.313934 0.560552 -1.412735 -0.931945 0.746834 1.223952 -2.240360 2.522882 1.782782 1.372809 0.784639 4.134312 -0.030911 0.403184 1.068946 3.056082 0.778937 0.677996 3.076774 0.507963
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/always_5/stmt_1/expr_1 -2.025532 2.574167 -0.247124 0.266550 1.503195 1.644480 -1.188873 0.976614 1.456832 -1.743156 -0.387739 1.873909 0.339930 1.685313 1.325194 0.510526 1.354765 -3.883078 -1.191297 -4.040844
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -2.333637 -2.263822 -0.649698 -0.154780 2.189755 -3.109788 3.455258 -1.371006 -2.098349 0.400843 2.237962 3.953251 -0.190559 0.304424 0.249958 -1.550846 0.059693 -0.624801 1.268268 0.139305
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_rf/assign_1_ch_adr0 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_ch_rf/reg_ch_busy 4.136170 -0.496209 3.993649 -0.146599 2.179271 0.715441 0.112599 0.171661 -0.187318 0.385304 3.975235 -2.432613 -0.683844 -0.258851 0.164358 -2.511771 0.121038 -1.699430 -0.513272 -3.084080
wb_dma_wb_slv/always_5 -3.264395 -1.141906 1.756165 3.485035 -1.040145 2.998601 -1.856669 0.209756 2.020851 2.796231 -1.216587 -2.225344 -1.671112 -0.662145 -2.014671 -1.350022 -1.327641 -2.115257 1.560592 0.410472
wb_dma_wb_slv/always_4 -3.545137 1.146838 -0.380219 0.400152 -3.201082 1.775659 -2.928124 1.489149 3.574978 2.246359 -3.742776 -0.692677 -1.366208 -2.212153 -0.979146 -1.644154 -2.244781 -2.977292 3.852901 5.663405
wb_dma_wb_slv/always_3 -2.273731 -0.212578 1.660292 1.543154 0.335223 -5.472116 3.088512 0.785101 0.553974 1.547576 -2.560969 2.194112 -1.645649 -2.442759 -0.217708 -1.401663 1.285115 1.074015 -0.873024 4.367875
wb_dma_wb_slv/always_1 -1.918156 2.761403 0.868663 1.868037 -0.651110 -1.617310 -1.323470 0.055480 3.372436 1.314239 -2.508681 0.061651 -2.134317 0.383953 -0.432424 -1.706025 -6.292934 -6.186122 -0.392049 5.621889
wb_dma_ch_sel/always_44/case_1/cond -3.423323 -3.889226 0.285540 -0.195461 -2.662094 -0.739757 2.508955 -0.724840 1.976289 -0.314176 1.788986 -1.076111 -1.635191 -1.703843 1.511801 -0.092536 -0.096526 -2.179907 1.419735 2.843230
wb_dma_rf/wire_ch0_csr 4.374799 2.922563 -0.183463 2.869249 3.624702 0.795902 -0.611359 3.289517 3.203737 1.201864 -4.173648 -3.021662 -1.186397 -1.242081 0.570585 -0.901817 -0.711155 -2.009862 -3.754683 -2.044258
wb_dma_de/wire_done 0.330806 0.643781 -1.336923 0.684289 3.714319 0.868879 -0.413566 1.706484 -0.957031 1.017080 -1.326640 3.383316 0.347389 -0.191546 0.019207 -0.416565 -0.786064 -0.743387 0.527957 -3.635813
wb_dma_ch_pri_enc/wire_pri11_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 2.982893 2.190343 0.339445 0.721299 4.424263 1.314198 0.139552 -0.245401 -0.119353 1.664433 0.972464 2.626862 1.434989 1.731867 -2.774161 -2.073705 -0.096394 1.239586 -1.448325 -3.671222
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -0.009171 -2.029442 -0.385959 -0.113209 2.963014 -0.180127 2.582620 -0.446863 0.245312 1.968880 2.470673 3.345034 1.540588 -0.078310 -1.096307 -1.273851 1.212443 2.661521 1.407051 -1.482067
wb_dma_de/always_13/stmt_1 -1.596245 0.698078 -0.549482 1.052865 2.070617 -1.114905 0.291634 2.406611 0.467614 -0.922314 -2.174829 2.187956 0.170449 -0.006156 2.969654 1.171058 1.159253 -1.761069 -1.232919 -3.511035
wb_dma_de/always_4/if_1 -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_ch_arb/input_req -1.140483 -2.576845 -1.450708 0.762900 1.847476 -1.231486 3.945418 0.071153 -2.380652 0.429491 -2.603713 3.229075 -0.412249 -4.826030 -2.406996 -1.689267 1.940534 1.180801 0.589506 0.456949
wb_dma_wb_mast/input_mast_din 2.411849 0.466673 -2.529979 -0.422095 0.998198 1.084664 -1.318865 1.344673 3.978731 2.216061 -0.498224 1.077661 1.520611 0.543375 -1.721398 1.542529 -2.527939 1.851906 1.655622 0.288840
wb_dma_ch_pri_enc/wire_pri20_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_ch_rf/always_26/if_1/if_1 -3.495826 1.074642 1.924587 3.438607 2.307064 -1.733131 -1.078777 2.543927 -1.655724 0.391631 -2.661039 2.225644 -1.298339 0.394834 2.970200 1.997274 0.500236 -0.256933 -1.908626 -1.360064
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 0.535269 -1.557814 -1.051876 -1.309111 -1.124311 1.476234 -1.966084 -0.409773 1.149218 0.561978 2.859001 -1.411133 0.413726 2.139052 1.258624 0.480820 -3.415519 -0.703765 3.089680 0.276534
wb_dma_ch_sel/assign_145_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.875234 -0.923222 -0.235472 -0.041426 -0.449325 2.140273 -2.891991 -0.454770 2.042224 -1.713751 1.426378 -1.217559 0.374489 1.311428 -0.304998 1.429492 -1.057262 -2.693463 1.983591 -1.608865
wb_dma_ch_sel/wire_ch_sel 0.165418 0.549984 1.719234 1.110619 1.856635 -1.343623 3.967969 1.497559 -0.678322 -0.063993 -2.258794 1.082543 -1.518511 -3.745668 0.940283 -3.313093 2.695168 -2.851710 -3.288512 -1.891171
wb_dma_rf/inst_u19 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u18 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u17 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u16 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u15 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u14 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u13 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u12 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u11 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u10 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 0.579415 0.099857 1.263074 -0.310621 -1.611979 -0.266037 -0.257865 -1.173233 -1.206554 3.167702 -2.599407 -0.122686 3.492435 2.714715 0.880059 -7.448279 -2.199121 0.384546 -0.948249 -2.725596
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -2.134189 -4.004879 -2.786317 -1.923437 -2.642399 -0.535786 -2.179025 1.663458 2.021834 -0.753792 -3.239449 -0.280495 1.421032 -1.795294 2.148370 -0.532143 1.952890 0.175318 6.193160 -0.733765
wb_dma/input_wb1_ack_i -0.399412 -1.237479 -0.403683 2.184936 1.094678 -0.941668 -1.039500 -1.329432 -2.225501 -0.477218 -1.279656 0.547526 -0.981831 0.892896 -1.971962 -0.371082 -2.557435 -1.173565 0.021644 -1.082561
wb_dma/wire_slv0_we -1.951466 1.537003 2.607911 1.591589 0.782816 -3.081688 2.940439 1.020271 -0.843103 2.663094 -2.695952 2.616143 -1.302460 -1.978518 -0.352069 -2.918766 1.894766 1.925837 -2.107733 2.575268
wb_dma_ch_rf/reg_ch_sz_inf 1.501059 0.695470 1.077116 0.070177 1.123023 2.377607 -1.806726 0.743922 0.667911 1.332365 2.190737 -1.235196 0.309697 2.021868 0.840916 -0.323914 -0.730205 -0.471766 0.410900 -3.171570
wb_dma_ch_rf -2.475456 2.615195 1.439648 0.435481 -1.251443 -0.657022 1.936857 0.696804 0.619364 0.551963 -2.038384 0.072151 -0.539436 -0.114827 1.514779 -2.717716 3.148340 -0.545968 -2.571599 0.703161
wb_dma_ch_sel/wire_gnt_p1_d 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.366823 2.132286 -0.344388 -1.611729 1.937297 2.966084 -0.357466 2.759038 0.944709 2.665156 0.675660 4.369838 0.657063 -0.487254 0.561758 -0.263384 2.482023 1.900940 0.865562 -1.882567
wb_dma_ch_sel/input_ch1_txsz 0.139283 0.734508 -2.508177 -0.032514 2.158461 -1.419554 -2.312650 0.930579 1.316991 0.164073 0.503679 2.678257 0.106591 2.028805 -0.097529 2.945195 -3.808720 -1.305958 2.204025 0.788446
wb_dma/wire_ch3_txsz -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_sel/assign_7_pri2 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_pri_enc/inst_u30 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma/assign_3_dma_nd -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_rf/assign_6_pointer 1.162284 -1.835034 -0.619912 -4.773443 -0.572397 1.665579 0.117256 0.387768 1.397046 -0.395673 1.109594 4.504252 2.818350 -2.153932 2.981564 -3.718035 -2.172903 -0.901856 2.967726 2.220284
wb_dma_ch_rf/wire_ch_adr0_dewe -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_ch_pri_enc/always_2/if_1/cond -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma_ch_sel/input_ch0_txsz 0.127061 2.091891 -0.738550 -0.492085 1.708424 3.481862 -2.188116 3.266652 1.363052 2.339631 -0.576966 2.854043 0.511022 0.115263 0.827358 1.046030 1.228258 1.200179 1.120624 -2.704495
wb_dma_ch_sel/always_2 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_sel/always_3 -0.714554 -1.049145 -2.240196 0.385070 2.588866 0.833118 2.592130 1.310050 1.225965 3.018909 -1.093530 4.264329 1.389590 -1.643827 -1.389136 -0.726576 1.576815 3.149940 1.180620 -1.370347
wb_dma_rf/input_de_txsz_we 1.876180 1.382694 -0.981961 0.407565 2.308632 3.995169 -2.590963 2.741939 1.192336 3.434984 -0.678366 1.529949 -0.017502 -0.701896 -1.375555 0.461001 -1.698467 0.917207 1.772129 -1.586206
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_sel/assign_145_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_de/always_3/if_1/if_1/cond -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_rf/always_1/case_1 -1.475246 -0.497539 1.737592 -0.704319 -2.515002 3.210634 -0.312849 -2.642099 0.932968 0.830547 4.737026 -1.615776 -1.813760 3.639437 1.143466 -0.344088 -1.514648 -2.069461 -1.658689 -0.215533
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.514013 -0.928192 3.455238 0.600261 -0.085708 0.538508 -4.049976 0.361835 1.218131 -1.159107 1.890591 -1.577762 -0.889108 1.021338 1.180511 -0.401262 -1.836247 -3.708366 2.708513 -0.912840
wb_dma_ch_sel/assign_99_valid/expr_1 -4.810184 -0.017760 1.716819 1.495971 -2.241557 1.200263 2.392930 0.147783 1.890633 1.710907 -1.669474 -0.427791 -0.192753 -0.953034 0.492241 -2.782451 4.730392 -0.380452 -1.103790 -0.346412
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_wb_slv/reg_slv_adr -1.918156 2.761403 0.868663 1.868037 -0.651110 -1.617310 -1.323470 0.055480 3.372436 1.314239 -2.508681 0.061651 -2.134317 0.383953 -0.432424 -1.706025 -6.292934 -6.186122 -0.392049 5.621889
wb_dma_ch_sel/assign_8_pri2 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.501059 0.695470 1.077116 0.070177 1.123023 2.377607 -1.806726 0.743922 0.667911 1.332365 2.190737 -1.235196 0.309697 2.021868 0.840916 -0.323914 -0.730205 -0.471766 0.410900 -3.171570
wb_dma_wb_mast/wire_wb_cyc_o 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma/wire_paused -0.875234 -0.923222 -0.235472 -0.041426 -0.449325 2.140273 -2.891991 -0.454770 2.042224 -1.713751 1.426378 -1.217559 0.374489 1.311428 -0.304998 1.429492 -1.057262 -2.693463 1.983591 -1.608865
wb_dma_ch_rf/always_8/stmt_1/expr_1 4.136170 -0.496209 3.993649 -0.146599 2.179271 0.715441 0.112599 0.171661 -0.187318 0.385304 3.975235 -2.432613 -0.683844 -0.258851 0.164358 -2.511771 0.121038 -1.699430 -0.513272 -3.084080
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma/wire_ch1_adr1 0.452050 -1.002275 0.130416 -0.242141 1.660810 -0.077739 1.221667 -1.354280 0.719094 1.470266 2.791039 1.765567 1.351007 0.915473 -1.757141 -0.958098 0.028723 2.038888 1.119210 0.266948
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -0.811510 0.616136 -1.659500 0.359113 0.226286 0.970513 2.368714 -0.482854 1.967906 -2.259562 -3.470226 1.570484 0.962278 -2.470418 -2.550532 -0.883674 3.295386 -2.208102 -2.547513 -1.997268
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -2.768505 -3.198762 -0.961325 -0.400768 1.174894 -1.843272 3.808344 -0.030253 0.208227 1.773153 1.683076 3.893276 0.498590 -1.012264 0.635149 -1.041321 1.619292 1.426785 2.121277 0.493127
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -3.296986 -2.175380 -0.380185 2.276316 0.600589 0.695185 2.961372 -0.183768 -0.543753 3.148556 -2.043714 1.870345 -0.417840 -3.022036 -2.626376 -2.235839 1.901602 2.077278 1.161049 1.336532
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_sel/always_39/case_1/stmt_4 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_pri_enc/wire_pri14_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/always_39/case_1/stmt_1 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_rf/wire_ch6_csr -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -0.423982 -0.252374 0.033440 2.818917 1.081638 2.890627 -1.111722 0.078632 1.819572 3.538287 -1.266837 -1.089486 -0.919970 0.121665 -2.741072 -2.483327 -3.637485 -1.941081 1.276645 -1.103604
wb_dma_wb_if/input_wb_we_i -1.884793 -1.236828 -0.730664 3.686191 -1.917463 -2.164159 -3.794398 -0.708342 0.822503 1.654837 -5.395120 -3.054643 1.588884 2.732705 -1.574446 -1.229852 -4.352261 -1.342928 1.824583 -1.366902
wb_dma_ch_sel/assign_141_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.972079 -2.636312 -1.420257 3.607976 1.477824 0.593616 3.477740 -0.541097 3.022998 0.990139 -1.964969 -3.263809 -0.670146 -2.504871 -2.961105 -0.731532 -1.640827 -1.077296 -1.072050 -1.723589
wb_dma_ch_sel_checker -2.149054 -1.637017 -0.717801 -0.469603 -0.598181 -0.943497 -1.249204 1.120342 1.383577 0.773947 0.429994 1.612455 -0.386483 0.109745 1.709554 1.000341 -2.030782 -1.327100 3.213502 1.801785
wb_dma_ch_rf/reg_ch_dis -3.012844 0.912019 0.449209 2.443889 1.940053 -0.018320 -0.444000 3.035845 -0.589226 -0.151400 -4.076567 2.356463 -0.576516 -1.450265 2.220860 0.696129 2.030708 -1.494686 -1.400274 -3.137316
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_rf/wire_pointer_we -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_ch_sel/always_46/case_1/stmt_1 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_wb_slv/always_3/stmt_1 -2.273731 -0.212578 1.660292 1.543154 0.335223 -5.472116 3.088512 0.785101 0.553974 1.547576 -2.560969 2.194112 -1.645649 -2.442759 -0.217708 -1.401663 1.285115 1.074015 -0.873024 4.367875
wb_dma_ch_rf/always_2/if_1/if_1 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_pri_enc_sub/assign_1_pri_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/input_ch0_adr0 -2.210149 -1.686236 0.491170 1.162177 -0.952506 0.072631 0.273461 0.335778 4.458447 0.067238 0.268571 -1.184978 -0.603635 -0.395298 1.732524 0.990857 -1.471867 -1.897780 0.221099 2.104578
wb_dma_ch_sel/input_ch0_adr1 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_wb_slv/assign_4 1.719156 -4.600327 0.782779 1.106755 -1.823016 0.733012 -0.974554 -2.042010 2.489129 0.528750 3.057790 -2.538036 -2.068330 -0.180216 -4.280015 1.002946 -1.133069 -0.325009 1.269886 1.786153
wb_dma_wb_mast/input_wb_data_i 0.985251 -3.583119 -2.220626 0.053885 -0.513173 -0.899582 -0.380847 3.008997 2.541945 0.272476 -3.625035 0.878631 0.422450 -4.228562 1.013884 2.869376 -3.220678 0.865675 2.232627 1.550173
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -2.768505 -3.198762 -0.961325 -0.400768 1.174894 -1.843272 3.808344 -0.030253 0.208227 1.773153 1.683076 3.893276 0.498590 -1.012264 0.635149 -1.041321 1.619292 1.426785 2.121277 0.493127
wb_dma_de/wire_adr1_cnt_next1 0.277907 0.753074 -0.195788 1.900346 2.733279 -0.345898 1.747982 -2.101253 3.902122 1.439835 2.407991 0.500303 2.732961 3.204787 -2.840032 0.349612 0.223487 2.728750 -1.086682 -0.244862
wb_dma_ch_sel/inst_u2 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/inst_u1 -1.818380 -2.382787 -0.520370 1.839869 1.696537 -1.490023 5.403752 0.700497 2.049099 1.384064 -1.383102 2.495011 0.986879 -3.749407 -0.829220 -0.046016 2.732356 3.186859 -1.323119 1.474608
wb_dma_ch_sel/inst_u0 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma/wire_adr0 -3.423323 -3.889226 0.285540 -0.195461 -2.662094 -0.739757 2.508955 -0.724840 1.976289 -0.314176 1.788986 -1.076111 -1.635191 -1.703843 1.511801 -0.092536 -0.096526 -2.179907 1.419735 2.843230
wb_dma/wire_adr1 -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_sel/assign_131_req_p0/expr_1 -2.055734 -1.158897 1.216463 1.863000 0.548686 2.585922 2.702045 0.501772 -2.241086 3.306318 -1.661892 0.579379 -1.213811 -3.533437 -1.690509 -3.726327 3.040289 1.324655 -0.012957 -0.655280
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_rf/assign_18_pointer_we -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_ch_sel/wire_req_p0 -0.449198 -3.447437 -0.739333 0.805547 1.479277 0.005254 4.071106 1.008665 -0.640898 0.995400 -1.664400 2.382713 -0.134429 -5.771819 -2.067365 -0.370870 2.997074 3.032676 0.451338 0.550000
wb_dma_ch_sel/wire_req_p1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma/wire_ndnr -0.714554 -1.049145 -2.240196 0.385070 2.588866 0.833118 2.592130 1.310050 1.225965 3.018909 -1.093530 4.264329 1.389590 -1.643827 -1.389136 -0.726576 1.576815 3.149940 1.180620 -1.370347
wb_dma_de/reg_mast0_drdy_r -2.403729 -2.156127 -3.422491 1.008001 0.030190 0.869461 -0.069803 2.809395 2.864338 1.558904 -1.767172 1.728555 -0.934497 -2.395657 -0.163502 4.067946 -0.307516 0.053149 2.726318 0.499832
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_ch_sel/assign_137_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_rf/wire_pointer2 -2.149054 -1.637017 -0.717801 -0.469603 -0.598181 -0.943497 -1.249204 1.120342 1.383577 0.773947 0.429994 1.612455 -0.386483 0.109745 1.709554 1.000341 -2.030782 -1.327100 3.213502 1.801785
wb_dma_rf/wire_pointer3 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma_rf/wire_pointer0 -0.111957 -0.588612 -2.019758 -4.599298 -1.155942 3.481963 1.049944 -0.167919 -0.098534 0.764690 1.671076 4.219198 1.638180 -0.957062 1.961221 -4.108184 -1.476993 -1.143964 2.544270 1.206790
wb_dma_rf/wire_pointer1 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_rf/wire_sw_pointer0 -1.740474 -1.183256 2.852791 1.344763 0.985021 -0.980940 -0.587860 -1.218490 0.067152 0.392138 4.041818 0.198732 -0.591776 2.564299 0.685682 0.918559 -1.172966 -0.526599 0.245228 0.453071
wb_dma_de/always_21/stmt_1 -2.403729 -2.156127 -3.422491 1.008001 0.030190 0.869461 -0.069803 2.809395 2.864338 1.558904 -1.767172 1.728555 -0.934497 -2.395657 -0.163502 4.067946 -0.307516 0.053149 2.726318 0.499832
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -2.527215 1.084640 -2.873578 -0.838691 1.792752 1.451289 0.844594 2.260486 2.694762 2.870757 -0.714837 6.961261 0.428348 -0.857759 -1.089451 1.244896 2.198761 2.254482 2.107599 0.345041
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -0.376024 1.256578 0.200100 0.855185 0.471454 2.489838 -3.185349 2.435667 1.655825 3.355445 -1.701722 0.366773 -0.387376 0.456509 0.766583 -1.591156 -3.292645 -2.241208 2.082544 -0.715713
wb_dma_ch_arb/input_advance -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_de/always_7/stmt_1 2.207756 0.841221 -1.043301 0.892891 2.823331 3.693287 -0.320766 1.626059 1.103213 2.400606 -0.381398 0.569442 1.010103 -0.169600 -1.596817 0.054406 0.683208 2.041272 -0.179985 -4.321553
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_de/always_3/if_1/cond -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 0.972079 -2.636312 -1.420257 3.607976 1.477824 0.593616 3.477740 -0.541097 3.022998 0.990139 -1.964969 -3.263809 -0.670146 -2.504871 -2.961105 -0.731532 -1.640827 -1.077296 -1.072050 -1.723589
wb_dma_ch_sel/assign_101_valid -4.810184 -0.017760 1.716819 1.495971 -2.241557 1.200263 2.392930 0.147783 1.890633 1.710907 -1.669474 -0.427791 -0.192753 -0.953034 0.492241 -2.782451 4.730392 -0.380452 -1.103790 -0.346412
wb_dma_ch_sel/assign_98_valid -4.810184 -0.017760 1.716819 1.495971 -2.241557 1.200263 2.392930 0.147783 1.890633 1.710907 -1.669474 -0.427791 -0.192753 -0.953034 0.492241 -2.782451 4.730392 -0.380452 -1.103790 -0.346412
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_rf/wire_ch7_csr -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_ch_sel/reg_csr 3.213575 0.616320 -4.151411 1.257718 0.981551 -0.230896 1.681821 2.071642 1.633062 1.762472 -5.529124 -2.634411 1.051740 -0.679997 1.684333 -1.935716 -3.541076 -0.600207 -1.480878 -2.458878
wb_dma_de/reg_next_state 0.258806 3.274555 0.791258 0.632376 1.234528 1.705059 -0.176440 1.279957 1.022855 -1.157701 -4.825113 1.637287 0.638628 -2.131281 -1.297961 -2.821517 2.643273 -2.865930 -2.889181 -3.701169
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 2.944287 -2.004267 -1.323583 -2.630316 -1.562290 -1.185142 2.071468 1.026580 3.275643 3.170006 -4.144622 1.199772 3.564662 -1.035833 3.022058 -7.328093 -3.483395 1.356153 1.173708 -0.498182
wb_dma_de/always_11/stmt_1/expr_1 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_ch_rf/input_ptr_set -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_sel/assign_12_pri3 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_de/assign_65_done/expr_1/expr_1 -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.972079 -2.636312 -1.420257 3.607976 1.477824 0.593616 3.477740 -0.541097 3.022998 0.990139 -1.964969 -3.263809 -0.670146 -2.504871 -2.961105 -0.731532 -1.640827 -1.077296 -1.072050 -1.723589
assert_wb_dma_ch_sel/input_valid -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma/input_wb0_stb_i -3.264395 -1.141906 1.756165 3.485035 -1.040145 2.998601 -1.856669 0.209756 2.020851 2.796231 -1.216587 -2.225344 -1.671112 -0.662145 -2.014671 -1.350022 -1.327641 -2.115257 1.560592 0.410472
wb_dma/wire_ch1_csr -0.448463 2.258790 -3.141616 1.542984 -0.034769 0.860001 -0.086846 3.214702 1.889933 2.031244 -6.135639 -0.710687 0.849734 0.098492 2.119519 0.115062 0.554896 0.362415 -1.409365 -3.135464
wb_dma_rf/assign_5_pause_req 0.834823 -1.408756 1.610667 0.220678 1.929252 -1.195027 -0.617048 0.590089 -1.814071 -3.579916 -1.363254 0.087477 -0.975640 -2.428746 1.710120 -1.990832 -1.711335 -5.676984 -0.112525 -2.642863
wb_dma_de/always_12/stmt_1 -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_wb_if/wire_wb_ack_o 0.853516 -2.129894 0.290570 0.773391 1.002717 1.100110 -2.674215 -0.468264 -1.001032 0.215137 2.375581 -0.167385 -1.336123 0.397335 -1.896375 1.535913 -2.377766 -0.377724 2.459851 -0.191743
wb_dma_ch_rf/always_5/if_1/block_1 -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_arb/assign_1_gnt -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma_rf/input_dma_err -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma/wire_wb0_addr_o -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_de/assign_73_dma_busy/expr_1 4.074547 -0.999919 3.706308 -2.217197 2.244721 0.715369 0.275580 2.184318 -0.725693 -0.087273 4.255854 0.531516 -2.092765 -2.707374 1.621897 -1.686321 1.420573 -2.722142 0.554005 -2.714082
wb_dma/input_dma_nd_i -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.286397 -1.441205 2.441730 1.062357 -1.163140 1.880575 -1.587847 2.528368 1.990008 0.777068 1.404161 -3.359190 -1.106838 0.176457 3.957592 1.016703 1.049705 -2.177666 0.650405 -3.049766
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.286397 -1.441205 2.441730 1.062357 -1.163140 1.880575 -1.587847 2.528368 1.990008 0.777068 1.404161 -3.359190 -1.106838 0.176457 3.957592 1.016703 1.049705 -2.177666 0.650405 -3.049766
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/assign_3_pri0 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_de/always_23/block_1/stmt_8 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_ch_arb/always_2/block_1/stmt_1 -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma_de/always_23/block_1/stmt_1 0.258806 3.274555 0.791258 0.632376 1.234528 1.705059 -0.176440 1.279957 1.022855 -1.157701 -4.825113 1.637287 0.638628 -2.131281 -1.297961 -2.821517 2.643273 -2.865930 -2.889181 -3.701169
wb_dma_de/always_23/block_1/stmt_2 0.626500 0.251496 -1.436412 0.352069 2.311826 2.741852 -0.220432 2.579802 1.104080 2.626154 -1.376171 2.188802 0.916399 -0.917211 -0.009806 -0.195774 0.573945 1.461268 0.938539 -3.346965
wb_dma_de/always_23/block_1/stmt_4 -0.042764 -0.747949 0.074411 -0.303409 0.723757 1.476857 -0.519823 4.220296 2.053258 0.459247 -1.600271 1.613555 -0.175113 -3.081146 2.991017 1.516567 1.551262 0.020238 0.665191 -1.801849
wb_dma_de/always_23/block_1/stmt_5 1.755691 -1.811764 -3.261932 0.062827 -0.293542 1.099976 0.550944 1.285631 0.462447 4.204868 -5.006769 0.310161 1.503643 -1.580990 -0.435677 -3.859425 -4.354764 1.897337 2.276310 -0.814947
wb_dma_de/always_23/block_1/stmt_6 -0.423982 -0.252374 0.033440 2.818917 1.081638 2.890627 -1.111722 0.078632 1.819572 3.538287 -1.266837 -1.089486 -0.919970 0.121665 -2.741072 -2.483327 -3.637485 -1.941081 1.276645 -1.103604
wb_dma_rf/inst_u25 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_wb_mast/input_mast_go 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.938611 0.871310 1.182846 1.360100 0.941112 2.944763 -1.830174 0.573808 0.900155 2.156198 0.753230 -1.752887 -0.418550 1.246852 -0.602154 -1.088425 -1.572258 -1.026092 0.179038 -2.292666
wb_dma_ch_sel/assign_125_de_start/expr_1 -2.998004 2.767645 0.759294 1.639733 1.591205 2.608560 -1.701983 1.070823 0.401987 -0.998075 -1.794998 1.915277 -0.123012 0.589523 0.128737 -0.100262 1.927281 -3.316005 -1.524825 -3.481046
wb_dma_de/always_23/block_1/case_1/block_2/if_1 1.257626 -2.066499 2.864986 -0.040041 0.440900 0.432509 -0.994055 -1.297720 1.257892 -2.660225 3.399620 -2.697837 -0.585763 -0.298298 -0.523888 -0.985545 -0.657600 -4.321360 0.881069 -1.654901
wb_dma_ch_sel/assign_151_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -2.972042 -1.072992 -2.939261 1.998347 2.290162 -0.319491 1.047071 1.585211 0.552457 1.318934 -3.273308 3.875159 -0.515889 -1.821696 -1.049664 0.791281 -0.428674 -0.981466 1.422797 -1.081017
wb_dma_wb_mast/reg_mast_dout 0.985251 -3.583119 -2.220626 0.053885 -0.513173 -0.899582 -0.380847 3.008997 2.541945 0.272476 -3.625035 0.878631 0.422450 -4.228562 1.013884 2.869376 -3.220678 0.865675 2.232627 1.550173
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/assign_100_valid -4.810184 -0.017760 1.716819 1.495971 -2.241557 1.200263 2.392930 0.147783 1.890633 1.710907 -1.669474 -0.427791 -0.192753 -0.953034 0.492241 -2.782451 4.730392 -0.380452 -1.103790 -0.346412
wb_dma_ch_sel/assign_131_req_p0 -2.055734 -1.158897 1.216463 1.863000 0.548686 2.585922 2.702045 0.501772 -2.241086 3.306318 -1.661892 0.579379 -1.213811 -3.533437 -1.690509 -3.726327 3.040289 1.324655 -0.012957 -0.655280
wb_dma_ch_sel/assign_135_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_ch_rf/input_dma_done_all 0.626500 0.251496 -1.436412 0.352069 2.311826 2.741852 -0.220432 2.579802 1.104080 2.626154 -1.376171 2.188802 0.916399 -0.917211 -0.009806 -0.195774 0.573945 1.461268 0.938539 -3.346965
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.032060 -1.857887 -4.223738 -0.307967 1.526933 0.519365 0.830990 2.899426 2.404007 2.100507 -4.377854 1.512033 1.778199 -3.046238 -0.309169 0.139104 -2.039553 2.987938 1.697216 -1.401659
wb_dma_pri_enc_sub/wire_pri_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/input_wb_rf_din -2.533374 2.589053 -0.866979 -0.244391 -3.000531 2.185178 -1.078109 2.360732 2.627323 6.928916 -1.851909 0.200739 -0.340424 0.581468 1.308614 -1.954569 -0.753850 -0.480683 2.260210 4.013089
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.330806 0.643781 -1.336923 0.684289 3.714319 0.868879 -0.413566 1.706484 -0.957031 1.017080 -1.326640 3.383316 0.347389 -0.191546 0.019207 -0.416565 -0.786064 -0.743387 0.527957 -3.635813
wb_dma_ch_sel/assign_157_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_sel/assign_139_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/always_38/case_1 -2.998004 2.767645 0.759294 1.639733 1.591205 2.608560 -1.701983 1.070823 0.401987 -0.998075 -1.794998 1.915277 -0.123012 0.589523 0.128737 -0.100262 1.927281 -3.316005 -1.524825 -3.481046
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -3.181626 -1.689531 -1.745144 -0.499589 -0.881327 -1.318169 2.907099 -1.437048 2.062413 -4.123789 -0.783145 1.897264 0.170562 -2.397254 -1.409577 0.934450 4.164453 -3.038398 -0.571742 0.545106
wb_dma/constraint_wb0_cyc_o 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma/input_wb0_addr_i -1.299021 1.741385 -0.083213 2.488285 -1.329681 -1.525428 -2.197856 -0.519000 1.426409 0.401424 -2.562963 -0.046242 -3.962818 0.495771 -1.765102 -0.229593 -6.337090 -6.609297 -1.245587 4.754498
wb_dma_de/input_mast1_drdy -0.867855 -0.177120 -0.772133 1.579005 1.222556 -1.442048 0.365731 -1.618242 -1.013244 -0.261685 -0.895205 0.142038 -0.026185 1.630725 -0.962322 -1.329828 -2.563826 -1.789020 -0.179078 -0.826351
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.501059 0.695470 1.077116 0.070177 1.123023 2.377607 -1.806726 0.743922 0.667911 1.332365 2.190737 -1.235196 0.309697 2.021868 0.840916 -0.323914 -0.730205 -0.471766 0.410900 -3.171570
wb_dma_wb_if/input_wb_ack_i 0.164963 -2.530457 -4.263951 -1.091716 -1.054587 -1.023873 -2.338033 2.766897 0.003525 -1.020438 -5.490511 3.420358 -0.715347 -3.551233 -0.815762 3.049517 0.265004 0.373711 3.333529 -0.665229
wb_dma_ch_sel/wire_pri_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/assign_3_ch_am0 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_rf/input_ch_sel 5.077197 -1.708293 1.312721 -1.381131 2.224026 -0.574359 0.262533 5.110510 2.554941 -0.501479 1.290933 -1.173628 -2.729627 -5.661449 2.872697 1.488418 0.459480 -3.247773 0.845495 -0.993844
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.581113 -3.901670 0.416080 -1.033343 -3.271776 -0.290621 1.736333 0.096980 0.683237 -0.640523 1.268478 -3.327494 -1.111168 0.042147 3.378371 -1.066227 0.976834 -2.436813 0.229322 -3.870014
wb_dma_de/always_23/block_1/case_1 0.258806 3.274555 0.791258 0.632376 1.234528 1.705059 -0.176440 1.279957 1.022855 -1.157701 -4.825113 1.637287 0.638628 -2.131281 -1.297961 -2.821517 2.643273 -2.865930 -2.889181 -3.701169
wb_dma/wire_pause_req 0.834823 -1.408756 1.610667 0.220678 1.929252 -1.195027 -0.617048 0.590089 -1.814071 -3.579916 -1.363254 0.087477 -0.975640 -2.428746 1.710120 -1.990832 -1.711335 -5.676984 -0.112525 -2.642863
wb_dma_wb_if/input_mast_go 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/input_de_csr 0.637062 -2.377212 -2.684136 -1.373877 1.154390 -0.755247 0.395118 2.582183 1.791833 0.142932 -0.274467 2.303156 0.965928 -1.668084 2.084266 2.269282 0.033001 1.416428 2.580497 -0.780501
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/input_mast0_din 0.428216 -2.367291 -4.143540 0.021153 0.029096 -1.189951 0.279856 2.981725 4.146114 0.921460 -3.399500 0.796654 -0.016311 -3.274167 0.530915 2.389475 -2.505118 -0.017108 2.752681 2.025850
wb_dma_pri_enc_sub/always_3 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_pri_enc_sub/always_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/reg_adr0 -3.423323 -3.889226 0.285540 -0.195461 -2.662094 -0.739757 2.508955 -0.724840 1.976289 -0.314176 1.788986 -1.076111 -1.635191 -1.703843 1.511801 -0.092536 -0.096526 -2.179907 1.419735 2.843230
wb_dma_ch_sel/reg_adr1 -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_sel/assign_1_pri0 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_pri_enc/wire_pri26_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -0.549454 0.954764 0.755476 1.932113 0.426685 -0.373809 -0.528695 2.435861 3.970757 2.659334 -2.164028 -2.196945 3.142786 -1.109331 1.323377 -1.035525 -1.592885 -1.498247 1.062413 1.938223
wb_dma/wire_ptr_set -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.330806 0.643781 -1.336923 0.684289 3.714319 0.868879 -0.413566 1.706484 -0.957031 1.017080 -1.326640 3.383316 0.347389 -0.191546 0.019207 -0.416565 -0.786064 -0.743387 0.527957 -3.635813
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.949345 -1.522599 0.249253 3.540808 2.049730 2.420026 1.364660 -0.827616 1.613331 3.217093 -0.673702 -1.057999 -0.015608 0.097436 -3.050621 -3.223809 -1.242402 -0.748075 0.246105 -3.241193
wb_dma_de/reg_ptr_set -3.443883 1.113713 0.492148 -0.069792 0.190981 0.661211 -0.676535 3.603227 4.936203 0.420644 2.223690 1.853634 -0.175085 1.128654 4.158361 4.146592 3.327650 -1.827961 0.293182 -1.498196
wb_dma/wire_dma_nd -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_rf/assign_3_csr -0.875234 -0.923222 -0.235472 -0.041426 -0.449325 2.140273 -2.891991 -0.454770 2.042224 -1.713751 1.426378 -1.217559 0.374489 1.311428 -0.304998 1.429492 -1.057262 -2.693463 1.983591 -1.608865
wb_dma_rf/assign_4_dma_abort -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/assign_123_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.862257 -1.239090 -1.872039 2.759583 2.114798 0.998828 3.551137 -1.381986 2.185730 2.288085 -1.148540 -2.233898 0.649519 -0.445725 -3.678632 -2.191202 -1.608645 0.692310 -1.191023 -2.351548
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.501059 0.695470 1.077116 0.070177 1.123023 2.377607 -1.806726 0.743922 0.667911 1.332365 2.190737 -1.235196 0.309697 2.021868 0.840916 -0.323914 -0.730205 -0.471766 0.410900 -3.171570
wb_dma_rf/wire_ch4_csr -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.286397 -1.441205 2.441730 1.062357 -1.163140 1.880575 -1.587847 2.528368 1.990008 0.777068 1.404161 -3.359190 -1.106838 0.176457 3.957592 1.016703 1.049705 -2.177666 0.650405 -3.049766
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_ch_pri_enc/wire_pri0_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/assign_10_ch_enable -3.181626 -1.689531 -1.745144 -0.499589 -0.881327 -1.318169 2.907099 -1.437048 2.062413 -4.123789 -0.783145 1.897264 0.170562 -2.397254 -1.409577 0.934450 4.164453 -3.038398 -0.571742 0.545106
wb_dma_wb_slv/reg_slv_we -2.273731 -0.212578 1.660292 1.543154 0.335223 -5.472116 3.088512 0.785101 0.553974 1.547576 -2.560969 2.194112 -1.645649 -2.442759 -0.217708 -1.401663 1.285115 1.074015 -0.873024 4.367875
wb_dma_de/input_txsz -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_wb_if/wire_mast_dout 0.985251 -3.583119 -2.220626 0.053885 -0.513173 -0.899582 -0.380847 3.008997 2.541945 0.272476 -3.625035 0.878631 0.422450 -4.228562 1.013884 2.869376 -3.220678 0.865675 2.232627 1.550173
wb_dma_ch_rf/wire_ch_enable -3.181626 -1.689531 -1.745144 -0.499589 -0.881327 -1.318169 2.907099 -1.437048 2.062413 -4.123789 -0.783145 1.897264 0.170562 -2.397254 -1.409577 0.934450 4.164453 -3.038398 -0.571742 0.545106
wb_dma_rf/wire_csr_we -0.373299 -1.390446 1.768358 0.888713 0.841619 -1.648383 -0.642070 2.263040 -2.582181 0.280387 -2.875619 0.297391 -1.392686 -2.082532 3.800183 -2.618560 -2.690043 -2.364437 0.586556 -1.145478
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel_checker/input_dma_busy -2.149054 -1.637017 -0.717801 -0.469603 -0.598181 -0.943497 -1.249204 1.120342 1.383577 0.773947 0.429994 1.612455 -0.386483 0.109745 1.709554 1.000341 -2.030782 -1.327100 3.213502 1.801785
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/assign_9_ch_txsz 0.272192 3.962249 0.121754 -1.540564 2.804070 0.660154 -1.238559 1.933741 -1.370974 3.373102 0.092697 5.923894 -0.785176 0.514438 -0.551833 -1.874572 -0.680081 -0.070372 1.367876 0.222543
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_de/assign_65_done 0.330806 0.643781 -1.336923 0.684289 3.714319 0.868879 -0.413566 1.706484 -0.957031 1.017080 -1.326640 3.383316 0.347389 -0.191546 0.019207 -0.416565 -0.786064 -0.743387 0.527957 -3.635813
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -4.980414 -0.890385 -0.305415 3.133784 1.598973 -2.046312 -1.548196 1.261781 1.911539 -1.560732 -3.323466 3.397804 0.671769 -0.636696 0.226378 3.366685 0.718525 -0.484669 0.650180 0.619618
wb_dma_de/always_2/if_1/if_1 -1.548782 -2.460867 -0.216073 1.447207 -0.183761 -3.435885 3.043494 -1.498735 4.298613 -0.195810 2.031061 -2.209809 2.409595 2.992202 1.238452 0.370991 0.366230 0.380662 -0.310988 -1.160984
wb_dma_ch_sel/assign_154_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_sel/assign_156_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/always_9/stmt_1/expr_1 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/assign_112_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_de/always_23/block_1/case_1/block_8 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_de/always_23/block_1/case_1/block_9 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_ch_rf/assign_28_this_ptr_set 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma_ch_rf/always_22 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_de/always_23/block_1/case_1/block_1 -2.336277 3.160854 -1.103942 0.975737 0.114974 2.142542 0.517004 1.237079 2.780091 -0.286947 -5.757044 2.538447 1.544339 -1.064906 -0.692282 -1.864229 2.197352 -1.690882 -2.878421 -2.857913
wb_dma_de/always_23/block_1/case_1/block_2 1.257626 -2.066499 2.864986 -0.040041 0.440900 0.432509 -0.994055 -1.297720 1.257892 -2.660225 3.399620 -2.697837 -0.585763 -0.298298 -0.523888 -0.985545 -0.657600 -4.321360 0.881069 -1.654901
wb_dma_de/always_23/block_1/case_1/block_3 1.273952 3.209958 -1.394955 0.509683 1.845751 -0.677954 3.574840 -1.271094 2.323120 2.943630 -2.208581 2.081876 2.931092 2.342143 -1.975372 -4.920093 -1.129120 0.775964 -3.383626 -1.594507
wb_dma_de/always_23/block_1/case_1/block_4 1.676464 3.196408 -2.570880 -0.794817 1.306276 -1.143568 4.247160 -0.728782 3.489666 2.445425 -1.144593 2.025768 2.150170 2.692765 -0.707979 -3.897560 -1.412005 -0.949094 -3.133820 -2.335859
wb_dma_ch_rf/always_27 -3.012844 0.912019 0.449209 2.443889 1.940053 -0.018320 -0.444000 3.035845 -0.589226 -0.151400 -4.076567 2.356463 -0.576516 -1.450265 2.220860 0.696129 2.030708 -1.494686 -1.400274 -3.137316
wb_dma_de/always_23/block_1/case_1/block_7 -2.599702 -1.298394 -2.454329 -1.814132 -1.506388 -0.009518 -2.041476 3.178693 3.781952 -0.186629 -1.323305 2.196230 0.405895 -1.242929 2.236894 3.090735 2.862880 0.047737 4.267647 0.213148
wb_dma/assign_4_dma_rest 2.046633 -3.081218 -1.165391 -1.388599 1.064706 -2.370086 0.224457 0.659536 3.347402 -1.823902 1.849428 -0.232347 1.312112 -0.468190 1.871720 1.405163 -1.052522 -0.483515 2.258762 -0.146725
wb_dma_ch_rf/always_23/if_1 -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_sel/reg_ndr_r -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_de/assign_66_dma_done/expr_1 -1.596245 0.698078 -0.549482 1.052865 2.070617 -1.114905 0.291634 2.406611 0.467614 -0.922314 -2.174829 2.187956 0.170449 -0.006156 2.969654 1.171058 1.159253 -1.761069 -1.232919 -3.511035
wb_dma_ch_sel/reg_req_r -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_ch_rf/reg_pointer_r -0.079673 -2.430657 -0.947210 -2.222610 -1.558304 -0.215028 -0.622615 -0.661688 1.206177 0.097337 4.509111 -1.304936 0.150245 2.248949 1.861416 -0.039274 -1.957186 0.531172 4.024972 1.512054
wb_dma_ch_sel/assign_105_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_ch_pri_enc/wire_pri5_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/always_39/case_1 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_sel/always_6 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_ch_sel/always_7 -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_sel/always_4 -3.524676 1.869944 1.097925 2.476546 1.668752 1.076549 -0.340758 1.936550 0.346106 0.856230 -2.217748 1.909303 -0.453143 0.388008 1.261892 -0.230246 2.401122 -1.703076 -1.579977 -3.355821
wb_dma_ch_sel/always_5 -2.025532 2.574167 -0.247124 0.266550 1.503195 1.644480 -1.188873 0.976614 1.456832 -1.743156 -0.387739 1.873909 0.339930 1.685313 1.325194 0.510526 1.354765 -3.883078 -1.191297 -4.040844
wb_dma_ch_sel/assign_126_ch_sel/expr_1 0.165418 0.549984 1.719234 1.110619 1.856635 -1.343623 3.967969 1.497559 -0.678322 -0.063993 -2.258794 1.082543 -1.518511 -3.745668 0.940283 -3.313093 2.695168 -2.851710 -3.288512 -1.891171
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_sel/always_1 -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_ch_arb/always_2/block_1/case_1/cond -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_sel/always_8 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma_ch_sel/always_9 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/assign_67_dma_done_all 0.626500 0.251496 -1.436412 0.352069 2.311826 2.741852 -0.220432 2.579802 1.104080 2.626154 -1.376171 2.188802 0.916399 -0.917211 -0.009806 -0.195774 0.573945 1.461268 0.938539 -3.346965
wb_dma_ch_rf/wire_ch_txsz 0.272192 3.962249 0.121754 -1.540564 2.804070 0.660154 -1.238559 1.933741 -1.370974 3.373102 0.092697 5.923894 -0.785176 0.514438 -0.551833 -1.874572 -0.680081 -0.070372 1.367876 0.222543
wb_dma_ch_sel/assign_99_valid -4.810184 -0.017760 1.716819 1.495971 -2.241557 1.200263 2.392930 0.147783 1.890633 1.710907 -1.669474 -0.427791 -0.192753 -0.953034 0.492241 -2.782451 4.730392 -0.380452 -1.103790 -0.346412
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -0.604175 0.536890 -1.591141 1.798770 0.182673 -1.072124 4.722699 0.182954 2.061253 2.001138 -4.521193 1.126071 -0.869546 -2.981298 -2.605493 -2.412229 2.010619 0.147805 -3.239826 1.328471
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -3.279587 0.661983 0.721294 3.481157 0.637665 -0.498871 -3.613656 1.027857 -1.256084 2.083604 -1.844218 -1.743310 0.135468 1.795399 0.732420 -0.051562 -1.025229 -2.441198 2.119040 -0.143906
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -2.768505 -3.198762 -0.961325 -0.400768 1.174894 -1.843272 3.808344 -0.030253 0.208227 1.773153 1.683076 3.893276 0.498590 -1.012264 0.635149 -1.041321 1.619292 1.426785 2.121277 0.493127
wb_dma/wire_ch2_txsz -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.676464 3.196408 -2.570880 -0.794817 1.306276 -1.143568 4.247160 -0.728782 3.489666 2.445425 -1.144593 2.025768 2.150170 2.692765 -0.707979 -3.897560 -1.412005 -0.949094 -3.133820 -2.335859
wb_dma_de/always_23/block_1 0.258806 3.274555 0.791258 0.632376 1.234528 1.705059 -0.176440 1.279957 1.022855 -1.157701 -4.825113 1.637287 0.638628 -2.131281 -1.297961 -2.821517 2.643273 -2.865930 -2.889181 -3.701169
wb_dma_ch_rf/always_22/if_1 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_de/wire_mast1_dout 2.411849 0.466673 -2.529979 -0.422095 0.998198 1.084664 -1.318865 1.344673 3.978731 2.216061 -0.498224 1.077661 1.520611 0.543375 -1.721398 1.542529 -2.527939 1.851906 1.655622 0.288840
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_de/always_8/stmt_1 -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_ch_rf/wire_ch_done_we -1.227133 -0.065468 -1.405146 1.751045 2.830102 0.809060 0.832981 2.055637 -0.066610 1.226070 -3.214846 2.745787 -0.168969 -1.663605 0.032257 -1.017661 0.089310 -1.579956 -0.025660 -3.574674
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_wb_slv/wire_wb_ack_o 0.853516 -2.129894 0.290570 0.773391 1.002717 1.100110 -2.674215 -0.468264 -1.001032 0.215137 2.375581 -0.167385 -1.336123 0.397335 -1.896375 1.535913 -2.377766 -0.377724 2.459851 -0.191743
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -2.768505 -3.198762 -0.961325 -0.400768 1.174894 -1.843272 3.808344 -0.030253 0.208227 1.773153 1.683076 3.893276 0.498590 -1.012264 0.635149 -1.041321 1.619292 1.426785 2.121277 0.493127
wb_dma_de/reg_ld_desc_sel 2.349342 -1.387919 2.149688 -1.864843 -1.435985 2.972919 2.600478 0.671341 1.817648 1.276497 0.075693 -1.089210 0.957584 -1.951131 1.286317 -5.729237 2.774024 -0.258314 -1.643554 -5.774397
wb_dma_wb_mast/assign_2_mast_pt_out 0.853516 -2.129894 0.290570 0.773391 1.002717 1.100110 -2.674215 -0.468264 -1.001032 0.215137 2.375581 -0.167385 -1.336123 0.397335 -1.896375 1.535913 -2.377766 -0.377724 2.459851 -0.191743
wb_dma_de/assign_83_wr_ack 0.330806 0.643781 -1.336923 0.684289 3.714319 0.868879 -0.413566 1.706484 -0.957031 1.017080 -1.326640 3.383316 0.347389 -0.191546 0.019207 -0.416565 -0.786064 -0.743387 0.527957 -3.635813
wb_dma/wire_dma_done_all 0.626500 0.251496 -1.436412 0.352069 2.311826 2.741852 -0.220432 2.579802 1.104080 2.626154 -1.376171 2.188802 0.916399 -0.917211 -0.009806 -0.195774 0.573945 1.461268 0.938539 -3.346965
assert_wb_dma_rf/input_ch0_am1 -1.740474 -1.183256 2.852791 1.344763 0.985021 -0.980940 -0.587860 -1.218490 0.067152 0.392138 4.041818 0.198732 -0.591776 2.564299 0.685682 0.918559 -1.172966 -0.526599 0.245228 0.453071
wb_dma_ch_arb/reg_state -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma_ch_sel/input_ch0_csr -0.639807 2.976124 -2.550554 3.440742 2.313548 1.487427 0.451545 1.538503 0.903541 -0.618281 -5.630567 -0.718761 1.493705 0.681006 1.878531 0.151569 -2.695648 -2.070663 -4.490470 -3.169912
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.273952 3.209958 -1.394955 0.509683 1.845751 -0.677954 3.574840 -1.271094 2.323120 2.943630 -2.208581 2.081876 2.931092 2.342143 -1.975372 -4.920093 -1.129120 0.775964 -3.383626 -1.594507
wb_dma_ch_sel/assign_153_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_wb_mast -1.959486 -1.892035 -3.076778 1.993207 -0.374754 -0.400129 -2.379489 1.422618 0.150865 -0.383293 -6.326995 2.300917 0.131851 -2.876757 -2.730826 2.812865 -0.071843 1.348790 2.340155 0.815298
wb_dma_ch_sel/assign_124_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_de/always_18/stmt_1 -2.598289 -2.054322 -0.593588 -0.057796 -2.352514 3.057831 -2.032329 -0.154988 2.016231 1.962737 0.762253 -0.776164 1.104962 0.314146 -1.855228 1.227298 2.996233 3.230887 3.912376 0.362123
wb_dma_ch_rf/wire_ch_csr_dewe 3.032060 -1.857887 -4.223738 -0.307967 1.526933 0.519365 0.830990 2.899426 2.404007 2.100507 -4.377854 1.512033 1.778199 -3.046238 -0.309169 0.139104 -2.039553 2.987938 1.697216 -1.401659
wb_dma_ch_pri_enc/input_pri2 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_pri_enc/input_pri3 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_pri_enc/input_pri0 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_pri_enc/input_pri1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_wb_if/input_slv_pt_in 0.853516 -2.129894 0.290570 0.773391 1.002717 1.100110 -2.674215 -0.468264 -1.001032 0.215137 2.375581 -0.167385 -1.336123 0.397335 -1.896375 1.535913 -2.377766 -0.377724 2.459851 -0.191743
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma/wire_de_adr1_we -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_ch_sel/assign_6_pri1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_sel/assign_129_req_p0/expr_1 0.254355 0.473145 -1.073455 3.385545 2.656588 3.027695 1.456465 -0.414103 -0.142711 3.976515 -2.559437 -0.792729 0.793794 -0.187766 -3.830954 -2.946153 -0.208500 1.981153 -0.598609 -2.812680
wb_dma_rf/wire_csr -0.875234 -0.923222 -0.235472 -0.041426 -0.449325 2.140273 -2.891991 -0.454770 2.042224 -1.713751 1.426378 -1.217559 0.374489 1.311428 -0.304998 1.429492 -1.057262 -2.693463 1.983591 -1.608865
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -4.520413 0.423522 -2.056791 0.915500 0.575568 -0.845439 -1.925890 2.112935 1.023730 0.429739 -0.609649 3.615230 -1.885814 0.464005 0.913118 4.072459 -0.384064 -2.534959 2.559253 1.084371
wb_dma_ch_sel/always_37/if_1 1.236093 0.315951 0.543977 -0.714576 2.022667 -2.983109 5.024212 1.771404 0.685161 -1.028043 -0.770828 1.855008 -1.354724 -3.581344 2.250290 -2.463172 2.427726 -3.494666 -2.632747 -1.391481
wb_dma_de/always_6/if_1/cond -0.369230 2.150137 -0.830953 0.039868 1.256823 3.447920 -3.845951 3.650544 2.170274 2.909435 -1.121982 2.645789 -0.291033 -0.101998 0.352748 1.515183 -0.943416 -0.295787 2.381926 -0.667981
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.273952 3.209958 -1.394955 0.509683 1.845751 -0.677954 3.574840 -1.271094 2.323120 2.943630 -2.208581 2.081876 2.931092 2.342143 -1.975372 -4.920093 -1.129120 0.775964 -3.383626 -1.594507
wb_dma_ch_rf/always_8/stmt_1 4.136170 -0.496209 3.993649 -0.146599 2.179271 0.715441 0.112599 0.171661 -0.187318 0.385304 3.975235 -2.432613 -0.683844 -0.258851 0.164358 -2.511771 0.121038 -1.699430 -0.513272 -3.084080
wb_dma_ch_sel/assign_108_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_ch_pri_enc/wire_pri9_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_sel/wire_pri2 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_sel/wire_pri3 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_sel/wire_pri0 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_sel/wire_pri1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -0.982542 -0.411102 0.229558 1.072100 2.550251 2.728154 -0.075705 2.275358 0.862592 2.944829 -0.652494 2.176157 0.355509 -0.509817 0.806644 -2.168324 0.459209 -0.703097 1.248128 -4.332755
wb_dma_rf/input_ptr_set -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_rf/always_2/if_1/if_1 -1.838628 -1.468730 0.422874 0.428839 0.262305 -0.459296 -1.985201 1.049732 -2.212119 -2.573666 -3.638454 0.182971 -0.321547 -1.463180 3.349373 -2.345545 -3.239352 -4.337021 1.217107 -1.806045
wb_dma_de/assign_77_read_hold 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_pri_enc_sub/input_valid 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 1.328752 -1.746964 -3.298704 2.797634 2.549388 0.558636 4.292833 -0.526534 2.023660 2.682932 -2.479801 -1.192465 1.027785 -1.249686 -3.211298 -1.679119 -0.963341 1.608408 -0.680726 -2.577911
wb_dma_ch_rf/always_27/stmt_1 -3.012844 0.912019 0.449209 2.443889 1.940053 -0.018320 -0.444000 3.035845 -0.589226 -0.151400 -4.076567 2.356463 -0.576516 -1.450265 2.220860 0.696129 2.030708 -1.494686 -1.400274 -3.137316
wb_dma_wb_slv/assign_2_pt_sel/expr_1 4.277394 1.012304 -4.813920 1.553435 3.679942 -0.013636 0.433954 -1.657340 0.964366 0.922600 0.011567 -0.252962 -1.432507 0.251760 -6.636630 2.339318 -3.803732 -0.396197 -0.297847 0.974656
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_ch_sel/wire_valid -3.181626 -1.689531 -1.745144 -0.499589 -0.881327 -1.318169 2.907099 -1.437048 2.062413 -4.123789 -0.783145 1.897264 0.170562 -2.397254 -1.409577 0.934450 4.164453 -3.038398 -0.571742 0.545106
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_de/wire_chunk_cnt_is_0_d -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_sel/assign_109_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -2.538127 -1.957847 4.947364 3.854786 -0.397918 1.031420 -1.346076 -0.116342 0.189638 1.784253 -0.264521 -3.295928 -2.518710 -1.709372 -1.029044 -3.245484 -1.629217 -3.210428 1.076665 0.640536
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_de/assign_75_mast1_dout 2.411849 0.466673 -2.529979 -0.422095 0.998198 1.084664 -1.318865 1.344673 3.978731 2.216061 -0.498224 1.077661 1.520611 0.543375 -1.721398 1.542529 -2.527939 1.851906 1.655622 0.288840
wb_dma/constraint_csr 1.501059 0.695470 1.077116 0.070177 1.123023 2.377607 -1.806726 0.743922 0.667911 1.332365 2.190737 -1.235196 0.309697 2.021868 0.840916 -0.323914 -0.730205 -0.471766 0.410900 -3.171570
wb_dma_ch_rf/always_5/if_1 -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_ch_pri_enc/wire_pri21_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/assign_157_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_wb_mast/assign_1/expr_1 -1.598441 0.730205 -2.725705 3.754411 2.375921 -1.734297 -2.328698 -1.289661 3.070564 0.858114 -2.953960 1.466608 2.878107 2.691374 -4.879382 2.157630 -3.156963 1.542567 1.490712 2.368064
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_de/reg_mast1_adr -0.919981 -2.483382 0.389912 4.167994 2.076068 -1.553772 1.673544 -1.087037 5.296948 -2.739189 0.559311 -2.285549 0.438182 -0.665711 -2.715379 4.354535 0.603340 -0.660734 -1.698976 -1.308475
wb_dma_ch_pri_enc/wire_pri17_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/assign_141_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_sel/input_ch2_csr -0.448463 2.258790 -3.141616 1.542984 -0.034769 0.860001 -0.086846 3.214702 1.889933 2.031244 -6.135639 -0.710687 0.849734 0.098492 2.119519 0.115062 0.554896 0.362415 -1.409365 -3.135464
wb_dma_ch_rf/assign_13_ch_txsz_we 0.366823 2.132286 -0.344388 -1.611729 1.937297 2.966084 -0.357466 2.759038 0.944709 2.665156 0.675660 4.369838 0.657063 -0.487254 0.561758 -0.263384 2.482023 1.900940 0.865562 -1.882567
wb_dma_ch_sel/assign_130_req_p0 0.254355 0.473145 -1.073455 3.385545 2.656588 3.027695 1.456465 -0.414103 -0.142711 3.976515 -2.559437 -0.792729 0.793794 -0.187766 -3.830954 -2.946153 -0.208500 1.981153 -0.598609 -2.812680
wb_dma_ch_arb/always_1/if_1/stmt_2 -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma_ch_sel/assign_106_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_ch_pri_enc/wire_pri28_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_rf/always_11/if_1/if_1 -0.419108 -1.277282 -0.389212 3.322435 3.839778 0.121117 1.912158 -1.846804 -1.192693 1.288050 -0.575784 0.851798 -0.025027 0.250352 -3.613902 -2.675436 -1.557665 -0.994905 -0.373781 -3.186327
wb_dma_wb_if/wire_slv_adr -1.918156 2.761403 0.868663 1.868037 -0.651110 -1.617310 -1.323470 0.055480 3.372436 1.314239 -2.508681 0.061651 -2.134317 0.383953 -0.432424 -1.706025 -6.292934 -6.186122 -0.392049 5.621889
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_ch_sel/input_ch1_csr -0.448463 2.258790 -3.141616 1.542984 -0.034769 0.860001 -0.086846 3.214702 1.889933 2.031244 -6.135639 -0.710687 0.849734 0.098492 2.119519 0.115062 0.554896 0.362415 -1.409365 -3.135464
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma/wire_pt1_sel_i 1.851492 -0.250029 -3.016522 1.337394 1.453448 0.454199 0.561917 0.882527 5.412533 2.429893 -1.273571 0.391137 1.771067 -0.213265 -3.062788 2.249735 -2.215782 2.837299 0.746983 1.271226
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.949043 -0.497227 0.655075 1.398908 1.077249 -0.302600 0.503967 -0.821459 3.327353 -0.423965 2.574828 -0.263748 1.618801 2.853475 0.407160 1.523895 1.551792 0.157229 -0.440304 -1.895250
wb_dma/wire_pt1_sel_o 1.501666 0.159507 -2.090868 -0.545752 2.849084 -1.129767 0.467641 -1.845891 -1.172525 -0.412277 2.531116 0.327336 1.182867 2.692553 -0.449688 0.321338 -3.225197 -0.746052 1.137102 -1.473262
wb_dma_ch_sel/assign_127_req_p0/expr_1 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_pri_enc/inst_u16 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_sel/always_48/case_1 -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma_ch_sel/input_ch7_csr -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
assert_wb_dma_rf/input_ch0_txsz -1.223074 0.257036 1.989594 0.364959 0.498423 0.420970 -2.029235 0.127862 0.153274 3.509855 2.442567 1.391726 -0.888291 1.425071 -1.140298 -0.249675 -1.869479 0.900102 2.903950 2.078782
assert_wb_dma_rf -2.522231 0.332331 3.190889 1.282124 0.732622 -0.323926 -1.883335 -0.521810 0.114096 2.271570 3.316799 1.315503 -0.992550 2.723592 0.059931 0.514465 -1.682607 -0.190915 1.261766 1.739208
wb_dma_ch_rf/reg_ch_am0_r 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_ch_rf/always_4/if_1 -0.079673 -2.430657 -0.947210 -2.222610 -1.558304 -0.215028 -0.622615 -0.661688 1.206177 0.097337 4.509111 -1.304936 0.150245 2.248949 1.861416 -0.039274 -1.957186 0.531172 4.024972 1.512054
wb_dma_de/always_4/if_1/if_1/stmt_1 -0.982542 -0.411102 0.229558 1.072100 2.550251 2.728154 -0.075705 2.275358 0.862592 2.944829 -0.652494 2.176157 0.355509 -0.509817 0.806644 -2.168324 0.459209 -0.703097 1.248128 -4.332755
wb_dma_de/always_14/stmt_1/expr_1 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_de/wire_use_ed 3.636291 -2.264420 -2.531041 -2.171663 -1.565721 -1.112964 2.412964 1.453673 4.229904 2.582765 -4.600682 -0.373931 2.781797 -1.183185 2.627891 -5.768497 -4.214370 0.230230 0.703087 -1.708861
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 1.257626 -2.066499 2.864986 -0.040041 0.440900 0.432509 -0.994055 -1.297720 1.257892 -2.660225 3.399620 -2.697837 -0.585763 -0.298298 -0.523888 -0.985545 -0.657600 -4.321360 0.881069 -1.654901
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_ch_sel/always_7/stmt_1/expr_1 -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_sel/input_nd_i -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
assert_wb_dma_ch_sel/input_req_i -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_rf/reg_ch_rl -1.286397 -1.441205 2.441730 1.062357 -1.163140 1.880575 -1.587847 2.528368 1.990008 0.777068 1.404161 -3.359190 -1.106838 0.176457 3.957592 1.016703 1.049705 -2.177666 0.650405 -3.049766
wb_dma_de/reg_paused -0.875234 -0.923222 -0.235472 -0.041426 -0.449325 2.140273 -2.891991 -0.454770 2.042224 -1.713751 1.426378 -1.217559 0.374489 1.311428 -0.304998 1.429492 -1.057262 -2.693463 1.983591 -1.608865
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 0.330806 0.643781 -1.336923 0.684289 3.714319 0.868879 -0.413566 1.706484 -0.957031 1.017080 -1.326640 3.383316 0.347389 -0.191546 0.019207 -0.416565 -0.786064 -0.743387 0.527957 -3.635813
wb_dma_wb_if/wire_mast_drdy -3.069020 -1.090331 -6.861963 -1.635601 -2.370368 0.575761 -0.119716 -0.391371 -1.777147 0.282412 -3.928724 1.196315 -0.265568 0.795752 -1.402866 -0.167881 1.860228 -0.643456 4.237813 -3.379161
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -2.676578 -4.632749 0.404148 1.700930 0.076816 0.296763 1.589249 1.199358 2.241287 0.561525 0.236179 -0.466170 -0.590819 -2.396229 1.059849 0.342819 1.461635 -0.988253 1.876009 -1.971678
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_sel/assign_100_valid/expr_1 -4.810184 -0.017760 1.716819 1.495971 -2.241557 1.200263 2.392930 0.147783 1.890633 1.710907 -1.669474 -0.427791 -0.192753 -0.953034 0.492241 -2.782451 4.730392 -0.380452 -1.103790 -0.346412
wb_dma_wb_if/inst_u1 -2.199976 1.358379 -0.845805 0.189835 0.288416 -2.355453 2.307511 -1.454560 0.456106 -0.483189 -0.626712 2.680193 -1.561799 -1.264773 -2.980450 -0.911175 1.046332 -1.212173 -0.565700 4.450436
wb_dma_wb_if/inst_u0 -1.959486 -1.892035 -3.076778 1.993207 -0.374754 -0.400129 -2.379489 1.422618 0.150865 -0.383293 -6.326995 2.300917 0.131851 -2.876757 -2.730826 2.812865 -0.071843 1.348790 2.340155 0.815298
wb_dma_ch_sel 0.128630 1.245886 -0.357389 0.206974 0.176218 0.231770 1.981425 1.199209 0.256831 -1.407521 -3.691843 -0.308837 0.402290 -2.079100 1.241395 -2.178389 2.650997 -2.146019 -2.769881 -3.076977
wb_dma_rf/input_de_csr_we 3.032060 -1.857887 -4.223738 -0.307967 1.526933 0.519365 0.830990 2.899426 2.404007 2.100507 -4.377854 1.512033 1.778199 -3.046238 -0.309169 0.139104 -2.039553 2.987938 1.697216 -1.401659
wb_dma_rf/wire_ch0_adr0 -1.127570 -2.001674 0.018785 0.973459 -3.107738 -0.004861 0.438119 0.552481 5.567902 1.626478 -0.997036 -4.439097 0.378275 1.049457 2.518002 -1.695987 -1.930012 -2.745657 0.653094 -0.818647
wb_dma_rf/wire_ch0_adr1 -3.179768 0.404389 2.541871 1.417982 -0.187712 1.889400 -2.154923 -0.277270 -0.157144 3.576680 1.737493 0.854796 -0.450325 1.337778 -1.717257 -0.564792 -0.158480 1.776199 2.559604 2.006468
wb_dma_de/always_9/stmt_1/expr_1 2.610053 1.963024 -0.488301 1.271128 2.552456 4.400102 -1.381581 1.314047 1.930235 2.296534 0.259377 -0.705688 0.719130 0.901885 -2.130730 0.613494 0.031635 1.439367 -0.714567 -4.113872
wb_dma_ch_sel/always_42/case_1/cond 1.127783 -1.921011 -1.096833 -0.461171 1.520151 -1.153856 0.562054 2.801584 -0.127408 -1.792718 -0.727508 0.082015 -0.373134 -1.964456 3.801912 1.558311 -0.014581 -2.328437 0.224210 -3.518945
wb_dma_wb_slv/input_wb_cyc_i 0.033477 0.285516 -4.190081 3.475787 1.773024 2.130969 0.825754 0.016169 1.438859 1.817799 -1.592610 -2.498756 -2.576863 -2.839398 -5.402066 4.437081 -1.792481 0.374892 0.339836 2.516549
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_de/reg_tsz_cnt -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_ch_sel/reg_ndr -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_de/assign_83_wr_ack/expr_1 0.330806 0.643781 -1.336923 0.684289 3.714319 0.868879 -0.413566 1.706484 -0.957031 1.017080 -1.326640 3.383316 0.347389 -0.191546 0.019207 -0.416565 -0.786064 -0.743387 0.527957 -3.635813
wb_dma_de/reg_de_txsz_we 1.876180 1.382694 -0.981961 0.407565 2.308632 3.995169 -2.590963 2.741939 1.192336 3.434984 -0.678366 1.529949 -0.017502 -0.701896 -1.375555 0.461001 -1.698467 0.917207 1.772129 -1.586206
wb_dma_ch_rf/reg_pointer_sr -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_rf/input_de_adr1_we -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.676464 3.196408 -2.570880 -0.794817 1.306276 -1.143568 4.247160 -0.728782 3.489666 2.445425 -1.144593 2.025768 2.150170 2.692765 -0.707979 -3.897560 -1.412005 -0.949094 -3.133820 -2.335859
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/always_43/case_1/cond -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_ch_rf/reg_ch_adr0_r -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_ch_pri_enc/input_valid 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_pri_enc/reg_pri_out1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.277765 -2.671573 -1.969073 -1.673130 -2.700992 1.521393 -1.378217 0.252078 3.417233 0.872473 0.748302 -0.432210 1.262259 0.060088 -0.778025 1.653406 2.317603 1.989596 4.396183 -0.022795
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 2.046633 -3.081218 -1.165391 -1.388599 1.064706 -2.370086 0.224457 0.659536 3.347402 -1.823902 1.849428 -0.232347 1.312112 -0.468190 1.871720 1.405163 -1.052522 -0.483515 2.258762 -0.146725
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -2.333637 -2.263822 -0.649698 -0.154780 2.189755 -3.109788 3.455258 -1.371006 -2.098349 0.400843 2.237962 3.953251 -0.190559 0.304424 0.249958 -1.550846 0.059693 -0.624801 1.268268 0.139305
wb_dma_ch_sel/input_req_i -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_rf/assign_4_dma_abort/expr_1 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/always_1/case_1/stmt_8 -0.255561 -1.319978 0.867027 -1.127255 -1.645766 1.440318 0.722336 -0.788042 2.004505 0.787691 2.862901 -1.208226 -0.672013 2.087963 2.408802 -0.897680 -0.159066 -1.290397 -0.798010 -1.647224
wb_dma_ch_rf/wire_ptr_inv -0.009171 -2.029442 -0.385959 -0.113209 2.963014 -0.180127 2.582620 -0.446863 0.245312 1.968880 2.470673 3.345034 1.540588 -0.078310 -1.096307 -1.273851 1.212443 2.661521 1.407051 -1.482067
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -1.236220 0.412415 -1.107900 1.698113 0.986525 -0.653415 -1.259185 -0.505516 0.098458 1.251095 -1.754167 0.668180 -0.303553 1.352673 -1.189640 -1.241984 -3.981981 -2.477385 1.269091 0.379929
wb_dma_ch_sel/assign_138_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_rf/always_1/case_1/stmt_1 -0.875234 -0.923222 -0.235472 -0.041426 -0.449325 2.140273 -2.891991 -0.454770 2.042224 -1.713751 1.426378 -1.217559 0.374489 1.311428 -0.304998 1.429492 -1.057262 -2.693463 1.983591 -1.608865
wb_dma_rf/always_1/case_1/stmt_6 1.906607 -2.523997 2.328735 1.202658 -0.267593 0.797748 0.516737 -1.954057 1.748245 2.281362 3.649871 -4.857392 -2.239802 -0.008124 -2.403410 -2.489595 -2.429605 -1.411430 1.149645 1.313481
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_sel/always_43/case_1 -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_ch_sel/assign_9_pri2 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_pri_enc_sub/always_1/case_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_rf/always_2/if_1 -1.838628 -1.468730 0.422874 0.428839 0.262305 -0.459296 -1.985201 1.049732 -2.212119 -2.573666 -3.638454 0.182971 -0.321547 -1.463180 3.349373 -2.345545 -3.239352 -4.337021 1.217107 -1.806045
wb_dma/wire_dma_abort -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_wb_if/input_wb_stb_i -3.264395 -1.141906 1.756165 3.485035 -1.040145 2.998601 -1.856669 0.209756 2.020851 2.796231 -1.216587 -2.225344 -1.671112 -0.662145 -2.014671 -1.350022 -1.327641 -2.115257 1.560592 0.410472
wb_dma_rf/input_de_txsz 2.207756 0.841221 -1.043301 0.892891 2.823331 3.693287 -0.320766 1.626059 1.103213 2.400606 -0.381398 0.569442 1.010103 -0.169600 -1.596817 0.054406 0.683208 2.041272 -0.179985 -4.321553
wb_dma_ch_pri_enc/wire_pri3_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/wire_gnt_p1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/wire_gnt_p0 -1.818380 -2.382787 -0.520370 1.839869 1.696537 -1.490023 5.403752 0.700497 2.049099 1.384064 -1.383102 2.495011 0.986879 -3.749407 -0.829220 -0.046016 2.732356 3.186859 -1.323119 1.474608
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.875234 -0.923222 -0.235472 -0.041426 -0.449325 2.140273 -2.891991 -0.454770 2.042224 -1.713751 1.426378 -1.217559 0.374489 1.311428 -0.304998 1.429492 -1.057262 -2.693463 1.983591 -1.608865
wb_dma/input_wb0_err_i -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/always_44/case_1/stmt_4 -0.829375 -4.779179 0.355093 0.153051 -0.649420 -2.135387 3.047655 -1.885529 1.255971 -0.784144 3.411314 -1.694804 -0.040842 -0.244495 0.211902 0.011573 0.029743 -0.353500 1.183431 0.299633
wb_dma_ch_sel/always_44/case_1/stmt_1 -2.210149 -1.686236 0.491170 1.162177 -0.952506 0.072631 0.273461 0.335778 4.458447 0.067238 0.268571 -1.184978 -0.603635 -0.395298 1.732524 0.990857 -1.471867 -1.897780 0.221099 2.104578
wb_dma_wb_mast/wire_wb_data_o 2.411849 0.466673 -2.529979 -0.422095 0.998198 1.084664 -1.318865 1.344673 3.978731 2.216061 -0.498224 1.077661 1.520611 0.543375 -1.721398 1.542529 -2.527939 1.851906 1.655622 0.288840
wb_dma_de/always_6/if_1/if_1/stmt_1 2.982893 2.190343 0.339445 0.721299 4.424263 1.314198 0.139552 -0.245401 -0.119353 1.664433 0.972464 2.626862 1.434989 1.731867 -2.774161 -2.073705 -0.096394 1.239586 -1.448325 -3.671222
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_sel/always_38/case_1/cond -3.524676 1.869944 1.097925 2.476546 1.668752 1.076549 -0.340758 1.936550 0.346106 0.856230 -2.217748 1.909303 -0.453143 0.388008 1.261892 -0.230246 2.401122 -1.703076 -1.579977 -3.355821
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -2.313934 0.560552 -1.412735 -0.931945 0.746834 1.223952 -2.240360 2.522882 1.782782 1.372809 0.784639 4.134312 -0.030911 0.403184 1.068946 3.056082 0.778937 0.677996 3.076774 0.507963
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.207756 0.841221 -1.043301 0.892891 2.823331 3.693287 -0.320766 1.626059 1.103213 2.400606 -0.381398 0.569442 1.010103 -0.169600 -1.596817 0.054406 0.683208 2.041272 -0.179985 -4.321553
wb_dma_de/assign_4_use_ed 3.636291 -2.264420 -2.531041 -2.171663 -1.565721 -1.112964 2.412964 1.453673 4.229904 2.582765 -4.600682 -0.373931 2.781797 -1.183185 2.627891 -5.768497 -4.214370 0.230230 0.703087 -1.708861
assert_wb_dma_wb_if/assert_a_wb_stb 1.753647 -1.204634 -2.174142 -0.884945 1.650136 0.086127 0.865081 -1.902360 0.391788 0.182483 3.199048 -0.577695 1.562736 1.635831 -1.158090 1.004019 -2.254957 0.697120 1.761123 -0.696682
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.167276 -0.159771 0.645637 1.877483 2.870884 3.325537 0.207777 1.062310 0.812036 2.721817 0.053343 0.466257 0.384608 0.033510 -0.936305 -2.203365 0.531459 -0.236702 0.099628 -4.955121
wb_dma_ch_sel/assign_132_req_p0 -2.055734 -1.158897 1.216463 1.863000 0.548686 2.585922 2.702045 0.501772 -2.241086 3.306318 -1.661892 0.579379 -1.213811 -3.533437 -1.690509 -3.726327 3.040289 1.324655 -0.012957 -0.655280
wb_dma_ch_rf/always_25/if_1 -2.369972 -0.019069 2.766977 1.801922 0.977259 -1.054860 -0.225130 -1.130821 1.859656 0.176966 3.751531 -0.164679 0.533619 3.893095 1.203883 1.466079 0.245597 0.028643 -1.018540 -0.564174
wb_dma_de/wire_rd_ack 0.330806 0.643781 -1.336923 0.684289 3.714319 0.868879 -0.413566 1.706484 -0.957031 1.017080 -1.326640 3.383316 0.347389 -0.191546 0.019207 -0.416565 -0.786064 -0.743387 0.527957 -3.635813
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma/wire_slv0_adr -0.572584 4.009009 1.689866 0.995153 0.018578 -0.664925 -1.453568 0.978713 2.889080 2.269712 -1.410783 -0.082954 -1.359377 0.485174 0.657296 -2.490273 -5.833267 -5.645856 -0.532317 5.114827
wb_dma_rf/input_dma_busy 4.136170 -0.496209 3.993649 -0.146599 2.179271 0.715441 0.112599 0.171661 -0.187318 0.385304 3.975235 -2.432613 -0.683844 -0.258851 0.164358 -2.511771 0.121038 -1.699430 -0.513272 -3.084080
wb_dma_ch_sel/assign_96_valid/expr_1 -3.777898 -0.802694 2.905027 3.430501 -0.966378 -1.708171 -2.550972 0.909390 0.833892 0.257126 -6.779210 -1.469978 1.599232 0.129874 2.580450 -3.716745 2.168773 -0.551708 0.528441 -2.514743
wb_dma_ch_sel/always_4/stmt_1 -3.524676 1.869944 1.097925 2.476546 1.668752 1.076549 -0.340758 1.936550 0.346106 0.856230 -2.217748 1.909303 -0.453143 0.388008 1.261892 -0.230246 2.401122 -1.703076 -1.579977 -3.355821
wb_dma_rf/wire_pointer2_s -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_de/reg_chunk_dec -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_de/reg_chunk_cnt_is_0_r -0.982542 -0.411102 0.229558 1.072100 2.550251 2.728154 -0.075705 2.275358 0.862592 2.944829 -0.652494 2.176157 0.355509 -0.509817 0.806644 -2.168324 0.459209 -0.703097 1.248128 -4.332755
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma/wire_wb0_cyc_o 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.022102 -2.161577 -1.636959 -0.063447 0.172178 -3.246941 4.476432 -0.132642 2.698879 -2.138446 -2.416867 2.134280 0.485474 -4.221055 -1.600295 0.194048 3.274776 -1.234369 -1.498652 0.989775
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 0.609289 -1.276517 -2.521017 -0.287306 2.164545 -1.017485 5.992878 1.723201 -1.470251 0.780187 -2.674696 1.969691 -0.879990 -5.301183 0.753451 -2.848463 1.126379 -0.893265 -0.616480 -0.593216
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_rf/reg_ch_adr1_r -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma/input_wb0_cyc_i 2.472490 -1.602143 -0.992881 3.480549 0.679169 1.498861 -1.479010 2.069246 4.500304 2.328531 -2.307382 -0.944589 -2.934187 -3.135281 -4.874652 2.937801 -1.493571 0.546634 -0.593095 2.354907
wb_dma_ch_sel/always_8/stmt_1 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 0.637062 -2.377212 -2.684136 -1.373877 1.154390 -0.755247 0.395118 2.582183 1.791833 0.142932 -0.274467 2.303156 0.965928 -1.668084 2.084266 2.269282 0.033001 1.416428 2.580497 -0.780501
wb_dma_wb_slv -2.199976 1.358379 -0.845805 0.189835 0.288416 -2.355453 2.307511 -1.454560 0.456106 -0.483189 -0.626712 2.680193 -1.561799 -1.264773 -2.980450 -0.911175 1.046332 -1.212173 -0.565700 4.450436
wb_dma_de/inst_u0 -1.548782 -2.460867 -0.216073 1.447207 -0.183761 -3.435885 3.043494 -1.498735 4.298613 -0.195810 2.031061 -2.209809 2.409595 2.992202 1.238452 0.370991 0.366230 0.380662 -0.310988 -1.160984
wb_dma_de/inst_u1 0.277907 0.753074 -0.195788 1.900346 2.733279 -0.345898 1.747982 -2.101253 3.902122 1.439835 2.407991 0.500303 2.732961 3.204787 -2.840032 0.349612 0.223487 2.728750 -1.086682 -0.244862
wb_dma_pri_enc_sub/input_pri_in -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 1.876180 1.382694 -0.981961 0.407565 2.308632 3.995169 -2.590963 2.741939 1.192336 3.434984 -0.678366 1.529949 -0.017502 -0.701896 -1.375555 0.461001 -1.698467 0.917207 1.772129 -1.586206
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_sel/assign_146_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_sel/assign_101_valid/expr_1 -4.810184 -0.017760 1.716819 1.495971 -2.241557 1.200263 2.392930 0.147783 1.890633 1.710907 -1.669474 -0.427791 -0.192753 -0.953034 0.492241 -2.782451 4.730392 -0.380452 -1.103790 -0.346412
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_de/reg_de_adr1_we -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -4.980414 -0.890385 -0.305415 3.133784 1.598973 -2.046312 -1.548196 1.261781 1.911539 -1.560732 -3.323466 3.397804 0.671769 -0.636696 0.226378 3.366685 0.718525 -0.484669 0.650180 0.619618
wb_dma_ch_sel/always_46/case_1 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_ch_rf/assign_11_ch_csr_we -0.604175 0.536890 -1.591141 1.798770 0.182673 -1.072124 4.722699 0.182954 2.061253 2.001138 -4.521193 1.126071 -0.869546 -2.981298 -2.605493 -2.412229 2.010619 0.147805 -3.239826 1.328471
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 2.950965 0.459592 -0.917905 -1.293974 3.115854 2.589431 -1.224870 2.389148 0.655414 1.497153 2.076855 1.970441 1.365582 0.686357 0.944263 1.290345 0.387687 1.878295 1.199929 -4.261572
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma/wire_de_adr0_we -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_wb_slv/wire_rf_sel -0.569559 -3.616235 3.779099 3.980004 -0.067599 2.494426 -2.073056 -0.934664 -2.482735 -0.042263 -0.239208 -3.765686 -2.719903 -3.470842 -3.531812 -0.966021 -0.962035 -2.157390 1.057583 -0.750336
assert_wb_dma_wb_if 1.753647 -1.204634 -2.174142 -0.884945 1.650136 0.086127 0.865081 -1.902360 0.391788 0.182483 3.199048 -0.577695 1.562736 1.635831 -1.158090 1.004019 -2.254957 0.697120 1.761123 -0.696682
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_sel/assign_120_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma/wire_wb1s_data_o 2.411849 0.466673 -2.529979 -0.422095 0.998198 1.084664 -1.318865 1.344673 3.978731 2.216061 -0.498224 1.077661 1.520611 0.543375 -1.721398 1.542529 -2.527939 1.851906 1.655622 0.288840
wb_dma_de/wire_adr0_cnt_next1 -1.548782 -2.460867 -0.216073 1.447207 -0.183761 -3.435885 3.043494 -1.498735 4.298613 -0.195810 2.031061 -2.209809 2.409595 2.992202 1.238452 0.370991 0.366230 0.380662 -0.310988 -1.160984
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma/wire_pt0_sel_o 1.851492 -0.250029 -3.016522 1.337394 1.453448 0.454199 0.561917 0.882527 5.412533 2.429893 -1.273571 0.391137 1.771067 -0.213265 -3.062788 2.249735 -2.215782 2.837299 0.746983 1.271226
wb_dma/wire_pt0_sel_i 1.501666 0.159507 -2.090868 -0.545752 2.849084 -1.129767 0.467641 -1.845891 -1.172525 -0.412277 2.531116 0.327336 1.182867 2.692553 -0.449688 0.321338 -3.225197 -0.746052 1.137102 -1.473262
wb_dma_ch_rf/always_11 -0.419108 -1.277282 -0.389212 3.322435 3.839778 0.121117 1.912158 -1.846804 -1.192693 1.288050 -0.575784 0.851798 -0.025027 0.250352 -3.613902 -2.675436 -1.557665 -0.994905 -0.373781 -3.186327
wb_dma_ch_rf/always_10 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_rf/always_17 -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_ch_rf/always_19 1.501059 0.695470 1.077116 0.070177 1.123023 2.377607 -1.806726 0.743922 0.667911 1.332365 2.190737 -1.235196 0.309697 2.021868 0.840916 -0.323914 -0.730205 -0.471766 0.410900 -3.171570
wb_dma_ch_rf/input_de_csr_we 3.032060 -1.857887 -4.223738 -0.307967 1.526933 0.519365 0.830990 2.899426 2.404007 2.100507 -4.377854 1.512033 1.778199 -3.046238 -0.309169 0.139104 -2.039553 2.987938 1.697216 -1.401659
wb_dma_ch_sel/assign_147_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -0.223289 -0.650275 0.376239 2.115652 1.016846 1.971609 -0.411265 -0.267774 1.105660 2.269018 -0.135982 -1.015106 -0.598154 0.200475 -1.953807 -1.706603 -2.175707 -1.123574 0.743426 -1.149816
wb_dma_wb_if/wire_slv_dout -3.545137 1.146838 -0.380219 0.400152 -3.201082 1.775659 -2.928124 1.489149 3.574978 2.246359 -3.742776 -0.692677 -1.366208 -2.212153 -0.979146 -1.644154 -2.244781 -2.977292 3.852901 5.663405
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -1.122586 1.977136 -0.954538 0.352868 1.209942 2.689006 -3.051579 1.944649 0.217039 -0.873549 -2.092015 1.621534 -0.514038 0.247796 0.733116 0.720982 -0.575179 -3.745622 0.420608 -3.438316
wb_dma/wire_pointer 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_de/assign_75_mast1_dout/expr_1 2.411849 0.466673 -2.529979 -0.422095 0.998198 1.084664 -1.318865 1.344673 3.978731 2.216061 -0.498224 1.077661 1.520611 0.543375 -1.721398 1.542529 -2.527939 1.851906 1.655622 0.288840
wb_dma/wire_ch3_csr -0.448463 2.258790 -3.141616 1.542984 -0.034769 0.860001 -0.086846 3.214702 1.889933 2.031244 -6.135639 -0.710687 0.849734 0.098492 2.119519 0.115062 0.554896 0.362415 -1.409365 -3.135464
wb_dma_ch_rf/assign_27_ptr_inv -0.009171 -2.029442 -0.385959 -0.113209 2.963014 -0.180127 2.582620 -0.446863 0.245312 1.968880 2.470673 3.345034 1.540588 -0.078310 -1.096307 -1.273851 1.212443 2.661521 1.407051 -1.482067
wb_dma_de/reg_adr1_inc -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_ch_sel/input_ch6_csr -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_de/input_mast0_err -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_de/assign_68_de_txsz/expr_1 1.573009 2.805270 0.138827 0.000497 2.180846 4.547343 -2.254684 2.553723 1.657501 2.080896 0.822879 1.089301 0.422052 1.005166 -0.243747 1.214069 1.938036 1.369161 -0.171840 -4.256780
wb_dma/wire_ch2_csr -0.448463 2.258790 -3.141616 1.542984 -0.034769 0.860001 -0.086846 3.214702 1.889933 2.031244 -6.135639 -0.710687 0.849734 0.098492 2.119519 0.115062 0.554896 0.362415 -1.409365 -3.135464
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_rf/input_ndnr -0.714554 -1.049145 -2.240196 0.385070 2.588866 0.833118 2.592130 1.310050 1.225965 3.018909 -1.093530 4.264329 1.389590 -1.643827 -1.389136 -0.726576 1.576815 3.149940 1.180620 -1.370347
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_de/always_19/stmt_1 -0.919981 -2.483382 0.389912 4.167994 2.076068 -1.553772 1.673544 -1.087037 5.296948 -2.739189 0.559311 -2.285549 0.438182 -0.665711 -2.715379 4.354535 0.603340 -0.660734 -1.698976 -1.308475
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -0.348645 0.821567 0.389979 0.128547 -0.028439 1.547012 -2.448107 2.150465 1.339706 2.533830 -0.936577 0.077928 -0.002760 0.770554 1.841149 -1.339002 -2.276448 -1.798562 1.774312 -0.949264
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -0.865069 2.435061 0.385363 0.064290 1.131317 -1.999314 -0.870299 0.013281 3.219547 1.341351 -0.955648 0.825962 4.966632 2.767879 1.153046 -3.543502 -1.679122 -0.973693 1.156401 0.701053
wb_dma_ch_sel/assign_139_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_de/assign_78_mast0_go/expr_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma/assign_6_pt1_sel_i 1.851492 -0.250029 -3.016522 1.337394 1.453448 0.454199 0.561917 0.882527 5.412533 2.429893 -1.273571 0.391137 1.771067 -0.213265 -3.062788 2.249735 -2.215782 2.837299 0.746983 1.271226
wb_dma/wire_mast1_adr -0.919981 -2.483382 0.389912 4.167994 2.076068 -1.553772 1.673544 -1.087037 5.296948 -2.739189 0.559311 -2.285549 0.438182 -0.665711 -2.715379 4.354535 0.603340 -0.660734 -1.698976 -1.308475
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_wb_slv/input_wb_stb_i -3.264395 -1.141906 1.756165 3.485035 -1.040145 2.998601 -1.856669 0.209756 2.020851 2.796231 -1.216587 -2.225344 -1.671112 -0.662145 -2.014671 -1.350022 -1.327641 -2.115257 1.560592 0.410472
wb_dma_de/reg_adr1_cnt -1.696882 0.541382 0.942644 2.227741 1.653015 1.198248 0.503447 -2.211425 2.995914 1.569450 2.583112 0.493455 2.250126 2.530252 -3.605047 0.617094 1.976494 3.081718 -0.338585 0.521444
wb_dma_ch_sel/always_42/case_1/stmt_4 0.637062 -2.377212 -2.684136 -1.373877 1.154390 -0.755247 0.395118 2.582183 1.791833 0.142932 -0.274467 2.303156 0.965928 -1.668084 2.084266 2.269282 0.033001 1.416428 2.580497 -0.780501
wb_dma_ch_sel/always_42/case_1/stmt_2 0.135500 -0.038651 -2.386935 -0.356023 3.402916 -0.327101 -1.125987 1.243894 -0.901276 0.508300 0.473612 4.358145 0.304068 0.656559 -0.043538 1.814704 -1.809104 -0.051601 2.234581 -1.500087
wb_dma_ch_sel/always_42/case_1/stmt_3 -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_sel/always_42/case_1/stmt_1 2.418441 1.350375 -4.541190 0.904143 -0.191876 2.387879 3.560152 2.872578 3.013413 4.294804 -3.917562 -3.247159 0.484573 -0.238744 2.407070 -1.769413 -2.056221 0.021950 -2.354706 -3.374966
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.079673 -2.430657 -0.947210 -2.222610 -1.558304 -0.215028 -0.622615 -0.661688 1.206177 0.097337 4.509111 -1.304936 0.150245 2.248949 1.861416 -0.039274 -1.957186 0.531172 4.024972 1.512054
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -1.313723 0.554612 2.845920 2.690349 0.824135 2.803966 0.881200 1.755411 3.035225 2.652314 1.275007 -3.264818 1.155440 -1.875441 0.622613 -0.359621 1.222384 0.414674 -0.049150 1.784258
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -0.408481 3.155621 -0.392653 0.678161 2.504520 -1.802832 0.104696 -0.000220 3.267618 1.377043 -0.538156 -0.135468 4.678623 1.959377 0.571704 -2.993893 -1.231130 -1.537266 1.404579 1.824427
wb_dma_ch_sel/always_3/stmt_1/expr_1 -0.714554 -1.049145 -2.240196 0.385070 2.588866 0.833118 2.592130 1.310050 1.225965 3.018909 -1.093530 4.264329 1.389590 -1.643827 -1.389136 -0.726576 1.576815 3.149940 1.180620 -1.370347
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.862257 -1.239090 -1.872039 2.759583 2.114798 0.998828 3.551137 -1.381986 2.185730 2.288085 -1.148540 -2.233898 0.649519 -0.445725 -3.678632 -2.191202 -1.608645 0.692310 -1.191023 -2.351548
wb_dma/wire_txsz -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_de/always_14/stmt_1 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_wb_slv/reg_rf_ack -3.264395 -1.141906 1.756165 3.485035 -1.040145 2.998601 -1.856669 0.209756 2.020851 2.796231 -1.216587 -2.225344 -1.671112 -0.662145 -2.014671 -1.350022 -1.327641 -2.115257 1.560592 0.410472
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -3.524676 1.869944 1.097925 2.476546 1.668752 1.076549 -0.340758 1.936550 0.346106 0.856230 -2.217748 1.909303 -0.453143 0.388008 1.261892 -0.230246 2.401122 -1.703076 -1.579977 -3.355821
wb_dma/wire_de_csr_we 3.032060 -1.857887 -4.223738 -0.307967 1.526933 0.519365 0.830990 2.899426 2.404007 2.100507 -4.377854 1.512033 1.778199 -3.046238 -0.309169 0.139104 -2.039553 2.987938 1.697216 -1.401659
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.569559 -3.616235 3.779099 3.980004 -0.067599 2.494426 -2.073056 -0.934664 -2.482735 -0.042263 -0.239208 -3.765686 -2.719903 -3.470842 -3.531812 -0.966021 -0.962035 -2.157390 1.057583 -0.750336
wb_dma/wire_ch1_txsz 0.139283 0.734508 -2.508177 -0.032514 2.158461 -1.419554 -2.312650 0.930579 1.316991 0.164073 0.503679 2.678257 0.106591 2.028805 -0.097529 2.945195 -3.808720 -1.305958 2.204025 0.788446
wb_dma_rf/inst_u9 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u8 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u7 -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_rf/inst_u6 -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_rf/inst_u5 -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_rf/inst_u4 -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_rf/inst_u3 -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_rf/inst_u1 -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_rf/inst_u0 -1.384280 2.964737 0.808161 0.550643 -1.139320 1.123292 0.887945 0.710692 1.282357 -0.145299 -3.284248 -0.558969 0.051226 -0.544066 1.010488 -2.411119 2.026993 -2.392012 -3.142237 -0.913025
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.273952 3.209958 -1.394955 0.509683 1.845751 -0.677954 3.574840 -1.271094 2.323120 2.943630 -2.208581 2.081876 2.931092 2.342143 -1.975372 -4.920093 -1.129120 0.775964 -3.383626 -1.594507
wb_dma_inc30r/assign_2_out 1.640739 0.886317 1.032803 1.298430 1.903819 1.036965 1.151753 -2.949939 4.031728 1.348021 3.472114 -0.662403 2.618097 4.461868 -2.423845 -1.082602 0.336066 2.163411 -2.335042 -1.541469
wb_dma/wire_mast1_din 2.411849 0.466673 -2.529979 -0.422095 0.998198 1.084664 -1.318865 1.344673 3.978731 2.216061 -0.498224 1.077661 1.520611 0.543375 -1.721398 1.542529 -2.527939 1.851906 1.655622 0.288840
wb_dma_ch_sel/assign_2_pri0 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_rf/input_de_adr0_we -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_wb_mast/always_1/if_1/stmt_1 0.985251 -3.583119 -2.220626 0.053885 -0.513173 -0.899582 -0.380847 3.008997 2.541945 0.272476 -3.625035 0.878631 0.422450 -4.228562 1.013884 2.869376 -3.220678 0.865675 2.232627 1.550173
wb_dma_ch_sel/always_48/case_1/cond -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_rf/input_wb_rf_we -1.951466 1.537003 2.607911 1.591589 0.782816 -3.081688 2.940439 1.020271 -0.843103 2.663094 -2.695952 2.616143 -1.302460 -1.978518 -0.352069 -2.918766 1.894766 1.925837 -2.107733 2.575268
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma/assign_7_pt0_sel_i 1.501666 0.159507 -2.090868 -0.545752 2.849084 -1.129767 0.467641 -1.845891 -1.172525 -0.412277 2.531116 0.327336 1.182867 2.692553 -0.449688 0.321338 -3.225197 -0.746052 1.137102 -1.473262
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -0.009171 -2.029442 -0.385959 -0.113209 2.963014 -0.180127 2.582620 -0.446863 0.245312 1.968880 2.470673 3.345034 1.540588 -0.078310 -1.096307 -1.273851 1.212443 2.661521 1.407051 -1.482067
wb_dma_wb_mast/wire_mast_pt_out 0.853516 -2.129894 0.290570 0.773391 1.002717 1.100110 -2.674215 -0.468264 -1.001032 0.215137 2.375581 -0.167385 -1.336123 0.397335 -1.896375 1.535913 -2.377766 -0.377724 2.459851 -0.191743
assert_wb_dma_ch_arb/input_state -0.949345 -1.522599 0.249253 3.540808 2.049730 2.420026 1.364660 -0.827616 1.613331 3.217093 -0.673702 -1.057999 -0.015608 0.097436 -3.050621 -3.223809 -1.242402 -0.748075 0.246105 -3.241193
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma/wire_ch0_csr 1.356749 3.761666 -1.246766 3.401939 3.843352 -0.970071 -0.396279 2.437106 2.658598 -0.727516 -5.066286 -0.677267 1.805389 0.581862 0.115281 0.785716 -0.995759 -1.849224 -3.136862 -2.778693
wb_dma_de/assign_69_de_adr0/expr_1 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_wb_slv/wire_pt_sel 4.277394 1.012304 -4.813920 1.553435 3.679942 -0.013636 0.433954 -1.657340 0.964366 0.922600 0.011567 -0.252962 -1.432507 0.251760 -6.636630 2.339318 -3.803732 -0.396197 -0.297847 0.974656
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -1.940987 -2.408060 -1.292380 0.091299 -0.093555 0.776371 -1.318915 -0.043817 -1.162518 -4.282990 -3.326976 -0.111699 1.350824 -1.090332 2.336451 -1.051512 -1.272849 -4.134901 0.865559 -3.804669
wb_dma_ch_sel/wire_de_start -2.998004 2.767645 0.759294 1.639733 1.591205 2.608560 -1.701983 1.070823 0.401987 -0.998075 -1.794998 1.915277 -0.123012 0.589523 0.128737 -0.100262 1.927281 -3.316005 -1.524825 -3.481046
wb_dma_wb_mast/assign_3_mast_drdy -3.069020 -1.090331 -6.861963 -1.635601 -2.370368 0.575761 -0.119716 -0.391371 -1.777147 0.282412 -3.928724 1.196315 -0.265568 0.795752 -1.402866 -0.167881 1.860228 -0.643456 4.237813 -3.379161
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.626500 0.251496 -1.436412 0.352069 2.311826 2.741852 -0.220432 2.579802 1.104080 2.626154 -1.376171 2.188802 0.916399 -0.917211 -0.009806 -0.195774 0.573945 1.461268 0.938539 -3.346965
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_de/always_5/stmt_1 -0.982542 -0.411102 0.229558 1.072100 2.550251 2.728154 -0.075705 2.275358 0.862592 2.944829 -0.652494 2.176157 0.355509 -0.509817 0.806644 -2.168324 0.459209 -0.703097 1.248128 -4.332755
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_de/input_mast1_err -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_de/reg_mast0_adr -2.598289 -2.054322 -0.593588 -0.057796 -2.352514 3.057831 -2.032329 -0.154988 2.016231 1.962737 0.762253 -0.776164 1.104962 0.314146 -1.855228 1.227298 2.996233 3.230887 3.912376 0.362123
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -2.403729 -2.156127 -3.422491 1.008001 0.030190 0.869461 -0.069803 2.809395 2.864338 1.558904 -1.767172 1.728555 -0.934497 -2.395657 -0.163502 4.067946 -0.307516 0.053149 2.726318 0.499832
wb_dma_ch_rf/assign_15_ch_am0_we 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_rf/inst_u2 -1.604669 0.623601 -2.724238 -0.809279 -0.174716 -1.604918 3.395872 1.651234 0.153729 0.995586 -2.980098 2.189221 1.053191 -0.888766 2.036580 -1.665091 3.188253 2.397535 -0.406391 -0.345249
wb_dma_ch_rf/wire_ch_adr1_dewe -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_ch_rf/always_17/if_1 -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_de/assign_71_de_csr 0.637062 -2.377212 -2.684136 -1.373877 1.154390 -0.755247 0.395118 2.582183 1.791833 0.142932 -0.274467 2.303156 0.965928 -1.668084 2.084266 2.269282 0.033001 1.416428 2.580497 -0.780501
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/always_42/case_1 3.213575 0.616320 -4.151411 1.257718 0.981551 -0.230896 1.681821 2.071642 1.633062 1.762472 -5.529124 -2.634411 1.051740 -0.679997 1.684333 -1.935716 -3.541076 -0.600207 -1.480878 -2.458878
wb_dma_ch_sel/always_1/stmt_1/expr_1 -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_ch_sel/always_6/stmt_1 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_ch_rf/reg_ch_chk_sz_r -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_ch_sel/always_3/stmt_1 -0.714554 -1.049145 -2.240196 0.385070 2.588866 0.833118 2.592130 1.310050 1.225965 3.018909 -1.093530 4.264329 1.389590 -1.643827 -1.389136 -0.726576 1.576815 3.149940 1.180620 -1.370347
wb_dma/wire_pointer2_s -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 1.942439 -4.416593 0.523674 0.845051 0.272916 0.884851 -1.219871 -1.650396 -0.018524 -1.825763 2.676959 -1.535580 -1.148135 -0.840094 -2.885217 1.197591 -1.253830 -1.656179 1.268725 -1.292570
wb_dma_ch_rf/input_de_txsz 2.207756 0.841221 -1.043301 0.892891 2.823331 3.693287 -0.320766 1.626059 1.103213 2.400606 -0.381398 0.569442 1.010103 -0.169600 -1.596817 0.054406 0.683208 2.041272 -0.179985 -4.321553
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_wb_if/input_pt_sel_i 0.318409 2.144943 -4.817885 1.487239 3.293254 -0.686485 1.191239 -1.916007 2.733684 0.476273 -1.167220 0.064329 2.652839 2.034862 -4.016192 2.127461 -4.008796 0.435233 0.881983 0.591822
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -1.947495 -1.755616 -5.375244 -2.667143 -2.294530 1.879316 -0.944680 1.411691 0.670838 2.315578 -1.852943 2.010535 1.196275 -0.061178 -0.287960 0.960748 2.329382 2.860300 5.540211 -1.255472
wb_dma/wire_mast0_go 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/always_1/stmt_1 -1.286397 -1.441205 2.441730 1.062357 -1.163140 1.880575 -1.587847 2.528368 1.990008 0.777068 1.404161 -3.359190 -1.106838 0.176457 3.957592 1.016703 1.049705 -2.177666 0.650405 -3.049766
wb_dma_ch_rf/always_10/if_1 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/assign_165_req_p1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.522075 -0.857779 -2.282547 -0.188554 2.899922 1.785519 -0.247434 1.604877 1.068541 1.780847 1.025404 2.420191 1.226922 -0.082655 -0.912869 2.109498 0.188812 2.938637 1.862125 -2.562740
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_sel/always_2/stmt_1 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_sel/assign_115_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 2.867234 0.643292 -1.728297 -3.169825 0.187728 -1.596199 2.450545 0.058644 1.472264 -0.093335 -0.927629 3.439001 1.976683 1.668878 1.429381 -2.615091 -1.496427 -0.621121 -2.481986 -4.795212
wb_dma/wire_de_txsz 1.573009 2.805270 0.138827 0.000497 2.180846 4.547343 -2.254684 2.553723 1.657501 2.080896 0.822879 1.089301 0.422052 1.005166 -0.243747 1.214069 1.938036 1.369161 -0.171840 -4.256780
wb_dma_wb_slv/input_slv_pt_in 0.853516 -2.129894 0.290570 0.773391 1.002717 1.100110 -2.674215 -0.468264 -1.001032 0.215137 2.375581 -0.167385 -1.336123 0.397335 -1.896375 1.535913 -2.377766 -0.377724 2.459851 -0.191743
assert_wb_dma_ch_sel/input_ch0_csr -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -2.829084 0.129989 -3.464859 -2.418578 -1.476751 1.732966 -2.363824 2.037393 2.400002 1.536948 -0.111411 3.337509 0.891028 1.096909 0.461645 2.761860 3.227019 1.626052 4.656071 -0.683028
wb_dma_ch_sel/assign_149_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_de/wire_adr0_cnt_next -1.548782 -2.460867 -0.216073 1.447207 -0.183761 -3.435885 3.043494 -1.498735 4.298613 -0.195810 2.031061 -2.209809 2.409595 2.992202 1.238452 0.370991 0.366230 0.380662 -0.310988 -1.160984
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -2.336277 3.160854 -1.103942 0.975737 0.114974 2.142542 0.517004 1.237079 2.780091 -0.286947 -5.757044 2.538447 1.544339 -1.064906 -0.692282 -1.864229 2.197352 -1.690882 -2.878421 -2.857913
wb_dma_ch_rf/always_23/if_1/block_1 -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_rf/wire_ch0_txsz 0.908685 3.503286 1.898466 -0.495366 1.832253 2.516617 -2.704620 4.456338 -0.042749 5.131265 -0.032228 3.313534 -1.840365 0.218435 1.660778 -0.051106 -0.871728 1.535437 0.884536 -0.960198
wb_dma_ch_sel/assign_134_req_p0/expr_1 -2.055734 -1.158897 1.216463 1.863000 0.548686 2.585922 2.702045 0.501772 -2.241086 3.306318 -1.661892 0.579379 -1.213811 -3.533437 -1.690509 -3.726327 3.040289 1.324655 -0.012957 -0.655280
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -2.956778 -2.182088 1.576770 -0.387209 -1.059192 -1.239206 -2.262075 3.227516 2.553853 -0.845491 -0.219042 1.201326 -0.556316 -1.304405 4.948720 1.820544 0.645332 -2.018809 2.840296 0.566855
wb_dma_de/always_6/if_1/if_1 -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_ch_sel/assign_128_req_p0 0.254355 0.473145 -1.073455 3.385545 2.656588 3.027695 1.456465 -0.414103 -0.142711 3.976515 -2.559437 -0.792729 0.793794 -0.187766 -3.830954 -2.946153 -0.208500 1.981153 -0.598609 -2.812680
wb_dma_de/assign_77_read_hold/expr_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_de/wire_de_adr0 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_de/wire_de_adr1 0.452050 -1.002275 0.130416 -0.242141 1.660810 -0.077739 1.221667 -1.354280 0.719094 1.470266 2.791039 1.765567 1.351007 0.915473 -1.757141 -0.958098 0.028723 2.038888 1.119210 0.266948
wb_dma_wb_mast/always_4 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_wb_mast/always_1 0.985251 -3.583119 -2.220626 0.053885 -0.513173 -0.899582 -0.380847 3.008997 2.541945 0.272476 -3.625035 0.878631 0.422450 -4.228562 1.013884 2.869376 -3.220678 0.865675 2.232627 1.550173
wb_dma_rf/wire_ch3_csr -0.448463 2.258790 -3.141616 1.542984 -0.034769 0.860001 -0.086846 3.214702 1.889933 2.031244 -6.135639 -0.710687 0.849734 0.098492 2.119519 0.115062 0.554896 0.362415 -1.409365 -3.135464
wb_dma_ch_rf/reg_ptr_valid 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_sel/always_9/stmt_1 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_rf/assign_6_csr_we/expr_1 -0.373299 -1.390446 1.768358 0.888713 0.841619 -1.648383 -0.642070 2.263040 -2.582181 0.280387 -2.875619 0.297391 -1.392686 -2.082532 3.800183 -2.618560 -2.690043 -2.364437 0.586556 -1.145478
wb_dma_ch_sel/assign_154_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 1.876180 1.382694 -0.981961 0.407565 2.308632 3.995169 -2.590963 2.741939 1.192336 3.434984 -0.678366 1.529949 -0.017502 -0.701896 -1.375555 0.461001 -1.698467 0.917207 1.772129 -1.586206
wb_dma/wire_ch5_csr -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_ch_pri_enc/wire_pri10_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/assign_20_ch_done_we -1.227133 -0.065468 -1.405146 1.751045 2.830102 0.809060 0.832981 2.055637 -0.066610 1.226070 -3.214846 2.745787 -0.168969 -1.663605 0.032257 -1.017661 0.089310 -1.579956 -0.025660 -3.574674
wb_dma_wb_mast/input_wb_ack_i 0.164963 -2.530457 -4.263951 -1.091716 -1.054587 -1.023873 -2.338033 2.766897 0.003525 -1.020438 -5.490511 3.420358 -0.715347 -3.551233 -0.815762 3.049517 0.265004 0.373711 3.333529 -0.665229
wb_dma_ch_rf/always_17/if_1/block_1/if_1 -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_rf/input_dma_rest 2.046633 -3.081218 -1.165391 -1.388599 1.064706 -2.370086 0.224457 0.659536 3.347402 -1.823902 1.849428 -0.232347 1.312112 -0.468190 1.871720 1.405163 -1.052522 -0.483515 2.258762 -0.146725
wb_dma_ch_sel/always_5/stmt_1 -2.025532 2.574167 -0.247124 0.266550 1.503195 1.644480 -1.188873 0.976614 1.456832 -1.743156 -0.387739 1.873909 0.339930 1.685313 1.325194 0.510526 1.354765 -3.883078 -1.191297 -4.040844
wb_dma_ch_sel/always_40/case_1 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.452050 -1.002275 0.130416 -0.242141 1.660810 -0.077739 1.221667 -1.354280 0.719094 1.470266 2.791039 1.765567 1.351007 0.915473 -1.757141 -0.958098 0.028723 2.038888 1.119210 0.266948
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma/wire_de_csr 0.637062 -2.377212 -2.684136 -1.373877 1.154390 -0.755247 0.395118 2.582183 1.791833 0.142932 -0.274467 2.303156 0.965928 -1.668084 2.084266 2.269282 0.033001 1.416428 2.580497 -0.780501
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -2.336277 3.160854 -1.103942 0.975737 0.114974 2.142542 0.517004 1.237079 2.780091 -0.286947 -5.757044 2.538447 1.544339 -1.064906 -0.692282 -1.864229 2.197352 -1.690882 -2.878421 -2.857913
wb_dma_ch_sel/always_37/if_1/if_1 1.236093 0.315951 0.543977 -0.714576 2.022667 -2.983109 5.024212 1.771404 0.685161 -1.028043 -0.770828 1.855008 -1.354724 -3.581344 2.250290 -2.463172 2.427726 -3.494666 -2.632747 -1.391481
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_ch_rf/always_10/if_1/if_1 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/input_ch3_adr0 -0.829375 -4.779179 0.355093 0.153051 -0.649420 -2.135387 3.047655 -1.885529 1.255971 -0.784144 3.411314 -1.694804 -0.040842 -0.244495 0.211902 0.011573 0.029743 -0.353500 1.183431 0.299633
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_de/wire_de_txsz 1.573009 2.805270 0.138827 0.000497 2.180846 4.547343 -2.254684 2.553723 1.657501 2.080896 0.822879 1.089301 0.422052 1.005166 -0.243747 1.214069 1.938036 1.369161 -0.171840 -4.256780
wb_dma_rf/input_de_adr1 0.452050 -1.002275 0.130416 -0.242141 1.660810 -0.077739 1.221667 -1.354280 0.719094 1.470266 2.791039 1.765567 1.351007 0.915473 -1.757141 -0.958098 0.028723 2.038888 1.119210 0.266948
wb_dma_rf/input_de_adr0 -0.581113 -3.901670 0.416080 -1.033343 -3.271776 -0.290621 1.736333 0.096980 0.683237 -0.640523 1.268478 -3.327494 -1.111168 0.042147 3.378371 -1.066227 0.976834 -2.436813 0.229322 -3.870014
wb_dma_de/always_2/if_1 -2.858609 -2.524132 1.230321 0.736276 -2.131905 -1.880199 2.731757 -0.518980 3.988425 -0.447990 1.640325 -2.631787 0.374052 1.384002 3.318665 -0.713690 0.947759 -2.270146 -0.793413 -0.990783
wb_dma_ch_sel/assign_102_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.801949 -0.705980 -2.716152 1.184973 -0.152930 -2.805661 4.294454 0.167859 3.369809 0.799614 -3.844827 1.556909 -0.933906 -3.082073 -2.083261 -0.231094 1.116108 -0.941757 -1.878713 3.022040
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_wb_mast/assign_4_mast_err -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -2.403729 -2.156127 -3.422491 1.008001 0.030190 0.869461 -0.069803 2.809395 2.864338 1.558904 -1.767172 1.728555 -0.934497 -2.395657 -0.163502 4.067946 -0.307516 0.053149 2.726318 0.499832
wb_dma_ch_rf/always_2/if_1 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma/input_wb1_err_i -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/assign_133_req_p0/expr_1 -2.055734 -1.158897 1.216463 1.863000 0.548686 2.585922 2.702045 0.501772 -2.241086 3.306318 -1.661892 0.579379 -1.213811 -3.533437 -1.690509 -3.726327 3.040289 1.324655 -0.012957 -0.655280
wb_dma_ch_sel/assign_136_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_ch_sel/assign_121_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_ch_sel/assign_4_pri1 0.953395 -1.402576 -0.471238 0.745160 4.071191 -0.543921 0.522923 -0.659814 -1.719864 0.019497 1.988784 2.069041 0.356244 1.067842 -0.742227 -0.605024 -1.544838 -0.771953 0.908640 -3.551380
wb_dma_de/always_2/if_1/cond -4.133739 -1.663060 1.930044 2.893915 0.178740 -0.769369 0.086358 -0.135925 4.323947 -1.134783 1.491085 -1.302706 0.534639 1.810301 1.587451 2.058157 1.606402 -1.877919 -0.458582 -1.684080
wb_dma_ch_rf/reg_ch_csr_r -1.615417 -1.401823 -2.518563 -0.474823 -0.681436 -1.633067 2.459434 -1.205200 3.303691 -3.875092 -2.428741 1.754125 1.270108 -2.571762 -2.120635 0.480317 2.297476 -2.739503 -0.531305 0.710908
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_wb_if/wire_slv_we -2.273731 -0.212578 1.660292 1.543154 0.335223 -5.472116 3.088512 0.785101 0.553974 1.547576 -2.560969 2.194112 -1.645649 -2.442759 -0.217708 -1.401663 1.285115 1.074015 -0.873024 4.367875
wb_dma_de/assign_70_de_adr1 0.452050 -1.002275 0.130416 -0.242141 1.660810 -0.077739 1.221667 -1.354280 0.719094 1.470266 2.791039 1.765567 1.351007 0.915473 -1.757141 -0.958098 0.028723 2.038888 1.119210 0.266948
wb_dma_ch_sel/always_38/case_1/stmt_4 -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_sel/reg_ch_sel_r 1.236093 0.315951 0.543977 -0.714576 2.022667 -2.983109 5.024212 1.771404 0.685161 -1.028043 -0.770828 1.855008 -1.354724 -3.581344 2.250290 -2.463172 2.427726 -3.494666 -2.632747 -1.391481
wb_dma_ch_sel/always_38/case_1/stmt_1 -2.431685 1.972263 2.540657 1.283022 1.246332 4.263677 -1.709946 2.147609 3.195988 -0.883077 0.379532 1.477498 -0.087384 -0.957648 0.553297 1.463198 2.920772 -2.191856 -1.650179 -2.128814
wb_dma_ch_sel/always_38/case_1/stmt_3 -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_sel/always_38/case_1/stmt_2 0.135500 -0.038651 -2.386935 -0.356023 3.402916 -0.327101 -1.125987 1.243894 -0.901276 0.508300 0.473612 4.358145 0.304068 0.656559 -0.043538 1.814704 -1.809104 -0.051601 2.234581 -1.500087
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_pri_enc/wire_pri30_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/reg_ch_sel_d -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma_ch_rf/assign_14_ch_adr0_we -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_rf/wire_ch1_csr -0.448463 2.258790 -3.141616 1.542984 -0.034769 0.860001 -0.086846 3.214702 1.889933 2.031244 -6.135639 -0.710687 0.849734 0.098492 2.119519 0.115062 0.554896 0.362415 -1.409365 -3.135464
wb_dma_inc30r/always_1/stmt_1/expr_1 -2.867070 0.524514 0.167216 0.093256 0.469094 -1.484844 0.882025 -0.724419 5.601317 1.438429 1.848890 2.279001 3.281997 3.002352 1.348570 -0.716795 -0.514987 0.866854 0.915790 2.874919
wb_dma_rf/wire_pause_req 0.834823 -1.408756 1.610667 0.220678 1.929252 -1.195027 -0.617048 0.590089 -1.814071 -3.579916 -1.363254 0.087477 -0.975640 -2.428746 1.710120 -1.990832 -1.711335 -5.676984 -0.112525 -2.642863
wb_dma_ch_sel/assign_95_valid -4.105968 2.524331 -0.144919 2.141650 -1.545388 1.599731 -0.073342 1.929634 0.589342 2.985548 -5.238824 -0.569149 -0.753529 1.014453 1.577231 -2.924574 3.567538 -1.683494 -1.225653 -4.176102
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -0.009171 -2.029442 -0.385959 -0.113209 2.963014 -0.180127 2.582620 -0.446863 0.245312 1.968880 2.470673 3.345034 1.540588 -0.078310 -1.096307 -1.273851 1.212443 2.661521 1.407051 -1.482067
wb_dma_ch_rf/reg_ch_stop -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/assign_146_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_sel/always_45/case_1/stmt_1 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_de/input_dma_abort -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/input_adr1 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_de/input_adr0 -3.423323 -3.889226 0.285540 -0.195461 -2.662094 -0.739757 2.508955 -0.724840 1.976289 -0.314176 1.788986 -1.076111 -1.635191 -1.703843 1.511801 -0.092536 -0.096526 -2.179907 1.419735 2.843230
wb_dma_ch_arb/reg_next_state -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma_wb_mast/input_wb_err_i -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_wb_if/wire_wbs_data_o 2.411849 0.466673 -2.529979 -0.422095 0.998198 1.084664 -1.318865 1.344673 3.978731 2.216061 -0.498224 1.077661 1.520611 0.543375 -1.721398 1.542529 -2.527939 1.851906 1.655622 0.288840
wb_dma_de/assign_73_dma_busy 4.074547 -0.999919 3.706308 -2.217197 2.244721 0.715369 0.275580 2.184318 -0.725693 -0.087273 4.255854 0.531516 -2.092765 -2.707374 1.621897 -1.686321 1.420573 -2.722142 0.554005 -2.714082
wb_dma_de/always_22/if_1 0.258806 3.274555 0.791258 0.632376 1.234528 1.705059 -0.176440 1.279957 1.022855 -1.157701 -4.825113 1.637287 0.638628 -2.131281 -1.297961 -2.821517 2.643273 -2.865930 -2.889181 -3.701169
wb_dma_rf/wire_ch2_csr -0.448463 2.258790 -3.141616 1.542984 -0.034769 0.860001 -0.086846 3.214702 1.889933 2.031244 -6.135639 -0.710687 0.849734 0.098492 2.119519 0.115062 0.554896 0.362415 -1.409365 -3.135464
wb_dma_de/input_de_start -2.998004 2.767645 0.759294 1.639733 1.591205 2.608560 -1.701983 1.070823 0.401987 -0.998075 -1.794998 1.915277 -0.123012 0.589523 0.128737 -0.100262 1.927281 -3.316005 -1.524825 -3.481046
wb_dma_pri_enc_sub/always_3/if_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.938611 0.871310 1.182846 1.360100 0.941112 2.944763 -1.830174 0.573808 0.900155 2.156198 0.753230 -1.752887 -0.418550 1.246852 -0.602154 -1.088425 -1.572258 -1.026092 0.179038 -2.292666
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_sel/assign_132_req_p0/expr_1 -2.055734 -1.158897 1.216463 1.863000 0.548686 2.585922 2.702045 0.501772 -2.241086 3.306318 -1.661892 0.579379 -1.213811 -3.533437 -1.690509 -3.726327 3.040289 1.324655 -0.012957 -0.655280
wb_dma_ch_rf/always_25/if_1/if_1 -2.369972 -0.019069 2.766977 1.801922 0.977259 -1.054860 -0.225130 -1.130821 1.859656 0.176966 3.751531 -0.164679 0.533619 3.893095 1.203883 1.466079 0.245597 0.028643 -1.018540 -0.564174
wb_dma_ch_sel/assign_98_valid/expr_1 -4.810184 -0.017760 1.716819 1.495971 -2.241557 1.200263 2.392930 0.147783 1.890633 1.710907 -1.669474 -0.427791 -0.192753 -0.953034 0.492241 -2.782451 4.730392 -0.380452 -1.103790 -0.346412
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -0.811510 0.616136 -1.659500 0.359113 0.226286 0.970513 2.368714 -0.482854 1.967906 -2.259562 -3.470226 1.570484 0.962278 -2.470418 -2.550532 -0.883674 3.295386 -2.208102 -2.547513 -1.997268
wb_dma_ch_sel/reg_pointer 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_wb_if/input_wb_err_i -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/input_de_csr 0.637062 -2.377212 -2.684136 -1.373877 1.154390 -0.755247 0.395118 2.582183 1.791833 0.142932 -0.274467 2.303156 0.965928 -1.668084 2.084266 2.269282 0.033001 1.416428 2.580497 -0.780501
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/input_de_adr0_we -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_ch_sel/assign_161_req_p1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.615417 -1.401823 -2.518563 -0.474823 -0.681436 -1.633067 2.459434 -1.205200 3.303691 -3.875092 -2.428741 1.754125 1.270108 -2.571762 -2.120635 0.480317 2.297476 -2.739503 -0.531305 0.710908
wb_dma_ch_sel/assign_129_req_p0 0.254355 0.473145 -1.073455 3.385545 2.656588 3.027695 1.456465 -0.414103 -0.142711 3.976515 -2.559437 -0.792729 0.793794 -0.187766 -3.830954 -2.946153 -0.208500 1.981153 -0.598609 -2.812680
wb_dma_de/wire_de_ack -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_ch_arb -2.057458 -1.179041 -0.425830 2.316653 2.347223 -1.369387 4.904643 0.217172 -1.424900 0.831085 -3.432174 2.410351 0.334252 -3.627344 -1.064166 -2.602991 2.444265 0.998832 -1.855349 -0.578226
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_pri_enc_sub/always_3/if_1/cond 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -0.009171 -2.029442 -0.385959 -0.113209 2.963014 -0.180127 2.582620 -0.446863 0.245312 1.968880 2.470673 3.345034 1.540588 -0.078310 -1.096307 -1.273851 1.212443 2.661521 1.407051 -1.482067
wb_dma/wire_de_txsz_we 1.876180 1.382694 -0.981961 0.407565 2.308632 3.995169 -2.590963 2.741939 1.192336 3.434984 -0.678366 1.529949 -0.017502 -0.701896 -1.375555 0.461001 -1.698467 0.917207 1.772129 -1.586206
wb_dma_ch_pri_enc/wire_pri16_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_rf/always_11/if_1/if_1/cond -0.419108 -1.277282 -0.389212 3.322435 3.839778 0.121117 1.912158 -1.846804 -1.192693 1.288050 -0.575784 0.851798 -0.025027 0.250352 -3.613902 -2.675436 -1.557665 -0.994905 -0.373781 -3.186327
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_pri_enc/wire_pri7_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/always_6/stmt_1/expr_1 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_wb_if/wire_mast_err -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 0.366823 2.132286 -0.344388 -1.611729 1.937297 2.966084 -0.357466 2.759038 0.944709 2.665156 0.675660 4.369838 0.657063 -0.487254 0.561758 -0.263384 2.482023 1.900940 0.865562 -1.882567
wb_dma_wb_if/input_wb_cyc_i 0.033477 0.285516 -4.190081 3.475787 1.773024 2.130969 0.825754 0.016169 1.438859 1.817799 -1.592610 -2.498756 -2.576863 -2.839398 -5.402066 4.437081 -1.792481 0.374892 0.339836 2.516549
wb_dma_ch_sel/assign_97_valid -4.462895 1.183065 1.262798 2.391841 -2.716460 2.519407 -0.650133 1.508128 2.940412 3.116964 -4.263036 -2.072286 0.322180 0.888958 1.677458 -3.087267 3.248750 -0.857052 -0.522276 -2.750545
wb_dma/wire_mast0_drdy -1.123875 -0.513348 -4.470268 -2.530260 -2.142811 -0.113079 -0.915871 0.937324 -1.834530 0.315702 -1.583204 -0.310299 -0.839647 0.746420 0.124973 0.522380 2.560064 -2.102410 3.912530 -4.273227
wb_dma_ch_pri_enc/wire_pri8_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_wb_if/wire_pt_sel_o 0.318409 2.144943 -4.817885 1.487239 3.293254 -0.686485 1.191239 -1.916007 2.733684 0.476273 -1.167220 0.064329 2.652839 2.034862 -4.016192 2.127461 -4.008796 0.435233 0.881983 0.591822
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_pri_enc/wire_pri22_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_ch_sel/assign_143_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_sel/assign_135_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_sel/wire_gnt_p0_d -1.818380 -2.382787 -0.520370 1.839869 1.696537 -1.490023 5.403752 0.700497 2.049099 1.384064 -1.383102 2.495011 0.986879 -3.749407 -0.829220 -0.046016 2.732356 3.186859 -1.323119 1.474608
wb_dma_de/assign_20_adr0_cnt_next 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_wb_if/inst_check_wb_dma_wb_if 1.753647 -1.204634 -2.174142 -0.884945 1.650136 0.086127 0.865081 -1.902360 0.391788 0.182483 3.199048 -0.577695 1.562736 1.635831 -1.158090 1.004019 -2.254957 0.697120 1.761123 -0.696682
wb_dma_ch_sel/assign_153_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_de/assign_82_rd_ack/expr_1 0.330806 0.643781 -1.336923 0.684289 3.714319 0.868879 -0.413566 1.706484 -0.957031 1.017080 -1.326640 3.383316 0.347389 -0.191546 0.019207 -0.416565 -0.786064 -0.743387 0.527957 -3.635813
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 -1.227133 -0.065468 -1.405146 1.751045 2.830102 0.809060 0.832981 2.055637 -0.066610 1.226070 -3.214846 2.745787 -0.168969 -1.663605 0.032257 -1.017661 0.089310 -1.579956 -0.025660 -3.574674
wb_dma_de/reg_de_csr_we 3.032060 -1.857887 -4.223738 -0.307967 1.526933 0.519365 0.830990 2.899426 2.404007 2.100507 -4.377854 1.512033 1.778199 -3.046238 -0.309169 0.139104 -2.039553 2.987938 1.697216 -1.401659
wb_dma/wire_wb0_ack_o 0.853516 -2.129894 0.290570 0.773391 1.002717 1.100110 -2.674215 -0.468264 -1.001032 0.215137 2.375581 -0.167385 -1.336123 0.397335 -1.896375 1.535913 -2.377766 -0.377724 2.459851 -0.191743
wb_dma_ch_sel/always_9/stmt_1/expr_1 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_pri_enc/wire_pri23_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/assign_103_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.286397 -1.441205 2.441730 1.062357 -1.163140 1.880575 -1.587847 2.528368 1.990008 0.777068 1.404161 -3.359190 -1.106838 0.176457 3.957592 1.016703 1.049705 -2.177666 0.650405 -3.049766
wb_dma_rf/wire_ch1_txsz 0.139283 0.734508 -2.508177 -0.032514 2.158461 -1.419554 -2.312650 0.930579 1.316991 0.164073 0.503679 2.678257 0.106591 2.028805 -0.097529 2.945195 -3.808720 -1.305958 2.204025 0.788446
wb_dma_de/always_23/block_1/stmt_13 -2.248607 1.490594 0.919722 1.089713 0.237500 0.300449 -1.249925 3.827278 6.116310 1.139775 1.445392 0.249061 -0.329555 0.936177 3.312287 4.469103 1.643393 -1.769472 -0.114212 -0.423957
wb_dma_de/always_23/block_1/stmt_14 3.815508 -0.570289 -0.215291 -3.330712 -0.807676 1.734450 3.627227 0.167588 1.037305 1.664135 1.060095 -0.708281 1.452815 0.114390 1.803408 -5.727717 1.334524 0.009969 -1.430064 -5.915383
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.409616 0.967955 -0.805716 0.198401 3.696517 0.444513 1.446840 0.562479 -1.478841 1.539904 -0.229171 3.966217 0.745810 -0.116817 -0.856372 -1.744944 0.643086 0.660023 -0.282063 -2.726508
wb_dma_ch_rf/assign_25_ch_adr0_dewe -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -0.982542 -0.411102 0.229558 1.072100 2.550251 2.728154 -0.075705 2.275358 0.862592 2.944829 -0.652494 2.176157 0.355509 -0.509817 0.806644 -2.168324 0.459209 -0.703097 1.248128 -4.332755
wb_dma_ch_rf/input_ch_sel 5.077197 -1.708293 1.312721 -1.381131 2.224026 -0.574359 0.262533 5.110510 2.554941 -0.501479 1.290933 -1.173628 -2.729627 -5.661449 2.872697 1.488418 0.459480 -3.247773 0.845495 -0.993844
wb_dma_ch_sel/always_45/case_1/stmt_2 0.452050 -1.002275 0.130416 -0.242141 1.660810 -0.077739 1.221667 -1.354280 0.719094 1.470266 2.791039 1.765567 1.351007 0.915473 -1.757141 -0.958098 0.028723 2.038888 1.119210 0.266948
wb_dma_wb_if/wire_wb_addr_o -1.373623 -1.721928 0.096439 2.693513 -0.223173 1.831852 0.734288 -1.825771 2.255562 2.503065 0.759419 -2.330411 0.811604 0.453363 -3.772965 -0.252843 0.149021 2.478348 1.018368 0.916813
wb_dma_ch_rf/wire_ch_txsz_we 0.366823 2.132286 -0.344388 -1.611729 1.937297 2.966084 -0.357466 2.759038 0.944709 2.665156 0.675660 4.369838 0.657063 -0.487254 0.561758 -0.263384 2.482023 1.900940 0.865562 -1.882567
wb_dma_de/assign_70_de_adr1/expr_1 0.452050 -1.002275 0.130416 -0.242141 1.660810 -0.077739 1.221667 -1.354280 0.719094 1.470266 2.791039 1.765567 1.351007 0.915473 -1.757141 -0.958098 0.028723 2.038888 1.119210 0.266948
wb_dma_ch_sel/assign_116_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -4.835193 -0.909053 0.837298 -0.113187 -1.217970 0.183173 -1.876382 2.488136 1.970917 0.515464 0.615716 2.293097 -1.392831 -0.195899 3.257282 1.876178 1.364878 -2.279212 2.879592 0.735243
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_wb_mast/wire_wb_addr_o -1.373623 -1.721928 0.096439 2.693513 -0.223173 1.831852 0.734288 -1.825771 2.255562 2.503065 0.759419 -2.330411 0.811604 0.453363 -3.772965 -0.252843 0.149021 2.478348 1.018368 0.916813
wb_dma_ch_rf/reg_ch_csr_r2 -0.419108 -1.277282 -0.389212 3.322435 3.839778 0.121117 1.912158 -1.846804 -1.192693 1.288050 -0.575784 0.851798 -0.025027 0.250352 -3.613902 -2.675436 -1.557665 -0.994905 -0.373781 -3.186327
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -2.369972 -0.019069 2.766977 1.801922 0.977259 -1.054860 -0.225130 -1.130821 1.859656 0.176966 3.751531 -0.164679 0.533619 3.893095 1.203883 1.466079 0.245597 0.028643 -1.018540 -0.564174
wb_dma_ch_sel/assign_11_pri3 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_de -0.811627 1.154295 0.445095 0.726176 0.236647 0.230079 1.714354 0.911102 0.327446 -1.365719 -4.560173 1.055398 0.008159 -3.182166 -0.423067 -2.620150 2.489786 -2.753748 -2.570352 -2.171040
wb_dma_wb_slv/wire_wb_data_o 2.045999 -2.452513 0.871572 0.150205 -0.424510 0.678463 0.826143 -2.892455 3.627237 1.482396 5.015233 -3.390502 -0.856271 1.152654 -3.716224 -0.869038 -1.510411 -0.804901 1.355483 2.069821
wb_dma_inc30r/always_1/stmt_1 -0.576715 1.407928 -0.363636 1.125873 1.779797 0.668702 1.822389 -2.023357 4.494407 1.509280 2.574504 0.262582 2.348681 3.585943 -0.298830 -0.461838 -0.261693 1.240228 -1.517784 1.236573
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/assign_127_req_p0 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/assign_94_valid -2.998004 2.767645 0.759294 1.639733 1.591205 2.608560 -1.701983 1.070823 0.401987 -0.998075 -1.794998 1.915277 -0.123012 0.589523 0.128737 -0.100262 1.927281 -3.316005 -1.524825 -3.481046
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_ch_pri_enc/wire_pri12_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/always_20/if_1/block_1 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -1.855267 -1.620928 -1.191081 2.137710 3.898471 -0.475931 1.473613 0.427931 -0.748661 1.584075 -1.503861 3.720401 0.074308 -0.704406 -0.931437 -2.054964 -1.283729 -1.491865 1.270519 -2.966881
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.501059 0.695470 1.077116 0.070177 1.123023 2.377607 -1.806726 0.743922 0.667911 1.332365 2.190737 -1.235196 0.309697 2.021868 0.840916 -0.323914 -0.730205 -0.471766 0.410900 -3.171570
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma_wb_if/input_slv_din 2.045999 -2.452513 0.871572 0.150205 -0.424510 0.678463 0.826143 -2.892455 3.627237 1.482396 5.015233 -3.390502 -0.856271 1.152654 -3.716224 -0.869038 -1.510411 -0.804901 1.355483 2.069821
wb_dma_ch_sel/assign_94_valid/expr_1 -2.998004 2.767645 0.759294 1.639733 1.591205 2.608560 -1.701983 1.070823 0.401987 -0.998075 -1.794998 1.915277 -0.123012 0.589523 0.128737 -0.100262 1.927281 -3.316005 -1.524825 -3.481046
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -0.376024 1.256578 0.200100 0.855185 0.471454 2.489838 -3.185349 2.435667 1.655825 3.355445 -1.701722 0.366773 -0.387376 0.456509 0.766583 -1.591156 -3.292645 -2.241208 2.082544 -0.715713
wb_dma_de/always_21 -2.403729 -2.156127 -3.422491 1.008001 0.030190 0.869461 -0.069803 2.809395 2.864338 1.558904 -1.767172 1.728555 -0.934497 -2.395657 -0.163502 4.067946 -0.307516 0.053149 2.726318 0.499832
wb_dma_de/always_22 0.258806 3.274555 0.791258 0.632376 1.234528 1.705059 -0.176440 1.279957 1.022855 -1.157701 -4.825113 1.637287 0.638628 -2.131281 -1.297961 -2.821517 2.643273 -2.865930 -2.889181 -3.701169
wb_dma_de/always_23 0.258806 3.274555 0.791258 0.632376 1.234528 1.705059 -0.176440 1.279957 1.022855 -1.157701 -4.825113 1.637287 0.638628 -2.131281 -1.297961 -2.821517 2.643273 -2.865930 -2.889181 -3.701169
wb_dma_ch_pri_enc/wire_pri1_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_de/assign_78_mast0_go 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_de/wire_dma_done -1.596245 0.698078 -0.549482 1.052865 2.070617 -1.114905 0.291634 2.406611 0.467614 -0.922314 -2.174829 2.187956 0.170449 -0.006156 2.969654 1.171058 1.159253 -1.761069 -1.232919 -3.511035
wb_dma_ch_sel/assign_150_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_rf/input_wb_rf_adr -0.572584 4.009009 1.689866 0.995153 0.018578 -0.664925 -1.453568 0.978713 2.889080 2.269712 -1.410783 -0.082954 -1.359377 0.485174 0.657296 -2.490273 -5.833267 -5.645856 -0.532317 5.114827
wb_dma_wb_if -2.029397 -0.076055 0.448747 0.268079 -0.478507 -2.461675 1.497813 -1.019989 -0.342248 -1.037653 -1.783205 2.767664 -1.065519 -2.502188 -2.260785 -0.331990 0.157890 -0.840777 -0.496593 4.092749
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.032060 -1.857887 -4.223738 -0.307967 1.526933 0.519365 0.830990 2.899426 2.404007 2.100507 -4.377854 1.512033 1.778199 -3.046238 -0.309169 0.139104 -2.039553 2.987938 1.697216 -1.401659
wb_dma_ch_pri_enc/wire_pri25_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_wb_mast/reg_mast_cyc 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/input_wb_rf_we -2.478388 1.513530 0.735451 0.766624 0.298222 -2.211819 3.846130 -0.042989 1.003859 1.827444 -1.795314 4.162191 -0.329458 -1.222569 -1.982269 -1.963896 3.417871 2.051710 -2.422493 2.943803
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_ch_rf/always_20 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_de/always_6/if_1 -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_wb_slv/always_4/stmt_1 -3.545137 1.146838 -0.380219 0.400152 -3.201082 1.775659 -2.928124 1.489149 3.574978 2.246359 -3.742776 -0.692677 -1.366208 -2.212153 -0.979146 -1.644154 -2.244781 -2.977292 3.852901 5.663405
wb_dma_de/assign_3_ptr_valid 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_wb_mast/input_pt_sel 0.964208 1.042011 -2.873376 2.759752 2.888955 -2.235542 -0.581227 -0.644683 4.441759 0.993853 -2.011655 1.399219 2.002881 2.362719 -3.990349 1.667525 -4.155511 0.584793 0.174575 1.558205
wb_dma_ch_pri_enc/wire_pri15_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_wb_slv/input_wb_we_i -1.884793 -1.236828 -0.730664 3.686191 -1.917463 -2.164159 -3.794398 -0.708342 0.822503 1.654837 -5.395120 -3.054643 1.588884 2.732705 -1.574446 -1.229852 -4.352261 -1.342928 1.824583 -1.366902
wb_dma_de/reg_tsz_cnt_is_0_r 2.207756 0.841221 -1.043301 0.892891 2.823331 3.693287 -0.320766 1.626059 1.103213 2.400606 -0.381398 0.569442 1.010103 -0.169600 -1.596817 0.054406 0.683208 2.041272 -0.179985 -4.321553
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 2.750835 3.461401 -1.125258 -2.106304 1.084665 -0.625334 1.288461 -0.231912 1.983709 1.959440 -0.728741 2.682480 2.444051 4.202675 1.192602 -4.321254 -2.380817 -1.369885 -2.759297 -4.529510
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma/wire_mast1_drdy -0.867855 -0.177120 -0.772133 1.579005 1.222556 -1.442048 0.365731 -1.618242 -1.013244 -0.261685 -0.895205 0.142038 -0.026185 1.630725 -0.962322 -1.329828 -2.563826 -1.789020 -0.179078 -0.826351
wb_dma_ch_rf/wire_ch_csr_we -0.604175 0.536890 -1.591141 1.798770 0.182673 -1.072124 4.722699 0.182954 2.061253 2.001138 -4.521193 1.126071 -0.869546 -2.981298 -2.605493 -2.412229 2.010619 0.147805 -3.239826 1.328471
wb_dma_ch_pri_enc/inst_u9 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/assign_8_ch_csr 0.505702 0.643948 -0.223922 1.087350 -0.646133 0.113863 3.070001 0.324948 1.664423 -0.472389 -3.922773 -1.832432 -0.179350 -2.534170 -0.624153 -2.772155 2.674420 -1.810917 -3.519147 -1.679413
wb_dma_ch_rf/wire_this_ptr_set 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma_ch_pri_enc/inst_u5 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u4 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u7 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u6 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u0 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u3 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u2 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma/wire_de_start -2.998004 2.767645 0.759294 1.639733 1.591205 2.608560 -1.701983 1.070823 0.401987 -0.998075 -1.794998 1.915277 -0.123012 0.589523 0.128737 -0.100262 1.927281 -3.316005 -1.524825 -3.481046
wb_dma_ch_sel/assign_130_req_p0/expr_1 0.254355 0.473145 -1.073455 3.385545 2.656588 3.027695 1.456465 -0.414103 -0.142711 3.976515 -2.559437 -0.792729 0.793794 -0.187766 -3.830954 -2.946153 -0.208500 1.981153 -0.598609 -2.812680
wb_dma_rf/wire_ch_stop -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_rf/input_de_adr0 -0.581113 -3.901670 0.416080 -1.033343 -3.271776 -0.290621 1.736333 0.096980 0.683237 -0.640523 1.268478 -3.327494 -1.111168 0.042147 3.378371 -1.066227 0.976834 -2.436813 0.229322 -3.870014
wb_dma_ch_rf/input_de_adr1 0.452050 -1.002275 0.130416 -0.242141 1.660810 -0.077739 1.221667 -1.354280 0.719094 1.470266 2.791039 1.765567 1.351007 0.915473 -1.757141 -0.958098 0.028723 2.038888 1.119210 0.266948
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_wb_if/input_wbs_data_i 0.985251 -3.583119 -2.220626 0.053885 -0.513173 -0.899582 -0.380847 3.008997 2.541945 0.272476 -3.625035 0.878631 0.422450 -4.228562 1.013884 2.869376 -3.220678 0.865675 2.232627 1.550173
wb_dma_de/reg_tsz_dec 2.610053 1.963024 -0.488301 1.271128 2.552456 4.400102 -1.381581 1.314047 1.930235 2.296534 0.259377 -0.705688 0.719130 0.901885 -2.130730 0.613494 0.031635 1.439367 -0.714567 -4.113872
wb_dma_ch_sel/input_ch0_am0 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_ch_sel/input_ch0_am1 -1.949043 -0.497227 0.655075 1.398908 1.077249 -0.302600 0.503967 -0.821459 3.327353 -0.423965 2.574828 -0.263748 1.618801 2.853475 0.407160 1.523895 1.551792 0.157229 -0.440304 -1.895250
wb_dma_ch_sel/assign_162_req_p1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.522075 -0.857779 -2.282547 -0.188554 2.899922 1.785519 -0.247434 1.604877 1.068541 1.780847 1.025404 2.420191 1.226922 -0.082655 -0.912869 2.109498 0.188812 2.938637 1.862125 -2.562740
wb_dma_rf/wire_ch5_csr -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_ch_rf/wire_ch_am1_we -2.369972 -0.019069 2.766977 1.801922 0.977259 -1.054860 -0.225130 -1.130821 1.859656 0.176966 3.751531 -0.164679 0.533619 3.893095 1.203883 1.466079 0.245597 0.028643 -1.018540 -0.564174
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_inc30r/wire_out 0.291726 -1.747641 -0.971337 1.247023 0.884762 -2.511776 4.395237 -2.547542 3.776664 1.011294 1.750291 -1.286462 3.210279 2.208067 -1.527107 -1.128845 0.588134 2.396058 -0.933783 -0.607659
wb_dma_ch_pri_enc/reg_pri_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma/input_wb0_we_i -1.884793 -1.236828 -0.730664 3.686191 -1.917463 -2.164159 -3.794398 -0.708342 0.822503 1.654837 -5.395120 -3.054643 1.588884 2.732705 -1.574446 -1.229852 -4.352261 -1.342928 1.824583 -1.366902
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.548782 -2.460867 -0.216073 1.447207 -0.183761 -3.435885 3.043494 -1.498735 4.298613 -0.195810 2.031061 -2.209809 2.409595 2.992202 1.238452 0.370991 0.366230 0.380662 -0.310988 -1.160984
wb_dma_ch_rf/wire_ch_txsz_dewe 1.876180 1.382694 -0.981961 0.407565 2.308632 3.995169 -2.590963 2.741939 1.192336 3.434984 -0.678366 1.529949 -0.017502 -0.701896 -1.375555 0.461001 -1.698467 0.917207 1.772129 -1.586206
wb_dma_de/always_22/if_1/stmt_2 0.258806 3.274555 0.791258 0.632376 1.234528 1.705059 -0.176440 1.279957 1.022855 -1.157701 -4.825113 1.637287 0.638628 -2.131281 -1.297961 -2.821517 2.643273 -2.865930 -2.889181 -3.701169
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -0.423982 -0.252374 0.033440 2.818917 1.081638 2.890627 -1.111722 0.078632 1.819572 3.538287 -1.266837 -1.089486 -0.919970 0.121665 -2.741072 -2.483327 -3.637485 -1.941081 1.276645 -1.103604
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -2.369972 -0.019069 2.766977 1.801922 0.977259 -1.054860 -0.225130 -1.130821 1.859656 0.176966 3.751531 -0.164679 0.533619 3.893095 1.203883 1.466079 0.245597 0.028643 -1.018540 -0.564174
wb_dma_ch_sel/assign_149_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma/wire_de_ack -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_wb_mast/always_1/if_1 0.985251 -3.583119 -2.220626 0.053885 -0.513173 -0.899582 -0.380847 3.008997 2.541945 0.272476 -3.625035 0.878631 0.422450 -4.228562 1.013884 2.869376 -3.220678 0.865675 2.232627 1.550173
wb_dma_wb_if/wire_wb_cyc_o 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/assign_143_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_wb_mast/wire_mast_err -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma/wire_slv0_dout -2.712409 2.701121 0.287872 -0.296073 -2.452230 2.786623 -3.207557 2.229840 2.964760 3.190268 -2.453041 -0.905663 -0.202039 -1.528624 0.171063 -2.304683 -1.042772 -2.437858 3.885506 4.918653
wb_dma_ch_sel/reg_am1 -1.949043 -0.497227 0.655075 1.398908 1.077249 -0.302600 0.503967 -0.821459 3.327353 -0.423965 2.574828 -0.263748 1.618801 2.853475 0.407160 1.523895 1.551792 0.157229 -0.440304 -1.895250
wb_dma_ch_sel/input_next_ch -1.596245 0.698078 -0.549482 1.052865 2.070617 -1.114905 0.291634 2.406611 0.467614 -0.922314 -2.174829 2.187956 0.170449 -0.006156 2.969654 1.171058 1.159253 -1.761069 -1.232919 -3.511035
wb_dma_de/always_9 2.610053 1.963024 -0.488301 1.271128 2.552456 4.400102 -1.381581 1.314047 1.930235 2.296534 0.259377 -0.705688 0.719130 0.901885 -2.130730 0.613494 0.031635 1.439367 -0.714567 -4.113872
wb_dma_de/always_8 -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_wb_mast/always_1/if_1/cond 0.985251 -3.583119 -2.220626 0.053885 -0.513173 -0.899582 -0.380847 3.008997 2.541945 0.272476 -3.625035 0.878631 0.422450 -4.228562 1.013884 2.869376 -3.220678 0.865675 2.232627 1.550173
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_rf/always_1/case_1/stmt_12 0.535269 -1.557814 -1.051876 -1.309111 -1.124311 1.476234 -1.966084 -0.409773 1.149218 0.561978 2.859001 -1.411133 0.413726 2.139052 1.258624 0.480820 -3.415519 -0.703765 3.089680 0.276534
wb_dma_rf/always_1/case_1/stmt_13 -1.740474 -1.183256 2.852791 1.344763 0.985021 -0.980940 -0.587860 -1.218490 0.067152 0.392138 4.041818 0.198732 -0.591776 2.564299 0.685682 0.918559 -1.172966 -0.526599 0.245228 0.453071
wb_dma_de/always_3 -1.696882 0.541382 0.942644 2.227741 1.653015 1.198248 0.503447 -2.211425 2.995914 1.569450 2.583112 0.493455 2.250126 2.530252 -3.605047 0.617094 1.976494 3.081718 -0.338585 0.521444
wb_dma_de/always_2 -2.858609 -2.524132 1.230321 0.736276 -2.131905 -1.880199 2.731757 -0.518980 3.988425 -0.447990 1.640325 -2.631787 0.374052 1.384002 3.318665 -0.713690 0.947759 -2.270146 -0.793413 -0.990783
wb_dma_de/always_5 -0.982542 -0.411102 0.229558 1.072100 2.550251 2.728154 -0.075705 2.275358 0.862592 2.944829 -0.652494 2.176157 0.355509 -0.509817 0.806644 -2.168324 0.459209 -0.703097 1.248128 -4.332755
wb_dma_de/always_4 -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_de/always_7 2.207756 0.841221 -1.043301 0.892891 2.823331 3.693287 -0.320766 1.626059 1.103213 2.400606 -0.381398 0.569442 1.010103 -0.169600 -1.596817 0.054406 0.683208 2.041272 -0.179985 -4.321553
wb_dma_de/always_6 -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_ch_sel/input_ch3_txsz -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 1.501059 0.695470 1.077116 0.070177 1.123023 2.377607 -1.806726 0.743922 0.667911 1.332365 2.190737 -1.235196 0.309697 2.021868 0.840916 -0.323914 -0.730205 -0.471766 0.410900 -3.171570
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/always_11/if_1 -0.419108 -1.277282 -0.389212 3.322435 3.839778 0.121117 1.912158 -1.846804 -1.192693 1.288050 -0.575784 0.851798 -0.025027 0.250352 -3.613902 -2.675436 -1.557665 -0.994905 -0.373781 -3.186327
wb_dma_ch_sel/assign_147_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_sel/always_45/case_1/cond -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_de/assign_68_de_txsz 1.573009 2.805270 0.138827 0.000497 2.180846 4.547343 -2.254684 2.553723 1.657501 2.080896 0.822879 1.089301 0.422052 1.005166 -0.243747 1.214069 1.938036 1.369161 -0.171840 -4.256780
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_ch_rf/always_20/if_1 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma/input_wb0s_data_i 0.985251 -3.583119 -2.220626 0.053885 -0.513173 -0.899582 -0.380847 3.008997 2.541945 0.272476 -3.625035 0.878631 0.422450 -4.228562 1.013884 2.869376 -3.220678 0.865675 2.232627 1.550173
wb_dma_de/reg_dma_done_d -0.586833 0.486974 -1.293735 0.153560 2.061136 0.054548 -0.945952 2.904960 -1.019509 -0.379038 -2.989275 3.164686 -0.494733 -1.748147 1.795574 0.684307 0.026554 -1.688576 0.540529 -2.468447
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_wb_slv/assign_1_rf_sel -0.569559 -3.616235 3.779099 3.980004 -0.067599 2.494426 -2.073056 -0.934664 -2.482735 -0.042263 -0.239208 -3.765686 -2.719903 -3.470842 -3.531812 -0.966021 -0.962035 -2.157390 1.057583 -0.750336
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.032060 -1.857887 -4.223738 -0.307967 1.526933 0.519365 0.830990 2.899426 2.404007 2.100507 -4.377854 1.512033 1.778199 -3.046238 -0.309169 0.139104 -2.039553 2.987938 1.697216 -1.401659
wb_dma_de/always_4/if_1/if_1/cond -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_ch_sel/assign_376_gnt_p1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_de/wire_wr_ack 0.330806 0.643781 -1.336923 0.684289 3.714319 0.868879 -0.413566 1.706484 -0.957031 1.017080 -1.326640 3.383316 0.347389 -0.191546 0.019207 -0.416565 -0.786064 -0.743387 0.527957 -3.635813
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.522075 -0.857779 -2.282547 -0.188554 2.899922 1.785519 -0.247434 1.604877 1.068541 1.780847 1.025404 2.420191 1.226922 -0.082655 -0.912869 2.109498 0.188812 2.938637 1.862125 -2.562740
wb_dma_ch_arb/always_1 -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma_ch_arb/always_2 -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma/wire_ch0_txsz 0.127061 2.091891 -0.738550 -0.492085 1.708424 3.481862 -2.188116 3.266652 1.363052 2.339631 -0.576966 2.854043 0.511022 0.115263 0.827358 1.046030 1.228258 1.200179 1.120624 -2.704495
wb_dma_de/always_19 -0.919981 -2.483382 0.389912 4.167994 2.076068 -1.553772 1.673544 -1.087037 5.296948 -2.739189 0.559311 -2.285549 0.438182 -0.665711 -2.715379 4.354535 0.603340 -0.660734 -1.698976 -1.308475
wb_dma_de/always_18 -2.598289 -2.054322 -0.593588 -0.057796 -2.352514 3.057831 -2.032329 -0.154988 2.016231 1.962737 0.762253 -0.776164 1.104962 0.314146 -1.855228 1.227298 2.996233 3.230887 3.912376 0.362123
wb_dma_de/always_15 0.626500 0.251496 -1.436412 0.352069 2.311826 2.741852 -0.220432 2.579802 1.104080 2.626154 -1.376171 2.188802 0.916399 -0.917211 -0.009806 -0.195774 0.573945 1.461268 0.938539 -3.346965
wb_dma_de/always_14 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_de/always_11 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_de/always_13 -1.596245 0.698078 -0.549482 1.052865 2.070617 -1.114905 0.291634 2.406611 0.467614 -0.922314 -2.174829 2.187956 0.170449 -0.006156 2.969654 1.171058 1.159253 -1.761069 -1.232919 -3.511035
wb_dma_de/always_12 -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -0.390542 0.106419 2.128073 2.778559 0.683828 -1.334516 -2.342060 2.480776 -0.066232 2.260128 -1.671512 -2.561814 -2.469871 0.149939 2.558381 -1.436643 -3.912102 -4.680882 0.974574 -1.010353
wb_dma_ch_sel/assign_155_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_pri_enc/wire_pri13_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/reg_read_r 0.626500 0.251496 -1.436412 0.352069 2.311826 2.741852 -0.220432 2.579802 1.104080 2.626154 -1.376171 2.188802 0.916399 -0.917211 -0.009806 -0.195774 0.573945 1.461268 0.938539 -3.346965
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -1.281832 -0.891362 -2.987643 1.414621 3.818137 -0.213487 0.745851 1.455302 -0.398143 1.583722 -2.396236 4.803174 0.346388 -1.159496 -1.209816 0.290381 -1.069902 0.202835 1.706119 -2.054626
wb_dma/assign_9_slv0_pt_in 0.853516 -2.129894 0.290570 0.773391 1.002717 1.100110 -2.674215 -0.468264 -1.001032 0.215137 2.375581 -0.167385 -1.336123 0.397335 -1.896375 1.535913 -2.377766 -0.377724 2.459851 -0.191743
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_ch_rf/always_17/if_1/block_1 -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -3.181626 -1.689531 -1.745144 -0.499589 -0.881327 -1.318169 2.907099 -1.437048 2.062413 -4.123789 -0.783145 1.897264 0.170562 -2.397254 -1.409577 0.934450 4.164453 -3.038398 -0.571742 0.545106
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -0.982542 -0.411102 0.229558 1.072100 2.550251 2.728154 -0.075705 2.275358 0.862592 2.944829 -0.652494 2.176157 0.355509 -0.509817 0.806644 -2.168324 0.459209 -0.703097 1.248128 -4.332755
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_ch_pri_enc/wire_pri2_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/always_11/stmt_1 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_ch_rf/wire_ch_adr1_we -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_sel_checker/input_ch_sel -2.149054 -1.637017 -0.717801 -0.469603 -0.598181 -0.943497 -1.249204 1.120342 1.383577 0.773947 0.429994 1.612455 -0.386483 0.109745 1.709554 1.000341 -2.030782 -1.327100 3.213502 1.801785
wb_dma_ch_sel/input_ch1_adr1 0.452050 -1.002275 0.130416 -0.242141 1.660810 -0.077739 1.221667 -1.354280 0.719094 1.470266 2.791039 1.765567 1.351007 0.915473 -1.757141 -0.958098 0.028723 2.038888 1.119210 0.266948
wb_dma/wire_slv0_pt_in 0.853516 -2.129894 0.290570 0.773391 1.002717 1.100110 -2.674215 -0.468264 -1.001032 0.215137 2.375581 -0.167385 -1.336123 0.397335 -1.896375 1.535913 -2.377766 -0.377724 2.459851 -0.191743
wb_dma_rf/always_2/if_1/if_1/cond -0.373299 -1.390446 1.768358 0.888713 0.841619 -1.648383 -0.642070 2.263040 -2.582181 0.280387 -2.875619 0.297391 -1.392686 -2.082532 3.800183 -2.618560 -2.690043 -2.364437 0.586556 -1.145478
wb_dma_pri_enc_sub/reg_pri_out_d -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/always_4/case_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/wire_pri29_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_de/wire_read_hold 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_rf/wire_sw_pointer -3.495826 1.074642 1.924587 3.438607 2.307064 -1.733131 -1.078777 2.543927 -1.655724 0.391631 -2.661039 2.225644 -1.298339 0.394834 2.970200 1.997274 0.500236 -0.256933 -1.908626 -1.360064
wb_dma/wire_slv0_din 0.130579 -1.706764 0.092785 -0.962163 -1.951690 4.213509 0.410512 -2.053472 1.616203 0.017092 4.060135 -3.265821 -2.440708 1.439778 0.547296 -0.997220 -0.666406 -1.902299 -0.910473 -0.675884
wb_dma_ch_rf/input_dma_err -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/assign_158_req_p1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/assign_17_ch_am1_we -2.369972 -0.019069 2.766977 1.801922 0.977259 -1.054860 -0.225130 -1.130821 1.859656 0.176966 3.751531 -0.164679 0.533619 3.893095 1.203883 1.466079 0.245597 0.028643 -1.018540 -0.564174
wb_dma_ch_rf/assign_7_pointer_s -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_wb_slv/always_5/stmt_1 -3.264395 -1.141906 1.756165 3.485035 -1.040145 2.998601 -1.856669 0.209756 2.020851 2.796231 -1.216587 -2.225344 -1.671112 -0.662145 -2.014671 -1.350022 -1.327641 -2.115257 1.560592 0.410472
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/input_dma_rest 2.046633 -3.081218 -1.165391 -1.388599 1.064706 -2.370086 0.224457 0.659536 3.347402 -1.823902 1.849428 -0.232347 1.312112 -0.468190 1.871720 1.405163 -1.052522 -0.483515 2.258762 -0.146725
wb_dma_ch_sel/input_de_ack -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_sel/reg_valid_sel -2.998004 2.767645 0.759294 1.639733 1.591205 2.608560 -1.701983 1.070823 0.401987 -0.998075 -1.794998 1.915277 -0.123012 0.589523 0.128737 -0.100262 1.927281 -3.316005 -1.524825 -3.481046
wb_dma_de/assign_63_chunk_cnt_is_0_d -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.409616 0.967955 -0.805716 0.198401 3.696517 0.444513 1.446840 0.562479 -1.478841 1.539904 -0.229171 3.966217 0.745810 -0.116817 -0.856372 -1.744944 0.643086 0.660023 -0.282063 -2.726508
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_wb_mast/always_4/stmt_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/assign_375_gnt_p0 -1.818380 -2.382787 -0.520370 1.839869 1.696537 -1.490023 5.403752 0.700497 2.049099 1.384064 -1.383102 2.495011 0.986879 -3.749407 -0.829220 -0.046016 2.732356 3.186859 -1.323119 1.474608
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma/inst_u2 -0.811627 1.154295 0.445095 0.726176 0.236647 0.230079 1.714354 0.911102 0.327446 -1.365719 -4.560173 1.055398 0.008159 -3.182166 -0.423067 -2.620150 2.489786 -2.753748 -2.570352 -2.171040
wb_dma/inst_u1 0.128630 1.245886 -0.357389 0.206974 0.176218 0.231770 1.981425 1.199209 0.256831 -1.407521 -3.691843 -0.308837 0.402290 -2.079100 1.241395 -2.178389 2.650997 -2.146019 -2.769881 -3.076977
wb_dma/inst_u0 -2.475456 2.615195 1.439648 0.435481 -1.251443 -0.657022 1.936857 0.696804 0.619364 0.551963 -2.038384 0.072151 -0.539436 -0.114827 1.514779 -2.717716 3.148340 -0.545968 -2.571599 0.703161
wb_dma/inst_u4 -1.309736 0.208207 -5.617256 2.852397 1.864152 0.816597 1.499998 -1.419900 -1.673968 0.332948 -4.263009 -0.577321 -0.338880 -1.452685 -4.676666 1.377628 -1.876771 -0.158971 0.509093 -0.449957
wb_dma_ch_rf/assign_2_ch_adr1 -2.612785 0.841974 2.305369 -0.017079 0.402056 1.914649 -1.112660 -1.252325 -0.090319 3.283170 2.554597 3.295651 0.618536 1.010655 -2.661684 -1.915445 0.483344 1.674396 2.286675 2.664259
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_de/wire_de_csr 0.637062 -2.377212 -2.684136 -1.373877 1.154390 -0.755247 0.395118 2.582183 1.791833 0.142932 -0.274467 2.303156 0.965928 -1.668084 2.084266 2.269282 0.033001 1.416428 2.580497 -0.780501
wb_dma_ch_sel/always_40/case_1/stmt_1 -1.499001 -2.136554 -0.607869 -0.644010 2.337276 -1.010022 2.183859 0.399363 0.651488 2.037414 1.476626 4.877929 1.456209 -0.581202 0.217147 -1.400615 0.879352 1.818241 2.436502 -0.202064
wb_dma_ch_sel/always_40/case_1/stmt_2 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_sel/always_40/case_1/stmt_3 -2.149054 -1.637017 -0.717801 -0.469603 -0.598181 -0.943497 -1.249204 1.120342 1.383577 0.773947 0.429994 1.612455 -0.386483 0.109745 1.709554 1.000341 -2.030782 -1.327100 3.213502 1.801785
wb_dma_ch_sel/always_40/case_1/stmt_4 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma_pri_enc_sub -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/reg_ch_am1_r -2.369972 -0.019069 2.766977 1.801922 0.977259 -1.054860 -0.225130 -1.130821 1.859656 0.176966 3.751531 -0.164679 0.533619 3.893095 1.203883 1.466079 0.245597 0.028643 -1.018540 -0.564174
wb_dma_de/assign_72_dma_err -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_de/reg_ptr_adr_low -1.277765 -2.671573 -1.969073 -1.673130 -2.700992 1.521393 -1.378217 0.252078 3.417233 0.872473 0.748302 -0.432210 1.262259 0.060088 -0.778025 1.653406 2.317603 1.989596 4.396183 -0.022795
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_de/reg_state 0.258806 3.274555 0.791258 0.632376 1.234528 1.705059 -0.176440 1.279957 1.022855 -1.157701 -4.825113 1.637287 0.638628 -2.131281 -1.297961 -2.821517 2.643273 -2.865930 -2.889181 -3.701169
wb_dma_ch_rf/always_26/if_1 -3.495826 1.074642 1.924587 3.438607 2.307064 -1.733131 -1.078777 2.543927 -1.655724 0.391631 -2.661039 2.225644 -1.298339 0.394834 2.970200 1.997274 0.500236 -0.256933 -1.908626 -1.360064
wb_dma_de/always_23/block_1/case_1/block_5/if_1 2.867234 0.643292 -1.728297 -3.169825 0.187728 -1.596199 2.450545 0.058644 1.472264 -0.093335 -0.927629 3.439001 1.976683 1.668878 1.429381 -2.615091 -1.496427 -0.621121 -2.481986 -4.795212
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_ch_sel/assign_113_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_inc30r/always_1 -0.576715 1.407928 -0.363636 1.125873 1.779797 0.668702 1.822389 -2.023357 4.494407 1.509280 2.574504 0.262582 2.348681 3.585943 -0.298830 -0.461838 -0.261693 1.240228 -1.517784 1.236573
wb_dma_de/always_23/block_1/case_1/cond 0.258806 3.274555 0.791258 0.632376 1.234528 1.705059 -0.176440 1.279957 1.022855 -1.157701 -4.825113 1.637287 0.638628 -2.131281 -1.297961 -2.821517 2.643273 -2.865930 -2.889181 -3.701169
wb_dma_ch_sel/assign_128_req_p0/expr_1 0.254355 0.473145 -1.073455 3.385545 2.656588 3.027695 1.456465 -0.414103 -0.142711 3.976515 -2.559437 -0.792729 0.793794 -0.187766 -3.830954 -2.946153 -0.208500 1.981153 -0.598609 -2.812680
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -0.982542 -0.411102 0.229558 1.072100 2.550251 2.728154 -0.075705 2.275358 0.862592 2.944829 -0.652494 2.176157 0.355509 -0.509817 0.806644 -2.168324 0.459209 -0.703097 1.248128 -4.332755
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_de/always_9/stmt_1/expr_1/expr_1 2.640023 0.008870 -0.411128 0.412482 2.666119 2.521331 0.033399 0.827295 1.773196 0.480037 1.849410 -0.324198 1.561806 1.021879 -0.911335 1.658515 1.877752 2.420055 -0.755031 -5.072280
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -3.296986 -2.175380 -0.380185 2.276316 0.600589 0.695185 2.961372 -0.183768 -0.543753 3.148556 -2.043714 1.870345 -0.417840 -3.022036 -2.626376 -2.235839 1.901602 2.077278 1.161049 1.336532
wb_dma_ch_sel/assign_148_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma/wire_ndr -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_pri_enc_sub/always_3/if_1/if_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/always_8/stmt_1/expr_1 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -2.768505 -3.198762 -0.961325 -0.400768 1.174894 -1.843272 3.808344 -0.030253 0.208227 1.773153 1.683076 3.893276 0.498590 -1.012264 0.635149 -1.041321 1.619292 1.426785 2.121277 0.493127
wb_dma_rf/input_dma_done_all 0.626500 0.251496 -1.436412 0.352069 2.311826 2.741852 -0.220432 2.579802 1.104080 2.626154 -1.376171 2.188802 0.916399 -0.917211 -0.009806 -0.195774 0.573945 1.461268 0.938539 -3.346965
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_de/assign_66_dma_done -1.596245 0.698078 -0.549482 1.052865 2.070617 -1.114905 0.291634 2.406611 0.467614 -0.922314 -2.174829 2.187956 0.170449 -0.006156 2.969654 1.171058 1.159253 -1.761069 -1.232919 -3.511035
wb_dma/wire_ch4_csr -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/input_ch3_csr -0.448463 2.258790 -3.141616 1.542984 -0.034769 0.860001 -0.086846 3.214702 1.889933 2.031244 -6.135639 -0.710687 0.849734 0.098492 2.119519 0.115062 0.554896 0.362415 -1.409365 -3.135464
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_de/wire_adr1_cnt_next 0.277907 0.753074 -0.195788 1.900346 2.733279 -0.345898 1.747982 -2.101253 3.902122 1.439835 2.407991 0.500303 2.732961 3.204787 -2.840032 0.349612 0.223487 2.728750 -1.086682 -0.244862
wb_dma/wire_de_adr0 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/reg_adr0_cnt -2.858609 -2.524132 1.230321 0.736276 -2.131905 -1.880199 2.731757 -0.518980 3.988425 -0.447990 1.640325 -2.631787 0.374052 1.384002 3.318665 -0.713690 0.947759 -2.270146 -0.793413 -0.990783
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma/wire_am0 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma/wire_am1 -1.949043 -0.497227 0.655075 1.398908 1.077249 -0.302600 0.503967 -0.821459 3.327353 -0.423965 2.574828 -0.263748 1.618801 2.853475 0.407160 1.523895 1.551792 0.157229 -0.440304 -1.895250
wb_dma_ch_sel/assign_137_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_sel/assign_140_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_rf/always_22/if_1/if_1 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_de/assign_69_de_adr0 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_de/wire_mast0_go 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_wb_slv/input_slv_din 2.045999 -2.452513 0.871572 0.150205 -0.424510 0.678463 0.826143 -2.892455 3.627237 1.482396 5.015233 -3.390502 -0.856271 1.152654 -3.716224 -0.869038 -1.510411 -0.804901 1.355483 2.069821
wb_dma_de/always_3/if_1/if_1 -1.696882 0.541382 0.942644 2.227741 1.653015 1.198248 0.503447 -2.211425 2.995914 1.569450 2.583112 0.493455 2.250126 2.530252 -3.605047 0.617094 1.976494 3.081718 -0.338585 0.521444
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_sel/always_47/case_1 -1.949043 -0.497227 0.655075 1.398908 1.077249 -0.302600 0.503967 -0.821459 3.327353 -0.423965 2.574828 -0.263748 1.618801 2.853475 0.407160 1.523895 1.551792 0.157229 -0.440304 -1.895250
wb_dma_ch_sel/assign_152_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_de/reg_de_adr0_we -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_ch_sel/assign_114_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_ch_rf/assign_4_ch_am1 -2.369972 -0.019069 2.766977 1.801922 0.977259 -1.054860 -0.225130 -1.130821 1.859656 0.176966 3.751531 -0.164679 0.533619 3.893095 1.203883 1.466079 0.245597 0.028643 -1.018540 -0.564174
wb_dma_de/wire_dma_done_all 0.626500 0.251496 -1.436412 0.352069 2.311826 2.741852 -0.220432 2.579802 1.104080 2.626154 -1.376171 2.188802 0.916399 -0.917211 -0.009806 -0.195774 0.573945 1.461268 0.938539 -3.346965
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -2.998004 2.767645 0.759294 1.639733 1.591205 2.608560 -1.701983 1.070823 0.401987 -0.998075 -1.794998 1.915277 -0.123012 0.589523 0.128737 -0.100262 1.927281 -3.316005 -1.524825 -3.481046
wb_dma_wb_slv/input_wb_data_i -3.545137 1.146838 -0.380219 0.400152 -3.201082 1.775659 -2.928124 1.489149 3.574978 2.246359 -3.742776 -0.692677 -1.366208 -2.212153 -0.979146 -1.644154 -2.244781 -2.977292 3.852901 5.663405
wb_dma_de/input_nd -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_sel/assign_126_ch_sel 0.165418 0.549984 1.719234 1.110619 1.856635 -1.343623 3.967969 1.497559 -0.678322 -0.063993 -2.258794 1.082543 -1.518511 -3.745668 0.940283 -3.313093 2.695168 -2.851710 -3.288512 -1.891171
wb_dma/wire_mast1_err -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_de/wire_ptr_valid 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma/wire_ch_sel 5.077197 -1.708293 1.312721 -1.381131 2.224026 -0.574359 0.262533 5.110510 2.554941 -0.501479 1.290933 -1.173628 -2.729627 -5.661449 2.872697 1.488418 0.459480 -3.247773 0.845495 -0.993844
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -2.768505 -3.198762 -0.961325 -0.400768 1.174894 -1.843272 3.808344 -0.030253 0.208227 1.773153 1.683076 3.893276 0.498590 -1.012264 0.635149 -1.041321 1.619292 1.426785 2.121277 0.493127
wb_dma_de/always_12/stmt_1/expr_1 -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma/wire_dma_req -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_ch_sel/assign_136_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_rf/assign_5_sw_pointer -3.495826 1.074642 1.924587 3.438607 2.307064 -1.733131 -1.078777 2.543927 -1.655724 0.391631 -2.661039 2.225644 -1.298339 0.394834 2.970200 1.997274 0.500236 -0.256933 -1.908626 -1.360064
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_rf/always_25/if_1/if_1/cond -2.369972 -0.019069 2.766977 1.801922 0.977259 -1.054860 -0.225130 -1.130821 1.859656 0.176966 3.751531 -0.164679 0.533619 3.893095 1.203883 1.466079 0.245597 0.028643 -1.018540 -0.564174
wb_dma_ch_sel/assign_97_valid/expr_1 -4.462895 1.183065 1.262798 2.391841 -2.716460 2.519407 -0.650133 1.508128 2.940412 3.116964 -4.263036 -2.072286 0.322180 0.888958 1.677458 -3.087267 3.248750 -0.857052 -0.522276 -2.750545
wb_dma_de/always_9/stmt_1 2.610053 1.963024 -0.488301 1.271128 2.552456 4.400102 -1.381581 1.314047 1.930235 2.296534 0.259377 -0.705688 0.719130 0.901885 -2.130730 0.613494 0.031635 1.439367 -0.714567 -4.113872
wb_dma_de/input_pause_req 0.834823 -1.408756 1.610667 0.220678 1.929252 -1.195027 -0.617048 0.590089 -1.814071 -3.579916 -1.363254 0.087477 -0.975640 -2.428746 1.710120 -1.990832 -1.711335 -5.676984 -0.112525 -2.642863
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 0.637062 -2.377212 -2.684136 -1.373877 1.154390 -0.755247 0.395118 2.582183 1.791833 0.142932 -0.274467 2.303156 0.965928 -1.668084 2.084266 2.269282 0.033001 1.416428 2.580497 -0.780501
wb_dma_de/wire_dma_busy 4.074547 -0.999919 3.706308 -2.217197 2.244721 0.715369 0.275580 2.184318 -0.725693 -0.087273 4.255854 0.531516 -2.092765 -2.707374 1.621897 -1.686321 1.420573 -2.722142 0.554005 -2.714082
wb_dma_ch_sel/always_37/if_1/if_1/cond -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_pri_enc/always_2/if_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/always_6/if_1/stmt_1 2.770919 3.203422 0.834853 -1.622743 2.400475 4.600132 -1.118648 1.994267 1.181619 2.415009 2.299806 2.585886 0.667176 0.348724 -0.880934 -0.654240 2.700156 2.012386 -0.204509 -3.222411
wb_dma_ch_rf/input_de_txsz_we 1.876180 1.382694 -0.981961 0.407565 2.308632 3.995169 -2.590963 2.741939 1.192336 3.434984 -0.678366 1.529949 -0.017502 -0.701896 -1.375555 0.461001 -1.698467 0.917207 1.772129 -1.586206
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_wb_if/input_wb_addr_i -1.299021 1.741385 -0.083213 2.488285 -1.329681 -1.525428 -2.197856 -0.519000 1.426409 0.401424 -2.562963 -0.046242 -3.962818 0.495771 -1.765102 -0.229593 -6.337090 -6.609297 -1.245587 4.754498
wb_dma_ch_sel/always_7/stmt_1 -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -3.181626 -1.689531 -1.745144 -0.499589 -0.881327 -1.318169 2.907099 -1.437048 2.062413 -4.123789 -0.783145 1.897264 0.170562 -2.397254 -1.409577 0.934450 4.164453 -3.038398 -0.571742 0.545106
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 2.120625 -0.809878 -4.736653 0.252624 2.282193 -1.375159 0.595941 1.527050 0.585494 1.022703 -4.606809 2.276433 1.305539 -1.302546 -0.687174 -0.147633 -3.690594 0.803185 1.229954 -1.098100
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_rf/always_4/if_1/block_1 -0.079673 -2.430657 -0.947210 -2.222610 -1.558304 -0.215028 -0.622615 -0.661688 1.206177 0.097337 4.509111 -1.304936 0.150245 2.248949 1.861416 -0.039274 -1.957186 0.531172 4.024972 1.512054
wb_dma_de/reg_dma_abort_r -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/input_ch2_txsz -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/input_ch5_csr -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_ch_sel/assign_150_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_ch_sel/assign_155_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_sel/always_43/case_1/stmt_4 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_sel/always_43/case_1/stmt_3 -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_sel/always_43/case_1/stmt_2 0.139283 0.734508 -2.508177 -0.032514 2.158461 -1.419554 -2.312650 0.930579 1.316991 0.164073 0.503679 2.678257 0.106591 2.028805 -0.097529 2.945195 -3.808720 -1.305958 2.204025 0.788446
wb_dma_ch_sel/always_43/case_1/stmt_1 0.127061 2.091891 -0.738550 -0.492085 1.708424 3.481862 -2.188116 3.266652 1.363052 2.339631 -0.576966 2.854043 0.511022 0.115263 0.827358 1.046030 1.228258 1.200179 1.120624 -2.704495
wb_dma_de/always_19/stmt_1/expr_1 -0.919981 -2.483382 0.389912 4.167994 2.076068 -1.553772 1.673544 -1.087037 5.296948 -2.739189 0.559311 -2.285549 0.438182 -0.665711 -2.715379 4.354535 0.603340 -0.660734 -1.698976 -1.308475
wb_dma_ch_rf/wire_ch_err_we -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 2.572043 -2.511015 3.342813 0.279243 1.331487 -1.141854 0.526448 -1.242797 0.303339 -0.849308 3.656521 -2.397035 -0.823553 -0.629309 -0.619579 -2.168119 -1.387194 -2.672762 0.638583 -0.899920
wb_dma_rf/wire_ch1_adr1 0.452050 -1.002275 0.130416 -0.242141 1.660810 -0.077739 1.221667 -1.354280 0.719094 1.470266 2.791039 1.765567 1.351007 0.915473 -1.757141 -0.958098 0.028723 2.038888 1.119210 0.266948
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -0.241399 -1.145163 0.597169 -1.516252 -2.423151 -1.594338 -1.925722 -0.024244 -0.822188 1.469788 -5.860027 0.905128 3.699271 0.506166 1.945076 -7.544837 -0.039967 0.220246 2.183465 -2.648679
assert_wb_dma_wb_if/input_pt_sel_i 1.753647 -1.204634 -2.174142 -0.884945 1.650136 0.086127 0.865081 -1.902360 0.391788 0.182483 3.199048 -0.577695 1.562736 1.635831 -1.158090 1.004019 -2.254957 0.697120 1.761123 -0.696682
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 0.972079 -2.636312 -1.420257 3.607976 1.477824 0.593616 3.477740 -0.541097 3.022998 0.990139 -1.964969 -3.263809 -0.670146 -2.504871 -2.961105 -0.731532 -1.640827 -1.077296 -1.072050 -1.723589
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_rf/input_paused -0.875234 -0.923222 -0.235472 -0.041426 -0.449325 2.140273 -2.891991 -0.454770 2.042224 -1.713751 1.426378 -1.217559 0.374489 1.311428 -0.304998 1.429492 -1.057262 -2.693463 1.983591 -1.608865
wb_dma/wire_mast0_adr -2.598289 -2.054322 -0.593588 -0.057796 -2.352514 3.057831 -2.032329 -0.154988 2.016231 1.962737 0.762253 -0.776164 1.104962 0.314146 -1.855228 1.227298 2.996233 3.230887 3.912376 0.362123
wb_dma_ch_pri_enc/inst_u8 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/assign_148_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.938611 0.871310 1.182846 1.360100 0.941112 2.944763 -1.830174 0.573808 0.900155 2.156198 0.753230 -1.752887 -0.418550 1.246852 -0.602154 -1.088425 -1.572258 -1.026092 0.179038 -2.292666
wb_dma_ch_arb/always_2/block_1 -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 0.626500 0.251496 -1.436412 0.352069 2.311826 2.741852 -0.220432 2.579802 1.104080 2.626154 -1.376171 2.188802 0.916399 -0.917211 -0.009806 -0.195774 0.573945 1.461268 0.938539 -3.346965
wb_dma_ch_sel/always_40/case_1/cond 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_ch_rf/assign_22_ch_err_we -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_rf/wire_pointer 1.162284 -1.835034 -0.619912 -4.773443 -0.572397 1.665579 0.117256 0.387768 1.397046 -0.395673 1.109594 4.504252 2.818350 -2.153932 2.981564 -3.718035 -2.172903 -0.901856 2.967726 2.220284
wb_dma_ch_pri_enc/always_2/if_1/if_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/wire_pri19_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/assign_5_pri1 0.953395 -1.402576 -0.471238 0.745160 4.071191 -0.543921 0.522923 -0.659814 -1.719864 0.019497 1.988784 2.069041 0.356244 1.067842 -0.742227 -0.605024 -1.544838 -0.771953 0.908640 -3.551380
wb_dma_rf/inst_u26 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u27 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_de/always_23/block_1/case_1/block_10 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_de/always_23/block_1/case_1/block_11 -2.403729 -2.156127 -3.422491 1.008001 0.030190 0.869461 -0.069803 2.809395 2.864338 1.558904 -1.767172 1.728555 -0.934497 -2.395657 -0.163502 4.067946 -0.307516 0.053149 2.726318 0.499832
wb_dma_rf/inst_u22 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u23 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u20 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_de/assign_86_de_ack -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_rf/inst_u28 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/inst_u29 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/always_1/stmt_1 -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_de/always_6/if_1/if_1/cond/expr_1 3.067216 1.470781 -0.445294 -0.596035 2.422807 2.932123 -2.117520 1.730605 1.830860 1.677511 1.911855 0.729698 1.155069 1.406818 -0.430174 1.455401 -0.617926 1.470626 0.682532 -2.913698
wb_dma_ch_sel/assign_142_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_rf/inst_check_wb_dma_rf -2.522231 0.332331 3.190889 1.282124 0.732622 -0.323926 -1.883335 -0.521810 0.114096 2.271570 3.316799 1.315503 -0.992550 2.723592 0.059931 0.514465 -1.682607 -0.190915 1.261766 1.739208
wb_dma_rf/reg_wb_rf_dout -1.475246 -0.497539 1.737592 -0.704319 -2.515002 3.210634 -0.312849 -2.642099 0.932968 0.830547 4.737026 -1.615776 -1.813760 3.639437 1.143466 -0.344088 -1.514648 -2.069461 -1.658689 -0.215533
wb_dma/input_dma_req_i -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_de/input_am1 -1.949043 -0.497227 0.655075 1.398908 1.077249 -0.302600 0.503967 -0.821459 3.327353 -0.423965 2.574828 -0.263748 1.618801 2.853475 0.407160 1.523895 1.551792 0.157229 -0.440304 -1.895250
wb_dma_de/input_am0 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_ch_sel/reg_next_start -2.025532 2.574167 -0.247124 0.266550 1.503195 1.644480 -1.188873 0.976614 1.456832 -1.743156 -0.387739 1.873909 0.339930 1.685313 1.325194 0.510526 1.354765 -3.883078 -1.191297 -4.040844
wb_dma_ch_sel/input_ch4_csr -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma/wire_mast0_dout 0.985251 -3.583119 -2.220626 0.053885 -0.513173 -0.899582 -0.380847 3.008997 2.541945 0.272476 -3.625035 0.878631 0.422450 -4.228562 1.013884 2.869376 -3.220678 0.865675 2.232627 1.550173
wb_dma_ch_sel/assign_107_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma/wire_next_ch -1.596245 0.698078 -0.549482 1.052865 2.070617 -1.114905 0.291634 2.406611 0.467614 -0.922314 -2.174829 2.187956 0.170449 -0.006156 2.969654 1.171058 1.159253 -1.761069 -1.232919 -3.511035
wb_dma_rf/wire_ch2_txsz -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_ch_rf/wire_ch_am0 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_ch_rf/wire_ch_am1 -2.369972 -0.019069 2.766977 1.801922 0.977259 -1.054860 -0.225130 -1.130821 1.859656 0.176966 3.751531 -0.164679 0.533619 3.893095 1.203883 1.466079 0.245597 0.028643 -1.018540 -0.564174
wb_dma/wire_ch6_csr -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/input_csr 1.613145 -0.216469 -4.121953 0.366783 -0.294227 -2.158573 1.436110 0.879907 4.822287 1.093714 -5.696287 0.307863 1.300964 -0.719985 -0.305428 -1.612448 -4.629128 -2.197287 -0.238865 -0.132576
wb_dma_de/reg_read 0.330806 0.643781 -1.336923 0.684289 3.714319 0.868879 -0.413566 1.706484 -0.957031 1.017080 -1.326640 3.383316 0.347389 -0.191546 0.019207 -0.416565 -0.786064 -0.743387 0.527957 -3.635813
wb_dma/input_wb1_cyc_i 1.753647 -1.204634 -2.174142 -0.884945 1.650136 0.086127 0.865081 -1.902360 0.391788 0.182483 3.199048 -0.577695 1.562736 1.635831 -1.158090 1.004019 -2.254957 0.697120 1.761123 -0.696682
wb_dma_ch_rf/wire_ch_adr0_we -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_ch_sel/assign_140_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_rf/wire_ch3_txsz -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_rf/input_wb_rf_din -2.712409 2.701121 0.287872 -0.296073 -2.452230 2.786623 -3.207557 2.229840 2.964760 3.190268 -2.453041 -0.905663 -0.202039 -1.528624 0.171063 -2.304683 -1.042772 -2.437858 3.885506 4.918653
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_pri_enc_sub/reg_pri_out_d1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/always_19/if_1/block_1 1.501059 0.695470 1.077116 0.070177 1.123023 2.377607 -1.806726 0.743922 0.667911 1.332365 2.190737 -1.235196 0.309697 2.021868 0.840916 -0.323914 -0.730205 -0.471766 0.410900 -3.171570
wb_dma_ch_rf/always_2 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_ch_rf/always_1 -1.286397 -1.441205 2.441730 1.062357 -1.163140 1.880575 -1.587847 2.528368 1.990008 0.777068 1.404161 -3.359190 -1.106838 0.176457 3.957592 1.016703 1.049705 -2.177666 0.650405 -3.049766
wb_dma_de/input_mast0_drdy -1.123875 -0.513348 -4.470268 -2.530260 -2.142811 -0.113079 -0.915871 0.937324 -1.834530 0.315702 -1.583204 -0.310299 -0.839647 0.746420 0.124973 0.522380 2.560064 -2.102410 3.912530 -4.273227
wb_dma_ch_rf/always_6 -1.615417 -1.401823 -2.518563 -0.474823 -0.681436 -1.633067 2.459434 -1.205200 3.303691 -3.875092 -2.428741 1.754125 1.270108 -2.571762 -2.120635 0.480317 2.297476 -2.739503 -0.531305 0.710908
wb_dma_ch_rf/always_5 -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_ch_rf/always_4 -0.079673 -2.430657 -0.947210 -2.222610 -1.558304 -0.215028 -0.622615 -0.661688 1.206177 0.097337 4.509111 -1.304936 0.150245 2.248949 1.861416 -0.039274 -1.957186 0.531172 4.024972 1.512054
wb_dma_ch_rf/always_9 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_rf/always_8 4.136170 -0.496209 3.993649 -0.146599 2.179271 0.715441 0.112599 0.171661 -0.187318 0.385304 3.975235 -2.432613 -0.683844 -0.258851 0.164358 -2.511771 0.121038 -1.699430 -0.513272 -3.084080
assert_wb_dma_rf/input_wb_rf_dout -2.522231 0.332331 3.190889 1.282124 0.732622 -0.323926 -1.883335 -0.521810 0.114096 2.271570 3.316799 1.315503 -0.992550 2.723592 0.059931 0.514465 -1.682607 -0.190915 1.261766 1.739208
wb_dma/wire_wb1_addr_o 1.022605 -1.991281 -1.515808 2.095950 0.926602 0.345261 2.399572 -1.776839 2.882340 1.835548 0.631633 -2.355299 0.944441 0.173312 -3.451352 -0.261778 -1.441533 1.748417 0.352372 0.245362
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_wb_slv/always_5/stmt_1/expr_1 -3.264395 -1.141906 1.756165 3.485035 -1.040145 2.998601 -1.856669 0.209756 2.020851 2.796231 -1.216587 -2.225344 -1.671112 -0.662145 -2.014671 -1.350022 -1.327641 -2.115257 1.560592 0.410472
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -2.273731 -0.212578 1.660292 1.543154 0.335223 -5.472116 3.088512 0.785101 0.553974 1.547576 -2.560969 2.194112 -1.645649 -2.442759 -0.217708 -1.401663 1.285115 1.074015 -0.873024 4.367875
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -4.171422 -0.622054 0.700393 4.698366 0.524932 -0.128315 -1.710153 -1.718614 -0.586090 1.346576 -1.813989 -1.310342 -1.617392 1.194759 -2.968116 -1.099252 -3.132597 -3.387432 1.111885 0.809132
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_wb_slv/reg_slv_dout -3.545137 1.146838 -0.380219 0.400152 -3.201082 1.775659 -2.928124 1.489149 3.574978 2.246359 -3.742776 -0.692677 -1.366208 -2.212153 -0.979146 -1.644154 -2.244781 -2.977292 3.852901 5.663405
wb_dma_ch_pri_enc/always_2 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/always_4 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma/inst_u3 -2.029397 -0.076055 0.448747 0.268079 -0.478507 -2.461675 1.497813 -1.019989 -0.342248 -1.037653 -1.783205 2.767664 -1.065519 -2.502188 -2.260785 -0.331990 0.157890 -0.840777 -0.496593 4.092749
wb_dma_wb_slv/always_1/stmt_1 -1.918156 2.761403 0.868663 1.868037 -0.651110 -1.617310 -1.323470 0.055480 3.372436 1.314239 -2.508681 0.061651 -2.134317 0.383953 -0.432424 -1.706025 -6.292934 -6.186122 -0.392049 5.621889
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_rf/wire_ch0_am0 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_rf/wire_ch0_am1 -2.369972 -0.019069 2.766977 1.801922 0.977259 -1.054860 -0.225130 -1.130821 1.859656 0.176966 3.751531 -0.164679 0.533619 3.893095 1.203883 1.466079 0.245597 0.028643 -1.018540 -0.564174
wb_dma_wb_mast/wire_mast_drdy -3.069020 -1.090331 -6.861963 -1.635601 -2.370368 0.575761 -0.119716 -0.391371 -1.777147 0.282412 -3.928724 1.196315 -0.265568 0.795752 -1.402866 -0.167881 1.860228 -0.643456 4.237813 -3.379161
wb_dma_wb_if/wire_mast_pt_out 0.853516 -2.129894 0.290570 0.773391 1.002717 1.100110 -2.674215 -0.468264 -1.001032 0.215137 2.375581 -0.167385 -1.336123 0.397335 -1.896375 1.535913 -2.377766 -0.377724 2.459851 -0.191743
wb_dma_ch_sel/assign_95_valid/expr_1 -4.105968 2.524331 -0.144919 2.141650 -1.545388 1.599731 -0.073342 1.929634 0.589342 2.985548 -5.238824 -0.569149 -0.753529 1.014453 1.577231 -2.924574 3.567538 -1.683494 -1.225653 -4.176102
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -3.296986 -2.175380 -0.380185 2.276316 0.600589 0.695185 2.961372 -0.183768 -0.543753 3.148556 -2.043714 1.870345 -0.417840 -3.022036 -2.626376 -2.235839 1.901602 2.077278 1.161049 1.336532
wb_dma/constraint_slv0_din -1.514013 -0.928192 3.455238 0.600261 -0.085708 0.538508 -4.049976 0.361835 1.218131 -1.159107 1.890591 -1.577762 -0.889108 1.021338 1.180511 -0.401262 -1.836247 -3.708366 2.708513 -0.912840
wb_dma_de/always_4/if_1/if_1 -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_rf/always_2 -1.838628 -1.468730 0.422874 0.428839 0.262305 -0.459296 -1.985201 1.049732 -2.212119 -2.573666 -3.638454 0.182971 -0.321547 -1.463180 3.349373 -2.345545 -3.239352 -4.337021 1.217107 -1.806045
wb_dma_rf/inst_u24 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/always_1 -1.475246 -0.497539 1.737592 -0.704319 -2.515002 3.210634 -0.312849 -2.642099 0.932968 0.830547 4.737026 -1.615776 -1.813760 3.639437 1.143466 -0.344088 -1.514648 -2.069461 -1.658689 -0.215533
wb_dma_ch_sel/always_38 -2.998004 2.767645 0.759294 1.639733 1.591205 2.608560 -1.701983 1.070823 0.401987 -0.998075 -1.794998 1.915277 -0.123012 0.589523 0.128737 -0.100262 1.927281 -3.316005 -1.524825 -3.481046
wb_dma_ch_sel/always_39 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_sel/always_37 1.236093 0.315951 0.543977 -0.714576 2.022667 -2.983109 5.024212 1.771404 0.685161 -1.028043 -0.770828 1.855008 -1.354724 -3.581344 2.250290 -2.463172 2.427726 -3.494666 -2.632747 -1.391481
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.676464 3.196408 -2.570880 -0.794817 1.306276 -1.143568 4.247160 -0.728782 3.489666 2.445425 -1.144593 2.025768 2.150170 2.692765 -0.707979 -3.897560 -1.412005 -0.949094 -3.133820 -2.335859
wb_dma_ch_sel/assign_10_pri3 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_rf/inst_u21 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_rf/wire_ch3_adr0 -0.829375 -4.779179 0.355093 0.153051 -0.649420 -2.135387 3.047655 -1.885529 1.255971 -0.784144 3.411314 -1.694804 -0.040842 -0.244495 0.211902 0.011573 0.029743 -0.353500 1.183431 0.299633
wb_dma_ch_rf/input_dma_busy 4.136170 -0.496209 3.993649 -0.146599 2.179271 0.715441 0.112599 0.171661 -0.187318 0.385304 3.975235 -2.432613 -0.683844 -0.258851 0.164358 -2.511771 0.121038 -1.699430 -0.513272 -3.084080
wb_dma_ch_sel/assign_134_req_p0 -2.055734 -1.158897 1.216463 1.863000 0.548686 2.585922 2.702045 0.501772 -2.241086 3.306318 -1.661892 0.579379 -1.213811 -3.533437 -1.690509 -3.726327 3.040289 1.324655 -0.012957 -0.655280
wb_dma/wire_wb0m_data_o 2.045999 -2.452513 0.871572 0.150205 -0.424510 0.678463 0.826143 -2.892455 3.627237 1.482396 5.015233 -3.390502 -0.856271 1.152654 -3.716224 -0.869038 -1.510411 -0.804901 1.355483 2.069821
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_ch_rf/always_6/if_1 -1.615417 -1.401823 -2.518563 -0.474823 -0.681436 -1.633067 2.459434 -1.205200 3.303691 -3.875092 -2.428741 1.754125 1.270108 -2.571762 -2.120635 0.480317 2.297476 -2.739503 -0.531305 0.710908
wb_dma 0.431879 2.200799 -0.035913 -0.385131 -0.899374 0.050500 0.302586 0.392480 -0.688009 -0.818783 -2.263245 -0.191649 -0.009173 -0.787697 0.132011 -0.175615 1.624125 0.334128 -2.226285 0.385969
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.409616 0.967955 -0.805716 0.198401 3.696517 0.444513 1.446840 0.562479 -1.478841 1.539904 -0.229171 3.966217 0.745810 -0.116817 -0.856372 -1.744944 0.643086 0.660023 -0.282063 -2.726508
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.501059 0.695470 1.077116 0.070177 1.123023 2.377607 -1.806726 0.743922 0.667911 1.332365 2.190737 -1.235196 0.309697 2.021868 0.840916 -0.323914 -0.730205 -0.471766 0.410900 -3.171570
assert_wb_dma_rf/input_wb_rf_adr -2.522231 0.332331 3.190889 1.282124 0.732622 -0.323926 -1.883335 -0.521810 0.114096 2.271570 3.316799 1.315503 -0.992550 2.723592 0.059931 0.514465 -1.682607 -0.190915 1.261766 1.739208
wb_dma_ch_rf/always_6/if_1/if_1 -1.615417 -1.401823 -2.518563 -0.474823 -0.681436 -1.633067 2.459434 -1.205200 3.303691 -3.875092 -2.428741 1.754125 1.270108 -2.571762 -2.120635 0.480317 2.297476 -2.739503 -0.531305 0.710908
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_arb/wire_gnt -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.875234 -0.923222 -0.235472 -0.041426 -0.449325 2.140273 -2.891991 -0.454770 2.042224 -1.713751 1.426378 -1.217559 0.374489 1.311428 -0.304998 1.429492 -1.057262 -2.693463 1.983591 -1.608865
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_rf/always_1/case_1/cond -1.475246 -0.497539 1.737592 -0.704319 -2.515002 3.210634 -0.312849 -2.642099 0.932968 0.830547 4.737026 -1.615776 -1.813760 3.639437 1.143466 -0.344088 -1.514648 -2.069461 -1.658689 -0.215533
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_wb_slv/assign_4/expr_1 1.719156 -4.600327 0.782779 1.106755 -1.823016 0.733012 -0.974554 -2.042010 2.489129 0.528750 3.057790 -2.538036 -2.068330 -0.180216 -4.280015 1.002946 -1.133069 -0.325009 1.269886 1.786153
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -0.415479 -0.958196 -2.531529 -0.555298 1.922712 0.958645 -0.606461 2.343366 1.079816 1.863844 -0.035093 3.651268 0.674183 -0.599114 0.402157 2.048057 -0.237385 1.689257 2.861235 -1.019635
wb_dma_de/always_3/if_1/stmt_1 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_ch_sel/assign_104_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_ch_rf/always_9/stmt_1 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_wb_if/input_mast_adr -1.373623 -1.721928 0.096439 2.693513 -0.223173 1.831852 0.734288 -1.825771 2.255562 2.503065 0.759419 -2.330411 0.811604 0.453363 -3.772965 -0.252843 0.149021 2.478348 1.018368 0.916813
assert_wb_dma_ch_arb/input_req -0.949345 -1.522599 0.249253 3.540808 2.049730 2.420026 1.364660 -0.827616 1.613331 3.217093 -0.673702 -1.057999 -0.015608 0.097436 -3.050621 -3.223809 -1.242402 -0.748075 0.246105 -3.241193
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_wb_if/input_wbm_data_i -3.545137 1.146838 -0.380219 0.400152 -3.201082 1.775659 -2.928124 1.489149 3.574978 2.246359 -3.742776 -0.692677 -1.366208 -2.212153 -0.979146 -1.644154 -2.244781 -2.977292 3.852901 5.663405
wb_dma_de/wire_tsz_cnt_is_0_d 0.409616 0.967955 -0.805716 0.198401 3.696517 0.444513 1.446840 0.562479 -1.478841 1.539904 -0.229171 3.966217 0.745810 -0.116817 -0.856372 -1.744944 0.643086 0.660023 -0.282063 -2.726508
wb_dma/wire_dma_err -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel_checker/input_ch_sel_r -2.149054 -1.637017 -0.717801 -0.469603 -0.598181 -0.943497 -1.249204 1.120342 1.383577 0.773947 0.429994 1.612455 -0.386483 0.109745 1.709554 1.000341 -2.030782 -1.327100 3.213502 1.801785
wb_dma_ch_sel/assign_119_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_inc30r/input_in -3.950751 -3.031463 0.372899 0.125781 -0.502179 -2.949700 3.925472 -1.863612 3.481493 -0.112849 3.480147 1.171050 1.609933 1.077370 0.995214 -0.095431 1.803913 0.269422 0.854514 2.148782
wb_dma_ch_pri_enc/inst_u15 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u14 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u17 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/wire_dma_err -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_pri_enc/inst_u11 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u10 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u13 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u12 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u19 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u18 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/assign_110_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_rf/inst_u30 -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -4.835193 -0.909053 0.837298 -0.113187 -1.217970 0.183173 -1.876382 2.488136 1.970917 0.515464 0.615716 2.293097 -1.392831 -0.195899 3.257282 1.876178 1.364878 -2.279212 2.879592 0.735243
wb_dma_ch_pri_enc/wire_pri6_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_rf/assign_6_csr_we -0.373299 -1.390446 1.768358 0.888713 0.841619 -1.648383 -0.642070 2.263040 -2.582181 0.280387 -2.875619 0.297391 -1.392686 -2.082532 3.800183 -2.618560 -2.690043 -2.364437 0.586556 -1.145478
wb_dma_de/assign_82_rd_ack 0.330806 0.643781 -1.336923 0.684289 3.714319 0.868879 -0.413566 1.706484 -0.957031 1.017080 -1.326640 3.383316 0.347389 -0.191546 0.019207 -0.416565 -0.786064 -0.743387 0.527957 -3.635813
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma_ch_sel/assign_96_valid -3.777898 -0.802694 2.905027 3.430501 -0.966378 -1.708171 -2.550972 0.909390 0.833892 0.257126 -6.779210 -1.469978 1.599232 0.129874 2.580450 -3.716745 2.168773 -0.551708 0.528441 -2.514743
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/reg_next_ch -1.596245 0.698078 -0.549482 1.052865 2.070617 -1.114905 0.291634 2.406611 0.467614 -0.922314 -2.174829 2.187956 0.170449 -0.006156 2.969654 1.171058 1.159253 -1.761069 -1.232919 -3.511035
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma_ch_rf/assign_24_ch_txsz_dewe 1.876180 1.382694 -0.981961 0.407565 2.308632 3.995169 -2.590963 2.741939 1.192336 3.434984 -0.678366 1.529949 -0.017502 -0.701896 -1.375555 0.461001 -1.698467 0.917207 1.772129 -1.586206
assert_wb_dma_ch_arb -0.949345 -1.522599 0.249253 3.540808 2.049730 2.420026 1.364660 -0.827616 1.613331 3.217093 -0.673702 -1.057999 -0.015608 0.097436 -3.050621 -3.223809 -1.242402 -0.748075 0.246105 -3.241193
wb_dma/wire_csr 3.213575 0.616320 -4.151411 1.257718 0.981551 -0.230896 1.681821 2.071642 1.633062 1.762472 -5.529124 -2.634411 1.051740 -0.679997 1.684333 -1.935716 -3.541076 -0.600207 -1.480878 -2.458878
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_wb_if/input_mast_din 2.411849 0.466673 -2.529979 -0.422095 0.998198 1.084664 -1.318865 1.344673 3.978731 2.216061 -0.498224 1.077661 1.520611 0.543375 -1.721398 1.542529 -2.527939 1.851906 1.655622 0.288840
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_ch_rf/reg_sw_pointer_r -3.495826 1.074642 1.924587 3.438607 2.307064 -1.733131 -1.078777 2.543927 -1.655724 0.391631 -2.661039 2.225644 -1.298339 0.394834 2.970200 1.997274 0.500236 -0.256933 -1.908626 -1.360064
wb_dma_ch_sel/assign_142_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_rf -2.475456 2.615195 1.439648 0.435481 -1.251443 -0.657022 1.936857 0.696804 0.619364 0.551963 -2.038384 0.072151 -0.539436 -0.114827 1.514779 -2.717716 3.148340 -0.545968 -2.571599 0.703161
wb_dma_de/assign_6_adr0_cnt_next/expr_1 1.600633 -1.249184 0.785448 -0.664368 -0.013753 0.126580 1.361542 -1.728202 1.496097 0.463755 3.702412 -1.762432 0.880035 3.481030 1.513256 -1.384075 -0.800216 -0.267690 -1.189622 -3.175660
wb_dma_de/reg_chunk_cnt -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.676464 3.196408 -2.570880 -0.794817 1.306276 -1.143568 4.247160 -0.728782 3.489666 2.445425 -1.144593 2.025768 2.150170 2.692765 -0.707979 -3.897560 -1.412005 -0.949094 -3.133820 -2.335859
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.273952 3.209958 -1.394955 0.509683 1.845751 -0.677954 3.574840 -1.271094 2.323120 2.943630 -2.208581 2.081876 2.931092 2.342143 -1.975372 -4.920093 -1.129120 0.775964 -3.383626 -1.594507
wb_dma/input_wb0m_data_i -3.545137 1.146838 -0.380219 0.400152 -3.201082 1.775659 -2.928124 1.489149 3.574978 2.246359 -3.742776 -0.692677 -1.366208 -2.212153 -0.979146 -1.644154 -2.244781 -2.977292 3.852901 5.663405
wb_dma_de/always_15/stmt_1 0.626500 0.251496 -1.436412 0.352069 2.311826 2.741852 -0.220432 2.579802 1.104080 2.626154 -1.376171 2.188802 0.916399 -0.917211 -0.009806 -0.195774 0.573945 1.461268 0.938539 -3.346965
wb_dma/wire_ch7_csr -0.996794 0.929570 -2.456372 0.365898 0.097112 -0.155578 2.460985 1.504187 0.742659 0.828202 -4.022587 1.163498 1.121880 -1.199360 1.046095 -0.778817 2.379728 1.108773 -1.564660 -1.542421
wb_dma/input_wb0_ack_i -1.035688 -1.499462 -3.816128 -1.745209 -0.730346 -1.876295 -1.871335 2.413916 1.704192 -1.185581 -4.401095 3.815912 1.230094 -1.819017 0.631696 2.974141 0.424027 0.240014 3.539414 -0.503767
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.578621 -1.329117 0.833746 3.715712 -0.116256 2.277222 0.878802 -0.946095 1.598321 2.711864 -1.485565 -1.749088 -0.632293 -1.198666 -3.689059 -1.658793 0.466721 0.430753 0.225819 0.265094
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -0.423982 -0.252374 0.033440 2.818917 1.081638 2.890627 -1.111722 0.078632 1.819572 3.538287 -1.266837 -1.089486 -0.919970 0.121665 -2.741072 -2.483327 -3.637485 -1.941081 1.276645 -1.103604
wb_dma_ch_sel/assign_125_de_start -2.998004 2.767645 0.759294 1.639733 1.591205 2.608560 -1.701983 1.070823 0.401987 -0.998075 -1.794998 1.915277 -0.123012 0.589523 0.128737 -0.100262 1.927281 -3.316005 -1.524825 -3.481046
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 2.572043 -2.511015 3.342813 0.279243 1.331487 -1.141854 0.526448 -1.242797 0.303339 -0.849308 3.656521 -2.397035 -0.823553 -0.629309 -0.619579 -2.168119 -1.387194 -2.672762 0.638583 -0.899920
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma_ch_sel/input_dma_busy -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_inc30r 0.291726 -1.747641 -0.971337 1.247023 0.884762 -2.511776 4.395237 -2.547542 3.776664 1.011294 1.750291 -1.286462 3.210279 2.208067 -1.527107 -1.128845 0.588134 2.396058 -0.933783 -0.607659
wb_dma_ch_sel/always_45/case_1 -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_sel/assign_117_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -3.659040 -0.215279 -1.227254 0.302456 -0.190781 1.136002 -1.988247 3.235578 2.981075 1.006706 -0.218511 2.843546 -1.321658 -0.885387 1.483766 4.141500 0.704408 -1.155724 2.666853 0.923053
wb_dma/wire_ch3_adr0 -0.829375 -4.779179 0.355093 0.153051 -0.649420 -2.135387 3.047655 -1.885529 1.255971 -0.784144 3.411314 -1.694804 -0.040842 -0.244495 0.211902 0.011573 0.029743 -0.353500 1.183431 0.299633
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_de/always_6/if_1/if_1/cond 2.610053 1.963024 -0.488301 1.271128 2.552456 4.400102 -1.381581 1.314047 1.930235 2.296534 0.259377 -0.705688 0.719130 0.901885 -2.130730 0.613494 0.031635 1.439367 -0.714567 -4.113872
wb_dma/wire_mast1_pt_out 0.853516 -2.129894 0.290570 0.773391 1.002717 1.100110 -2.674215 -0.468264 -1.001032 0.215137 2.375581 -0.167385 -1.336123 0.397335 -1.896375 1.535913 -2.377766 -0.377724 2.459851 -0.191743
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_ch_sel/always_48 -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma_ch_sel/always_43 -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_ch_sel/always_42 3.213575 0.616320 -4.151411 1.257718 0.981551 -0.230896 1.681821 2.071642 1.633062 1.762472 -5.529124 -2.634411 1.051740 -0.679997 1.684333 -1.935716 -3.541076 -0.600207 -1.480878 -2.458878
wb_dma_ch_sel/always_40 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_ch_sel/always_47 -1.949043 -0.497227 0.655075 1.398908 1.077249 -0.302600 0.503967 -0.821459 3.327353 -0.423965 2.574828 -0.263748 1.618801 2.853475 0.407160 1.523895 1.551792 0.157229 -0.440304 -1.895250
wb_dma_ch_sel/always_46 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_ch_sel/always_45 -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_ch_sel/always_44 -3.423323 -3.889226 0.285540 -0.195461 -2.662094 -0.739757 2.508955 -0.724840 1.976289 -0.314176 1.788986 -1.076111 -1.635191 -1.703843 1.511801 -0.092536 -0.096526 -2.179907 1.419735 2.843230
wb_dma_ch_sel/assign_152_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_rf/input_ndnr -0.714554 -1.049145 -2.240196 0.385070 2.588866 0.833118 2.592130 1.310050 1.225965 3.018909 -1.093530 4.264329 1.389590 -1.643827 -1.389136 -0.726576 1.576815 3.149940 1.180620 -1.370347
wb_dma_de/always_4/if_1/stmt_1 -0.982542 -0.411102 0.229558 1.072100 2.550251 2.728154 -0.075705 2.275358 0.862592 2.944829 -0.652494 2.176157 0.355509 -0.509817 0.806644 -2.168324 0.459209 -0.703097 1.248128 -4.332755
wb_dma_ch_pri_enc/wire_pri4_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_ch_sel/assign_111_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_wb_slv/assign_2_pt_sel 4.277394 1.012304 -4.813920 1.553435 3.679942 -0.013636 0.433954 -1.657340 0.964366 0.922600 0.011567 -0.252962 -1.432507 0.251760 -6.636630 2.339318 -3.803732 -0.396197 -0.297847 0.974656
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -3.308700 1.257544 1.747674 2.126096 1.163226 2.133245 -0.546321 2.545337 2.545096 1.316787 -0.490828 1.576815 -0.032654 -0.006870 1.394336 1.469002 3.253993 0.104388 -1.153059 -2.192831
wb_dma_ch_sel/assign_144_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_de/input_pointer 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -2.403729 -2.156127 -3.422491 1.008001 0.030190 0.869461 -0.069803 2.809395 2.864338 1.558904 -1.767172 1.728555 -0.934497 -2.395657 -0.163502 4.067946 -0.307516 0.053149 2.726318 0.499832
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -2.956778 -2.182088 1.576770 -0.387209 -1.059192 -1.239206 -2.262075 3.227516 2.553853 -0.845491 -0.219042 1.201326 -0.556316 -1.304405 4.948720 1.820544 0.645332 -2.018809 2.840296 0.566855
wb_dma_ch_rf/input_wb_rf_adr 0.071720 3.733328 2.157321 2.049361 1.190900 -4.758068 -1.325313 2.077443 1.959250 3.001015 -1.680144 -1.733516 3.304372 0.391679 -2.313194 -0.510693 0.222474 -2.898165 4.246657 1.389914
wb_dma_ch_sel/input_pointer0 -1.499001 -2.136554 -0.607869 -0.644010 2.337276 -1.010022 2.183859 0.399363 0.651488 2.037414 1.476626 4.877929 1.456209 -0.581202 0.217147 -1.400615 0.879352 1.818241 2.436502 -0.202064
wb_dma_ch_sel/input_pointer1 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma_ch_sel/input_pointer2 -2.149054 -1.637017 -0.717801 -0.469603 -0.598181 -0.943497 -1.249204 1.120342 1.383577 0.773947 0.429994 1.612455 -0.386483 0.109745 1.709554 1.000341 -2.030782 -1.327100 3.213502 1.801785
wb_dma_ch_sel/input_pointer3 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma_de/reg_chunk_0 -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_sel/assign_151_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_sel/assign_138_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_sel/reg_am0 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma/assign_2_dma_req -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -2.333637 -2.263822 -0.649698 -0.154780 2.189755 -3.109788 3.455258 -1.371006 -2.098349 0.400843 2.237962 3.953251 -0.190559 0.304424 0.249958 -1.550846 0.059693 -0.624801 1.268268 0.139305
wb_dma_ch_rf/wire_ch_csr 0.505702 0.643948 -0.223922 1.087350 -0.646133 0.113863 3.070001 0.324948 1.664423 -0.472389 -3.922773 -1.832432 -0.179350 -2.534170 -0.624153 -2.772155 2.674420 -1.810917 -3.519147 -1.679413
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -2.298767 -1.354966 -0.409710 0.972926 -0.376532 -1.376929 0.682153 -0.563061 4.756371 0.878006 0.848968 -0.192061 1.505680 1.242846 0.690598 0.447755 -1.925256 0.099867 1.414292 3.194772
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_sel/assign_118_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_ch_rf/input_de_adr1_we -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_de/always_8/stmt_1/expr_1 -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -1.206842 -0.527415 3.244827 1.300887 0.065730 -3.962459 2.825475 2.004610 2.701786 2.298865 -1.433469 1.499737 -1.536086 -3.726859 -0.014033 -0.742195 2.017703 2.312680 -0.866039 4.726734
wb_dma_de/always_2/if_1/stmt_1 -3.423323 -3.889226 0.285540 -0.195461 -2.662094 -0.739757 2.508955 -0.724840 1.976289 -0.314176 1.788986 -1.076111 -1.635191 -1.703843 1.511801 -0.092536 -0.096526 -2.179907 1.419735 2.843230
wb_dma_de/assign_65_done/expr_1 0.330806 0.643781 -1.336923 0.684289 3.714319 0.868879 -0.413566 1.706484 -0.957031 1.017080 -1.326640 3.383316 0.347389 -0.191546 0.019207 -0.416565 -0.786064 -0.743387 0.527957 -3.635813
wb_dma_ch_sel/reg_de_start_r -3.524676 1.869944 1.097925 2.476546 1.668752 1.076549 -0.340758 1.936550 0.346106 0.856230 -2.217748 1.909303 -0.453143 0.388008 1.261892 -0.230246 2.401122 -1.703076 -1.579977 -3.355821
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_wb_mast/assign_1 -1.598441 0.730205 -2.725705 3.754411 2.375921 -1.734297 -2.328698 -1.289661 3.070564 0.858114 -2.953960 1.466608 2.878107 2.691374 -4.879382 2.157630 -3.156963 1.542567 1.490712 2.368064
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.222088 -3.418521 0.315452 -2.035208 1.874092 -2.199306 0.861742 0.875699 1.035439 -0.060956 0.801292 3.776614 2.899463 -1.569706 2.149437 -1.766762 -0.230454 2.036997 2.852839 -0.319180
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_rf/wire_pointer_s -0.300723 -2.344596 -0.124598 -0.735535 0.063429 -1.110711 -0.419983 -0.230791 0.214557 1.213973 3.578440 0.120943 0.031691 1.498558 0.637282 0.953414 -1.225844 2.292604 3.401458 1.457158
wb_dma_ch_sel/reg_ndnr -0.714554 -1.049145 -2.240196 0.385070 2.588866 0.833118 2.592130 1.310050 1.225965 3.018909 -1.093530 4.264329 1.389590 -1.643827 -1.389136 -0.726576 1.576815 3.149940 1.180620 -1.370347
wb_dma_ch_rf/assign_26_ch_adr1_dewe -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_ch_sel/reg_txsz -0.141785 2.789844 -0.761314 -0.997546 2.923424 1.559651 -0.896191 1.445809 -1.293293 1.538963 0.231779 5.169343 0.147500 0.469655 -0.489599 -0.492201 1.016479 0.243806 0.723291 -1.615400
wb_dma_rf/always_1/case_1/stmt_10 -1.223074 0.257036 1.989594 0.364959 0.498423 0.420970 -2.029235 0.127862 0.153274 3.509855 2.442567 1.391726 -0.888291 1.425071 -1.140298 -0.249675 -1.869479 0.900102 2.903950 2.078782
wb_dma_ch_pri_enc/inst_u28 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u29 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma/wire_de_adr1 0.452050 -1.002275 0.130416 -0.242141 1.660810 -0.077739 1.221667 -1.354280 0.719094 1.470266 2.791039 1.765567 1.351007 0.915473 -1.757141 -0.958098 0.028723 2.038888 1.119210 0.266948
wb_dma_ch_arb/always_2/block_1/case_1 -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma_de/always_18/stmt_1/expr_1 -2.598289 -2.054322 -0.593588 -0.057796 -2.352514 3.057831 -2.032329 -0.154988 2.016231 1.962737 0.762253 -0.776164 1.104962 0.314146 -1.855228 1.227298 2.996233 3.230887 3.912376 0.362123
wb_dma_ch_arb/always_1/if_1 -2.541641 -1.853533 -1.289065 1.813900 1.954156 -2.778226 5.051232 -0.534325 -0.487554 0.365704 -2.327558 3.283393 0.540683 -2.912328 -1.433720 -1.063589 1.825367 1.465588 -1.081064 1.289466
wb_dma_ch_pri_enc/inst_u20 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u21 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u22 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u23 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u24 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u25 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u26 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_pri_enc/inst_u27 -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma/wire_dma_busy 4.074547 -0.999919 3.706308 -2.217197 2.244721 0.715369 0.275580 2.184318 -0.725693 -0.087273 4.255854 0.531516 -2.092765 -2.707374 1.621897 -1.686321 1.420573 -2.722142 0.554005 -2.714082
wb_dma_ch_sel/reg_ack_o -1.901458 -1.338447 -0.767797 -0.568262 0.062809 -0.361357 -1.163301 3.666046 3.240416 -0.320315 -0.403334 2.407543 -0.588240 -2.128268 3.091367 3.531717 0.664673 -0.906737 2.318500 0.900412
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_rf/reg_csr_r -1.838628 -1.468730 0.422874 0.428839 0.262305 -0.459296 -1.985201 1.049732 -2.212119 -2.573666 -3.638454 0.182971 -0.321547 -1.463180 3.349373 -2.345545 -3.239352 -4.337021 1.217107 -1.806045
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.820141 -2.691492 0.732368 3.408431 0.071064 1.529431 1.645308 -0.112115 2.768030 1.787830 -1.377944 -2.907808 -0.893361 -0.976874 -0.825121 -2.768189 -1.003891 -2.990683 -0.012371 -3.036060
assert_wb_dma_ch_sel -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_rf/always_27/stmt_1/expr_1 -3.012844 0.912019 0.449209 2.443889 1.940053 -0.018320 -0.444000 3.035845 -0.589226 -0.151400 -4.076567 2.356463 -0.576516 -1.450265 2.220860 0.696129 2.030708 -1.494686 -1.400274 -3.137316
wb_dma_ch_sel/inst_ch2 -2.149054 -1.637017 -0.717801 -0.469603 -0.598181 -0.943497 -1.249204 1.120342 1.383577 0.773947 0.429994 1.612455 -0.386483 0.109745 1.709554 1.000341 -2.030782 -1.327100 3.213502 1.801785
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_ch_sel/assign_122_valid -1.688519 -1.060873 0.379052 1.585606 0.884661 2.116598 0.653264 2.305365 2.078214 1.984485 -1.799490 0.276120 -0.246588 -1.499937 1.329122 -1.839804 0.913459 -1.891795 0.397141 -3.724735
wb_dma_rf/wire_dma_abort -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_de/assign_67_dma_done_all/expr_1 0.626500 0.251496 -1.436412 0.352069 2.311826 2.741852 -0.220432 2.579802 1.104080 2.626154 -1.376171 2.188802 0.916399 -0.917211 -0.009806 -0.195774 0.573945 1.461268 0.938539 -3.346965
wb_dma_de/always_4/if_1/cond -0.605584 0.167329 0.298108 1.519880 3.473585 0.986611 -0.367810 0.906040 -1.012372 1.115332 -0.594495 2.178520 -0.156258 0.435279 0.233096 -2.148788 -1.128972 -2.555943 0.379856 -4.284317
wb_dma_de/always_3/if_1/if_1/stmt_1 0.277907 0.753074 -0.195788 1.900346 2.733279 -0.345898 1.747982 -2.101253 3.902122 1.439835 2.407991 0.500303 2.732961 3.204787 -2.840032 0.349612 0.223487 2.728750 -1.086682 -0.244862
wb_dma_wb_slv/always_3/stmt_1/expr_1 -2.273731 -0.212578 1.660292 1.543154 0.335223 -5.472116 3.088512 0.785101 0.553974 1.547576 -2.560969 2.194112 -1.645649 -2.442759 -0.217708 -1.401663 1.285115 1.074015 -0.873024 4.367875
wb_dma_ch_sel/assign_156_req_p0 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
assert_wb_dma_ch_arb/input_advance -0.949345 -1.522599 0.249253 3.540808 2.049730 2.420026 1.364660 -0.827616 1.613331 3.217093 -0.673702 -1.057999 -0.015608 0.097436 -3.050621 -3.223809 -1.242402 -0.748075 0.246105 -3.241193
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -2.375468 -3.066962 0.924247 1.656920 -1.305269 0.234303 -0.103946 0.293839 2.189005 0.239640 0.112137 -2.163065 -1.146466 -0.937517 0.769832 -0.005590 -0.765255 -2.469225 1.564138 -0.158752
wb_dma_ch_rf/reg_ch_tot_sz_r 2.770919 3.203422 0.834853 -1.622743 2.400475 4.600132 -1.118648 1.994267 1.181619 2.415009 2.299806 2.585886 0.667176 0.348724 -0.880934 -0.654240 2.700156 2.012386 -0.204509 -3.222411
wb_dma_ch_rf/wire_ch_adr0 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_ch_rf/wire_ch_adr1 -2.612785 0.841974 2.305369 -0.017079 0.402056 1.914649 -1.112660 -1.252325 -0.090319 3.283170 2.554597 3.295651 0.618536 1.010655 -2.661684 -1.915445 0.483344 1.674396 2.286675 2.664259
wb_dma/wire_ch0_adr0 -2.111954 -2.664760 -0.793765 0.968580 -2.875489 -0.708715 0.547136 0.947298 5.514708 1.528731 -1.620194 -3.063859 0.117954 -0.655429 1.675653 -0.860541 -2.191354 -2.273849 2.214759 1.536157
wb_dma/wire_ch0_adr1 -2.555752 -1.221900 1.748207 2.029237 -0.388947 2.330323 -1.192598 -1.085743 0.695134 2.186343 1.684420 -1.004243 -0.244410 0.732377 -2.346164 -0.357804 0.624225 1.138498 1.713457 0.745999
wb_dma_ch_pri_enc/wire_pri24_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma/input_dma_rest_i 2.046633 -3.081218 -1.165391 -1.388599 1.064706 -2.370086 0.224457 0.659536 3.347402 -1.823902 1.849428 -0.232347 1.312112 -0.468190 1.871720 1.405163 -1.052522 -0.483515 2.258762 -0.146725
wb_dma_inc30r/assign_1_out 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_ch_sel/assign_133_req_p0 -2.055734 -1.158897 1.216463 1.863000 0.548686 2.585922 2.702045 0.501772 -2.241086 3.306318 -1.661892 0.579379 -1.213811 -3.533437 -1.690509 -3.726327 3.040289 1.324655 -0.012957 -0.655280
wb_dma_ch_rf/always_23 -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_inc30r/reg_out_r -0.576715 1.407928 -0.363636 1.125873 1.779797 0.668702 1.822389 -2.023357 4.494407 1.509280 2.574504 0.262582 2.348681 3.585943 -0.298830 -0.461838 -0.261693 1.240228 -1.517784 1.236573
wb_dma/wire_pointer2 -2.149054 -1.637017 -0.717801 -0.469603 -0.598181 -0.943497 -1.249204 1.120342 1.383577 0.773947 0.429994 1.612455 -0.386483 0.109745 1.709554 1.000341 -2.030782 -1.327100 3.213502 1.801785
wb_dma/wire_pointer3 0.010374 -4.065526 -1.002100 -1.337749 0.460014 -1.824208 0.238205 2.039262 1.151110 -0.662247 0.080978 1.638513 0.873310 -1.861754 3.409554 0.887513 -0.751948 0.110095 3.125313 -0.702460
wb_dma/wire_pointer0 -1.499001 -2.136554 -0.607869 -0.644010 2.337276 -1.010022 2.183859 0.399363 0.651488 2.037414 1.476626 4.877929 1.456209 -0.581202 0.217147 -1.400615 0.879352 1.818241 2.436502 -0.202064
wb_dma/wire_pointer1 -1.949476 -2.936937 -1.155486 0.328670 1.914935 -0.234707 0.703004 1.754623 1.134166 1.558981 0.262833 3.221822 0.255001 -1.119342 1.258836 0.164295 -0.344654 -0.240799 3.041308 -1.474853
wb_dma/wire_mast0_err -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_rf/always_26 -3.495826 1.074642 1.924587 3.438607 2.307064 -1.733131 -1.078777 2.543927 -1.655724 0.391631 -2.661039 2.225644 -1.298339 0.394834 2.970200 1.997274 0.500236 -0.256933 -1.908626 -1.360064
wb_dma_de/always_23/block_1/case_1/block_5 2.867234 0.643292 -1.728297 -3.169825 0.187728 -1.596199 2.450545 0.058644 1.472264 -0.093335 -0.927629 3.439001 1.976683 1.668878 1.429381 -2.615091 -1.496427 -0.621121 -2.481986 -4.795212
wb_dma_ch_sel/assign_144_req_p0/expr_1 -3.273049 -0.616124 1.229243 2.601185 0.363367 2.678675 0.127478 1.571104 1.116537 2.507558 -2.404683 0.345162 -0.692836 -1.711076 -0.272819 -2.163865 1.642815 -1.207001 0.334130 -2.210967
wb_dma_ch_rf/wire_ch_am0_we 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma_ch_rf/always_25 -2.369972 -0.019069 2.766977 1.801922 0.977259 -1.054860 -0.225130 -1.130821 1.859656 0.176966 3.751531 -0.164679 0.533619 3.893095 1.203883 1.466079 0.245597 0.028643 -1.018540 -0.564174
wb_dma/wire_dma_rest 2.046633 -3.081218 -1.165391 -1.388599 1.064706 -2.370086 0.224457 0.659536 3.347402 -1.823902 1.849428 -0.232347 1.312112 -0.468190 1.871720 1.405163 -1.052522 -0.483515 2.258762 -0.146725
wb_dma_wb_mast/input_mast_adr -1.373623 -1.721928 0.096439 2.693513 -0.223173 1.831852 0.734288 -1.825771 2.255562 2.503065 0.759419 -2.330411 0.811604 0.453363 -3.772965 -0.252843 0.149021 2.478348 1.018368 0.916813
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.058244 -4.457401 -1.502466 -0.378364 0.210985 -2.273955 3.718398 0.494003 0.054900 0.981748 1.557099 2.134475 -0.484981 -0.998363 2.419270 -0.274128 0.693412 -0.407625 2.464655 -0.464420
wb_dma_ch_sel/always_44/case_1 -3.423323 -3.889226 0.285540 -0.195461 -2.662094 -0.739757 2.508955 -0.724840 1.976289 -0.314176 1.788986 -1.076111 -1.635191 -1.703843 1.511801 -0.092536 -0.096526 -2.179907 1.419735 2.843230
wb_dma/wire_ch0_am0 0.706757 -1.521556 -0.823980 0.362837 -1.675666 0.346713 -0.156059 -0.191498 4.236326 2.107196 0.197899 -3.516748 1.486706 1.814016 0.143342 -1.500976 -2.109837 -0.372870 1.830885 -1.163448
wb_dma/wire_ch0_am1 -1.949043 -0.497227 0.655075 1.398908 1.077249 -0.302600 0.503967 -0.821459 3.327353 -0.423965 2.574828 -0.263748 1.618801 2.853475 0.407160 1.523895 1.551792 0.157229 -0.440304 -1.895250
wb_dma_ch_rf/always_19/if_1 1.501059 0.695470 1.077116 0.070177 1.123023 2.377607 -1.806726 0.743922 0.667911 1.332365 2.190737 -1.235196 0.309697 2.021868 0.840916 -0.323914 -0.730205 -0.471766 0.410900 -3.171570
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -1.448799 -3.704481 0.192350 0.134189 -3.088841 -1.249399 2.602044 -0.310376 3.283159 0.278479 0.404188 -3.619808 -0.255178 -0.394915 2.546310 -1.774089 -0.581769 -2.362011 0.549562 -0.248074
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -0.241399 -1.145163 0.597169 -1.516252 -2.423151 -1.594338 -1.925722 -0.024244 -0.822188 1.469788 -5.860027 0.905128 3.699271 0.506166 1.945076 -7.544837 -0.039967 0.220246 2.183465 -2.648679
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.277765 -2.671573 -1.969073 -1.673130 -2.700992 1.521393 -1.378217 0.252078 3.417233 0.872473 0.748302 -0.432210 1.262259 0.060088 -0.778025 1.653406 2.317603 1.989596 4.396183 -0.022795
wb_dma_de/always_3/if_1 -1.696882 0.541382 0.942644 2.227741 1.653015 1.198248 0.503447 -2.211425 2.995914 1.569450 2.583112 0.493455 2.250126 2.530252 -3.605047 0.617094 1.976494 3.081718 -0.338585 0.521444
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/assign_16_ch_adr1_we -2.384252 -0.633396 1.927112 0.916438 0.915106 1.854152 -0.519053 -1.383863 -0.271291 2.254263 2.584037 2.145196 0.647923 0.523157 -2.913644 -1.017768 1.983025 2.561631 1.813677 1.236507
wb_dma_wb_if/wire_wbm_data_o 2.045999 -2.452513 0.871572 0.150205 -0.424510 0.678463 0.826143 -2.892455 3.627237 1.482396 5.015233 -3.390502 -0.856271 1.152654 -3.716224 -0.869038 -1.510411 -0.804901 1.355483 2.069821
wb_dma_ch_pri_enc/wire_pri_out_tmp -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_ch_sel/always_2/stmt_1/expr_1 -1.392996 -2.054263 -0.198158 3.080212 3.033696 2.061268 2.014032 -0.005175 1.152112 3.323749 -0.602373 1.044610 0.378686 -0.719117 -2.465360 -2.750129 0.076848 0.233867 0.791211 -3.689587
wb_dma_ch_sel/always_48/case_1/stmt_1 -1.818380 -2.382787 -0.520370 1.839869 1.696537 -1.490023 5.403752 0.700497 2.049099 1.384064 -1.383102 2.495011 0.986879 -3.749407 -0.829220 -0.046016 2.732356 3.186859 -1.323119 1.474608
wb_dma_ch_sel/always_48/case_1/stmt_2 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
assert_wb_dma_ch_arb/input_grant0 -0.949345 -1.522599 0.249253 3.540808 2.049730 2.420026 1.364660 -0.827616 1.613331 3.217093 -0.673702 -1.057999 -0.015608 0.097436 -3.050621 -3.223809 -1.242402 -0.748075 0.246105 -3.241193
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_pri_enc/wire_pri18_out -0.891451 -1.772459 -0.937340 0.221678 2.945802 -1.472870 -0.055431 0.631045 -1.065310 -0.118849 0.695586 3.305039 -0.097930 0.193927 1.055735 0.020409 -1.932366 -1.887761 2.144869 -1.869985
wb_dma_de/assign_6_adr0_cnt_next 1.600633 -1.249184 0.785448 -0.664368 -0.013753 0.126580 1.361542 -1.728202 1.496097 0.463755 3.702412 -1.762432 0.880035 3.481030 1.513256 -1.384075 -0.800216 -0.267690 -1.189622 -3.175660
wb_dma_ch_rf/reg_ch_err -3.086768 -2.201768 -0.739320 2.183044 1.808695 -1.311831 1.826411 0.523324 0.040037 0.540299 -2.289806 2.268361 -0.597399 -1.620100 0.072366 -1.526144 -0.522124 -2.488353 0.853065 -1.526713
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.791546 -3.026653 -0.538953 1.118500 3.064349 0.677013 1.304366 0.646311 0.698894 1.961903 1.500237 2.167775 0.542076 -0.369843 -0.231314 -0.754661 -0.154644 0.321062 2.234771 -3.266424
wb_dma_wb_slv/input_wb_addr_i -1.299021 1.741385 -0.083213 2.488285 -1.329681 -1.525428 -2.197856 -0.519000 1.426409 0.401424 -2.562963 -0.046242 -3.962818 0.495771 -1.765102 -0.229593 -6.337090 -6.609297 -1.245587 4.754498
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.561698 -0.715354 -0.248992 0.467789 2.190994 -1.186890 -0.903317 -1.144733 -1.003528 -0.526829 1.961648 0.569240 -0.024722 2.127876 -0.305840 -0.067851 -3.130083 -1.904756 1.186193 -1.252058
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 0.626500 0.251496 -1.436412 0.352069 2.311826 2.741852 -0.220432 2.579802 1.104080 2.626154 -1.376171 2.188802 0.916399 -0.917211 -0.009806 -0.195774 0.573945 1.461268 0.938539 -3.346965
