git clone --depth 1 --no-tags https://github.com/epcole85/EP_SDR.git f:/verilog_sva_gh_scraper/data/full_repos/489838680
git clone --depth 1 --no-tags https://github.com/tristankthomas/rpn-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/491377833
git clone --depth 1 --no-tags https://github.com/lootr5858/cpu_v0.git f:/verilog_sva_gh_scraper/data/full_repos/491566280
git clone --depth 1 --no-tags https://github.com/Chi-Hsin-Wu/subtrator.git f:/verilog_sva_gh_scraper/data/full_repos/491623596
git clone --depth 1 --no-tags https://github.com/shabu19/ec-228-computer-architecture-and-organization.git f:/verilog_sva_gh_scraper/data/full_repos/490455382
git clone --depth 1 --no-tags https://github.com/VladDushka/Final_Project_ECE520.git f:/verilog_sva_gh_scraper/data/full_repos/492377171
git clone --depth 1 --no-tags https://github.com/FelipeOrdonezruiz/Proyecto-Frogger-grupo14.git f:/verilog_sva_gh_scraper/data/full_repos/492202681
git clone --depth 1 --no-tags https://github.com/shanyangS/Design-for-test-of-IPcore-s349-based-on-IEEE-P1500.git f:/verilog_sva_gh_scraper/data/full_repos/490972788
git clone --depth 1 --no-tags https://github.com/3ab3at/Digital-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/492604545
git clone --depth 1 --no-tags https://github.com/handsomeboy777/LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/492671277
git clone --depth 1 --no-tags https://github.com/zshell31/fpga_playground.git f:/verilog_sva_gh_scraper/data/full_repos/493102035
git clone --depth 1 --no-tags https://github.com/juan230500/embebidos_proyecto_2.git f:/verilog_sva_gh_scraper/data/full_repos/490936627
git clone --depth 1 --no-tags https://github.com/computerarch/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/488259932
git clone --depth 1 --no-tags https://github.com/Dhruv-Mahajan1/Digital-Locker.git f:/verilog_sva_gh_scraper/data/full_repos/488385641
git clone --depth 1 --no-tags https://github.com/kripanshukumar/Verilog-Operators.git f:/verilog_sva_gh_scraper/data/full_repos/489067877
git clone --depth 1 --no-tags https://github.com/bedantanath33/Verilog_Project.git f:/verilog_sva_gh_scraper/data/full_repos/489249852
git clone --depth 1 --no-tags https://github.com/hsiangchengfun/2020_University-College_IC_Design_Contest.git f:/verilog_sva_gh_scraper/data/full_repos/489420989
git clone --depth 1 --no-tags https://github.com/Jason-Blanda/Lab-9.git f:/verilog_sva_gh_scraper/data/full_repos/489106205
git clone --depth 1 --no-tags https://github.com/royerio/Proyecto-de-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/487966587
git clone --depth 1 --no-tags https://github.com/afshan-ahamad/CPU_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/492581806
git clone --depth 1 --no-tags https://github.com/ZiyangYE/Verilog_Print.git f:/verilog_sva_gh_scraper/data/full_repos/491340191
git clone --depth 1 --no-tags https://github.com/Crimmycakes69/EEE4120-Yoday-Project.git f:/verilog_sva_gh_scraper/data/full_repos/492007370
git clone --depth 1 --no-tags https://github.com/mousaq92/Workflow.git f:/verilog_sva_gh_scraper/data/full_repos/492045452
git clone --depth 1 --no-tags https://github.com/Oxtin/PiplineCPU_with_Cache.git f:/verilog_sva_gh_scraper/data/full_repos/493317628
git clone --depth 1 --no-tags https://github.com/G1Y2Z3/HW4.git f:/verilog_sva_gh_scraper/data/full_repos/488845580
git clone --depth 1 --no-tags https://github.com/Manthan-tech/google.hdltest.git f:/verilog_sva_gh_scraper/data/full_repos/490353569
git clone --depth 1 --no-tags https://github.com/alexblue0329/BCDto7segmentdisplay.git f:/verilog_sva_gh_scraper/data/full_repos/488992140
git clone --depth 1 --no-tags https://github.com/artmedia1/Modeling-Implementation-and-Validation.git f:/verilog_sva_gh_scraper/data/full_repos/488012716
git clone --depth 1 --no-tags https://github.com/erickserr125/eight_bit_microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/489138070
git clone --depth 1 --no-tags https://github.com/9898817/valid-ready.git f:/verilog_sva_gh_scraper/data/full_repos/489219969
git clone --depth 1 --no-tags https://github.com/Bio-HO/simple-UART_TX.git f:/verilog_sva_gh_scraper/data/full_repos/488405111
git clone --depth 1 --no-tags https://github.com/akilan2001/wireless.git f:/verilog_sva_gh_scraper/data/full_repos/489994827
git clone --depth 1 --no-tags https://github.com/jesmanhtc/top_Ej_Decoder_3_to_8.git f:/verilog_sva_gh_scraper/data/full_repos/489988805
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/zcu104_demo.git f:/verilog_sva_gh_scraper/data/full_repos/490064130
git clone --depth 1 --no-tags https://github.com/zzz-x/MIPS_31.git f:/verilog_sva_gh_scraper/data/full_repos/487753187
git clone --depth 1 --no-tags https://github.com/sinhoshow/pbl_sd_prob2.git f:/verilog_sva_gh_scraper/data/full_repos/487849146
git clone --depth 1 --no-tags https://github.com/shbz1998/Digital-Filtering-3LVL.git f:/verilog_sva_gh_scraper/data/full_repos/488025741
git clone --depth 1 --no-tags https://github.com/tanersarptonay/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/492898500
git clone --depth 1 --no-tags https://github.com/pooria021/ece520-finalproject-trafficgenerator.git f:/verilog_sva_gh_scraper/data/full_repos/493030811
git clone --depth 1 --no-tags https://github.com/TejaUpanishad/ADLD-CODES.git f:/verilog_sva_gh_scraper/data/full_repos/493160864
git clone --depth 1 --no-tags https://github.com/DesSlayer/0520HW.git f:/verilog_sva_gh_scraper/data/full_repos/493499524
git clone --depth 1 --no-tags https://github.com/YanYuTu/Pseudo_Random_Pattern_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/494152207
git clone --depth 1 --no-tags https://github.com/blablabla888/778899011.git f:/verilog_sva_gh_scraper/data/full_repos/493966895
git clone --depth 1 --no-tags https://github.com/artmedia1/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/488011279
git clone --depth 1 --no-tags https://github.com/shbz1998/Register-File-Model.git f:/verilog_sva_gh_scraper/data/full_repos/488024546
git clone --depth 1 --no-tags https://github.com/frankie55688/FFFFFF.git f:/verilog_sva_gh_scraper/data/full_repos/489101846
git clone --depth 1 --no-tags https://github.com/splash5/cusb_logiana.git f:/verilog_sva_gh_scraper/data/full_repos/489306513
git clone --depth 1 --no-tags https://github.com/shunfan-shao/ECE411-MP4.git f:/verilog_sva_gh_scraper/data/full_repos/489054591
git clone --depth 1 --no-tags https://github.com/Vasu-Eranki/EE271-Project-.git f:/verilog_sva_gh_scraper/data/full_repos/489179300
git clone --depth 1 --no-tags https://github.com/QuaATran/processor.git f:/verilog_sva_gh_scraper/data/full_repos/488815434
git clone --depth 1 --no-tags https://github.com/DesSlayer/0506HW.git f:/verilog_sva_gh_scraper/data/full_repos/488914049
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/reloadflow.git f:/verilog_sva_gh_scraper/data/full_repos/494083258
git clone --depth 1 --no-tags https://github.com/mmac-pro/sc-processor.git f:/verilog_sva_gh_scraper/data/full_repos/494220551
git clone --depth 1 --no-tags https://github.com/lnestor/ckttools.git f:/verilog_sva_gh_scraper/data/full_repos/493647657
git clone --depth 1 --no-tags https://github.com/Madhur-katyayn/FNN_v1.1.git f:/verilog_sva_gh_scraper/data/full_repos/490316079
git clone --depth 1 --no-tags https://github.com/StrikerLeecy126/48Tap_8Folded_FIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/492379763
git clone --depth 1 --no-tags https://github.com/York-Chen-Di-Lee/Instruction-Pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/492120501
git clone --depth 1 --no-tags https://github.com/charrich97/CNN.git f:/verilog_sva_gh_scraper/data/full_repos/491932047
git clone --depth 1 --no-tags https://github.com/unforgiven512/c5e_dev_golden_top.git f:/verilog_sva_gh_scraper/data/full_repos/492515122
git clone --depth 1 --no-tags https://github.com/ruwinda-nanayakkara/16bit_multiplexer_verliog.git f:/verilog_sva_gh_scraper/data/full_repos/492189998
git clone --depth 1 --no-tags https://github.com/Ahmed0100/arrays_merge_ip_soc.git f:/verilog_sva_gh_scraper/data/full_repos/492404124
git clone --depth 1 --no-tags https://github.com/s1410932002/-_HW5.git f:/verilog_sva_gh_scraper/data/full_repos/493272989
git clone --depth 1 --no-tags https://github.com/behcetmuhammed/FBU-RTL-Tasarim-projesi.git f:/verilog_sva_gh_scraper/data/full_repos/492944722
git clone --depth 1 --no-tags https://github.com/ad153153/LegV8.git f:/verilog_sva_gh_scraper/data/full_repos/493836209
git clone --depth 1 --no-tags https://github.com/arvillion/pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/493112627
git clone --depth 1 --no-tags https://github.com/funkycochise/AlphaMission.git f:/verilog_sva_gh_scraper/data/full_repos/489576714
git clone --depth 1 --no-tags https://github.com/yousefosama654/Randomizer-PRBS.git f:/verilog_sva_gh_scraper/data/full_repos/489572561
git clone --depth 1 --no-tags https://github.com/RicardoNid/Chainsaw2.git f:/verilog_sva_gh_scraper/data/full_repos/490704769
git clone --depth 1 --no-tags https://github.com/skippynose2/CalculatorVhdl.git f:/verilog_sva_gh_scraper/data/full_repos/488987609
git clone --depth 1 --no-tags https://github.com/cuesta22/Lab-8.git f:/verilog_sva_gh_scraper/data/full_repos/487714048
git clone --depth 1 --no-tags https://github.com/jodansweenman/ECE-544-Project-3.git f:/verilog_sva_gh_scraper/data/full_repos/491306514
git clone --depth 1 --no-tags https://github.com/CatincaO/ac-baggage_drop.git f:/verilog_sva_gh_scraper/data/full_repos/491145102
git clone --depth 1 --no-tags https://github.com/ljt1998/ljtysyx.git f:/verilog_sva_gh_scraper/data/full_repos/487817032
git clone --depth 1 --no-tags https://github.com/Chi-Yung/Chi-Yung.git f:/verilog_sva_gh_scraper/data/full_repos/490325242
git clone --depth 1 --no-tags https://github.com/fahim1703061/Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/489745548
git clone --depth 1 --no-tags https://github.com/dylankird/pwm-module-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/489736505
git clone --depth 1 --no-tags https://github.com/hunson89123/DLDP_Homework5.git f:/verilog_sva_gh_scraper/data/full_repos/492378898
git clone --depth 1 --no-tags https://github.com/Ahmed0100/ps2_mouse_interface_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/492420730
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/AgreementUnit.git f:/verilog_sva_gh_scraper/data/full_repos/493176999
git clone --depth 1 --no-tags https://github.com/cccza/Digital-Logic-Design-Practice_-hw5.git f:/verilog_sva_gh_scraper/data/full_repos/494098961
git clone --depth 1 --no-tags https://github.com/delfinoariel/CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/494235676
git clone --depth 1 --no-tags https://github.com/SahaDipto/ECE251_8BITCOMPUTER_DIPTO.git f:/verilog_sva_gh_scraper/data/full_repos/491934675
git clone --depth 1 --no-tags https://github.com/sanjueli/VSD-FPGA-Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/492130971
git clone --depth 1 --no-tags https://github.com/YinChian/Normal_HW3.git f:/verilog_sva_gh_scraper/data/full_repos/487842003
git clone --depth 1 --no-tags https://github.com/BuzzingTaz/IPA-Course-Project-S22.git f:/verilog_sva_gh_scraper/data/full_repos/491044463
git clone --depth 1 --no-tags https://github.com/rutvi1998/Exponential-and-Logarithmic-units.git f:/verilog_sva_gh_scraper/data/full_repos/491151566
git clone --depth 1 --no-tags https://github.com/freeelectron-ro/shoot-through-detector.git f:/verilog_sva_gh_scraper/data/full_repos/487988540
git clone --depth 1 --no-tags https://github.com/shbz1998/ROM.git f:/verilog_sva_gh_scraper/data/full_repos/488025188
git clone --depth 1 --no-tags https://github.com/deepan19/Hardware-Accelerated-Video-Compression-using-DCT.git f:/verilog_sva_gh_scraper/data/full_repos/489071204
git clone --depth 1 --no-tags https://github.com/qqo60710/hw4.git f:/verilog_sva_gh_scraper/data/full_repos/489575427
git clone --depth 1 --no-tags https://github.com/ZZcc217/Robitic_Education.git f:/verilog_sva_gh_scraper/data/full_repos/489577433
git clone --depth 1 --no-tags https://github.com/Gozzman/Locker.git f:/verilog_sva_gh_scraper/data/full_repos/488490114
git clone --depth 1 --no-tags https://github.com/jayhusemi/Open-Source-Network-on-Chip-Router-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/488374861
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/Final_project.git f:/verilog_sva_gh_scraper/data/full_repos/488806702
git clone --depth 1 --no-tags https://github.com/danzel-crazy/2022-computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/489593469
git clone --depth 1 --no-tags https://github.com/nroy2/posit-project.git f:/verilog_sva_gh_scraper/data/full_repos/493345340
git clone --depth 1 --no-tags https://github.com/frank355325/homework3.git f:/verilog_sva_gh_scraper/data/full_repos/494043722
git clone --depth 1 --no-tags https://github.com/smk7758/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/493456275
git clone --depth 1 --no-tags https://github.com/visionvlsi/Verification_Training.git f:/verilog_sva_gh_scraper/data/full_repos/493996909
git clone --depth 1 --no-tags https://github.com/uf123/hw4.git f:/verilog_sva_gh_scraper/data/full_repos/494062455
