
isr_9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000334  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004cc  080004cc  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004cc  080004cc  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  080004cc  080004cc  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004cc  080004cc  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004cc  080004cc  000014cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004d0  080004d0  000014d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080004d4  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  080004d8  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080004d8  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000195f  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000658  00000000  00000000  00003993  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001f8  00000000  00000000  00003ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000165  00000000  00000000  000041e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013f53  00000000  00000000  0000434d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000022db  00000000  00000000  000182a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080b34  00000000  00000000  0001a57b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009b0af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000624  00000000  00000000  0009b0f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0009b718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080004b4 	.word	0x080004b4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	080004b4 	.word	0x080004b4

080001d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
 80001de:	4603      	mov	r3, r0
 80001e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	db0b      	blt.n	8000202 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001ea:	79fb      	ldrb	r3, [r7, #7]
 80001ec:	f003 021f 	and.w	r2, r3, #31
 80001f0:	4907      	ldr	r1, [pc, #28]	@ (8000210 <__NVIC_EnableIRQ+0x38>)
 80001f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f6:	095b      	lsrs	r3, r3, #5
 80001f8:	2001      	movs	r0, #1
 80001fa:	fa00 f202 	lsl.w	r2, r0, r2
 80001fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000202:	bf00      	nop
 8000204:	370c      	adds	r7, #12
 8000206:	46bd      	mov	sp, r7
 8000208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020c:	4770      	bx	lr
 800020e:	bf00      	nop
 8000210:	e000e100 	.word	0xe000e100

08000214 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000214:	b480      	push	{r7}
 8000216:	b083      	sub	sp, #12
 8000218:	af00      	add	r7, sp, #0
 800021a:	4603      	mov	r3, r0
 800021c:	6039      	str	r1, [r7, #0]
 800021e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000224:	2b00      	cmp	r3, #0
 8000226:	db0a      	blt.n	800023e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000228:	683b      	ldr	r3, [r7, #0]
 800022a:	b2da      	uxtb	r2, r3
 800022c:	490c      	ldr	r1, [pc, #48]	@ (8000260 <__NVIC_SetPriority+0x4c>)
 800022e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000232:	0112      	lsls	r2, r2, #4
 8000234:	b2d2      	uxtb	r2, r2
 8000236:	440b      	add	r3, r1
 8000238:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800023c:	e00a      	b.n	8000254 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800023e:	683b      	ldr	r3, [r7, #0]
 8000240:	b2da      	uxtb	r2, r3
 8000242:	4908      	ldr	r1, [pc, #32]	@ (8000264 <__NVIC_SetPriority+0x50>)
 8000244:	79fb      	ldrb	r3, [r7, #7]
 8000246:	f003 030f 	and.w	r3, r3, #15
 800024a:	3b04      	subs	r3, #4
 800024c:	0112      	lsls	r2, r2, #4
 800024e:	b2d2      	uxtb	r2, r2
 8000250:	440b      	add	r3, r1
 8000252:	761a      	strb	r2, [r3, #24]
}
 8000254:	bf00      	nop
 8000256:	370c      	adds	r7, #12
 8000258:	46bd      	mov	sp, r7
 800025a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025e:	4770      	bx	lr
 8000260:	e000e100 	.word	0xe000e100
 8000264:	e000ed00 	.word	0xe000ed00

08000268 <main>:
void LED_Toggle(uint8_t led1_count, uint8_t led2_count);
void delay_ms(uint32_t ms);

volatile uint8_t press_count = 0;  // Tracks button presses

int main(void) {
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
    GPIO_Config();
 800026c:	f000 f804 	bl	8000278 <GPIO_Config>
    EXTI_Config();
 8000270:	f000 f852 	bl	8000318 <EXTI_Config>

    while (1) {
 8000274:	bf00      	nop
 8000276:	e7fd      	b.n	8000274 <main+0xc>

08000278 <GPIO_Config>:
        // Main loop does nothing, work is done in ISR
    }
}

void GPIO_Config(void) {
 8000278:	b480      	push	{r7}
 800027a:	af00      	add	r7, sp, #0
    // Enable clock for GPIOA (LEDs) and GPIOC (Button)
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOCEN;
 800027c:	4b23      	ldr	r3, [pc, #140]	@ (800030c <GPIO_Config+0x94>)
 800027e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000280:	4a22      	ldr	r2, [pc, #136]	@ (800030c <GPIO_Config+0x94>)
 8000282:	f043 0305 	orr.w	r3, r3, #5
 8000286:	6313      	str	r3, [r2, #48]	@ 0x30

    // Configure PA5 as output (LED1)
    GPIOA->MODER |= (1 << (5 * 2));  // Output mode
 8000288:	4b21      	ldr	r3, [pc, #132]	@ (8000310 <GPIO_Config+0x98>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	4a20      	ldr	r2, [pc, #128]	@ (8000310 <GPIO_Config+0x98>)
 800028e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000292:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~(1 << 5);  // Push-pull
 8000294:	4b1e      	ldr	r3, [pc, #120]	@ (8000310 <GPIO_Config+0x98>)
 8000296:	685b      	ldr	r3, [r3, #4]
 8000298:	4a1d      	ldr	r2, [pc, #116]	@ (8000310 <GPIO_Config+0x98>)
 800029a:	f023 0320 	bic.w	r3, r3, #32
 800029e:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR |= (3 << (5 * 2));  // High speed
 80002a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000310 <GPIO_Config+0x98>)
 80002a2:	689b      	ldr	r3, [r3, #8]
 80002a4:	4a1a      	ldr	r2, [pc, #104]	@ (8000310 <GPIO_Config+0x98>)
 80002a6:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 80002aa:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR &= ~(3 << (5 * 2));  // No pull-up/pull-down
 80002ac:	4b18      	ldr	r3, [pc, #96]	@ (8000310 <GPIO_Config+0x98>)
 80002ae:	68db      	ldr	r3, [r3, #12]
 80002b0:	4a17      	ldr	r2, [pc, #92]	@ (8000310 <GPIO_Config+0x98>)
 80002b2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80002b6:	60d3      	str	r3, [r2, #12]

    // Configure PA7 as output (LED2)
    GPIOA->MODER |= (1 << (7 * 2));  // Output mode
 80002b8:	4b15      	ldr	r3, [pc, #84]	@ (8000310 <GPIO_Config+0x98>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a14      	ldr	r2, [pc, #80]	@ (8000310 <GPIO_Config+0x98>)
 80002be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80002c2:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~(1 << 7);  // Push-pull
 80002c4:	4b12      	ldr	r3, [pc, #72]	@ (8000310 <GPIO_Config+0x98>)
 80002c6:	685b      	ldr	r3, [r3, #4]
 80002c8:	4a11      	ldr	r2, [pc, #68]	@ (8000310 <GPIO_Config+0x98>)
 80002ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80002ce:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR |= (3 << (7 * 2));  // High speed
 80002d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000310 <GPIO_Config+0x98>)
 80002d2:	689b      	ldr	r3, [r3, #8]
 80002d4:	4a0e      	ldr	r2, [pc, #56]	@ (8000310 <GPIO_Config+0x98>)
 80002d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80002da:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR &= ~(3 << (7 * 2));  // No pull-up/pull-down
 80002dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000310 <GPIO_Config+0x98>)
 80002de:	68db      	ldr	r3, [r3, #12]
 80002e0:	4a0b      	ldr	r2, [pc, #44]	@ (8000310 <GPIO_Config+0x98>)
 80002e2:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80002e6:	60d3      	str	r3, [r2, #12]

    // Configure PC13 as input (Onboard Button)
    GPIOC->MODER &= ~(3 << (13 * 2));  // Input mode
 80002e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000314 <GPIO_Config+0x9c>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	4a09      	ldr	r2, [pc, #36]	@ (8000314 <GPIO_Config+0x9c>)
 80002ee:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80002f2:	6013      	str	r3, [r2, #0]
    GPIOC->PUPDR |= (1 << (13 * 2));   // Enable pull-up resistor
 80002f4:	4b07      	ldr	r3, [pc, #28]	@ (8000314 <GPIO_Config+0x9c>)
 80002f6:	68db      	ldr	r3, [r3, #12]
 80002f8:	4a06      	ldr	r2, [pc, #24]	@ (8000314 <GPIO_Config+0x9c>)
 80002fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80002fe:	60d3      	str	r3, [r2, #12]
}
 8000300:	bf00      	nop
 8000302:	46bd      	mov	sp, r7
 8000304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000308:	4770      	bx	lr
 800030a:	bf00      	nop
 800030c:	40023800 	.word	0x40023800
 8000310:	40020000 	.word	0x40020000
 8000314:	40020800 	.word	0x40020800

08000318 <EXTI_Config>:

void EXTI_Config(void) {
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
    // Enable SYSCFG Clock (Required for External Interrupts)
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800031c:	4b10      	ldr	r3, [pc, #64]	@ (8000360 <EXTI_Config+0x48>)
 800031e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000320:	4a0f      	ldr	r2, [pc, #60]	@ (8000360 <EXTI_Config+0x48>)
 8000322:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000326:	6453      	str	r3, [r2, #68]	@ 0x44

    // Configure EXTI13 (PC13) for falling edge trigger
    SYSCFG->EXTICR[3] |= SYSCFG_EXTICR4_EXTI13_PC;  // Select PC13 for EXTI13
 8000328:	4b0e      	ldr	r3, [pc, #56]	@ (8000364 <EXTI_Config+0x4c>)
 800032a:	695b      	ldr	r3, [r3, #20]
 800032c:	4a0d      	ldr	r2, [pc, #52]	@ (8000364 <EXTI_Config+0x4c>)
 800032e:	f043 0320 	orr.w	r3, r3, #32
 8000332:	6153      	str	r3, [r2, #20]
    EXTI->IMR |= EXTI_IMR_IM13;  // Enable interrupt for line 13
 8000334:	4b0c      	ldr	r3, [pc, #48]	@ (8000368 <EXTI_Config+0x50>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	4a0b      	ldr	r2, [pc, #44]	@ (8000368 <EXTI_Config+0x50>)
 800033a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800033e:	6013      	str	r3, [r2, #0]
    EXTI->FTSR |= EXTI_FTSR_TR13;  // Trigger on falling edge
 8000340:	4b09      	ldr	r3, [pc, #36]	@ (8000368 <EXTI_Config+0x50>)
 8000342:	68db      	ldr	r3, [r3, #12]
 8000344:	4a08      	ldr	r2, [pc, #32]	@ (8000368 <EXTI_Config+0x50>)
 8000346:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800034a:	60d3      	str	r3, [r2, #12]

    // Enable EXTI13 interrupt in NVIC
    NVIC_EnableIRQ(EXTI15_10_IRQn);
 800034c:	2028      	movs	r0, #40	@ 0x28
 800034e:	f7ff ff43 	bl	80001d8 <__NVIC_EnableIRQ>
    NVIC_SetPriority(EXTI15_10_IRQn, 2);  // Set priority
 8000352:	2102      	movs	r1, #2
 8000354:	2028      	movs	r0, #40	@ 0x28
 8000356:	f7ff ff5d 	bl	8000214 <__NVIC_SetPriority>
}
 800035a:	bf00      	nop
 800035c:	bd80      	pop	{r7, pc}
 800035e:	bf00      	nop
 8000360:	40023800 	.word	0x40023800
 8000364:	40013800 	.word	0x40013800
 8000368:	40013c00 	.word	0x40013c00

0800036c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000370:	bf00      	nop
 8000372:	e7fd      	b.n	8000370 <NMI_Handler+0x4>

08000374 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000378:	bf00      	nop
 800037a:	e7fd      	b.n	8000378 <HardFault_Handler+0x4>

0800037c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000380:	bf00      	nop
 8000382:	e7fd      	b.n	8000380 <MemManage_Handler+0x4>

08000384 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000388:	bf00      	nop
 800038a:	e7fd      	b.n	8000388 <BusFault_Handler+0x4>

0800038c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000390:	bf00      	nop
 8000392:	e7fd      	b.n	8000390 <UsageFault_Handler+0x4>

08000394 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000398:	bf00      	nop
 800039a:	46bd      	mov	sp, r7
 800039c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a0:	4770      	bx	lr

080003a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003a2:	b480      	push	{r7}
 80003a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003a6:	bf00      	nop
 80003a8:	46bd      	mov	sp, r7
 80003aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ae:	4770      	bx	lr

080003b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003b4:	bf00      	nop
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr

080003be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003be:	b580      	push	{r7, lr}
 80003c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003c2:	f000 f83f 	bl	8000444 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003c6:	bf00      	nop
 80003c8:	bd80      	pop	{r7, pc}
	...

080003cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003d0:	4b06      	ldr	r3, [pc, #24]	@ (80003ec <SystemInit+0x20>)
 80003d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003d6:	4a05      	ldr	r2, [pc, #20]	@ (80003ec <SystemInit+0x20>)
 80003d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003e0:	bf00      	nop
 80003e2:	46bd      	mov	sp, r7
 80003e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e8:	4770      	bx	lr
 80003ea:	bf00      	nop
 80003ec:	e000ed00 	.word	0xe000ed00

080003f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80003f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000428 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80003f4:	f7ff ffea 	bl	80003cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80003f8:	480c      	ldr	r0, [pc, #48]	@ (800042c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80003fa:	490d      	ldr	r1, [pc, #52]	@ (8000430 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80003fc:	4a0d      	ldr	r2, [pc, #52]	@ (8000434 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80003fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000400:	e002      	b.n	8000408 <LoopCopyDataInit>

08000402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000406:	3304      	adds	r3, #4

08000408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800040a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800040c:	d3f9      	bcc.n	8000402 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800040e:	4a0a      	ldr	r2, [pc, #40]	@ (8000438 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000410:	4c0a      	ldr	r4, [pc, #40]	@ (800043c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000414:	e001      	b.n	800041a <LoopFillZerobss>

08000416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000418:	3204      	adds	r2, #4

0800041a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800041a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800041c:	d3fb      	bcc.n	8000416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800041e:	f000 f825 	bl	800046c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000422:	f7ff ff21 	bl	8000268 <main>
  bx  lr    
 8000426:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000428:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800042c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000430:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000434:	080004d4 	.word	0x080004d4
  ldr r2, =_sbss
 8000438:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800043c:	20000024 	.word	0x20000024

08000440 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000440:	e7fe      	b.n	8000440 <ADC_IRQHandler>
	...

08000444 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000448:	4b06      	ldr	r3, [pc, #24]	@ (8000464 <HAL_IncTick+0x20>)
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	461a      	mov	r2, r3
 800044e:	4b06      	ldr	r3, [pc, #24]	@ (8000468 <HAL_IncTick+0x24>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	4413      	add	r3, r2
 8000454:	4a04      	ldr	r2, [pc, #16]	@ (8000468 <HAL_IncTick+0x24>)
 8000456:	6013      	str	r3, [r2, #0]
}
 8000458:	bf00      	nop
 800045a:	46bd      	mov	sp, r7
 800045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000460:	4770      	bx	lr
 8000462:	bf00      	nop
 8000464:	20000000 	.word	0x20000000
 8000468:	20000020 	.word	0x20000020

0800046c <__libc_init_array>:
 800046c:	b570      	push	{r4, r5, r6, lr}
 800046e:	4d0d      	ldr	r5, [pc, #52]	@ (80004a4 <__libc_init_array+0x38>)
 8000470:	4c0d      	ldr	r4, [pc, #52]	@ (80004a8 <__libc_init_array+0x3c>)
 8000472:	1b64      	subs	r4, r4, r5
 8000474:	10a4      	asrs	r4, r4, #2
 8000476:	2600      	movs	r6, #0
 8000478:	42a6      	cmp	r6, r4
 800047a:	d109      	bne.n	8000490 <__libc_init_array+0x24>
 800047c:	4d0b      	ldr	r5, [pc, #44]	@ (80004ac <__libc_init_array+0x40>)
 800047e:	4c0c      	ldr	r4, [pc, #48]	@ (80004b0 <__libc_init_array+0x44>)
 8000480:	f000 f818 	bl	80004b4 <_init>
 8000484:	1b64      	subs	r4, r4, r5
 8000486:	10a4      	asrs	r4, r4, #2
 8000488:	2600      	movs	r6, #0
 800048a:	42a6      	cmp	r6, r4
 800048c:	d105      	bne.n	800049a <__libc_init_array+0x2e>
 800048e:	bd70      	pop	{r4, r5, r6, pc}
 8000490:	f855 3b04 	ldr.w	r3, [r5], #4
 8000494:	4798      	blx	r3
 8000496:	3601      	adds	r6, #1
 8000498:	e7ee      	b.n	8000478 <__libc_init_array+0xc>
 800049a:	f855 3b04 	ldr.w	r3, [r5], #4
 800049e:	4798      	blx	r3
 80004a0:	3601      	adds	r6, #1
 80004a2:	e7f2      	b.n	800048a <__libc_init_array+0x1e>
 80004a4:	080004cc 	.word	0x080004cc
 80004a8:	080004cc 	.word	0x080004cc
 80004ac:	080004cc 	.word	0x080004cc
 80004b0:	080004d0 	.word	0x080004d0

080004b4 <_init>:
 80004b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004b6:	bf00      	nop
 80004b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ba:	bc08      	pop	{r3}
 80004bc:	469e      	mov	lr, r3
 80004be:	4770      	bx	lr

080004c0 <_fini>:
 80004c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004c2:	bf00      	nop
 80004c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004c6:	bc08      	pop	{r3}
 80004c8:	469e      	mov	lr, r3
 80004ca:	4770      	bx	lr
