[2021-09-09 09:54:46,891]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-09 09:54:46,891]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:54:47,155]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; ".

Peak memory: 14626816 bytes

[2021-09-09 09:54:47,155]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:54:47,278]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34643968 bytes

[2021-09-09 09:54:47,279]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-09 09:54:47,280]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:54:47,304]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 7421952 bytes

[2021-09-09 09:54:47,304]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-09 11:50:38,407]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-09 11:50:38,407]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:50:38,672]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; ".

Peak memory: 14172160 bytes

[2021-09-09 11:50:38,673]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:50:38,820]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34459648 bytes

[2021-09-09 11:50:38,821]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-09 11:50:38,821]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:50:40,600]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :46
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 15597568 bytes

[2021-09-09 11:50:40,600]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-09 13:20:51,896]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-09 13:20:51,897]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:20:52,156]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; ".

Peak memory: 14082048 bytes

[2021-09-09 13:20:52,157]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:20:52,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 35041280 bytes

[2021-09-09 13:20:52,330]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-09 13:20:52,330]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:20:54,105]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :46
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 15560704 bytes

[2021-09-09 13:20:54,105]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-09 15:03:05,774]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-09 15:03:05,774]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:03:05,775]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:03:05,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34631680 bytes

[2021-09-09 15:03:05,908]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-09 15:03:05,908]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:03:07,862]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 15474688 bytes

[2021-09-09 15:03:07,863]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-09 15:32:10,425]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-09 15:32:10,425]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:32:10,425]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:32:10,597]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34840576 bytes

[2021-09-09 15:32:10,598]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-09 15:32:10,598]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:32:12,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 15482880 bytes

[2021-09-09 15:32:12,557]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-09 16:10:12,987]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-09 16:10:12,987]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:10:12,987]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:10:13,120]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34983936 bytes

[2021-09-09 16:10:13,121]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-09 16:10:13,121]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:10:15,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 15601664 bytes

[2021-09-09 16:10:15,127]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-09 16:44:55,344]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-09 16:44:55,344]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:44:55,345]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:44:55,527]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34697216 bytes

[2021-09-09 16:44:55,528]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-09 16:44:55,528]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:44:57,638]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 15589376 bytes

[2021-09-09 16:44:57,639]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-09 17:21:18,726]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-09 17:21:18,730]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:21:18,731]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:21:18,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34455552 bytes

[2021-09-09 17:21:18,899]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-09 17:21:18,900]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:21:20,860]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 15683584 bytes

[2021-09-09 17:21:20,861]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-13 23:27:05,231]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-13 23:27:05,232]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:27:05,232]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:27:05,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34160640 bytes

[2021-09-13 23:27:05,358]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-13 23:27:05,358]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:27:07,136]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :52
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 12664832 bytes

[2021-09-13 23:27:07,136]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-13 23:41:46,798]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-13 23:41:46,798]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:46,798]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:46,962]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34254848 bytes

[2021-09-13 23:41:46,963]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-13 23:41:46,964]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:46,989]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 6918144 bytes

[2021-09-13 23:41:46,990]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-14 08:56:38,306]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-14 08:56:38,306]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:56:38,307]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:56:38,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34369536 bytes

[2021-09-14 08:56:38,430]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-14 08:56:38,430]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:56:40,139]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 15564800 bytes

[2021-09-14 08:56:40,140]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-14 09:20:44,987]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-14 09:20:44,987]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:44,988]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:45,158]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34238464 bytes

[2021-09-14 09:20:45,159]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-14 09:20:45,160]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:45,184]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 7110656 bytes

[2021-09-14 09:20:45,185]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-15 15:30:42,025]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-15 15:30:42,025]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:30:42,026]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:30:42,136]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34140160 bytes

[2021-09-15 15:30:42,137]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-15 15:30:42,137]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:30:43,766]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 14585856 bytes

[2021-09-15 15:30:43,766]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-15 15:54:10,923]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-15 15:54:10,923]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:10,923]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:11,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34103296 bytes

[2021-09-15 15:54:11,033]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-15 15:54:11,033]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:11,062]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 6586368 bytes

[2021-09-15 15:54:11,063]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-18 14:01:12,122]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-18 14:01:12,123]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:01:12,123]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:01:12,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34074624 bytes

[2021-09-18 14:01:12,240]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-18 14:01:12,240]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:01:13,894]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 12529664 bytes

[2021-09-18 14:01:13,895]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-18 16:25:49,191]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-18 16:25:49,191]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:49,191]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:49,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34127872 bytes

[2021-09-18 16:25:49,349]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-18 16:25:49,349]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:51,020]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11841536 bytes

[2021-09-18 16:25:51,021]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-22 08:57:21,955]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-22 08:57:21,955]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:21,956]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:22,115]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34353152 bytes

[2021-09-22 08:57:22,116]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-22 08:57:22,116]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:22,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11501568 bytes

[2021-09-22 08:57:22,922]mapper_test.py:220:[INFO]: area: 46 level: 4
[2021-09-22 11:24:33,401]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-22 11:24:33,401]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:24:33,401]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:24:33,562]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34213888 bytes

[2021-09-22 11:24:33,564]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-22 11:24:33,564]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:24:35,181]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 12042240 bytes

[2021-09-22 11:24:35,181]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-23 16:43:19,725]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-23 16:43:19,725]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:43:19,725]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:43:19,889]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34541568 bytes

[2021-09-23 16:43:19,891]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-23 16:43:19,891]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:43:21,470]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
balancing!
	current map manager:
		current min nodes:122
		current min depth:6
rewriting!
	current map manager:
		current min nodes:122
		current min depth:6
balancing!
	current map manager:
		current min nodes:122
		current min depth:6
rewriting!
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11710464 bytes

[2021-09-23 16:43:21,471]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-23 17:06:33,790]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-23 17:06:33,791]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:06:33,791]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:06:33,903]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34418688 bytes

[2021-09-23 17:06:33,905]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-23 17:06:33,905]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:06:35,518]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
balancing!
	current map manager:
		current min nodes:122
		current min depth:6
rewriting!
	current map manager:
		current min nodes:122
		current min depth:6
balancing!
	current map manager:
		current min nodes:122
		current min depth:6
rewriting!
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 12091392 bytes

[2021-09-23 17:06:35,519]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-23 18:07:57,875]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-23 18:07:57,876]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:57,876]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:57,988]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34217984 bytes

[2021-09-23 18:07:57,989]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-23 18:07:57,990]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:59,612]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
balancing!
	current map manager:
		current min nodes:122
		current min depth:6
rewriting!
	current map manager:
		current min nodes:122
		current min depth:6
balancing!
	current map manager:
		current min nodes:122
		current min depth:6
rewriting!
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11640832 bytes

[2021-09-23 18:07:59,613]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-27 16:35:07,541]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-27 16:35:07,542]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:35:07,542]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:35:07,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34279424 bytes

[2021-09-27 16:35:07,712]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-27 16:35:07,712]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:35:09,365]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
balancing!
	current map manager:
		current min nodes:122
		current min depth:6
rewriting!
	current map manager:
		current min nodes:122
		current min depth:6
balancing!
	current map manager:
		current min nodes:122
		current min depth:6
rewriting!
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11902976 bytes

[2021-09-27 16:35:09,366]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-27 17:41:53,784]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-27 17:41:53,784]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:53,785]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:53,896]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34320384 bytes

[2021-09-27 17:41:53,898]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-27 17:41:53,898]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:55,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
balancing!
	current map manager:
		current min nodes:122
		current min depth:6
rewriting!
	current map manager:
		current min nodes:122
		current min depth:6
balancing!
	current map manager:
		current min nodes:122
		current min depth:6
rewriting!
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11927552 bytes

[2021-09-27 17:41:55,484]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-28 02:08:09,577]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-28 02:08:09,577]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:08:09,578]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:08:09,688]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34172928 bytes

[2021-09-28 02:08:09,689]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-28 02:08:09,689]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:08:11,351]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11833344 bytes

[2021-09-28 02:08:11,352]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-28 16:47:41,974]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-28 16:47:41,975]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:47:41,975]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:47:42,143]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34287616 bytes

[2021-09-28 16:47:42,144]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-28 16:47:42,144]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:47:43,819]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 12042240 bytes

[2021-09-28 16:47:43,820]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-09-28 17:26:42,869]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-09-28 17:26:42,869]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:26:42,870]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:26:42,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34308096 bytes

[2021-09-28 17:26:42,985]mapper_test.py:156:[INFO]: area: 43 level: 3
[2021-09-28 17:26:42,985]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:26:44,629]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 12386304 bytes

[2021-09-28 17:26:44,630]mapper_test.py:220:[INFO]: area: 46 level: 3
[2021-10-09 10:41:19,071]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-09 10:41:19,072]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:19,072]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:19,237]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34226176 bytes

[2021-10-09 10:41:19,239]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-09 10:41:19,239]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:19,282]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 6815744 bytes

[2021-10-09 10:41:19,282]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-09 11:23:54,100]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-09 11:23:54,101]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:54,101]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:54,264]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34459648 bytes

[2021-10-09 11:23:54,265]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-09 11:23:54,265]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:54,310]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 6893568 bytes

[2021-10-09 11:23:54,310]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-09 16:31:41,056]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-09 16:31:41,057]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:41,057]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:41,227]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34258944 bytes

[2021-10-09 16:31:41,228]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-09 16:31:41,228]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:42,072]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11087872 bytes

[2021-10-09 16:31:42,072]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-09 16:48:49,203]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-09 16:48:49,204]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:49,204]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:49,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34508800 bytes

[2021-10-09 16:48:49,381]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-09 16:48:49,381]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:50,214]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11169792 bytes

[2021-10-09 16:48:50,215]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-12 10:57:51,904]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-12 10:57:51,905]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:57:51,905]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:57:52,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34078720 bytes

[2021-10-12 10:57:52,026]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-12 10:57:52,026]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:57:53,721]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11493376 bytes

[2021-10-12 10:57:53,721]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-12 11:18:04,076]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-12 11:18:04,077]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:04,077]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:04,195]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34324480 bytes

[2021-10-12 11:18:04,197]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-12 11:18:04,197]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:04,259]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 6557696 bytes

[2021-10-12 11:18:04,260]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-12 13:33:19,839]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-12 13:33:19,840]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:33:19,840]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:33:19,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34316288 bytes

[2021-10-12 13:33:19,956]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-12 13:33:19,957]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:33:21,748]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11542528 bytes

[2021-10-12 13:33:21,749]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-12 15:04:00,024]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-12 15:04:00,025]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:04:00,025]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:04:00,194]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34414592 bytes

[2021-10-12 15:04:00,195]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-12 15:04:00,195]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:04:01,881]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11141120 bytes

[2021-10-12 15:04:01,881]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-12 18:48:52,659]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-12 18:48:52,659]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:48:52,660]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:48:52,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34492416 bytes

[2021-10-12 18:48:52,831]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-12 18:48:52,831]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:48:54,494]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11309056 bytes

[2021-10-12 18:48:54,495]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-18 11:42:21,358]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-18 11:42:21,358]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:42:21,359]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:42:21,479]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34140160 bytes

[2021-10-18 11:42:21,480]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-18 11:42:21,480]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:42:23,138]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11317248 bytes

[2021-10-18 11:42:23,139]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-18 12:03:50,870]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-18 12:03:50,871]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:50,871]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:50,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34160640 bytes

[2021-10-18 12:03:50,992]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-18 12:03:50,992]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:51,013]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 5873664 bytes

[2021-10-18 12:03:51,013]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-19 14:11:48,014]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-19 14:11:48,015]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:48,015]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:48,130]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34361344 bytes

[2021-10-19 14:11:48,132]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-19 14:11:48,132]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:48,153]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 6082560 bytes

[2021-10-19 14:11:48,153]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-22 13:33:01,902]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-22 13:33:01,902]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:01,902]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:02,057]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34582528 bytes

[2021-10-22 13:33:02,058]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-22 13:33:02,059]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:02,121]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 8880128 bytes

[2021-10-22 13:33:02,122]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-22 13:53:54,950]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-22 13:53:54,950]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:54,950]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:55,068]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34246656 bytes

[2021-10-22 13:53:55,069]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-22 13:53:55,070]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:55,124]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 8814592 bytes

[2021-10-22 13:53:55,124]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-22 14:02:08,762]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-22 14:02:08,762]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:08,762]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:08,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34193408 bytes

[2021-10-22 14:02:08,882]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-22 14:02:08,883]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:08,912]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 6189056 bytes

[2021-10-22 14:02:08,913]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-22 14:05:29,806]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-22 14:05:29,806]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:29,807]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:29,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34095104 bytes

[2021-10-22 14:05:29,924]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-22 14:05:29,924]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:29,946]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 6021120 bytes

[2021-10-22 14:05:29,946]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-23 13:32:00,889]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-23 13:32:00,890]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:32:00,890]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:32:01,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34521088 bytes

[2021-10-23 13:32:01,050]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-23 13:32:01,051]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:32:02,690]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :97
		klut.num_gates():54
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11538432 bytes

[2021-10-23 13:32:02,691]mapper_test.py:224:[INFO]: area: 54 level: 3
[2021-10-24 17:43:33,289]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-24 17:43:33,289]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:43:33,290]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:43:33,404]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34349056 bytes

[2021-10-24 17:43:33,406]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-24 17:43:33,406]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:43:35,096]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11550720 bytes

[2021-10-24 17:43:35,097]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-24 18:04:00,405]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-24 18:04:00,406]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:04:00,406]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:04:00,525]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34181120 bytes

[2021-10-24 18:04:00,527]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-24 18:04:00,527]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:04:02,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
	current map manager:
		current min nodes:122
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11407360 bytes

[2021-10-24 18:04:02,218]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-26 10:25:21,050]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-26 10:25:21,050]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:21,050]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:21,166]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34189312 bytes

[2021-10-26 10:25:21,168]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-26 10:25:21,168]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:21,189]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	current map manager:
		current min nodes:122
		current min depth:8
	Report mapping result:
		klut_size()     :92
		klut.num_gates():49
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 5996544 bytes

[2021-10-26 10:25:21,190]mapper_test.py:224:[INFO]: area: 49 level: 3
[2021-10-26 11:01:44,067]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-26 11:01:44,067]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:01:44,067]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:01:44,186]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34246656 bytes

[2021-10-26 11:01:44,187]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-26 11:01:44,188]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:01:45,893]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	Report mapping result:
		klut_size()     :92
		klut.num_gates():49
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11112448 bytes

[2021-10-26 11:01:45,894]mapper_test.py:224:[INFO]: area: 49 level: 3
[2021-10-26 11:22:40,510]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-26 11:22:40,510]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:22:40,510]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:22:40,627]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34234368 bytes

[2021-10-26 11:22:40,628]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-26 11:22:40,629]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:22:42,273]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	Report mapping result:
		klut_size()     :96
		klut.num_gates():53
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11198464 bytes

[2021-10-26 11:22:42,273]mapper_test.py:224:[INFO]: area: 53 level: 3
[2021-10-26 12:20:45,631]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-26 12:20:45,631]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:20:45,631]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:20:45,748]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34152448 bytes

[2021-10-26 12:20:45,750]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-26 12:20:45,750]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:20:47,413]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 11186176 bytes

[2021-10-26 12:20:47,414]mapper_test.py:224:[INFO]: area: 46 level: 3
[2021-10-26 14:12:52,327]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-26 14:12:52,328]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:52,328]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:52,445]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 33988608 bytes

[2021-10-26 14:12:52,446]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-26 14:12:52,446]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:52,475]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	Report mapping result:
		klut_size()     :92
		klut.num_gates():49
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 5853184 bytes

[2021-10-26 14:12:52,476]mapper_test.py:224:[INFO]: area: 49 level: 3
[2021-10-29 16:09:57,267]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-10-29 16:09:57,267]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:57,267]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:57,389]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34336768 bytes

[2021-10-29 16:09:57,390]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-10-29 16:09:57,390]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:57,415]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	Report mapping result:
		klut_size()     :107
		klut.num_gates():64
		max delay       :4
		max area        :61
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :19
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
Peak memory: 5758976 bytes

[2021-10-29 16:09:57,416]mapper_test.py:224:[INFO]: area: 64 level: 4
[2021-11-03 09:51:35,209]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-03 09:51:35,209]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:35,210]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:35,323]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34418688 bytes

[2021-11-03 09:51:35,324]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-03 09:51:35,325]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:35,348]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	Report mapping result:
		klut_size()     :107
		klut.num_gates():64
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :19
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig_output.v
	Peak memory: 6033408 bytes

[2021-11-03 09:51:35,349]mapper_test.py:226:[INFO]: area: 64 level: 3
[2021-11-03 10:03:43,649]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-03 10:03:43,650]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:43,650]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:43,818]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34316288 bytes

[2021-11-03 10:03:43,820]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-03 10:03:43,820]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:43,850]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	Report mapping result:
		klut_size()     :107
		klut.num_gates():64
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :19
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig_output.v
	Peak memory: 5984256 bytes

[2021-11-03 10:03:43,851]mapper_test.py:226:[INFO]: area: 64 level: 3
[2021-11-03 13:43:43,098]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-03 13:43:43,099]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:43,099]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:43,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34344960 bytes

[2021-11-03 13:43:43,216]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-03 13:43:43,217]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:43,241]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	Report mapping result:
		klut_size()     :107
		klut.num_gates():64
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :19
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig_output.v
	Peak memory: 6025216 bytes

[2021-11-03 13:43:43,241]mapper_test.py:226:[INFO]: area: 64 level: 3
[2021-11-03 13:49:58,861]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-03 13:49:58,861]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:58,862]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:58,979]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34263040 bytes

[2021-11-03 13:49:58,980]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-03 13:49:58,980]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:59,004]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	Report mapping result:
		klut_size()     :107
		klut.num_gates():64
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :19
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig_output.v
	Peak memory: 5844992 bytes

[2021-11-03 13:49:59,005]mapper_test.py:226:[INFO]: area: 64 level: 3
[2021-11-04 15:56:52,916]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-04 15:56:52,917]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:52,917]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:53,080]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34336768 bytes

[2021-11-04 15:56:53,081]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-04 15:56:53,081]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:53,112]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	Report mapping result:
		klut_size()     :91
		klut.num_gates():48
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :23
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig_output.v
	Peak memory: 6082560 bytes

[2021-11-04 15:56:53,113]mapper_test.py:226:[INFO]: area: 48 level: 3
[2021-11-16 12:28:00,936]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-16 12:28:00,936]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:00,936]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:01,054]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34250752 bytes

[2021-11-16 12:28:01,056]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-16 12:28:01,056]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:01,087]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
Mapping time: 0.001924 secs
	Report mapping result:
		klut_size()     :91
		klut.num_gates():48
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 6012928 bytes

[2021-11-16 12:28:01,088]mapper_test.py:228:[INFO]: area: 48 level: 3
[2021-11-16 14:16:57,517]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-16 14:16:57,517]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:57,517]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:57,634]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34238464 bytes

[2021-11-16 14:16:57,635]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-16 14:16:57,635]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:57,667]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
Mapping time: 0.001914 secs
	Report mapping result:
		klut_size()     :91
		klut.num_gates():48
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 5976064 bytes

[2021-11-16 14:16:57,668]mapper_test.py:228:[INFO]: area: 48 level: 3
[2021-11-16 14:23:17,744]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-16 14:23:17,745]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:17,745]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:17,905]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34258944 bytes

[2021-11-16 14:23:17,907]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-16 14:23:17,907]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:17,926]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
Mapping time: 0.001472 secs
	Report mapping result:
		klut_size()     :91
		klut.num_gates():48
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 5976064 bytes

[2021-11-16 14:23:17,927]mapper_test.py:228:[INFO]: area: 48 level: 3
[2021-11-17 16:35:57,656]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-17 16:35:57,657]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:57,657]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:57,820]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34455552 bytes

[2021-11-17 16:35:57,821]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-17 16:35:57,821]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:57,847]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
Mapping time: 0.001439 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 6086656 bytes

[2021-11-17 16:35:57,848]mapper_test.py:228:[INFO]: area: 46 level: 3
[2021-11-18 10:18:29,799]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-18 10:18:29,800]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:29,800]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:29,964]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34217984 bytes

[2021-11-18 10:18:29,965]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-18 10:18:29,966]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:29,993]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
Mapping time: 0.003492 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 6037504 bytes

[2021-11-18 10:18:29,994]mapper_test.py:228:[INFO]: area: 46 level: 3
[2021-11-23 16:11:20,421]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-23 16:11:20,422]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:20,422]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:20,544]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34213888 bytes

[2021-11-23 16:11:20,545]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-23 16:11:20,545]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:20,580]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
Mapping time: 0.005216 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 6021120 bytes

[2021-11-23 16:11:20,580]mapper_test.py:228:[INFO]: area: 46 level: 3
[2021-11-23 16:42:18,600]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-23 16:42:18,600]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:18,600]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:18,763]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34078720 bytes

[2021-11-23 16:42:18,765]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-23 16:42:18,765]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:18,794]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
Mapping time: 0.003563 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 6070272 bytes

[2021-11-23 16:42:18,795]mapper_test.py:228:[INFO]: area: 46 level: 3
[2021-11-24 11:38:42,691]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-24 11:38:42,691]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:42,691]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:42,806]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34172928 bytes

[2021-11-24 11:38:42,808]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-24 11:38:42,808]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:42,828]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
Mapping time: 0.000105 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 5767168 bytes

[2021-11-24 11:38:42,828]mapper_test.py:228:[INFO]: area: 46 level: 3
[2021-11-24 12:01:57,032]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-24 12:01:57,032]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:57,033]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:57,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34357248 bytes

[2021-11-24 12:01:57,147]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-24 12:01:57,148]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:57,177]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
Mapping time: 0.000161 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 6025216 bytes

[2021-11-24 12:01:57,178]mapper_test.py:228:[INFO]: area: 46 level: 3
[2021-11-24 12:05:37,567]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-24 12:05:37,567]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:37,567]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:37,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34074624 bytes

[2021-11-24 12:05:37,684]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-24 12:05:37,684]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:37,704]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
Mapping time: 0.001287 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 5926912 bytes

[2021-11-24 12:05:37,705]mapper_test.py:228:[INFO]: area: 46 level: 3
[2021-11-24 12:11:18,319]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-24 12:11:18,320]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:18,320]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:18,436]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34140160 bytes

[2021-11-24 12:11:18,437]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-24 12:11:18,437]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:18,455]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00058 secs
	Report mapping result:
		klut_size()     :83
		klut.num_gates():40
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-24 12:11:18,456]mapper_test.py:228:[INFO]: area: 40 level: 4
[2021-11-24 12:57:36,089]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-24 12:57:36,089]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:36,089]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:36,209]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34119680 bytes

[2021-11-24 12:57:36,210]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-24 12:57:36,210]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:36,238]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
Mapping time: 0.001263 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 5967872 bytes

[2021-11-24 12:57:36,239]mapper_test.py:228:[INFO]: area: 46 level: 3
[2021-11-24 13:08:56,268]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-24 13:08:56,268]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:56,268]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:56,435]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34238464 bytes

[2021-11-24 13:08:56,436]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-24 13:08:56,436]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:58,094]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
Mapping time: 0.00125 secs
Mapping time: 0.001437 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 10895360 bytes

[2021-11-24 13:08:58,094]mapper_test.py:228:[INFO]: area: 46 level: 3
[2021-11-24 13:31:59,891]mapper_test.py:79:[INFO]: run case "b9_comb"
[2021-11-24 13:31:59,892]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:59,892]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:32:00,054]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      80.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      43.0.  Edge =      137.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      41.0.  Edge =      142.  Cut =      269.  T =     0.00 sec
P:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      136.  Cut =      269.  T =     0.00 sec
F:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
E:  Del =    3.00.  Ar =      40.0.  Edge =      137.  Cut =      242.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      219.  T =     0.00 sec
A:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      39.0.  Edge =      129.  Cut =      222.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %
Peak memory: 34144256 bytes

[2021-11-24 13:32:00,056]mapper_test.py:160:[INFO]: area: 43 level: 3
[2021-11-24 13:32:00,056]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:32:01,749]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
Mapping time: 0.0001 secs
Mapping time: 0.000113 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():46
		max delay       :3
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v
	Peak memory: 10866688 bytes

[2021-11-24 13:32:01,750]mapper_test.py:228:[INFO]: area: 46 level: 3
