==39396== Cachegrind, a cache and branch-prediction profiler
==39396== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39396== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39396== Command: ./sift .
==39396== 
--39396-- warning: L3 cache found, using its data for the LL simulation.
--39396-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39396-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39396== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39396== (see section Limitations in user manual)
==39396== NOTE: further instances of this message will not be shown
==39396== 
==39396== I   refs:      3,167,698,658
==39396== I1  misses:            1,822
==39396== LLi misses:            1,817
==39396== I1  miss rate:          0.00%
==39396== LLi miss rate:          0.00%
==39396== 
==39396== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39396== D1  misses:        4,935,388  (  2,880,753 rd   +   2,054,635 wr)
==39396== LLd misses:        4,459,909  (  2,489,706 rd   +   1,970,203 wr)
==39396== D1  miss rate:           0.5% (        0.4%     +         0.7%  )
==39396== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39396== 
==39396== LL refs:           4,937,210  (  2,882,575 rd   +   2,054,635 wr)
==39396== LL misses:         4,461,726  (  2,491,523 rd   +   1,970,203 wr)
==39396== LL miss rate:            0.1% (        0.1%     +         0.7%  )
