--
--	Conversion of UD3_QFN.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Jan 13 15:59:04 2026
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_18980 : bit;
SIGNAL tmpOE__GD2A_net_0 : bit;
SIGNAL Net_16504 : bit;
SIGNAL tmpFB_0__GD2A_net_0 : bit;
SIGNAL tmpIO_0__GD2A_net_0 : bit;
TERMINAL tmpSIOVREF__GD2A_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__GD2A_net_0 : bit;
SIGNAL nZCDp : bit;
SIGNAL ZCD_pulse : bit;
SIGNAL Net_16497 : bit;
SIGNAL PWMen : bit;
SIGNAL EnableA : bit;
SIGNAL Net_4423 : bit;
SIGNAL tmpOE__therm2_net_0 : bit;
SIGNAL tmpFB_0__therm2_net_0 : bit;
TERMINAL Net_12144 : bit;
SIGNAL tmpIO_0__therm2_net_0 : bit;
TERMINAL tmpSIOVREF__therm2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__therm2_net_0 : bit;
SIGNAL Net_5502 : bit;
SIGNAL Net_13140 : bit;
SIGNAL Net_12147 : bit;
SIGNAL Net_13196 : bit;
SIGNAL Net_13198 : bit;
SIGNAL Net_13297 : bit;
SIGNAL cydff_11 : bit;
SIGNAL cydff_11R : bit;
SIGNAL Net_16264 : bit;
SIGNAL cydff_11S : bit;
SIGNAL Net_5508 : bit;
SIGNAL Net_13080 : bit;
SIGNAL interrupter : bit;
SIGNAL Net_13092 : bit;
SIGNAL Net_11879 : bit;
SIGNAL Net_11908 : bit;
SIGNAL Net_12148 : bit;
SIGNAL Net_16488 : bit;
SIGNAL Net_16503 : bit;
SIGNAL EnableB : bit;
SIGNAL Net_12930 : bit;
SIGNAL Net_16500 : bit;
SIGNAL Net_11910 : bit;
SIGNAL Net_12191 : bit;
SIGNAL Net_19640 : bit;
SIGNAL Net_12965 : bit;
SIGNAL FSsync : bit;
SIGNAL Net_12937 : bit;
SIGNAL Net_14885 : bit;
SIGNAL int_pulse : bit;
SIGNAL Net_16315 : bit;
SIGNAL ST : bit;
ATTRIBUTE soft of ST:SIGNAL IS '1';
SIGNAL cydff_5 : bit;
SIGNAL cydff_5R : bit;
SIGNAL pwm_reset : bit;
ATTRIBUTE soft of pwm_reset:SIGNAL IS '1';
SIGNAL cydff_5S : bit;
SIGNAL Net_13009 : bit;
SIGNAL cydff_1 : bit;
SIGNAL cydff_1R : bit;
SIGNAL cydff_1S : bit;
SIGNAL Net_16155 : bit;
SIGNAL tmpOE__UVLO_net_0 : bit;
SIGNAL tmpFB_0__UVLO_net_0 : bit;
SIGNAL tmpIO_0__UVLO_net_0 : bit;
TERMINAL tmpSIOVREF__UVLO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__UVLO_net_0 : bit;
SIGNAL tmpOE__TP6_net_0 : bit;
SIGNAL int1 : bit;
SIGNAL tmpFB_0__TP6_net_0 : bit;
SIGNAL tmpIO_0__TP6_net_0 : bit;
TERMINAL tmpSIOVREF__TP6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TP6_net_0 : bit;
SIGNAL Net_13200 : bit;
SIGNAL Net_12291 : bit;
SIGNAL Net_18966 : bit;
SIGNAL tmpOE__LED_int_net_0 : bit;
SIGNAL Net_16922 : bit;
SIGNAL tmpFB_0__LED_int_net_0 : bit;
SIGNAL tmpIO_0__LED_int_net_0 : bit;
TERMINAL tmpSIOVREF__LED_int_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_int_net_0 : bit;
TERMINAL Net_16546 : bit;
TERMINAL Net_12182 : bit;
TERMINAL Net_16140 : bit;
SIGNAL tmpOE__Fan_net_0 : bit;
SIGNAL tmpFB_0__Fan_net_0 : bit;
SIGNAL tmpIO_0__Fan_net_0 : bit;
TERMINAL tmpSIOVREF__Fan_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Fan_net_0 : bit;
SIGNAL tmpOE__CTout_net_0 : bit;
SIGNAL tmpFB_0__CTout_net_0 : bit;
TERMINAL CT1sig : bit;
SIGNAL tmpIO_0__CTout_net_0 : bit;
TERMINAL tmpSIOVREF__CTout_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CTout_net_0 : bit;
TERMINAL \ADC:Net_248\ : bit;
TERMINAL \ADC:Net_235\ : bit;
SIGNAL \ADC:vp_ctl_0\ : bit;
SIGNAL \ADC:vp_ctl_2\ : bit;
SIGNAL \ADC:vn_ctl_1\ : bit;
SIGNAL \ADC:vn_ctl_3\ : bit;
SIGNAL \ADC:vp_ctl_1\ : bit;
SIGNAL \ADC:vp_ctl_3\ : bit;
SIGNAL \ADC:vn_ctl_0\ : bit;
SIGNAL \ADC:vn_ctl_2\ : bit;
SIGNAL \ADC:Net_385\ : bit;
SIGNAL \ADC:Net_381\ : bit;
SIGNAL \ADC:Net_188\ : bit;
SIGNAL \ADC:Net_221\ : bit;
TERMINAL Net_1652 : bit;
TERMINAL \ADC:Net_126\ : bit;
TERMINAL \ADC:Net_215\ : bit;
TERMINAL \ADC:Net_257\ : bit;
SIGNAL Net_12177 : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL Net_16156 : bit;
SIGNAL \ADC:Net_207_11\ : bit;
SIGNAL \ADC:Net_207_10\ : bit;
SIGNAL \ADC:Net_207_9\ : bit;
SIGNAL \ADC:Net_207_8\ : bit;
SIGNAL \ADC:Net_207_7\ : bit;
SIGNAL \ADC:Net_207_6\ : bit;
SIGNAL \ADC:Net_207_5\ : bit;
SIGNAL \ADC:Net_207_4\ : bit;
SIGNAL \ADC:Net_207_3\ : bit;
SIGNAL \ADC:Net_207_2\ : bit;
SIGNAL \ADC:Net_207_1\ : bit;
SIGNAL \ADC:Net_207_0\ : bit;
TERMINAL \ADC:Net_210\ : bit;
SIGNAL \ADC:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC:Net_149\ : bit;
TERMINAL \ADC:Net_209\ : bit;
TERMINAL \ADC:Net_255\ : bit;
TERMINAL \ADC:Net_368\ : bit;
SIGNAL \ADC:Net_383\ : bit;
SIGNAL Net_11638 : bit;
SIGNAL Net_12472 : bit;
SIGNAL \interrupter1:PWMUDB:km_run\ : bit;
SIGNAL \interrupter1:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_7688 : bit;
SIGNAL \interrupter1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \interrupter1:PWMUDB:control_7\ : bit;
SIGNAL \interrupter1:PWMUDB:control_6\ : bit;
SIGNAL \interrupter1:PWMUDB:control_5\ : bit;
SIGNAL \interrupter1:PWMUDB:control_4\ : bit;
SIGNAL \interrupter1:PWMUDB:control_3\ : bit;
SIGNAL \interrupter1:PWMUDB:control_2\ : bit;
SIGNAL \interrupter1:PWMUDB:control_1\ : bit;
SIGNAL \interrupter1:PWMUDB:control_0\ : bit;
SIGNAL \interrupter1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \interrupter1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \interrupter1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \interrupter1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \interrupter1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \interrupter1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \interrupter1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \interrupter1:PWMUDB:prevCapture\ : bit;
SIGNAL \interrupter1:PWMUDB:capt_rising\ : bit;
SIGNAL \interrupter1:PWMUDB:capt_falling\ : bit;
SIGNAL \interrupter1:PWMUDB:hwCapture\ : bit;
SIGNAL \interrupter1:PWMUDB:hwEnable\ : bit;
SIGNAL \interrupter1:PWMUDB:trig_last\ : bit;
SIGNAL \interrupter1:PWMUDB:trig_rise\ : bit;
SIGNAL \interrupter1:PWMUDB:trig_fall\ : bit;
SIGNAL \interrupter1:PWMUDB:trig_out\ : bit;
SIGNAL \interrupter1:PWMUDB:runmode_enable\ : bit;
SIGNAL \interrupter1:PWMUDB:tc_i\ : bit;
SIGNAL \interrupter1:PWMUDB:trig_disable\ : bit;
SIGNAL \interrupter1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL int1_reset : bit;
SIGNAL \interrupter1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \interrupter1:PWMUDB:trig_disable\\R\ : bit;
SIGNAL \interrupter1:PWMUDB:trig_disable\\S\ : bit;
SIGNAL \interrupter1:PWMUDB:final_enable\ : bit;
SIGNAL \interrupter1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \interrupter1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \interrupter1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \interrupter1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \interrupter1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \interrupter1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \interrupter1:PWMUDB:sc_kill\ : bit;
SIGNAL \interrupter1:PWMUDB:min_kill\ : bit;
SIGNAL \interrupter1:PWMUDB:final_kill\ : bit;
SIGNAL \interrupter1:PWMUDB:km_tc\ : bit;
SIGNAL \interrupter1:PWMUDB:db_tc\ : bit;
SIGNAL \interrupter1:PWMUDB:dith_count_1\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \interrupter1:PWMUDB:dith_count_0\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \interrupter1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \interrupter1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \interrupter1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \interrupter1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \interrupter1:PWMUDB:dith_sel\ : bit;
SIGNAL \interrupter1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \interrupter1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \interrupter1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \interrupter1:PWMUDB:final_capture\ : bit;
SIGNAL \interrupter1:PWMUDB:nc2\ : bit;
SIGNAL \interrupter1:PWMUDB:nc3\ : bit;
SIGNAL \interrupter1:PWMUDB:nc1\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:nc4\ : bit;
SIGNAL \interrupter1:PWMUDB:nc5\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:nc6\ : bit;
SIGNAL \interrupter1:PWMUDB:nc7\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \interrupter1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \interrupter1:PWMUDB:cmp1_less\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \interrupter1:PWMUDB:cmp2_less\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \interrupter1:PWMUDB:fifo_full\ : bit;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupter1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \interrupter1:PWMUDB:compare1\ : bit;
SIGNAL \interrupter1:PWMUDB:compare2\ : bit;
SIGNAL \interrupter1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \interrupter1:PWMUDB:pwm_i\ : bit;
SIGNAL \interrupter1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \interrupter1:PWMUDB:pwm1_i\ : bit;
SIGNAL \interrupter1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \interrupter1:PWMUDB:pwm2_i\ : bit;
SIGNAL \interrupter1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \interrupter1:Net_101\ : bit;
SIGNAL \interrupter1:Net_96\ : bit;
SIGNAL Net_18816 : bit;
SIGNAL \interrupter1:PWMUDB:pwm_temp\ : bit;
SIGNAL \interrupter1:PWMUDB:cmp1\ : bit;
SIGNAL \interrupter1:PWMUDB:cmp2\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \interrupter1:PWMUDB:MODIN1_1\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \interrupter1:PWMUDB:MODIN1_0\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_9682 : bit;
SIGNAL Net_9716 : bit;
SIGNAL \interrupter1:Net_55\ : bit;
SIGNAL Net_7037 : bit;
SIGNAL \interrupter1:Net_113\ : bit;
SIGNAL \interrupter1:Net_107\ : bit;
SIGNAL \interrupter1:Net_114\ : bit;
SIGNAL tmpOE__therm1_net_0 : bit;
SIGNAL tmpFB_0__therm1_net_0 : bit;
SIGNAL tmpIO_0__therm1_net_0 : bit;
TERMINAL tmpSIOVREF__therm1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__therm1_net_0 : bit;
SIGNAL tmpOE__GD1A_net_0 : bit;
SIGNAL Net_16490 : bit;
SIGNAL tmpFB_0__GD1A_net_0 : bit;
SIGNAL tmpIO_0__GD1A_net_0 : bit;
TERMINAL tmpSIOVREF__GD1A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GD1A_net_0 : bit;
SIGNAL Net_5909 : bit;
SIGNAL \PWMB:Net_107\ : bit;
SIGNAL \PWMB:Net_113\ : bit;
SIGNAL Net_11581 : bit;
SIGNAL \PWMB:Net_63\ : bit;
SIGNAL \PWMB:Net_57\ : bit;
SIGNAL \PWMB:Net_54\ : bit;
SIGNAL PWMB_trig : bit;
SIGNAL Net_8086 : bit;
SIGNAL Net_9016 : bit;
SIGNAL Net_5217 : bit;
SIGNAL \PWMB:Net_114\ : bit;
SIGNAL Net_11931 : bit;
SIGNAL cydff_12 : bit;
SIGNAL cydff_12R : bit;
SIGNAL cydff_12S : bit;
SIGNAL Net_11960 : bit;
SIGNAL cydff_7 : bit;
SIGNAL pre_interrupter : bit;
SIGNAL Net_11658 : bit;
SIGNAL cydff_6 : bit;
SIGNAL tmpOE__ZCDB_net_0 : bit;
SIGNAL tmpFB_0__ZCDB_net_0 : bit;
TERMINAL Net_17556 : bit;
SIGNAL tmpIO_0__ZCDB_net_0 : bit;
TERMINAL tmpSIOVREF__ZCDB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ZCDB_net_0 : bit;
SIGNAL tmpOE__LED_sysfault_net_0 : bit;
SIGNAL tmpFB_0__LED_sysfault_net_0 : bit;
SIGNAL tmpIO_0__LED_sysfault_net_0 : bit;
TERMINAL tmpSIOVREF__LED_sysfault_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_sysfault_net_0 : bit;
SIGNAL Net_12187 : bit;
SIGNAL Net_12569 : bit;
SIGNAL fb_nGlitchFilter : bit;
SIGNAL Net_12574 : bit;
SIGNAL \FB_Filter:Net_1\ : bit;
SIGNAL \FB_Filter:Net_4\ : bit;
SIGNAL \FB_Filter:Net_5\ : bit;
SIGNAL \FB_Filter:Net_8\ : bit;
SIGNAL \FB_Filter:Net_9\ : bit;
SIGNAL Net_12286 : bit;
SIGNAL Net_12287 : bit;
SIGNAL Net_18482 : bit;
SIGNAL Net_17554 : bit;
SIGNAL Net_5507 : bit;
SIGNAL Net_6996 : bit;
SIGNAL NOT_interrupter : bit;
SIGNAL tmpOE__LED_com_net_0 : bit;
SIGNAL tmpFB_0__LED_com_net_0 : bit;
SIGNAL tmpIO_0__LED_com_net_0 : bit;
TERMINAL tmpSIOVREF__LED_com_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_com_net_0 : bit;
SIGNAL cydff_27 : bit;
SIGNAL cydff_27R : bit;
SIGNAL cydff_27S : bit;
TERMINAL Net_12529 : bit;
SIGNAL \ZCD_compB:Net_1\ : bit;
SIGNAL \ZCD_compB:Net_9\ : bit;
SIGNAL Net_16099 : bit;
SIGNAL \interrupter1_control:clk\ : bit;
SIGNAL \interrupter1_control:rst\ : bit;
SIGNAL \interrupter1_control:control_out_0\ : bit;
SIGNAL \interrupter1_control:control_out_1\ : bit;
SIGNAL Net_16095 : bit;
SIGNAL \interrupter1_control:control_out_2\ : bit;
SIGNAL Net_16103 : bit;
SIGNAL \interrupter1_control:control_out_3\ : bit;
SIGNAL Net_9487 : bit;
SIGNAL \interrupter1_control:control_out_4\ : bit;
SIGNAL Net_9488 : bit;
SIGNAL \interrupter1_control:control_out_5\ : bit;
SIGNAL Net_9489 : bit;
SIGNAL \interrupter1_control:control_out_6\ : bit;
SIGNAL Net_9490 : bit;
SIGNAL \interrupter1_control:control_out_7\ : bit;
SIGNAL \interrupter1_control:control_7\ : bit;
SIGNAL \interrupter1_control:control_6\ : bit;
SIGNAL \interrupter1_control:control_5\ : bit;
SIGNAL \interrupter1_control:control_4\ : bit;
SIGNAL \interrupter1_control:control_3\ : bit;
SIGNAL \interrupter1_control:control_2\ : bit;
SIGNAL \interrupter1_control:control_1\ : bit;
SIGNAL \interrupter1_control:control_0\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL nTselect : bit;
SIGNAL HT : bit;
SIGNAL Net_11723 : bit;
SIGNAL Net_12570 : bit;
SIGNAL Net_18015 : bit;
SIGNAL Net_12196 : bit;
SIGNAL \FB_capture:Net_260\ : bit;
SIGNAL \FB_capture:Net_266\ : bit;
SIGNAL Net_12592 : bit;
SIGNAL \FB_capture:Net_51\ : bit;
SIGNAL \FB_capture:Net_261\ : bit;
SIGNAL \FB_capture:Net_57\ : bit;
SIGNAL Net_12198 : bit;
SIGNAL Net_12282 : bit;
SIGNAL \FB_capture:Net_102\ : bit;
SIGNAL FB_STABLE : bit;
SIGNAL Net_13202 : bit;
SIGNAL cydff_10 : bit;
SIGNAL nextOCD : bit;
SIGNAL inOCD : bit;
SIGNAL tmpOE__Relay2_net_0 : bit;
SIGNAL tmpFB_0__Relay2_net_0 : bit;
SIGNAL tmpIO_0__Relay2_net_0 : bit;
TERMINAL tmpSIOVREF__Relay2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Relay2_net_0 : bit;
SIGNAL cydff_4 : bit;
SIGNAL Net_19639 : bit;
SIGNAL cydff_4R : bit;
SIGNAL cydff_4S : bit;
SIGNAL Net_18698 : bit;
SIGNAL \FB_THRSH_DAC:Net_83\ : bit;
SIGNAL \FB_THRSH_DAC:Net_81\ : bit;
SIGNAL \FB_THRSH_DAC:Net_82\ : bit;
TERMINAL Net_19224 : bit;
TERMINAL \FB_THRSH_DAC:Net_77\ : bit;
SIGNAL Net_13144 : bit;
SIGNAL Net_13158 : bit;
SIGNAL Net_12053 : bit;
SIGNAL \mux_2:tmp__mux_2_reg\ : bit;
SIGNAL Net_8049 : bit;
SIGNAL Tselect : bit;
SIGNAL tmpOE__Relay1_net_0 : bit;
SIGNAL tmpFB_0__Relay1_net_0 : bit;
SIGNAL tmpIO_0__Relay1_net_0 : bit;
TERMINAL tmpSIOVREF__Relay1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Relay1_net_0 : bit;
SIGNAL Net_18735 : bit;
SIGNAL Net_18729 : bit;
SIGNAL Net_18725 : bit;
SIGNAL tmpOE__LED_OCD_net_0 : bit;
SIGNAL Net_16898 : bit;
SIGNAL tmpFB_0__LED_OCD_net_0 : bit;
SIGNAL tmpIO_0__LED_OCD_net_0 : bit;
TERMINAL tmpSIOVREF__LED_OCD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_OCD_net_0 : bit;
SIGNAL tmpOE__GD2B_net_0 : bit;
SIGNAL Net_16501 : bit;
SIGNAL tmpFB_0__GD2B_net_0 : bit;
SIGNAL tmpIO_0__GD2B_net_0 : bit;
TERMINAL tmpSIOVREF__GD2B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GD2B_net_0 : bit;
SIGNAL \QCW_enable:clk\ : bit;
SIGNAL \QCW_enable:rst\ : bit;
SIGNAL QCW_enable_sig : bit;
SIGNAL \QCW_enable:control_out_0\ : bit;
SIGNAL Net_9760 : bit;
SIGNAL \QCW_enable:control_out_1\ : bit;
SIGNAL Net_9761 : bit;
SIGNAL \QCW_enable:control_out_2\ : bit;
SIGNAL Net_9762 : bit;
SIGNAL \QCW_enable:control_out_3\ : bit;
SIGNAL Net_9764 : bit;
SIGNAL \QCW_enable:control_out_4\ : bit;
SIGNAL Net_9765 : bit;
SIGNAL \QCW_enable:control_out_5\ : bit;
SIGNAL Net_9766 : bit;
SIGNAL \QCW_enable:control_out_6\ : bit;
SIGNAL Net_9767 : bit;
SIGNAL \QCW_enable:control_out_7\ : bit;
SIGNAL \QCW_enable:control_7\ : bit;
SIGNAL \QCW_enable:control_6\ : bit;
SIGNAL \QCW_enable:control_5\ : bit;
SIGNAL \QCW_enable:control_4\ : bit;
SIGNAL \QCW_enable:control_3\ : bit;
SIGNAL \QCW_enable:control_2\ : bit;
SIGNAL \QCW_enable:control_1\ : bit;
SIGNAL \QCW_enable:control_0\ : bit;
SIGNAL Net_13313 : bit;
SIGNAL fb_nStable : bit;
SIGNAL Net_12206 : bit;
SIGNAL \FB_glitch_detect:PWMUDB:km_run\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:min_kill_reg\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:control_7\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:control_6\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:control_5\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:control_4\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:control_3\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:control_2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:control_1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:control_0\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:ctrl_enable\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:prevCapture\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:capt_rising\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:capt_falling\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:hwCapture\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:hwEnable\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:trig_last\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:trig_rise\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:trig_fall\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:trig_out\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:runmode_enable\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:tc_i\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:trig_disable\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:trig_disable\\R\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:trig_disable\\S\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:final_enable\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:sc_kill\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:min_kill\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:final_kill\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:km_tc\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:db_tc\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:dith_count_1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:dith_count_0\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:dith_sel\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:status_6\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:status_5\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:status_4\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:status_3\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:status_2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:status_1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:status_0\ : bit;
SIGNAL \FB_glitch_detect:Net_55\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:prevCompare1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp1_status\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:prevCompare2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp2_status\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:final_kill_reg\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:fifo_full\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cs_addr_2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cs_addr_1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cs_addr_0\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:final_capture\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp1_eq\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp1_less\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:cmp2_eq\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp2_less\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:fifo_nempty\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FB_glitch_detect:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \FB_glitch_detect:PWMUDB:compare1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:compare2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:pwm_i\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:pwm1_i\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:pwm2_i\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:tc_i_reg\ : bit;
SIGNAL \FB_glitch_detect:Net_101\ : bit;
SIGNAL \FB_glitch_detect:Net_96\ : bit;
SIGNAL Net_12208 : bit;
SIGNAL Net_12209 : bit;
SIGNAL \FB_glitch_detect:PWMUDB:pwm_temp\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODIN2_1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODIN2_0\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_12210 : bit;
SIGNAL Net_12207 : bit;
SIGNAL \FB_glitch_detect:Net_113\ : bit;
SIGNAL \FB_glitch_detect:Net_107\ : bit;
SIGNAL \FB_glitch_detect:Net_114\ : bit;
SIGNAL Net_19523 : bit;
SIGNAL Net_9806 : bit;
SIGNAL Net_12220 : bit;
SIGNAL cydff_17 : bit;
SIGNAL Net_13204 : bit;
SIGNAL cydff_17R : bit;
SIGNAL cydff_17S : bit;
SIGNAL Net_13155 : bit;
SIGNAL tmpOE__DEBUG_DA_net_0 : bit;
SIGNAL Net_18696 : bit;
TERMINAL Net_18669 : bit;
SIGNAL tmpIO_0__DEBUG_DA_net_0 : bit;
TERMINAL tmpSIOVREF__DEBUG_DA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DEBUG_DA_net_0 : bit;
SIGNAL Net_12543 : bit;
SIGNAL cy_srff_1 : bit;
SIGNAL Net_13005 : bit;
SIGNAL \ZCDref:Net_83\ : bit;
SIGNAL \ZCDref:Net_81\ : bit;
SIGNAL \ZCDref:Net_82\ : bit;
TERMINAL \ZCDref:Net_77\ : bit;
TERMINAL Net_19352 : bit;
TERMINAL Net_19349 : bit;
SIGNAL Net_19521 : bit;
SIGNAL cydff_3 : bit;
SIGNAL cydff_3R : bit;
SIGNAL cydff_3S : bit;
SIGNAL Net_12924 : bit;
SIGNAL Net_12231 : bit;
SIGNAL cydff_9 : bit;
SIGNAL cydff_9R : bit;
SIGNAL cydff_9S : bit;
SIGNAL Net_12235 : bit;
SIGNAL \system_fault:clk\ : bit;
SIGNAL \system_fault:rst\ : bit;
SIGNAL \system_fault:control_out_0\ : bit;
SIGNAL kill_no_fb : bit;
SIGNAL \system_fault:control_out_1\ : bit;
SIGNAL Net_13242 : bit;
SIGNAL \system_fault:control_out_2\ : bit;
SIGNAL Net_13243 : bit;
SIGNAL \system_fault:control_out_3\ : bit;
SIGNAL Net_13244 : bit;
SIGNAL \system_fault:control_out_4\ : bit;
SIGNAL Net_13245 : bit;
SIGNAL \system_fault:control_out_5\ : bit;
SIGNAL Net_13246 : bit;
SIGNAL \system_fault:control_out_6\ : bit;
SIGNAL Net_13247 : bit;
SIGNAL \system_fault:control_out_7\ : bit;
SIGNAL \system_fault:control_7\ : bit;
SIGNAL \system_fault:control_6\ : bit;
SIGNAL \system_fault:control_5\ : bit;
SIGNAL \system_fault:control_4\ : bit;
SIGNAL \system_fault:control_3\ : bit;
SIGNAL \system_fault:control_2\ : bit;
SIGNAL \system_fault:control_1\ : bit;
SIGNAL \system_fault:control_0\ : bit;
SIGNAL Net_10576 : bit;
SIGNAL Net_14368 : bit;
SIGNAL \IDAC_therm:Net_125\ : bit;
SIGNAL \IDAC_therm:Net_158\ : bit;
SIGNAL \IDAC_therm:Net_123\ : bit;
TERMINAL \IDAC_therm:Net_124\ : bit;
SIGNAL \IDAC_therm:Net_157\ : bit;
SIGNAL \IDAC_therm:Net_194\ : bit;
SIGNAL \IDAC_therm:Net_195\ : bit;
SIGNAL tmpOE__Ibus_net_0 : bit;
SIGNAL tmpFB_0__Ibus_net_0 : bit;
TERMINAL Net_13950 : bit;
SIGNAL tmpIO_0__Ibus_net_0 : bit;
TERMINAL tmpSIOVREF__Ibus_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Ibus_net_0 : bit;
SIGNAL AMuxHw_1_Decoder_enable : bit;
SIGNAL AMuxHw_1_Decoder_is_active : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL AMuxHw_1_Decoder_old_id_1 : bit;
SIGNAL Net_12420_1 : bit;
SIGNAL AMuxHw_1_Decoder_old_id_0 : bit;
SIGNAL Net_12420_0 : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_0 : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_1 : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_2 : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_3 : bit;
TERMINAL Net_15063 : bit;
TERMINAL Net_13949 : bit;
TERMINAL Net_13948 : bit;
SIGNAL tmpOE__Vbus_net_0 : bit;
SIGNAL tmpFB_0__Vbus_net_0 : bit;
SIGNAL tmpIO_0__Vbus_net_0 : bit;
TERMINAL tmpSIOVREF__Vbus_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vbus_net_0 : bit;
TERMINAL \ADC_therm:Net_244\ : bit;
TERMINAL \ADC_therm:Net_690\ : bit;
TERMINAL \ADC_therm:Net_35\ : bit;
TERMINAL \ADC_therm:Net_34\ : bit;
TERMINAL \ADC_therm:Net_677\ : bit;
TERMINAL \ADC_therm:Net_20\ : bit;
SIGNAL \ADC_therm:Net_488\ : bit;
TERMINAL \ADC_therm:Net_520\ : bit;
SIGNAL \ADC_therm:Net_481\ : bit;
SIGNAL \ADC_therm:Net_482\ : bit;
SIGNAL \ADC_therm:mod_reset\ : bit;
SIGNAL \ADC_therm:Net_93\ : bit;
TERMINAL \ADC_therm:Net_573\ : bit;
TERMINAL \ADC_therm:Net_41\ : bit;
TERMINAL \ADC_therm:Net_109\ : bit;
SIGNAL \ADC_therm:aclock\ : bit;
SIGNAL \ADC_therm:mod_dat_3\ : bit;
SIGNAL \ADC_therm:mod_dat_2\ : bit;
SIGNAL \ADC_therm:mod_dat_1\ : bit;
SIGNAL \ADC_therm:mod_dat_0\ : bit;
SIGNAL \ADC_therm:Net_245_7\ : bit;
SIGNAL \ADC_therm:Net_245_6\ : bit;
SIGNAL \ADC_therm:Net_245_5\ : bit;
SIGNAL \ADC_therm:Net_245_4\ : bit;
SIGNAL \ADC_therm:Net_245_3\ : bit;
SIGNAL \ADC_therm:Net_245_2\ : bit;
SIGNAL \ADC_therm:Net_245_1\ : bit;
SIGNAL \ADC_therm:Net_245_0\ : bit;
TERMINAL \ADC_therm:Net_352\ : bit;
TERMINAL \ADC_therm:Net_257\ : bit;
TERMINAL \ADC_therm:Net_249\ : bit;
SIGNAL \ADC_therm:Net_250\ : bit;
SIGNAL \ADC_therm:Net_252\ : bit;
SIGNAL \ADC_therm:soc\ : bit;
SIGNAL Net_16145 : bit;
SIGNAL \ADC_therm:Net_268\ : bit;
SIGNAL \ADC_therm:Net_270\ : bit;
SIGNAL Net_19441 : bit;
SIGNAL Net_11571 : bit;
SIGNAL Net_14937 : bit;
SIGNAL Net_13578 : bit;
SIGNAL Net_13576 : bit;
SIGNAL \PWMA:Net_107\ : bit;
SIGNAL \PWMA:Net_113\ : bit;
SIGNAL \PWMA:Net_63\ : bit;
SIGNAL \PWMA:Net_57\ : bit;
SIGNAL \PWMA:Net_54\ : bit;
SIGNAL Net_11569 : bit;
SIGNAL Net_11566 : bit;
SIGNAL \PWMA:Net_114\ : bit;
SIGNAL tmpOE__GD1B_net_0 : bit;
SIGNAL Net_16498 : bit;
SIGNAL tmpFB_0__GD1B_net_0 : bit;
SIGNAL tmpIO_0__GD1B_net_0 : bit;
TERMINAL tmpSIOVREF__GD1B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GD1B_net_0 : bit;
SIGNAL tmpOE__Vin_net_0 : bit;
SIGNAL tmpFB_0__Vin_net_0 : bit;
SIGNAL tmpIO_0__Vin_net_0 : bit;
TERMINAL tmpSIOVREF__Vin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vin_net_0 : bit;
SIGNAL Net_18024 : bit;
SIGNAL Net_12256 : bit;
SIGNAL cydff_24 : bit;
SIGNAL Net_12257 : bit;
SIGNAL cydff_8 : bit;
SIGNAL \CT1_dac:Net_83\ : bit;
SIGNAL \CT1_dac:Net_81\ : bit;
SIGNAL \CT1_dac:Net_82\ : bit;
TERMINAL Net_19336 : bit;
TERMINAL \CT1_dac:Net_77\ : bit;
SIGNAL Net_13273 : bit;
SIGNAL \ZCD_counter:Net_43\ : bit;
SIGNAL Net_11737 : bit;
SIGNAL \ZCD_counter:Net_49\ : bit;
SIGNAL \ZCD_counter:Net_82\ : bit;
SIGNAL \ZCD_counter:Net_89\ : bit;
SIGNAL \ZCD_counter:Net_95\ : bit;
SIGNAL \ZCD_counter:Net_91\ : bit;
SIGNAL \ZCD_counter:Net_102\ : bit;
SIGNAL \ZCD_counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \ZCD_counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \ZCD_counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \ZCD_counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \ZCD_counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \ZCD_counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \ZCD_counter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \ZCD_counter:CounterUDB:control_7\ : bit;
SIGNAL \ZCD_counter:CounterUDB:control_6\ : bit;
SIGNAL \ZCD_counter:CounterUDB:control_5\ : bit;
SIGNAL \ZCD_counter:CounterUDB:control_4\ : bit;
SIGNAL \ZCD_counter:CounterUDB:control_3\ : bit;
SIGNAL \ZCD_counter:CounterUDB:control_2\ : bit;
SIGNAL \ZCD_counter:CounterUDB:control_1\ : bit;
SIGNAL \ZCD_counter:CounterUDB:control_0\ : bit;
SIGNAL \ZCD_counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \ZCD_counter:CounterUDB:prevCapture\ : bit;
SIGNAL \ZCD_counter:CounterUDB:capt_rising\ : bit;
SIGNAL \ZCD_counter:CounterUDB:capt_falling\ : bit;
SIGNAL \ZCD_counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \ZCD_counter:CounterUDB:hwCapture\ : bit;
SIGNAL \ZCD_counter:CounterUDB:reload\ : bit;
SIGNAL \ZCD_counter:CounterUDB:final_enable\ : bit;
SIGNAL \ZCD_counter:CounterUDB:disable_run_i\ : bit;
SIGNAL \ZCD_counter:CounterUDB:overflow_status\ : bit;
SIGNAL \ZCD_counter:CounterUDB:underflow_status\ : bit;
SIGNAL \ZCD_counter:CounterUDB:counter_enable\ : bit;
SIGNAL \ZCD_counter:CounterUDB:status_0\ : bit;
SIGNAL \ZCD_counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \ZCD_counter:CounterUDB:status_1\ : bit;
SIGNAL \ZCD_counter:CounterUDB:per_zero\ : bit;
SIGNAL \ZCD_counter:CounterUDB:status_2\ : bit;
SIGNAL \ZCD_counter:CounterUDB:status_3\ : bit;
SIGNAL \ZCD_counter:CounterUDB:status_4\ : bit;
SIGNAL \ZCD_counter:CounterUDB:status_5\ : bit;
SIGNAL \ZCD_counter:CounterUDB:fifo_full\ : bit;
SIGNAL \ZCD_counter:CounterUDB:status_6\ : bit;
SIGNAL \ZCD_counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \ZCD_counter:CounterUDB:overflow\ : bit;
SIGNAL \ZCD_counter:CounterUDB:dp_dir\ : bit;
SIGNAL \ZCD_counter:CounterUDB:per_equal\ : bit;
SIGNAL \ZCD_counter:CounterUDB:underflow\ : bit;
SIGNAL \ZCD_counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \ZCD_counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \ZCD_counter:CounterUDB:tc_i\ : bit;
SIGNAL \ZCD_counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \ZCD_counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \ZCD_counter:CounterUDB:cmp_less\ : bit;
SIGNAL \ZCD_counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \ZCD_counter:CounterUDB:prevCompare\ : bit;
SIGNAL \ZCD_counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_13272 : bit;
SIGNAL \ZCD_counter:CounterUDB:count_stored_i\ : bit;
SIGNAL \ZCD_counter:CounterUDB:count_enable\ : bit;
SIGNAL \ZCD_counter:CounterUDB:reload_tc\ : bit;
SIGNAL \ZCD_counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \ZCD_counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \ZCD_counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \ZCD_counter:CounterUDB:nc42\ : bit;
SIGNAL \ZCD_counter:CounterUDB:per_FF\ : bit;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ZCD_counter:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ZCD_counter:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_17557 : bit;
SIGNAL tmpOE__ZCDA_net_0 : bit;
SIGNAL tmpFB_0__ZCDA_net_0 : bit;
TERMINAL Net_17559 : bit;
SIGNAL tmpIO_0__ZCDA_net_0 : bit;
TERMINAL tmpSIOVREF__ZCDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ZCDA_net_0 : bit;
SIGNAL \ZCD_compA:Net_1\ : bit;
SIGNAL \ZCD_compA:Net_9\ : bit;
SIGNAL Net_13161 : bit;
SIGNAL Net_13152 : bit;
SIGNAL Net_13596 : bit;
SIGNAL cydff_22 : bit;
SIGNAL Net_13025 : bit;
SIGNAL Net_13022 : bit;
SIGNAL Net_13026 : bit;
SIGNAL cydff_16 : bit;
SIGNAL tmpOE__DEBUG_ILIM_net_0 : bit;
SIGNAL tmpFB_0__DEBUG_ILIM_net_0 : bit;
SIGNAL tmpIO_0__DEBUG_ILIM_net_0 : bit;
TERMINAL tmpSIOVREF__DEBUG_ILIM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DEBUG_ILIM_net_0 : bit;
SIGNAL ivo_led : bit;
SIGNAL cydff_15 : bit;
SIGNAL Net_13073 : bit;
SIGNAL cydff_15R : bit;
SIGNAL cydff_15S : bit;
SIGNAL Net_18863 : bit;
SIGNAL cydff_14 : bit;
SIGNAL Net_13156 : bit;
SIGNAL cydff_14R : bit;
SIGNAL cydff_14S : bit;
SIGNAL Net_15573 : bit;
SIGNAL Net_15574 : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL Net_29 : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL Net_15376 : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_15373 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_15569 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
ATTRIBUTE soft of \UART:BUART:rx_postpoll\:SIGNAL IS '1';
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_15377 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_4_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_4_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_15568 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL \USBUART_1:Net_1010\ : bit;
SIGNAL \USBUART_1:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:Net_597\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:Net_1000\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_19645 : bit;
SIGNAL \USBUART_1:Net_1889\ : bit;
SIGNAL \USBUART_1:Net_1876\ : bit;
SIGNAL \USBUART_1:ep_int_8\ : bit;
SIGNAL \USBUART_1:ep_int_7\ : bit;
SIGNAL \USBUART_1:ep_int_6\ : bit;
SIGNAL \USBUART_1:ep_int_5\ : bit;
SIGNAL \USBUART_1:ep_int_4\ : bit;
SIGNAL \USBUART_1:ep_int_3\ : bit;
SIGNAL \USBUART_1:ep_int_2\ : bit;
SIGNAL \USBUART_1:ep_int_1\ : bit;
SIGNAL \USBUART_1:ep_int_0\ : bit;
SIGNAL \USBUART_1:Net_95\ : bit;
SIGNAL \USBUART_1:dma_request_7\ : bit;
SIGNAL \USBUART_1:dma_request_6\ : bit;
SIGNAL \USBUART_1:dma_request_5\ : bit;
SIGNAL \USBUART_1:dma_request_4\ : bit;
SIGNAL \USBUART_1:dma_request_3\ : bit;
SIGNAL \USBUART_1:dma_request_2\ : bit;
SIGNAL \USBUART_1:dma_request_1\ : bit;
SIGNAL \USBUART_1:dma_request_0\ : bit;
SIGNAL \USBUART_1:dma_terminate\ : bit;
SIGNAL \USBUART_1:dma_complete_0\ : bit;
SIGNAL \USBUART_1:Net_1922\ : bit;
SIGNAL \USBUART_1:dma_complete_1\ : bit;
SIGNAL \USBUART_1:Net_1921\ : bit;
SIGNAL \USBUART_1:dma_complete_2\ : bit;
SIGNAL \USBUART_1:Net_1920\ : bit;
SIGNAL \USBUART_1:dma_complete_3\ : bit;
SIGNAL \USBUART_1:Net_1919\ : bit;
SIGNAL \USBUART_1:dma_complete_4\ : bit;
SIGNAL \USBUART_1:Net_1918\ : bit;
SIGNAL \USBUART_1:dma_complete_5\ : bit;
SIGNAL \USBUART_1:Net_1917\ : bit;
SIGNAL \USBUART_1:dma_complete_6\ : bit;
SIGNAL \USBUART_1:Net_1916\ : bit;
SIGNAL \USBUART_1:dma_complete_7\ : bit;
SIGNAL \USBUART_1:Net_1915\ : bit;
TERMINAL \Opamp_2:Net_29\ : bit;
SIGNAL cydff_23 : bit;
SIGNAL Net_19636 : bit;
SIGNAL oddOCDcycle : bit;
SIGNAL cy_srff_3 : bit;
SIGNAL Net_19331 : bit;
SIGNAL cydff_13 : bit;
SIGNAL Net_19635 : bit;
SIGNAL cydff_13R : bit;
SIGNAL Net_19634 : bit;
SIGNAL cydff_13S : bit;
SIGNAL Net_16772 : bit;
TERMINAL Net_18375 : bit;
TERMINAL \Opamp_1:Net_29\ : bit;
SIGNAL Net_16894 : bit;
SIGNAL \Amux_Ctrl:clk\ : bit;
SIGNAL \Amux_Ctrl:rst\ : bit;
SIGNAL \Amux_Ctrl:control_out_0\ : bit;
SIGNAL \Amux_Ctrl:control_out_1\ : bit;
SIGNAL Net_15981 : bit;
SIGNAL \Amux_Ctrl:control_out_2\ : bit;
SIGNAL Net_14356 : bit;
SIGNAL \Amux_Ctrl:control_out_3\ : bit;
SIGNAL Net_14358 : bit;
SIGNAL \Amux_Ctrl:control_out_4\ : bit;
SIGNAL Net_14359 : bit;
SIGNAL \Amux_Ctrl:control_out_5\ : bit;
SIGNAL Net_14360 : bit;
SIGNAL \Amux_Ctrl:control_out_6\ : bit;
SIGNAL Net_14361 : bit;
SIGNAL \Amux_Ctrl:control_out_7\ : bit;
SIGNAL \Amux_Ctrl:control_7\ : bit;
SIGNAL \Amux_Ctrl:control_6\ : bit;
SIGNAL \Amux_Ctrl:control_5\ : bit;
SIGNAL \Amux_Ctrl:control_4\ : bit;
SIGNAL \Amux_Ctrl:control_3\ : bit;
SIGNAL \Amux_Ctrl:control_2\ : bit;
SIGNAL \Amux_Ctrl:control_1\ : bit;
SIGNAL \Amux_Ctrl:control_0\ : bit;
SIGNAL Net_14813 : bit;
SIGNAL \no_fb_reg:status_0\ : bit;
SIGNAL no_fb : bit;
SIGNAL \no_fb_reg:status_1\ : bit;
SIGNAL \no_fb_reg:status_2\ : bit;
SIGNAL \no_fb_reg:status_3\ : bit;
SIGNAL \no_fb_reg:status_4\ : bit;
SIGNAL \no_fb_reg:status_5\ : bit;
SIGNAL \no_fb_reg:status_6\ : bit;
SIGNAL \no_fb_reg:status_7\ : bit;
SIGNAL Net_14952 : bit;
SIGNAL tmpOE__Vdriver_net_0 : bit;
SIGNAL tmpFB_0__Vdriver_net_0 : bit;
SIGNAL tmpIO_0__Vdriver_net_0 : bit;
TERMINAL tmpSIOVREF__Vdriver_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Vdriver_net_0 : bit;
SIGNAL tmpOE__Rx_net_0 : bit;
SIGNAL Net_820 : bit;
SIGNAL tmpIO_0__Rx_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_net_0 : bit;
SIGNAL tmpOE__Tx_net_0 : bit;
SIGNAL Net_16389 : bit;
SIGNAL tmpFB_0__Tx_net_0 : bit;
SIGNAL tmpIO_0__Tx_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_net_0 : bit;
SIGNAL Net_412 : bit;
SIGNAL Net_16919 : bit;
SIGNAL \IVO:clk\ : bit;
SIGNAL \IVO:rst\ : bit;
SIGNAL \IVO:control_out_0\ : bit;
SIGNAL \IVO:control_out_1\ : bit;
SIGNAL \IVO:control_out_2\ : bit;
SIGNAL Net_16385 : bit;
SIGNAL \IVO:control_out_3\ : bit;
SIGNAL Net_15386 : bit;
SIGNAL \IVO:control_out_4\ : bit;
SIGNAL Net_15387 : bit;
SIGNAL \IVO:control_out_5\ : bit;
SIGNAL Net_15388 : bit;
SIGNAL \IVO:control_out_6\ : bit;
SIGNAL Net_15389 : bit;
SIGNAL \IVO:control_out_7\ : bit;
SIGNAL \IVO:control_7\ : bit;
SIGNAL \IVO:control_6\ : bit;
SIGNAL \IVO:control_5\ : bit;
SIGNAL \IVO:control_4\ : bit;
SIGNAL \IVO:control_3\ : bit;
SIGNAL \IVO:control_2\ : bit;
SIGNAL \IVO:control_1\ : bit;
SIGNAL \IVO:control_0\ : bit;
SIGNAL tmpOE__Relay3_net_0 : bit;
SIGNAL Net_16816 : bit;
SIGNAL tmpFB_0__Relay3_net_0 : bit;
SIGNAL tmpIO_0__Relay3_net_0 : bit;
TERMINAL tmpSIOVREF__Relay3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Relay3_net_0 : bit;
SIGNAL tmpOE__Relay4_net_0 : bit;
SIGNAL Net_16817 : bit;
SIGNAL tmpFB_0__Relay4_net_0 : bit;
SIGNAL tmpIO_0__Relay4_net_0 : bit;
TERMINAL tmpSIOVREF__Relay4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Relay4_net_0 : bit;
SIGNAL int1_fin : bit;
SIGNAL Net_16096 : bit;
SIGNAL Net_16104 : bit;
SIGNAL Net_19152 : bit;
SIGNAL \interrupterTimebase:Net_43\ : bit;
SIGNAL Net_19104 : bit;
SIGNAL \interrupterTimebase:Net_49\ : bit;
SIGNAL \interrupterTimebase:Net_82\ : bit;
SIGNAL \interrupterTimebase:Net_89\ : bit;
SIGNAL \interrupterTimebase:Net_95\ : bit;
SIGNAL \interrupterTimebase:Net_91\ : bit;
SIGNAL \interrupterTimebase:Net_102\ : bit;
SIGNAL Net_19106 : bit;
SIGNAL \interrupterTimebase:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:control_7\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:control_6\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:control_5\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:control_4\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:control_3\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:control_2\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:control_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:control_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:ctrl_enable\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:prevCapture\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:capt_rising\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:capt_falling\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:capt_either_edge\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:hwCapture\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:reload\ : bit;
SIGNAL Net_19103 : bit;
SIGNAL Net_16248 : bit;
SIGNAL \interrupterTimebase:CounterUDB:final_enable\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:counter_enable\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:status_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:cmp_out_status\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:status_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:per_zero\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:status_2\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:overflow_status\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:status_3\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:underflow_status\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:status_4\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:status_5\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:fifo_full\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:status_6\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:fifo_nempty\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:overflow\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:dp_dir\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:per_equal\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:underflow\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:tc_i\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:tc_reg_i\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:cmp_out_i\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:cmp_less\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:prevCompare\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_19113 : bit;
SIGNAL \interrupterTimebase:CounterUDB:count_enable\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:reload_tc\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:cs_addr_2\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:cs_addr_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:cs_addr_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc26\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc29\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc7\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc15\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc8\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc9\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:nc38\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc41\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc25\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc28\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc2\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc14\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc4\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc6\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:nc37\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc40\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc24\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc27\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc13\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc3\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc5\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:nc36\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc39\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:nc45\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:per_FF\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:cmp_equal\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \interrupterTimebase:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL cydff_30 : bit;
SIGNAL cydff_30R : bit;
SIGNAL cydff_30S : bit;
SIGNAL Net_17282 : bit;
TERMINAL \ADC_peak:Net_248\ : bit;
TERMINAL \ADC_peak:Net_235\ : bit;
SIGNAL \ADC_peak:vp_ctl_0\ : bit;
SIGNAL \ADC_peak:vp_ctl_2\ : bit;
SIGNAL \ADC_peak:vn_ctl_1\ : bit;
SIGNAL \ADC_peak:vn_ctl_3\ : bit;
SIGNAL \ADC_peak:vp_ctl_1\ : bit;
SIGNAL \ADC_peak:vp_ctl_3\ : bit;
SIGNAL \ADC_peak:vn_ctl_0\ : bit;
SIGNAL \ADC_peak:vn_ctl_2\ : bit;
SIGNAL \ADC_peak:Net_385\ : bit;
SIGNAL \ADC_peak:Net_381\ : bit;
SIGNAL \ADC_peak:Net_188\ : bit;
SIGNAL \ADC_peak:Net_221\ : bit;
TERMINAL \ADC_peak:Net_126\ : bit;
TERMINAL \ADC_peak:Net_215\ : bit;
TERMINAL \ADC_peak:Net_257\ : bit;
SIGNAL \ADC_peak:Net_252\ : bit;
SIGNAL Net_19529 : bit;
SIGNAL \ADC_peak:Net_207_11\ : bit;
SIGNAL \ADC_peak:Net_207_10\ : bit;
SIGNAL \ADC_peak:Net_207_9\ : bit;
SIGNAL \ADC_peak:Net_207_8\ : bit;
SIGNAL \ADC_peak:Net_207_7\ : bit;
SIGNAL \ADC_peak:Net_207_6\ : bit;
SIGNAL \ADC_peak:Net_207_5\ : bit;
SIGNAL \ADC_peak:Net_207_4\ : bit;
SIGNAL \ADC_peak:Net_207_3\ : bit;
SIGNAL \ADC_peak:Net_207_2\ : bit;
SIGNAL \ADC_peak:Net_207_1\ : bit;
SIGNAL \ADC_peak:Net_207_0\ : bit;
TERMINAL \ADC_peak:Net_210\ : bit;
SIGNAL \ADC_peak:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_peak:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_peak:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_peak:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_peak:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_peak:Net_149\ : bit;
TERMINAL \ADC_peak:Net_209\ : bit;
TERMINAL \ADC_peak:Net_255\ : bit;
TERMINAL \ADC_peak:Net_368\ : bit;
SIGNAL \ADC_peak:Net_383\ : bit;
SIGNAL tmpOE__Ext_Interrupter_net_0 : bit;
SIGNAL tmpIO_0__Ext_Interrupter_net_0 : bit;
TERMINAL tmpSIOVREF__Ext_Interrupter_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Ext_Interrupter_net_0 : bit;
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
SIGNAL Net_16477 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
SIGNAL Net_16478 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL \I2C:sda_x_wire\ : bit;
SIGNAL \I2C:Net_643_1\ : bit;
SIGNAL \I2C:Net_697\ : bit;
SIGNAL \I2C:bus_clk\ : bit;
SIGNAL \I2C:Net_1109_0\ : bit;
SIGNAL \I2C:Net_1109_1\ : bit;
SIGNAL \I2C:Net_643_0\ : bit;
SIGNAL \I2C:Net_643_2\ : bit;
SIGNAL \I2C:scl_x_wire\ : bit;
SIGNAL \I2C:Net_969\ : bit;
SIGNAL \I2C:Net_968\ : bit;
SIGNAL \I2C:udb_clk\ : bit;
SIGNAL Net_16479 : bit;
SIGNAL \I2C:Net_973\ : bit;
SIGNAL Net_16481 : bit;
SIGNAL \I2C:Net_974\ : bit;
SIGNAL \I2C:scl_yfb\ : bit;
SIGNAL \I2C:sda_yfb\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C:timeout_clk\ : bit;
SIGNAL Net_16482 : bit;
SIGNAL \I2C:Net_975\ : bit;
SIGNAL Net_16485 : bit;
SIGNAL Net_16487 : bit;
SIGNAL Net_16489 : bit;
SIGNAL Net_16496 : bit;
SIGNAL Net_16499 : bit;
SIGNAL Net_16502 : bit;
SIGNAL Net_18750 : bit;
SIGNAL \OnTimeCounter:Net_260\ : bit;
SIGNAL Net_16679 : bit;
SIGNAL \OnTimeCounter:Net_55\ : bit;
SIGNAL Net_16684 : bit;
SIGNAL \OnTimeCounter:Net_53\ : bit;
SIGNAL Net_16573 : bit;
SIGNAL \OnTimeCounter:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:control_7\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:control_6\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:control_5\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:control_4\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:control_3\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:control_2\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:control_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:control_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:ctrl_enable\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:ctrl_ten\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:capture_last\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:timer_enable\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:run_mode\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:hwEnable\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:status_tc\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:trigger_enable\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:per_zero\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:tc_i\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:tc_reg_i\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_16683 : bit;
SIGNAL \OnTimeCounter:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:runmode_enable\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:trig_reg\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:status_6\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:status_5\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:status_4\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:status_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:status_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:status_2\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:fifo_full\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:status_3\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_16687 : bit;
SIGNAL \OnTimeCounter:TimerUDB:cs_addr_2\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:cs_addr_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:cs_addr_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:zeros_3\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:nc0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:nc6\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:nc8\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:nc1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:nc5\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:nc7\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \OnTimeCounter:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \OnTimeCounter:Net_102\ : bit;
SIGNAL \OnTimeCounter:Net_266\ : bit;
SIGNAL Net_16575 : bit;
SIGNAL Net_16585 : bit;
SIGNAL \temp_pwm:PWMUDB:km_run\ : bit;
SIGNAL \temp_pwm:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_16808 : bit;
SIGNAL \temp_pwm:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \temp_pwm:PWMUDB:control_7\ : bit;
SIGNAL \temp_pwm:PWMUDB:control_6\ : bit;
SIGNAL \temp_pwm:PWMUDB:control_5\ : bit;
SIGNAL \temp_pwm:PWMUDB:control_4\ : bit;
SIGNAL \temp_pwm:PWMUDB:control_3\ : bit;
SIGNAL \temp_pwm:PWMUDB:control_2\ : bit;
SIGNAL \temp_pwm:PWMUDB:control_1\ : bit;
SIGNAL \temp_pwm:PWMUDB:control_0\ : bit;
SIGNAL \temp_pwm:PWMUDB:ctrl_enable\ : bit;
SIGNAL \temp_pwm:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \temp_pwm:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \temp_pwm:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \temp_pwm:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \temp_pwm:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \temp_pwm:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \temp_pwm:PWMUDB:prevCapture\ : bit;
SIGNAL \temp_pwm:PWMUDB:capt_rising\ : bit;
SIGNAL \temp_pwm:PWMUDB:capt_falling\ : bit;
SIGNAL \temp_pwm:PWMUDB:hwCapture\ : bit;
SIGNAL \temp_pwm:PWMUDB:hwEnable\ : bit;
SIGNAL \temp_pwm:PWMUDB:trig_last\ : bit;
SIGNAL \temp_pwm:PWMUDB:trig_rise\ : bit;
SIGNAL \temp_pwm:PWMUDB:trig_fall\ : bit;
SIGNAL \temp_pwm:PWMUDB:trig_out\ : bit;
SIGNAL \temp_pwm:PWMUDB:runmode_enable\ : bit;
SIGNAL \temp_pwm:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_16818 : bit;
SIGNAL \temp_pwm:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \temp_pwm:PWMUDB:final_enable\ : bit;
SIGNAL \temp_pwm:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \temp_pwm:PWMUDB:tc_i\ : bit;
SIGNAL \temp_pwm:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \temp_pwm:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \temp_pwm:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \temp_pwm:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \temp_pwm:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \temp_pwm:PWMUDB:sc_kill\ : bit;
SIGNAL \temp_pwm:PWMUDB:min_kill\ : bit;
SIGNAL \temp_pwm:PWMUDB:final_kill\ : bit;
SIGNAL \temp_pwm:PWMUDB:km_tc\ : bit;
SIGNAL \temp_pwm:PWMUDB:db_tc\ : bit;
SIGNAL \temp_pwm:PWMUDB:dith_count_1\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_1\ : bit;
SIGNAL \temp_pwm:PWMUDB:dith_count_0\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_0\ : bit;
SIGNAL \temp_pwm:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \temp_pwm:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \temp_pwm:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \temp_pwm:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \temp_pwm:PWMUDB:dith_sel\ : bit;
SIGNAL \temp_pwm:PWMUDB:status_6\ : bit;
SIGNAL \temp_pwm:PWMUDB:status_5\ : bit;
SIGNAL \temp_pwm:PWMUDB:status_4\ : bit;
SIGNAL \temp_pwm:PWMUDB:status_3\ : bit;
SIGNAL \temp_pwm:PWMUDB:status_2\ : bit;
SIGNAL \temp_pwm:PWMUDB:status_1\ : bit;
SIGNAL \temp_pwm:PWMUDB:status_0\ : bit;
SIGNAL \temp_pwm:Net_55\ : bit;
SIGNAL \temp_pwm:PWMUDB:prevCompare1\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp1\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp1_status\ : bit;
SIGNAL \temp_pwm:PWMUDB:prevCompare2\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp2\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp2_status\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \temp_pwm:PWMUDB:final_kill_reg\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \temp_pwm:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \temp_pwm:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \temp_pwm:PWMUDB:fifo_full\ : bit;
SIGNAL \temp_pwm:PWMUDB:cs_addr_2\ : bit;
SIGNAL \temp_pwm:PWMUDB:cs_addr_1\ : bit;
SIGNAL \temp_pwm:PWMUDB:cs_addr_0\ : bit;
SIGNAL \temp_pwm:PWMUDB:final_capture\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp1_eq\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp1_less\ : bit;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:cmp2_eq\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp2_less\ : bit;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:fifo_nempty\ : bit;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \temp_pwm:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \temp_pwm:PWMUDB:compare1\ : bit;
SIGNAL \temp_pwm:PWMUDB:compare2\ : bit;
SIGNAL \temp_pwm:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \temp_pwm:PWMUDB:pwm_i\ : bit;
SIGNAL \temp_pwm:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \temp_pwm:PWMUDB:pwm1_i\ : bit;
SIGNAL \temp_pwm:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \temp_pwm:PWMUDB:pwm2_i\ : bit;
SIGNAL \temp_pwm:PWMUDB:tc_i_reg\ : bit;
SIGNAL \temp_pwm:Net_101\ : bit;
SIGNAL \temp_pwm:Net_96\ : bit;
SIGNAL \temp_pwm:PWMUDB:pwm_temp\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODIN7_1\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODIN7_0\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_31\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_30\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_29\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_28\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_27\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_26\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_25\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_24\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_23\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_22\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_21\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_20\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_19\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_18\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_17\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_16\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_15\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_14\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_13\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_12\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_11\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_10\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_9\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_8\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_7\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_6\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_5\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_4\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_3\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_2\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_16862 : bit;
SIGNAL Net_16858 : bit;
SIGNAL Net_16863 : bit;
SIGNAL \temp_pwm:Net_113\ : bit;
SIGNAL \temp_pwm:Net_107\ : bit;
SIGNAL \temp_pwm:Net_114\ : bit;
SIGNAL tmpOE__digipot_clk_net_0 : bit;
SIGNAL tmpFB_0__digipot_clk_net_0 : bit;
SIGNAL tmpIO_0__digipot_clk_net_0 : bit;
TERMINAL tmpSIOVREF__digipot_clk_net_0 : bit;
SIGNAL tmpINTERRUPT_0__digipot_clk_net_0 : bit;
SIGNAL tmpOE__digipot_data_net_0 : bit;
SIGNAL tmpFB_0__digipot_data_net_0 : bit;
SIGNAL tmpIO_0__digipot_data_net_0 : bit;
TERMINAL tmpSIOVREF__digipot_data_net_0 : bit;
SIGNAL tmpINTERRUPT_0__digipot_data_net_0 : bit;
SIGNAL tmpOE__digipot_ncs_net_0 : bit;
SIGNAL tmpFB_0__digipot_ncs_net_0 : bit;
SIGNAL tmpIO_0__digipot_ncs_net_0 : bit;
TERMINAL tmpSIOVREF__digipot_ncs_net_0 : bit;
SIGNAL tmpINTERRUPT_0__digipot_ncs_net_0 : bit;
SIGNAL tmpOE__dcdc_ena_net_0 : bit;
SIGNAL tmpFB_0__dcdc_ena_net_0 : bit;
SIGNAL tmpIO_0__dcdc_ena_net_0 : bit;
TERMINAL tmpSIOVREF__dcdc_ena_net_0 : bit;
SIGNAL tmpINTERRUPT_0__dcdc_ena_net_0 : bit;
SIGNAL Net_13720 : bit;
SIGNAL Net_13727 : bit;
SIGNAL Net_13728 : bit;
SIGNAL tmpOE__ZCD_Debug_net_0 : bit;
SIGNAL tmpFB_0__ZCD_Debug_net_0 : bit;
SIGNAL tmpIO_0__ZCD_Debug_net_0 : bit;
TERMINAL tmpSIOVREF__ZCD_Debug_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ZCD_Debug_net_0 : bit;
SIGNAL Net_18873 : bit;
SIGNAL cydff_19 : bit;
SIGNAL cydff_19R : bit;
SIGNAL cydff_19S : bit;
SIGNAL Net_18968 : bit;
SIGNAL cydff_18 : bit;
SIGNAL Net_18733 : bit;
SIGNAL cydff_18R : bit;
SIGNAL cydff_18S : bit;
SIGNAL cydff_2 : bit;
SIGNAL Net_18090 : bit;
SIGNAL cydff_2R : bit;
SIGNAL cydff_2S : bit;
SIGNAL cydff_21 : bit;
SIGNAL Net_18978 : bit;
SIGNAL cydff_20 : bit;
SIGNAL \CT1_comp:Net_1\ : bit;
SIGNAL \CT1_comp:Net_9\ : bit;
TERMINAL \Sample_Hold_1:Net_105\ : bit;
SIGNAL \Sample_Hold_1:Net_74\ : bit;
SIGNAL \Sample_Hold_1:Net_60\ : bit;
SIGNAL \Sample_Hold_1:Net_67\ : bit;
SIGNAL \Sample_Hold_1:Net_56\ : bit;
SIGNAL \Sample_Hold_1:Net_85\ : bit;
TERMINAL \Sample_Hold_1:Net_104\ : bit;
SIGNAL cy_srff_2 : bit;
SIGNAL Net_19637 : bit;
SIGNAL \Comp_1:clock\ : bit;
SIGNAL \Comp_1:Net_1\ : bit;
SIGNAL \Comp_1:Net_9\ : bit;
SIGNAL Net_16782 : bit;
SIGNAL cydff_25 : bit;
SIGNAL Net_19638 : bit;
SIGNAL Net_19050 : bit;
SIGNAL Net_19069 : bit;
SIGNAL \mux_3:tmp__mux_3_reg\ : bit;
SIGNAL Net_19641 : bit;
SIGNAL Net_19642 : bit;
SIGNAL cydff_26 : bit;
SIGNAL tmpOE__button_input_net_0 : bit;
SIGNAL Net_19647 : bit;
SIGNAL tmpIO_0__button_input_net_0 : bit;
TERMINAL tmpSIOVREF__button_input_net_0 : bit;
SIGNAL tmpINTERRUPT_0__button_input_net_0 : bit;
SIGNAL \MODULE_9:g1:a0:newa_1\ : bit;
SIGNAL MODIN8_1 : bit;
SIGNAL \MODULE_9:g1:a0:newa_0\ : bit;
SIGNAL MODIN8_0 : bit;
SIGNAL \MODULE_9:g1:a0:newb_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \MODULE_9:g1:a0:newb_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \MODULE_9:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_9:g1:a0:xeq\ : bit;
SIGNAL \MODULE_9:g1:a0:xneq\ : bit;
SIGNAL \MODULE_9:g1:a0:xlt\ : bit;
SIGNAL \MODULE_9:g1:a0:xlte\ : bit;
SIGNAL \MODULE_9:g1:a0:xgt\ : bit;
SIGNAL \MODULE_9:g1:a0:xgte\ : bit;
SIGNAL \MODULE_9:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:lt\:SIGNAL IS 2;
SIGNAL \MODULE_9:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:gt\:SIGNAL IS 2;
SIGNAL \MODULE_9:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:gte\:SIGNAL IS 2;
SIGNAL \MODULE_9:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:lte\:SIGNAL IS 2;
SIGNAL \MODULE_9:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:neq\:SIGNAL IS 2;
SIGNAL cydff_11D : bit;
SIGNAL cydff_5D : bit;
SIGNAL cydff_1D : bit;
SIGNAL \interrupter1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \interrupter1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \interrupter1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \interrupter1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \interrupter1:PWMUDB:trig_disable\\D\ : bit;
SIGNAL \interrupter1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \interrupter1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \interrupter1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \interrupter1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \interrupter1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \interrupter1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \interrupter1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \interrupter1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL cydff_12D : bit;
SIGNAL cydff_7D : bit;
SIGNAL cydff_6D : bit;
SIGNAL cydff_27D : bit;
SIGNAL cydff_10D : bit;
SIGNAL cydff_4D : bit;
SIGNAL \FB_glitch_detect:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:trig_last\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:trig_disable\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \FB_glitch_detect:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL cydff_17D : bit;
SIGNAL cy_srff_1D : bit;
SIGNAL cydff_3D : bit;
SIGNAL cydff_9D : bit;
SIGNAL AMuxHw_1_Decoder_old_id_1D : bit;
SIGNAL AMuxHw_1_Decoder_old_id_0D : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_0D : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_1D : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_2D : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_3D : bit;
SIGNAL cydff_24D : bit;
SIGNAL cydff_8D : bit;
SIGNAL \ZCD_counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \ZCD_counter:CounterUDB:disable_run_i\\D\ : bit;
SIGNAL \ZCD_counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \ZCD_counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \ZCD_counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \ZCD_counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \ZCD_counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \ZCD_counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cydff_22D : bit;
SIGNAL cydff_16D : bit;
SIGNAL cydff_15D : bit;
SIGNAL cydff_14D : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_15569D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL cydff_23D : bit;
SIGNAL cy_srff_3D : bit;
SIGNAL cydff_13D : bit;
SIGNAL \interrupterTimebase:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \interrupterTimebase:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cydff_30D : bit;
SIGNAL \OnTimeCounter:TimerUDB:capture_last\\D\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \OnTimeCounter:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:trig_last\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \temp_pwm:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL cydff_19D : bit;
SIGNAL cydff_18D : bit;
SIGNAL cydff_2D : bit;
SIGNAL cydff_21D : bit;
SIGNAL cydff_20D : bit;
SIGNAL cy_srff_2D : bit;
SIGNAL cydff_25D : bit;
SIGNAL cydff_26D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__GD2A_net_0 <=  ('1') ;

nZCDp <= ((not cy_srff_1 and not Net_12256)
	OR (cy_srff_1 and Net_12256)
	OR not FB_STABLE);

Net_16497 <= ((not pwm_reset and not cydff_25 and Net_4423 and Net_12965)
	OR (not pwm_reset and not cydff_10 and Net_4423 and Net_12965));

Net_13140 <= (not Net_12147);

Net_13080 <= ((interrupter and Net_13092 and Net_11879));

Net_11908 <= (not Net_4423);

Net_16488 <= ((not Net_4423 and not pwm_reset and not cydff_25 and Net_12965)
	OR (not Net_4423 and not pwm_reset and not cydff_10 and Net_12965));

Net_16503 <= ((not pwm_reset and Net_12930 and Net_12965 and cydff_25)
	OR (not pwm_reset and not cydff_10 and Net_12930 and Net_12965));

Net_16500 <= ((not Net_12930 and not pwm_reset and Net_12965 and cydff_25)
	OR (not Net_12930 and not pwm_reset and not cydff_10 and Net_12965));

FSsync <= (not Net_12937);

Net_11910 <= (not Net_12930);

Net_13200 <= ((not Net_12256 and FB_STABLE and cy_srff_1)
	OR (not cy_srff_1 and FB_STABLE and Net_12256)
	OR (PWMB_trig and Net_18873)
	OR Net_12291);

\interrupter1:PWMUDB:runmode_enable\\D\ <= ((not \interrupter1:PWMUDB:runmode_enable\ and not \interrupter1:PWMUDB:trig_disable\ and \interrupter1:PWMUDB:control_7\)
	OR (not \interrupter1:PWMUDB:tc_i\ and \interrupter1:PWMUDB:control_7\ and \interrupter1:PWMUDB:runmode_enable\));

\interrupter1:PWMUDB:trig_disable\\D\ <= ((\interrupter1:PWMUDB:control_7\ and \interrupter1:PWMUDB:runmode_enable\ and \interrupter1:PWMUDB:tc_i\)
	OR \interrupter1:PWMUDB:trig_disable\);

\interrupter1:PWMUDB:sc_kill_tmp\\D\ <= (not \interrupter1:PWMUDB:tc_i\);

\interrupter1:PWMUDB:dith_count_1\\D\ <= ((not \interrupter1:PWMUDB:dith_count_1\ and \interrupter1:PWMUDB:tc_i\ and \interrupter1:PWMUDB:dith_count_0\)
	OR (not \interrupter1:PWMUDB:dith_count_0\ and \interrupter1:PWMUDB:dith_count_1\)
	OR (not \interrupter1:PWMUDB:tc_i\ and \interrupter1:PWMUDB:dith_count_1\));

\interrupter1:PWMUDB:dith_count_0\\D\ <= ((not \interrupter1:PWMUDB:dith_count_0\ and \interrupter1:PWMUDB:tc_i\)
	OR (not \interrupter1:PWMUDB:tc_i\ and \interrupter1:PWMUDB:dith_count_0\));

\interrupter1:PWMUDB:tc_i_reg\\D\ <= ((\interrupter1:PWMUDB:runmode_enable\ and \interrupter1:PWMUDB:tc_i\));

\interrupter1:PWMUDB:pwm1_i\ <= ((not \interrupter1:PWMUDB:cmp1_eq\ and not \interrupter1:PWMUDB:cmp1_less\ and \interrupter1:PWMUDB:runmode_enable\));

\interrupter1:PWMUDB:pwm2_i\ <= ((\interrupter1:PWMUDB:runmode_enable\ and \interrupter1:PWMUDB:cmp2_less\));

NOT_interrupter <= (not interrupter);

pwm_reset <= ((not interrupter and Net_18729 and Net_18725 and QCW_enable_sig)
	OR (not interrupter and int1 and Net_18729 and Net_18725));

int1_reset <= ((not Net_16104 and Net_16095 and Net_16103)
	OR (not Net_16103 and Net_16095 and Net_16104)
	OR (Net_7037 and Net_6996)
	OR cydff_11);

Net_13009 <= ((not Tselect and PWMB_trig and cydff_17)
	OR ST);

Net_13196 <= ((not Net_12291 and not cy_srff_1 and not Net_12256 and not Net_18873 and FB_STABLE)
	OR (not Net_12291 and not Net_18873 and FB_STABLE and cy_srff_1 and Net_12256)
	OR (not Net_12291 and not PWMB_trig and not cy_srff_1 and not Net_12256 and FB_STABLE)
	OR (not Net_12291 and not PWMB_trig and FB_STABLE and cy_srff_1 and Net_12256));

Net_11931 <= ((PWMB_trig and Tselect and cydff_17)
	OR ST);

Net_11581 <= ((ST and FB_STABLE and QCW_enable_sig)
	OR pwm_reset);

nTselect <= (not Tselect);

pre_interrupter <= ((Net_18729 and Net_18725 and QCW_enable_sig)
	OR (int1 and Net_18729 and Net_18725));

Net_12592 <= (not FB_STABLE
	OR pwm_reset
	OR Net_11879);

Net_12206 <= ((not Net_12256 and cy_srff_1)
	OR (not cy_srff_1 and Net_12256)
	OR not FB_STABLE
	OR pwm_reset);

Net_13144 <= (not QCW_enable_sig
	OR not FB_STABLE
	OR not ST);

\FB_glitch_detect:PWMUDB:runmode_enable\\D\ <= ((not \FB_glitch_detect:PWMUDB:runmode_enable\ and not \FB_glitch_detect:PWMUDB:trig_disable\ and \FB_glitch_detect:PWMUDB:control_7\)
	OR (not \FB_glitch_detect:PWMUDB:tc_i\ and \FB_glitch_detect:PWMUDB:control_7\ and \FB_glitch_detect:PWMUDB:runmode_enable\));

\FB_glitch_detect:PWMUDB:trig_disable\\D\ <= ((\FB_glitch_detect:PWMUDB:control_7\ and \FB_glitch_detect:PWMUDB:runmode_enable\ and \FB_glitch_detect:PWMUDB:tc_i\)
	OR \FB_glitch_detect:PWMUDB:trig_disable\);

\FB_glitch_detect:PWMUDB:sc_kill_tmp\\D\ <= (not \FB_glitch_detect:PWMUDB:tc_i\);

\FB_glitch_detect:PWMUDB:dith_count_1\\D\ <= ((not \FB_glitch_detect:PWMUDB:dith_count_1\ and \FB_glitch_detect:PWMUDB:tc_i\ and \FB_glitch_detect:PWMUDB:dith_count_0\)
	OR (not \FB_glitch_detect:PWMUDB:dith_count_0\ and \FB_glitch_detect:PWMUDB:dith_count_1\)
	OR (not \FB_glitch_detect:PWMUDB:tc_i\ and \FB_glitch_detect:PWMUDB:dith_count_1\));

\FB_glitch_detect:PWMUDB:dith_count_0\\D\ <= ((not \FB_glitch_detect:PWMUDB:dith_count_0\ and \FB_glitch_detect:PWMUDB:tc_i\)
	OR (not \FB_glitch_detect:PWMUDB:tc_i\ and \FB_glitch_detect:PWMUDB:dith_count_0\));

\FB_glitch_detect:PWMUDB:cmp1_status\ <= ((not \FB_glitch_detect:PWMUDB:prevCompare1\ and not \FB_glitch_detect:PWMUDB:cmp1_eq\ and not \FB_glitch_detect:PWMUDB:cmp1_less\));

\FB_glitch_detect:PWMUDB:cmp2_status\ <= ((not \FB_glitch_detect:PWMUDB:prevCompare2\ and \FB_glitch_detect:PWMUDB:cmp2_less\));

\FB_glitch_detect:PWMUDB:status_2\ <= ((\FB_glitch_detect:PWMUDB:runmode_enable\ and \FB_glitch_detect:PWMUDB:tc_i\));

\FB_glitch_detect:PWMUDB:pwm_i\ <= ((not \FB_glitch_detect:PWMUDB:cmp1_eq\ and not \FB_glitch_detect:PWMUDB:cmp1_less\ and \FB_glitch_detect:PWMUDB:runmode_enable\ and \FB_glitch_detect:PWMUDB:cmp2_less\));

\FB_glitch_detect:PWMUDB:cmp1\ <= ((not \FB_glitch_detect:PWMUDB:cmp1_eq\ and not \FB_glitch_detect:PWMUDB:cmp1_less\));

Net_12220 <= ((not QCW_enable_sig and int1));

cy_srff_1D <= ((not Net_12574 and fb_nGlitchFilter and Net_18015)
	OR (not fb_nGlitchFilter and cy_srff_1)
	OR (not Net_12574 and cy_srff_1));

Net_18735 <= (QCW_enable_sig
	OR int1);

AMuxHw_1_Decoder_one_hot_0D <= ((not AMuxHw_1_Decoder_old_id_1 and not Net_12420_1 and not AMuxHw_1_Decoder_old_id_0 and not Net_12420_0));

AMuxHw_1_Decoder_one_hot_1D <= ((not AMuxHw_1_Decoder_old_id_1 and not Net_12420_1 and AMuxHw_1_Decoder_old_id_0 and Net_12420_0));

AMuxHw_1_Decoder_one_hot_2D <= ((not AMuxHw_1_Decoder_old_id_0 and not Net_12420_0 and AMuxHw_1_Decoder_old_id_1 and Net_12420_1));

AMuxHw_1_Decoder_one_hot_3D <= ((AMuxHw_1_Decoder_old_id_1 and Net_12420_1 and AMuxHw_1_Decoder_old_id_0 and Net_12420_0));

Net_13576 <= ((not Net_12256 and FB_STABLE and cy_srff_1)
	OR (not cy_srff_1 and FB_STABLE and Net_12256)
	OR (PWMB_trig and Net_18873)
	OR pwm_reset);

\ZCD_counter:CounterUDB:disable_run_i\\D\ <= ((not pwm_reset and not \ZCD_counter:CounterUDB:underflow_reg_i\ and \ZCD_counter:CounterUDB:status_1\)
	OR (not pwm_reset and \ZCD_counter:CounterUDB:disable_run_i\));

\ZCD_counter:CounterUDB:status_0\ <= ((not \ZCD_counter:CounterUDB:prevCompare\ and \ZCD_counter:CounterUDB:cmp_equal\)
	OR (not \ZCD_counter:CounterUDB:prevCompare\ and \ZCD_counter:CounterUDB:cmp_less\));

\ZCD_counter:CounterUDB:underflow_status\ <= ((not \ZCD_counter:CounterUDB:underflow_reg_i\ and \ZCD_counter:CounterUDB:status_1\));

\ZCD_counter:CounterUDB:cmp_out_i\ <= (\ZCD_counter:CounterUDB:cmp_equal\
	OR \ZCD_counter:CounterUDB:cmp_less\);

\ZCD_counter:CounterUDB:count_enable\ <= ((not \ZCD_counter:CounterUDB:disable_run_i\ and not \ZCD_counter:CounterUDB:count_stored_i\ and PWMB_trig and \ZCD_counter:CounterUDB:control_7\));

ST <= ((not Net_12256 and not cydff_22 and FB_STABLE and cy_srff_1)
	OR (not cy_srff_1 and not cydff_22 and FB_STABLE and Net_12256)
	OR (not cydff_22 and PWMB_trig and Net_18873)
	OR (not cydff_22 and Net_12291));

Net_16922 <= ((not ivo_led and interrupter)
	OR (not interrupter and ivo_led));

Net_18966 <= ((not Net_12256 and FB_STABLE and cy_srff_1)
	OR (not cy_srff_1 and FB_STABLE and Net_12256)
	OR (PWMB_trig and Net_18873));

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and not Net_16919 and \UART:BUART:pollcount_0\ and Net_820)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and not Net_820 and \UART:BUART:pollcount_0\ and Net_16919)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_820 and not Net_16919 and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:pollcount_1\ and Net_820 and Net_16919)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_820 and not Net_16919 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and not Net_16919 and Net_820)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and not Net_820 and Net_16919)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:pollcount_0\ and Net_820 and Net_16919));

\UART:BUART:rx_postpoll\ <= ((not Net_16919 and \UART:BUART:pollcount_0\ and Net_820)
	OR (not Net_820 and \UART:BUART:pollcount_0\ and Net_16919)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_820 and not Net_16919 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_last\ and Net_820 and Net_16919)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_state_3\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and not Net_16919 and Net_820)
	OR (not \UART:BUART:reset_reg\ and not Net_820 and Net_16919));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\UART:BUART:rx_parity_bit\\D\ <= ((not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_parity_bit\)
	OR \UART:BUART:rx_parity_bit\);

cy_srff_3D <= ((not pwm_reset and Net_18696)
	OR (not pwm_reset and FB_STABLE));

Net_16898 <= ((not Net_16894 and ivo_led)
	OR (not ivo_led and Net_16894));

Net_16389 <= ((not \UART:BUART:txn\ and not Net_412)
	OR (\UART:BUART:txn\ and Net_412));

\interrupterTimebase:CounterUDB:status_0\ <= ((not \interrupterTimebase:CounterUDB:cmp_less\ and not \interrupterTimebase:CounterUDB:prevCompare\));

\interrupterTimebase:CounterUDB:status_2\ <= ((not \interrupterTimebase:CounterUDB:overflow_reg_i\ and \interrupterTimebase:CounterUDB:per_equal\));

\interrupterTimebase:CounterUDB:cmp_out_i\ <= (not \interrupterTimebase:CounterUDB:cmp_less\);

\interrupterTimebase:CounterUDB:count_enable\ <= ((not \interrupterTimebase:CounterUDB:count_stored_i\ and \interrupterTimebase:CounterUDB:control_7\ and Net_19113));

Net_18750 <= ((not FB_STABLE and interrupter and kill_no_fb and Net_11737));

\OnTimeCounter:TimerUDB:status_tc\ <= ((\OnTimeCounter:TimerUDB:control_7\ and \OnTimeCounter:TimerUDB:per_zero\));

Net_16573 <= ((not Net_16585 and interrupter));

\temp_pwm:PWMUDB:sc_kill_tmp\\D\ <= (not \temp_pwm:PWMUDB:tc_i\);

\temp_pwm:PWMUDB:dith_count_1\\D\ <= ((not \temp_pwm:PWMUDB:dith_count_1\ and \temp_pwm:PWMUDB:tc_i\ and \temp_pwm:PWMUDB:dith_count_0\)
	OR (not \temp_pwm:PWMUDB:dith_count_0\ and \temp_pwm:PWMUDB:dith_count_1\)
	OR (not \temp_pwm:PWMUDB:tc_i\ and \temp_pwm:PWMUDB:dith_count_1\));

\temp_pwm:PWMUDB:dith_count_0\\D\ <= ((not \temp_pwm:PWMUDB:dith_count_0\ and \temp_pwm:PWMUDB:tc_i\)
	OR (not \temp_pwm:PWMUDB:tc_i\ and \temp_pwm:PWMUDB:dith_count_0\));

\temp_pwm:PWMUDB:cmp1_status\ <= ((not \temp_pwm:PWMUDB:prevCompare1\ and \temp_pwm:PWMUDB:cmp1_less\));

\temp_pwm:PWMUDB:cmp2_status\ <= ((not \temp_pwm:PWMUDB:prevCompare2\ and \temp_pwm:PWMUDB:cmp2_less\));

\temp_pwm:PWMUDB:status_2\ <= ((\temp_pwm:PWMUDB:runmode_enable\ and \temp_pwm:PWMUDB:tc_i\));

\temp_pwm:PWMUDB:pwm1_i\ <= ((\temp_pwm:PWMUDB:runmode_enable\ and \temp_pwm:PWMUDB:cmp1_less\));

\temp_pwm:PWMUDB:pwm2_i\ <= ((\temp_pwm:PWMUDB:runmode_enable\ and \temp_pwm:PWMUDB:cmp2_less\));

Net_13720 <= ((not \Comp_1:Net_1\ and Net_13728));

fb_nStable <= (not FB_STABLE);

no_fb <= ((not FB_STABLE and interrupter and Net_11737));

ZCD_pulse <= ((not Net_12256 and FB_STABLE and cy_srff_1)
	OR (not cy_srff_1 and FB_STABLE and Net_12256));

cy_srff_2D <= ((not Net_17282 and Net_18729 and Net_18725 and QCW_enable_sig)
	OR (not Net_17282 and int1 and Net_18729 and Net_18725)
	OR (not Net_17282 and Net_13728));

Net_19636 <= ((not cydff_23 and cydff_13));

nextOCD <= (cydff_13
	OR cydff_23);

Net_19638 <= ((not cydff_23 and not cydff_25)
	OR (cydff_23 and cydff_25));

Net_19331 <= ((not QCW_enable_sig and ST)
	OR (not Net_12937 and QCW_enable_sig));

Net_19639 <= (Net_19641
	OR interrupter);

Clock_29:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ba5db6b3-9ff4-4b67-b55b-2d6a0198b393",
		source_clock_id=>"97f2886a-ce12-41ec-9235-4fcae7338608",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_18980,
		dig_domain_out=>open);
GD2A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ef67386f-6004-4f68-bee5-5150f41b270c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>Net_16504,
		fb=>(tmpFB_0__GD2A_net_0),
		analog=>(open),
		io=>(tmpIO_0__GD2A_net_0),
		siovref=>(tmpSIOVREF__GD2A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GD2A_net_0);
therm2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4e0ba977-981e-4aa2-a3bc-c02da9d2f7c6",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__therm2_net_0),
		analog=>Net_12144,
		io=>(tmpIO_0__therm2_net_0),
		siovref=>(tmpSIOVREF__therm2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__therm2_net_0);
fram_to_PWMA_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_13196,
		trq=>zero,
		nrq=>Net_13198);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0420005a-4954-45b7-b3a7-365b5ee6dc5f",
		source_clock_id=>"97f2886a-ce12-41ec-9235-4fcae7338608",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_12191,
		dig_domain_out=>open);
ADC_data_ready:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_14885);
ADC_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_16155,
		trq=>zero,
		nrq=>Net_14885);
UVLO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5c1decb5-69e3-4a8d-bb0c-281221d15217",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"1",
		sio_info=>"01",
		sio_obuf=>"0",
		sio_refsel=>"0",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__UVLO_net_0),
		analog=>(open),
		io=>(tmpIO_0__UVLO_net_0),
		siovref=>(tmpSIOVREF__UVLO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__UVLO_net_0);
TP6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"183169da-5db0-456e-85f3-54d1ef93695d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>int1,
		fb=>(tmpFB_0__TP6_net_0),
		analog=>(open),
		io=>(tmpIO_0__TP6_net_0),
		siovref=>(tmpSIOVREF__TP6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TP6_net_0);
LED_int:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>Net_16922,
		fb=>(tmpFB_0__LED_int_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_int_net_0),
		siovref=>(tmpSIOVREF__LED_int_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_int_net_0);
Therm_Mux:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>3,
		hw_control=>'0',
		one_active=>'1',
		init_mux_sel=>"000",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_16546, Net_12144, Net_12182),
		hw_ctrl_en=>(others => zero),
		vout=>Net_16140);
Fan:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2a56a967-49dc-4a52-85f0-7949b6f5e960",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Fan_net_0),
		analog=>(open),
		io=>(tmpIO_0__Fan_net_0),
		siovref=>(tmpSIOVREF__Fan_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Fan_net_0);
CTout:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"299df0a5-d2ed-4b72-b3d7-ae900bca29ed",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CTout_net_0),
		analog=>CT1sig,
		io=>(tmpIO_0__CTout_net_0),
		siovref=>(tmpSIOVREF__CTout_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CTout_net_0);
\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_248\,
		signal2=>\ADC:Net_235\);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_16155);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7ea88270-49e6-43be-82b7-63948e7960a3/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"555555555.555556",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_385\,
		dig_domain_out=>\ADC:Net_381\);
\ADC:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_1652,
		vminus=>\ADC:Net_126\,
		ext_pin=>\ADC:Net_215\,
		vrefhi_out=>\ADC:Net_257\,
		vref=>\ADC:Net_248\,
		clock=>\ADC:Net_385\,
		pump_clock=>\ADC:Net_385\,
		sof_udb=>Net_12177,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC:Net_252\,
		next_out=>Net_16156,
		data_out=>(\ADC:Net_207_11\, \ADC:Net_207_10\, \ADC:Net_207_9\, \ADC:Net_207_8\,
			\ADC:Net_207_7\, \ADC:Net_207_6\, \ADC:Net_207_5\, \ADC:Net_207_4\,
			\ADC:Net_207_3\, \ADC:Net_207_2\, \ADC:Net_207_1\, \ADC:Net_207_0\),
		eof_udb=>Net_16155);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_215\,
		signal2=>\ADC:Net_210\);
\ADC:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7ea88270-49e6-43be-82b7-63948e7960a3/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(\ADC:tmpFB_0__Bypass_net_0\),
		analog=>\ADC:Net_210\,
		io=>(\ADC:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>\ADC:tmpINTERRUPT_0__Bypass_net_0\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_126\,
		signal2=>\ADC:Net_149\);
\ADC:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_209\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_257\,
		signal2=>\ADC:Net_149\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_255\);
\ADC:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_235\);
\ADC:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_368\);
filter_to_fram_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>Net_11638,
		trq=>zero,
		nrq=>Net_12472);
\interrupter1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_7688,
		enable=>tmpOE__GD2A_net_0,
		clock_out=>\interrupter1:PWMUDB:ClockOutFromEnBlock\);
\interrupter1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\interrupter1:PWMUDB:control_7\, \interrupter1:PWMUDB:control_6\, \interrupter1:PWMUDB:control_5\, \interrupter1:PWMUDB:control_4\,
			\interrupter1:PWMUDB:control_3\, \interrupter1:PWMUDB:control_2\, \interrupter1:PWMUDB:control_1\, \interrupter1:PWMUDB:control_0\));
\interrupter1:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\interrupter1:PWMUDB:tc_i\, \interrupter1:PWMUDB:runmode_enable\, int1_reset),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\interrupter1:PWMUDB:nc2\,
		cl0=>\interrupter1:PWMUDB:nc3\,
		z0=>\interrupter1:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\interrupter1:PWMUDB:nc4\,
		cl1=>\interrupter1:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\interrupter1:PWMUDB:nc6\,
		f1_blk_stat=>\interrupter1:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\interrupter1:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\interrupter1:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\interrupter1:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\interrupter1:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\interrupter1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \interrupter1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\interrupter1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \interrupter1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\interrupter1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \interrupter1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\interrupter1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \interrupter1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\interrupter1:PWMUDB:sP16:pwmdp:cap_1\, \interrupter1:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\interrupter1:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\interrupter1:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\interrupter1:PWMUDB:tc_i\, \interrupter1:PWMUDB:runmode_enable\, int1_reset),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\interrupter1:PWMUDB:cmp1_eq\,
		cl0=>\interrupter1:PWMUDB:cmp1_less\,
		z0=>\interrupter1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\interrupter1:PWMUDB:cmp2_eq\,
		cl1=>\interrupter1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\interrupter1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\interrupter1:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\interrupter1:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\interrupter1:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\interrupter1:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\interrupter1:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\interrupter1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \interrupter1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\interrupter1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \interrupter1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\interrupter1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \interrupter1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\interrupter1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \interrupter1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\interrupter1:PWMUDB:sP16:pwmdp:cap_1\, \interrupter1:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\interrupter1:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
therm1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e92e0d69-8885-4c0d-a0b4-208d2aa95cb7",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__therm1_net_0),
		analog=>Net_12182,
		io=>(tmpIO_0__therm1_net_0),
		siovref=>(tmpSIOVREF__therm1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__therm1_net_0);
GD1A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"64d2766f-7fd2-455b-88c8-2fabd65c34c4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>Net_16490,
		fb=>(tmpFB_0__GD1A_net_0),
		analog=>(open),
		io=>(tmpIO_0__GD1A_net_0),
		siovref=>(tmpSIOVREF__GD1A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GD1A_net_0);
Clock_15:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ff9b0827-bdb4-4e8a-91b3-a198eec29ddc",
		source_clock_id=>"dc27b8b9-db6f-4d7c-8c06-e4100a97aaf7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_7688,
		dig_domain_out=>open);
\PWMB:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_5909,
		kill=>zero,
		enable=>tmpOE__GD2A_net_0,
		capture=>zero,
		timer_reset=>Net_11581,
		tc=>\PWMB:Net_63\,
		compare=>PWMB_trig,
		interrupt=>\PWMB:Net_54\);
ZCDB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a2257d0d-8c7b-45f0-af4f-8a67896d6b11",
		drive_mode=>"011",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ZCDB_net_0),
		analog=>Net_17556,
		io=>(tmpIO_0__ZCDB_net_0),
		siovref=>(tmpSIOVREF__ZCDB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ZCDB_net_0);
LED_sysfault:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e4c8597c-026f-4cf9-a17f-7d69962e088d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_sysfault_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_sysfault_net_0),
		siovref=>(tmpSIOVREF__LED_sysfault_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_sysfault_net_0);
ram_to_filter_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_13080,
		trq=>zero,
		nrq=>Net_12187);
\FB_Filter:DFB\:cy_psoc3_dfb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>zero,
		in_1=>zero,
		in_2=>zero,
		out_1=>\FB_Filter:Net_8\,
		out_2=>\FB_Filter:Net_9\,
		dmareq_1=>Net_11638,
		dmareq_2=>Net_12286,
		interrupt=>Net_12287);
Clock_17:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"048c2e10-c185-41eb-a4e3-355481099d05",
		source_clock_id=>"dc27b8b9-db6f-4d7c-8c06-e4100a97aaf7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_13297,
		dig_domain_out=>open);
FBC_to_ram_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>nZCDp,
		trq=>zero,
		nrq=>Net_11879);
Clock_11:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9f8578ba-08d6-4cc3-a84b-96a376adc818",
		source_clock_id=>"97f2886a-ce12-41ec-9235-4fcae7338608",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_18482,
		dig_domain_out=>open);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5d6efab5-7429-400c-bc2b-c1fd0899724c",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_17554,
		dig_domain_out=>open);
LED_com:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4af5aad7-f42e-46eb-a353-83d53c26ab07",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_com_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_com_net_0),
		siovref=>(tmpSIOVREF__LED_com_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_com_net_0);
\ZCD_compB:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_17556,
		vminus=>Net_12529,
		clock=>Net_17554,
		clk_udb=>Net_17554,
		cmpout=>Net_12574);
\interrupter1_control:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\interrupter1_control:control_7\, \interrupter1_control:control_6\, \interrupter1_control:control_5\, \interrupter1_control:control_4\,
			Net_16103, Net_16095, Net_6996, Net_16264));
int1_dma:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>int1_reset,
		trq=>zero,
		nrq=>Net_11723);
Clock_9:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"102e86a3-d7f3-4d99-9e8a-0b92020beab1",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_5909,
		dig_domain_out=>open);
Clock_14:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5832270e-a0d2-45c9-a883-d509656ce55d",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_12196,
		dig_domain_out=>open);
\FB_capture:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_12196,
		kill=>zero,
		enable=>tmpOE__GD2A_net_0,
		capture=>ZCD_pulse,
		timer_reset=>Net_12592,
		tc=>\FB_capture:Net_51\,
		compare=>\FB_capture:Net_261\,
		interrupt=>\FB_capture:Net_57\);
Relay2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df864acb-3838-45e6-8b11-23d8f35057fe",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Relay2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Relay2_net_0),
		siovref=>(tmpSIOVREF__Relay2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Relay2_net_0);
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fab2b116-20cc-48af-8d11-76a64244a431",
		source_clock_id=>"97f2886a-ce12-41ec-9235-4fcae7338608",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_18698,
		dig_domain_out=>open);
\FB_THRSH_DAC:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_19224,
		iout=>\FB_THRSH_DAC:Net_77\);
\FB_THRSH_DAC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\FB_THRSH_DAC:Net_77\);
PWMB_PSB_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_13144,
		trq=>zero,
		nrq=>Net_13158);
Clock_19:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6eafb531-b69a-4779-a416-17fa62ab0085",
		source_clock_id=>"97f2886a-ce12-41ec-9235-4fcae7338608",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_12053,
		dig_domain_out=>open);
Relay1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"06d4fcad-2164-4492-9838-df946d446c53",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Relay1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Relay1_net_0),
		siovref=>(tmpSIOVREF__Relay1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Relay1_net_0);
LED_OCD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a33d362e-32d3-4bd2-a4e3-6ca8b8e69c1f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>Net_16898,
		fb=>(tmpFB_0__LED_OCD_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_OCD_net_0),
		siovref=>(tmpSIOVREF__LED_OCD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_OCD_net_0);
GD2B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ecba497-612c-422e-8426-91832f4dc07d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>Net_16501,
		fb=>(tmpFB_0__GD2B_net_0),
		analog=>(open),
		io=>(tmpIO_0__GD2B_net_0),
		siovref=>(tmpSIOVREF__GD2B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GD2B_net_0);
\QCW_enable:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\QCW_enable:control_7\, \QCW_enable:control_6\, \QCW_enable:control_5\, \QCW_enable:control_4\,
			\QCW_enable:control_3\, \QCW_enable:control_2\, \QCW_enable:control_1\, QCW_enable_sig));
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d8ddd7ef-c909-43da-8d12-99769767edc8",
		source_clock_id=>"97f2886a-ce12-41ec-9235-4fcae7338608",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_13313,
		dig_domain_out=>open);
\FB_glitch_detect:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_12053,
		enable=>tmpOE__GD2A_net_0,
		clock_out=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\);
\FB_glitch_detect:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		control=>(\FB_glitch_detect:PWMUDB:control_7\, \FB_glitch_detect:PWMUDB:control_6\, \FB_glitch_detect:PWMUDB:control_5\, \FB_glitch_detect:PWMUDB:control_4\,
			\FB_glitch_detect:PWMUDB:control_3\, \FB_glitch_detect:PWMUDB:control_2\, \FB_glitch_detect:PWMUDB:control_1\, \FB_glitch_detect:PWMUDB:control_0\));
\FB_glitch_detect:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_12206,
		clock=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \FB_glitch_detect:PWMUDB:status_5\, zero, \FB_glitch_detect:PWMUDB:status_3\,
			\FB_glitch_detect:PWMUDB:status_2\, \FB_glitch_detect:PWMUDB:status_1\, \FB_glitch_detect:PWMUDB:status_0\),
		interrupt=>\FB_glitch_detect:Net_55\);
\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\FB_glitch_detect:PWMUDB:tc_i\, \FB_glitch_detect:PWMUDB:runmode_enable\, Net_12206),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\FB_glitch_detect:PWMUDB:cmp1_eq\,
		cl0=>\FB_glitch_detect:PWMUDB:cmp1_less\,
		z0=>\FB_glitch_detect:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\FB_glitch_detect:PWMUDB:cmp2_eq\,
		cl1=>\FB_glitch_detect:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\FB_glitch_detect:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\FB_glitch_detect:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_8:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"079d6d5e-e0f6-4f31-827f-1928066e220f",
		source_clock_id=>"97f2886a-ce12-41ec-9235-4fcae7338608",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_19523,
		dig_domain_out=>open);
DEBUG_DA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d860acf-4e4e-45f2-a96e-1fb75a566e08",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>Net_18696,
		analog=>Net_18669,
		io=>(tmpIO_0__DEBUG_DA_net_0),
		siovref=>(tmpSIOVREF__DEBUG_DA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DEBUG_DA_net_0);
Clock_13:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"753402fb-cab8-417b-a12b-e2149d7c5776",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_12543,
		dig_domain_out=>open);
\ZCDref:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_12529,
		iout=>\ZCDref:Net_77\);
\ZCDref:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ZCDref:Net_77\);
AMuxHw_2:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>1,
		hw_control=>'1',
		one_active=>'0',
		init_mux_sel=>"0",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>Net_19352,
		hw_ctrl_en=>interrupter,
		vout=>Net_19349);
ADC_peak_ready:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_19521);
QCW_CL_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>QCW_enable_sig,
		trq=>zero,
		nrq=>Net_12231);
TR1_CL_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_12220,
		trq=>zero,
		nrq=>Net_12235);
\system_fault:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\system_fault:control_7\, \system_fault:control_6\, \system_fault:control_5\, \system_fault:control_4\,
			\system_fault:control_3\, \system_fault:control_2\, kill_no_fb, Net_18725));
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a267fe81-0aea-4090-b52d-54dcee79e3fd",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10576,
		dig_domain_out=>open);
MUX_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_16156,
		trq=>zero,
		nrq=>Net_14368);
\IDAC_therm:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\IDAC_therm:Net_124\,
		iout=>Net_16140);
\IDAC_therm:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\IDAC_therm:Net_124\);
Ibus:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"13d5721e-017e-4f36-866d-01a4b6a3504a",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Ibus_net_0),
		analog=>Net_13950,
		io=>(tmpIO_0__Ibus_net_0),
		siovref=>(tmpSIOVREF__Ibus_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Ibus_net_0);
AMuxHw_1:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>4,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_15063, Net_13950, Net_13949, Net_13948),
		hw_ctrl_en=>(AMuxHw_1_Decoder_one_hot_3, AMuxHw_1_Decoder_one_hot_2, AMuxHw_1_Decoder_one_hot_1, AMuxHw_1_Decoder_one_hot_0),
		vout=>Net_1652);
Vbus:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a1af635c-2735-4a6b-8435-ff30029b58ef",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vbus_net_0),
		analog=>Net_13949,
		io=>(tmpIO_0__Vbus_net_0),
		siovref=>(tmpSIOVREF__Vbus_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vbus_net_0);
\ADC_therm:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_therm:Net_244\);
\ADC_therm:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_therm:Net_690\,
		signal2=>\ADC_therm:Net_35\);
\ADC_therm:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_therm:Net_34\);
\ADC_therm:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_therm:Net_677\,
		signal2=>\ADC_therm:Net_34\);
\ADC_therm:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC_therm:Net_690\, \ADC_therm:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC_therm:Net_20\);
\ADC_therm:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>12)
	PORT MAP(aclock=>\ADC_therm:Net_488\,
		vplus=>Net_16140,
		vminus=>\ADC_therm:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC_therm:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC_therm:Net_93\,
		ext_pin_1=>\ADC_therm:Net_573\,
		ext_pin_2=>\ADC_therm:Net_41\,
		ext_vssa=>\ADC_therm:Net_109\,
		qtz_ref=>\ADC_therm:Net_677\,
		dec_clock=>\ADC_therm:aclock\,
		mod_dat=>(\ADC_therm:mod_dat_3\, \ADC_therm:mod_dat_2\, \ADC_therm:mod_dat_1\, \ADC_therm:mod_dat_0\),
		dout_udb=>(\ADC_therm:Net_245_7\, \ADC_therm:Net_245_6\, \ADC_therm:Net_245_5\, \ADC_therm:Net_245_4\,
			\ADC_therm:Net_245_3\, \ADC_therm:Net_245_2\, \ADC_therm:Net_245_1\, \ADC_therm:Net_245_0\));
\ADC_therm:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_therm:Net_352\);
\ADC_therm:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_therm:Net_109\,
		signal2=>\ADC_therm:Net_352\);
\ADC_therm:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"869fc62f-9c1d-4040-b670-5167c47d98b3/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_therm:Net_93\,
		dig_domain_out=>open);
\ADC_therm:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_therm:Net_257\);
\ADC_therm:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_therm:Net_249\);
\ADC_therm:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_therm:Net_41\,
		signal2=>\ADC_therm:Net_257\);
\ADC_therm:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_therm:Net_573\,
		signal2=>\ADC_therm:Net_249\);
\ADC_therm:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_therm:Net_520\,
		signal2=>\ADC_therm:Net_20\);
\ADC_therm:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"869fc62f-9c1d-4040-b670-5167c47d98b3/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"526592943.654555",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_therm:Net_488\,
		dig_domain_out=>open);
\ADC_therm:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_therm:aclock\,
		mod_dat=>(\ADC_therm:mod_dat_3\, \ADC_therm:mod_dat_2\, \ADC_therm:mod_dat_1\, \ADC_therm:mod_dat_0\),
		ext_start=>tmpOE__GD2A_net_0,
		mod_reset=>\ADC_therm:mod_reset\,
		interrupt=>Net_16145);
PWMA_init_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>pwm_reset,
		trq=>zero,
		nrq=>Net_14937);
Clock_10:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c9241941-8179-495c-92a9-8de1b4fdbb9d",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_13578,
		dig_domain_out=>open);
\PWMA:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_13578,
		kill=>zero,
		enable=>tmpOE__GD2A_net_0,
		capture=>zero,
		timer_reset=>Net_13576,
		tc=>\PWMA:Net_63\,
		compare=>Net_12291,
		interrupt=>\PWMA:Net_54\);
GD1B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0ee38e66-4293-4d64-b304-31655fd93ab0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>Net_16498,
		fb=>(tmpFB_0__GD1B_net_0),
		analog=>(open),
		io=>(tmpIO_0__GD1B_net_0),
		siovref=>(tmpSIOVREF__GD1B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GD1B_net_0);
Vin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"958e9411-0a95-4df9-865e-f68273cf2d90",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vin_net_0),
		analog=>Net_13948,
		io=>(tmpIO_0__Vin_net_0),
		siovref=>(tmpSIOVREF__Vin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vin_net_0);
\CT1_dac:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_19336,
		iout=>\CT1_dac:Net_77\);
\CT1_dac:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\CT1_dac:Net_77\);
\ZCD_counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_13313,
		enable=>tmpOE__GD2A_net_0,
		clock_out=>\ZCD_counter:CounterUDB:ClockOutFromEnBlock\);
\ZCD_counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_13313,
		enable=>tmpOE__GD2A_net_0,
		clock_out=>\ZCD_counter:CounterUDB:Clk_Ctl_i\);
\ZCD_counter:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ZCD_counter:CounterUDB:Clk_Ctl_i\,
		control=>(\ZCD_counter:CounterUDB:control_7\, \ZCD_counter:CounterUDB:control_6\, \ZCD_counter:CounterUDB:control_5\, \ZCD_counter:CounterUDB:control_4\,
			\ZCD_counter:CounterUDB:control_3\, \ZCD_counter:CounterUDB:control_2\, \ZCD_counter:CounterUDB:control_1\, \ZCD_counter:CounterUDB:control_0\));
\ZCD_counter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>pwm_reset,
		clock=>\ZCD_counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\ZCD_counter:CounterUDB:status_6\, \ZCD_counter:CounterUDB:status_5\, zero, \ZCD_counter:CounterUDB:underflow_status\,
			zero, \ZCD_counter:CounterUDB:status_1\, \ZCD_counter:CounterUDB:status_0\),
		interrupt=>\ZCD_counter:Net_43\);
\ZCD_counter:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\ZCD_counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \ZCD_counter:CounterUDB:count_enable\, pwm_reset),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\ZCD_counter:CounterUDB:per_equal\,
		cl0=>\ZCD_counter:CounterUDB:nc42\,
		z0=>\ZCD_counter:CounterUDB:status_1\,
		ff0=>\ZCD_counter:CounterUDB:per_FF\,
		ce1=>\ZCD_counter:CounterUDB:cmp_equal\,
		cl1=>\ZCD_counter:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\ZCD_counter:CounterUDB:status_6\,
		f0_blk_stat=>\ZCD_counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_12:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8204e745-59df-46ec-be6a-a62ffee0ed52",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_17557,
		dig_domain_out=>open);
ZCDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
		drive_mode=>"011",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ZCDA_net_0),
		analog=>Net_17559,
		io=>(tmpIO_0__ZCDA_net_0),
		siovref=>(tmpSIOVREF__ZCDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ZCDA_net_0);
\ZCD_compA:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_17559,
		vminus=>Net_12529,
		clock=>Net_17557,
		clk_udb=>Net_17557,
		cmpout=>Net_18015);
PSBINIT_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>FB_STABLE,
		trq=>zero,
		nrq=>Net_13152);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0e7954a6-2e5f-476a-9c56-6bc09bc35a57",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_13596,
		dig_domain_out=>open);
DEBUG_ILIM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7032b027-bddc-4ad3-a771-6f617c94d2f5",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(NOT_interrupter),
		y=>(zero),
		fb=>(tmpFB_0__DEBUG_ILIM_net_0),
		analog=>Net_19352,
		io=>(tmpIO_0__DEBUG_ILIM_net_0),
		siovref=>(tmpSIOVREF__DEBUG_ILIM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DEBUG_ILIM_net_0);
Clock_7:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ccadcb09-697a-4b08-b9e4-a4927ff6d1d2",
		source_clock_id=>"dc27b8b9-db6f-4d7c-8c06-e4100a97aaf7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_11960,
		dig_domain_out=>open);
\UART:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_15573);
\UART:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_15574);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_29,
		enable=>tmpOE__GD2A_net_0,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>Net_15573);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>tmpOE__GD2A_net_0,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_15574);
\USBUART_1:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1010\);
\USBUART_1:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dm_net_0\),
		analog=>\USBUART_1:Net_597\,
		io=>(\USBUART_1:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>\USBUART_1:tmpINTERRUPT_0__Dm_net_0\);
\USBUART_1:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dp_net_0\),
		analog=>\USBUART_1:Net_1000\,
		io=>(\USBUART_1:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>\USBUART_1:Net_1010\);
\USBUART_1:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART_1:Net_1000\,
		dm=>\USBUART_1:Net_597\,
		sof_int=>Net_19645,
		arb_int=>\USBUART_1:Net_1889\,
		usb_int=>\USBUART_1:Net_1876\,
		ept_int=>(\USBUART_1:ep_int_8\, \USBUART_1:ep_int_7\, \USBUART_1:ep_int_6\, \USBUART_1:ep_int_5\,
			\USBUART_1:ep_int_4\, \USBUART_1:ep_int_3\, \USBUART_1:ep_int_2\, \USBUART_1:ep_int_1\,
			\USBUART_1:ep_int_0\),
		ord_int=>\USBUART_1:Net_95\,
		dma_req=>(\USBUART_1:dma_request_7\, \USBUART_1:dma_request_6\, \USBUART_1:dma_request_5\, \USBUART_1:dma_request_4\,
			\USBUART_1:dma_request_3\, \USBUART_1:dma_request_2\, \USBUART_1:dma_request_1\, \USBUART_1:dma_request_0\),
		dma_termin=>\USBUART_1:dma_terminate\);
\USBUART_1:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_3\);
\USBUART_1:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_2\);
\USBUART_1:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_1\);
\USBUART_1:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_0\);
\USBUART_1:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1876\);
\USBUART_1:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1889\);
\USBUART_1:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_19645);
\Opamp_2:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_19336,
		vminus=>\Opamp_2:Net_29\,
		vout=>Net_19349);
\Opamp_2:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Opamp_2:Net_29\,
		signal2=>Net_19349);
\Opamp_1:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_18375,
		vminus=>\Opamp_1:Net_29\,
		vout=>Net_18669);
\Opamp_1:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Opamp_1:Net_29\,
		signal2=>Net_19224);
\Amux_Ctrl:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Amux_Ctrl:control_7\, \Amux_Ctrl:control_6\, \Amux_Ctrl:control_5\, \Amux_Ctrl:control_4\,
			\Amux_Ctrl:control_3\, \Amux_Ctrl:control_2\, Net_12420_1, Net_12420_0));
uart_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_15574);
uart_tx:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_15573);
Clock_27:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7159a247-f5a3-4208-aa64-8bddb4a09ead",
		source_clock_id=>"012181c5-1250-4b1e-aee8-997819e3233e",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_12177,
		dig_domain_out=>open);
isr_midi:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_14813);
UART_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"23335026-c143-4db3-88f4-177b0a94ff62",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>4,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_29,
		dig_domain_out=>open);
\no_fb_reg:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>Net_14952,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, no_fb));
Clock_22:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"91192af0-e9e1-4fdb-b165-180d2302cfe9",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_14952,
		dig_domain_out=>open);
Vdriver:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9ddc42ab-facd-495c-962a-8d45bfc4862c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vdriver_net_0),
		analog=>Net_15063,
		io=>(tmpIO_0__Vdriver_net_0),
		siovref=>(tmpSIOVREF__Vdriver_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vdriver_net_0);
Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3a960253-138e-4757-af7c-c31e478282fd",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>Net_820,
		analog=>(open),
		io=>(tmpIO_0__Rx_net_0),
		siovref=>(tmpSIOVREF__Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_net_0);
Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a4c246a0-55f8-4012-a160-95210e380870",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>Net_16389,
		fb=>(tmpFB_0__Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_net_0),
		siovref=>(tmpSIOVREF__Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_net_0);
\IVO:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\IVO:control_7\, \IVO:control_6\, \IVO:control_5\, \IVO:control_4\,
			\IVO:control_3\, ivo_led, Net_16919, Net_412));
Relay3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"549a4e41-b717-44bb-b13e-c01052667238",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>Net_16816,
		fb=>(tmpFB_0__Relay3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Relay3_net_0),
		siovref=>(tmpSIOVREF__Relay3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Relay3_net_0);
Relay4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7be81f30-0a4e-48ab-ac8f-aba3ac57abb0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>Net_16817,
		fb=>(tmpFB_0__Relay4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Relay4_net_0),
		siovref=>(tmpSIOVREF__Relay4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Relay4_net_0);
Clock_18:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c014f397-80b7-4f16-b3ef-43b8ae67a664",
		source_clock_id=>"",
		divisor=>0,
		period=>"125000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_14813,
		dig_domain_out=>open);
\interrupterTimebase:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_19106,
		enable=>tmpOE__GD2A_net_0,
		clock_out=>\interrupterTimebase:CounterUDB:ClockOutFromEnBlock\);
\interrupterTimebase:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_19106,
		enable=>tmpOE__GD2A_net_0,
		clock_out=>\interrupterTimebase:CounterUDB:Clk_Ctl_i\);
\interrupterTimebase:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\interrupterTimebase:CounterUDB:Clk_Ctl_i\,
		control=>(\interrupterTimebase:CounterUDB:control_7\, \interrupterTimebase:CounterUDB:control_6\, \interrupterTimebase:CounterUDB:control_5\, \interrupterTimebase:CounterUDB:control_4\,
			\interrupterTimebase:CounterUDB:control_3\, \interrupterTimebase:CounterUDB:control_2\, \interrupterTimebase:CounterUDB:control_1\, \interrupterTimebase:CounterUDB:control_0\));
\interrupterTimebase:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\interrupterTimebase:CounterUDB:ClockOutFromEnBlock\,
		status=>(\interrupterTimebase:CounterUDB:status_6\, \interrupterTimebase:CounterUDB:status_5\, zero, zero,
			\interrupterTimebase:CounterUDB:status_2\, \interrupterTimebase:CounterUDB:status_1\, \interrupterTimebase:CounterUDB:status_0\),
		interrupt=>Net_19152);
\interrupterTimebase:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\interrupterTimebase:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__GD2A_net_0, \interrupterTimebase:CounterUDB:count_enable\, Net_16248),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\interrupterTimebase:CounterUDB:nc26\,
		cl0=>\interrupterTimebase:CounterUDB:nc29\,
		z0=>\interrupterTimebase:CounterUDB:nc7\,
		ff0=>\interrupterTimebase:CounterUDB:nc15\,
		ce1=>\interrupterTimebase:CounterUDB:nc8\,
		cl1=>\interrupterTimebase:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\interrupterTimebase:CounterUDB:nc38\,
		f0_blk_stat=>\interrupterTimebase:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\interrupterTimebase:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\interrupterTimebase:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\interrupterTimebase:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\interrupterTimebase:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq0_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt0_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero0_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff0_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cap0_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\interrupterTimebase:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\interrupterTimebase:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\interrupterTimebase:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__GD2A_net_0, \interrupterTimebase:CounterUDB:count_enable\, Net_16248),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\interrupterTimebase:CounterUDB:nc25\,
		cl0=>\interrupterTimebase:CounterUDB:nc28\,
		z0=>\interrupterTimebase:CounterUDB:nc2\,
		ff0=>\interrupterTimebase:CounterUDB:nc14\,
		ce1=>\interrupterTimebase:CounterUDB:nc4\,
		cl1=>\interrupterTimebase:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\interrupterTimebase:CounterUDB:nc37\,
		f0_blk_stat=>\interrupterTimebase:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\interrupterTimebase:CounterUDB:sC32:counterdp:carry0\,
		co=>\interrupterTimebase:CounterUDB:sC32:counterdp:carry1\,
		sir=>\interrupterTimebase:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\interrupterTimebase:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\interrupterTimebase:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\interrupterTimebase:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\interrupterTimebase:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\interrupterTimebase:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq0_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq1_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt0_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt1_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero0_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero1_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff0_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff1_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cap0_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cap1_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\interrupterTimebase:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\interrupterTimebase:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\interrupterTimebase:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\interrupterTimebase:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__GD2A_net_0, \interrupterTimebase:CounterUDB:count_enable\, Net_16248),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\interrupterTimebase:CounterUDB:nc24\,
		cl0=>\interrupterTimebase:CounterUDB:nc27\,
		z0=>\interrupterTimebase:CounterUDB:nc1\,
		ff0=>\interrupterTimebase:CounterUDB:nc13\,
		ce1=>\interrupterTimebase:CounterUDB:nc3\,
		cl1=>\interrupterTimebase:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\interrupterTimebase:CounterUDB:nc36\,
		f0_blk_stat=>\interrupterTimebase:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\interrupterTimebase:CounterUDB:sC32:counterdp:carry1\,
		co=>\interrupterTimebase:CounterUDB:sC32:counterdp:carry2\,
		sir=>\interrupterTimebase:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\interrupterTimebase:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\interrupterTimebase:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\interrupterTimebase:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\interrupterTimebase:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\interrupterTimebase:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq1_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq2_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt1_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt2_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero1_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero2_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff1_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff2_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cap1_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cap2_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\interrupterTimebase:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\interrupterTimebase:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\interrupterTimebase:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\interrupterTimebase:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__GD2A_net_0, \interrupterTimebase:CounterUDB:count_enable\, Net_16248),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\interrupterTimebase:CounterUDB:per_equal\,
		cl0=>\interrupterTimebase:CounterUDB:nc45\,
		z0=>\interrupterTimebase:CounterUDB:status_1\,
		ff0=>\interrupterTimebase:CounterUDB:per_FF\,
		ce1=>\interrupterTimebase:CounterUDB:cmp_equal\,
		cl1=>\interrupterTimebase:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\interrupterTimebase:CounterUDB:status_6\,
		f0_blk_stat=>\interrupterTimebase:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\interrupterTimebase:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\interrupterTimebase:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\interrupterTimebase:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\interrupterTimebase:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq2_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt2_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero2_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff2_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\interrupterTimebase:CounterUDB:sC32:counterdp:cap2_1\, \interrupterTimebase:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\interrupterTimebase:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
ADC_DMA_peak:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_17282,
		trq=>zero,
		nrq=>Net_19521);
\ADC_peak:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_peak:Net_248\,
		signal2=>\ADC_peak:Net_235\);
\ADC_peak:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_17282);
\ADC_peak:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6533b513-81b1-46af-8e19-d98fd9cc0e1c/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"555555555.555556",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_peak:Net_385\,
		dig_domain_out=>\ADC_peak:Net_381\);
\ADC_peak:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_18375,
		vminus=>\ADC_peak:Net_126\,
		ext_pin=>\ADC_peak:Net_215\,
		vrefhi_out=>\ADC_peak:Net_257\,
		vref=>\ADC_peak:Net_248\,
		clock=>\ADC_peak:Net_385\,
		pump_clock=>\ADC_peak:Net_385\,
		sof_udb=>NOT_interrupter,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_peak:Net_252\,
		next_out=>Net_19529,
		data_out=>(\ADC_peak:Net_207_11\, \ADC_peak:Net_207_10\, \ADC_peak:Net_207_9\, \ADC_peak:Net_207_8\,
			\ADC_peak:Net_207_7\, \ADC_peak:Net_207_6\, \ADC_peak:Net_207_5\, \ADC_peak:Net_207_4\,
			\ADC_peak:Net_207_3\, \ADC_peak:Net_207_2\, \ADC_peak:Net_207_1\, \ADC_peak:Net_207_0\),
		eof_udb=>Net_17282);
\ADC_peak:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_peak:Net_215\,
		signal2=>\ADC_peak:Net_210\);
\ADC_peak:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6533b513-81b1-46af-8e19-d98fd9cc0e1c/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(\ADC_peak:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_peak:Net_210\,
		io=>(\ADC_peak:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_peak:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>\ADC_peak:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_peak:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_peak:Net_126\,
		signal2=>\ADC_peak:Net_149\);
\ADC_peak:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_peak:Net_209\);
\ADC_peak:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_peak:Net_257\,
		signal2=>\ADC_peak:Net_149\);
\ADC_peak:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_peak:Net_255\);
\ADC_peak:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_peak:Net_235\);
\ADC_peak:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_peak:Net_368\);
Clock_26:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d4f70a33-65bf-48ae-b1f0-55da60cff3ae",
		source_clock_id=>"97f2886a-ce12-41ec-9235-4fcae7338608",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_19113,
		dig_domain_out=>open);
Ext_Interrupter:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>Net_16104,
		analog=>(open),
		io=>(tmpIO_0__Ext_Interrupter_net_0),
		siovref=>(tmpSIOVREF__Ext_Interrupter_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Ext_Interrupter_net_0);
interrupterIRQ:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_19152);
Clock_30:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6badc0c0-7f4d-4284-8a50-c9247882e22d",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_19106,
		dig_domain_out=>open);
SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_16477,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_16478,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
\I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C:Net_697\);
\I2C:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C:bus_clk\,
		scl_in=>\I2C:Net_1109_0\,
		sda_in=>\I2C:Net_1109_1\,
		scl_out=>\I2C:Net_643_0\,
		sda_out=>\I2C:sda_x_wire\,
		interrupt=>\I2C:Net_697\);
\I2C:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C:bus_clk\,
		dig_domain_out=>open);
\I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C:Net_643_0\,
		oe=>tmpOE__GD2A_net_0,
		y=>Net_16478,
		yfb=>\I2C:Net_1109_0\);
\I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C:sda_x_wire\,
		oe=>tmpOE__GD2A_net_0,
		y=>Net_16477,
		yfb=>\I2C:Net_1109_1\);
\Sync_1:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_16489,
		sc_in=>Net_16488,
		sc_out=>Net_16490);
\Sync_2:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_16496,
		sc_in=>Net_16497,
		sc_out=>Net_16498);
\Sync_3:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_16499,
		sc_in=>Net_16500,
		sc_out=>Net_16501);
\Sync_4:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_16502,
		sc_in=>Net_16503,
		sc_out=>Net_16504);
Clock_16:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"dd1f8d33-c082-4949-980a-5f232e3052d2",
		source_clock_id=>"97f2886a-ce12-41ec-9235-4fcae7338608",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_16489,
		dig_domain_out=>open);
Clock_21:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"582c8f76-1fcd-47fd-a09a-3eb8599e0153",
		source_clock_id=>"97f2886a-ce12-41ec-9235-4fcae7338608",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_16496,
		dig_domain_out=>open);
Clock_23:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d02c478c-4467-4072-9011-5b4174957a73",
		source_clock_id=>"97f2886a-ce12-41ec-9235-4fcae7338608",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_16499,
		dig_domain_out=>open);
Clock_24:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7a4cb09b-ca22-402c-adff-188d9332de55",
		source_clock_id=>"97f2886a-ce12-41ec-9235-4fcae7338608",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_16502,
		dig_domain_out=>open);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_16546);
\OnTimeCounter:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_16573,
		enable=>tmpOE__GD2A_net_0,
		clock_out=>\OnTimeCounter:TimerUDB:ClockOutFromEnBlock\);
\OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_16573,
		enable=>tmpOE__GD2A_net_0,
		clock_out=>\OnTimeCounter:TimerUDB:Clk_Ctl_i\);
\OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\OnTimeCounter:TimerUDB:Clk_Ctl_i\,
		control=>(\OnTimeCounter:TimerUDB:control_7\, \OnTimeCounter:TimerUDB:control_6\, \OnTimeCounter:TimerUDB:control_5\, \OnTimeCounter:TimerUDB:control_4\,
			\OnTimeCounter:TimerUDB:control_3\, \OnTimeCounter:TimerUDB:control_2\, \OnTimeCounter:TimerUDB:control_1\, \OnTimeCounter:TimerUDB:control_0\));
\OnTimeCounter:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\OnTimeCounter:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \OnTimeCounter:TimerUDB:status_3\,
			\OnTimeCounter:TimerUDB:status_2\, zero, \OnTimeCounter:TimerUDB:status_tc\),
		interrupt=>\OnTimeCounter:Net_55\);
\OnTimeCounter:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OnTimeCounter:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \OnTimeCounter:TimerUDB:control_7\, \OnTimeCounter:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OnTimeCounter:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OnTimeCounter:TimerUDB:nc6\,
		f0_blk_stat=>\OnTimeCounter:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\OnTimeCounter:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\OnTimeCounter:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\OnTimeCounter:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\OnTimeCounter:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_eq0_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_lt0_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_zero0_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_ff0_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cap0_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\OnTimeCounter:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\OnTimeCounter:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OnTimeCounter:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \OnTimeCounter:TimerUDB:control_7\, \OnTimeCounter:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OnTimeCounter:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OnTimeCounter:TimerUDB:nc5\,
		f0_blk_stat=>\OnTimeCounter:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\OnTimeCounter:TimerUDB:sT24:timerdp:carry0\,
		co=>\OnTimeCounter:TimerUDB:sT24:timerdp:carry1\,
		sir=>\OnTimeCounter:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\OnTimeCounter:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\OnTimeCounter:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\OnTimeCounter:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\OnTimeCounter:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\OnTimeCounter:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_eq0_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_eq1_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_lt0_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_lt1_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_zero0_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_zero1_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_ff0_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_ff1_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cap0_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cap1_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\OnTimeCounter:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\OnTimeCounter:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\OnTimeCounter:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OnTimeCounter:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \OnTimeCounter:TimerUDB:control_7\, \OnTimeCounter:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OnTimeCounter:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OnTimeCounter:TimerUDB:status_3\,
		f0_blk_stat=>\OnTimeCounter:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\OnTimeCounter:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\OnTimeCounter:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\OnTimeCounter:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\OnTimeCounter:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_eq1_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_lt1_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_zero1_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cmp_ff1_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\OnTimeCounter:TimerUDB:sT24:timerdp:cap1_1\, \OnTimeCounter:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\OnTimeCounter:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_25:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0fbd026-c2e1-4d12-9bfd-597878413823",
		source_clock_id=>"dc27b8b9-db6f-4d7c-8c06-e4100a97aaf7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_16585,
		dig_domain_out=>open);
\temp_pwm:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_16808,
		enable=>tmpOE__GD2A_net_0,
		clock_out=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\);
\temp_pwm:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		control=>(\temp_pwm:PWMUDB:control_7\, \temp_pwm:PWMUDB:control_6\, \temp_pwm:PWMUDB:control_5\, \temp_pwm:PWMUDB:control_4\,
			\temp_pwm:PWMUDB:control_3\, \temp_pwm:PWMUDB:control_2\, \temp_pwm:PWMUDB:control_1\, \temp_pwm:PWMUDB:control_0\));
\temp_pwm:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \temp_pwm:PWMUDB:status_5\, zero, \temp_pwm:PWMUDB:status_3\,
			\temp_pwm:PWMUDB:status_2\, \temp_pwm:PWMUDB:status_1\, \temp_pwm:PWMUDB:status_0\),
		interrupt=>\temp_pwm:Net_55\);
\temp_pwm:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\temp_pwm:PWMUDB:tc_i\, \temp_pwm:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\temp_pwm:PWMUDB:cmp1_eq\,
		cl0=>\temp_pwm:PWMUDB:cmp1_less\,
		z0=>\temp_pwm:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\temp_pwm:PWMUDB:cmp2_eq\,
		cl1=>\temp_pwm:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\temp_pwm:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\temp_pwm:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_28:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c2f7d5d5-9c6f-48ac-bf91-ee7a718ea040",
		source_clock_id=>"dc27b8b9-db6f-4d7c-8c06-e4100a97aaf7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_16808,
		dig_domain_out=>open);
digipot_clk:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__digipot_clk_net_0),
		analog=>(open),
		io=>(tmpIO_0__digipot_clk_net_0),
		siovref=>(tmpSIOVREF__digipot_clk_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__digipot_clk_net_0);
digipot_data:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"42a69613-7e63-4dba-a260-65eb97f2b91b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__digipot_data_net_0),
		analog=>(open),
		io=>(tmpIO_0__digipot_data_net_0),
		siovref=>(tmpSIOVREF__digipot_data_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__digipot_data_net_0);
digipot_ncs:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"411f99db-5ed2-4369-9793-9bae11298441",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__digipot_ncs_net_0),
		analog=>(open),
		io=>(tmpIO_0__digipot_ncs_net_0),
		siovref=>(tmpSIOVREF__digipot_ncs_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__digipot_ncs_net_0);
dcdc_ena:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"64771f96-2472-47b5-997d-0adfb7ac011f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>(tmpFB_0__dcdc_ena_net_0),
		analog=>(open),
		io=>(tmpIO_0__dcdc_ena_net_0),
		siovref=>(tmpSIOVREF__dcdc_ena_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__dcdc_ena_net_0);
ZCD_Debug:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4107d955-094b-44ec-b878-732d04118082",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>Net_18966,
		fb=>(tmpFB_0__ZCD_Debug_net_0),
		analog=>(open),
		io=>(tmpIO_0__ZCD_Debug_net_0),
		siovref=>(tmpSIOVREF__ZCD_Debug_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ZCD_Debug_net_0);
\CT1_comp:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>CT1sig,
		vminus=>Net_19336,
		clock=>Net_18482,
		clk_udb=>Net_18482,
		cmpout=>Net_19634);
\Sample_Hold_1:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>\Sample_Hold_1:Net_105\,
		vin=>CT1sig,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>Net_13720,
		modout_sync=>\Sample_Hold_1:Net_56\,
		vout=>Net_18375);
\Sample_Hold_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Sample_Hold_1:Net_105\,
		signal2=>\Sample_Hold_1:Net_104\);
\Sample_Hold_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\Sample_Hold_1:Net_104\);
\Comp_1:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>CT1sig,
		vminus=>Net_18375,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>\Comp_1:Net_1\);
Clock_20:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"12fe4ca2-916d-4a16-ab35-8c017aa389c8",
		source_clock_id=>"97f2886a-ce12-41ec-9235-4fcae7338608",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_19642,
		dig_domain_out=>open);
button_input:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eaff527f-e225-457d-a43e-93a6be746f44",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GD2A_net_0),
		y=>(zero),
		fb=>Net_19647,
		analog=>(open),
		io=>(tmpIO_0__button_input_net_0),
		siovref=>(tmpSIOVREF__button_input_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GD2A_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GD2A_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__button_input_net_0);
cydff_11:cy_dsrff
	PORT MAP(d=>zero,
		s=>Net_16264,
		r=>zero,
		clk=>Net_13297,
		q=>cydff_11);
cydff_5:cy_dsrff
	PORT MAP(d=>FSsync,
		s=>zero,
		r=>pwm_reset,
		clk=>ST,
		q=>Net_12937);
cydff_1:cy_dsrff
	PORT MAP(d=>Net_11908,
		s=>zero,
		r=>pwm_reset,
		clk=>Net_13009,
		q=>Net_4423);
\interrupter1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GD2A_net_0,
		s=>zero,
		r=>int1_reset,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		q=>\interrupter1:PWMUDB:min_kill_reg\);
\interrupter1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		q=>\interrupter1:PWMUDB:prevCapture\);
\interrupter1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		q=>\interrupter1:PWMUDB:trig_last\);
\interrupter1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\interrupter1:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>int1_reset,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		q=>\interrupter1:PWMUDB:runmode_enable\);
\interrupter1:PWMUDB:trig_disable\:cy_dsrff
	PORT MAP(d=>\interrupter1:PWMUDB:trig_disable\\D\,
		s=>zero,
		r=>int1_reset,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		q=>\interrupter1:PWMUDB:trig_disable\);
\interrupter1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\interrupter1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		q=>\interrupter1:PWMUDB:sc_kill_tmp\);
\interrupter1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GD2A_net_0,
		s=>zero,
		r=>int1_reset,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		q=>\interrupter1:PWMUDB:ltch_kill_reg\);
\interrupter1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\interrupter1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>int1_reset,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		q=>\interrupter1:PWMUDB:dith_count_1\);
\interrupter1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\interrupter1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>int1_reset,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		q=>\interrupter1:PWMUDB:dith_count_0\);
\interrupter1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		q=>\interrupter1:PWMUDB:pwm_i_reg\);
\interrupter1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\interrupter1:PWMUDB:pwm1_i\,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		q=>int1);
\interrupter1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\interrupter1:PWMUDB:pwm2_i\,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		q=>\interrupter1:PWMUDB:pwm2_i_reg\);
\interrupter1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\interrupter1:PWMUDB:tc_i_reg\\D\,
		clk=>\interrupter1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_7037);
cydff_12:cy_dsrff
	PORT MAP(d=>Net_11910,
		s=>zero,
		r=>pwm_reset,
		clk=>Net_11931,
		q=>Net_12930);
cydff_7:cy_dff
	PORT MAP(d=>pre_interrupter,
		clk=>Net_11960,
		q=>cydff_7);
cydff_6:cy_dff
	PORT MAP(d=>cydff_7,
		clk=>Net_11960,
		q=>interrupter);
cydff_27:cy_dsrff
	PORT MAP(d=>tmpOE__GD2A_net_0,
		s=>zero,
		r=>ZCD_pulse,
		clk=>Net_13140,
		q=>fb_nGlitchFilter);
cydff_10:cy_dff
	PORT MAP(d=>nextOCD,
		clk=>ST,
		q=>cydff_10);
cydff_4:cy_dsrff
	PORT MAP(d=>Net_19639,
		s=>pwm_reset,
		r=>zero,
		clk=>FSsync,
		q=>Net_12965);
\FB_glitch_detect:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GD2A_net_0,
		s=>zero,
		r=>Net_12206,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:min_kill_reg\);
\FB_glitch_detect:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:prevCapture\);
\FB_glitch_detect:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:trig_last\);
\FB_glitch_detect:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\FB_glitch_detect:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>Net_12206,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:runmode_enable\);
\FB_glitch_detect:PWMUDB:trig_disable\:cy_dsrff
	PORT MAP(d=>\FB_glitch_detect:PWMUDB:trig_disable\\D\,
		s=>zero,
		r=>Net_12206,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:trig_disable\);
\FB_glitch_detect:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\FB_glitch_detect:PWMUDB:sc_kill_tmp\\D\,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:sc_kill_tmp\);
\FB_glitch_detect:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GD2A_net_0,
		s=>zero,
		r=>Net_12206,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:ltch_kill_reg\);
\FB_glitch_detect:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\FB_glitch_detect:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>Net_12206,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:dith_count_1\);
\FB_glitch_detect:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\FB_glitch_detect:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>Net_12206,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:dith_count_0\);
\FB_glitch_detect:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\FB_glitch_detect:PWMUDB:cmp1\,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:prevCompare1\);
\FB_glitch_detect:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\FB_glitch_detect:PWMUDB:cmp2_less\,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:prevCompare2\);
\FB_glitch_detect:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\FB_glitch_detect:PWMUDB:cmp1_status\,
		s=>zero,
		r=>Net_12206,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:status_0\);
\FB_glitch_detect:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\FB_glitch_detect:PWMUDB:cmp2_status\,
		s=>zero,
		r=>Net_12206,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:status_1\);
\FB_glitch_detect:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_12206,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:status_5\);
\FB_glitch_detect:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\FB_glitch_detect:PWMUDB:pwm_i\,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_12147);
\FB_glitch_detect:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:pwm1_i_reg\);
\FB_glitch_detect:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:pwm2_i_reg\);
\FB_glitch_detect:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\FB_glitch_detect:PWMUDB:status_2\,
		clk=>\FB_glitch_detect:PWMUDB:ClockOutFromEnBlock\,
		q=>\FB_glitch_detect:PWMUDB:tc_i_reg\);
cydff_17:cy_dsrff
	PORT MAP(d=>Net_13204,
		s=>zero,
		r=>pwm_reset,
		clk=>Net_13158,
		q=>cydff_17);
cy_srff_1:cy_dff
	PORT MAP(d=>cy_srff_1D,
		clk=>Net_12543,
		q=>cy_srff_1);
cydff_3:cy_dsrff
	PORT MAP(d=>nTselect,
		s=>zero,
		r=>pwm_reset,
		clk=>ST,
		q=>cydff_3);
cydff_9:cy_dsrff
	PORT MAP(d=>cydff_3,
		s=>zero,
		r=>pwm_reset,
		clk=>ST,
		q=>Tselect);
AMuxHw_1_Decoder_old_id_1:cy_dff
	PORT MAP(d=>Net_12420_1,
		clk=>Net_10576,
		q=>AMuxHw_1_Decoder_old_id_1);
AMuxHw_1_Decoder_old_id_0:cy_dff
	PORT MAP(d=>Net_12420_0,
		clk=>Net_10576,
		q=>AMuxHw_1_Decoder_old_id_0);
AMuxHw_1_Decoder_one_hot_0:cy_dff
	PORT MAP(d=>AMuxHw_1_Decoder_one_hot_0D,
		clk=>Net_10576,
		q=>AMuxHw_1_Decoder_one_hot_0);
AMuxHw_1_Decoder_one_hot_1:cy_dff
	PORT MAP(d=>AMuxHw_1_Decoder_one_hot_1D,
		clk=>Net_10576,
		q=>AMuxHw_1_Decoder_one_hot_1);
AMuxHw_1_Decoder_one_hot_2:cy_dff
	PORT MAP(d=>AMuxHw_1_Decoder_one_hot_2D,
		clk=>Net_10576,
		q=>AMuxHw_1_Decoder_one_hot_2);
AMuxHw_1_Decoder_one_hot_3:cy_dff
	PORT MAP(d=>AMuxHw_1_Decoder_one_hot_3D,
		clk=>Net_10576,
		q=>AMuxHw_1_Decoder_one_hot_3);
cydff_24:cy_dff
	PORT MAP(d=>cy_srff_1,
		clk=>Net_12191,
		q=>cydff_24);
cydff_8:cy_dff
	PORT MAP(d=>cydff_24,
		clk=>Net_12191,
		q=>Net_12256);
\ZCD_counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ZCD_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ZCD_counter:CounterUDB:prevCapture\);
\ZCD_counter:CounterUDB:disable_run_i\:cy_dff
	PORT MAP(d=>\ZCD_counter:CounterUDB:disable_run_i\\D\,
		clk=>\ZCD_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ZCD_counter:CounterUDB:disable_run_i\);
\ZCD_counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\ZCD_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ZCD_counter:CounterUDB:overflow_reg_i\);
\ZCD_counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\ZCD_counter:CounterUDB:status_1\,
		clk=>\ZCD_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ZCD_counter:CounterUDB:underflow_reg_i\);
\ZCD_counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\ZCD_counter:CounterUDB:status_1\,
		clk=>\ZCD_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_11737);
\ZCD_counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\ZCD_counter:CounterUDB:cmp_out_i\,
		clk=>\ZCD_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ZCD_counter:CounterUDB:prevCompare\);
\ZCD_counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\ZCD_counter:CounterUDB:cmp_out_i\,
		clk=>\ZCD_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ZCD_counter:CounterUDB:cmp_out_reg_i\);
\ZCD_counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>PWMB_trig,
		clk=>\ZCD_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\ZCD_counter:CounterUDB:count_stored_i\);
cydff_22:cy_dff
	PORT MAP(d=>Net_13025,
		clk=>Net_13596,
		q=>cydff_22);
cydff_16:cy_dff
	PORT MAP(d=>Net_13200,
		clk=>Net_13596,
		q=>Net_13025);
cydff_15:cy_dsrff
	PORT MAP(d=>Net_13073,
		s=>zero,
		r=>fb_nStable,
		clk=>ZCD_pulse,
		q=>Net_13092);
cydff_14:cy_dsrff
	PORT MAP(d=>tmpOE__GD2A_net_0,
		s=>zero,
		r=>pwm_reset,
		clk=>Net_13158,
		q=>Net_13204);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_15569:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>Net_15569);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
cydff_23:cy_dff
	PORT MAP(d=>Net_19636,
		clk=>ST,
		q=>cydff_23);
cy_srff_3:cy_dff
	PORT MAP(d=>cy_srff_3D,
		clk=>Net_18698,
		q=>FB_STABLE);
cydff_13:cy_dsrff
	PORT MAP(d=>zero,
		s=>Net_19634,
		r=>zero,
		clk=>Net_19331,
		q=>cydff_13);
\interrupterTimebase:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\interrupterTimebase:CounterUDB:ClockOutFromEnBlock\,
		q=>\interrupterTimebase:CounterUDB:prevCapture\);
\interrupterTimebase:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\interrupterTimebase:CounterUDB:per_equal\,
		clk=>\interrupterTimebase:CounterUDB:ClockOutFromEnBlock\,
		q=>\interrupterTimebase:CounterUDB:overflow_reg_i\);
\interrupterTimebase:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\interrupterTimebase:CounterUDB:ClockOutFromEnBlock\,
		q=>\interrupterTimebase:CounterUDB:underflow_reg_i\);
\interrupterTimebase:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\interrupterTimebase:CounterUDB:per_equal\,
		clk=>\interrupterTimebase:CounterUDB:ClockOutFromEnBlock\,
		q=>\interrupterTimebase:CounterUDB:tc_reg_i\);
\interrupterTimebase:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\interrupterTimebase:CounterUDB:cmp_out_i\,
		clk=>\interrupterTimebase:CounterUDB:ClockOutFromEnBlock\,
		q=>\interrupterTimebase:CounterUDB:prevCompare\);
\interrupterTimebase:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\interrupterTimebase:CounterUDB:cmp_out_i\,
		clk=>\interrupterTimebase:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_16248);
\interrupterTimebase:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_19113,
		clk=>\interrupterTimebase:CounterUDB:ClockOutFromEnBlock\,
		q=>\interrupterTimebase:CounterUDB:count_stored_i\);
cydff_30:cy_dsrff
	PORT MAP(d=>tmpOE__GD2A_net_0,
		s=>zero,
		r=>pwm_reset,
		clk=>Net_19634,
		q=>Net_16894);
\OnTimeCounter:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\OnTimeCounter:TimerUDB:ClockOutFromEnBlock\,
		q=>\OnTimeCounter:TimerUDB:capture_last\);
\OnTimeCounter:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\OnTimeCounter:TimerUDB:status_tc\,
		clk=>\OnTimeCounter:TimerUDB:ClockOutFromEnBlock\,
		q=>\OnTimeCounter:TimerUDB:tc_reg_i\);
\OnTimeCounter:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\OnTimeCounter:TimerUDB:control_7\,
		clk=>\OnTimeCounter:TimerUDB:ClockOutFromEnBlock\,
		q=>\OnTimeCounter:TimerUDB:hwEnable_reg\);
\OnTimeCounter:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\OnTimeCounter:TimerUDB:ClockOutFromEnBlock\,
		q=>\OnTimeCounter:TimerUDB:capture_out_reg_i\);
\temp_pwm:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GD2A_net_0,
		s=>zero,
		r=>zero,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:min_kill_reg\);
\temp_pwm:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:prevCapture\);
\temp_pwm:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:trig_last\);
\temp_pwm:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\temp_pwm:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:runmode_enable\);
\temp_pwm:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\temp_pwm:PWMUDB:sc_kill_tmp\\D\,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:sc_kill_tmp\);
\temp_pwm:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GD2A_net_0,
		s=>zero,
		r=>zero,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:ltch_kill_reg\);
\temp_pwm:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\temp_pwm:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:dith_count_1\);
\temp_pwm:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\temp_pwm:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:dith_count_0\);
\temp_pwm:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\temp_pwm:PWMUDB:cmp1_less\,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:prevCompare1\);
\temp_pwm:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\temp_pwm:PWMUDB:cmp2_less\,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:prevCompare2\);
\temp_pwm:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\temp_pwm:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:status_0\);
\temp_pwm:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\temp_pwm:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:status_1\);
\temp_pwm:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:status_5\);
\temp_pwm:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:pwm_i_reg\);
\temp_pwm:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\temp_pwm:PWMUDB:pwm1_i\,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_16816);
\temp_pwm:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\temp_pwm:PWMUDB:pwm2_i\,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_16817);
\temp_pwm:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\temp_pwm:PWMUDB:status_2\,
		clk=>\temp_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\temp_pwm:PWMUDB:tc_i_reg\);
cydff_19:cy_dsrff
	PORT MAP(d=>fb_nStable,
		s=>pwm_reset,
		r=>zero,
		clk=>Net_18966,
		q=>cydff_19);
cydff_18:cy_dsrff
	PORT MAP(d=>tmpOE__GD2A_net_0,
		s=>zero,
		r=>Net_18750,
		clk=>Net_18735,
		q=>Net_18729);
cydff_2:cy_dsrff
	PORT MAP(d=>tmpOE__GD2A_net_0,
		s=>zero,
		r=>fb_nStable,
		clk=>ZCD_pulse,
		q=>Net_13073);
cydff_21:cy_dff
	PORT MAP(d=>cydff_19,
		clk=>Net_18980,
		q=>cydff_21);
cydff_20:cy_dff
	PORT MAP(d=>cydff_21,
		clk=>Net_18980,
		q=>Net_18873);
cy_srff_2:cy_dff
	PORT MAP(d=>cy_srff_2D,
		clk=>Net_19523,
		q=>Net_13728);
cydff_25:cy_dff
	PORT MAP(d=>Net_19638,
		clk=>ST,
		q=>cydff_25);
cydff_26:cy_dff
	PORT MAP(d=>cydff_23,
		clk=>Net_19642,
		q=>Net_19641);

END R_T_L;
