0.6
2019.2
Dec  5 2019
05:06:03
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sim_1/new/tb_mips_extented.v,1586771147,verilog,,,,tb_mips_extended,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sim_1/new/tb_mips_top.v,1586764565,verilog,,,,tb_mips_top,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/adder.v,1586764565,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/alu.v,,adder,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/alu.v,1586764565,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/auxdec.v,,alu,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/auxdec.v,1586771351,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/controlunit.v,,auxdec,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/controlunit.v,1586764565,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/datapath.v,,controlunit,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/datapath.v,1586769785,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/dreg.v,,datapath,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/dmem.v,1586764565,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/dreg.v,,dmem,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/dreg.v,1586764565,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/maindec.v,,dreg,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/imem.v,1586764565,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/maindec.v,,imem,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/maindec.v,1586768580,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mips.v,,maindec,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mips.v,1586764753,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/multiplier.v,,mips,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mips_top.v,1586764565,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/multiplier.v,,mips_top,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/multiplier.v,1586764565,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux2.v,,multiplier,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux2.v,1586764565,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux3.v,,mux2,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux3.v,1586764565,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux6.v,,mux3,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/mux6.v,1586765890,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/regfile.v,,mux6,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/regfile.v,1586764565,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/shifter.v,,regfile,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/shifter.v,1586768885,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/signext.v,,shifter,,,,,,,,
C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sources_1/new/signext.v,1586764565,verilog,,C:/Users/thoma/Vivado/Single-Cycle-MIPS-Processor-FPGA/mips_processor.srcs/sim_1/new/tb_mips_extented.v,,signext,,,,,,,,
