
Byggern_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001ae  00800200  00001bb6  00001c4a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001bb6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000047  008003ae  008003ae  00001df8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001df8  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000318  00000000  00000000  00001e54  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000028ba  00000000  00000000  0000216c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001000  00000000  00000000  00004a26  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001a3c  00000000  00000000  00005a26  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000006f4  00000000  00000000  00007464  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000a1b  00000000  00000000  00007b58  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000131b  00000000  00000000  00008573  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000298  00000000  00000000  0000988e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	40 c4       	rjmp	.+2176   	; 0x8c6 <__vector_17>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8e c6       	rjmp	.+3356   	; 0xdba <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f8 06       	cpc	r15, r24
      e6:	4a 07       	cpc	r20, r26
      e8:	4a 07       	cpc	r20, r26
      ea:	4a 07       	cpc	r20, r26
      ec:	4a 07       	cpc	r20, r26
      ee:	4a 07       	cpc	r20, r26
      f0:	4a 07       	cpc	r20, r26
      f2:	4a 07       	cpc	r20, r26
      f4:	f8 06       	cpc	r15, r24
      f6:	4a 07       	cpc	r20, r26
      f8:	4a 07       	cpc	r20, r26
      fa:	4a 07       	cpc	r20, r26
      fc:	4a 07       	cpc	r20, r26
      fe:	4a 07       	cpc	r20, r26
     100:	4a 07       	cpc	r20, r26
     102:	4a 07       	cpc	r20, r26
     104:	fa 06       	cpc	r15, r26
     106:	4a 07       	cpc	r20, r26
     108:	4a 07       	cpc	r20, r26
     10a:	4a 07       	cpc	r20, r26
     10c:	4a 07       	cpc	r20, r26
     10e:	4a 07       	cpc	r20, r26
     110:	4a 07       	cpc	r20, r26
     112:	4a 07       	cpc	r20, r26
     114:	4a 07       	cpc	r20, r26
     116:	4a 07       	cpc	r20, r26
     118:	4a 07       	cpc	r20, r26
     11a:	4a 07       	cpc	r20, r26
     11c:	4a 07       	cpc	r20, r26
     11e:	4a 07       	cpc	r20, r26
     120:	4a 07       	cpc	r20, r26
     122:	4a 07       	cpc	r20, r26
     124:	fa 06       	cpc	r15, r26
     126:	4a 07       	cpc	r20, r26
     128:	4a 07       	cpc	r20, r26
     12a:	4a 07       	cpc	r20, r26
     12c:	4a 07       	cpc	r20, r26
     12e:	4a 07       	cpc	r20, r26
     130:	4a 07       	cpc	r20, r26
     132:	4a 07       	cpc	r20, r26
     134:	4a 07       	cpc	r20, r26
     136:	4a 07       	cpc	r20, r26
     138:	4a 07       	cpc	r20, r26
     13a:	4a 07       	cpc	r20, r26
     13c:	4a 07       	cpc	r20, r26
     13e:	4a 07       	cpc	r20, r26
     140:	4a 07       	cpc	r20, r26
     142:	4a 07       	cpc	r20, r26
     144:	46 07       	cpc	r20, r22
     146:	4a 07       	cpc	r20, r26
     148:	4a 07       	cpc	r20, r26
     14a:	4a 07       	cpc	r20, r26
     14c:	4a 07       	cpc	r20, r26
     14e:	4a 07       	cpc	r20, r26
     150:	4a 07       	cpc	r20, r26
     152:	4a 07       	cpc	r20, r26
     154:	23 07       	cpc	r18, r19
     156:	4a 07       	cpc	r20, r26
     158:	4a 07       	cpc	r20, r26
     15a:	4a 07       	cpc	r20, r26
     15c:	4a 07       	cpc	r20, r26
     15e:	4a 07       	cpc	r20, r26
     160:	4a 07       	cpc	r20, r26
     162:	4a 07       	cpc	r20, r26
     164:	4a 07       	cpc	r20, r26
     166:	4a 07       	cpc	r20, r26
     168:	4a 07       	cpc	r20, r26
     16a:	4a 07       	cpc	r20, r26
     16c:	4a 07       	cpc	r20, r26
     16e:	4a 07       	cpc	r20, r26
     170:	4a 07       	cpc	r20, r26
     172:	4a 07       	cpc	r20, r26
     174:	17 07       	cpc	r17, r23
     176:	4a 07       	cpc	r20, r26
     178:	4a 07       	cpc	r20, r26
     17a:	4a 07       	cpc	r20, r26
     17c:	4a 07       	cpc	r20, r26
     17e:	4a 07       	cpc	r20, r26
     180:	4a 07       	cpc	r20, r26
     182:	4a 07       	cpc	r20, r26
     184:	35 07       	cpc	r19, r21

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 eb       	ldi	r30, 0xB6	; 182
     19e:	fb e1       	ldi	r31, 0x1B	; 27
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 3a       	cpi	r26, 0xAE	; 174
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ae ea       	ldi	r26, 0xAE	; 174
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a5 3f       	cpi	r26, 0xF5	; 245
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	5d d1       	rcall	.+698    	; 0x47c <main>
     1c2:	0c 94 d9 0d 	jmp	0x1bb2	; 0x1bb2 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <setup_ADC>:
void start_ADC() {
	ADCSRA |= (1<<ADEN) | (1<<ADATE);
	ADCSRA |= (1<<ADSC);
}
void stop_ADC() {
	ADCSRA &= ~(1<<ADEN);
     1c8:	e4 e6       	ldi	r30, 0x64	; 100
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	8e 7f       	andi	r24, 0xFE	; 254
     1d0:	80 83       	st	Z, r24
     1d2:	ec e7       	ldi	r30, 0x7C	; 124
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 66       	ori	r24, 0x60	; 96
     1da:	80 83       	st	Z, r24
     1dc:	80 81       	ld	r24, Z
     1de:	80 76       	andi	r24, 0x60	; 96
     1e0:	80 83       	st	Z, r24
     1e2:	ea e7       	ldi	r30, 0x7A	; 122
     1e4:	f0 e0       	ldi	r31, 0x00	; 0
     1e6:	80 81       	ld	r24, Z
     1e8:	80 6a       	ori	r24, 0xA0	; 160
     1ea:	80 83       	st	Z, r24
     1ec:	eb e7       	ldi	r30, 0x7B	; 123
     1ee:	f0 e0       	ldi	r31, 0x00	; 0
     1f0:	80 81       	ld	r24, Z
     1f2:	88 7f       	andi	r24, 0xF8	; 248
     1f4:	80 83       	st	Z, r24
     1f6:	08 95       	ret

000001f8 <start_ADC>:
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 6a       	ori	r24, 0xA0	; 160
     200:	80 83       	st	Z, r24
     202:	80 81       	ld	r24, Z
     204:	80 64       	ori	r24, 0x40	; 64
     206:	80 83       	st	Z, r24
     208:	08 95       	ret

0000020a <get_ADC_value>:
}

uint8_t get_ADC_value()
{
	return ADCH;
     20a:	80 91 79 00 	lds	r24, 0x0079
     20e:	08 95       	ret

00000210 <can_init>:
}

// Check if there is a pending message in the receive buffer
uint8_t can_data_received(){
	return message_received;
}
     210:	4f d2       	rcall	.+1182   	; 0x6b0 <mcp_2515_init>
     212:	40 e6       	ldi	r20, 0x60	; 96
     214:	64 e6       	ldi	r22, 0x64	; 100
     216:	80 e6       	ldi	r24, 0x60	; 96
     218:	19 d2       	rcall	.+1074   	; 0x64c <mcp_2515_bit_modify>
     21a:	41 e0       	ldi	r20, 0x01	; 1
     21c:	6f ef       	ldi	r22, 0xFF	; 255
     21e:	8b e2       	ldi	r24, 0x2B	; 43
     220:	15 d2       	rcall	.+1066   	; 0x64c <mcp_2515_bit_modify>
     222:	80 e0       	ldi	r24, 0x00	; 0
     224:	08 95       	ret

00000226 <CAN_enable_normal_mode>:
     226:	26 c2       	rjmp	.+1100   	; 0x674 <mcp_2515_enable_normal_operation>
     228:	08 95       	ret

0000022a <can_receive_message>:
     22a:	ef 92       	push	r14
     22c:	ff 92       	push	r15
     22e:	0f 93       	push	r16
     230:	1f 93       	push	r17
     232:	cf 93       	push	r28
     234:	df 93       	push	r29
     236:	8c 01       	movw	r16, r24
     238:	8c e2       	ldi	r24, 0x2C	; 44
     23a:	e4 d1       	rcall	.+968    	; 0x604 <mcp_2515_read>
     23c:	80 ff       	sbrs	r24, 0
     23e:	35 c0       	rjmp	.+106    	; 0x2aa <can_receive_message+0x80>
     240:	81 e6       	ldi	r24, 0x61	; 97
     242:	e0 d1       	rcall	.+960    	; 0x604 <mcp_2515_read>
     244:	c8 2f       	mov	r28, r24
     246:	82 e6       	ldi	r24, 0x62	; 98
     248:	dd d1       	rcall	.+954    	; 0x604 <mcp_2515_read>
     24a:	2c 2f       	mov	r18, r28
     24c:	30 e0       	ldi	r19, 0x00	; 0
     24e:	32 2f       	mov	r19, r18
     250:	22 27       	eor	r18, r18
     252:	28 2b       	or	r18, r24
     254:	36 95       	lsr	r19
     256:	27 95       	ror	r18
     258:	32 95       	swap	r19
     25a:	22 95       	swap	r18
     25c:	2f 70       	andi	r18, 0x0F	; 15
     25e:	23 27       	eor	r18, r19
     260:	3f 70       	andi	r19, 0x0F	; 15
     262:	23 27       	eor	r18, r19
     264:	f8 01       	movw	r30, r16
     266:	31 83       	std	Z+1, r19	; 0x01
     268:	20 83       	st	Z, r18
     26a:	85 e6       	ldi	r24, 0x65	; 101
     26c:	cb d1       	rcall	.+918    	; 0x604 <mcp_2515_read>
     26e:	f8 01       	movw	r30, r16
     270:	82 83       	std	Z+2, r24	; 0x02
     272:	88 23       	and	r24, r24
     274:	99 f0       	breq	.+38     	; 0x29c <can_receive_message+0x72>
     276:	78 01       	movw	r14, r16
     278:	f3 e0       	ldi	r31, 0x03	; 3
     27a:	ef 0e       	add	r14, r31
     27c:	f1 1c       	adc	r15, r1
     27e:	c0 e0       	ldi	r28, 0x00	; 0
     280:	d0 e0       	ldi	r29, 0x00	; 0
     282:	8c 2f       	mov	r24, r28
     284:	8a 59       	subi	r24, 0x9A	; 154
     286:	be d1       	rcall	.+892    	; 0x604 <mcp_2515_read>
     288:	f7 01       	movw	r30, r14
     28a:	81 93       	st	Z+, r24
     28c:	7f 01       	movw	r14, r30
     28e:	21 96       	adiw	r28, 0x01	; 1
     290:	f8 01       	movw	r30, r16
     292:	82 81       	ldd	r24, Z+2	; 0x02
     294:	90 e0       	ldi	r25, 0x00	; 0
     296:	c8 17       	cp	r28, r24
     298:	d9 07       	cpc	r29, r25
     29a:	9c f3       	brlt	.-26     	; 0x282 <can_receive_message+0x58>
     29c:	40 e0       	ldi	r20, 0x00	; 0
     29e:	61 e0       	ldi	r22, 0x01	; 1
     2a0:	8c e2       	ldi	r24, 0x2C	; 44
     2a2:	d4 d1       	rcall	.+936    	; 0x64c <mcp_2515_bit_modify>
     2a4:	10 92 ae 03 	sts	0x03AE, r1
     2a8:	04 c0       	rjmp	.+8      	; 0x2b2 <can_receive_message+0x88>
     2aa:	f8 01       	movw	r30, r16
     2ac:	11 82       	std	Z+1, r1	; 0x01
     2ae:	10 82       	st	Z, r1
     2b0:	12 82       	std	Z+2, r1	; 0x02
     2b2:	c8 01       	movw	r24, r16
     2b4:	df 91       	pop	r29
     2b6:	cf 91       	pop	r28
     2b8:	1f 91       	pop	r17
     2ba:	0f 91       	pop	r16
     2bc:	ff 90       	pop	r15
     2be:	ef 90       	pop	r14
     2c0:	08 95       	ret

000002c2 <can_error>:
// Check error flags in the transmit buffer control register TXB0CTRL
uint8_t can_error(){
	uint8_t error_flags = mcp_2515_read(MCP_TXB0CTRL);
     2c2:	80 e3       	ldi	r24, 0x30	; 48
     2c4:	9f d1       	rcall	.+830    	; 0x604 <mcp_2515_read>
	if(test_bit(error_flags,5))
     2c6:	85 ff       	sbrs	r24, 5
     2c8:	06 c0       	rjmp	.+12     	; 0x2d6 <can_error+0x14>
	{
		printf("Message lost arbitration\n");
     2ca:	8a e0       	ldi	r24, 0x0A	; 10
     2cc:	92 e0       	ldi	r25, 0x02	; 2
     2ce:	0e 94 f7 0a 	call	0x15ee	; 0x15ee <puts>
		return 1;
     2d2:	91 e0       	ldi	r25, 0x01	; 1
     2d4:	15 c0       	rjmp	.+42     	; 0x300 <can_error+0x3e>
	}
	if(test_bit(error_flags,4))
     2d6:	84 ff       	sbrs	r24, 4
     2d8:	06 c0       	rjmp	.+12     	; 0x2e6 <can_error+0x24>
	{
		printf("Transmission error detected\n");
     2da:	83 e2       	ldi	r24, 0x23	; 35
     2dc:	92 e0       	ldi	r25, 0x02	; 2
     2de:	0e 94 f7 0a 	call	0x15ee	; 0x15ee <puts>
		return 2;
     2e2:	92 e0       	ldi	r25, 0x02	; 2
     2e4:	0d c0       	rjmp	.+26     	; 0x300 <can_error+0x3e>
	}

	if(test_bit(error_flags,6))
     2e6:	98 2f       	mov	r25, r24
     2e8:	90 74       	andi	r25, 0x40	; 64
     2ea:	86 ff       	sbrs	r24, 6
     2ec:	09 c0       	rjmp	.+18     	; 0x300 <can_error+0x3e>
	{
		printf("Receive buffer overflow flag set\n");
     2ee:	8f e3       	ldi	r24, 0x3F	; 63
     2f0:	92 e0       	ldi	r25, 0x02	; 2
     2f2:	0e 94 f7 0a 	call	0x15ee	; 0x15ee <puts>
		// reset receivebuffer overflow flag
		mcp_2515_bit_modify(MCP_EFLG,0x40,0x40);
     2f6:	40 e4       	ldi	r20, 0x40	; 64
     2f8:	60 e4       	ldi	r22, 0x40	; 64
     2fa:	8d e2       	ldi	r24, 0x2D	; 45
     2fc:	a7 d1       	rcall	.+846    	; 0x64c <mcp_2515_bit_modify>
		return 3;
     2fe:	93 e0       	ldi	r25, 0x03	; 3
	}
	return FALSE;
}
     300:	89 2f       	mov	r24, r25
     302:	08 95       	ret

00000304 <can_transmit_complete>:


uint8_t can_transmit_complete(){
	if (test_bit(mcp_2515_read(MCP_TXB0CTRL),3)) {
     304:	80 e3       	ldi	r24, 0x30	; 48
     306:	7e d1       	rcall	.+764    	; 0x604 <mcp_2515_read>
     308:	83 ff       	sbrs	r24, 3
     30a:	15 c0       	rjmp	.+42     	; 0x336 <can_transmit_complete+0x32>
		printf("Transmit not complete\n");
     30c:	80 e6       	ldi	r24, 0x60	; 96
     30e:	92 e0       	ldi	r25, 0x02	; 2
     310:	0e 94 f7 0a 	call	0x15ee	; 0x15ee <puts>
		number_of_tries++;
     314:	80 91 bd 03 	lds	r24, 0x03BD
     318:	8f 5f       	subi	r24, 0xFF	; 255
     31a:	80 93 bd 03 	sts	0x03BD, r24
		if(number_of_tries == allowed_tries) {
     31e:	90 91 06 02 	lds	r25, 0x0206
     322:	89 13       	cpse	r24, r25
     324:	0a c0       	rjmp	.+20     	; 0x33a <can_transmit_complete+0x36>
			// Abort transmission
			mcp_2515_bit_modify(MCP_TXB0CTRL,8,0);
     326:	40 e0       	ldi	r20, 0x00	; 0
     328:	68 e0       	ldi	r22, 0x08	; 8
     32a:	80 e3       	ldi	r24, 0x30	; 48
     32c:	8f d1       	rcall	.+798    	; 0x64c <mcp_2515_bit_modify>
			number_of_tries = 0;
     32e:	10 92 bd 03 	sts	0x03BD, r1
		}
		return FALSE;
     332:	80 e0       	ldi	r24, 0x00	; 0
     334:	08 95       	ret
	}
	else return TRUE;
     336:	81 e0       	ldi	r24, 0x01	; 1
     338:	08 95       	ret
		if(number_of_tries == allowed_tries) {
			// Abort transmission
			mcp_2515_bit_modify(MCP_TXB0CTRL,8,0);
			number_of_tries = 0;
		}
		return FALSE;
     33a:	80 e0       	ldi	r24, 0x00	; 0
	}
	else return TRUE;
}
     33c:	08 95       	ret

0000033e <can_send_message>:
	return mcp_2515_enable_normal_operation();
}
/************************************************************************/
/* BUILD AND SEND CAN MESSAGE                                                                     */
/************************************************************************/
uint8_t can_send_message(can_message *can_message){
     33e:	1f 93       	push	r17
     340:	cf 93       	push	r28
     342:	df 93       	push	r29
     344:	ec 01       	movw	r28, r24
	// Check if previous message was sent
	if (can_transmit_complete()) {
     346:	de df       	rcall	.-68     	; 0x304 <can_transmit_complete>
     348:	88 23       	and	r24, r24
     34a:	01 f1       	breq	.+64     	; 0x38c <can_send_message+0x4e>
		unsigned int id= can_message->ID;
     34c:	18 81       	ld	r17, Y
     34e:	69 81       	ldd	r22, Y+1	; 0x01
		// Standard frame, mask out lowest five bits of low_ID
		low_ID = (low_ID << 5);
		uint8_t high_ID = (id >> 8);
		
		//writes the ID to the ID High and ID LOW
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
     350:	81 e3       	ldi	r24, 0x31	; 49
     352:	65 d1       	rcall	.+714    	; 0x61e <mcp_2515_write>

		
		uint8_t low_ID = id & 0xFF;
		
		// Standard frame, mask out lowest five bits of low_ID
		low_ID = (low_ID << 5);
     354:	61 2f       	mov	r22, r17
     356:	62 95       	swap	r22
     358:	66 0f       	add	r22, r22
     35a:	60 7e       	andi	r22, 0xE0	; 224
		uint8_t high_ID = (id >> 8);
		
		//writes the ID to the ID High and ID LOW
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
		mcp_2515_write(MCP_TXB0SIDL, low_ID);
     35c:	82 e3       	ldi	r24, 0x32	; 50
     35e:	5f d1       	rcall	.+702    	; 0x61e <mcp_2515_write>
		
		mcp_2515_write(MCP_TXB0DLC, can_message->length);
     360:	6a 81       	ldd	r22, Y+2	; 0x02
     362:	85 e3       	ldi	r24, 0x35	; 53
     364:	5c d1       	rcall	.+696    	; 0x61e <mcp_2515_write>
		
		for(uint8_t i=0; i<can_message->length;i++){
     366:	8a 81       	ldd	r24, Y+2	; 0x02
     368:	88 23       	and	r24, r24
     36a:	61 f0       	breq	.+24     	; 0x384 <can_send_message+0x46>
     36c:	10 e0       	ldi	r17, 0x00	; 0
			mcp_2515_write(MCP_TXB0D+i, can_message->data[i]);
     36e:	fe 01       	movw	r30, r28
     370:	e1 0f       	add	r30, r17
     372:	f1 1d       	adc	r31, r1
     374:	63 81       	ldd	r22, Z+3	; 0x03
     376:	86 e3       	ldi	r24, 0x36	; 54
     378:	81 0f       	add	r24, r17
     37a:	51 d1       	rcall	.+674    	; 0x61e <mcp_2515_write>
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
		mcp_2515_write(MCP_TXB0SIDL, low_ID);
		
		mcp_2515_write(MCP_TXB0DLC, can_message->length);
		
		for(uint8_t i=0; i<can_message->length;i++){
     37c:	1f 5f       	subi	r17, 0xFF	; 255
     37e:	8a 81       	ldd	r24, Y+2	; 0x02
     380:	18 17       	cp	r17, r24
     382:	a8 f3       	brcs	.-22     	; 0x36e <can_send_message+0x30>
			mcp_2515_write(MCP_TXB0D+i, can_message->data[i]);
		}
		
		mcp_2515_request_to_send(MCP_RTS_TX0);
     384:	81 e8       	ldi	r24, 0x81	; 129
     386:	5a d1       	rcall	.+692    	; 0x63c <mcp_2515_request_to_send>
		return 1;
     388:	81 e0       	ldi	r24, 0x01	; 1
     38a:	07 c0       	rjmp	.+14     	; 0x39a <can_send_message+0x5c>
	}
	
	else {
		if (can_error() > 0) {
     38c:	9a df       	rcall	.-204    	; 0x2c2 <can_error>
     38e:	91 e0       	ldi	r25, 0x01	; 1
     390:	81 11       	cpse	r24, r1
     392:	01 c0       	rjmp	.+2      	; 0x396 <can_send_message+0x58>
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	89 2f       	mov	r24, r25
     398:	81 95       	neg	r24
			return -1;
		}
	}

	return 0;
}
     39a:	df 91       	pop	r29
     39c:	cf 91       	pop	r28
     39e:	1f 91       	pop	r17
     3a0:	08 95       	ret

000003a2 <setup_DAC>:
#include "TWI_Master.h"
#include "DAC_driver.h"
#define SLAVE_ADDRESS 0x5E

void setup_DAC() {
	TWI_Master_Initialise();
     3a2:	df d4       	rcall	.+2494   	; 0xd62 <TWI_Master_Initialise>
	//PD0 = scl, PD1 SDA
	DDRD |= (1<<PD0) | (1<<PD1);
     3a4:	8a b1       	in	r24, 0x0a	; 10
     3a6:	83 60       	ori	r24, 0x03	; 3
     3a8:	8a b9       	out	0x0a, r24	; 10
	// TWI uses interrupt
	sei();
     3aa:	78 94       	sei
     3ac:	08 95       	ret

000003ae <send_DAC_data>:
}

void send_DAC_data(unsigned char value) {
     3ae:	1f 93       	push	r17
     3b0:	cf 93       	push	r28
     3b2:	df 93       	push	r29
     3b4:	18 2f       	mov	r17, r24
	unsigned char size = 3;
	unsigned char* data = malloc(3*sizeof(char));
     3b6:	83 e0       	ldi	r24, 0x03	; 3
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	97 d7       	rcall	.+3886   	; 0x12ea <malloc>
     3bc:	ec 01       	movw	r28, r24
	data[0] = SLAVE_ADDRESS;
     3be:	8e e5       	ldi	r24, 0x5E	; 94
     3c0:	88 83       	st	Y, r24
	// Command byte: address dac 0, normal operational state
	data[1] = 0x00;
     3c2:	19 82       	std	Y+1, r1	; 0x01
	data[2] = value;
     3c4:	1a 83       	std	Y+2, r17	; 0x02
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3c6:	87 ec       	ldi	r24, 0xC7	; 199
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	01 97       	sbiw	r24, 0x01	; 1
     3cc:	f1 f7       	brne	.-4      	; 0x3ca <send_DAC_data+0x1c>
     3ce:	00 c0       	rjmp	.+0      	; 0x3d0 <send_DAC_data+0x22>
     3d0:	00 00       	nop
	_delay_us(50);
	TWI_Start_Transceiver_With_Data(data,size);
     3d2:	63 e0       	ldi	r22, 0x03	; 3
     3d4:	ce 01       	movw	r24, r28
     3d6:	cf d4       	rcall	.+2462   	; 0xd76 <TWI_Start_Transceiver_With_Data>
     3d8:	8f e8       	ldi	r24, 0x8F	; 143
     3da:	91 e0       	ldi	r25, 0x01	; 1
     3dc:	01 97       	sbiw	r24, 0x01	; 1
     3de:	f1 f7       	brne	.-4      	; 0x3dc <send_DAC_data+0x2e>
     3e0:	00 c0       	rjmp	.+0      	; 0x3e2 <send_DAC_data+0x34>
     3e2:	00 00       	nop
	_delay_us(100);
	free(data);
     3e4:	ce 01       	movw	r24, r28
     3e6:	0e 94 0d 0a 	call	0x141a	; 0x141a <free>
}
     3ea:	df 91       	pop	r29
     3ec:	cf 91       	pop	r28
     3ee:	1f 91       	pop	r17
     3f0:	08 95       	ret

000003f2 <init>:

	}
}


void init() {
     3f2:	ef 92       	push	r14
     3f4:	ff 92       	push	r15
     3f6:	0f 93       	push	r16
     3f8:	1f 93       	push	r17
	
	int baud = (int) MYUBRR;
	USART_Init(baud);
     3fa:	87 e6       	ldi	r24, 0x67	; 103
     3fc:	90 e0       	ldi	r25, 0x00	; 0
     3fe:	73 d5       	rcall	.+2790   	; 0xee6 <USART_Init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     400:	2f ef       	ldi	r18, 0xFF	; 255
     402:	89 ef       	ldi	r24, 0xF9	; 249
     404:	90 e0       	ldi	r25, 0x00	; 0
     406:	21 50       	subi	r18, 0x01	; 1
     408:	80 40       	sbci	r24, 0x00	; 0
     40a:	90 40       	sbci	r25, 0x00	; 0
     40c:	e1 f7       	brne	.-8      	; 0x406 <init+0x14>
     40e:	00 c0       	rjmp	.+0      	; 0x410 <init+0x1e>
     410:	00 00       	nop
	_delay_ms(20);
	printf("Init called \n");
     412:	86 e7       	ldi	r24, 0x76	; 118
     414:	92 e0       	ldi	r25, 0x02	; 2
     416:	0e 94 f7 0a 	call	0x15ee	; 0x15ee <puts>
	can_init();
     41a:	fa de       	rcall	.-524    	; 0x210 <can_init>
	CAN_enable_normal_mode();
     41c:	04 df       	rcall	.-504    	; 0x226 <CAN_enable_normal_mode>
	pwm_init();
     41e:	c5 d3       	rcall	.+1930   	; 0xbaa <pwm_init>
	motor_control_init();
     420:	83 d3       	rcall	.+1798   	; 0xb28 <motor_control_init>
	setup_ADC();
     422:	d2 de       	rcall	.-604    	; 0x1c8 <setup_ADC>
	start_ADC();
     424:	e9 de       	rcall	.-558    	; 0x1f8 <start_ADC>
	setup_solenoid();
     426:	7c d4       	rcall	.+2296   	; 0xd20 <setup_solenoid>
	motor_control_init_clock();
     428:	6a d1       	rcall	.+724    	; 0x6fe <motor_control_init_clock>

	motor_control_set_playing_flag(TRUE);
     42a:	81 e0       	ldi	r24, 0x01	; 1
     42c:	e6 d1       	rcall	.+972    	; 0x7fa <motor_control_set_playing_flag>
	motor_control_set_pid_gains(1.0,0.3,0.0);
     42e:	e1 2c       	mov	r14, r1
     430:	f1 2c       	mov	r15, r1
     432:	87 01       	movw	r16, r14
     434:	2a e9       	ldi	r18, 0x9A	; 154
     436:	39 e9       	ldi	r19, 0x99	; 153
     438:	49 e9       	ldi	r20, 0x99	; 153
     43a:	5e e3       	ldi	r21, 0x3E	; 62
     43c:	60 e0       	ldi	r22, 0x00	; 0
     43e:	70 e0       	ldi	r23, 0x00	; 0
     440:	80 e8       	ldi	r24, 0x80	; 128
     442:	9f e3       	ldi	r25, 0x3F	; 63
     444:	1f d2       	rcall	.+1086   	; 0x884 <motor_control_set_pid_gains>
	
}
     446:	1f 91       	pop	r17
     448:	0f 91       	pop	r16
     44a:	ff 90       	pop	r15
     44c:	ef 90       	pop	r14
     44e:	08 95       	ret

00000450 <score_keeper>:
uint8_t score_keeper()
{
	score++;
     450:	80 91 b1 03 	lds	r24, 0x03B1
     454:	8f 5f       	subi	r24, 0xFF	; 255
     456:	80 93 b1 03 	sts	0x03B1, r24
	message_sent = FALSE;
     45a:	10 92 af 03 	sts	0x03AF, r1
	printf("Score is: %d\n",score);
     45e:	1f 92       	push	r1
     460:	8f 93       	push	r24
     462:	83 e8       	ldi	r24, 0x83	; 131
     464:	92 e0       	ldi	r25, 0x02	; 2
     466:	9f 93       	push	r25
     468:	8f 93       	push	r24
     46a:	0e 94 e6 0a 	call	0x15cc	; 0x15cc <printf>
	return score;
     46e:	0f 90       	pop	r0
     470:	0f 90       	pop	r0
     472:	0f 90       	pop	r0
     474:	0f 90       	pop	r0
}
     476:	80 91 b1 03 	lds	r24, 0x03B1
     47a:	08 95       	ret

0000047c <main>:




int main(void)
{
     47c:	cf 93       	push	r28
     47e:	df 93       	push	r29
     480:	cd b7       	in	r28, 0x3d	; 61
     482:	de b7       	in	r29, 0x3e	; 62
     484:	2b 97       	sbiw	r28, 0x0b	; 11
     486:	0f b6       	in	r0, 0x3f	; 63
     488:	f8 94       	cli
     48a:	de bf       	out	0x3e, r29	; 62
     48c:	0f be       	out	0x3f, r0	; 63
     48e:	cd bf       	out	0x3d, r28	; 61
	
	init();
     490:	b0 df       	rcall	.-160    	; 0x3f2 <init>
	uint8_t adc_value = 0;
	int accumulated_value = 0;
	int averaged_value = 0;
	can_message* received;
	uint8_t previous_button = 0;
	uint8_t previous_joystick_button = 0;
     492:	21 2c       	mov	r2, r1
	uint8_t counter = 0;
	uint8_t adc_value = 0;
	int accumulated_value = 0;
	int averaged_value = 0;
	can_message* received;
	uint8_t previous_button = 0;
     494:	31 2c       	mov	r3, r1
	direction dir;
	axis_int_bytes x_axis;
	int y_axis;
	uint8_t counter = 0;
	uint8_t adc_value = 0;
	int accumulated_value = 0;
     496:	c1 2c       	mov	r12, r1
     498:	d1 2c       	mov	r13, r1
	can_message send_message;
	joyValues values;
	direction dir;
	axis_int_bytes x_axis;
	int y_axis;
	uint8_t counter = 0;
     49a:	91 2c       	mov	r9, r1
		if(paused == FALSE) {
			adc_value = get_ADC_value();
			accumulated_value += adc_value;
			counter++;
			if (counter==5)
			{	counter = 0;
     49c:	81 2c       	mov	r8, r1
	printf("Score is: %d\n",score);
	return score;
}

void goal_scored() {
	paused = TRUE;
     49e:	77 24       	eor	r7, r7
     4a0:	73 94       	inc	r7
		
		
		
		if(score < 3 && !message_sent) {
			// Send number of hits
			send_message.ID = 3;
     4a2:	0f 2e       	mov	r0, r31
     4a4:	f3 e0       	ldi	r31, 0x03	; 3
     4a6:	af 2e       	mov	r10, r31
     4a8:	b1 2c       	mov	r11, r1
     4aa:	f0 2d       	mov	r31, r0

	
	while(1)
	{
		
		if(paused == FALSE) {
     4ac:	80 91 b0 03 	lds	r24, 0x03B0
     4b0:	81 11       	cpse	r24, r1
     4b2:	18 c0       	rjmp	.+48     	; 0x4e4 <main+0x68>
			adc_value = get_ADC_value();
     4b4:	aa de       	rcall	.-684    	; 0x20a <get_ADC_value>
			accumulated_value += adc_value;
     4b6:	c8 0e       	add	r12, r24
     4b8:	d1 1c       	adc	r13, r1
			counter++;
     4ba:	93 94       	inc	r9
			if (counter==5)
     4bc:	25 e0       	ldi	r18, 0x05	; 5
     4be:	92 12       	cpse	r9, r18
     4c0:	11 c0       	rjmp	.+34     	; 0x4e4 <main+0x68>
			{	counter = 0;
				//printf("accumulated_value= %d \n",accumulated_value);
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
				if (averaged_value < 80) {
     4c2:	30 e9       	ldi	r19, 0x90	; 144
     4c4:	c3 16       	cp	r12, r19
     4c6:	31 e0       	ldi	r19, 0x01	; 1
     4c8:	d3 06       	cpc	r13, r19
     4ca:	4c f4       	brge	.+18     	; 0x4de <main+0x62>
					averaged_value=0;
					score = score_keeper();
     4cc:	c1 df       	rcall	.-126    	; 0x450 <score_keeper>
     4ce:	80 93 b1 03 	sts	0x03B1, r24
	printf("Score is: %d\n",score);
	return score;
}

void goal_scored() {
	paused = TRUE;
     4d2:	70 92 b0 03 	sts	0x03B0, r7
			counter++;
			if (counter==5)
			{	counter = 0;
				//printf("accumulated_value= %d \n",accumulated_value);
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
     4d6:	c1 2c       	mov	r12, r1
     4d8:	d1 2c       	mov	r13, r1
		if(paused == FALSE) {
			adc_value = get_ADC_value();
			accumulated_value += adc_value;
			counter++;
			if (counter==5)
			{	counter = 0;
     4da:	98 2c       	mov	r9, r8
     4dc:	03 c0       	rjmp	.+6      	; 0x4e4 <main+0x68>
				//printf("accumulated_value= %d \n",accumulated_value);
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
     4de:	c1 2c       	mov	r12, r1
     4e0:	d1 2c       	mov	r13, r1
		if(paused == FALSE) {
			adc_value = get_ADC_value();
			accumulated_value += adc_value;
			counter++;
			if (counter==5)
			{	counter = 0;
     4e2:	98 2c       	mov	r9, r8
				}
			}
		}
		

		can_message* received = malloc(sizeof(can_message));
     4e4:	8b e0       	ldi	r24, 0x0B	; 11
     4e6:	90 e0       	ldi	r25, 0x00	; 0
     4e8:	00 d7       	rcall	.+3584   	; 0x12ea <malloc>
     4ea:	8c 01       	movw	r16, r24
		can_receive_message(received);
     4ec:	9e de       	rcall	.-708    	; 0x22a <can_receive_message>
		if(received->ID == 0) {
			//printf("no message\n");
		}
		if (received->ID == 1){
     4ee:	f8 01       	movw	r30, r16
     4f0:	80 81       	ld	r24, Z
     4f2:	91 81       	ldd	r25, Z+1	; 0x01
     4f4:	01 97       	sbiw	r24, 0x01	; 1
     4f6:	09 f0       	breq	.+2      	; 0x4fa <main+0x7e>
     4f8:	3b c0       	rjmp	.+118    	; 0x570 <main+0xf4>
			// input data from controller
			values.left_button = received->data[0];
     4fa:	23 81       	ldd	r18, Z+3	; 0x03
     4fc:	30 e0       	ldi	r19, 0x00	; 0
			values.right_button = received->data[1];
			values.joystick_button = received->data[2];
     4fe:	85 81       	ldd	r24, Z+5	; 0x05
     500:	90 e0       	ldi	r25, 0x00	; 0
			dir = (direction) received->data[3];
			x_axis.bytes_axis[0] = received->data[4];
     502:	47 80       	ldd	r4, Z+7	; 0x07
			x_axis.bytes_axis[1] = received->data[5];
     504:	50 84       	ldd	r5, Z+8	; 0x08
			slider = received->data[6];
     506:	f1 84       	ldd	r15, Z+9	; 0x09
			if(values.left_button == previous_button){
     508:	43 2d       	mov	r20, r3
     50a:	50 e0       	ldi	r21, 0x00	; 0
     50c:	24 17       	cp	r18, r20
     50e:	35 07       	cpc	r19, r21
     510:	51 f0       	breq	.+20     	; 0x526 <main+0xaa>
				values.left_button = 0;
			}
			else{
				previous_button = 0;
			}
			if (values.left_button == 1) {
     512:	21 30       	cpi	r18, 0x01	; 1
     514:	31 05       	cpc	r19, r1
     516:	31 f4       	brne	.+12     	; 0x524 <main+0xa8>
				previous_button = values.left_button;
				paused = FALSE;
     518:	80 92 b0 03 	sts	0x03B0, r8
				message_sent = FALSE;
     51c:	80 92 af 03 	sts	0x03AF, r8
			}
			else{
				previous_button = 0;
			}
			if (values.left_button == 1) {
				previous_button = values.left_button;
     520:	37 2c       	mov	r3, r7
     522:	01 c0       	rjmp	.+2      	; 0x526 <main+0xaa>
			slider = received->data[6];
			if(values.left_button == previous_button){
				values.left_button = 0;
			}
			else{
				previous_button = 0;
     524:	38 2c       	mov	r3, r8
			if (values.left_button == 1) {
				previous_button = values.left_button;
				paused = FALSE;
				message_sent = FALSE;
			}
			if(values.joystick_button == previous_joystick_button){
     526:	22 2d       	mov	r18, r2
     528:	30 e0       	ldi	r19, 0x00	; 0
     52a:	82 17       	cp	r24, r18
     52c:	93 07       	cpc	r25, r19
     52e:	31 f0       	breq	.+12     	; 0x53c <main+0xc0>
				values.joystick_button = 0;
			}
			else{
				previous_joystick_button = 0;
			}
			if (values.joystick_button == 1) {
     530:	01 97       	sbiw	r24, 0x01	; 1
     532:	19 f4       	brne	.+6      	; 0x53a <main+0xbe>
				previous_joystick_button = values.joystick_button;
				solenoid_shoot();
     534:	e6 d3       	rcall	.+1996   	; 0xd02 <solenoid_shoot>
			}
			else{
				previous_joystick_button = 0;
			}
			if (values.joystick_button == 1) {
				previous_joystick_button = values.joystick_button;
     536:	27 2c       	mov	r2, r7
     538:	01 c0       	rjmp	.+2      	; 0x53c <main+0xc0>
			}
			if(values.joystick_button == previous_joystick_button){
				values.joystick_button = 0;
			}
			else{
				previous_joystick_button = 0;
     53a:	28 2c       	mov	r2, r8
				solenoid_shoot();
			}
			//printf("Slider is :%d\n",slider);
			if (closed_loop) {
				//printf("Slider is %d \n",slider);
				motor_control_set_reference_pos(slider);
     53c:	8f 2d       	mov	r24, r15
     53e:	90 e0       	ldi	r25, 0x00	; 0
     540:	18 d1       	rcall	.+560    	; 0x772 <motor_control_set_reference_pos>
				//int encoder_value = read_encoder();
				//printf("Encoder %d\n",encoder_value);
				//printf("Motor control vel: %i\n", x_axis.int_axis);
				//_delay_ms(100);
				//printf("slider value: %d\n",slider);
				if(abs(x_axis.int_axis - prev_x_axis)>3) pwm_set_angle(-x_axis.int_axis,1);
     542:	e4 2c       	mov	r14, r4
     544:	f5 2c       	mov	r15, r5
     546:	97 01       	movw	r18, r14
     548:	26 19       	sub	r18, r6
     54a:	31 09       	sbc	r19, r1
     54c:	67 fc       	sbrc	r6, 7
     54e:	33 95       	inc	r19
     550:	c9 01       	movw	r24, r18
     552:	99 23       	and	r25, r25
     554:	24 f4       	brge	.+8      	; 0x55e <main+0xe2>
     556:	88 27       	eor	r24, r24
     558:	99 27       	eor	r25, r25
     55a:	82 1b       	sub	r24, r18
     55c:	93 0b       	sbc	r25, r19
     55e:	04 97       	sbiw	r24, 0x04	; 4
     560:	34 f0       	brlt	.+12     	; 0x56e <main+0xf2>
     562:	67 2d       	mov	r22, r7
     564:	88 27       	eor	r24, r24
     566:	99 27       	eor	r25, r25
     568:	8e 19       	sub	r24, r14
     56a:	9f 09       	sbc	r25, r15
     56c:	63 d3       	rcall	.+1734   	; 0xc34 <pwm_set_angle>
				prev_x_axis = x_axis.int_axis;
     56e:	6e 2c       	mov	r6, r14
			
		}
		
		
		
		if(score < 3 && !message_sent) {
     570:	80 91 b1 03 	lds	r24, 0x03B1
     574:	83 30       	cpi	r24, 0x03	; 3
     576:	c0 f4       	brcc	.+48     	; 0x5a8 <main+0x12c>
     578:	90 91 af 03 	lds	r25, 0x03AF
     57c:	91 11       	cpse	r25, r1
     57e:	14 c0       	rjmp	.+40     	; 0x5a8 <main+0x12c>
			// Send number of hits
			send_message.ID = 3;
     580:	ba 82       	std	Y+2, r11	; 0x02
     582:	a9 82       	std	Y+1, r10	; 0x01
			send_message.length = 1;
     584:	7b 82       	std	Y+3, r7	; 0x03
			send_message.data[0]=score;
     586:	8c 83       	std	Y+4, r24	; 0x04
			//printf("ADC value: %d \n", get_ADC_value());
			uint8_t sent = can_send_message(&send_message);
     588:	ce 01       	movw	r24, r28
     58a:	01 96       	adiw	r24, 0x01	; 1
     58c:	d8 de       	rcall	.-592    	; 0x33e <can_send_message>
     58e:	ef e3       	ldi	r30, 0x3F	; 63
     590:	fc e9       	ldi	r31, 0x9C	; 156
     592:	31 97       	sbiw	r30, 0x01	; 1
     594:	f1 f7       	brne	.-4      	; 0x592 <main+0x116>
     596:	00 c0       	rjmp	.+0      	; 0x598 <main+0x11c>
     598:	00 00       	nop
			_delay_ms(10);
			if (sent == 1) {
     59a:	81 30       	cpi	r24, 0x01	; 1
     59c:	19 f4       	brne	.+6      	; 0x5a4 <main+0x128>
				message_sent = TRUE;
     59e:	70 92 af 03 	sts	0x03AF, r7
     5a2:	02 c0       	rjmp	.+4      	; 0x5a8 <main+0x12c>
			}
			else{
				message_sent = FALSE;
     5a4:	80 92 af 03 	sts	0x03AF, r8
		}
		
		
		//printf("Received data: id: %d len: %d\n",received->ID,received->length);
		//printf("left button: %d , right button: %d , joystick button: %d, direction: %s, x axis: %d, y axis: %d \n", values.right_button, values.right_button, values.joystick_button, stringFromDirection(dir), x_axis,y_axis);
		free(received);
     5a8:	c8 01       	movw	r24, r16
     5aa:	37 d7       	rcall	.+3694   	; 0x141a <free>
		//Construct return data:
		if(score>=3 && !message_sent) {
     5ac:	80 91 b1 03 	lds	r24, 0x03B1
     5b0:	83 30       	cpi	r24, 0x03	; 3
     5b2:	f0 f0       	brcs	.+60     	; 0x5f0 <main+0x174>
     5b4:	90 91 af 03 	lds	r25, 0x03AF
     5b8:	91 11       	cpse	r25, r1
     5ba:	1a c0       	rjmp	.+52     	; 0x5f0 <main+0x174>
			// Game lost, send message
			send_message.ID = 2;
     5bc:	22 e0       	ldi	r18, 0x02	; 2
     5be:	30 e0       	ldi	r19, 0x00	; 0
     5c0:	3a 83       	std	Y+2, r19	; 0x02
     5c2:	29 83       	std	Y+1, r18	; 0x01
			send_message.length = 1;
     5c4:	7b 82       	std	Y+3, r7	; 0x03
			send_message.data[0]=score;
     5c6:	8c 83       	std	Y+4, r24	; 0x04
			//printf("ADC value: %d \n", get_ADC_value());
			//printf("HEre\n");
			uint8_t sent = can_send_message(&send_message);
     5c8:	ce 01       	movw	r24, r28
     5ca:	01 96       	adiw	r24, 0x01	; 1
     5cc:	b8 de       	rcall	.-656    	; 0x33e <can_send_message>
     5ce:	ef e3       	ldi	r30, 0x3F	; 63
     5d0:	fc e9       	ldi	r31, 0x9C	; 156
     5d2:	31 97       	sbiw	r30, 0x01	; 1
     5d4:	f1 f7       	brne	.-4      	; 0x5d2 <main+0x156>
     5d6:	00 c0       	rjmp	.+0      	; 0x5d8 <main+0x15c>
     5d8:	00 00       	nop
			_delay_ms(10);
			if (sent == 1) {
     5da:	81 30       	cpi	r24, 0x01	; 1
     5dc:	19 f4       	brne	.+6      	; 0x5e4 <main+0x168>
				message_sent = TRUE;
     5de:	70 92 af 03 	sts	0x03AF, r7
     5e2:	02 c0       	rjmp	.+4      	; 0x5e8 <main+0x16c>
			}
			else{
				message_sent = FALSE;
     5e4:	80 92 af 03 	sts	0x03AF, r8
			}
			score = 0;
     5e8:	80 92 b1 03 	sts	0x03B1, r8
			paused = TRUE;
     5ec:	70 92 b0 03 	sts	0x03B0, r7
     5f0:	ff ef       	ldi	r31, 0xFF	; 255
     5f2:	20 e7       	ldi	r18, 0x70	; 112
     5f4:	32 e0       	ldi	r19, 0x02	; 2
     5f6:	f1 50       	subi	r31, 0x01	; 1
     5f8:	20 40       	sbci	r18, 0x00	; 0
     5fa:	30 40       	sbci	r19, 0x00	; 0
     5fc:	e1 f7       	brne	.-8      	; 0x5f6 <main+0x17a>
     5fe:	00 c0       	rjmp	.+0      	; 0x600 <main+0x184>
     600:	00 00       	nop
     602:	54 cf       	rjmp	.-344    	; 0x4ac <main+0x30>

00000604 <mcp_2515_read>:
		printf("NOT in LOOPBACK mode\n");
		return 1;
	}
	printf("Loopback enabled\n");
	return 0;
}
     604:	cf 93       	push	r28
     606:	c8 2f       	mov	r28, r24
     608:	a6 d3       	rcall	.+1868   	; 0xd56 <spi_enable>
     60a:	83 e0       	ldi	r24, 0x03	; 3
     60c:	99 d3       	rcall	.+1842   	; 0xd40 <spi_send>
     60e:	8c 2f       	mov	r24, r28
     610:	97 d3       	rcall	.+1838   	; 0xd40 <spi_send>
     612:	9b d3       	rcall	.+1846   	; 0xd4a <spi_read>
     614:	c8 2f       	mov	r28, r24
     616:	a2 d3       	rcall	.+1860   	; 0xd5c <spi_disable>
     618:	8c 2f       	mov	r24, r28
     61a:	cf 91       	pop	r28
     61c:	08 95       	ret

0000061e <mcp_2515_write>:
     61e:	cf 93       	push	r28
     620:	df 93       	push	r29
     622:	d8 2f       	mov	r29, r24
     624:	c6 2f       	mov	r28, r22
     626:	97 d3       	rcall	.+1838   	; 0xd56 <spi_enable>
     628:	82 e0       	ldi	r24, 0x02	; 2
     62a:	8a d3       	rcall	.+1812   	; 0xd40 <spi_send>
     62c:	8d 2f       	mov	r24, r29
     62e:	88 d3       	rcall	.+1808   	; 0xd40 <spi_send>
     630:	8c 2f       	mov	r24, r28
     632:	86 d3       	rcall	.+1804   	; 0xd40 <spi_send>
     634:	93 d3       	rcall	.+1830   	; 0xd5c <spi_disable>
     636:	df 91       	pop	r29
     638:	cf 91       	pop	r28
     63a:	08 95       	ret

0000063c <mcp_2515_request_to_send>:
     63c:	cf 93       	push	r28
     63e:	c8 2f       	mov	r28, r24
     640:	8a d3       	rcall	.+1812   	; 0xd56 <spi_enable>
     642:	8c 2f       	mov	r24, r28
     644:	7d d3       	rcall	.+1786   	; 0xd40 <spi_send>
     646:	8a d3       	rcall	.+1812   	; 0xd5c <spi_disable>
     648:	cf 91       	pop	r28
     64a:	08 95       	ret

0000064c <mcp_2515_bit_modify>:
     64c:	1f 93       	push	r17
     64e:	cf 93       	push	r28
     650:	df 93       	push	r29
     652:	18 2f       	mov	r17, r24
     654:	d6 2f       	mov	r29, r22
     656:	c4 2f       	mov	r28, r20
     658:	7e d3       	rcall	.+1788   	; 0xd56 <spi_enable>
     65a:	85 e0       	ldi	r24, 0x05	; 5
     65c:	71 d3       	rcall	.+1762   	; 0xd40 <spi_send>
     65e:	81 2f       	mov	r24, r17
     660:	6f d3       	rcall	.+1758   	; 0xd40 <spi_send>
     662:	8d 2f       	mov	r24, r29
     664:	6d d3       	rcall	.+1754   	; 0xd40 <spi_send>
     666:	8c 2f       	mov	r24, r28
     668:	6b d3       	rcall	.+1750   	; 0xd40 <spi_send>
     66a:	78 d3       	rcall	.+1776   	; 0xd5c <spi_disable>
     66c:	df 91       	pop	r29
     66e:	cf 91       	pop	r28
     670:	1f 91       	pop	r17
     672:	08 95       	ret

00000674 <mcp_2515_enable_normal_operation>:

uint8_t mcp_2515_enable_normal_operation()
{
     674:	cf 93       	push	r28
     676:	df 93       	push	r29
     678:	1f 92       	push	r1
     67a:	cd b7       	in	r28, 0x3d	; 61
     67c:	de b7       	in	r29, 0x3e	; 62
	// Enable normal operation in the CANCTRL-register
	mcp_2515_bit_modify(MCP_CANCTRL,MODE_MASK,MODE_NORMAL);
     67e:	40 e0       	ldi	r20, 0x00	; 0
     680:	60 ee       	ldi	r22, 0xE0	; 224
     682:	8f e0       	ldi	r24, 0x0F	; 15
     684:	e3 df       	rcall	.-58     	; 0x64c <mcp_2515_bit_modify>
	// Check if normal mode is enabled
	volatile uint8_t value = mcp_2515_read(MCP_CANSTAT);
     686:	8e e0       	ldi	r24, 0x0E	; 14
     688:	bd df       	rcall	.-134    	; 0x604 <mcp_2515_read>
     68a:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_NORMAL)
     68c:	89 81       	ldd	r24, Y+1	; 0x01
     68e:	80 7e       	andi	r24, 0xE0	; 224
     690:	29 f4       	brne	.+10     	; 0x69c <mcp_2515_enable_normal_operation+0x28>
	{
		return 1;
	}
	printf("MCP2515 in normal mode\n");
     692:	87 eb       	ldi	r24, 0xB7	; 183
     694:	92 e0       	ldi	r25, 0x02	; 2
     696:	ab d7       	rcall	.+3926   	; 0x15ee <puts>
	return 0;
     698:	80 e0       	ldi	r24, 0x00	; 0
     69a:	01 c0       	rjmp	.+2      	; 0x69e <mcp_2515_enable_normal_operation+0x2a>
	mcp_2515_bit_modify(MCP_CANCTRL,MODE_MASK,MODE_NORMAL);
	// Check if normal mode is enabled
	volatile uint8_t value = mcp_2515_read(MCP_CANSTAT);
	if ((value & MODE_MASK) != MODE_NORMAL)
	{
		return 1;
     69c:	81 e0       	ldi	r24, 0x01	; 1
	}
	printf("MCP2515 in normal mode\n");
	return 0;
}
     69e:	0f 90       	pop	r0
     6a0:	df 91       	pop	r29
     6a2:	cf 91       	pop	r28
     6a4:	08 95       	ret

000006a6 <mcp_2515_reset>:
	spi_disable();
}

void mcp_2515_reset(){
	// Enable slave
	spi_enable();
     6a6:	57 d3       	rcall	.+1710   	; 0xd56 <spi_enable>
	
	// Send reset-command
	spi_send(MCP_RESET);
     6a8:	80 ec       	ldi	r24, 0xC0	; 192
     6aa:	4a d3       	rcall	.+1684   	; 0xd40 <spi_send>
	
	// Disable slave
	spi_disable();
     6ac:	57 c3       	rjmp	.+1710   	; 0xd5c <spi_disable>
     6ae:	08 95       	ret

000006b0 <mcp_2515_init>:
#include <avr/interrupt.h>
#include "MCP2515.h"
#include "spi.h"
#include "USART.h"

uint8_t mcp_2515_init(){
     6b0:	cf 93       	push	r28
     6b2:	df 93       	push	r29
     6b4:	1f 92       	push	r1
     6b6:	cd b7       	in	r28, 0x3d	; 61
     6b8:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	spi_init();
     6ba:	39 d3       	rcall	.+1650   	; 0xd2e <spi_init>
	mcp_2515_reset();
     6bc:	f4 df       	rcall	.-24     	; 0x6a6 <mcp_2515_reset>
	
	//Self-test
	printf("Read mcp2515\n");
     6be:	8e ec       	ldi	r24, 0xCE	; 206
     6c0:	92 e0       	ldi	r25, 0x02	; 2
     6c2:	95 d7       	rcall	.+3882   	; 0x15ee <puts>
	value = mcp_2515_read(MCP_CANSTAT);
     6c4:	8e e0       	ldi	r24, 0x0E	; 14
     6c6:	9e df       	rcall	.-196    	; 0x604 <mcp_2515_read>
     6c8:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG)
     6ca:	89 81       	ldd	r24, Y+1	; 0x01
     6cc:	80 7e       	andi	r24, 0xE0	; 224
     6ce:	80 38       	cpi	r24, 0x80	; 128
     6d0:	29 f0       	breq	.+10     	; 0x6dc <mcp_2515_init+0x2c>
	{
		printf("MCP2515 is NOT in configuration mode after reset!\n");
     6d2:	8b ed       	ldi	r24, 0xDB	; 219
     6d4:	92 e0       	ldi	r25, 0x02	; 2
     6d6:	8b d7       	rcall	.+3862   	; 0x15ee <puts>
		return 1;
     6d8:	81 e0       	ldi	r24, 0x01	; 1
     6da:	0d c0       	rjmp	.+26     	; 0x6f6 <mcp_2515_init+0x46>
	}
	printf("MCP2515 mode after init: %d\n", value);
     6dc:	89 81       	ldd	r24, Y+1	; 0x01
     6de:	1f 92       	push	r1
     6e0:	8f 93       	push	r24
     6e2:	8d e0       	ldi	r24, 0x0D	; 13
     6e4:	93 e0       	ldi	r25, 0x03	; 3
     6e6:	9f 93       	push	r25
     6e8:	8f 93       	push	r24
     6ea:	70 d7       	rcall	.+3808   	; 0x15cc <printf>
	
	
	return 0;
     6ec:	0f 90       	pop	r0
     6ee:	0f 90       	pop	r0
     6f0:	0f 90       	pop	r0
     6f2:	0f 90       	pop	r0
     6f4:	80 e0       	ldi	r24, 0x00	; 0
}
     6f6:	0f 90       	pop	r0
     6f8:	df 91       	pop	r29
     6fa:	cf 91       	pop	r28
     6fc:	08 95       	ret

000006fe <motor_control_init_clock>:
}

// Reset the score timer
void motor_control_reset_timer()
{
	clock_seconds = 0;
     6fe:	88 e8       	ldi	r24, 0x88	; 136
     700:	93 e1       	ldi	r25, 0x13	; 19
     702:	90 93 89 00 	sts	0x0089, r25
     706:	80 93 88 00 	sts	0x0088, r24
     70a:	e0 e8       	ldi	r30, 0x80	; 128
     70c:	f0 e0       	ldi	r31, 0x00	; 0
     70e:	80 81       	ld	r24, Z
     710:	80 64       	ori	r24, 0x40	; 64
     712:	80 83       	st	Z, r24
     714:	e1 e8       	ldi	r30, 0x81	; 129
     716:	f0 e0       	ldi	r31, 0x00	; 0
     718:	80 81       	ld	r24, Z
     71a:	8b 60       	ori	r24, 0x0B	; 11
     71c:	80 83       	st	Z, r24
     71e:	ef e6       	ldi	r30, 0x6F	; 111
     720:	f0 e0       	ldi	r31, 0x00	; 0
     722:	80 81       	ld	r24, Z
     724:	82 60       	ori	r24, 0x02	; 2
     726:	80 83       	st	Z, r24
     728:	08 95       	ret

0000072a <set_motor_direction>:
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	31 f4       	brne	.+12     	; 0x73a <set_motor_direction+0x10>
     72e:	e2 e0       	ldi	r30, 0x02	; 2
     730:	f1 e0       	ldi	r31, 0x01	; 1
     732:	80 81       	ld	r24, Z
     734:	82 60       	ori	r24, 0x02	; 2
     736:	80 83       	st	Z, r24
     738:	08 95       	ret
     73a:	81 30       	cpi	r24, 0x01	; 1
     73c:	29 f4       	brne	.+10     	; 0x748 <set_motor_direction+0x1e>
     73e:	e2 e0       	ldi	r30, 0x02	; 2
     740:	f1 e0       	ldi	r31, 0x01	; 1
     742:	80 81       	ld	r24, Z
     744:	8d 7f       	andi	r24, 0xFD	; 253
     746:	80 83       	st	Z, r24
     748:	08 95       	ret

0000074a <enable_motor>:
     74a:	88 23       	and	r24, r24
     74c:	49 f0       	breq	.+18     	; 0x760 <enable_motor+0x16>
     74e:	e2 e0       	ldi	r30, 0x02	; 2
     750:	f1 e0       	ldi	r31, 0x01	; 1
     752:	80 81       	ld	r24, Z
     754:	80 61       	ori	r24, 0x10	; 16
     756:	80 83       	st	Z, r24
     758:	8a e2       	ldi	r24, 0x2A	; 42
     75a:	93 e0       	ldi	r25, 0x03	; 3
     75c:	48 c7       	rjmp	.+3728   	; 0x15ee <puts>
     75e:	08 95       	ret
     760:	88 e3       	ldi	r24, 0x38	; 56
     762:	93 e0       	ldi	r25, 0x03	; 3
     764:	44 d7       	rcall	.+3720   	; 0x15ee <puts>
     766:	e2 e0       	ldi	r30, 0x02	; 2
     768:	f1 e0       	ldi	r31, 0x01	; 1
     76a:	80 81       	ld	r24, Z
     76c:	8f 7e       	andi	r24, 0xEF	; 239
     76e:	80 83       	st	Z, r24
     770:	08 95       	ret

00000772 <motor_control_set_reference_pos>:
     772:	2f ef       	ldi	r18, 0xFF	; 255
     774:	30 e0       	ldi	r19, 0x00	; 0
     776:	28 1b       	sub	r18, r24
     778:	39 0b       	sbc	r19, r25
     77a:	30 93 cf 03 	sts	0x03CF, r19
     77e:	20 93 ce 03 	sts	0x03CE, r18
     782:	08 95       	ret

00000784 <enable_encoder>:
     784:	88 23       	and	r24, r24
     786:	31 f0       	breq	.+12     	; 0x794 <enable_encoder+0x10>
     788:	e2 e0       	ldi	r30, 0x02	; 2
     78a:	f1 e0       	ldi	r31, 0x01	; 1
     78c:	80 81       	ld	r24, Z
     78e:	8f 7d       	andi	r24, 0xDF	; 223
     790:	80 83       	st	Z, r24
     792:	08 95       	ret
     794:	e2 e0       	ldi	r30, 0x02	; 2
     796:	f1 e0       	ldi	r31, 0x01	; 1
     798:	80 81       	ld	r24, Z
     79a:	80 62       	ori	r24, 0x20	; 32
     79c:	80 83       	st	Z, r24
     79e:	08 95       	ret

000007a0 <read_encoder>:
     7a0:	cf 93       	push	r28
     7a2:	df 93       	push	r29
     7a4:	81 e0       	ldi	r24, 0x01	; 1
     7a6:	ee df       	rcall	.-36     	; 0x784 <enable_encoder>
     7a8:	e2 e0       	ldi	r30, 0x02	; 2
     7aa:	f1 e0       	ldi	r31, 0x01	; 1
     7ac:	80 81       	ld	r24, Z
     7ae:	87 7f       	andi	r24, 0xF7	; 247
     7b0:	80 83       	st	Z, r24
     7b2:	8a e6       	ldi	r24, 0x6A	; 106
     7b4:	8a 95       	dec	r24
     7b6:	f1 f7       	brne	.-4      	; 0x7b4 <read_encoder+0x14>
     7b8:	00 c0       	rjmp	.+0      	; 0x7ba <read_encoder+0x1a>
     7ba:	c0 91 06 01 	lds	r28, 0x0106
     7be:	80 81       	ld	r24, Z
     7c0:	88 60       	ori	r24, 0x08	; 8
     7c2:	80 83       	st	Z, r24
     7c4:	8a e6       	ldi	r24, 0x6A	; 106
     7c6:	8a 95       	dec	r24
     7c8:	f1 f7       	brne	.-4      	; 0x7c6 <read_encoder+0x26>
     7ca:	00 c0       	rjmp	.+0      	; 0x7cc <read_encoder+0x2c>
     7cc:	d0 91 06 01 	lds	r29, 0x0106
     7d0:	80 e0       	ldi	r24, 0x00	; 0
     7d2:	d8 df       	rcall	.-80     	; 0x784 <enable_encoder>
     7d4:	8d 2f       	mov	r24, r29
     7d6:	90 e0       	ldi	r25, 0x00	; 0
     7d8:	9c 2b       	or	r25, r28
     7da:	df 91       	pop	r29
     7dc:	cf 91       	pop	r28
     7de:	08 95       	ret

000007e0 <encoder_reset>:
     7e0:	e2 e0       	ldi	r30, 0x02	; 2
     7e2:	f1 e0       	ldi	r31, 0x01	; 1
     7e4:	80 81       	ld	r24, Z
     7e6:	8f 7b       	andi	r24, 0xBF	; 191
     7e8:	80 83       	st	Z, r24
     7ea:	8a e6       	ldi	r24, 0x6A	; 106
     7ec:	8a 95       	dec	r24
     7ee:	f1 f7       	brne	.-4      	; 0x7ec <encoder_reset+0xc>
     7f0:	00 c0       	rjmp	.+0      	; 0x7f2 <encoder_reset+0x12>
     7f2:	80 81       	ld	r24, Z
     7f4:	80 64       	ori	r24, 0x40	; 64
     7f6:	80 83       	st	Z, r24
     7f8:	08 95       	ret

000007fa <motor_control_set_playing_flag>:
     7fa:	cf 93       	push	r28
     7fc:	c8 2f       	mov	r28, r24
     7fe:	1f 92       	push	r1
     800:	8f 93       	push	r24
     802:	27 e4       	ldi	r18, 0x47	; 71
     804:	33 e0       	ldi	r19, 0x03	; 3
     806:	3f 93       	push	r19
     808:	2f 93       	push	r18
     80a:	e0 d6       	rcall	.+3520   	; 0x15cc <printf>
     80c:	0f 90       	pop	r0
     80e:	0f 90       	pop	r0
     810:	0f 90       	pop	r0
     812:	0f 90       	pop	r0
     814:	cc 23       	and	r28, r28
     816:	39 f0       	breq	.+14     	; 0x826 <motor_control_set_playing_flag+0x2c>
     818:	81 e0       	ldi	r24, 0x01	; 1
     81a:	90 e0       	ldi	r25, 0x00	; 0
     81c:	90 93 b3 03 	sts	0x03B3, r25
     820:	80 93 b2 03 	sts	0x03B2, r24
     824:	04 c0       	rjmp	.+8      	; 0x82e <motor_control_set_playing_flag+0x34>
     826:	10 92 b3 03 	sts	0x03B3, r1
     82a:	10 92 b2 03 	sts	0x03B2, r1
     82e:	cf 91       	pop	r28
     830:	08 95       	ret

00000832 <saturate>:
     832:	8c 39       	cpi	r24, 0x9C	; 156
     834:	2f ef       	ldi	r18, 0xFF	; 255
     836:	92 07       	cpc	r25, r18
     838:	14 f4       	brge	.+4      	; 0x83e <saturate+0xc>
     83a:	8c e9       	ldi	r24, 0x9C	; 156
     83c:	9f ef       	ldi	r25, 0xFF	; 255
     83e:	85 36       	cpi	r24, 0x65	; 101
     840:	91 05       	cpc	r25, r1
     842:	14 f0       	brlt	.+4      	; 0x848 <saturate+0x16>
     844:	84 e6       	ldi	r24, 0x64	; 100
     846:	90 e0       	ldi	r25, 0x00	; 0
     848:	08 95       	ret

0000084a <motor_control_set_velocity>:
     84a:	cf 93       	push	r28
     84c:	df 93       	push	r29
     84e:	ec 01       	movw	r28, r24
     850:	a7 df       	rcall	.-178    	; 0x7a0 <read_encoder>
     852:	90 93 c5 03 	sts	0x03C5, r25
     856:	80 93 c4 03 	sts	0x03C4, r24
     85a:	ce 01       	movw	r24, r28
     85c:	ea df       	rcall	.-44     	; 0x832 <saturate>
     85e:	ec 01       	movw	r28, r24
     860:	dd 23       	and	r29, r29
     862:	24 f4       	brge	.+8      	; 0x86c <motor_control_set_velocity+0x22>
     864:	88 27       	eor	r24, r24
     866:	99 27       	eor	r25, r25
     868:	8c 1b       	sub	r24, r28
     86a:	9d 0b       	sbc	r25, r29
     86c:	a0 dd       	rcall	.-1216   	; 0x3ae <send_DAC_data>
     86e:	1c 16       	cp	r1, r28
     870:	1d 06       	cpc	r1, r29
     872:	1c f4       	brge	.+6      	; 0x87a <motor_control_set_velocity+0x30>
     874:	82 e0       	ldi	r24, 0x02	; 2
     876:	59 df       	rcall	.-334    	; 0x72a <set_motor_direction>
     878:	02 c0       	rjmp	.+4      	; 0x87e <motor_control_set_velocity+0x34>
     87a:	81 e0       	ldi	r24, 0x01	; 1
     87c:	56 df       	rcall	.-340    	; 0x72a <set_motor_direction>
     87e:	df 91       	pop	r29
     880:	cf 91       	pop	r28
     882:	08 95       	ret

00000884 <motor_control_set_pid_gains>:
}

// Set the gains of the PID
void motor_control_set_pid_gains(float p, float i, float d)
{
     884:	ef 92       	push	r14
     886:	ff 92       	push	r15
     888:	0f 93       	push	r16
     88a:	1f 93       	push	r17
	kp = p;
     88c:	60 93 d5 03 	sts	0x03D5, r22
     890:	70 93 d6 03 	sts	0x03D6, r23
     894:	80 93 d7 03 	sts	0x03D7, r24
     898:	90 93 d8 03 	sts	0x03D8, r25
	ki = i;
     89c:	20 93 d0 03 	sts	0x03D0, r18
     8a0:	30 93 d1 03 	sts	0x03D1, r19
     8a4:	40 93 d2 03 	sts	0x03D2, r20
     8a8:	50 93 d3 03 	sts	0x03D3, r21
	kd = d;
     8ac:	e0 92 c0 03 	sts	0x03C0, r14
     8b0:	f0 92 c1 03 	sts	0x03C1, r15
     8b4:	00 93 c2 03 	sts	0x03C2, r16
     8b8:	10 93 c3 03 	sts	0x03C3, r17
}
     8bc:	1f 91       	pop	r17
     8be:	0f 91       	pop	r16
     8c0:	ff 90       	pop	r15
     8c2:	ef 90       	pop	r14
     8c4:	08 95       	ret

000008c6 <__vector_17>:

// ISR for the PID controller
ISR(TIMER1_COMPA_vect)
{
     8c6:	1f 92       	push	r1
     8c8:	0f 92       	push	r0
     8ca:	0f b6       	in	r0, 0x3f	; 63
     8cc:	0f 92       	push	r0
     8ce:	11 24       	eor	r1, r1
     8d0:	0b b6       	in	r0, 0x3b	; 59
     8d2:	0f 92       	push	r0
     8d4:	8f 92       	push	r8
     8d6:	9f 92       	push	r9
     8d8:	af 92       	push	r10
     8da:	bf 92       	push	r11
     8dc:	cf 92       	push	r12
     8de:	df 92       	push	r13
     8e0:	ef 92       	push	r14
     8e2:	ff 92       	push	r15
     8e4:	2f 93       	push	r18
     8e6:	3f 93       	push	r19
     8e8:	4f 93       	push	r20
     8ea:	5f 93       	push	r21
     8ec:	6f 93       	push	r22
     8ee:	7f 93       	push	r23
     8f0:	8f 93       	push	r24
     8f2:	9f 93       	push	r25
     8f4:	af 93       	push	r26
     8f6:	bf 93       	push	r27
     8f8:	ef 93       	push	r30
     8fa:	ff 93       	push	r31
	// If the timer is on, count the score
	if (timer_flag)
     8fc:	80 91 b4 03 	lds	r24, 0x03B4
     900:	90 91 b5 03 	lds	r25, 0x03B5
     904:	89 2b       	or	r24, r25
     906:	99 f0       	breq	.+38     	; 0x92e <__vector_17+0x68>
	{
		counter++;
     908:	80 91 d4 03 	lds	r24, 0x03D4
     90c:	8f 5f       	subi	r24, 0xFF	; 255
		// Running on 50Hz
		if (counter >= 100)
     90e:	84 36       	cpi	r24, 0x64	; 100
     910:	18 f4       	brcc	.+6      	; 0x918 <__vector_17+0x52>
ISR(TIMER1_COMPA_vect)
{
	// If the timer is on, count the score
	if (timer_flag)
	{
		counter++;
     912:	80 93 d4 03 	sts	0x03D4, r24
     916:	0b c0       	rjmp	.+22     	; 0x92e <__vector_17+0x68>
		// Running on 50Hz
		if (counter >= 100)
		{
			counter = 0;
     918:	10 92 d4 03 	sts	0x03D4, r1
			clock_seconds ++;
     91c:	80 91 cc 03 	lds	r24, 0x03CC
     920:	90 91 cd 03 	lds	r25, 0x03CD
     924:	01 96       	adiw	r24, 0x01	; 1
     926:	90 93 cd 03 	sts	0x03CD, r25
     92a:	80 93 cc 03 	sts	0x03CC, r24
		}
	}
	
	// Use PID when playing
	if(!playing_flag)
     92e:	80 91 b2 03 	lds	r24, 0x03B2
     932:	90 91 b3 03 	lds	r25, 0x03B3
     936:	89 2b       	or	r24, r25
     938:	09 f4       	brne	.+2      	; 0x93c <__vector_17+0x76>
     93a:	76 c0       	rjmp	.+236    	; 0xa28 <__vector_17+0x162>
	{
		return;
	}
	
	long encoder_value = read_encoder();
     93c:	31 df       	rcall	.-414    	; 0x7a0 <read_encoder>
	//printf("Encoder: %d\n", encoder_value);
	float error;
	int16_t output;
	//printf("\t\tEncoder max: %d encoder value %d\n", encoder_max,encoder_value);
	error = reference_value - ((encoder_value*255)/encoder_max);
     93e:	c0 90 ce 03 	lds	r12, 0x03CE
     942:	d0 90 cf 03 	lds	r13, 0x03CF
     946:	ee 24       	eor	r14, r14
     948:	d7 fc       	sbrc	r13, 7
     94a:	e0 94       	com	r14
     94c:	fe 2c       	mov	r15, r14
     94e:	9c 01       	movw	r18, r24
     950:	af ef       	ldi	r26, 0xFF	; 255
     952:	b0 e0       	ldi	r27, 0x00	; 0
     954:	99 d4       	rcall	.+2354   	; 0x1288 <__umulhisi3>
     956:	20 91 be 03 	lds	r18, 0x03BE
     95a:	30 91 bf 03 	lds	r19, 0x03BF
     95e:	40 e0       	ldi	r20, 0x00	; 0
     960:	50 e0       	ldi	r21, 0x00	; 0
     962:	70 d4       	rcall	.+2272   	; 0x1244 <__divmodsi4>
     964:	c7 01       	movw	r24, r14
     966:	b6 01       	movw	r22, r12
     968:	62 1b       	sub	r22, r18
     96a:	73 0b       	sbc	r23, r19
     96c:	84 0b       	sbc	r24, r20
     96e:	95 0b       	sbc	r25, r21
     970:	66 d3       	rcall	.+1740   	; 0x103e <__floatsisf>
     972:	6b 01       	movw	r12, r22
     974:	7c 01       	movw	r14, r24
	//printf("Error: %d\n", error);
	//printf("Encoder blabla %d\n", (int16_t) ((encoder_value*255)/encoder_max));
	if (abs(error) < 3)
     976:	30 d3       	rcall	.+1632   	; 0xfd8 <__fixsfsi>
     978:	6e 5f       	subi	r22, 0xFE	; 254
     97a:	7f 4f       	sbci	r23, 0xFF	; 255
     97c:	65 30       	cpi	r22, 0x05	; 5
     97e:	71 05       	cpc	r23, r1
     980:	18 f4       	brcc	.+6      	; 0x988 <__vector_17+0xc2>
	}
}
// Send the output to the motor
void motor_control_set_speed(uint8_t value){
	//printf("sending dac data: %d\n",value);
	send_DAC_data(value);
     982:	80 e0       	ldi	r24, 0x00	; 0
     984:	14 dd       	rcall	.-1496   	; 0x3ae <send_DAC_data>
     986:	50 c0       	rjmp	.+160    	; 0xa28 <__vector_17+0x162>
	{
		//printf("Lal\n");
		motor_control_set_speed(0);
		return;
	}
	if ((int) error_sum < integrator_max)
     988:	80 90 c7 03 	lds	r8, 0x03C7
     98c:	90 90 c8 03 	lds	r9, 0x03C8
     990:	a0 90 c9 03 	lds	r10, 0x03C9
     994:	b0 90 ca 03 	lds	r11, 0x03CA
     998:	c5 01       	movw	r24, r10
     99a:	b4 01       	movw	r22, r8
     99c:	1d d3       	rcall	.+1594   	; 0xfd8 <__fixsfsi>
     99e:	20 91 07 02 	lds	r18, 0x0207
     9a2:	30 91 08 02 	lds	r19, 0x0208
     9a6:	62 17       	cp	r22, r18
     9a8:	73 07       	cpc	r23, r19
     9aa:	a4 f4       	brge	.+40     	; 0x9d4 <__vector_17+0x10e>
	{
		error_sum += dt*error;
     9ac:	2a e0       	ldi	r18, 0x0A	; 10
     9ae:	37 ed       	ldi	r19, 0xD7	; 215
     9b0:	43 ea       	ldi	r20, 0xA3	; 163
     9b2:	5c e3       	ldi	r21, 0x3C	; 60
     9b4:	c7 01       	movw	r24, r14
     9b6:	b6 01       	movw	r22, r12
     9b8:	ce d3       	rcall	.+1948   	; 0x1156 <__mulsf3>
     9ba:	9b 01       	movw	r18, r22
     9bc:	ac 01       	movw	r20, r24
     9be:	c5 01       	movw	r24, r10
     9c0:	b4 01       	movw	r22, r8
     9c2:	a6 d2       	rcall	.+1356   	; 0xf10 <__addsf3>
     9c4:	60 93 c7 03 	sts	0x03C7, r22
     9c8:	70 93 c8 03 	sts	0x03C8, r23
     9cc:	80 93 c9 03 	sts	0x03C9, r24
     9d0:	90 93 ca 03 	sts	0x03CA, r25
	}
	int prop = -kp*error;
     9d4:	80 91 d5 03 	lds	r24, 0x03D5
     9d8:	90 91 d6 03 	lds	r25, 0x03D6
     9dc:	a0 91 d7 03 	lds	r26, 0x03D7
     9e0:	b0 91 d8 03 	lds	r27, 0x03D8
     9e4:	bc 01       	movw	r22, r24
     9e6:	cd 01       	movw	r24, r26
     9e8:	90 58       	subi	r25, 0x80	; 128
     9ea:	a7 01       	movw	r20, r14
     9ec:	96 01       	movw	r18, r12
     9ee:	b3 d3       	rcall	.+1894   	; 0x1156 <__mulsf3>
     9f0:	f3 d2       	rcall	.+1510   	; 0xfd8 <__fixsfsi>
     9f2:	6b 01       	movw	r12, r22
     9f4:	7c 01       	movw	r14, r24
	int integral = - ki*error_sum;
     9f6:	80 91 d0 03 	lds	r24, 0x03D0
     9fa:	90 91 d1 03 	lds	r25, 0x03D1
     9fe:	a0 91 d2 03 	lds	r26, 0x03D2
     a02:	b0 91 d3 03 	lds	r27, 0x03D3
     a06:	bc 01       	movw	r22, r24
     a08:	cd 01       	movw	r24, r26
     a0a:	90 58       	subi	r25, 0x80	; 128
     a0c:	20 91 c7 03 	lds	r18, 0x03C7
     a10:	30 91 c8 03 	lds	r19, 0x03C8
     a14:	40 91 c9 03 	lds	r20, 0x03C9
     a18:	50 91 ca 03 	lds	r21, 0x03CA
     a1c:	9c d3       	rcall	.+1848   	; 0x1156 <__mulsf3>
     a1e:	dc d2       	rcall	.+1464   	; 0xfd8 <__fixsfsi>
	//printf("Prop: %d", prop);
	
	output = prop + integral;
     a20:	cb 01       	movw	r24, r22
     a22:	8c 0d       	add	r24, r12
     a24:	9d 1d       	adc	r25, r13
	//printf("Output PI: %d\n", output);

	motor_control_set_velocity(output);
     a26:	11 df       	rcall	.-478    	; 0x84a <motor_control_set_velocity>
	
}
     a28:	ff 91       	pop	r31
     a2a:	ef 91       	pop	r30
     a2c:	bf 91       	pop	r27
     a2e:	af 91       	pop	r26
     a30:	9f 91       	pop	r25
     a32:	8f 91       	pop	r24
     a34:	7f 91       	pop	r23
     a36:	6f 91       	pop	r22
     a38:	5f 91       	pop	r21
     a3a:	4f 91       	pop	r20
     a3c:	3f 91       	pop	r19
     a3e:	2f 91       	pop	r18
     a40:	ff 90       	pop	r15
     a42:	ef 90       	pop	r14
     a44:	df 90       	pop	r13
     a46:	cf 90       	pop	r12
     a48:	bf 90       	pop	r11
     a4a:	af 90       	pop	r10
     a4c:	9f 90       	pop	r9
     a4e:	8f 90       	pop	r8
     a50:	0f 90       	pop	r0
     a52:	0b be       	out	0x3b, r0	; 59
     a54:	0f 90       	pop	r0
     a56:	0f be       	out	0x3f, r0	; 63
     a58:	0f 90       	pop	r0
     a5a:	1f 90       	pop	r1
     a5c:	18 95       	reti

00000a5e <find_encoder_max>:

// Function for finding the encoder range
unsigned int find_encoder_max()
{
     a5e:	cf 93       	push	r28
     a60:	df 93       	push	r29
	printf("In find encoder max");
     a62:	8d e5       	ldi	r24, 0x5D	; 93
     a64:	93 e0       	ldi	r25, 0x03	; 3
     a66:	9f 93       	push	r25
     a68:	8f 93       	push	r24
     a6a:	b0 d5       	rcall	.+2912   	; 0x15cc <printf>
	motor_control_set_velocity(60);
     a6c:	8c e3       	ldi	r24, 0x3C	; 60
     a6e:	90 e0       	ldi	r25, 0x00	; 0
     a70:	ec de       	rcall	.-552    	; 0x84a <motor_control_set_velocity>
     a72:	2f ef       	ldi	r18, 0xFF	; 255
     a74:	8d e3       	ldi	r24, 0x3D	; 61
     a76:	99 e4       	ldi	r25, 0x49	; 73
     a78:	21 50       	subi	r18, 0x01	; 1
     a7a:	80 40       	sbci	r24, 0x00	; 0
     a7c:	90 40       	sbci	r25, 0x00	; 0
     a7e:	e1 f7       	brne	.-8      	; 0xa78 <find_encoder_max+0x1a>
     a80:	00 c0       	rjmp	.+0      	; 0xa82 <find_encoder_max+0x24>
     a82:	00 00       	nop
	_delay_ms(1500);
	motor_control_set_velocity(0);
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	90 e0       	ldi	r25, 0x00	; 0
     a88:	e0 de       	rcall	.-576    	; 0x84a <motor_control_set_velocity>
     a8a:	2f ef       	ldi	r18, 0xFF	; 255
     a8c:	83 ec       	ldi	r24, 0xC3	; 195
     a8e:	99 e0       	ldi	r25, 0x09	; 9
     a90:	21 50       	subi	r18, 0x01	; 1
     a92:	80 40       	sbci	r24, 0x00	; 0
     a94:	90 40       	sbci	r25, 0x00	; 0
     a96:	e1 f7       	brne	.-8      	; 0xa90 <find_encoder_max+0x32>
     a98:	00 c0       	rjmp	.+0      	; 0xa9a <find_encoder_max+0x3c>
     a9a:	00 00       	nop
	_delay_ms(200);
	printf("Encoder value: %d\n",read_encoder());
     a9c:	81 de       	rcall	.-766    	; 0x7a0 <read_encoder>
     a9e:	9f 93       	push	r25
     aa0:	8f 93       	push	r24
     aa2:	81 e7       	ldi	r24, 0x71	; 113
     aa4:	93 e0       	ldi	r25, 0x03	; 3
     aa6:	9f 93       	push	r25
     aa8:	8f 93       	push	r24
     aaa:	90 d5       	rcall	.+2848   	; 0x15cc <printf>
	encoder_reset();
     aac:	99 de       	rcall	.-718    	; 0x7e0 <encoder_reset>
	motor_control_set_velocity(-60);
     aae:	84 ec       	ldi	r24, 0xC4	; 196
     ab0:	9f ef       	ldi	r25, 0xFF	; 255
     ab2:	cb de       	rcall	.-618    	; 0x84a <motor_control_set_velocity>
     ab4:	2f ef       	ldi	r18, 0xFF	; 255
     ab6:	87 e9       	ldi	r24, 0x97	; 151
     ab8:	9a e3       	ldi	r25, 0x3A	; 58
     aba:	21 50       	subi	r18, 0x01	; 1
     abc:	80 40       	sbci	r24, 0x00	; 0
     abe:	90 40       	sbci	r25, 0x00	; 0
     ac0:	e1 f7       	brne	.-8      	; 0xaba <find_encoder_max+0x5c>
     ac2:	00 c0       	rjmp	.+0      	; 0xac4 <find_encoder_max+0x66>
     ac4:	00 00       	nop
	_delay_ms(1200);
	motor_control_set_velocity(0);
     ac6:	80 e0       	ldi	r24, 0x00	; 0
     ac8:	90 e0       	ldi	r25, 0x00	; 0
     aca:	bf de       	rcall	.-642    	; 0x84a <motor_control_set_velocity>
     acc:	2f ef       	ldi	r18, 0xFF	; 255
     ace:	81 ee       	ldi	r24, 0xE1	; 225
     ad0:	94 e0       	ldi	r25, 0x04	; 4
     ad2:	21 50       	subi	r18, 0x01	; 1
     ad4:	80 40       	sbci	r24, 0x00	; 0
     ad6:	90 40       	sbci	r25, 0x00	; 0
     ad8:	e1 f7       	brne	.-8      	; 0xad2 <find_encoder_max+0x74>
     ada:	00 c0       	rjmp	.+0      	; 0xadc <find_encoder_max+0x7e>
     adc:	00 00       	nop
	_delay_ms(100);
	printf("\tEncoder value2: %d\n",read_encoder());
     ade:	60 de       	rcall	.-832    	; 0x7a0 <read_encoder>
     ae0:	9f 93       	push	r25
     ae2:	8f 93       	push	r24
     ae4:	84 e8       	ldi	r24, 0x84	; 132
     ae6:	93 e0       	ldi	r25, 0x03	; 3
     ae8:	9f 93       	push	r25
     aea:	8f 93       	push	r24
     aec:	6f d5       	rcall	.+2782   	; 0x15cc <printf>
	uint16_t encoder = read_encoder();
     aee:	58 de       	rcall	.-848    	; 0x7a0 <read_encoder>
     af0:	ec 01       	movw	r28, r24
	motor_control_set_velocity(20);
     af2:	84 e1       	ldi	r24, 0x14	; 20
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	a9 de       	rcall	.-686    	; 0x84a <motor_control_set_velocity>
     af8:	2f ef       	ldi	r18, 0xFF	; 255
     afa:	83 ec       	ldi	r24, 0xC3	; 195
     afc:	99 e0       	ldi	r25, 0x09	; 9
     afe:	21 50       	subi	r18, 0x01	; 1
     b00:	80 40       	sbci	r24, 0x00	; 0
     b02:	90 40       	sbci	r25, 0x00	; 0
     b04:	e1 f7       	brne	.-8      	; 0xafe <find_encoder_max+0xa0>
     b06:	00 c0       	rjmp	.+0      	; 0xb08 <find_encoder_max+0xaa>
     b08:	00 00       	nop
	_delay_ms(200);
	motor_control_set_velocity(0);
     b0a:	80 e0       	ldi	r24, 0x00	; 0
     b0c:	90 e0       	ldi	r25, 0x00	; 0
     b0e:	9d de       	rcall	.-710    	; 0x84a <motor_control_set_velocity>
	return encoder;
     b10:	8d b7       	in	r24, 0x3d	; 61
     b12:	9e b7       	in	r25, 0x3e	; 62
     b14:	0a 96       	adiw	r24, 0x0a	; 10
     b16:	0f b6       	in	r0, 0x3f	; 63
     b18:	f8 94       	cli
     b1a:	9e bf       	out	0x3e, r25	; 62
     b1c:	0f be       	out	0x3f, r0	; 63
     b1e:	8d bf       	out	0x3d, r24	; 61
}
     b20:	ce 01       	movw	r24, r28
     b22:	df 91       	pop	r29
     b24:	cf 91       	pop	r28
     b26:	08 95       	ret

00000b28 <motor_control_init>:
float kd;
float ki;
int integrator_max = 300;

uint8_t motor_control_init(){
	set_bit(DDRH, RST);
     b28:	e1 e0       	ldi	r30, 0x01	; 1
     b2a:	f1 e0       	ldi	r31, 0x01	; 1
     b2c:	80 81       	ld	r24, Z
     b2e:	80 64       	ori	r24, 0x40	; 64
     b30:	80 83       	st	Z, r24
	set_bit(DDRH, OE);
     b32:	80 81       	ld	r24, Z
     b34:	80 62       	ori	r24, 0x20	; 32
     b36:	80 83       	st	Z, r24
	set_bit(DDRH, EN);
     b38:	80 81       	ld	r24, Z
     b3a:	80 61       	ori	r24, 0x10	; 16
     b3c:	80 83       	st	Z, r24
	set_bit(DDRH, DIR);
     b3e:	80 81       	ld	r24, Z
     b40:	82 60       	ori	r24, 0x02	; 2
     b42:	80 83       	st	Z, r24
	set_bit(DDRH, SEL);
     b44:	80 81       	ld	r24, Z
     b46:	88 60       	ori	r24, 0x08	; 8
     b48:	80 83       	st	Z, r24
	// Port K Digital input
	DDRK = 0x00;
     b4a:	10 92 07 01 	sts	0x0107, r1
	//input_end_motor = 100;
	//output_start_motor = 0;
	//output_end_motor = 255;
	//input_range_motor = input_end_motor-input_start_motor;
	//output_range_motor = output_end_motor-output_start_motor;
	setup_DAC();
     b4e:	29 dc       	rcall	.-1966   	; 0x3a2 <setup_DAC>

	enable_encoder(1);
     b50:	81 e0       	ldi	r24, 0x01	; 1
     b52:	18 de       	rcall	.-976    	; 0x784 <enable_encoder>
	encoder_reset();
     b54:	45 de       	rcall	.-886    	; 0x7e0 <encoder_reset>
	}
}
// Send the output to the motor
void motor_control_set_speed(uint8_t value){
	//printf("sending dac data: %d\n",value);
	send_DAC_data(value);
     b56:	80 e0       	ldi	r24, 0x00	; 0
     b58:	2a dc       	rcall	.-1964   	; 0x3ae <send_DAC_data>
	setup_DAC();

	enable_encoder(1);
	encoder_reset();
	motor_control_set_speed(0);
	enable_motor(1);
     b5a:	81 e0       	ldi	r24, 0x01	; 1
     b5c:	f6 dd       	rcall	.-1044   	; 0x74a <enable_motor>
	encoder_max = find_encoder_max();
     b5e:	7f df       	rcall	.-258    	; 0xa5e <find_encoder_max>
     b60:	80 93 be 03 	sts	0x03BE, r24
     b64:	90 93 bf 03 	sts	0x03BF, r25
	printf("Encoder max is : %d",encoder_max);
     b68:	9f 93       	push	r25
     b6a:	8f 93       	push	r24
     b6c:	89 e9       	ldi	r24, 0x99	; 153
     b6e:	93 e0       	ldi	r25, 0x03	; 3
     b70:	9f 93       	push	r25
     b72:	8f 93       	push	r24
     b74:	2b d5       	rcall	.+2646   	; 0x15cc <printf>
	clock_seconds = 0;
     b76:	10 92 cd 03 	sts	0x03CD, r1
     b7a:	10 92 cc 03 	sts	0x03CC, r1
	counter = 0;
     b7e:	10 92 d4 03 	sts	0x03D4, r1
}

// Set the reference position
void motor_control_set_reference_pos(int pos)
{
	reference_value = -pos + 255;
     b82:	8f ef       	ldi	r24, 0xFF	; 255
     b84:	90 e0       	ldi	r25, 0x00	; 0
     b86:	90 93 cf 03 	sts	0x03CF, r25
     b8a:	80 93 ce 03 	sts	0x03CE, r24
	encoder_max = find_encoder_max();
	printf("Encoder max is : %d",encoder_max);
	clock_seconds = 0;
	counter = 0;
	motor_control_set_reference_pos(0);
	error_sum = 0;
     b8e:	10 92 c7 03 	sts	0x03C7, r1
     b92:	10 92 c8 03 	sts	0x03C8, r1
     b96:	10 92 c9 03 	sts	0x03C9, r1
     b9a:	10 92 ca 03 	sts	0x03CA, r1
	return 0;
     b9e:	0f 90       	pop	r0
     ba0:	0f 90       	pop	r0
     ba2:	0f 90       	pop	r0
     ba4:	0f 90       	pop	r0
}
     ba6:	80 e0       	ldi	r24, 0x00	; 0
     ba8:	08 95       	ret

00000baa <pwm_init>:
uint8_t input_slider_range;
int output_start;
int output_end;
uint8_t pwm_init(){
	//Mode 14
	TCCR3A |= (1 << WGM31)|(1 << COM3A1);
     baa:	e0 e9       	ldi	r30, 0x90	; 144
     bac:	f0 e0       	ldi	r31, 0x00	; 0
     bae:	80 81       	ld	r24, Z
     bb0:	82 68       	ori	r24, 0x82	; 130
     bb2:	80 83       	st	Z, r24
	TCCR3A &= ~(1 << WGM30)|(1 << COM3A0);
     bb4:	80 81       	ld	r24, Z
     bb6:	8e 7f       	andi	r24, 0xFE	; 254
     bb8:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32)|(1 << WGM33)|(1 << CS31)|(1 << CS30);
     bba:	e1 e9       	ldi	r30, 0x91	; 145
     bbc:	f0 e0       	ldi	r31, 0x00	; 0
     bbe:	80 81       	ld	r24, Z
     bc0:	8b 61       	ori	r24, 0x1B	; 27
     bc2:	80 83       	st	Z, r24
	TCCR3B &= ~(1 << CS32);
     bc4:	80 81       	ld	r24, Z
     bc6:	8b 7f       	andi	r24, 0xFB	; 251
     bc8:	80 83       	st	Z, r24
	
	
	
	ICR3 = 5000;
     bca:	88 e8       	ldi	r24, 0x88	; 136
     bcc:	93 e1       	ldi	r25, 0x13	; 19
     bce:	90 93 97 00 	sts	0x0097, r25
     bd2:	80 93 96 00 	sts	0x0096, r24
	set_bit(DDRE,PE3);
     bd6:	6b 9a       	sbi	0x0d, 3	; 13
	OCR3A = 375;
     bd8:	87 e7       	ldi	r24, 0x77	; 119
     bda:	91 e0       	ldi	r25, 0x01	; 1
     bdc:	90 93 99 00 	sts	0x0099, r25
     be0:	80 93 98 00 	sts	0x0098, r24

	input_joystick_start = -100;
     be4:	8c e9       	ldi	r24, 0x9C	; 156
     be6:	9f ef       	ldi	r25, 0xFF	; 255
     be8:	90 93 df 03 	sts	0x03DF, r25
     bec:	80 93 de 03 	sts	0x03DE, r24
	input_joystick_end = 100;
     bf0:	84 e6       	ldi	r24, 0x64	; 100
     bf2:	90 e0       	ldi	r25, 0x00	; 0
     bf4:	90 93 db 03 	sts	0x03DB, r25
     bf8:	80 93 da 03 	sts	0x03DA, r24
	input_slider_start = 0;
     bfc:	10 92 d9 03 	sts	0x03D9, r1
	input_slider_end = 255;
     c00:	4f ef       	ldi	r20, 0xFF	; 255
     c02:	40 93 dc 03 	sts	0x03DC, r20
	output_start = 250;
     c06:	8a ef       	ldi	r24, 0xFA	; 250
     c08:	90 e0       	ldi	r25, 0x00	; 0
     c0a:	90 93 e4 03 	sts	0x03E4, r25
     c0e:	80 93 e3 03 	sts	0x03E3, r24
	output_end = 500;
     c12:	24 ef       	ldi	r18, 0xF4	; 244
     c14:	31 e0       	ldi	r19, 0x01	; 1
     c16:	30 93 e8 03 	sts	0x03E8, r19
     c1a:	20 93 e7 03 	sts	0x03E7, r18
	input_joystick_range = input_joystick_end-input_joystick_start;
     c1e:	28 ec       	ldi	r18, 0xC8	; 200
     c20:	20 93 dd 03 	sts	0x03DD, r18
	input_slider_range = input_slider_end - input_slider_start;
     c24:	40 93 e2 03 	sts	0x03E2, r20
	output_range = output_end-output_start;
     c28:	90 93 e6 03 	sts	0x03E6, r25
     c2c:	80 93 e5 03 	sts	0x03E5, r24
	return 0;

}
     c30:	80 e0       	ldi	r24, 0x00	; 0
     c32:	08 95       	ret

00000c34 <pwm_set_angle>:

uint8_t pwm_set_angle(int angle, uint8_t mode){
	//int scaled_angle = abs(angle-255);
	switch(mode)
     c34:	61 30       	cpi	r22, 0x01	; 1
     c36:	19 f0       	breq	.+6      	; 0xc3e <pwm_set_angle+0xa>
     c38:	62 30       	cpi	r22, 0x02	; 2
     c3a:	79 f1       	breq	.+94     	; 0xc9a <pwm_set_angle+0x66>
     c3c:	58 c0       	rjmp	.+176    	; 0xcee <pwm_set_angle+0xba>
	{
		case 1:
		if(angle >= input_joystick_start && angle <= input_joystick_end){
     c3e:	20 91 de 03 	lds	r18, 0x03DE
     c42:	30 91 df 03 	lds	r19, 0x03DF
     c46:	82 17       	cp	r24, r18
     c48:	93 07       	cpc	r25, r19
     c4a:	0c f4       	brge	.+2      	; 0xc4e <pwm_set_angle+0x1a>
     c4c:	52 c0       	rjmp	.+164    	; 0xcf2 <pwm_set_angle+0xbe>
     c4e:	40 91 da 03 	lds	r20, 0x03DA
     c52:	50 91 db 03 	lds	r21, 0x03DB
     c56:	48 17       	cp	r20, r24
     c58:	59 07       	cpc	r21, r25
     c5a:	0c f4       	brge	.+2      	; 0xc5e <pwm_set_angle+0x2a>
     c5c:	4c c0       	rjmp	.+152    	; 0xcf6 <pwm_set_angle+0xc2>
			OCR3A = (angle-input_joystick_start)*output_range / input_joystick_range + output_start;
     c5e:	ac 01       	movw	r20, r24
     c60:	42 1b       	sub	r20, r18
     c62:	53 0b       	sbc	r21, r19
     c64:	20 91 e5 03 	lds	r18, 0x03E5
     c68:	30 91 e6 03 	lds	r19, 0x03E6
     c6c:	42 9f       	mul	r20, r18
     c6e:	c0 01       	movw	r24, r0
     c70:	43 9f       	mul	r20, r19
     c72:	90 0d       	add	r25, r0
     c74:	52 9f       	mul	r21, r18
     c76:	90 0d       	add	r25, r0
     c78:	11 24       	eor	r1, r1
     c7a:	60 91 dd 03 	lds	r22, 0x03DD
     c7e:	70 e0       	ldi	r23, 0x00	; 0
     c80:	cd d2       	rcall	.+1434   	; 0x121c <__udivmodhi4>
     c82:	80 91 e3 03 	lds	r24, 0x03E3
     c86:	90 91 e4 03 	lds	r25, 0x03E4
     c8a:	68 0f       	add	r22, r24
     c8c:	79 1f       	adc	r23, r25
     c8e:	70 93 99 00 	sts	0x0099, r23
     c92:	60 93 98 00 	sts	0x0098, r22
			return 0;
     c96:	80 e0       	ldi	r24, 0x00	; 0
     c98:	08 95       	ret
		}
		break;
		
		case 2:
		if(angle >= input_slider_start && angle <= input_slider_end){
     c9a:	20 91 d9 03 	lds	r18, 0x03D9
     c9e:	30 e0       	ldi	r19, 0x00	; 0
     ca0:	82 17       	cp	r24, r18
     ca2:	93 07       	cpc	r25, r19
     ca4:	54 f1       	brlt	.+84     	; 0xcfa <pwm_set_angle+0xc6>
     ca6:	40 91 dc 03 	lds	r20, 0x03DC
     caa:	50 e0       	ldi	r21, 0x00	; 0
     cac:	48 17       	cp	r20, r24
     cae:	59 07       	cpc	r21, r25
     cb0:	34 f1       	brlt	.+76     	; 0xcfe <pwm_set_angle+0xca>
			OCR3A = (angle-input_slider_start)*output_range / input_slider_range + output_start;
     cb2:	ac 01       	movw	r20, r24
     cb4:	42 1b       	sub	r20, r18
     cb6:	53 0b       	sbc	r21, r19
     cb8:	20 91 e5 03 	lds	r18, 0x03E5
     cbc:	30 91 e6 03 	lds	r19, 0x03E6
     cc0:	42 9f       	mul	r20, r18
     cc2:	c0 01       	movw	r24, r0
     cc4:	43 9f       	mul	r20, r19
     cc6:	90 0d       	add	r25, r0
     cc8:	52 9f       	mul	r21, r18
     cca:	90 0d       	add	r25, r0
     ccc:	11 24       	eor	r1, r1
     cce:	60 91 e2 03 	lds	r22, 0x03E2
     cd2:	70 e0       	ldi	r23, 0x00	; 0
     cd4:	a3 d2       	rcall	.+1350   	; 0x121c <__udivmodhi4>
     cd6:	80 91 e3 03 	lds	r24, 0x03E3
     cda:	90 91 e4 03 	lds	r25, 0x03E4
     cde:	68 0f       	add	r22, r24
     ce0:	79 1f       	adc	r23, r25
     ce2:	70 93 99 00 	sts	0x0099, r23
     ce6:	60 93 98 00 	sts	0x0098, r22
			return 0;
     cea:	80 e0       	ldi	r24, 0x00	; 0
     cec:	08 95       	ret
		}
		break;
	}
	
	
	return 1;
     cee:	81 e0       	ldi	r24, 0x01	; 1
     cf0:	08 95       	ret
     cf2:	81 e0       	ldi	r24, 0x01	; 1
     cf4:	08 95       	ret
     cf6:	81 e0       	ldi	r24, 0x01	; 1
     cf8:	08 95       	ret
     cfa:	81 e0       	ldi	r24, 0x01	; 1
     cfc:	08 95       	ret
     cfe:	81 e0       	ldi	r24, 0x01	; 1
}
     d00:	08 95       	ret

00000d02 <solenoid_shoot>:
	solenoid_shoot();
}

void solenoid_shoot()
{
	clear_bit(PORTA,SOLENOID);
     d02:	11 98       	cbi	0x02, 1	; 2
     d04:	9e e1       	ldi	r25, 0x1E	; 30
     d06:	06 c0       	rjmp	.+12     	; 0xd14 <solenoid_shoot+0x12>
	uint8_t counter= 0;
	while(counter<30)
	{
		if (TCNT0 == 100)
     d08:	86 b5       	in	r24, 0x26	; 38
     d0a:	84 36       	cpi	r24, 0x64	; 100
     d0c:	e9 f7       	brne	.-6      	; 0xd08 <solenoid_shoot+0x6>
		{
			counter++;
			TCNT0 = 0;
     d0e:	16 bc       	out	0x26, r1	; 38
     d10:	91 50       	subi	r25, 0x01	; 1

void solenoid_shoot()
{
	clear_bit(PORTA,SOLENOID);
	uint8_t counter= 0;
	while(counter<30)
     d12:	21 f0       	breq	.+8      	; 0xd1c <solenoid_shoot+0x1a>
	{
		if (TCNT0 == 100)
     d14:	86 b5       	in	r24, 0x26	; 38
     d16:	84 36       	cpi	r24, 0x64	; 100
     d18:	b9 f7       	brne	.-18     	; 0xd08 <solenoid_shoot+0x6>
     d1a:	f9 cf       	rjmp	.-14     	; 0xd0e <solenoid_shoot+0xc>
		{
			counter++;
			TCNT0 = 0;
		}
	}
	set_bit(PORTA,SOLENOID);	
     d1c:	11 9a       	sbi	0x02, 1	; 2
     d1e:	08 95       	ret

00000d20 <setup_solenoid>:
#define SOLENOID PA1

void setup_solenoid()
{
	// PA1 as solenoid output
	set_bit(DDRA,SOLENOID);
     d20:	09 9a       	sbi	0x01, 1	; 1
	set_bit(PORTA,SOLENOID);
     d22:	11 9a       	sbi	0x02, 1	; 2
	//1024 prescaler
	TCCR0B |= (1<<CS02)|(1<<CS00);
     d24:	85 b5       	in	r24, 0x25	; 37
     d26:	85 60       	ori	r24, 0x05	; 5
     d28:	85 bd       	out	0x25, r24	; 37
	solenoid_shoot();
     d2a:	eb cf       	rjmp	.-42     	; 0xd02 <solenoid_shoot>
     d2c:	08 95       	ret

00000d2e <spi_init>:

void spi_init()
{
	/* Set MOSI and SCK output, all others input */
	// PB7 = !SS, PB2 = MOSI, PB3 = MISO, PB1 = SCK
	DDRB = (1<<PB7)|(1<<PB2)|(1<<PB1)|(1<<PB0);
     d2e:	87 e8       	ldi	r24, 0x87	; 135
     d30:	84 b9       	out	0x04, r24	; 4
	// MISO as input
	clear_bit(DDRB,PB3);
     d32:	23 98       	cbi	0x04, 3	; 4
	set_bit(PORTB,PB3);
     d34:	2b 9a       	sbi	0x05, 3	; 5
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     d36:	81 e5       	ldi	r24, 0x51	; 81
     d38:	8c bd       	out	0x2c, r24	; 44
	// Read SPSR and SPDR to clear interrupt flag
	char c1 = SPSR;
     d3a:	8d b5       	in	r24, 0x2d	; 45
	char c2 = SPDR;
     d3c:	8e b5       	in	r24, 0x2e	; 46
     d3e:	08 95       	ret

00000d40 <spi_send>:
}
void spi_send(char cData)
{
	/* Start transmission */
	SPDR = cData;
     d40:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     d42:	0d b4       	in	r0, 0x2d	; 45
     d44:	07 fe       	sbrs	r0, 7
     d46:	fd cf       	rjmp	.-6      	; 0xd42 <spi_send+0x2>
}
     d48:	08 95       	ret

00000d4a <spi_read>:

char spi_read() 
{

	SPDR = 0x00; // send dummy data
     d4a:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1<<SPIF))); // Wait until data is shifted into SPDR
     d4c:	0d b4       	in	r0, 0x2d	; 45
     d4e:	07 fe       	sbrs	r0, 7
     d50:	fd cf       	rjmp	.-6      	; 0xd4c <spi_read+0x2>
	return SPDR;
     d52:	8e b5       	in	r24, 0x2e	; 46
}
     d54:	08 95       	ret

00000d56 <spi_enable>:

void spi_enable()
{
	clear_bit(PORTB,PB7);
     d56:	2f 98       	cbi	0x05, 7	; 5
	clear_bit(PORTB,PB0);
     d58:	28 98       	cbi	0x05, 0	; 5
     d5a:	08 95       	ret

00000d5c <spi_disable>:
}

void spi_disable()
{
	set_bit(PORTB,PB7);
     d5c:	2f 9a       	sbi	0x05, 7	; 5
	set_bit(PORTB,PB0);
     d5e:	28 9a       	sbi	0x05, 0	; 5
     d60:	08 95       	ret

00000d62 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     d62:	8c e0       	ldi	r24, 0x0C	; 12
     d64:	80 93 b8 00 	sts	0x00B8, r24
     d68:	8f ef       	ldi	r24, 0xFF	; 255
     d6a:	80 93 bb 00 	sts	0x00BB, r24
     d6e:	84 e0       	ldi	r24, 0x04	; 4
     d70:	80 93 bc 00 	sts	0x00BC, r24
     d74:	08 95       	ret

00000d76 <TWI_Start_Transceiver_With_Data>:
     d76:	ec eb       	ldi	r30, 0xBC	; 188
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	20 81       	ld	r18, Z
     d7c:	20 fd       	sbrc	r18, 0
     d7e:	fd cf       	rjmp	.-6      	; 0xd7a <TWI_Start_Transceiver_With_Data+0x4>
     d80:	60 93 b8 03 	sts	0x03B8, r22
     d84:	fc 01       	movw	r30, r24
     d86:	20 81       	ld	r18, Z
     d88:	20 93 b9 03 	sts	0x03B9, r18
     d8c:	20 fd       	sbrc	r18, 0
     d8e:	0c c0       	rjmp	.+24     	; 0xda8 <TWI_Start_Transceiver_With_Data+0x32>
     d90:	62 30       	cpi	r22, 0x02	; 2
     d92:	50 f0       	brcs	.+20     	; 0xda8 <TWI_Start_Transceiver_With_Data+0x32>
     d94:	dc 01       	movw	r26, r24
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	ea eb       	ldi	r30, 0xBA	; 186
     d9a:	f3 e0       	ldi	r31, 0x03	; 3
     d9c:	81 e0       	ldi	r24, 0x01	; 1
     d9e:	9d 91       	ld	r25, X+
     da0:	91 93       	st	Z+, r25
     da2:	8f 5f       	subi	r24, 0xFF	; 255
     da4:	86 13       	cpse	r24, r22
     da6:	fb cf       	rjmp	.-10     	; 0xd9e <TWI_Start_Transceiver_With_Data+0x28>
     da8:	10 92 b7 03 	sts	0x03B7, r1
     dac:	88 ef       	ldi	r24, 0xF8	; 248
     dae:	80 93 09 02 	sts	0x0209, r24
     db2:	85 ea       	ldi	r24, 0xA5	; 165
     db4:	80 93 bc 00 	sts	0x00BC, r24
     db8:	08 95       	ret

00000dba <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect
ISR(TWI_vect)
{
     dba:	1f 92       	push	r1
     dbc:	0f 92       	push	r0
     dbe:	0f b6       	in	r0, 0x3f	; 63
     dc0:	0f 92       	push	r0
     dc2:	11 24       	eor	r1, r1
     dc4:	0b b6       	in	r0, 0x3b	; 59
     dc6:	0f 92       	push	r0
     dc8:	2f 93       	push	r18
     dca:	3f 93       	push	r19
     dcc:	8f 93       	push	r24
     dce:	9f 93       	push	r25
     dd0:	af 93       	push	r26
     dd2:	bf 93       	push	r27
     dd4:	ef 93       	push	r30
     dd6:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     dd8:	80 91 b9 00 	lds	r24, 0x00B9
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	fc 01       	movw	r30, r24
     de0:	38 97       	sbiw	r30, 0x08	; 8
     de2:	e1 35       	cpi	r30, 0x51	; 81
     de4:	f1 05       	cpc	r31, r1
     de6:	08 f0       	brcs	.+2      	; 0xdea <__vector_39+0x30>
     de8:	55 c0       	rjmp	.+170    	; 0xe94 <__vector_39+0xda>
     dea:	ee 58       	subi	r30, 0x8E	; 142
     dec:	ff 4f       	sbci	r31, 0xFF	; 255
     dee:	46 c2       	rjmp	.+1164   	; 0x127c <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     df0:	10 92 b6 03 	sts	0x03B6, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     df4:	e0 91 b6 03 	lds	r30, 0x03B6
     df8:	80 91 b8 03 	lds	r24, 0x03B8
     dfc:	e8 17       	cp	r30, r24
     dfe:	70 f4       	brcc	.+28     	; 0xe1c <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8e 0f       	add	r24, r30
     e04:	80 93 b6 03 	sts	0x03B6, r24
     e08:	f0 e0       	ldi	r31, 0x00	; 0
     e0a:	e7 54       	subi	r30, 0x47	; 71
     e0c:	fc 4f       	sbci	r31, 0xFC	; 252
     e0e:	80 81       	ld	r24, Z
     e10:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e14:	85 e8       	ldi	r24, 0x85	; 133
     e16:	80 93 bc 00 	sts	0x00BC, r24
     e1a:	43 c0       	rjmp	.+134    	; 0xea2 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e1c:	80 91 b7 03 	lds	r24, 0x03B7
     e20:	81 60       	ori	r24, 0x01	; 1
     e22:	80 93 b7 03 	sts	0x03B7, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e26:	84 e9       	ldi	r24, 0x94	; 148
     e28:	80 93 bc 00 	sts	0x00BC, r24
     e2c:	3a c0       	rjmp	.+116    	; 0xea2 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     e2e:	e0 91 b6 03 	lds	r30, 0x03B6
     e32:	81 e0       	ldi	r24, 0x01	; 1
     e34:	8e 0f       	add	r24, r30
     e36:	80 93 b6 03 	sts	0x03B6, r24
     e3a:	80 91 bb 00 	lds	r24, 0x00BB
     e3e:	f0 e0       	ldi	r31, 0x00	; 0
     e40:	e7 54       	subi	r30, 0x47	; 71
     e42:	fc 4f       	sbci	r31, 0xFC	; 252
     e44:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     e46:	20 91 b6 03 	lds	r18, 0x03B6
     e4a:	30 e0       	ldi	r19, 0x00	; 0
     e4c:	80 91 b8 03 	lds	r24, 0x03B8
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	01 97       	sbiw	r24, 0x01	; 1
     e54:	28 17       	cp	r18, r24
     e56:	39 07       	cpc	r19, r25
     e58:	24 f4       	brge	.+8      	; 0xe62 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e5a:	85 ec       	ldi	r24, 0xC5	; 197
     e5c:	80 93 bc 00 	sts	0x00BC, r24
     e60:	20 c0       	rjmp	.+64     	; 0xea2 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e62:	85 e8       	ldi	r24, 0x85	; 133
     e64:	80 93 bc 00 	sts	0x00BC, r24
     e68:	1c c0       	rjmp	.+56     	; 0xea2 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     e6a:	80 91 bb 00 	lds	r24, 0x00BB
     e6e:	e0 91 b6 03 	lds	r30, 0x03B6
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	e7 54       	subi	r30, 0x47	; 71
     e76:	fc 4f       	sbci	r31, 0xFC	; 252
     e78:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e7a:	80 91 b7 03 	lds	r24, 0x03B7
     e7e:	81 60       	ori	r24, 0x01	; 1
     e80:	80 93 b7 03 	sts	0x03B7, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e84:	84 e9       	ldi	r24, 0x94	; 148
     e86:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     e8a:	0b c0       	rjmp	.+22     	; 0xea2 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e8c:	85 ea       	ldi	r24, 0xA5	; 165
     e8e:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     e92:	07 c0       	rjmp	.+14     	; 0xea2 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     e94:	80 91 b9 00 	lds	r24, 0x00B9
     e98:	80 93 09 02 	sts	0x0209, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     e9c:	84 e0       	ldi	r24, 0x04	; 4
     e9e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     ea2:	ff 91       	pop	r31
     ea4:	ef 91       	pop	r30
     ea6:	bf 91       	pop	r27
     ea8:	af 91       	pop	r26
     eaa:	9f 91       	pop	r25
     eac:	8f 91       	pop	r24
     eae:	3f 91       	pop	r19
     eb0:	2f 91       	pop	r18
     eb2:	0f 90       	pop	r0
     eb4:	0b be       	out	0x3b, r0	; 59
     eb6:	0f 90       	pop	r0
     eb8:	0f be       	out	0x3f, r0	; 63
     eba:	0f 90       	pop	r0
     ebc:	1f 90       	pop	r1
     ebe:	18 95       	reti

00000ec0 <USART_Transmit>:
int USART_Transmit(char data, struct __file* dummy)
{
    //if(data == '\n') USART_Transmit('\r', dummy);
	// Sjekk om bit UDRE0 i register UCSR0A er satt
	// UDRE0 = usart data register empty
	while(!(UCSR0A & (1<<UDRE0)))
     ec0:	e0 ec       	ldi	r30, 0xC0	; 192
     ec2:	f0 e0       	ldi	r31, 0x00	; 0
     ec4:	90 81       	ld	r25, Z
     ec6:	95 ff       	sbrs	r25, 5
     ec8:	fd cf       	rjmp	.-6      	; 0xec4 <USART_Transmit+0x4>
		;
	UDR0=data;
     eca:	80 93 c6 00 	sts	0x00C6, r24
    return 0;
}
     ece:	80 e0       	ldi	r24, 0x00	; 0
     ed0:	90 e0       	ldi	r25, 0x00	; 0
     ed2:	08 95       	ret

00000ed4 <USART_Recieve>:

int USART_Recieve(struct __file* dummy)
{
	// Sjekk om bit RXC0 i register UCSR0A
	while (!(UCSR0A & (1<<RXC0)))
     ed4:	e0 ec       	ldi	r30, 0xC0	; 192
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	80 81       	ld	r24, Z
     eda:	88 23       	and	r24, r24
     edc:	ec f7       	brge	.-6      	; 0xed8 <USART_Recieve+0x4>
		;
	return UDR0;
     ede:	80 91 c6 00 	lds	r24, 0x00C6
}
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	08 95       	ret

00000ee6 <USART_Init>:


void USART_Init(unsigned int ubrr)
{
    
	UBRR0H =(unsigned char) (ubrr>>8); // Flytt ubrr 8 bits til hyre, lagre i register UBRR0H
     ee6:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L =(unsigned char) (ubrr); // Lagre frste 8 bits i UBRR0L
     eea:	80 93 c4 00 	sts	0x00C4, r24
	// Enable mottaker og sender (sett bitt RXEN0 og TXEN0 =1)
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     eee:	88 e1       	ldi	r24, 0x18	; 24
     ef0:	80 93 c1 00 	sts	0x00C1, r24
    // 8 data bits, 2 stop bits
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     ef4:	8e e0       	ldi	r24, 0x0E	; 14
     ef6:	80 93 c2 00 	sts	0x00C2, r24
    
	//Breakpoint
    uart = fdevopen(&USART_Transmit,&USART_Recieve);
     efa:	6a e6       	ldi	r22, 0x6A	; 106
     efc:	77 e0       	ldi	r23, 0x07	; 7
     efe:	80 e6       	ldi	r24, 0x60	; 96
     f00:	97 e0       	ldi	r25, 0x07	; 7
     f02:	1a d3       	rcall	.+1588   	; 0x1538 <fdevopen>
     f04:	90 93 ea 03 	sts	0x03EA, r25
     f08:	80 93 e9 03 	sts	0x03E9, r24
     f0c:	08 95       	ret

00000f0e <__subsf3>:
     f0e:	50 58       	subi	r21, 0x80	; 128

00000f10 <__addsf3>:
     f10:	bb 27       	eor	r27, r27
     f12:	aa 27       	eor	r26, r26
     f14:	0e d0       	rcall	.+28     	; 0xf32 <__addsf3x>
     f16:	e5 c0       	rjmp	.+458    	; 0x10e2 <__fp_round>
     f18:	d6 d0       	rcall	.+428    	; 0x10c6 <__fp_pscA>
     f1a:	30 f0       	brcs	.+12     	; 0xf28 <__addsf3+0x18>
     f1c:	db d0       	rcall	.+438    	; 0x10d4 <__fp_pscB>
     f1e:	20 f0       	brcs	.+8      	; 0xf28 <__addsf3+0x18>
     f20:	31 f4       	brne	.+12     	; 0xf2e <__addsf3+0x1e>
     f22:	9f 3f       	cpi	r25, 0xFF	; 255
     f24:	11 f4       	brne	.+4      	; 0xf2a <__addsf3+0x1a>
     f26:	1e f4       	brtc	.+6      	; 0xf2e <__addsf3+0x1e>
     f28:	cb c0       	rjmp	.+406    	; 0x10c0 <__fp_nan>
     f2a:	0e f4       	brtc	.+2      	; 0xf2e <__addsf3+0x1e>
     f2c:	e0 95       	com	r30
     f2e:	e7 fb       	bst	r30, 7
     f30:	c1 c0       	rjmp	.+386    	; 0x10b4 <__fp_inf>

00000f32 <__addsf3x>:
     f32:	e9 2f       	mov	r30, r25
     f34:	e7 d0       	rcall	.+462    	; 0x1104 <__fp_split3>
     f36:	80 f3       	brcs	.-32     	; 0xf18 <__addsf3+0x8>
     f38:	ba 17       	cp	r27, r26
     f3a:	62 07       	cpc	r22, r18
     f3c:	73 07       	cpc	r23, r19
     f3e:	84 07       	cpc	r24, r20
     f40:	95 07       	cpc	r25, r21
     f42:	18 f0       	brcs	.+6      	; 0xf4a <__addsf3x+0x18>
     f44:	71 f4       	brne	.+28     	; 0xf62 <__addsf3x+0x30>
     f46:	9e f5       	brtc	.+102    	; 0xfae <__addsf3x+0x7c>
     f48:	ff c0       	rjmp	.+510    	; 0x1148 <__fp_zero>
     f4a:	0e f4       	brtc	.+2      	; 0xf4e <__addsf3x+0x1c>
     f4c:	e0 95       	com	r30
     f4e:	0b 2e       	mov	r0, r27
     f50:	ba 2f       	mov	r27, r26
     f52:	a0 2d       	mov	r26, r0
     f54:	0b 01       	movw	r0, r22
     f56:	b9 01       	movw	r22, r18
     f58:	90 01       	movw	r18, r0
     f5a:	0c 01       	movw	r0, r24
     f5c:	ca 01       	movw	r24, r20
     f5e:	a0 01       	movw	r20, r0
     f60:	11 24       	eor	r1, r1
     f62:	ff 27       	eor	r31, r31
     f64:	59 1b       	sub	r21, r25
     f66:	99 f0       	breq	.+38     	; 0xf8e <__addsf3x+0x5c>
     f68:	59 3f       	cpi	r21, 0xF9	; 249
     f6a:	50 f4       	brcc	.+20     	; 0xf80 <__addsf3x+0x4e>
     f6c:	50 3e       	cpi	r21, 0xE0	; 224
     f6e:	68 f1       	brcs	.+90     	; 0xfca <__addsf3x+0x98>
     f70:	1a 16       	cp	r1, r26
     f72:	f0 40       	sbci	r31, 0x00	; 0
     f74:	a2 2f       	mov	r26, r18
     f76:	23 2f       	mov	r18, r19
     f78:	34 2f       	mov	r19, r20
     f7a:	44 27       	eor	r20, r20
     f7c:	58 5f       	subi	r21, 0xF8	; 248
     f7e:	f3 cf       	rjmp	.-26     	; 0xf66 <__addsf3x+0x34>
     f80:	46 95       	lsr	r20
     f82:	37 95       	ror	r19
     f84:	27 95       	ror	r18
     f86:	a7 95       	ror	r26
     f88:	f0 40       	sbci	r31, 0x00	; 0
     f8a:	53 95       	inc	r21
     f8c:	c9 f7       	brne	.-14     	; 0xf80 <__addsf3x+0x4e>
     f8e:	7e f4       	brtc	.+30     	; 0xfae <__addsf3x+0x7c>
     f90:	1f 16       	cp	r1, r31
     f92:	ba 0b       	sbc	r27, r26
     f94:	62 0b       	sbc	r22, r18
     f96:	73 0b       	sbc	r23, r19
     f98:	84 0b       	sbc	r24, r20
     f9a:	ba f0       	brmi	.+46     	; 0xfca <__addsf3x+0x98>
     f9c:	91 50       	subi	r25, 0x01	; 1
     f9e:	a1 f0       	breq	.+40     	; 0xfc8 <__addsf3x+0x96>
     fa0:	ff 0f       	add	r31, r31
     fa2:	bb 1f       	adc	r27, r27
     fa4:	66 1f       	adc	r22, r22
     fa6:	77 1f       	adc	r23, r23
     fa8:	88 1f       	adc	r24, r24
     faa:	c2 f7       	brpl	.-16     	; 0xf9c <__addsf3x+0x6a>
     fac:	0e c0       	rjmp	.+28     	; 0xfca <__addsf3x+0x98>
     fae:	ba 0f       	add	r27, r26
     fb0:	62 1f       	adc	r22, r18
     fb2:	73 1f       	adc	r23, r19
     fb4:	84 1f       	adc	r24, r20
     fb6:	48 f4       	brcc	.+18     	; 0xfca <__addsf3x+0x98>
     fb8:	87 95       	ror	r24
     fba:	77 95       	ror	r23
     fbc:	67 95       	ror	r22
     fbe:	b7 95       	ror	r27
     fc0:	f7 95       	ror	r31
     fc2:	9e 3f       	cpi	r25, 0xFE	; 254
     fc4:	08 f0       	brcs	.+2      	; 0xfc8 <__addsf3x+0x96>
     fc6:	b3 cf       	rjmp	.-154    	; 0xf2e <__addsf3+0x1e>
     fc8:	93 95       	inc	r25
     fca:	88 0f       	add	r24, r24
     fcc:	08 f0       	brcs	.+2      	; 0xfd0 <__addsf3x+0x9e>
     fce:	99 27       	eor	r25, r25
     fd0:	ee 0f       	add	r30, r30
     fd2:	97 95       	ror	r25
     fd4:	87 95       	ror	r24
     fd6:	08 95       	ret

00000fd8 <__fixsfsi>:
     fd8:	04 d0       	rcall	.+8      	; 0xfe2 <__fixunssfsi>
     fda:	68 94       	set
     fdc:	b1 11       	cpse	r27, r1
     fde:	b5 c0       	rjmp	.+362    	; 0x114a <__fp_szero>
     fe0:	08 95       	ret

00000fe2 <__fixunssfsi>:
     fe2:	98 d0       	rcall	.+304    	; 0x1114 <__fp_splitA>
     fe4:	88 f0       	brcs	.+34     	; 0x1008 <__fixunssfsi+0x26>
     fe6:	9f 57       	subi	r25, 0x7F	; 127
     fe8:	90 f0       	brcs	.+36     	; 0x100e <__fixunssfsi+0x2c>
     fea:	b9 2f       	mov	r27, r25
     fec:	99 27       	eor	r25, r25
     fee:	b7 51       	subi	r27, 0x17	; 23
     ff0:	a0 f0       	brcs	.+40     	; 0x101a <__fixunssfsi+0x38>
     ff2:	d1 f0       	breq	.+52     	; 0x1028 <__fixunssfsi+0x46>
     ff4:	66 0f       	add	r22, r22
     ff6:	77 1f       	adc	r23, r23
     ff8:	88 1f       	adc	r24, r24
     ffa:	99 1f       	adc	r25, r25
     ffc:	1a f0       	brmi	.+6      	; 0x1004 <__fixunssfsi+0x22>
     ffe:	ba 95       	dec	r27
    1000:	c9 f7       	brne	.-14     	; 0xff4 <__fixunssfsi+0x12>
    1002:	12 c0       	rjmp	.+36     	; 0x1028 <__fixunssfsi+0x46>
    1004:	b1 30       	cpi	r27, 0x01	; 1
    1006:	81 f0       	breq	.+32     	; 0x1028 <__fixunssfsi+0x46>
    1008:	9f d0       	rcall	.+318    	; 0x1148 <__fp_zero>
    100a:	b1 e0       	ldi	r27, 0x01	; 1
    100c:	08 95       	ret
    100e:	9c c0       	rjmp	.+312    	; 0x1148 <__fp_zero>
    1010:	67 2f       	mov	r22, r23
    1012:	78 2f       	mov	r23, r24
    1014:	88 27       	eor	r24, r24
    1016:	b8 5f       	subi	r27, 0xF8	; 248
    1018:	39 f0       	breq	.+14     	; 0x1028 <__fixunssfsi+0x46>
    101a:	b9 3f       	cpi	r27, 0xF9	; 249
    101c:	cc f3       	brlt	.-14     	; 0x1010 <__fixunssfsi+0x2e>
    101e:	86 95       	lsr	r24
    1020:	77 95       	ror	r23
    1022:	67 95       	ror	r22
    1024:	b3 95       	inc	r27
    1026:	d9 f7       	brne	.-10     	; 0x101e <__fixunssfsi+0x3c>
    1028:	3e f4       	brtc	.+14     	; 0x1038 <__fixunssfsi+0x56>
    102a:	90 95       	com	r25
    102c:	80 95       	com	r24
    102e:	70 95       	com	r23
    1030:	61 95       	neg	r22
    1032:	7f 4f       	sbci	r23, 0xFF	; 255
    1034:	8f 4f       	sbci	r24, 0xFF	; 255
    1036:	9f 4f       	sbci	r25, 0xFF	; 255
    1038:	08 95       	ret

0000103a <__floatunsisf>:
    103a:	e8 94       	clt
    103c:	09 c0       	rjmp	.+18     	; 0x1050 <__floatsisf+0x12>

0000103e <__floatsisf>:
    103e:	97 fb       	bst	r25, 7
    1040:	3e f4       	brtc	.+14     	; 0x1050 <__floatsisf+0x12>
    1042:	90 95       	com	r25
    1044:	80 95       	com	r24
    1046:	70 95       	com	r23
    1048:	61 95       	neg	r22
    104a:	7f 4f       	sbci	r23, 0xFF	; 255
    104c:	8f 4f       	sbci	r24, 0xFF	; 255
    104e:	9f 4f       	sbci	r25, 0xFF	; 255
    1050:	99 23       	and	r25, r25
    1052:	a9 f0       	breq	.+42     	; 0x107e <__floatsisf+0x40>
    1054:	f9 2f       	mov	r31, r25
    1056:	96 e9       	ldi	r25, 0x96	; 150
    1058:	bb 27       	eor	r27, r27
    105a:	93 95       	inc	r25
    105c:	f6 95       	lsr	r31
    105e:	87 95       	ror	r24
    1060:	77 95       	ror	r23
    1062:	67 95       	ror	r22
    1064:	b7 95       	ror	r27
    1066:	f1 11       	cpse	r31, r1
    1068:	f8 cf       	rjmp	.-16     	; 0x105a <__floatsisf+0x1c>
    106a:	fa f4       	brpl	.+62     	; 0x10aa <__floatsisf+0x6c>
    106c:	bb 0f       	add	r27, r27
    106e:	11 f4       	brne	.+4      	; 0x1074 <__floatsisf+0x36>
    1070:	60 ff       	sbrs	r22, 0
    1072:	1b c0       	rjmp	.+54     	; 0x10aa <__floatsisf+0x6c>
    1074:	6f 5f       	subi	r22, 0xFF	; 255
    1076:	7f 4f       	sbci	r23, 0xFF	; 255
    1078:	8f 4f       	sbci	r24, 0xFF	; 255
    107a:	9f 4f       	sbci	r25, 0xFF	; 255
    107c:	16 c0       	rjmp	.+44     	; 0x10aa <__floatsisf+0x6c>
    107e:	88 23       	and	r24, r24
    1080:	11 f0       	breq	.+4      	; 0x1086 <__floatsisf+0x48>
    1082:	96 e9       	ldi	r25, 0x96	; 150
    1084:	11 c0       	rjmp	.+34     	; 0x10a8 <__floatsisf+0x6a>
    1086:	77 23       	and	r23, r23
    1088:	21 f0       	breq	.+8      	; 0x1092 <__floatsisf+0x54>
    108a:	9e e8       	ldi	r25, 0x8E	; 142
    108c:	87 2f       	mov	r24, r23
    108e:	76 2f       	mov	r23, r22
    1090:	05 c0       	rjmp	.+10     	; 0x109c <__floatsisf+0x5e>
    1092:	66 23       	and	r22, r22
    1094:	71 f0       	breq	.+28     	; 0x10b2 <__floatsisf+0x74>
    1096:	96 e8       	ldi	r25, 0x86	; 134
    1098:	86 2f       	mov	r24, r22
    109a:	70 e0       	ldi	r23, 0x00	; 0
    109c:	60 e0       	ldi	r22, 0x00	; 0
    109e:	2a f0       	brmi	.+10     	; 0x10aa <__floatsisf+0x6c>
    10a0:	9a 95       	dec	r25
    10a2:	66 0f       	add	r22, r22
    10a4:	77 1f       	adc	r23, r23
    10a6:	88 1f       	adc	r24, r24
    10a8:	da f7       	brpl	.-10     	; 0x10a0 <__floatsisf+0x62>
    10aa:	88 0f       	add	r24, r24
    10ac:	96 95       	lsr	r25
    10ae:	87 95       	ror	r24
    10b0:	97 f9       	bld	r25, 7
    10b2:	08 95       	ret

000010b4 <__fp_inf>:
    10b4:	97 f9       	bld	r25, 7
    10b6:	9f 67       	ori	r25, 0x7F	; 127
    10b8:	80 e8       	ldi	r24, 0x80	; 128
    10ba:	70 e0       	ldi	r23, 0x00	; 0
    10bc:	60 e0       	ldi	r22, 0x00	; 0
    10be:	08 95       	ret

000010c0 <__fp_nan>:
    10c0:	9f ef       	ldi	r25, 0xFF	; 255
    10c2:	80 ec       	ldi	r24, 0xC0	; 192
    10c4:	08 95       	ret

000010c6 <__fp_pscA>:
    10c6:	00 24       	eor	r0, r0
    10c8:	0a 94       	dec	r0
    10ca:	16 16       	cp	r1, r22
    10cc:	17 06       	cpc	r1, r23
    10ce:	18 06       	cpc	r1, r24
    10d0:	09 06       	cpc	r0, r25
    10d2:	08 95       	ret

000010d4 <__fp_pscB>:
    10d4:	00 24       	eor	r0, r0
    10d6:	0a 94       	dec	r0
    10d8:	12 16       	cp	r1, r18
    10da:	13 06       	cpc	r1, r19
    10dc:	14 06       	cpc	r1, r20
    10de:	05 06       	cpc	r0, r21
    10e0:	08 95       	ret

000010e2 <__fp_round>:
    10e2:	09 2e       	mov	r0, r25
    10e4:	03 94       	inc	r0
    10e6:	00 0c       	add	r0, r0
    10e8:	11 f4       	brne	.+4      	; 0x10ee <__fp_round+0xc>
    10ea:	88 23       	and	r24, r24
    10ec:	52 f0       	brmi	.+20     	; 0x1102 <__fp_round+0x20>
    10ee:	bb 0f       	add	r27, r27
    10f0:	40 f4       	brcc	.+16     	; 0x1102 <__fp_round+0x20>
    10f2:	bf 2b       	or	r27, r31
    10f4:	11 f4       	brne	.+4      	; 0x10fa <__fp_round+0x18>
    10f6:	60 ff       	sbrs	r22, 0
    10f8:	04 c0       	rjmp	.+8      	; 0x1102 <__fp_round+0x20>
    10fa:	6f 5f       	subi	r22, 0xFF	; 255
    10fc:	7f 4f       	sbci	r23, 0xFF	; 255
    10fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1100:	9f 4f       	sbci	r25, 0xFF	; 255
    1102:	08 95       	ret

00001104 <__fp_split3>:
    1104:	57 fd       	sbrc	r21, 7
    1106:	90 58       	subi	r25, 0x80	; 128
    1108:	44 0f       	add	r20, r20
    110a:	55 1f       	adc	r21, r21
    110c:	59 f0       	breq	.+22     	; 0x1124 <__fp_splitA+0x10>
    110e:	5f 3f       	cpi	r21, 0xFF	; 255
    1110:	71 f0       	breq	.+28     	; 0x112e <__fp_splitA+0x1a>
    1112:	47 95       	ror	r20

00001114 <__fp_splitA>:
    1114:	88 0f       	add	r24, r24
    1116:	97 fb       	bst	r25, 7
    1118:	99 1f       	adc	r25, r25
    111a:	61 f0       	breq	.+24     	; 0x1134 <__fp_splitA+0x20>
    111c:	9f 3f       	cpi	r25, 0xFF	; 255
    111e:	79 f0       	breq	.+30     	; 0x113e <__fp_splitA+0x2a>
    1120:	87 95       	ror	r24
    1122:	08 95       	ret
    1124:	12 16       	cp	r1, r18
    1126:	13 06       	cpc	r1, r19
    1128:	14 06       	cpc	r1, r20
    112a:	55 1f       	adc	r21, r21
    112c:	f2 cf       	rjmp	.-28     	; 0x1112 <__fp_split3+0xe>
    112e:	46 95       	lsr	r20
    1130:	f1 df       	rcall	.-30     	; 0x1114 <__fp_splitA>
    1132:	08 c0       	rjmp	.+16     	; 0x1144 <__fp_splitA+0x30>
    1134:	16 16       	cp	r1, r22
    1136:	17 06       	cpc	r1, r23
    1138:	18 06       	cpc	r1, r24
    113a:	99 1f       	adc	r25, r25
    113c:	f1 cf       	rjmp	.-30     	; 0x1120 <__fp_splitA+0xc>
    113e:	86 95       	lsr	r24
    1140:	71 05       	cpc	r23, r1
    1142:	61 05       	cpc	r22, r1
    1144:	08 94       	sec
    1146:	08 95       	ret

00001148 <__fp_zero>:
    1148:	e8 94       	clt

0000114a <__fp_szero>:
    114a:	bb 27       	eor	r27, r27
    114c:	66 27       	eor	r22, r22
    114e:	77 27       	eor	r23, r23
    1150:	cb 01       	movw	r24, r22
    1152:	97 f9       	bld	r25, 7
    1154:	08 95       	ret

00001156 <__mulsf3>:
    1156:	0b d0       	rcall	.+22     	; 0x116e <__mulsf3x>
    1158:	c4 cf       	rjmp	.-120    	; 0x10e2 <__fp_round>
    115a:	b5 df       	rcall	.-150    	; 0x10c6 <__fp_pscA>
    115c:	28 f0       	brcs	.+10     	; 0x1168 <__mulsf3+0x12>
    115e:	ba df       	rcall	.-140    	; 0x10d4 <__fp_pscB>
    1160:	18 f0       	brcs	.+6      	; 0x1168 <__mulsf3+0x12>
    1162:	95 23       	and	r25, r21
    1164:	09 f0       	breq	.+2      	; 0x1168 <__mulsf3+0x12>
    1166:	a6 cf       	rjmp	.-180    	; 0x10b4 <__fp_inf>
    1168:	ab cf       	rjmp	.-170    	; 0x10c0 <__fp_nan>
    116a:	11 24       	eor	r1, r1
    116c:	ee cf       	rjmp	.-36     	; 0x114a <__fp_szero>

0000116e <__mulsf3x>:
    116e:	ca df       	rcall	.-108    	; 0x1104 <__fp_split3>
    1170:	a0 f3       	brcs	.-24     	; 0x115a <__mulsf3+0x4>

00001172 <__mulsf3_pse>:
    1172:	95 9f       	mul	r25, r21
    1174:	d1 f3       	breq	.-12     	; 0x116a <__mulsf3+0x14>
    1176:	95 0f       	add	r25, r21
    1178:	50 e0       	ldi	r21, 0x00	; 0
    117a:	55 1f       	adc	r21, r21
    117c:	62 9f       	mul	r22, r18
    117e:	f0 01       	movw	r30, r0
    1180:	72 9f       	mul	r23, r18
    1182:	bb 27       	eor	r27, r27
    1184:	f0 0d       	add	r31, r0
    1186:	b1 1d       	adc	r27, r1
    1188:	63 9f       	mul	r22, r19
    118a:	aa 27       	eor	r26, r26
    118c:	f0 0d       	add	r31, r0
    118e:	b1 1d       	adc	r27, r1
    1190:	aa 1f       	adc	r26, r26
    1192:	64 9f       	mul	r22, r20
    1194:	66 27       	eor	r22, r22
    1196:	b0 0d       	add	r27, r0
    1198:	a1 1d       	adc	r26, r1
    119a:	66 1f       	adc	r22, r22
    119c:	82 9f       	mul	r24, r18
    119e:	22 27       	eor	r18, r18
    11a0:	b0 0d       	add	r27, r0
    11a2:	a1 1d       	adc	r26, r1
    11a4:	62 1f       	adc	r22, r18
    11a6:	73 9f       	mul	r23, r19
    11a8:	b0 0d       	add	r27, r0
    11aa:	a1 1d       	adc	r26, r1
    11ac:	62 1f       	adc	r22, r18
    11ae:	83 9f       	mul	r24, r19
    11b0:	a0 0d       	add	r26, r0
    11b2:	61 1d       	adc	r22, r1
    11b4:	22 1f       	adc	r18, r18
    11b6:	74 9f       	mul	r23, r20
    11b8:	33 27       	eor	r19, r19
    11ba:	a0 0d       	add	r26, r0
    11bc:	61 1d       	adc	r22, r1
    11be:	23 1f       	adc	r18, r19
    11c0:	84 9f       	mul	r24, r20
    11c2:	60 0d       	add	r22, r0
    11c4:	21 1d       	adc	r18, r1
    11c6:	82 2f       	mov	r24, r18
    11c8:	76 2f       	mov	r23, r22
    11ca:	6a 2f       	mov	r22, r26
    11cc:	11 24       	eor	r1, r1
    11ce:	9f 57       	subi	r25, 0x7F	; 127
    11d0:	50 40       	sbci	r21, 0x00	; 0
    11d2:	8a f0       	brmi	.+34     	; 0x11f6 <__mulsf3_pse+0x84>
    11d4:	e1 f0       	breq	.+56     	; 0x120e <__mulsf3_pse+0x9c>
    11d6:	88 23       	and	r24, r24
    11d8:	4a f0       	brmi	.+18     	; 0x11ec <__mulsf3_pse+0x7a>
    11da:	ee 0f       	add	r30, r30
    11dc:	ff 1f       	adc	r31, r31
    11de:	bb 1f       	adc	r27, r27
    11e0:	66 1f       	adc	r22, r22
    11e2:	77 1f       	adc	r23, r23
    11e4:	88 1f       	adc	r24, r24
    11e6:	91 50       	subi	r25, 0x01	; 1
    11e8:	50 40       	sbci	r21, 0x00	; 0
    11ea:	a9 f7       	brne	.-22     	; 0x11d6 <__mulsf3_pse+0x64>
    11ec:	9e 3f       	cpi	r25, 0xFE	; 254
    11ee:	51 05       	cpc	r21, r1
    11f0:	70 f0       	brcs	.+28     	; 0x120e <__mulsf3_pse+0x9c>
    11f2:	60 cf       	rjmp	.-320    	; 0x10b4 <__fp_inf>
    11f4:	aa cf       	rjmp	.-172    	; 0x114a <__fp_szero>
    11f6:	5f 3f       	cpi	r21, 0xFF	; 255
    11f8:	ec f3       	brlt	.-6      	; 0x11f4 <__mulsf3_pse+0x82>
    11fa:	98 3e       	cpi	r25, 0xE8	; 232
    11fc:	dc f3       	brlt	.-10     	; 0x11f4 <__mulsf3_pse+0x82>
    11fe:	86 95       	lsr	r24
    1200:	77 95       	ror	r23
    1202:	67 95       	ror	r22
    1204:	b7 95       	ror	r27
    1206:	f7 95       	ror	r31
    1208:	e7 95       	ror	r30
    120a:	9f 5f       	subi	r25, 0xFF	; 255
    120c:	c1 f7       	brne	.-16     	; 0x11fe <__mulsf3_pse+0x8c>
    120e:	fe 2b       	or	r31, r30
    1210:	88 0f       	add	r24, r24
    1212:	91 1d       	adc	r25, r1
    1214:	96 95       	lsr	r25
    1216:	87 95       	ror	r24
    1218:	97 f9       	bld	r25, 7
    121a:	08 95       	ret

0000121c <__udivmodhi4>:
    121c:	aa 1b       	sub	r26, r26
    121e:	bb 1b       	sub	r27, r27
    1220:	51 e1       	ldi	r21, 0x11	; 17
    1222:	07 c0       	rjmp	.+14     	; 0x1232 <__udivmodhi4_ep>

00001224 <__udivmodhi4_loop>:
    1224:	aa 1f       	adc	r26, r26
    1226:	bb 1f       	adc	r27, r27
    1228:	a6 17       	cp	r26, r22
    122a:	b7 07       	cpc	r27, r23
    122c:	10 f0       	brcs	.+4      	; 0x1232 <__udivmodhi4_ep>
    122e:	a6 1b       	sub	r26, r22
    1230:	b7 0b       	sbc	r27, r23

00001232 <__udivmodhi4_ep>:
    1232:	88 1f       	adc	r24, r24
    1234:	99 1f       	adc	r25, r25
    1236:	5a 95       	dec	r21
    1238:	a9 f7       	brne	.-22     	; 0x1224 <__udivmodhi4_loop>
    123a:	80 95       	com	r24
    123c:	90 95       	com	r25
    123e:	bc 01       	movw	r22, r24
    1240:	cd 01       	movw	r24, r26
    1242:	08 95       	ret

00001244 <__divmodsi4>:
    1244:	05 2e       	mov	r0, r21
    1246:	97 fb       	bst	r25, 7
    1248:	16 f4       	brtc	.+4      	; 0x124e <__divmodsi4+0xa>
    124a:	00 94       	com	r0
    124c:	0f d0       	rcall	.+30     	; 0x126c <__negsi2>
    124e:	57 fd       	sbrc	r21, 7
    1250:	05 d0       	rcall	.+10     	; 0x125c <__divmodsi4_neg2>
    1252:	29 d0       	rcall	.+82     	; 0x12a6 <__udivmodsi4>
    1254:	07 fc       	sbrc	r0, 7
    1256:	02 d0       	rcall	.+4      	; 0x125c <__divmodsi4_neg2>
    1258:	46 f4       	brtc	.+16     	; 0x126a <__divmodsi4_exit>
    125a:	08 c0       	rjmp	.+16     	; 0x126c <__negsi2>

0000125c <__divmodsi4_neg2>:
    125c:	50 95       	com	r21
    125e:	40 95       	com	r20
    1260:	30 95       	com	r19
    1262:	21 95       	neg	r18
    1264:	3f 4f       	sbci	r19, 0xFF	; 255
    1266:	4f 4f       	sbci	r20, 0xFF	; 255
    1268:	5f 4f       	sbci	r21, 0xFF	; 255

0000126a <__divmodsi4_exit>:
    126a:	08 95       	ret

0000126c <__negsi2>:
    126c:	90 95       	com	r25
    126e:	80 95       	com	r24
    1270:	70 95       	com	r23
    1272:	61 95       	neg	r22
    1274:	7f 4f       	sbci	r23, 0xFF	; 255
    1276:	8f 4f       	sbci	r24, 0xFF	; 255
    1278:	9f 4f       	sbci	r25, 0xFF	; 255
    127a:	08 95       	ret

0000127c <__tablejump2__>:
    127c:	ee 0f       	add	r30, r30
    127e:	ff 1f       	adc	r31, r31

00001280 <__tablejump__>:
    1280:	05 90       	lpm	r0, Z+
    1282:	f4 91       	lpm	r31, Z
    1284:	e0 2d       	mov	r30, r0
    1286:	19 94       	eijmp

00001288 <__umulhisi3>:
    1288:	a2 9f       	mul	r26, r18
    128a:	b0 01       	movw	r22, r0
    128c:	b3 9f       	mul	r27, r19
    128e:	c0 01       	movw	r24, r0
    1290:	a3 9f       	mul	r26, r19
    1292:	70 0d       	add	r23, r0
    1294:	81 1d       	adc	r24, r1
    1296:	11 24       	eor	r1, r1
    1298:	91 1d       	adc	r25, r1
    129a:	b2 9f       	mul	r27, r18
    129c:	70 0d       	add	r23, r0
    129e:	81 1d       	adc	r24, r1
    12a0:	11 24       	eor	r1, r1
    12a2:	91 1d       	adc	r25, r1
    12a4:	08 95       	ret

000012a6 <__udivmodsi4>:
    12a6:	a1 e2       	ldi	r26, 0x21	; 33
    12a8:	1a 2e       	mov	r1, r26
    12aa:	aa 1b       	sub	r26, r26
    12ac:	bb 1b       	sub	r27, r27
    12ae:	fd 01       	movw	r30, r26
    12b0:	0d c0       	rjmp	.+26     	; 0x12cc <__udivmodsi4_ep>

000012b2 <__udivmodsi4_loop>:
    12b2:	aa 1f       	adc	r26, r26
    12b4:	bb 1f       	adc	r27, r27
    12b6:	ee 1f       	adc	r30, r30
    12b8:	ff 1f       	adc	r31, r31
    12ba:	a2 17       	cp	r26, r18
    12bc:	b3 07       	cpc	r27, r19
    12be:	e4 07       	cpc	r30, r20
    12c0:	f5 07       	cpc	r31, r21
    12c2:	20 f0       	brcs	.+8      	; 0x12cc <__udivmodsi4_ep>
    12c4:	a2 1b       	sub	r26, r18
    12c6:	b3 0b       	sbc	r27, r19
    12c8:	e4 0b       	sbc	r30, r20
    12ca:	f5 0b       	sbc	r31, r21

000012cc <__udivmodsi4_ep>:
    12cc:	66 1f       	adc	r22, r22
    12ce:	77 1f       	adc	r23, r23
    12d0:	88 1f       	adc	r24, r24
    12d2:	99 1f       	adc	r25, r25
    12d4:	1a 94       	dec	r1
    12d6:	69 f7       	brne	.-38     	; 0x12b2 <__udivmodsi4_loop>
    12d8:	60 95       	com	r22
    12da:	70 95       	com	r23
    12dc:	80 95       	com	r24
    12de:	90 95       	com	r25
    12e0:	9b 01       	movw	r18, r22
    12e2:	ac 01       	movw	r20, r24
    12e4:	bd 01       	movw	r22, r26
    12e6:	cf 01       	movw	r24, r30
    12e8:	08 95       	ret

000012ea <malloc>:
    12ea:	cf 93       	push	r28
    12ec:	df 93       	push	r29
    12ee:	82 30       	cpi	r24, 0x02	; 2
    12f0:	91 05       	cpc	r25, r1
    12f2:	10 f4       	brcc	.+4      	; 0x12f8 <malloc+0xe>
    12f4:	82 e0       	ldi	r24, 0x02	; 2
    12f6:	90 e0       	ldi	r25, 0x00	; 0
    12f8:	e0 91 ed 03 	lds	r30, 0x03ED
    12fc:	f0 91 ee 03 	lds	r31, 0x03EE
    1300:	20 e0       	ldi	r18, 0x00	; 0
    1302:	30 e0       	ldi	r19, 0x00	; 0
    1304:	a0 e0       	ldi	r26, 0x00	; 0
    1306:	b0 e0       	ldi	r27, 0x00	; 0
    1308:	30 97       	sbiw	r30, 0x00	; 0
    130a:	39 f1       	breq	.+78     	; 0x135a <malloc+0x70>
    130c:	40 81       	ld	r20, Z
    130e:	51 81       	ldd	r21, Z+1	; 0x01
    1310:	48 17       	cp	r20, r24
    1312:	59 07       	cpc	r21, r25
    1314:	b8 f0       	brcs	.+46     	; 0x1344 <malloc+0x5a>
    1316:	48 17       	cp	r20, r24
    1318:	59 07       	cpc	r21, r25
    131a:	71 f4       	brne	.+28     	; 0x1338 <malloc+0x4e>
    131c:	82 81       	ldd	r24, Z+2	; 0x02
    131e:	93 81       	ldd	r25, Z+3	; 0x03
    1320:	10 97       	sbiw	r26, 0x00	; 0
    1322:	29 f0       	breq	.+10     	; 0x132e <malloc+0x44>
    1324:	13 96       	adiw	r26, 0x03	; 3
    1326:	9c 93       	st	X, r25
    1328:	8e 93       	st	-X, r24
    132a:	12 97       	sbiw	r26, 0x02	; 2
    132c:	2c c0       	rjmp	.+88     	; 0x1386 <malloc+0x9c>
    132e:	90 93 ee 03 	sts	0x03EE, r25
    1332:	80 93 ed 03 	sts	0x03ED, r24
    1336:	27 c0       	rjmp	.+78     	; 0x1386 <malloc+0x9c>
    1338:	21 15       	cp	r18, r1
    133a:	31 05       	cpc	r19, r1
    133c:	31 f0       	breq	.+12     	; 0x134a <malloc+0x60>
    133e:	42 17       	cp	r20, r18
    1340:	53 07       	cpc	r21, r19
    1342:	18 f0       	brcs	.+6      	; 0x134a <malloc+0x60>
    1344:	a9 01       	movw	r20, r18
    1346:	db 01       	movw	r26, r22
    1348:	01 c0       	rjmp	.+2      	; 0x134c <malloc+0x62>
    134a:	ef 01       	movw	r28, r30
    134c:	9a 01       	movw	r18, r20
    134e:	bd 01       	movw	r22, r26
    1350:	df 01       	movw	r26, r30
    1352:	02 80       	ldd	r0, Z+2	; 0x02
    1354:	f3 81       	ldd	r31, Z+3	; 0x03
    1356:	e0 2d       	mov	r30, r0
    1358:	d7 cf       	rjmp	.-82     	; 0x1308 <malloc+0x1e>
    135a:	21 15       	cp	r18, r1
    135c:	31 05       	cpc	r19, r1
    135e:	f9 f0       	breq	.+62     	; 0x139e <malloc+0xb4>
    1360:	28 1b       	sub	r18, r24
    1362:	39 0b       	sbc	r19, r25
    1364:	24 30       	cpi	r18, 0x04	; 4
    1366:	31 05       	cpc	r19, r1
    1368:	80 f4       	brcc	.+32     	; 0x138a <malloc+0xa0>
    136a:	8a 81       	ldd	r24, Y+2	; 0x02
    136c:	9b 81       	ldd	r25, Y+3	; 0x03
    136e:	61 15       	cp	r22, r1
    1370:	71 05       	cpc	r23, r1
    1372:	21 f0       	breq	.+8      	; 0x137c <malloc+0x92>
    1374:	fb 01       	movw	r30, r22
    1376:	93 83       	std	Z+3, r25	; 0x03
    1378:	82 83       	std	Z+2, r24	; 0x02
    137a:	04 c0       	rjmp	.+8      	; 0x1384 <malloc+0x9a>
    137c:	90 93 ee 03 	sts	0x03EE, r25
    1380:	80 93 ed 03 	sts	0x03ED, r24
    1384:	fe 01       	movw	r30, r28
    1386:	32 96       	adiw	r30, 0x02	; 2
    1388:	44 c0       	rjmp	.+136    	; 0x1412 <malloc+0x128>
    138a:	fe 01       	movw	r30, r28
    138c:	e2 0f       	add	r30, r18
    138e:	f3 1f       	adc	r31, r19
    1390:	81 93       	st	Z+, r24
    1392:	91 93       	st	Z+, r25
    1394:	22 50       	subi	r18, 0x02	; 2
    1396:	31 09       	sbc	r19, r1
    1398:	39 83       	std	Y+1, r19	; 0x01
    139a:	28 83       	st	Y, r18
    139c:	3a c0       	rjmp	.+116    	; 0x1412 <malloc+0x128>
    139e:	20 91 eb 03 	lds	r18, 0x03EB
    13a2:	30 91 ec 03 	lds	r19, 0x03EC
    13a6:	23 2b       	or	r18, r19
    13a8:	41 f4       	brne	.+16     	; 0x13ba <malloc+0xd0>
    13aa:	20 91 02 02 	lds	r18, 0x0202
    13ae:	30 91 03 02 	lds	r19, 0x0203
    13b2:	30 93 ec 03 	sts	0x03EC, r19
    13b6:	20 93 eb 03 	sts	0x03EB, r18
    13ba:	20 91 00 02 	lds	r18, 0x0200
    13be:	30 91 01 02 	lds	r19, 0x0201
    13c2:	21 15       	cp	r18, r1
    13c4:	31 05       	cpc	r19, r1
    13c6:	41 f4       	brne	.+16     	; 0x13d8 <malloc+0xee>
    13c8:	2d b7       	in	r18, 0x3d	; 61
    13ca:	3e b7       	in	r19, 0x3e	; 62
    13cc:	40 91 04 02 	lds	r20, 0x0204
    13d0:	50 91 05 02 	lds	r21, 0x0205
    13d4:	24 1b       	sub	r18, r20
    13d6:	35 0b       	sbc	r19, r21
    13d8:	e0 91 eb 03 	lds	r30, 0x03EB
    13dc:	f0 91 ec 03 	lds	r31, 0x03EC
    13e0:	e2 17       	cp	r30, r18
    13e2:	f3 07       	cpc	r31, r19
    13e4:	a0 f4       	brcc	.+40     	; 0x140e <malloc+0x124>
    13e6:	2e 1b       	sub	r18, r30
    13e8:	3f 0b       	sbc	r19, r31
    13ea:	28 17       	cp	r18, r24
    13ec:	39 07       	cpc	r19, r25
    13ee:	78 f0       	brcs	.+30     	; 0x140e <malloc+0x124>
    13f0:	ac 01       	movw	r20, r24
    13f2:	4e 5f       	subi	r20, 0xFE	; 254
    13f4:	5f 4f       	sbci	r21, 0xFF	; 255
    13f6:	24 17       	cp	r18, r20
    13f8:	35 07       	cpc	r19, r21
    13fa:	48 f0       	brcs	.+18     	; 0x140e <malloc+0x124>
    13fc:	4e 0f       	add	r20, r30
    13fe:	5f 1f       	adc	r21, r31
    1400:	50 93 ec 03 	sts	0x03EC, r21
    1404:	40 93 eb 03 	sts	0x03EB, r20
    1408:	81 93       	st	Z+, r24
    140a:	91 93       	st	Z+, r25
    140c:	02 c0       	rjmp	.+4      	; 0x1412 <malloc+0x128>
    140e:	e0 e0       	ldi	r30, 0x00	; 0
    1410:	f0 e0       	ldi	r31, 0x00	; 0
    1412:	cf 01       	movw	r24, r30
    1414:	df 91       	pop	r29
    1416:	cf 91       	pop	r28
    1418:	08 95       	ret

0000141a <free>:
    141a:	cf 93       	push	r28
    141c:	df 93       	push	r29
    141e:	00 97       	sbiw	r24, 0x00	; 0
    1420:	09 f4       	brne	.+2      	; 0x1424 <free+0xa>
    1422:	87 c0       	rjmp	.+270    	; 0x1532 <free+0x118>
    1424:	fc 01       	movw	r30, r24
    1426:	32 97       	sbiw	r30, 0x02	; 2
    1428:	13 82       	std	Z+3, r1	; 0x03
    142a:	12 82       	std	Z+2, r1	; 0x02
    142c:	c0 91 ed 03 	lds	r28, 0x03ED
    1430:	d0 91 ee 03 	lds	r29, 0x03EE
    1434:	20 97       	sbiw	r28, 0x00	; 0
    1436:	81 f4       	brne	.+32     	; 0x1458 <free+0x3e>
    1438:	20 81       	ld	r18, Z
    143a:	31 81       	ldd	r19, Z+1	; 0x01
    143c:	28 0f       	add	r18, r24
    143e:	39 1f       	adc	r19, r25
    1440:	80 91 eb 03 	lds	r24, 0x03EB
    1444:	90 91 ec 03 	lds	r25, 0x03EC
    1448:	82 17       	cp	r24, r18
    144a:	93 07       	cpc	r25, r19
    144c:	79 f5       	brne	.+94     	; 0x14ac <free+0x92>
    144e:	f0 93 ec 03 	sts	0x03EC, r31
    1452:	e0 93 eb 03 	sts	0x03EB, r30
    1456:	6d c0       	rjmp	.+218    	; 0x1532 <free+0x118>
    1458:	de 01       	movw	r26, r28
    145a:	20 e0       	ldi	r18, 0x00	; 0
    145c:	30 e0       	ldi	r19, 0x00	; 0
    145e:	ae 17       	cp	r26, r30
    1460:	bf 07       	cpc	r27, r31
    1462:	50 f4       	brcc	.+20     	; 0x1478 <free+0x5e>
    1464:	12 96       	adiw	r26, 0x02	; 2
    1466:	4d 91       	ld	r20, X+
    1468:	5c 91       	ld	r21, X
    146a:	13 97       	sbiw	r26, 0x03	; 3
    146c:	9d 01       	movw	r18, r26
    146e:	41 15       	cp	r20, r1
    1470:	51 05       	cpc	r21, r1
    1472:	09 f1       	breq	.+66     	; 0x14b6 <free+0x9c>
    1474:	da 01       	movw	r26, r20
    1476:	f3 cf       	rjmp	.-26     	; 0x145e <free+0x44>
    1478:	b3 83       	std	Z+3, r27	; 0x03
    147a:	a2 83       	std	Z+2, r26	; 0x02
    147c:	40 81       	ld	r20, Z
    147e:	51 81       	ldd	r21, Z+1	; 0x01
    1480:	84 0f       	add	r24, r20
    1482:	95 1f       	adc	r25, r21
    1484:	8a 17       	cp	r24, r26
    1486:	9b 07       	cpc	r25, r27
    1488:	71 f4       	brne	.+28     	; 0x14a6 <free+0x8c>
    148a:	8d 91       	ld	r24, X+
    148c:	9c 91       	ld	r25, X
    148e:	11 97       	sbiw	r26, 0x01	; 1
    1490:	84 0f       	add	r24, r20
    1492:	95 1f       	adc	r25, r21
    1494:	02 96       	adiw	r24, 0x02	; 2
    1496:	91 83       	std	Z+1, r25	; 0x01
    1498:	80 83       	st	Z, r24
    149a:	12 96       	adiw	r26, 0x02	; 2
    149c:	8d 91       	ld	r24, X+
    149e:	9c 91       	ld	r25, X
    14a0:	13 97       	sbiw	r26, 0x03	; 3
    14a2:	93 83       	std	Z+3, r25	; 0x03
    14a4:	82 83       	std	Z+2, r24	; 0x02
    14a6:	21 15       	cp	r18, r1
    14a8:	31 05       	cpc	r19, r1
    14aa:	29 f4       	brne	.+10     	; 0x14b6 <free+0x9c>
    14ac:	f0 93 ee 03 	sts	0x03EE, r31
    14b0:	e0 93 ed 03 	sts	0x03ED, r30
    14b4:	3e c0       	rjmp	.+124    	; 0x1532 <free+0x118>
    14b6:	d9 01       	movw	r26, r18
    14b8:	13 96       	adiw	r26, 0x03	; 3
    14ba:	fc 93       	st	X, r31
    14bc:	ee 93       	st	-X, r30
    14be:	12 97       	sbiw	r26, 0x02	; 2
    14c0:	4d 91       	ld	r20, X+
    14c2:	5d 91       	ld	r21, X+
    14c4:	a4 0f       	add	r26, r20
    14c6:	b5 1f       	adc	r27, r21
    14c8:	ea 17       	cp	r30, r26
    14ca:	fb 07       	cpc	r31, r27
    14cc:	79 f4       	brne	.+30     	; 0x14ec <free+0xd2>
    14ce:	80 81       	ld	r24, Z
    14d0:	91 81       	ldd	r25, Z+1	; 0x01
    14d2:	84 0f       	add	r24, r20
    14d4:	95 1f       	adc	r25, r21
    14d6:	02 96       	adiw	r24, 0x02	; 2
    14d8:	d9 01       	movw	r26, r18
    14da:	11 96       	adiw	r26, 0x01	; 1
    14dc:	9c 93       	st	X, r25
    14de:	8e 93       	st	-X, r24
    14e0:	82 81       	ldd	r24, Z+2	; 0x02
    14e2:	93 81       	ldd	r25, Z+3	; 0x03
    14e4:	13 96       	adiw	r26, 0x03	; 3
    14e6:	9c 93       	st	X, r25
    14e8:	8e 93       	st	-X, r24
    14ea:	12 97       	sbiw	r26, 0x02	; 2
    14ec:	e0 e0       	ldi	r30, 0x00	; 0
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	8a 81       	ldd	r24, Y+2	; 0x02
    14f2:	9b 81       	ldd	r25, Y+3	; 0x03
    14f4:	00 97       	sbiw	r24, 0x00	; 0
    14f6:	19 f0       	breq	.+6      	; 0x14fe <free+0xe4>
    14f8:	fe 01       	movw	r30, r28
    14fa:	ec 01       	movw	r28, r24
    14fc:	f9 cf       	rjmp	.-14     	; 0x14f0 <free+0xd6>
    14fe:	ce 01       	movw	r24, r28
    1500:	02 96       	adiw	r24, 0x02	; 2
    1502:	28 81       	ld	r18, Y
    1504:	39 81       	ldd	r19, Y+1	; 0x01
    1506:	82 0f       	add	r24, r18
    1508:	93 1f       	adc	r25, r19
    150a:	20 91 eb 03 	lds	r18, 0x03EB
    150e:	30 91 ec 03 	lds	r19, 0x03EC
    1512:	28 17       	cp	r18, r24
    1514:	39 07       	cpc	r19, r25
    1516:	69 f4       	brne	.+26     	; 0x1532 <free+0x118>
    1518:	30 97       	sbiw	r30, 0x00	; 0
    151a:	29 f4       	brne	.+10     	; 0x1526 <free+0x10c>
    151c:	10 92 ee 03 	sts	0x03EE, r1
    1520:	10 92 ed 03 	sts	0x03ED, r1
    1524:	02 c0       	rjmp	.+4      	; 0x152a <free+0x110>
    1526:	13 82       	std	Z+3, r1	; 0x03
    1528:	12 82       	std	Z+2, r1	; 0x02
    152a:	d0 93 ec 03 	sts	0x03EC, r29
    152e:	c0 93 eb 03 	sts	0x03EB, r28
    1532:	df 91       	pop	r29
    1534:	cf 91       	pop	r28
    1536:	08 95       	ret

00001538 <fdevopen>:
    1538:	0f 93       	push	r16
    153a:	1f 93       	push	r17
    153c:	cf 93       	push	r28
    153e:	df 93       	push	r29
    1540:	ec 01       	movw	r28, r24
    1542:	8b 01       	movw	r16, r22
    1544:	00 97       	sbiw	r24, 0x00	; 0
    1546:	31 f4       	brne	.+12     	; 0x1554 <fdevopen+0x1c>
    1548:	61 15       	cp	r22, r1
    154a:	71 05       	cpc	r23, r1
    154c:	19 f4       	brne	.+6      	; 0x1554 <fdevopen+0x1c>
    154e:	80 e0       	ldi	r24, 0x00	; 0
    1550:	90 e0       	ldi	r25, 0x00	; 0
    1552:	37 c0       	rjmp	.+110    	; 0x15c2 <fdevopen+0x8a>
    1554:	6e e0       	ldi	r22, 0x0E	; 14
    1556:	70 e0       	ldi	r23, 0x00	; 0
    1558:	81 e0       	ldi	r24, 0x01	; 1
    155a:	90 e0       	ldi	r25, 0x00	; 0
    155c:	63 d2       	rcall	.+1222   	; 0x1a24 <calloc>
    155e:	fc 01       	movw	r30, r24
    1560:	00 97       	sbiw	r24, 0x00	; 0
    1562:	a9 f3       	breq	.-22     	; 0x154e <fdevopen+0x16>
    1564:	80 e8       	ldi	r24, 0x80	; 128
    1566:	83 83       	std	Z+3, r24	; 0x03
    1568:	01 15       	cp	r16, r1
    156a:	11 05       	cpc	r17, r1
    156c:	71 f0       	breq	.+28     	; 0x158a <fdevopen+0x52>
    156e:	13 87       	std	Z+11, r17	; 0x0b
    1570:	02 87       	std	Z+10, r16	; 0x0a
    1572:	81 e8       	ldi	r24, 0x81	; 129
    1574:	83 83       	std	Z+3, r24	; 0x03
    1576:	80 91 ef 03 	lds	r24, 0x03EF
    157a:	90 91 f0 03 	lds	r25, 0x03F0
    157e:	89 2b       	or	r24, r25
    1580:	21 f4       	brne	.+8      	; 0x158a <fdevopen+0x52>
    1582:	f0 93 f0 03 	sts	0x03F0, r31
    1586:	e0 93 ef 03 	sts	0x03EF, r30
    158a:	20 97       	sbiw	r28, 0x00	; 0
    158c:	c9 f0       	breq	.+50     	; 0x15c0 <fdevopen+0x88>
    158e:	d1 87       	std	Z+9, r29	; 0x09
    1590:	c0 87       	std	Z+8, r28	; 0x08
    1592:	83 81       	ldd	r24, Z+3	; 0x03
    1594:	82 60       	ori	r24, 0x02	; 2
    1596:	83 83       	std	Z+3, r24	; 0x03
    1598:	80 91 f1 03 	lds	r24, 0x03F1
    159c:	90 91 f2 03 	lds	r25, 0x03F2
    15a0:	89 2b       	or	r24, r25
    15a2:	71 f4       	brne	.+28     	; 0x15c0 <fdevopen+0x88>
    15a4:	f0 93 f2 03 	sts	0x03F2, r31
    15a8:	e0 93 f1 03 	sts	0x03F1, r30
    15ac:	80 91 f3 03 	lds	r24, 0x03F3
    15b0:	90 91 f4 03 	lds	r25, 0x03F4
    15b4:	89 2b       	or	r24, r25
    15b6:	21 f4       	brne	.+8      	; 0x15c0 <fdevopen+0x88>
    15b8:	f0 93 f4 03 	sts	0x03F4, r31
    15bc:	e0 93 f3 03 	sts	0x03F3, r30
    15c0:	cf 01       	movw	r24, r30
    15c2:	df 91       	pop	r29
    15c4:	cf 91       	pop	r28
    15c6:	1f 91       	pop	r17
    15c8:	0f 91       	pop	r16
    15ca:	08 95       	ret

000015cc <printf>:
    15cc:	cf 93       	push	r28
    15ce:	df 93       	push	r29
    15d0:	cd b7       	in	r28, 0x3d	; 61
    15d2:	de b7       	in	r29, 0x3e	; 62
    15d4:	fe 01       	movw	r30, r28
    15d6:	36 96       	adiw	r30, 0x06	; 6
    15d8:	61 91       	ld	r22, Z+
    15da:	71 91       	ld	r23, Z+
    15dc:	af 01       	movw	r20, r30
    15de:	80 91 f1 03 	lds	r24, 0x03F1
    15e2:	90 91 f2 03 	lds	r25, 0x03F2
    15e6:	30 d0       	rcall	.+96     	; 0x1648 <vfprintf>
    15e8:	df 91       	pop	r29
    15ea:	cf 91       	pop	r28
    15ec:	08 95       	ret

000015ee <puts>:
    15ee:	0f 93       	push	r16
    15f0:	1f 93       	push	r17
    15f2:	cf 93       	push	r28
    15f4:	df 93       	push	r29
    15f6:	e0 91 f1 03 	lds	r30, 0x03F1
    15fa:	f0 91 f2 03 	lds	r31, 0x03F2
    15fe:	23 81       	ldd	r18, Z+3	; 0x03
    1600:	21 ff       	sbrs	r18, 1
    1602:	1b c0       	rjmp	.+54     	; 0x163a <puts+0x4c>
    1604:	ec 01       	movw	r28, r24
    1606:	00 e0       	ldi	r16, 0x00	; 0
    1608:	10 e0       	ldi	r17, 0x00	; 0
    160a:	89 91       	ld	r24, Y+
    160c:	60 91 f1 03 	lds	r22, 0x03F1
    1610:	70 91 f2 03 	lds	r23, 0x03F2
    1614:	db 01       	movw	r26, r22
    1616:	18 96       	adiw	r26, 0x08	; 8
    1618:	ed 91       	ld	r30, X+
    161a:	fc 91       	ld	r31, X
    161c:	19 97       	sbiw	r26, 0x09	; 9
    161e:	88 23       	and	r24, r24
    1620:	31 f0       	breq	.+12     	; 0x162e <puts+0x40>
    1622:	19 95       	eicall
    1624:	89 2b       	or	r24, r25
    1626:	89 f3       	breq	.-30     	; 0x160a <puts+0x1c>
    1628:	0f ef       	ldi	r16, 0xFF	; 255
    162a:	1f ef       	ldi	r17, 0xFF	; 255
    162c:	ee cf       	rjmp	.-36     	; 0x160a <puts+0x1c>
    162e:	8a e0       	ldi	r24, 0x0A	; 10
    1630:	19 95       	eicall
    1632:	89 2b       	or	r24, r25
    1634:	11 f4       	brne	.+4      	; 0x163a <puts+0x4c>
    1636:	c8 01       	movw	r24, r16
    1638:	02 c0       	rjmp	.+4      	; 0x163e <puts+0x50>
    163a:	8f ef       	ldi	r24, 0xFF	; 255
    163c:	9f ef       	ldi	r25, 0xFF	; 255
    163e:	df 91       	pop	r29
    1640:	cf 91       	pop	r28
    1642:	1f 91       	pop	r17
    1644:	0f 91       	pop	r16
    1646:	08 95       	ret

00001648 <vfprintf>:
    1648:	2f 92       	push	r2
    164a:	3f 92       	push	r3
    164c:	4f 92       	push	r4
    164e:	5f 92       	push	r5
    1650:	6f 92       	push	r6
    1652:	7f 92       	push	r7
    1654:	8f 92       	push	r8
    1656:	9f 92       	push	r9
    1658:	af 92       	push	r10
    165a:	bf 92       	push	r11
    165c:	cf 92       	push	r12
    165e:	df 92       	push	r13
    1660:	ef 92       	push	r14
    1662:	ff 92       	push	r15
    1664:	0f 93       	push	r16
    1666:	1f 93       	push	r17
    1668:	cf 93       	push	r28
    166a:	df 93       	push	r29
    166c:	cd b7       	in	r28, 0x3d	; 61
    166e:	de b7       	in	r29, 0x3e	; 62
    1670:	2c 97       	sbiw	r28, 0x0c	; 12
    1672:	0f b6       	in	r0, 0x3f	; 63
    1674:	f8 94       	cli
    1676:	de bf       	out	0x3e, r29	; 62
    1678:	0f be       	out	0x3f, r0	; 63
    167a:	cd bf       	out	0x3d, r28	; 61
    167c:	7c 01       	movw	r14, r24
    167e:	6b 01       	movw	r12, r22
    1680:	8a 01       	movw	r16, r20
    1682:	fc 01       	movw	r30, r24
    1684:	17 82       	std	Z+7, r1	; 0x07
    1686:	16 82       	std	Z+6, r1	; 0x06
    1688:	83 81       	ldd	r24, Z+3	; 0x03
    168a:	81 ff       	sbrs	r24, 1
    168c:	b0 c1       	rjmp	.+864    	; 0x19ee <vfprintf+0x3a6>
    168e:	ce 01       	movw	r24, r28
    1690:	01 96       	adiw	r24, 0x01	; 1
    1692:	4c 01       	movw	r8, r24
    1694:	f7 01       	movw	r30, r14
    1696:	93 81       	ldd	r25, Z+3	; 0x03
    1698:	f6 01       	movw	r30, r12
    169a:	93 fd       	sbrc	r25, 3
    169c:	85 91       	lpm	r24, Z+
    169e:	93 ff       	sbrs	r25, 3
    16a0:	81 91       	ld	r24, Z+
    16a2:	6f 01       	movw	r12, r30
    16a4:	88 23       	and	r24, r24
    16a6:	09 f4       	brne	.+2      	; 0x16aa <vfprintf+0x62>
    16a8:	9e c1       	rjmp	.+828    	; 0x19e6 <vfprintf+0x39e>
    16aa:	85 32       	cpi	r24, 0x25	; 37
    16ac:	39 f4       	brne	.+14     	; 0x16bc <vfprintf+0x74>
    16ae:	93 fd       	sbrc	r25, 3
    16b0:	85 91       	lpm	r24, Z+
    16b2:	93 ff       	sbrs	r25, 3
    16b4:	81 91       	ld	r24, Z+
    16b6:	6f 01       	movw	r12, r30
    16b8:	85 32       	cpi	r24, 0x25	; 37
    16ba:	21 f4       	brne	.+8      	; 0x16c4 <vfprintf+0x7c>
    16bc:	b7 01       	movw	r22, r14
    16be:	90 e0       	ldi	r25, 0x00	; 0
    16c0:	e8 d1       	rcall	.+976    	; 0x1a92 <fputc>
    16c2:	e8 cf       	rjmp	.-48     	; 0x1694 <vfprintf+0x4c>
    16c4:	51 2c       	mov	r5, r1
    16c6:	31 2c       	mov	r3, r1
    16c8:	20 e0       	ldi	r18, 0x00	; 0
    16ca:	20 32       	cpi	r18, 0x20	; 32
    16cc:	a0 f4       	brcc	.+40     	; 0x16f6 <vfprintf+0xae>
    16ce:	8b 32       	cpi	r24, 0x2B	; 43
    16d0:	69 f0       	breq	.+26     	; 0x16ec <vfprintf+0xa4>
    16d2:	30 f4       	brcc	.+12     	; 0x16e0 <vfprintf+0x98>
    16d4:	80 32       	cpi	r24, 0x20	; 32
    16d6:	59 f0       	breq	.+22     	; 0x16ee <vfprintf+0xa6>
    16d8:	83 32       	cpi	r24, 0x23	; 35
    16da:	69 f4       	brne	.+26     	; 0x16f6 <vfprintf+0xae>
    16dc:	20 61       	ori	r18, 0x10	; 16
    16de:	2c c0       	rjmp	.+88     	; 0x1738 <vfprintf+0xf0>
    16e0:	8d 32       	cpi	r24, 0x2D	; 45
    16e2:	39 f0       	breq	.+14     	; 0x16f2 <vfprintf+0xaa>
    16e4:	80 33       	cpi	r24, 0x30	; 48
    16e6:	39 f4       	brne	.+14     	; 0x16f6 <vfprintf+0xae>
    16e8:	21 60       	ori	r18, 0x01	; 1
    16ea:	26 c0       	rjmp	.+76     	; 0x1738 <vfprintf+0xf0>
    16ec:	22 60       	ori	r18, 0x02	; 2
    16ee:	24 60       	ori	r18, 0x04	; 4
    16f0:	23 c0       	rjmp	.+70     	; 0x1738 <vfprintf+0xf0>
    16f2:	28 60       	ori	r18, 0x08	; 8
    16f4:	21 c0       	rjmp	.+66     	; 0x1738 <vfprintf+0xf0>
    16f6:	27 fd       	sbrc	r18, 7
    16f8:	27 c0       	rjmp	.+78     	; 0x1748 <vfprintf+0x100>
    16fa:	30 ed       	ldi	r19, 0xD0	; 208
    16fc:	38 0f       	add	r19, r24
    16fe:	3a 30       	cpi	r19, 0x0A	; 10
    1700:	78 f4       	brcc	.+30     	; 0x1720 <vfprintf+0xd8>
    1702:	26 ff       	sbrs	r18, 6
    1704:	06 c0       	rjmp	.+12     	; 0x1712 <vfprintf+0xca>
    1706:	fa e0       	ldi	r31, 0x0A	; 10
    1708:	5f 9e       	mul	r5, r31
    170a:	30 0d       	add	r19, r0
    170c:	11 24       	eor	r1, r1
    170e:	53 2e       	mov	r5, r19
    1710:	13 c0       	rjmp	.+38     	; 0x1738 <vfprintf+0xf0>
    1712:	8a e0       	ldi	r24, 0x0A	; 10
    1714:	38 9e       	mul	r3, r24
    1716:	30 0d       	add	r19, r0
    1718:	11 24       	eor	r1, r1
    171a:	33 2e       	mov	r3, r19
    171c:	20 62       	ori	r18, 0x20	; 32
    171e:	0c c0       	rjmp	.+24     	; 0x1738 <vfprintf+0xf0>
    1720:	8e 32       	cpi	r24, 0x2E	; 46
    1722:	21 f4       	brne	.+8      	; 0x172c <vfprintf+0xe4>
    1724:	26 fd       	sbrc	r18, 6
    1726:	5f c1       	rjmp	.+702    	; 0x19e6 <vfprintf+0x39e>
    1728:	20 64       	ori	r18, 0x40	; 64
    172a:	06 c0       	rjmp	.+12     	; 0x1738 <vfprintf+0xf0>
    172c:	8c 36       	cpi	r24, 0x6C	; 108
    172e:	11 f4       	brne	.+4      	; 0x1734 <vfprintf+0xec>
    1730:	20 68       	ori	r18, 0x80	; 128
    1732:	02 c0       	rjmp	.+4      	; 0x1738 <vfprintf+0xf0>
    1734:	88 36       	cpi	r24, 0x68	; 104
    1736:	41 f4       	brne	.+16     	; 0x1748 <vfprintf+0x100>
    1738:	f6 01       	movw	r30, r12
    173a:	93 fd       	sbrc	r25, 3
    173c:	85 91       	lpm	r24, Z+
    173e:	93 ff       	sbrs	r25, 3
    1740:	81 91       	ld	r24, Z+
    1742:	6f 01       	movw	r12, r30
    1744:	81 11       	cpse	r24, r1
    1746:	c1 cf       	rjmp	.-126    	; 0x16ca <vfprintf+0x82>
    1748:	98 2f       	mov	r25, r24
    174a:	9f 7d       	andi	r25, 0xDF	; 223
    174c:	95 54       	subi	r25, 0x45	; 69
    174e:	93 30       	cpi	r25, 0x03	; 3
    1750:	28 f4       	brcc	.+10     	; 0x175c <vfprintf+0x114>
    1752:	0c 5f       	subi	r16, 0xFC	; 252
    1754:	1f 4f       	sbci	r17, 0xFF	; 255
    1756:	ff e3       	ldi	r31, 0x3F	; 63
    1758:	f9 83       	std	Y+1, r31	; 0x01
    175a:	0d c0       	rjmp	.+26     	; 0x1776 <vfprintf+0x12e>
    175c:	83 36       	cpi	r24, 0x63	; 99
    175e:	31 f0       	breq	.+12     	; 0x176c <vfprintf+0x124>
    1760:	83 37       	cpi	r24, 0x73	; 115
    1762:	71 f0       	breq	.+28     	; 0x1780 <vfprintf+0x138>
    1764:	83 35       	cpi	r24, 0x53	; 83
    1766:	09 f0       	breq	.+2      	; 0x176a <vfprintf+0x122>
    1768:	57 c0       	rjmp	.+174    	; 0x1818 <vfprintf+0x1d0>
    176a:	21 c0       	rjmp	.+66     	; 0x17ae <vfprintf+0x166>
    176c:	f8 01       	movw	r30, r16
    176e:	80 81       	ld	r24, Z
    1770:	89 83       	std	Y+1, r24	; 0x01
    1772:	0e 5f       	subi	r16, 0xFE	; 254
    1774:	1f 4f       	sbci	r17, 0xFF	; 255
    1776:	44 24       	eor	r4, r4
    1778:	43 94       	inc	r4
    177a:	51 2c       	mov	r5, r1
    177c:	54 01       	movw	r10, r8
    177e:	14 c0       	rjmp	.+40     	; 0x17a8 <vfprintf+0x160>
    1780:	38 01       	movw	r6, r16
    1782:	f2 e0       	ldi	r31, 0x02	; 2
    1784:	6f 0e       	add	r6, r31
    1786:	71 1c       	adc	r7, r1
    1788:	f8 01       	movw	r30, r16
    178a:	a0 80       	ld	r10, Z
    178c:	b1 80       	ldd	r11, Z+1	; 0x01
    178e:	26 ff       	sbrs	r18, 6
    1790:	03 c0       	rjmp	.+6      	; 0x1798 <vfprintf+0x150>
    1792:	65 2d       	mov	r22, r5
    1794:	70 e0       	ldi	r23, 0x00	; 0
    1796:	02 c0       	rjmp	.+4      	; 0x179c <vfprintf+0x154>
    1798:	6f ef       	ldi	r22, 0xFF	; 255
    179a:	7f ef       	ldi	r23, 0xFF	; 255
    179c:	c5 01       	movw	r24, r10
    179e:	2c 87       	std	Y+12, r18	; 0x0c
    17a0:	6d d1       	rcall	.+730    	; 0x1a7c <strnlen>
    17a2:	2c 01       	movw	r4, r24
    17a4:	83 01       	movw	r16, r6
    17a6:	2c 85       	ldd	r18, Y+12	; 0x0c
    17a8:	2f 77       	andi	r18, 0x7F	; 127
    17aa:	22 2e       	mov	r2, r18
    17ac:	16 c0       	rjmp	.+44     	; 0x17da <vfprintf+0x192>
    17ae:	38 01       	movw	r6, r16
    17b0:	f2 e0       	ldi	r31, 0x02	; 2
    17b2:	6f 0e       	add	r6, r31
    17b4:	71 1c       	adc	r7, r1
    17b6:	f8 01       	movw	r30, r16
    17b8:	a0 80       	ld	r10, Z
    17ba:	b1 80       	ldd	r11, Z+1	; 0x01
    17bc:	26 ff       	sbrs	r18, 6
    17be:	03 c0       	rjmp	.+6      	; 0x17c6 <vfprintf+0x17e>
    17c0:	65 2d       	mov	r22, r5
    17c2:	70 e0       	ldi	r23, 0x00	; 0
    17c4:	02 c0       	rjmp	.+4      	; 0x17ca <vfprintf+0x182>
    17c6:	6f ef       	ldi	r22, 0xFF	; 255
    17c8:	7f ef       	ldi	r23, 0xFF	; 255
    17ca:	c5 01       	movw	r24, r10
    17cc:	2c 87       	std	Y+12, r18	; 0x0c
    17ce:	44 d1       	rcall	.+648    	; 0x1a58 <strnlen_P>
    17d0:	2c 01       	movw	r4, r24
    17d2:	2c 85       	ldd	r18, Y+12	; 0x0c
    17d4:	20 68       	ori	r18, 0x80	; 128
    17d6:	22 2e       	mov	r2, r18
    17d8:	83 01       	movw	r16, r6
    17da:	23 fc       	sbrc	r2, 3
    17dc:	19 c0       	rjmp	.+50     	; 0x1810 <vfprintf+0x1c8>
    17de:	83 2d       	mov	r24, r3
    17e0:	90 e0       	ldi	r25, 0x00	; 0
    17e2:	48 16       	cp	r4, r24
    17e4:	59 06       	cpc	r5, r25
    17e6:	a0 f4       	brcc	.+40     	; 0x1810 <vfprintf+0x1c8>
    17e8:	b7 01       	movw	r22, r14
    17ea:	80 e2       	ldi	r24, 0x20	; 32
    17ec:	90 e0       	ldi	r25, 0x00	; 0
    17ee:	51 d1       	rcall	.+674    	; 0x1a92 <fputc>
    17f0:	3a 94       	dec	r3
    17f2:	f5 cf       	rjmp	.-22     	; 0x17de <vfprintf+0x196>
    17f4:	f5 01       	movw	r30, r10
    17f6:	27 fc       	sbrc	r2, 7
    17f8:	85 91       	lpm	r24, Z+
    17fa:	27 fe       	sbrs	r2, 7
    17fc:	81 91       	ld	r24, Z+
    17fe:	5f 01       	movw	r10, r30
    1800:	b7 01       	movw	r22, r14
    1802:	90 e0       	ldi	r25, 0x00	; 0
    1804:	46 d1       	rcall	.+652    	; 0x1a92 <fputc>
    1806:	31 10       	cpse	r3, r1
    1808:	3a 94       	dec	r3
    180a:	f1 e0       	ldi	r31, 0x01	; 1
    180c:	4f 1a       	sub	r4, r31
    180e:	51 08       	sbc	r5, r1
    1810:	41 14       	cp	r4, r1
    1812:	51 04       	cpc	r5, r1
    1814:	79 f7       	brne	.-34     	; 0x17f4 <vfprintf+0x1ac>
    1816:	de c0       	rjmp	.+444    	; 0x19d4 <vfprintf+0x38c>
    1818:	84 36       	cpi	r24, 0x64	; 100
    181a:	11 f0       	breq	.+4      	; 0x1820 <vfprintf+0x1d8>
    181c:	89 36       	cpi	r24, 0x69	; 105
    181e:	31 f5       	brne	.+76     	; 0x186c <vfprintf+0x224>
    1820:	f8 01       	movw	r30, r16
    1822:	27 ff       	sbrs	r18, 7
    1824:	07 c0       	rjmp	.+14     	; 0x1834 <vfprintf+0x1ec>
    1826:	60 81       	ld	r22, Z
    1828:	71 81       	ldd	r23, Z+1	; 0x01
    182a:	82 81       	ldd	r24, Z+2	; 0x02
    182c:	93 81       	ldd	r25, Z+3	; 0x03
    182e:	0c 5f       	subi	r16, 0xFC	; 252
    1830:	1f 4f       	sbci	r17, 0xFF	; 255
    1832:	08 c0       	rjmp	.+16     	; 0x1844 <vfprintf+0x1fc>
    1834:	60 81       	ld	r22, Z
    1836:	71 81       	ldd	r23, Z+1	; 0x01
    1838:	88 27       	eor	r24, r24
    183a:	77 fd       	sbrc	r23, 7
    183c:	80 95       	com	r24
    183e:	98 2f       	mov	r25, r24
    1840:	0e 5f       	subi	r16, 0xFE	; 254
    1842:	1f 4f       	sbci	r17, 0xFF	; 255
    1844:	2f 76       	andi	r18, 0x6F	; 111
    1846:	b2 2e       	mov	r11, r18
    1848:	97 ff       	sbrs	r25, 7
    184a:	09 c0       	rjmp	.+18     	; 0x185e <vfprintf+0x216>
    184c:	90 95       	com	r25
    184e:	80 95       	com	r24
    1850:	70 95       	com	r23
    1852:	61 95       	neg	r22
    1854:	7f 4f       	sbci	r23, 0xFF	; 255
    1856:	8f 4f       	sbci	r24, 0xFF	; 255
    1858:	9f 4f       	sbci	r25, 0xFF	; 255
    185a:	20 68       	ori	r18, 0x80	; 128
    185c:	b2 2e       	mov	r11, r18
    185e:	2a e0       	ldi	r18, 0x0A	; 10
    1860:	30 e0       	ldi	r19, 0x00	; 0
    1862:	a4 01       	movw	r20, r8
    1864:	48 d1       	rcall	.+656    	; 0x1af6 <__ultoa_invert>
    1866:	a8 2e       	mov	r10, r24
    1868:	a8 18       	sub	r10, r8
    186a:	43 c0       	rjmp	.+134    	; 0x18f2 <vfprintf+0x2aa>
    186c:	85 37       	cpi	r24, 0x75	; 117
    186e:	29 f4       	brne	.+10     	; 0x187a <vfprintf+0x232>
    1870:	2f 7e       	andi	r18, 0xEF	; 239
    1872:	b2 2e       	mov	r11, r18
    1874:	2a e0       	ldi	r18, 0x0A	; 10
    1876:	30 e0       	ldi	r19, 0x00	; 0
    1878:	25 c0       	rjmp	.+74     	; 0x18c4 <vfprintf+0x27c>
    187a:	f2 2f       	mov	r31, r18
    187c:	f9 7f       	andi	r31, 0xF9	; 249
    187e:	bf 2e       	mov	r11, r31
    1880:	8f 36       	cpi	r24, 0x6F	; 111
    1882:	c1 f0       	breq	.+48     	; 0x18b4 <vfprintf+0x26c>
    1884:	18 f4       	brcc	.+6      	; 0x188c <vfprintf+0x244>
    1886:	88 35       	cpi	r24, 0x58	; 88
    1888:	79 f0       	breq	.+30     	; 0x18a8 <vfprintf+0x260>
    188a:	ad c0       	rjmp	.+346    	; 0x19e6 <vfprintf+0x39e>
    188c:	80 37       	cpi	r24, 0x70	; 112
    188e:	19 f0       	breq	.+6      	; 0x1896 <vfprintf+0x24e>
    1890:	88 37       	cpi	r24, 0x78	; 120
    1892:	21 f0       	breq	.+8      	; 0x189c <vfprintf+0x254>
    1894:	a8 c0       	rjmp	.+336    	; 0x19e6 <vfprintf+0x39e>
    1896:	2f 2f       	mov	r18, r31
    1898:	20 61       	ori	r18, 0x10	; 16
    189a:	b2 2e       	mov	r11, r18
    189c:	b4 fe       	sbrs	r11, 4
    189e:	0d c0       	rjmp	.+26     	; 0x18ba <vfprintf+0x272>
    18a0:	8b 2d       	mov	r24, r11
    18a2:	84 60       	ori	r24, 0x04	; 4
    18a4:	b8 2e       	mov	r11, r24
    18a6:	09 c0       	rjmp	.+18     	; 0x18ba <vfprintf+0x272>
    18a8:	24 ff       	sbrs	r18, 4
    18aa:	0a c0       	rjmp	.+20     	; 0x18c0 <vfprintf+0x278>
    18ac:	9f 2f       	mov	r25, r31
    18ae:	96 60       	ori	r25, 0x06	; 6
    18b0:	b9 2e       	mov	r11, r25
    18b2:	06 c0       	rjmp	.+12     	; 0x18c0 <vfprintf+0x278>
    18b4:	28 e0       	ldi	r18, 0x08	; 8
    18b6:	30 e0       	ldi	r19, 0x00	; 0
    18b8:	05 c0       	rjmp	.+10     	; 0x18c4 <vfprintf+0x27c>
    18ba:	20 e1       	ldi	r18, 0x10	; 16
    18bc:	30 e0       	ldi	r19, 0x00	; 0
    18be:	02 c0       	rjmp	.+4      	; 0x18c4 <vfprintf+0x27c>
    18c0:	20 e1       	ldi	r18, 0x10	; 16
    18c2:	32 e0       	ldi	r19, 0x02	; 2
    18c4:	f8 01       	movw	r30, r16
    18c6:	b7 fe       	sbrs	r11, 7
    18c8:	07 c0       	rjmp	.+14     	; 0x18d8 <vfprintf+0x290>
    18ca:	60 81       	ld	r22, Z
    18cc:	71 81       	ldd	r23, Z+1	; 0x01
    18ce:	82 81       	ldd	r24, Z+2	; 0x02
    18d0:	93 81       	ldd	r25, Z+3	; 0x03
    18d2:	0c 5f       	subi	r16, 0xFC	; 252
    18d4:	1f 4f       	sbci	r17, 0xFF	; 255
    18d6:	06 c0       	rjmp	.+12     	; 0x18e4 <vfprintf+0x29c>
    18d8:	60 81       	ld	r22, Z
    18da:	71 81       	ldd	r23, Z+1	; 0x01
    18dc:	80 e0       	ldi	r24, 0x00	; 0
    18de:	90 e0       	ldi	r25, 0x00	; 0
    18e0:	0e 5f       	subi	r16, 0xFE	; 254
    18e2:	1f 4f       	sbci	r17, 0xFF	; 255
    18e4:	a4 01       	movw	r20, r8
    18e6:	07 d1       	rcall	.+526    	; 0x1af6 <__ultoa_invert>
    18e8:	a8 2e       	mov	r10, r24
    18ea:	a8 18       	sub	r10, r8
    18ec:	fb 2d       	mov	r31, r11
    18ee:	ff 77       	andi	r31, 0x7F	; 127
    18f0:	bf 2e       	mov	r11, r31
    18f2:	b6 fe       	sbrs	r11, 6
    18f4:	0b c0       	rjmp	.+22     	; 0x190c <vfprintf+0x2c4>
    18f6:	2b 2d       	mov	r18, r11
    18f8:	2e 7f       	andi	r18, 0xFE	; 254
    18fa:	a5 14       	cp	r10, r5
    18fc:	50 f4       	brcc	.+20     	; 0x1912 <vfprintf+0x2ca>
    18fe:	b4 fe       	sbrs	r11, 4
    1900:	0a c0       	rjmp	.+20     	; 0x1916 <vfprintf+0x2ce>
    1902:	b2 fc       	sbrc	r11, 2
    1904:	08 c0       	rjmp	.+16     	; 0x1916 <vfprintf+0x2ce>
    1906:	2b 2d       	mov	r18, r11
    1908:	2e 7e       	andi	r18, 0xEE	; 238
    190a:	05 c0       	rjmp	.+10     	; 0x1916 <vfprintf+0x2ce>
    190c:	7a 2c       	mov	r7, r10
    190e:	2b 2d       	mov	r18, r11
    1910:	03 c0       	rjmp	.+6      	; 0x1918 <vfprintf+0x2d0>
    1912:	7a 2c       	mov	r7, r10
    1914:	01 c0       	rjmp	.+2      	; 0x1918 <vfprintf+0x2d0>
    1916:	75 2c       	mov	r7, r5
    1918:	24 ff       	sbrs	r18, 4
    191a:	0d c0       	rjmp	.+26     	; 0x1936 <vfprintf+0x2ee>
    191c:	fe 01       	movw	r30, r28
    191e:	ea 0d       	add	r30, r10
    1920:	f1 1d       	adc	r31, r1
    1922:	80 81       	ld	r24, Z
    1924:	80 33       	cpi	r24, 0x30	; 48
    1926:	11 f4       	brne	.+4      	; 0x192c <vfprintf+0x2e4>
    1928:	29 7e       	andi	r18, 0xE9	; 233
    192a:	09 c0       	rjmp	.+18     	; 0x193e <vfprintf+0x2f6>
    192c:	22 ff       	sbrs	r18, 2
    192e:	06 c0       	rjmp	.+12     	; 0x193c <vfprintf+0x2f4>
    1930:	73 94       	inc	r7
    1932:	73 94       	inc	r7
    1934:	04 c0       	rjmp	.+8      	; 0x193e <vfprintf+0x2f6>
    1936:	82 2f       	mov	r24, r18
    1938:	86 78       	andi	r24, 0x86	; 134
    193a:	09 f0       	breq	.+2      	; 0x193e <vfprintf+0x2f6>
    193c:	73 94       	inc	r7
    193e:	23 fd       	sbrc	r18, 3
    1940:	12 c0       	rjmp	.+36     	; 0x1966 <vfprintf+0x31e>
    1942:	20 ff       	sbrs	r18, 0
    1944:	06 c0       	rjmp	.+12     	; 0x1952 <vfprintf+0x30a>
    1946:	5a 2c       	mov	r5, r10
    1948:	73 14       	cp	r7, r3
    194a:	18 f4       	brcc	.+6      	; 0x1952 <vfprintf+0x30a>
    194c:	53 0c       	add	r5, r3
    194e:	57 18       	sub	r5, r7
    1950:	73 2c       	mov	r7, r3
    1952:	73 14       	cp	r7, r3
    1954:	60 f4       	brcc	.+24     	; 0x196e <vfprintf+0x326>
    1956:	b7 01       	movw	r22, r14
    1958:	80 e2       	ldi	r24, 0x20	; 32
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	2c 87       	std	Y+12, r18	; 0x0c
    195e:	99 d0       	rcall	.+306    	; 0x1a92 <fputc>
    1960:	73 94       	inc	r7
    1962:	2c 85       	ldd	r18, Y+12	; 0x0c
    1964:	f6 cf       	rjmp	.-20     	; 0x1952 <vfprintf+0x30a>
    1966:	73 14       	cp	r7, r3
    1968:	10 f4       	brcc	.+4      	; 0x196e <vfprintf+0x326>
    196a:	37 18       	sub	r3, r7
    196c:	01 c0       	rjmp	.+2      	; 0x1970 <vfprintf+0x328>
    196e:	31 2c       	mov	r3, r1
    1970:	24 ff       	sbrs	r18, 4
    1972:	11 c0       	rjmp	.+34     	; 0x1996 <vfprintf+0x34e>
    1974:	b7 01       	movw	r22, r14
    1976:	80 e3       	ldi	r24, 0x30	; 48
    1978:	90 e0       	ldi	r25, 0x00	; 0
    197a:	2c 87       	std	Y+12, r18	; 0x0c
    197c:	8a d0       	rcall	.+276    	; 0x1a92 <fputc>
    197e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1980:	22 ff       	sbrs	r18, 2
    1982:	16 c0       	rjmp	.+44     	; 0x19b0 <vfprintf+0x368>
    1984:	21 ff       	sbrs	r18, 1
    1986:	03 c0       	rjmp	.+6      	; 0x198e <vfprintf+0x346>
    1988:	88 e5       	ldi	r24, 0x58	; 88
    198a:	90 e0       	ldi	r25, 0x00	; 0
    198c:	02 c0       	rjmp	.+4      	; 0x1992 <vfprintf+0x34a>
    198e:	88 e7       	ldi	r24, 0x78	; 120
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	b7 01       	movw	r22, r14
    1994:	0c c0       	rjmp	.+24     	; 0x19ae <vfprintf+0x366>
    1996:	82 2f       	mov	r24, r18
    1998:	86 78       	andi	r24, 0x86	; 134
    199a:	51 f0       	breq	.+20     	; 0x19b0 <vfprintf+0x368>
    199c:	21 fd       	sbrc	r18, 1
    199e:	02 c0       	rjmp	.+4      	; 0x19a4 <vfprintf+0x35c>
    19a0:	80 e2       	ldi	r24, 0x20	; 32
    19a2:	01 c0       	rjmp	.+2      	; 0x19a6 <vfprintf+0x35e>
    19a4:	8b e2       	ldi	r24, 0x2B	; 43
    19a6:	27 fd       	sbrc	r18, 7
    19a8:	8d e2       	ldi	r24, 0x2D	; 45
    19aa:	b7 01       	movw	r22, r14
    19ac:	90 e0       	ldi	r25, 0x00	; 0
    19ae:	71 d0       	rcall	.+226    	; 0x1a92 <fputc>
    19b0:	a5 14       	cp	r10, r5
    19b2:	30 f4       	brcc	.+12     	; 0x19c0 <vfprintf+0x378>
    19b4:	b7 01       	movw	r22, r14
    19b6:	80 e3       	ldi	r24, 0x30	; 48
    19b8:	90 e0       	ldi	r25, 0x00	; 0
    19ba:	6b d0       	rcall	.+214    	; 0x1a92 <fputc>
    19bc:	5a 94       	dec	r5
    19be:	f8 cf       	rjmp	.-16     	; 0x19b0 <vfprintf+0x368>
    19c0:	aa 94       	dec	r10
    19c2:	f4 01       	movw	r30, r8
    19c4:	ea 0d       	add	r30, r10
    19c6:	f1 1d       	adc	r31, r1
    19c8:	80 81       	ld	r24, Z
    19ca:	b7 01       	movw	r22, r14
    19cc:	90 e0       	ldi	r25, 0x00	; 0
    19ce:	61 d0       	rcall	.+194    	; 0x1a92 <fputc>
    19d0:	a1 10       	cpse	r10, r1
    19d2:	f6 cf       	rjmp	.-20     	; 0x19c0 <vfprintf+0x378>
    19d4:	33 20       	and	r3, r3
    19d6:	09 f4       	brne	.+2      	; 0x19da <vfprintf+0x392>
    19d8:	5d ce       	rjmp	.-838    	; 0x1694 <vfprintf+0x4c>
    19da:	b7 01       	movw	r22, r14
    19dc:	80 e2       	ldi	r24, 0x20	; 32
    19de:	90 e0       	ldi	r25, 0x00	; 0
    19e0:	58 d0       	rcall	.+176    	; 0x1a92 <fputc>
    19e2:	3a 94       	dec	r3
    19e4:	f7 cf       	rjmp	.-18     	; 0x19d4 <vfprintf+0x38c>
    19e6:	f7 01       	movw	r30, r14
    19e8:	86 81       	ldd	r24, Z+6	; 0x06
    19ea:	97 81       	ldd	r25, Z+7	; 0x07
    19ec:	02 c0       	rjmp	.+4      	; 0x19f2 <vfprintf+0x3aa>
    19ee:	8f ef       	ldi	r24, 0xFF	; 255
    19f0:	9f ef       	ldi	r25, 0xFF	; 255
    19f2:	2c 96       	adiw	r28, 0x0c	; 12
    19f4:	0f b6       	in	r0, 0x3f	; 63
    19f6:	f8 94       	cli
    19f8:	de bf       	out	0x3e, r29	; 62
    19fa:	0f be       	out	0x3f, r0	; 63
    19fc:	cd bf       	out	0x3d, r28	; 61
    19fe:	df 91       	pop	r29
    1a00:	cf 91       	pop	r28
    1a02:	1f 91       	pop	r17
    1a04:	0f 91       	pop	r16
    1a06:	ff 90       	pop	r15
    1a08:	ef 90       	pop	r14
    1a0a:	df 90       	pop	r13
    1a0c:	cf 90       	pop	r12
    1a0e:	bf 90       	pop	r11
    1a10:	af 90       	pop	r10
    1a12:	9f 90       	pop	r9
    1a14:	8f 90       	pop	r8
    1a16:	7f 90       	pop	r7
    1a18:	6f 90       	pop	r6
    1a1a:	5f 90       	pop	r5
    1a1c:	4f 90       	pop	r4
    1a1e:	3f 90       	pop	r3
    1a20:	2f 90       	pop	r2
    1a22:	08 95       	ret

00001a24 <calloc>:
    1a24:	0f 93       	push	r16
    1a26:	1f 93       	push	r17
    1a28:	cf 93       	push	r28
    1a2a:	df 93       	push	r29
    1a2c:	86 9f       	mul	r24, r22
    1a2e:	80 01       	movw	r16, r0
    1a30:	87 9f       	mul	r24, r23
    1a32:	10 0d       	add	r17, r0
    1a34:	96 9f       	mul	r25, r22
    1a36:	10 0d       	add	r17, r0
    1a38:	11 24       	eor	r1, r1
    1a3a:	c8 01       	movw	r24, r16
    1a3c:	56 dc       	rcall	.-1876   	; 0x12ea <malloc>
    1a3e:	ec 01       	movw	r28, r24
    1a40:	00 97       	sbiw	r24, 0x00	; 0
    1a42:	21 f0       	breq	.+8      	; 0x1a4c <calloc+0x28>
    1a44:	a8 01       	movw	r20, r16
    1a46:	60 e0       	ldi	r22, 0x00	; 0
    1a48:	70 e0       	ldi	r23, 0x00	; 0
    1a4a:	11 d0       	rcall	.+34     	; 0x1a6e <memset>
    1a4c:	ce 01       	movw	r24, r28
    1a4e:	df 91       	pop	r29
    1a50:	cf 91       	pop	r28
    1a52:	1f 91       	pop	r17
    1a54:	0f 91       	pop	r16
    1a56:	08 95       	ret

00001a58 <strnlen_P>:
    1a58:	fc 01       	movw	r30, r24
    1a5a:	05 90       	lpm	r0, Z+
    1a5c:	61 50       	subi	r22, 0x01	; 1
    1a5e:	70 40       	sbci	r23, 0x00	; 0
    1a60:	01 10       	cpse	r0, r1
    1a62:	d8 f7       	brcc	.-10     	; 0x1a5a <strnlen_P+0x2>
    1a64:	80 95       	com	r24
    1a66:	90 95       	com	r25
    1a68:	8e 0f       	add	r24, r30
    1a6a:	9f 1f       	adc	r25, r31
    1a6c:	08 95       	ret

00001a6e <memset>:
    1a6e:	dc 01       	movw	r26, r24
    1a70:	01 c0       	rjmp	.+2      	; 0x1a74 <memset+0x6>
    1a72:	6d 93       	st	X+, r22
    1a74:	41 50       	subi	r20, 0x01	; 1
    1a76:	50 40       	sbci	r21, 0x00	; 0
    1a78:	e0 f7       	brcc	.-8      	; 0x1a72 <memset+0x4>
    1a7a:	08 95       	ret

00001a7c <strnlen>:
    1a7c:	fc 01       	movw	r30, r24
    1a7e:	61 50       	subi	r22, 0x01	; 1
    1a80:	70 40       	sbci	r23, 0x00	; 0
    1a82:	01 90       	ld	r0, Z+
    1a84:	01 10       	cpse	r0, r1
    1a86:	d8 f7       	brcc	.-10     	; 0x1a7e <strnlen+0x2>
    1a88:	80 95       	com	r24
    1a8a:	90 95       	com	r25
    1a8c:	8e 0f       	add	r24, r30
    1a8e:	9f 1f       	adc	r25, r31
    1a90:	08 95       	ret

00001a92 <fputc>:
    1a92:	0f 93       	push	r16
    1a94:	1f 93       	push	r17
    1a96:	cf 93       	push	r28
    1a98:	df 93       	push	r29
    1a9a:	18 2f       	mov	r17, r24
    1a9c:	09 2f       	mov	r16, r25
    1a9e:	eb 01       	movw	r28, r22
    1aa0:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa2:	81 fd       	sbrc	r24, 1
    1aa4:	03 c0       	rjmp	.+6      	; 0x1aac <fputc+0x1a>
    1aa6:	8f ef       	ldi	r24, 0xFF	; 255
    1aa8:	9f ef       	ldi	r25, 0xFF	; 255
    1aaa:	20 c0       	rjmp	.+64     	; 0x1aec <fputc+0x5a>
    1aac:	82 ff       	sbrs	r24, 2
    1aae:	10 c0       	rjmp	.+32     	; 0x1ad0 <fputc+0x3e>
    1ab0:	4e 81       	ldd	r20, Y+6	; 0x06
    1ab2:	5f 81       	ldd	r21, Y+7	; 0x07
    1ab4:	2c 81       	ldd	r18, Y+4	; 0x04
    1ab6:	3d 81       	ldd	r19, Y+5	; 0x05
    1ab8:	42 17       	cp	r20, r18
    1aba:	53 07       	cpc	r21, r19
    1abc:	7c f4       	brge	.+30     	; 0x1adc <fputc+0x4a>
    1abe:	e8 81       	ld	r30, Y
    1ac0:	f9 81       	ldd	r31, Y+1	; 0x01
    1ac2:	9f 01       	movw	r18, r30
    1ac4:	2f 5f       	subi	r18, 0xFF	; 255
    1ac6:	3f 4f       	sbci	r19, 0xFF	; 255
    1ac8:	39 83       	std	Y+1, r19	; 0x01
    1aca:	28 83       	st	Y, r18
    1acc:	10 83       	st	Z, r17
    1ace:	06 c0       	rjmp	.+12     	; 0x1adc <fputc+0x4a>
    1ad0:	e8 85       	ldd	r30, Y+8	; 0x08
    1ad2:	f9 85       	ldd	r31, Y+9	; 0x09
    1ad4:	81 2f       	mov	r24, r17
    1ad6:	19 95       	eicall
    1ad8:	89 2b       	or	r24, r25
    1ada:	29 f7       	brne	.-54     	; 0x1aa6 <fputc+0x14>
    1adc:	2e 81       	ldd	r18, Y+6	; 0x06
    1ade:	3f 81       	ldd	r19, Y+7	; 0x07
    1ae0:	2f 5f       	subi	r18, 0xFF	; 255
    1ae2:	3f 4f       	sbci	r19, 0xFF	; 255
    1ae4:	3f 83       	std	Y+7, r19	; 0x07
    1ae6:	2e 83       	std	Y+6, r18	; 0x06
    1ae8:	81 2f       	mov	r24, r17
    1aea:	90 2f       	mov	r25, r16
    1aec:	df 91       	pop	r29
    1aee:	cf 91       	pop	r28
    1af0:	1f 91       	pop	r17
    1af2:	0f 91       	pop	r16
    1af4:	08 95       	ret

00001af6 <__ultoa_invert>:
    1af6:	fa 01       	movw	r30, r20
    1af8:	aa 27       	eor	r26, r26
    1afa:	28 30       	cpi	r18, 0x08	; 8
    1afc:	51 f1       	breq	.+84     	; 0x1b52 <__ultoa_invert+0x5c>
    1afe:	20 31       	cpi	r18, 0x10	; 16
    1b00:	81 f1       	breq	.+96     	; 0x1b62 <__ultoa_invert+0x6c>
    1b02:	e8 94       	clt
    1b04:	6f 93       	push	r22
    1b06:	6e 7f       	andi	r22, 0xFE	; 254
    1b08:	6e 5f       	subi	r22, 0xFE	; 254
    1b0a:	7f 4f       	sbci	r23, 0xFF	; 255
    1b0c:	8f 4f       	sbci	r24, 0xFF	; 255
    1b0e:	9f 4f       	sbci	r25, 0xFF	; 255
    1b10:	af 4f       	sbci	r26, 0xFF	; 255
    1b12:	b1 e0       	ldi	r27, 0x01	; 1
    1b14:	3e d0       	rcall	.+124    	; 0x1b92 <__ultoa_invert+0x9c>
    1b16:	b4 e0       	ldi	r27, 0x04	; 4
    1b18:	3c d0       	rcall	.+120    	; 0x1b92 <__ultoa_invert+0x9c>
    1b1a:	67 0f       	add	r22, r23
    1b1c:	78 1f       	adc	r23, r24
    1b1e:	89 1f       	adc	r24, r25
    1b20:	9a 1f       	adc	r25, r26
    1b22:	a1 1d       	adc	r26, r1
    1b24:	68 0f       	add	r22, r24
    1b26:	79 1f       	adc	r23, r25
    1b28:	8a 1f       	adc	r24, r26
    1b2a:	91 1d       	adc	r25, r1
    1b2c:	a1 1d       	adc	r26, r1
    1b2e:	6a 0f       	add	r22, r26
    1b30:	71 1d       	adc	r23, r1
    1b32:	81 1d       	adc	r24, r1
    1b34:	91 1d       	adc	r25, r1
    1b36:	a1 1d       	adc	r26, r1
    1b38:	20 d0       	rcall	.+64     	; 0x1b7a <__ultoa_invert+0x84>
    1b3a:	09 f4       	brne	.+2      	; 0x1b3e <__ultoa_invert+0x48>
    1b3c:	68 94       	set
    1b3e:	3f 91       	pop	r19
    1b40:	2a e0       	ldi	r18, 0x0A	; 10
    1b42:	26 9f       	mul	r18, r22
    1b44:	11 24       	eor	r1, r1
    1b46:	30 19       	sub	r19, r0
    1b48:	30 5d       	subi	r19, 0xD0	; 208
    1b4a:	31 93       	st	Z+, r19
    1b4c:	de f6       	brtc	.-74     	; 0x1b04 <__ultoa_invert+0xe>
    1b4e:	cf 01       	movw	r24, r30
    1b50:	08 95       	ret
    1b52:	46 2f       	mov	r20, r22
    1b54:	47 70       	andi	r20, 0x07	; 7
    1b56:	40 5d       	subi	r20, 0xD0	; 208
    1b58:	41 93       	st	Z+, r20
    1b5a:	b3 e0       	ldi	r27, 0x03	; 3
    1b5c:	0f d0       	rcall	.+30     	; 0x1b7c <__ultoa_invert+0x86>
    1b5e:	c9 f7       	brne	.-14     	; 0x1b52 <__ultoa_invert+0x5c>
    1b60:	f6 cf       	rjmp	.-20     	; 0x1b4e <__ultoa_invert+0x58>
    1b62:	46 2f       	mov	r20, r22
    1b64:	4f 70       	andi	r20, 0x0F	; 15
    1b66:	40 5d       	subi	r20, 0xD0	; 208
    1b68:	4a 33       	cpi	r20, 0x3A	; 58
    1b6a:	18 f0       	brcs	.+6      	; 0x1b72 <__ultoa_invert+0x7c>
    1b6c:	49 5d       	subi	r20, 0xD9	; 217
    1b6e:	31 fd       	sbrc	r19, 1
    1b70:	40 52       	subi	r20, 0x20	; 32
    1b72:	41 93       	st	Z+, r20
    1b74:	02 d0       	rcall	.+4      	; 0x1b7a <__ultoa_invert+0x84>
    1b76:	a9 f7       	brne	.-22     	; 0x1b62 <__ultoa_invert+0x6c>
    1b78:	ea cf       	rjmp	.-44     	; 0x1b4e <__ultoa_invert+0x58>
    1b7a:	b4 e0       	ldi	r27, 0x04	; 4
    1b7c:	a6 95       	lsr	r26
    1b7e:	97 95       	ror	r25
    1b80:	87 95       	ror	r24
    1b82:	77 95       	ror	r23
    1b84:	67 95       	ror	r22
    1b86:	ba 95       	dec	r27
    1b88:	c9 f7       	brne	.-14     	; 0x1b7c <__ultoa_invert+0x86>
    1b8a:	00 97       	sbiw	r24, 0x00	; 0
    1b8c:	61 05       	cpc	r22, r1
    1b8e:	71 05       	cpc	r23, r1
    1b90:	08 95       	ret
    1b92:	9b 01       	movw	r18, r22
    1b94:	ac 01       	movw	r20, r24
    1b96:	0a 2e       	mov	r0, r26
    1b98:	06 94       	lsr	r0
    1b9a:	57 95       	ror	r21
    1b9c:	47 95       	ror	r20
    1b9e:	37 95       	ror	r19
    1ba0:	27 95       	ror	r18
    1ba2:	ba 95       	dec	r27
    1ba4:	c9 f7       	brne	.-14     	; 0x1b98 <__ultoa_invert+0xa2>
    1ba6:	62 0f       	add	r22, r18
    1ba8:	73 1f       	adc	r23, r19
    1baa:	84 1f       	adc	r24, r20
    1bac:	95 1f       	adc	r25, r21
    1bae:	a0 1d       	adc	r26, r0
    1bb0:	08 95       	ret

00001bb2 <_exit>:
    1bb2:	f8 94       	cli

00001bb4 <__stop_program>:
    1bb4:	ff cf       	rjmp	.-2      	; 0x1bb4 <__stop_program>
