
*** Running vivado
    with args -log main_system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_system.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_system.tcl -notrace
Command: synth_design -top main_system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 93991 
WARNING: [Synth 8-976] rst has already been declared [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:36]
WARNING: [Synth 8-2654] second declaration of rst ignored [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:36]
INFO: [Synth 8-994] rst is declared here [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1173.891 ; gain = 76.246 ; free physical = 507 ; free virtual = 10877
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_system' [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-93983-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-93983-ubuntu/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'cw' of module 'clk_wiz_0' requires 4 connections, but only 3 given [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:38]
WARNING: [Synth 8-6014] Unused sequential element clock_counter_reg was removed.  [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:40]
WARNING: [Synth 8-3848] Net led in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:25]
WARNING: [Synth 8-3848] Net led0_b in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:26]
WARNING: [Synth 8-3848] Net led0_g in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:27]
WARNING: [Synth 8-3848] Net led0_r in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:28]
WARNING: [Synth 8-3848] Net sck in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:31]
WARNING: [Synth 8-3848] Net so in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:31]
WARNING: [Synth 8-3848] Net si in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:31]
WARNING: [Synth 8-3848] Net tcs in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:31]
WARNING: [Synth 8-3848] Net rst in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:31]
WARNING: [Synth 8-3848] Net dc in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:31]
WARNING: [Synth 8-3848] Net ccs in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:31]
WARNING: [Synth 8-3848] Net lite in module/entity main_system does not have driver. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:31]
INFO: [Synth 8-256] done synthesizing module 'main_system' (2#1) [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/new/main_system.v:23]
WARNING: [Synth 8-3331] design main_system has unconnected port led[1]
WARNING: [Synth 8-3331] design main_system has unconnected port led[0]
WARNING: [Synth 8-3331] design main_system has unconnected port led0_b
WARNING: [Synth 8-3331] design main_system has unconnected port led0_g
WARNING: [Synth 8-3331] design main_system has unconnected port led0_r
WARNING: [Synth 8-3331] design main_system has unconnected port pio[8]
WARNING: [Synth 8-3331] design main_system has unconnected port pio[7]
WARNING: [Synth 8-3331] design main_system has unconnected port pio[6]
WARNING: [Synth 8-3331] design main_system has unconnected port pio[4]
WARNING: [Synth 8-3331] design main_system has unconnected port pio[3]
WARNING: [Synth 8-3331] design main_system has unconnected port pio[2]
WARNING: [Synth 8-3331] design main_system has unconnected port pio[1]
WARNING: [Synth 8-3331] design main_system has unconnected port btn[1]
WARNING: [Synth 8-3331] design main_system has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1199.141 ; gain = 101.496 ; free physical = 522 ; free virtual = 10893
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1199.141 ; gain = 101.496 ; free physical = 523 ; free virtual = 10893
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-93983-ubuntu/dcp3/clk_wiz_0_in_context.xdc] for cell 'cw'
Finished Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-93983-ubuntu/dcp3/clk_wiz_0_in_context.xdc] for cell 'cw'
Parsing XDC File [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'pio[01]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'pio[02]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'pio[03]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'pio[04]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'pio[05]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'pio[06]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'pio[07]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'pio[08]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:53]
Finished Parsing XDC File [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/main_system_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1421.125 ; gain = 0.000 ; free physical = 305 ; free virtual = 10676
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1421.125 ; gain = 323.480 ; free physical = 378 ; free virtual = 10749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1421.125 ; gain = 323.480 ; free physical = 378 ; free virtual = 10749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-93983-ubuntu/dcp3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/.Xil/Vivado-93983-ubuntu/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for cw. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1421.125 ; gain = 323.480 ; free physical = 380 ; free virtual = 10751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1421.125 ; gain = 323.480 ; free physical = 379 ; free virtual = 10750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design main_system has unconnected port led[1]
WARNING: [Synth 8-3331] design main_system has unconnected port led[0]
WARNING: [Synth 8-3331] design main_system has unconnected port led0_b
WARNING: [Synth 8-3331] design main_system has unconnected port led0_g
WARNING: [Synth 8-3331] design main_system has unconnected port led0_r
WARNING: [Synth 8-3331] design main_system has unconnected port pio[8]
WARNING: [Synth 8-3331] design main_system has unconnected port pio[7]
WARNING: [Synth 8-3331] design main_system has unconnected port pio[6]
WARNING: [Synth 8-3331] design main_system has unconnected port pio[4]
WARNING: [Synth 8-3331] design main_system has unconnected port pio[3]
WARNING: [Synth 8-3331] design main_system has unconnected port pio[2]
WARNING: [Synth 8-3331] design main_system has unconnected port pio[1]
WARNING: [Synth 8-3331] design main_system has unconnected port btn[1]
WARNING: [Synth 8-3331] design main_system has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1421.125 ; gain = 323.480 ; free physical = 370 ; free virtual = 10741
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cw/clk_out1' to pin 'cw/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1462.125 ; gain = 364.480 ; free physical = 265 ; free virtual = 10635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1462.125 ; gain = 364.480 ; free physical = 265 ; free virtual = 10635
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.141 ; gain = 373.496 ; free physical = 264 ; free virtual = 10635
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.141 ; gain = 373.496 ; free physical = 264 ; free virtual = 10635
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.141 ; gain = 373.496 ; free physical = 264 ; free virtual = 10635
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.141 ; gain = 373.496 ; free physical = 264 ; free virtual = 10635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.141 ; gain = 373.496 ; free physical = 264 ; free virtual = 10635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.141 ; gain = 373.496 ; free physical = 264 ; free virtual = 10635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.141 ; gain = 373.496 ; free physical = 264 ; free virtual = 10635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |OBUFT     |    13|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    15|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.141 ; gain = 373.496 ; free physical = 264 ; free virtual = 10635
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.141 ; gain = 151.512 ; free physical = 316 ; free virtual = 10687
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.148 ; gain = 373.496 ; free physical = 319 ; free virtual = 10690
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1477.141 ; gain = 392.082 ; free physical = 279 ; free virtual = 10650
INFO: [Common 17-1381] The checkpoint '/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/synth_1/main_system.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1493.148 ; gain = 0.000 ; free physical = 279 ; free virtual = 10650
INFO: [Common 17-206] Exiting Vivado at Fri Sep 29 21:23:30 2017...
