// Seed: 1544542240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_17;
endmodule
module module_1 #(
    parameter id_4 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_8,
      id_3,
      id_8,
      id_1,
      id_2,
      id_2,
      id_1,
      id_6,
      id_5,
      id_6,
      id_8,
      id_8,
      id_3,
      id_8
  );
  output wire id_2;
  output supply1 id_1;
  logic [id_4 : -1 'b0] id_9;
  assign id_8 = id_8;
  assign id_1 = -1;
  wire id_10, id_11, id_12, id_13;
endmodule
