{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 18:10:04 2021 " "Info: Processing started: Thu Mar 25 18:10:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[24\] " "Warning: Node \"storesize:storesize\|saida\[24\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[25\] " "Warning: Node \"storesize:storesize\|saida\[25\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[26\] " "Warning: Node \"storesize:storesize\|saida\[26\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[27\] " "Warning: Node \"storesize:storesize\|saida\[27\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[28\] " "Warning: Node \"storesize:storesize\|saida\[28\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[29\] " "Warning: Node \"storesize:storesize\|saida\[29\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[30\] " "Warning: Node \"storesize:storesize\|saida\[30\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[31\] " "Warning: Node \"storesize:storesize\|saida\[31\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[0\] " "Warning: Node \"storesize:storesize\|saida\[0\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[0\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[0\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[1\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[1\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[2\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[2\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[3\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[3\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[4\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[4\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[5\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[5\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[6\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[6\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[7\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[7\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[1\] " "Warning: Node \"storesize:storesize\|saida\[1\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[2\] " "Warning: Node \"storesize:storesize\|saida\[2\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[3\] " "Warning: Node \"storesize:storesize\|saida\[3\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[4\] " "Warning: Node \"storesize:storesize\|saida\[4\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[5\] " "Warning: Node \"storesize:storesize\|saida\[5\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[6\] " "Warning: Node \"storesize:storesize\|saida\[6\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[7\] " "Warning: Node \"storesize:storesize\|saida\[7\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[30\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[31\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[28\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[29\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[27\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[26\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[25\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[24\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[3\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[4\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[5\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[6\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[16\] " "Warning: Node \"storesize:storesize\|saida\[16\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[17\] " "Warning: Node \"storesize:storesize\|saida\[17\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[18\] " "Warning: Node \"storesize:storesize\|saida\[18\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[19\] " "Warning: Node \"storesize:storesize\|saida\[19\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[20\] " "Warning: Node \"storesize:storesize\|saida\[20\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[21\] " "Warning: Node \"storesize:storesize\|saida\[21\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[22\] " "Warning: Node \"storesize:storesize\|saida\[22\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[23\] " "Warning: Node \"storesize:storesize\|saida\[23\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[8\] " "Warning: Node \"storesize:storesize\|saida\[8\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[9\] " "Warning: Node \"storesize:storesize\|saida\[9\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[10\] " "Warning: Node \"storesize:storesize\|saida\[10\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[11\] " "Warning: Node \"storesize:storesize\|saida\[11\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[12\] " "Warning: Node \"storesize:storesize\|saida\[12\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[13\] " "Warning: Node \"storesize:storesize\|saida\[13\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[14\] " "Warning: Node \"storesize:storesize\|saida\[14\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "storesize:storesize\|saida\[15\] " "Warning: Node \"storesize:storesize\|saida\[15\]\" is a latch" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[23\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[22\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[1\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[7\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[31\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[31\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[30\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[30\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[21\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[20\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[0\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[1\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[2\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[3\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[4\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[5\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[5\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[6\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[6\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[7\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[7\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[1\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[2\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[0\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[3\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\] " "Warning: Node \"MuxRegDest:MuxRegDest\|MuxRegDestOut\[4\]\" is a latch" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[28\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[28\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[29\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[29\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[26\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[26\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[19\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[18\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[24\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[24\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[25\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[25\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[27\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[27\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[17\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[16\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[31\] " "Warning: Node \"loadsize:loadsize\|saida\[31\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[30\] " "Warning: Node \"loadsize:loadsize\|saida\[30\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[22\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[22\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[15\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[14\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[0\] " "Warning: Node \"loadsize:loadsize\|saida\[0\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[1\] " "Warning: Node \"loadsize:loadsize\|saida\[1\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[2\] " "Warning: Node \"loadsize:loadsize\|saida\[2\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[3\] " "Warning: Node \"loadsize:loadsize\|saida\[3\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[4\] " "Warning: Node \"loadsize:loadsize\|saida\[4\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[5\] " "Warning: Node \"loadsize:loadsize\|saida\[5\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[6\] " "Warning: Node \"loadsize:loadsize\|saida\[6\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[7\] " "Warning: Node \"loadsize:loadsize\|saida\[7\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[28\] " "Warning: Node \"loadsize:loadsize\|saida\[28\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[29\] " "Warning: Node \"loadsize:loadsize\|saida\[29\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[26\] " "Warning: Node \"loadsize:loadsize\|saida\[26\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[23\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[23\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[20\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[20\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[12\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[13\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[24\] " "Warning: Node \"loadsize:loadsize\|saida\[24\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[25\] " "Warning: Node \"loadsize:loadsize\|saida\[25\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[27\] " "Warning: Node \"loadsize:loadsize\|saida\[27\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[21\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[21\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[18\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[18\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[10\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[11\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[16\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[16\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[17\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[17\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[19\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[19\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[8\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[8\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[9\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[9\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[10\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[10\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[11\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[11\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[12\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[12\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[13\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[13\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[14\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[14\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegData:MuxRegData\|MuxRegDataOut\[15\] " "Warning: Node \"MuxRegData:MuxRegData\|MuxRegDataOut\[15\]\" is a latch" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[22\] " "Warning: Node \"loadsize:loadsize\|saida\[22\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[9\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\] " "Warning: Node \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[8\]\" is a latch" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[23\] " "Warning: Node \"loadsize:loadsize\|saida\[23\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[20\] " "Warning: Node \"loadsize:loadsize\|saida\[20\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[21\] " "Warning: Node \"loadsize:loadsize\|saida\[21\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[18\] " "Warning: Node \"loadsize:loadsize\|saida\[18\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[16\] " "Warning: Node \"loadsize:loadsize\|saida\[16\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[17\] " "Warning: Node \"loadsize:loadsize\|saida\[17\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[19\] " "Warning: Node \"loadsize:loadsize\|saida\[19\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[8\] " "Warning: Node \"loadsize:loadsize\|saida\[8\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[9\] " "Warning: Node \"loadsize:loadsize\|saida\[9\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[10\] " "Warning: Node \"loadsize:loadsize\|saida\[10\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[11\] " "Warning: Node \"loadsize:loadsize\|saida\[11\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[12\] " "Warning: Node \"loadsize:loadsize\|saida\[12\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[13\] " "Warning: Node \"loadsize:loadsize\|saida\[13\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[14\] " "Warning: Node \"loadsize:loadsize\|saida\[14\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadsize:loadsize\|saida\[15\] " "Warning: Node \"loadsize:loadsize\|saida\[15\]\" is a latch" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[8\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[9\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[9\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[10\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[10\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[11\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[11\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[12\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[12\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[13\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[13\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[14\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[14\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[15\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[15\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[16\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[16\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[17\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[17\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[18\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[18\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[19\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[19\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[20\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[20\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[21\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[21\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[22\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[22\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[23\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[23\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[24\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[24\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[25\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[25\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[26\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[26\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[27\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[27\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[28\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[28\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[29\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[29\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[30\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[30\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[31\] " "Warning: Node \"MuxMemAdd:MuxMemAdd\|MuxMemAddOut\[31\]\" is a latch" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|saida\[7\]~0 " "Info: Detected gated clock \"loadsize:loadsize\|saida\[7\]~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 14 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|saida\[7\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "loadsize:loadsize\|Equal0~0 " "Info: Detected gated clock \"loadsize:loadsize\|Equal0~0\" as buffer" {  } { { "loadsize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/loadsize.v" 8 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "loadsize:loadsize\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:Controle\|LSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegDest:MuxRegDest\|Mux5~0 " "Info: Detected gated clock \"MuxRegDest:MuxRegDest\|Mux5~0\" as buffer" {  } { { "Muxes/MuxRegDest.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegDest.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegDest:MuxRegDest\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[0\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegDest\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegDest\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegDest\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[1\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[2\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|RegData\[3\] " "Info: Detected ripple clock \"Controle:Controle\|RegData\[3\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|RegData\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegData:MuxRegData\|Mux32~0 " "Info: Detected gated clock \"MuxRegData:MuxRegData\|Mux32~0\" as buffer" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegData:MuxRegData\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxALUSrcB:MuxALUSrcB\|Mux32~0 " "Info: Detected gated clock \"MuxALUSrcB:MuxALUSrcB\|Mux32~0\" as buffer" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxALUSrcB:MuxALUSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[1\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[0\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|ALUSrcB\[2\] " "Info: Detected ripple clock \"Controle:Controle\|ALUSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|ALUSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxMemAdd:MuxMemAdd\|Mux32~0 " "Info: Detected gated clock \"MuxMemAdd:MuxMemAdd\|Mux32~0\" as buffer" {  } { { "Muxes/MuxMemAdd.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxMemAdd.v" 9 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxMemAdd:MuxMemAdd\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|MemADD\[0\] " "Info: Detected ripple clock \"Controle:Controle\|MemADD\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|MemADD\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|MemADD\[1\] " "Info: Detected ripple clock \"Controle:Controle\|MemADD\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|MemADD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "storesize:storesize\|saida\[31\]~0 " "Info: Detected gated clock \"storesize:storesize\|saida\[31\]~0\" as buffer" {  } { { "storesize.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/storesize.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "storesize:storesize\|saida\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|SSControl\[1\] " "Info: Detected ripple clock \"Controle:Controle\|SSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|SSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:Controle\|SSControl\[0\] " "Info: Detected ripple clock \"Controle:Controle\|SSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/jpedroh/downloads/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:Controle\|SSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] register MuxRegData:MuxRegData\|MuxRegDataOut\[0\] 65.89 MHz 15.176 ns Internal " "Info: Clock \"clock\" has Internal fmax of 65.89 MHz between source register \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]\" and destination register \"MuxRegData:MuxRegData\|MuxRegDataOut\[0\]\" (period= 15.176 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.333 ns + Longest register register " "Info: + Longest register to register delay is 7.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] 1 REG LCCOMB_X13_Y15_N26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y15_N26; Fanout = 5; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 0.285 ns Ula32:Alu\|carry_temp\[0\]~0 2 COMB LCCOMB_X13_Y15_N0 3 " "Info: 2: + IC(0.232 ns) + CELL(0.053 ns) = 0.285 ns; Loc. = LCCOMB_X13_Y15_N0; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[0\]~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] Ula32:Alu|carry_temp[0]~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.228 ns) 0.774 ns Ula32:Alu\|carry_temp\[1\]~3 3 COMB LCCOMB_X13_Y15_N14 4 " "Info: 3: + IC(0.261 ns) + CELL(0.228 ns) = 0.774 ns; Loc. = LCCOMB_X13_Y15_N14; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[1\]~3'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { Ula32:Alu|carry_temp[0]~0 Ula32:Alu|carry_temp[1]~3 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 1.039 ns Ula32:Alu\|carry_temp\[3\]~59 4 COMB LCCOMB_X13_Y15_N16 4 " "Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 1.039 ns; Loc. = LCCOMB_X13_Y15_N16; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~59'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:Alu|carry_temp[1]~3 Ula32:Alu|carry_temp[3]~59 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.053 ns) 1.404 ns Ula32:Alu\|carry_temp\[5\]~55 5 COMB LCCOMB_X14_Y15_N20 4 " "Info: 5: + IC(0.312 ns) + CELL(0.053 ns) = 1.404 ns; Loc. = LCCOMB_X14_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~55'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.365 ns" { Ula32:Alu|carry_temp[3]~59 Ula32:Alu|carry_temp[5]~55 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 1.673 ns Ula32:Alu\|carry_temp\[7\]~51 6 COMB LCCOMB_X14_Y15_N0 5 " "Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 1.673 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~51'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[5]~55 Ula32:Alu|carry_temp[7]~51 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 1.944 ns Ula32:Alu\|carry_temp\[9\]~47 7 COMB LCCOMB_X14_Y15_N12 5 " "Info: 7: + IC(0.218 ns) + CELL(0.053 ns) = 1.944 ns; Loc. = LCCOMB_X14_Y15_N12; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~47'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:Alu|carry_temp[7]~51 Ula32:Alu|carry_temp[9]~47 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.053 ns) 2.373 ns Ula32:Alu\|carry_temp\[11\]~43 8 COMB LCCOMB_X14_Y15_N8 5 " "Info: 8: + IC(0.376 ns) + CELL(0.053 ns) = 2.373 ns; Loc. = LCCOMB_X14_Y15_N8; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~43'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { Ula32:Alu|carry_temp[9]~47 Ula32:Alu|carry_temp[11]~43 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 2.727 ns Ula32:Alu\|carry_temp\[13\]~39 9 COMB LCCOMB_X14_Y15_N4 5 " "Info: 9: + IC(0.301 ns) + CELL(0.053 ns) = 2.727 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~39'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:Alu|carry_temp[11]~43 Ula32:Alu|carry_temp[13]~39 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 2.990 ns Ula32:Alu\|carry_temp\[15\]~35 10 COMB LCCOMB_X14_Y15_N16 5 " "Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 2.990 ns; Loc. = LCCOMB_X14_Y15_N16; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~35'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:Alu|carry_temp[13]~39 Ula32:Alu|carry_temp[15]~35 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.597 ns) + CELL(0.053 ns) 3.640 ns Ula32:Alu\|carry_temp\[17\]~31 11 COMB LCCOMB_X13_Y17_N4 5 " "Info: 11: + IC(0.597 ns) + CELL(0.053 ns) = 3.640 ns; Loc. = LCCOMB_X13_Y17_N4; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~31'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { Ula32:Alu|carry_temp[15]~35 Ula32:Alu|carry_temp[17]~31 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.913 ns Ula32:Alu\|carry_temp\[19\]~27 12 COMB LCCOMB_X13_Y17_N16 5 " "Info: 12: + IC(0.220 ns) + CELL(0.053 ns) = 3.913 ns; Loc. = LCCOMB_X13_Y17_N16; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~27'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:Alu|carry_temp[17]~31 Ula32:Alu|carry_temp[19]~27 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 4.192 ns Ula32:Alu\|carry_temp\[21\]~23 13 COMB LCCOMB_X13_Y17_N12 5 " "Info: 13: + IC(0.226 ns) + CELL(0.053 ns) = 4.192 ns; Loc. = LCCOMB_X13_Y17_N12; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~23'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:Alu|carry_temp[19]~27 Ula32:Alu|carry_temp[21]~23 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.053 ns) 4.629 ns Ula32:Alu\|carry_temp\[23\]~19 14 COMB LCCOMB_X13_Y17_N24 5 " "Info: 14: + IC(0.384 ns) + CELL(0.053 ns) = 4.629 ns; Loc. = LCCOMB_X13_Y17_N24; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~19'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.437 ns" { Ula32:Alu|carry_temp[21]~23 Ula32:Alu|carry_temp[23]~19 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.053 ns) 4.996 ns Ula32:Alu\|carry_temp\[25\]~15 15 COMB LCCOMB_X13_Y17_N20 5 " "Info: 15: + IC(0.314 ns) + CELL(0.053 ns) = 4.996 ns; Loc. = LCCOMB_X13_Y17_N20; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~15'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.367 ns" { Ula32:Alu|carry_temp[23]~19 Ula32:Alu|carry_temp[25]~15 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 5.260 ns Ula32:Alu\|carry_temp\[27\]~11 16 COMB LCCOMB_X13_Y17_N0 5 " "Info: 16: + IC(0.211 ns) + CELL(0.053 ns) = 5.260 ns; Loc. = LCCOMB_X13_Y17_N0; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~11'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:Alu|carry_temp[25]~15 Ula32:Alu|carry_temp[27]~11 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.053 ns) 5.620 ns Ula32:Alu\|carry_temp\[29\]~6 17 COMB LCCOMB_X14_Y17_N18 8 " "Info: 17: + IC(0.307 ns) + CELL(0.053 ns) = 5.620 ns; Loc. = LCCOMB_X14_Y17_N18; Fanout = 8; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~6'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { Ula32:Alu|carry_temp[27]~11 Ula32:Alu|carry_temp[29]~6 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.053 ns) 6.071 ns Ula32:Alu\|carry_temp\[30\]~9 18 COMB LCCOMB_X14_Y17_N16 5 " "Info: 18: + IC(0.398 ns) + CELL(0.053 ns) = 6.071 ns; Loc. = LCCOMB_X14_Y17_N16; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[30\]~9'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.451 ns" { Ula32:Alu|carry_temp[29]~6 Ula32:Alu|carry_temp[30]~9 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.228 ns) 6.562 ns Ula32:Alu\|Menor 19 COMB LCCOMB_X14_Y17_N4 1 " "Info: 19: + IC(0.263 ns) + CELL(0.228 ns) = 6.562 ns; Loc. = LCCOMB_X14_Y17_N4; Fanout = 1; COMB Node = 'Ula32:Alu\|Menor'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { Ula32:Alu|carry_temp[30]~9 Ula32:Alu|Menor } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 6.813 ns MuxRegData:MuxRegData\|Mux0~0 20 COMB LCCOMB_X14_Y17_N26 1 " "Info: 20: + IC(0.198 ns) + CELL(0.053 ns) = 6.813 ns; Loc. = LCCOMB_X14_Y17_N26; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData\|Mux0~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { Ula32:Alu|Menor MuxRegData:MuxRegData|Mux0~0 } "NODE_NAME" } } { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 7.071 ns MuxRegData:MuxRegData\|Mux0~4 21 COMB LCCOMB_X14_Y17_N0 1 " "Info: 21: + IC(0.205 ns) + CELL(0.053 ns) = 7.071 ns; Loc. = LCCOMB_X14_Y17_N0; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData\|Mux0~4'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { MuxRegData:MuxRegData|Mux0~0 MuxRegData:MuxRegData|Mux0~4 } "NODE_NAME" } } { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 7.333 ns MuxRegData:MuxRegData\|MuxRegDataOut\[0\] 22 REG LCCOMB_X14_Y17_N22 33 " "Info: 22: + IC(0.209 ns) + CELL(0.053 ns) = 7.333 ns; Loc. = LCCOMB_X14_Y17_N22; Fanout = 33; REG Node = 'MuxRegData:MuxRegData\|MuxRegDataOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { MuxRegData:MuxRegData|Mux0~4 MuxRegData:MuxRegData|MuxRegDataOut[0] } "NODE_NAME" } } { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.463 ns ( 19.95 % ) " "Info: Total cell delay = 1.463 ns ( 19.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.870 ns ( 80.05 % ) " "Info: Total interconnect delay = 5.870 ns ( 80.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.333 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] Ula32:Alu|carry_temp[0]~0 Ula32:Alu|carry_temp[1]~3 Ula32:Alu|carry_temp[3]~59 Ula32:Alu|carry_temp[5]~55 Ula32:Alu|carry_temp[7]~51 Ula32:Alu|carry_temp[9]~47 Ula32:Alu|carry_temp[11]~43 Ula32:Alu|carry_temp[13]~39 Ula32:Alu|carry_temp[15]~35 Ula32:Alu|carry_temp[17]~31 Ula32:Alu|carry_temp[19]~27 Ula32:Alu|carry_temp[21]~23 Ula32:Alu|carry_temp[23]~19 Ula32:Alu|carry_temp[25]~15 Ula32:Alu|carry_temp[27]~11 Ula32:Alu|carry_temp[29]~6 Ula32:Alu|carry_temp[30]~9 Ula32:Alu|Menor MuxRegData:MuxRegData|Mux0~0 MuxRegData:MuxRegData|Mux0~4 MuxRegData:MuxRegData|MuxRegDataOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "7.333 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] {} Ula32:Alu|carry_temp[0]~0 {} Ula32:Alu|carry_temp[1]~3 {} Ula32:Alu|carry_temp[3]~59 {} Ula32:Alu|carry_temp[5]~55 {} Ula32:Alu|carry_temp[7]~51 {} Ula32:Alu|carry_temp[9]~47 {} Ula32:Alu|carry_temp[11]~43 {} Ula32:Alu|carry_temp[13]~39 {} Ula32:Alu|carry_temp[15]~35 {} Ula32:Alu|carry_temp[17]~31 {} Ula32:Alu|carry_temp[19]~27 {} Ula32:Alu|carry_temp[21]~23 {} Ula32:Alu|carry_temp[23]~19 {} Ula32:Alu|carry_temp[25]~15 {} Ula32:Alu|carry_temp[27]~11 {} Ula32:Alu|carry_temp[29]~6 {} Ula32:Alu|carry_temp[30]~9 {} Ula32:Alu|Menor {} MuxRegData:MuxRegData|Mux0~0 {} MuxRegData:MuxRegData|Mux0~4 {} MuxRegData:MuxRegData|MuxRegDataOut[0] {} } { 0.000ns 0.232ns 0.261ns 0.212ns 0.312ns 0.216ns 0.218ns 0.376ns 0.301ns 0.210ns 0.597ns 0.220ns 0.226ns 0.384ns 0.314ns 0.211ns 0.307ns 0.398ns 0.263ns 0.198ns 0.205ns 0.209ns } { 0.000ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.446 ns - Smallest " "Info: - Smallest clock skew is 0.446 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.720 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 6.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.712 ns) 3.077 ns Controle:Controle\|RegData\[1\] 2 REG LCFF_X17_Y16_N25 13 " "Info: 2: + IC(1.511 ns) + CELL(0.712 ns) = 3.077 ns; Loc. = LCFF_X17_Y16_N25; Fanout = 13; REG Node = 'Controle:Controle\|RegData\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { clock Controle:Controle|RegData[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.228 ns) 3.865 ns MuxRegData:MuxRegData\|Mux32~0 3 COMB LCCOMB_X18_Y16_N14 1 " "Info: 3: + IC(0.560 ns) + CELL(0.228 ns) = 3.865 ns; Loc. = LCCOMB_X18_Y16_N14; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { Controle:Controle|RegData[1] MuxRegData:MuxRegData|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(0.000 ns) 5.623 ns MuxRegData:MuxRegData\|Mux32~0clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.758 ns) + CELL(0.000 ns) = 5.623 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'MuxRegData:MuxRegData\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { MuxRegData:MuxRegData|Mux32~0 MuxRegData:MuxRegData|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.225 ns) 6.720 ns MuxRegData:MuxRegData\|MuxRegDataOut\[0\] 5 REG LCCOMB_X14_Y17_N22 33 " "Info: 5: + IC(0.872 ns) + CELL(0.225 ns) = 6.720 ns; Loc. = LCCOMB_X14_Y17_N22; Fanout = 33; REG Node = 'MuxRegData:MuxRegData\|MuxRegDataOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { MuxRegData:MuxRegData|Mux32~0clkctrl MuxRegData:MuxRegData|MuxRegDataOut[0] } "NODE_NAME" } } { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.019 ns ( 30.04 % ) " "Info: Total cell delay = 2.019 ns ( 30.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 69.96 % ) " "Info: Total interconnect delay = 4.701 ns ( 69.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { clock Controle:Controle|RegData[1] MuxRegData:MuxRegData|Mux32~0 MuxRegData:MuxRegData|Mux32~0clkctrl MuxRegData:MuxRegData|MuxRegDataOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { clock {} clock~combout {} Controle:Controle|RegData[1] {} MuxRegData:MuxRegData|Mux32~0 {} MuxRegData:MuxRegData|Mux32~0clkctrl {} MuxRegData:MuxRegData|MuxRegDataOut[0] {} } { 0.000ns 0.000ns 1.511ns 0.560ns 1.758ns 0.872ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.274 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.712 ns) 3.175 ns Controle:Controle\|ALUSrcB\[1\] 2 REG LCFF_X9_Y16_N5 44 " "Info: 2: + IC(1.609 ns) + CELL(0.712 ns) = 3.175 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 44; REG Node = 'Controle:Controle\|ALUSrcB\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { clock Controle:Controle|ALUSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.053 ns) 3.852 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0 3 COMB LCCOMB_X10_Y14_N26 1 " "Info: 3: + IC(0.624 ns) + CELL(0.053 ns) = 3.852 ns; Loc. = LCCOMB_X10_Y14_N26; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { Controle:Controle|ALUSrcB[1] MuxALUSrcB:MuxALUSrcB|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.000 ns) 5.335 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G0 32 " "Info: 4: + IC(1.483 ns) + CELL(0.000 ns) = 5.335 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.053 ns) 6.274 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] 5 REG LCCOMB_X13_Y15_N26 5 " "Info: 5: + IC(0.886 ns) + CELL(0.053 ns) = 6.274 ns; Loc. = LCCOMB_X13_Y15_N26; Fanout = 5; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 26.65 % ) " "Info: Total cell delay = 1.672 ns ( 26.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.602 ns ( 73.35 % ) " "Info: Total interconnect delay = 4.602 ns ( 73.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { clock Controle:Controle|ALUSrcB[1] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[1] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] {} } { 0.000ns 0.000ns 1.609ns 0.624ns 1.483ns 0.886ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { clock Controle:Controle|RegData[1] MuxRegData:MuxRegData|Mux32~0 MuxRegData:MuxRegData|Mux32~0clkctrl MuxRegData:MuxRegData|MuxRegDataOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { clock {} clock~combout {} Controle:Controle|RegData[1] {} MuxRegData:MuxRegData|Mux32~0 {} MuxRegData:MuxRegData|Mux32~0clkctrl {} MuxRegData:MuxRegData|MuxRegDataOut[0] {} } { 0.000ns 0.000ns 1.511ns 0.560ns 1.758ns 0.872ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.225ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { clock Controle:Controle|ALUSrcB[1] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[1] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] {} } { 0.000ns 0.000ns 1.609ns 0.624ns 1.483ns 0.886ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.701 ns + " "Info: + Micro setup delay of destination is 0.701 ns" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } } { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.333 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] Ula32:Alu|carry_temp[0]~0 Ula32:Alu|carry_temp[1]~3 Ula32:Alu|carry_temp[3]~59 Ula32:Alu|carry_temp[5]~55 Ula32:Alu|carry_temp[7]~51 Ula32:Alu|carry_temp[9]~47 Ula32:Alu|carry_temp[11]~43 Ula32:Alu|carry_temp[13]~39 Ula32:Alu|carry_temp[15]~35 Ula32:Alu|carry_temp[17]~31 Ula32:Alu|carry_temp[19]~27 Ula32:Alu|carry_temp[21]~23 Ula32:Alu|carry_temp[23]~19 Ula32:Alu|carry_temp[25]~15 Ula32:Alu|carry_temp[27]~11 Ula32:Alu|carry_temp[29]~6 Ula32:Alu|carry_temp[30]~9 Ula32:Alu|Menor MuxRegData:MuxRegData|Mux0~0 MuxRegData:MuxRegData|Mux0~4 MuxRegData:MuxRegData|MuxRegDataOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "7.333 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] {} Ula32:Alu|carry_temp[0]~0 {} Ula32:Alu|carry_temp[1]~3 {} Ula32:Alu|carry_temp[3]~59 {} Ula32:Alu|carry_temp[5]~55 {} Ula32:Alu|carry_temp[7]~51 {} Ula32:Alu|carry_temp[9]~47 {} Ula32:Alu|carry_temp[11]~43 {} Ula32:Alu|carry_temp[13]~39 {} Ula32:Alu|carry_temp[15]~35 {} Ula32:Alu|carry_temp[17]~31 {} Ula32:Alu|carry_temp[19]~27 {} Ula32:Alu|carry_temp[21]~23 {} Ula32:Alu|carry_temp[23]~19 {} Ula32:Alu|carry_temp[25]~15 {} Ula32:Alu|carry_temp[27]~11 {} Ula32:Alu|carry_temp[29]~6 {} Ula32:Alu|carry_temp[30]~9 {} Ula32:Alu|Menor {} MuxRegData:MuxRegData|Mux0~0 {} MuxRegData:MuxRegData|Mux0~4 {} MuxRegData:MuxRegData|MuxRegDataOut[0] {} } { 0.000ns 0.232ns 0.261ns 0.212ns 0.312ns 0.216ns 0.218ns 0.376ns 0.301ns 0.210ns 0.597ns 0.220ns 0.226ns 0.384ns 0.314ns 0.211ns 0.307ns 0.398ns 0.263ns 0.198ns 0.205ns 0.209ns } { 0.000ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { clock Controle:Controle|RegData[1] MuxRegData:MuxRegData|Mux32~0 MuxRegData:MuxRegData|Mux32~0clkctrl MuxRegData:MuxRegData|MuxRegDataOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { clock {} clock~combout {} Controle:Controle|RegData[1] {} MuxRegData:MuxRegData|Mux32~0 {} MuxRegData:MuxRegData|Mux32~0clkctrl {} MuxRegData:MuxRegData|MuxRegDataOut[0] {} } { 0.000ns 0.000ns 1.511ns 0.560ns 1.758ns 0.872ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.225ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { clock Controle:Controle|ALUSrcB[1] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[1] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] {} } { 0.000ns 0.000ns 1.609ns 0.624ns 1.483ns 0.886ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:XCHG\|Saida\[29\] MuxRegData:MuxRegData\|MuxRegDataOut\[29\] clock 3.723 ns " "Info: Found hold time violation between source  pin or register \"Registrador:XCHG\|Saida\[29\]\" and destination pin or register \"MuxRegData:MuxRegData\|MuxRegDataOut\[29\]\" for clock \"clock\" (Hold time is 3.723 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.581 ns + Largest " "Info: + Largest clock skew is 4.581 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.031 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.712 ns) 3.175 ns Controle:Controle\|RegData\[3\] 2 REG LCFF_X9_Y16_N1 9 " "Info: 2: + IC(1.609 ns) + CELL(0.712 ns) = 3.175 ns; Loc. = LCFF_X9_Y16_N1; Fanout = 9; REG Node = 'Controle:Controle\|RegData\[3\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { clock Controle:Controle|RegData[3] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.225 ns) 4.138 ns MuxRegData:MuxRegData\|Mux32~0 3 COMB LCCOMB_X18_Y16_N14 1 " "Info: 3: + IC(0.738 ns) + CELL(0.225 ns) = 4.138 ns; Loc. = LCCOMB_X18_Y16_N14; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { Controle:Controle|RegData[3] MuxRegData:MuxRegData|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(0.000 ns) 5.896 ns MuxRegData:MuxRegData\|Mux32~0clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.758 ns) + CELL(0.000 ns) = 5.896 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'MuxRegData:MuxRegData\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { MuxRegData:MuxRegData|Mux32~0 MuxRegData:MuxRegData|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.228 ns) 7.031 ns MuxRegData:MuxRegData\|MuxRegDataOut\[29\] 5 REG LCCOMB_X15_Y18_N10 33 " "Info: 5: + IC(0.907 ns) + CELL(0.228 ns) = 7.031 ns; Loc. = LCCOMB_X15_Y18_N10; Fanout = 33; REG Node = 'MuxRegData:MuxRegData\|MuxRegDataOut\[29\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { MuxRegData:MuxRegData|Mux32~0clkctrl MuxRegData:MuxRegData|MuxRegDataOut[29] } "NODE_NAME" } } { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.019 ns ( 28.72 % ) " "Info: Total cell delay = 2.019 ns ( 28.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.012 ns ( 71.28 % ) " "Info: Total interconnect delay = 5.012 ns ( 71.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.031 ns" { clock Controle:Controle|RegData[3] MuxRegData:MuxRegData|Mux32~0 MuxRegData:MuxRegData|Mux32~0clkctrl MuxRegData:MuxRegData|MuxRegDataOut[29] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "7.031 ns" { clock {} clock~combout {} Controle:Controle|RegData[3] {} MuxRegData:MuxRegData|Mux32~0 {} MuxRegData:MuxRegData|Mux32~0clkctrl {} MuxRegData:MuxRegData|MuxRegDataOut[29] {} } { 0.000ns 0.000ns 1.609ns 0.738ns 1.758ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.450 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1783 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1783; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.618 ns) 2.450 ns Registrador:XCHG\|Saida\[29\] 3 REG LCFF_X15_Y18_N9 1 " "Info: 3: + IC(0.635 ns) + CELL(0.618 ns) = 2.450 ns; Loc. = LCFF_X15_Y18_N9; Fanout = 1; REG Node = 'Registrador:XCHG\|Saida\[29\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { clock~clkctrl Registrador:XCHG|Saida[29] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.08 % ) " "Info: Total cell delay = 1.472 ns ( 60.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 39.92 % ) " "Info: Total interconnect delay = 0.978 ns ( 39.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clock clock~clkctrl Registrador:XCHG|Saida[29] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:XCHG|Saida[29] {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.031 ns" { clock Controle:Controle|RegData[3] MuxRegData:MuxRegData|Mux32~0 MuxRegData:MuxRegData|Mux32~0clkctrl MuxRegData:MuxRegData|MuxRegDataOut[29] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "7.031 ns" { clock {} clock~combout {} Controle:Controle|RegData[3] {} MuxRegData:MuxRegData|Mux32~0 {} MuxRegData:MuxRegData|Mux32~0clkctrl {} MuxRegData:MuxRegData|MuxRegDataOut[29] {} } { 0.000ns 0.000ns 1.609ns 0.738ns 1.758ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.228ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clock clock~clkctrl Registrador:XCHG|Saida[29] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:XCHG|Saida[29] {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.764 ns - Shortest register register " "Info: - Shortest register to register delay is 0.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:XCHG\|Saida\[29\] 1 REG LCFF_X15_Y18_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y18_N9; Fanout = 1; REG Node = 'Registrador:XCHG\|Saida\[29\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:XCHG|Saida[29] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns MuxRegData:MuxRegData\|Mux29~2 2 COMB LCCOMB_X15_Y18_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X15_Y18_N8; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData\|Mux29~2'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { Registrador:XCHG|Saida[29] MuxRegData:MuxRegData|Mux29~2 } "NODE_NAME" } } { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 0.764 ns MuxRegData:MuxRegData\|MuxRegDataOut\[29\] 3 REG LCCOMB_X15_Y18_N10 33 " "Info: 3: + IC(0.206 ns) + CELL(0.225 ns) = 0.764 ns; Loc. = LCCOMB_X15_Y18_N10; Fanout = 33; REG Node = 'MuxRegData:MuxRegData\|MuxRegDataOut\[29\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { MuxRegData:MuxRegData|Mux29~2 MuxRegData:MuxRegData|MuxRegDataOut[29] } "NODE_NAME" } } { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.558 ns ( 73.04 % ) " "Info: Total cell delay = 0.558 ns ( 73.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.206 ns ( 26.96 % ) " "Info: Total interconnect delay = 0.206 ns ( 26.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { Registrador:XCHG|Saida[29] MuxRegData:MuxRegData|Mux29~2 MuxRegData:MuxRegData|MuxRegDataOut[29] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.764 ns" { Registrador:XCHG|Saida[29] {} MuxRegData:MuxRegData|Mux29~2 {} MuxRegData:MuxRegData|MuxRegDataOut[29] {} } { 0.000ns 0.000ns 0.206ns } { 0.000ns 0.333ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } } { "Muxes/MuxRegData.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxRegData.v" 15 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.031 ns" { clock Controle:Controle|RegData[3] MuxRegData:MuxRegData|Mux32~0 MuxRegData:MuxRegData|Mux32~0clkctrl MuxRegData:MuxRegData|MuxRegDataOut[29] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "7.031 ns" { clock {} clock~combout {} Controle:Controle|RegData[3] {} MuxRegData:MuxRegData|Mux32~0 {} MuxRegData:MuxRegData|Mux32~0clkctrl {} MuxRegData:MuxRegData|MuxRegDataOut[29] {} } { 0.000ns 0.000ns 1.609ns 0.738ns 1.758ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.228ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { clock clock~clkctrl Registrador:XCHG|Saida[29] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.450 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:XCHG|Saida[29] {} } { 0.000ns 0.000ns 0.343ns 0.635ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { Registrador:XCHG|Saida[29] MuxRegData:MuxRegData|Mux29~2 MuxRegData:MuxRegData|MuxRegDataOut[29] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "0.764 ns" { Registrador:XCHG|Saida[29] {} MuxRegData:MuxRegData|Mux29~2 {} MuxRegData:MuxRegData|MuxRegDataOut[29] {} } { 0.000ns 0.000ns 0.206ns } { 0.000ns 0.333ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "multiplier:multiplier\|product\[29\] reset clock 7.797 ns register " "Info: tsu for register \"multiplier:multiplier\|product\[29\]\" (data pin = \"reset\", clock pin = \"clock\") is 7.797 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.183 ns + Longest pin register " "Info: + Longest pin to register delay is 10.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 223 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 223; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.661 ns) + CELL(0.225 ns) 6.760 ns multiplier:multiplier\|WideOr0~0 2 COMB LCCOMB_X14_Y6_N24 1 " "Info: 2: + IC(5.661 ns) + CELL(0.225 ns) = 6.760 ns; Loc. = LCCOMB_X14_Y6_N24; Fanout = 1; COMB Node = 'multiplier:multiplier\|WideOr0~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { reset multiplier:multiplier|WideOr0~0 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.225 ns) 7.189 ns multiplier:multiplier\|WideOr0 3 COMB LCCOMB_X14_Y6_N28 105 " "Info: 3: + IC(0.204 ns) + CELL(0.225 ns) = 7.189 ns; Loc. = LCCOMB_X14_Y6_N28; Fanout = 105; COMB Node = 'multiplier:multiplier\|WideOr0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { multiplier:multiplier|WideOr0~0 multiplier:multiplier|WideOr0 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.228 ns) 8.465 ns multiplier:multiplier\|product~62 4 COMB LCCOMB_X15_Y8_N10 31 " "Info: 4: + IC(1.048 ns) + CELL(0.228 ns) = 8.465 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 31; COMB Node = 'multiplier:multiplier\|product~62'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { multiplier:multiplier|WideOr0 multiplier:multiplier|product~62 } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.746 ns) 10.183 ns multiplier:multiplier\|product\[29\] 5 REG LCFF_X22_Y9_N5 2 " "Info: 5: + IC(0.972 ns) + CELL(0.746 ns) = 10.183 ns; Loc. = LCFF_X22_Y9_N5; Fanout = 2; REG Node = 'multiplier:multiplier\|product\[29\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { multiplier:multiplier|product~62 multiplier:multiplier|product[29] } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 22.57 % ) " "Info: Total cell delay = 2.298 ns ( 22.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.885 ns ( 77.43 % ) " "Info: Total interconnect delay = 7.885 ns ( 77.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.183 ns" { reset multiplier:multiplier|WideOr0~0 multiplier:multiplier|WideOr0 multiplier:multiplier|product~62 multiplier:multiplier|product[29] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.183 ns" { reset {} reset~combout {} multiplier:multiplier|WideOr0~0 {} multiplier:multiplier|WideOr0 {} multiplier:multiplier|product~62 {} multiplier:multiplier|product[29] {} } { 0.000ns 0.000ns 5.661ns 0.204ns 1.048ns 0.972ns } { 0.000ns 0.874ns 0.225ns 0.225ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1783 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1783; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns multiplier:multiplier\|product\[29\] 3 REG LCFF_X22_Y9_N5 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X22_Y9_N5; Fanout = 2; REG Node = 'multiplier:multiplier\|product\[29\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clock~clkctrl multiplier:multiplier|product[29] } "NODE_NAME" } } { "Multiplier/multiplier.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Multiplier/multiplier.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl multiplier:multiplier|product[29] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} multiplier:multiplier|product[29] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.183 ns" { reset multiplier:multiplier|WideOr0~0 multiplier:multiplier|WideOr0 multiplier:multiplier|product~62 multiplier:multiplier|product[29] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.183 ns" { reset {} reset~combout {} multiplier:multiplier|WideOr0~0 {} multiplier:multiplier|WideOr0 {} multiplier:multiplier|product~62 {} multiplier:multiplier|product[29] {} } { 0.000ns 0.000ns 5.661ns 0.204ns 1.048ns 0.972ns } { 0.000ns 0.874ns 0.225ns 0.225ns 0.228ns 0.746ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clock clock~clkctrl multiplier:multiplier|product[29] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clock {} clock~combout {} clock~clkctrl {} multiplier:multiplier|product[29] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[22\] MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] 16.468 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[22\]\" through register \"MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]\" is 16.468 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.274 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.712 ns) 3.175 ns Controle:Controle\|ALUSrcB\[1\] 2 REG LCFF_X9_Y16_N5 44 " "Info: 2: + IC(1.609 ns) + CELL(0.712 ns) = 3.175 ns; Loc. = LCFF_X9_Y16_N5; Fanout = 44; REG Node = 'Controle:Controle\|ALUSrcB\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { clock Controle:Controle|ALUSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(0.053 ns) 3.852 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0 3 COMB LCCOMB_X10_Y14_N26 1 " "Info: 3: + IC(0.624 ns) + CELL(0.053 ns) = 3.852 ns; Loc. = LCCOMB_X10_Y14_N26; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { Controle:Controle|ALUSrcB[1] MuxALUSrcB:MuxALUSrcB|Mux32~0 } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.000 ns) 5.335 ns MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G0 32 " "Info: 4: + IC(1.483 ns) + CELL(0.000 ns) = 5.335 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.053 ns) 6.274 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] 5 REG LCCOMB_X13_Y15_N26 5 " "Info: 5: + IC(0.886 ns) + CELL(0.053 ns) = 6.274 ns; Loc. = LCCOMB_X13_Y15_N26; Fanout = 5; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 26.65 % ) " "Info: Total cell delay = 1.672 ns ( 26.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.602 ns ( 73.35 % ) " "Info: Total interconnect delay = 4.602 ns ( 73.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { clock Controle:Controle|ALUSrcB[1] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[1] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] {} } { 0.000ns 0.000ns 1.609ns 0.624ns 1.483ns 0.886ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.194 ns + Longest register pin " "Info: + Longest register to pin delay is 10.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\] 1 REG LCCOMB_X13_Y15_N26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y15_N26; Fanout = 5; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[0\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 0.285 ns Ula32:Alu\|carry_temp\[0\]~0 2 COMB LCCOMB_X13_Y15_N0 3 " "Info: 2: + IC(0.232 ns) + CELL(0.053 ns) = 0.285 ns; Loc. = LCCOMB_X13_Y15_N0; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[0\]~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] Ula32:Alu|carry_temp[0]~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.228 ns) 0.774 ns Ula32:Alu\|carry_temp\[1\]~3 3 COMB LCCOMB_X13_Y15_N14 4 " "Info: 3: + IC(0.261 ns) + CELL(0.228 ns) = 0.774 ns; Loc. = LCCOMB_X13_Y15_N14; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[1\]~3'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { Ula32:Alu|carry_temp[0]~0 Ula32:Alu|carry_temp[1]~3 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 1.039 ns Ula32:Alu\|carry_temp\[3\]~59 4 COMB LCCOMB_X13_Y15_N16 4 " "Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 1.039 ns; Loc. = LCCOMB_X13_Y15_N16; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~59'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:Alu|carry_temp[1]~3 Ula32:Alu|carry_temp[3]~59 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.053 ns) 1.404 ns Ula32:Alu\|carry_temp\[5\]~55 5 COMB LCCOMB_X14_Y15_N20 4 " "Info: 5: + IC(0.312 ns) + CELL(0.053 ns) = 1.404 ns; Loc. = LCCOMB_X14_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~55'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.365 ns" { Ula32:Alu|carry_temp[3]~59 Ula32:Alu|carry_temp[5]~55 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 1.673 ns Ula32:Alu\|carry_temp\[7\]~51 6 COMB LCCOMB_X14_Y15_N0 5 " "Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 1.673 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~51'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[5]~55 Ula32:Alu|carry_temp[7]~51 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 1.944 ns Ula32:Alu\|carry_temp\[9\]~47 7 COMB LCCOMB_X14_Y15_N12 5 " "Info: 7: + IC(0.218 ns) + CELL(0.053 ns) = 1.944 ns; Loc. = LCCOMB_X14_Y15_N12; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~47'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:Alu|carry_temp[7]~51 Ula32:Alu|carry_temp[9]~47 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.053 ns) 2.373 ns Ula32:Alu\|carry_temp\[11\]~43 8 COMB LCCOMB_X14_Y15_N8 5 " "Info: 8: + IC(0.376 ns) + CELL(0.053 ns) = 2.373 ns; Loc. = LCCOMB_X14_Y15_N8; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~43'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { Ula32:Alu|carry_temp[9]~47 Ula32:Alu|carry_temp[11]~43 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 2.727 ns Ula32:Alu\|carry_temp\[13\]~39 9 COMB LCCOMB_X14_Y15_N4 5 " "Info: 9: + IC(0.301 ns) + CELL(0.053 ns) = 2.727 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~39'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { Ula32:Alu|carry_temp[11]~43 Ula32:Alu|carry_temp[13]~39 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 2.990 ns Ula32:Alu\|carry_temp\[15\]~35 10 COMB LCCOMB_X14_Y15_N16 5 " "Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 2.990 ns; Loc. = LCCOMB_X14_Y15_N16; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~35'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:Alu|carry_temp[13]~39 Ula32:Alu|carry_temp[15]~35 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.597 ns) + CELL(0.053 ns) 3.640 ns Ula32:Alu\|carry_temp\[17\]~31 11 COMB LCCOMB_X13_Y17_N4 5 " "Info: 11: + IC(0.597 ns) + CELL(0.053 ns) = 3.640 ns; Loc. = LCCOMB_X13_Y17_N4; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~31'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { Ula32:Alu|carry_temp[15]~35 Ula32:Alu|carry_temp[17]~31 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.913 ns Ula32:Alu\|carry_temp\[19\]~27 12 COMB LCCOMB_X13_Y17_N16 5 " "Info: 12: + IC(0.220 ns) + CELL(0.053 ns) = 3.913 ns; Loc. = LCCOMB_X13_Y17_N16; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~27'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:Alu|carry_temp[17]~31 Ula32:Alu|carry_temp[19]~27 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 4.192 ns Ula32:Alu\|carry_temp\[21\]~23 13 COMB LCCOMB_X13_Y17_N12 5 " "Info: 13: + IC(0.226 ns) + CELL(0.053 ns) = 4.192 ns; Loc. = LCCOMB_X13_Y17_N12; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~23'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:Alu|carry_temp[19]~27 Ula32:Alu|carry_temp[21]~23 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.228 ns) 5.813 ns Ula32:Alu\|Mux9~1 14 COMB LCCOMB_X17_Y10_N0 3 " "Info: 14: + IC(1.393 ns) + CELL(0.228 ns) = 5.813 ns; Loc. = LCCOMB_X17_Y10_N0; Fanout = 3; COMB Node = 'Ula32:Alu\|Mux9~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { Ula32:Alu|carry_temp[21]~23 Ula32:Alu|Mux9~1 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.237 ns) + CELL(2.144 ns) 10.194 ns AluResult\[22\] 15 PIN PIN_M24 0 " "Info: 15: + IC(2.237 ns) + CELL(2.144 ns) = 10.194 ns; Loc. = PIN_M24; Fanout = 0; PIN Node = 'AluResult\[22\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.381 ns" { Ula32:Alu|Mux9~1 AluResult[22] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.183 ns ( 31.22 % ) " "Info: Total cell delay = 3.183 ns ( 31.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.011 ns ( 68.78 % ) " "Info: Total interconnect delay = 7.011 ns ( 68.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.194 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] Ula32:Alu|carry_temp[0]~0 Ula32:Alu|carry_temp[1]~3 Ula32:Alu|carry_temp[3]~59 Ula32:Alu|carry_temp[5]~55 Ula32:Alu|carry_temp[7]~51 Ula32:Alu|carry_temp[9]~47 Ula32:Alu|carry_temp[11]~43 Ula32:Alu|carry_temp[13]~39 Ula32:Alu|carry_temp[15]~35 Ula32:Alu|carry_temp[17]~31 Ula32:Alu|carry_temp[19]~27 Ula32:Alu|carry_temp[21]~23 Ula32:Alu|Mux9~1 AluResult[22] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.194 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] {} Ula32:Alu|carry_temp[0]~0 {} Ula32:Alu|carry_temp[1]~3 {} Ula32:Alu|carry_temp[3]~59 {} Ula32:Alu|carry_temp[5]~55 {} Ula32:Alu|carry_temp[7]~51 {} Ula32:Alu|carry_temp[9]~47 {} Ula32:Alu|carry_temp[11]~43 {} Ula32:Alu|carry_temp[13]~39 {} Ula32:Alu|carry_temp[15]~35 {} Ula32:Alu|carry_temp[17]~31 {} Ula32:Alu|carry_temp[19]~27 {} Ula32:Alu|carry_temp[21]~23 {} Ula32:Alu|Mux9~1 {} AluResult[22] {} } { 0.000ns 0.232ns 0.261ns 0.212ns 0.312ns 0.216ns 0.218ns 0.376ns 0.301ns 0.210ns 0.597ns 0.220ns 0.226ns 1.393ns 2.237ns } { 0.000ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { clock Controle:Controle|ALUSrcB[1] MuxALUSrcB:MuxALUSrcB|Mux32~0 MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { clock {} clock~combout {} Controle:Controle|ALUSrcB[1] {} MuxALUSrcB:MuxALUSrcB|Mux32~0 {} MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl {} MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] {} } { 0.000ns 0.000ns 1.609ns 0.624ns 1.483ns 0.886ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.194 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] Ula32:Alu|carry_temp[0]~0 Ula32:Alu|carry_temp[1]~3 Ula32:Alu|carry_temp[3]~59 Ula32:Alu|carry_temp[5]~55 Ula32:Alu|carry_temp[7]~51 Ula32:Alu|carry_temp[9]~47 Ula32:Alu|carry_temp[11]~43 Ula32:Alu|carry_temp[13]~39 Ula32:Alu|carry_temp[15]~35 Ula32:Alu|carry_temp[17]~31 Ula32:Alu|carry_temp[19]~27 Ula32:Alu|carry_temp[21]~23 Ula32:Alu|Mux9~1 AluResult[22] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "10.194 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] {} Ula32:Alu|carry_temp[0]~0 {} Ula32:Alu|carry_temp[1]~3 {} Ula32:Alu|carry_temp[3]~59 {} Ula32:Alu|carry_temp[5]~55 {} Ula32:Alu|carry_temp[7]~51 {} Ula32:Alu|carry_temp[9]~47 {} Ula32:Alu|carry_temp[11]~43 {} Ula32:Alu|carry_temp[13]~39 {} Ula32:Alu|carry_temp[15]~35 {} Ula32:Alu|carry_temp[17]~31 {} Ula32:Alu|carry_temp[19]~27 {} Ula32:Alu|carry_temp[21]~23 {} Ula32:Alu|Mux9~1 {} AluResult[22] {} } { 0.000ns 0.232ns 0.261ns 0.212ns 0.312ns 0.216ns 0.218ns 0.376ns 0.301ns 0.210ns 0.597ns 0.220ns 0.226ns 1.393ns 2.237ns } { 0.000ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:Controle\|RegData\[1\] reset clock -2.277 ns register " "Info: th for register \"Controle:Controle\|RegData\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.983 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'clock'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.618 ns) 2.983 ns Controle:Controle\|RegData\[1\] 2 REG LCFF_X17_Y16_N25 13 " "Info: 2: + IC(1.511 ns) + CELL(0.618 ns) = 2.983 ns; Loc. = LCFF_X17_Y16_N25; Fanout = 13; REG Node = 'Controle:Controle\|RegData\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { clock Controle:Controle|RegData[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 49.35 % ) " "Info: Total cell delay = 1.472 ns ( 49.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.511 ns ( 50.65 % ) " "Info: Total interconnect delay = 1.511 ns ( 50.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { clock Controle:Controle|RegData[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.983 ns" { clock {} clock~combout {} Controle:Controle|RegData[1] {} } { 0.000ns 0.000ns 1.511ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.409 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N25 223 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 223; PIN Node = 'reset'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.032 ns) + CELL(0.503 ns) 5.409 ns Controle:Controle\|RegData\[1\] 2 REG LCFF_X17_Y16_N25 13 " "Info: 2: + IC(4.032 ns) + CELL(0.503 ns) = 5.409 ns; Loc. = LCFF_X17_Y16_N25; Fanout = 13; REG Node = 'Controle:Controle\|RegData\[1\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.535 ns" { reset Controle:Controle|RegData[1] } "NODE_NAME" } } { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.377 ns ( 25.46 % ) " "Info: Total cell delay = 1.377 ns ( 25.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.032 ns ( 74.54 % ) " "Info: Total interconnect delay = 4.032 ns ( 74.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.409 ns" { reset Controle:Controle|RegData[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.409 ns" { reset {} reset~combout {} Controle:Controle|RegData[1] {} } { 0.000ns 0.000ns 4.032ns } { 0.000ns 0.874ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { clock Controle:Controle|RegData[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "2.983 ns" { clock {} clock~combout {} Controle:Controle|RegData[1] {} } { 0.000ns 0.000ns 1.511ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.409 ns" { reset Controle:Controle|RegData[1] } "NODE_NAME" } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/jpedroh/downloads/quartus/quartus/bin/Technology_Viewer.qrui" "5.409 ns" { reset {} reset~combout {} Controle:Controle|RegData[1] {} } { 0.000ns 0.000ns 4.032ns } { 0.000ns 0.874ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 169 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 25 18:10:05 2021 " "Info: Processing ended: Thu Mar 25 18:10:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
