<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<part_info part_name="xcvu9p-flga2104-2L-e">
  <pins>
    <pin index="0"   name ="GPIO_DIP_SW1" iostandard="LVCMOS12" loc="B17"/>
    <pin index="1"   name ="GPIO_DIP_SW2" iostandard="LVCMOS12" loc="G16"/>
    <pin index="2"   name ="GPIO_DIP_SW3" iostandard="LVCMOS12" loc="J16"/>
    <pin index="3"   name ="GPIO_DIP_SW4" iostandard="LVCMOS12" loc="D21"/>

	<pin index="4"	name ="SGMII_RX_N" iostandard="DIFF_HSTL_I_DCI_18" loc="AV24" odt="RTT_48" iobank.internal_vref="0.9" />
	<pin index="5"	name ="SGMII_RX_P" iostandard="DIFF_HSTL_I_DCI_18" loc="AU24" odt="RTT_48" iobank.internal_vref="0.9"/> 
    <pin index="6"	name ="SGMII_TX_N" iostandard="DIFF_HSTL_I_DCI_18" loc="AV21" output_impedance="RDRV_48_48" iobank.internal_vref="0.9" /> 
	<pin index="7"	name ="SGMII_TX_P" iostandard="DIFF_HSTL_I_DCI_18" loc="AU21" output_impedance="RDRV_48_48" iobank.internal_vref="0.9" /> 

    <pin index="8"   name ="IIC_MUX_RESET_B" iostandard="LVCMOS18" loc="AL25"/>
    <pin index="9"   name ="IIC_SCL_MAIN" iostandard="LVCMOS18" loc="AM24" drive="8" slew="SLOW"/>
    <pin index="10"  name ="IIC_SDA_MAIN" iostandard="LVCMOS18" loc="AL24" drive="8" slew="SLOW"/>

    <pin index="11"  name ="GPIO_LED_0_LS" iostandard="LVCMOS12" loc="AT32" drive="8"/>
    <pin index="12"  name ="GPIO_LED_1_LS" iostandard="LVCMOS12" loc="AV34" drive="8"/>
    <pin index="13"  name ="GPIO_LED_2_LS" iostandard="LVCMOS12" loc="AY30" drive="8"/>
    <pin index="14"  name ="GPIO_LED_3_LS" iostandard="LVCMOS12" loc="BB32" drive="8"/>
    <pin index="15"  name ="GPIO_LED_4_LS" iostandard="LVCMOS12" loc="BF32" drive="8"/>
    <pin index="16"  name ="GPIO_LED_5_LS" iostandard="LVCMOS12" loc="AU37" drive="8"/>
    <pin index="17"  name ="GPIO_LED_6_LS" iostandard="LVCMOS12" loc="AV36" drive="8"/>
    <pin index="18"  name ="GPIO_LED_7_LS" iostandard="LVCMOS12" loc="BA37" drive="8"/>

    <pin index="19"  name ="GPIO_SW_C" iostandard="LVCMOS18" loc="BD23"/>
    <pin index="20"  name ="GPIO_SW_W" iostandard="LVCMOS18" loc="BF22"/>
    <pin index="21"  name ="GPIO_SW_S" iostandard="LVCMOS18" loc="BE22"/>
    <pin index="22"  name ="GPIO_SW_E" iostandard="LVCMOS18" loc="BE23"/>
    <pin index="23"  name ="GPIO_SW_N" iostandard="LVCMOS18" loc="BB24"/>

    <pin index="24"  name ="USB_UART_CTS" iostandard="LVCMOS18" loc="BB22"/>
    <!-- NOTE for pin index 94 & 95 iostandard is defined in component rs232_uart 
    iostandard is optional attribute for fpga pins & it will be always overwritten by component(non fpga) level pin attributes -->
	
    <pin index="25" name ="USB_UART_TX" loc="BB21"/>
    <pin index="26" name ="USB_UART_RX" loc="AW25"/>
    <pin index="27" name ="USB_UART_RTS" iostandard="LVCMOS18" loc="AY25"/>
    <pin index="28" name ="CPU_RESET" iostandard="LVCMOS12" loc="L19"/>
    <pin index="29" name ="sysclk1_300_p" iostandard="DIFF_SSTL12" loc="G31" />
    <pin index="30" name ="sysclk1_300_n" iostandard="DIFF_SSTL12" loc="F31" />
    <pin index="31" name ="SGMIICLK_P" iostandard="LVDS" loc="AT22"/>
    <pin index="32" name ="SGMIICLK_N" iostandard="LVDS" loc="AU22" diff_term="TRUE"/>
    <pin index="33" name ="mdc" iostandard="LVCMOS18" loc="AV23"/>
    <pin index="34" name ="mdio_i" iostandard="LVCMOS18" loc="AR23"/>
    <pin index="35" name ="phy_rst_out" iostandard="LVCMOS18" loc="BA21"/> 
    <pin index="36" name ="user_si570_clock_p" iostandard="DIFF_SSTL12" loc="H32"/>
    <pin index="37" name ="user_si570_clock_n" iostandard="DIFF_SSTL12" loc="G32"/>
    <pin index="38"  name ="default_250mhz_clk1_p" iostandard="DIFF_SSTL12" loc="E12" />
    <pin index="39"  name ="default_250mhz_clk1_n" iostandard="DIFF_SSTL12" loc="D12" />
    <pin index="40"  name ="default_250mhz_clk2_p" iostandard="DIFF_SSTL12" loc="AW26" />
    <pin index="41"  name ="default_250mhz_clk2_n" iostandard="DIFF_SSTL12" loc="AW27" />
	
    <pin index="42"  name ="c1_ddr4_act_n"     iostandard="SSTL12_DCI"      loc="E13" />
    <pin index="43"  name ="c1_ddr4_adr0"      iostandard="SSTL12_DCI"      loc="D14" />
    <pin index="44"  name ="c1_ddr4_adr1"      iostandard="SSTL12_DCI"      loc="B15" />
    <pin index="45"  name ="c1_ddr4_adr2"      iostandard="SSTL12_DCI"      loc="B16" />
    <pin index="46"  name ="c1_ddr4_adr3"      iostandard="SSTL12_DCI"      loc="C14" />
    <pin index="47"  name ="c1_ddr4_adr4"      iostandard="SSTL12_DCI"      loc="C15" />
    <pin index="48"  name ="c1_ddr4_adr5"      iostandard="SSTL12_DCI"      loc="A13" />
    <pin index="49"  name ="c1_ddr4_adr6"      iostandard="SSTL12_DCI"      loc="A14" />
    <pin index="50"  name ="c1_ddr4_adr7"      iostandard="SSTL12_DCI"      loc="A15" />
    <pin index="51"  name ="c1_ddr4_adr8"      iostandard="SSTL12_DCI"      loc="A16" />
    <pin index="52"  name ="c1_ddr4_adr9"      iostandard="SSTL12_DCI"      loc="B12" />
    <pin index="53"  name ="c1_ddr4_adr10"     iostandard="SSTL12_DCI"      loc="C12" />
    <pin index="54"  name ="c1_ddr4_adr11"     iostandard="SSTL12_DCI"      loc="B13" />
    <pin index="55"  name ="c1_ddr4_adr12"     iostandard="SSTL12_DCI"      loc="C13" />
    <pin index="56"  name ="c1_ddr4_adr13"     iostandard="SSTL12_DCI"      loc="D15" />
    <pin index="57"  name ="c1_ddr4_adr14"     iostandard="SSTL12_DCI"      loc="H14" />
    <pin index="58"  name ="c1_ddr4_adr15"     iostandard="SSTL12_DCI"      loc="H15" />
    <pin index="59"  name ="c1_ddr4_adr16"     iostandard="SSTL12_DCI"      loc="F15" />
    <pin index="60"  name ="c1_ddr4_ba0"       iostandard="SSTL12_DCI"      loc="G15" />
    <pin index="61"  name ="c1_ddr4_ba1"       iostandard="SSTL12_DCI"      loc="G13" />
    <pin index="62"  name ="c1_ddr4_bg"        iostandard="SSTL12_DCI"      loc="H13" />
    <pin index="63"  name ="c1_ddr4_ck_c"      iostandard="DIFF_SSTL12_DCI" loc="E14" />
    <pin index="64"  name ="c1_ddr4_ck_t"      iostandard="DIFF_SSTL12_DCI" loc="F14" />
    <pin index="65"  name ="c1_ddr4_cke"       iostandard="SSTL12_DCI"      loc="A10" />
    <pin index="66"  name ="c1_ddr4_cs_n"      iostandard="SSTL12_DCI"      loc="F13" />

    <pin index="67"  name ="c1_ddr4_dq0"       iostandard="POD12_DCI"       loc="F11" />
    <pin index="68"  name ="c1_ddr4_dq1"       iostandard="POD12_DCI"       loc="E11" />
    <pin index="69"  name ="c1_ddr4_dq2"       iostandard="POD12_DCI"       loc="F10" />
    <pin index="70"  name ="c1_ddr4_dq3"       iostandard="POD12_DCI"       loc="F9"  />
    <pin index="71"  name ="c1_ddr4_dq4"       iostandard="POD12_DCI"       loc="H12" />
    <pin index="72"  name ="c1_ddr4_dq5"       iostandard="POD12_DCI"       loc="G12" />
    <pin index="73"  name ="c1_ddr4_dq6"       iostandard="POD12_DCI"       loc="E9"  />
    <pin index="74"  name ="c1_ddr4_dq7"       iostandard="POD12_DCI"       loc="D9"  />
    <pin index="75"  name ="c1_ddr4_dq8"       iostandard="POD12_DCI"       loc="R19" />
    <pin index="76"  name ="c1_ddr4_dq9"       iostandard="POD12_DCI"       loc="P19" />
    <pin index="77"  name ="c1_ddr4_dq10"      iostandard="POD12_DCI"       loc="M18" />
    <pin index="78"  name ="c1_ddr4_dq11"      iostandard="POD12_DCI"       loc="M17" />
    <pin index="79"  name ="c1_ddr4_dq12"      iostandard="POD12_DCI"       loc="N19" />
    <pin index="80"  name ="c1_ddr4_dq13"      iostandard="POD12_DCI"       loc="N18" />
    <pin index="81"  name ="c1_ddr4_dq14"      iostandard="POD12_DCI"       loc="N17" />
    <pin index="82"  name ="c1_ddr4_dq15"      iostandard="POD12_DCI"       loc="M16" />
    <pin index="83"  name ="c1_ddr4_dq16"      iostandard="POD12_DCI"       loc="L16" />
    <pin index="84"  name ="c1_ddr4_dq17"      iostandard="POD12_DCI"       loc="K16" />
    <pin index="85"  name ="c1_ddr4_dq18"      iostandard="POD12_DCI"       loc="L18" />
    <pin index="86"  name ="c1_ddr4_dq19"      iostandard="POD12_DCI"       loc="K18" />
    <pin index="87"  name ="c1_ddr4_dq20"      iostandard="POD12_DCI"       loc="J17" />
    <pin index="88"  name ="c1_ddr4_dq21"      iostandard="POD12_DCI"       loc="H17" />
    <pin index="89"  name ="c1_ddr4_dq22"      iostandard="POD12_DCI"       loc="H19" />
    <pin index="90"  name ="c1_ddr4_dq23"      iostandard="POD12_DCI"       loc="H18" />
    <pin index="91"  name ="c1_ddr4_dq24"      iostandard="POD12_DCI"       loc="F19" />
    <pin index="92"  name ="c1_ddr4_dq25"      iostandard="POD12_DCI"       loc="F18" />
    <pin index="93"  name ="c1_ddr4_dq26"      iostandard="POD12_DCI"       loc="E19" />
    <pin index="94"  name ="c1_ddr4_dq27"      iostandard="POD12_DCI"       loc="E18" />
    <pin index="95"  name ="c1_ddr4_dq28"      iostandard="POD12_DCI"       loc="G20" />
    <pin index="96"  name ="c1_ddr4_dq29"      iostandard="POD12_DCI"       loc="F20" />
    <pin index="97"  name ="c1_ddr4_dq30"      iostandard="POD12_DCI"       loc="E17" />
    <pin index="98"  name ="c1_ddr4_dq31"      iostandard="POD12_DCI"       loc="D16" />
    <pin index="99"  name ="c1_ddr4_dq32"      iostandard="POD12_DCI"       loc="D17" />
    <pin index="100" name ="c1_ddr4_dq33"      iostandard="POD12_DCI"       loc="C17" />
    <pin index="101" name ="c1_ddr4_dq34"      iostandard="POD12_DCI"       loc="C19" />
    <pin index="102" name ="c1_ddr4_dq35"      iostandard="POD12_DCI"       loc="C18" />
    <pin index="103" name ="c1_ddr4_dq36"      iostandard="POD12_DCI"       loc="D20" />
    <pin index="104" name ="c1_ddr4_dq37"      iostandard="POD12_DCI"       loc="D19" />
    <pin index="105" name ="c1_ddr4_dq38"      iostandard="POD12_DCI"       loc="C20" />
    <pin index="106" name ="c1_ddr4_dq39"      iostandard="POD12_DCI"       loc="B20" />
    <pin index="107" name ="c1_ddr4_dq40"      iostandard="POD12_DCI"       loc="N23" />
    <pin index="108" name ="c1_ddr4_dq41"      iostandard="POD12_DCI"       loc="M23" />
    <pin index="109" name ="c1_ddr4_dq42"      iostandard="POD12_DCI"       loc="R21" />
    <pin index="110" name ="c1_ddr4_dq43"      iostandard="POD12_DCI"       loc="P21" />
    <pin index="111" name ="c1_ddr4_dq44"      iostandard="POD12_DCI"       loc="R22" />
    <pin index="112" name ="c1_ddr4_dq45"      iostandard="POD12_DCI"       loc="P22" />
    <pin index="113" name ="c1_ddr4_dq46"      iostandard="POD12_DCI"       loc="T23" />
    <pin index="114" name ="c1_ddr4_dq47"      iostandard="POD12_DCI"       loc="R23" />
    <pin index="115" name ="c1_ddr4_dq48"      iostandard="POD12_DCI"       loc="K24" />
    <pin index="116" name ="c1_ddr4_dq49"      iostandard="POD12_DCI"       loc="J24" />
    <pin index="117" name ="c1_ddr4_dq50"      iostandard="POD12_DCI"       loc="M21" />
    <pin index="118" name ="c1_ddr4_dq51"      iostandard="POD12_DCI"       loc="L21" />
    <pin index="119" name ="c1_ddr4_dq52"      iostandard="POD12_DCI"       loc="K21" />
    <pin index="120" name ="c1_ddr4_dq53"      iostandard="POD12_DCI"       loc="J21" />
    <pin index="121" name ="c1_ddr4_dq54"      iostandard="POD12_DCI"       loc="K22" />
    <pin index="122" name ="c1_ddr4_dq55"      iostandard="POD12_DCI"       loc="J22" />
    <pin index="123" name ="c1_ddr4_dq56"      iostandard="POD12_DCI"       loc="H23" />
    <pin index="124" name ="c1_ddr4_dq57"      iostandard="POD12_DCI"       loc="H22" />
    <pin index="125" name ="c1_ddr4_dq58"      iostandard="POD12_DCI"       loc="E23" />
    <pin index="126" name ="c1_ddr4_dq59"      iostandard="POD12_DCI"       loc="E22" />
    <pin index="127" name ="c1_ddr4_dq60"      iostandard="POD12_DCI"       loc="F21" />
    <pin index="128" name ="c1_ddr4_dq61"      iostandard="POD12_DCI"       loc="E21" />
    <pin index="129" name ="c1_ddr4_dq62"      iostandard="POD12_DCI"       loc="F24" />
    <pin index="130" name ="c1_ddr4_dq63"      iostandard="POD12_DCI"       loc="F23" />
    <pin index="131" name ="c1_ddr4_dqs_c0"    iostandard="DIFF_POD12_DCI"  loc="D10" />
    <pin index="132" name ="c1_ddr4_dqs_c1"    iostandard="DIFF_POD12_DCI"  loc="P16" />
    <pin index="133" name ="c1_ddr4_dqs_c2"    iostandard="DIFF_POD12_DCI"  loc="J19" />
    <pin index="134" name ="c1_ddr4_dqs_c3"    iostandard="DIFF_POD12_DCI"  loc="E16" />
    <pin index="135" name ="c1_ddr4_dqs_c4"    iostandard="DIFF_POD12_DCI"  loc="A18" />
    <pin index="136" name ="c1_ddr4_dqs_c5"    iostandard="DIFF_POD12_DCI"  loc="M22" />
    <pin index="137" name ="c1_ddr4_dqs_c6"    iostandard="DIFF_POD12_DCI"  loc="L20" />
    <pin index="138" name ="c1_ddr4_dqs_c7"    iostandard="DIFF_POD12_DCI"  loc="G23" />
    <pin index="139" name ="c1_ddr4_dqs_t0"    iostandard="DIFF_POD12_DCI"  loc="D11" />
    <pin index="140" name ="c1_ddr4_dqs_t1"    iostandard="DIFF_POD12_DCI"  loc="P17" />
    <pin index="141" name ="c1_ddr4_dqs_t2"    iostandard="DIFF_POD12_DCI"  loc="K19" />
    <pin index="142" name ="c1_ddr4_dqs_t3"    iostandard="DIFF_POD12_DCI"  loc="F16" />
    <pin index="143" name ="c1_ddr4_dqs_t4"    iostandard="DIFF_POD12_DCI"  loc="A19" />
    <pin index="144" name ="c1_ddr4_dqs_t5"    iostandard="DIFF_POD12_DCI"  loc="N22" />
    <pin index="145" name ="c1_ddr4_dqs_t6"    iostandard="DIFF_POD12_DCI"  loc="M20" />
    <pin index="146" name ="c1_ddr4_dqs_t7"    iostandard="DIFF_POD12_DCI"  loc="H24" />
    <pin index="147" name ="c1_ddr4_dm_dbi_n0" iostandard="POD12_DCI"       loc="G11" />
    <pin index="148" name ="c1_ddr4_dm_dbi_n1" iostandard="POD12_DCI"       loc="R18" />
    <pin index="149" name ="c1_ddr4_dm_dbi_n2" iostandard="POD12_DCI"       loc="K17" />
    <pin index="150" name ="c1_ddr4_dm_dbi_n3" iostandard="POD12_DCI"       loc="G18" />
    <pin index="151" name ="c1_ddr4_dm_dbi_n4" iostandard="POD12_DCI"       loc="B18" />
    <pin index="152" name ="c1_ddr4_dm_dbi_n5" iostandard="POD12_DCI"       loc="P20" />
    <pin index="153" name ="c1_ddr4_dm_dbi_n6" iostandard="POD12_DCI"       loc="L23" />
    <pin index="154" name ="c1_ddr4_dm_dbi_n7" iostandard="POD12_DCI"       loc="G22" />
    <pin index="155" name ="c1_ddr4_odt"       iostandard="SSTL12_DCI"      loc="C8"  />
    <pin index="156" name ="c1_ddr4_reset_n"   iostandard="LVCMOS12"        loc="N20" drive="8"/>
	
    <pin index="157" name ="pcie_mgt_clkn" loc="AL8"/>
    <pin index="158" name ="pcie_mgt_clkp" loc="AL9"/>
	
    <pin index="191" name ="pcie_perstn_rst" iostandard="LVCMOS18" loc="AM17"/>	
    <pin index="192" name ="sysclk_125_p" iostandard="LVDS" loc="AY24"/>
    <pin index="193" name ="sysclk_125_n" iostandard="LVDS" loc="AY23"/>


    <pin index="196" name ="c2_ddr4_act_n" iostandard="SSTL12_DCI"      loc="AN25" />
    <pin index="197" name ="c2_ddr4_adr0" iostandard="SSTL12_DCI"       loc="AM27" />
    <pin index="198" name ="c2_ddr4_adr1" iostandard="SSTL12_DCI"       loc="AL27" />
    <pin index="199" name ="c2_ddr4_adr2" iostandard="SSTL12_DCI"       loc="AP26" />
    <pin index="200" name ="c2_ddr4_adr3" iostandard="SSTL12_DCI"       loc="AP25" />
    <pin index="201" name ="c2_ddr4_adr4" iostandard="SSTL12_DCI"       loc="AN28" />
    <pin index="202" name ="c2_ddr4_adr5" iostandard="SSTL12_DCI"       loc="AM28" />
    <pin index="203" name ="c2_ddr4_adr6" iostandard="SSTL12_DCI"       loc="AP28" />
    <pin index="204" name ="c2_ddr4_adr7" iostandard="SSTL12_DCI"       loc="AP27" />
    <pin index="205" name ="c2_ddr4_adr8" iostandard="SSTL12_DCI"       loc="AN26" />
    <pin index="206" name ="c2_ddr4_adr9" iostandard="SSTL12_DCI"       loc="AM26" />
    <pin index="207" name ="c2_ddr4_adr10" iostandard="SSTL12_DCI"      loc="AR28" />
    <pin index="208" name ="c2_ddr4_adr11" iostandard="SSTL12_DCI"      loc="AR27" />
    <pin index="209" name ="c2_ddr4_adr12" iostandard="SSTL12_DCI"      loc="AV25" />
    <pin index="210" name ="c2_ddr4_adr13" iostandard="SSTL12_DCI"      loc="AT25" />
    <pin index="211" name ="c2_ddr4_adr14" iostandard="SSTL12_DCI"      loc="AV28" />
    <pin index="212" name ="c2_ddr4_adr15" iostandard="SSTL12_DCI"      loc="AU26" />
    <pin index="213" name ="c2_ddr4_adr16" iostandard="SSTL12_DCI"      loc="AV26" />
    <pin index="214" name ="c2_ddr4_ba0" iostandard="SSTL12_DCI"        loc="AR25" />
    <pin index="215" name ="c2_ddr4_ba1" iostandard="SSTL12_DCI"        loc="AU28" />
    <pin index="216" name ="c2_ddr4_bg" iostandard="SSTL12_DCI"         loc="AU27" />
    <pin index="217" name ="c2_ddr4_ck_c" iostandard="DIFF_SSTL12_DCI"  loc="AT27" />
    <pin index="218" name ="c2_ddr4_ck_t" iostandard="DIFF_SSTL12_DCI"  loc="AT26" />
    <pin index="219" name ="c2_ddr4_cke" iostandard="SSTL12_DCI"        loc="AW28" />
    <pin index="220" name ="c2_ddr4_cs_n" iostandard="SSTL12_DCI"       loc="AY29" />
    <pin index="221" name ="c2_ddr4_dq0" iostandard="POD12_DCI"         loc="BD30"  />
    <pin index="222" name ="c2_ddr4_dq1" iostandard="POD12_DCI"         loc="BE30" />
    <pin index="223" name ="c2_ddr4_dq2" iostandard="POD12_DCI"         loc="BD32" />
    <pin index="224" name ="c2_ddr4_dq3" iostandard="POD12_DCI"         loc="BE33" />
    <pin index="225" name ="c2_ddr4_dq4" iostandard="POD12_DCI"         loc="BC33" />
    <pin index="226" name ="c2_ddr4_dq5" iostandard="POD12_DCI"         loc="BD33" />
    <pin index="227" name ="c2_ddr4_dq6" iostandard="POD12_DCI"         loc="BC31" />
    <pin index="228" name ="c2_ddr4_dq7" iostandard="POD12_DCI"         loc="BD31" />
    <pin index="229" name ="c2_ddr4_dq8" iostandard="POD12_DCI"         loc="BA32" />
    <pin index="230" name ="c2_ddr4_dq9" iostandard="POD12_DCI"         loc="BB33" />
    <pin index="231" name ="c2_ddr4_dq10" iostandard="POD12_DCI"        loc="BA30" />
    <pin index="232" name ="c2_ddr4_dq11" iostandard="POD12_DCI"        loc="BA31" />
    <pin index="233" name ="c2_ddr4_dq12" iostandard="POD12_DCI"        loc="AW31" />
    <pin index="234" name ="c2_ddr4_dq13" iostandard="POD12_DCI"        loc="AW32" />
    <pin index="235" name ="c2_ddr4_dq14" iostandard="POD12_DCI"        loc="AY32" />
    <pin index="236" name ="c2_ddr4_dq15" iostandard="POD12_DCI"        loc="AY33" />
    <pin index="237" name ="c2_ddr4_dq16" iostandard="POD12_DCI"        loc="AV30" />
    <pin index="238" name ="c2_ddr4_dq17" iostandard="POD12_DCI"        loc="AW30" />
    <pin index="239" name ="c2_ddr4_dq18" iostandard="POD12_DCI"        loc="AU33" />
    <pin index="240" name ="c2_ddr4_dq19" iostandard="POD12_DCI"        loc="AU34" />
    <pin index="241" name ="c2_ddr4_dq20" iostandard="POD12_DCI"        loc="AT31" />
    <pin index="242" name ="c2_ddr4_dq21" iostandard="POD12_DCI"        loc="AU32" />
    <pin index="243" name ="c2_ddr4_dq22" iostandard="POD12_DCI"        loc="AU31" />
    <pin index="244" name ="c2_ddr4_dq23" iostandard="POD12_DCI"        loc="AV31" />
    <pin index="245" name ="c2_ddr4_dq24" iostandard="POD12_DCI"        loc="AR33" />
    <pin index="246" name ="c2_ddr4_dq25" iostandard="POD12_DCI"        loc="AT34" />
    <pin index="247" name ="c2_ddr4_dq26" iostandard="POD12_DCI"        loc="AT29" />
    <pin index="248" name ="c2_ddr4_dq27" iostandard="POD12_DCI"        loc="AT30" />
    <pin index="249" name ="c2_ddr4_dq28" iostandard="POD12_DCI"        loc="AP30" />
    <pin index="250" name ="c2_ddr4_dq29" iostandard="POD12_DCI"        loc="AR30" />
    <pin index="251" name ="c2_ddr4_dq30" iostandard="POD12_DCI"        loc="AN30" />
    <pin index="252" name ="c2_ddr4_dq31" iostandard="POD12_DCI"        loc="AN31" />
    <pin index="253" name ="c2_ddr4_dq32" iostandard="POD12_DCI"        loc="BE34" />
    <pin index="254" name ="c2_ddr4_dq33" iostandard="POD12_DCI"        loc="BF34" />
    <pin index="255" name ="c2_ddr4_dq34" iostandard="POD12_DCI"        loc="BC35" />
    <pin index="256" name ="c2_ddr4_dq35" iostandard="POD12_DCI"        loc="BC36" />
    <pin index="257" name ="c2_ddr4_dq36" iostandard="POD12_DCI"        loc="BD36" />
    <pin index="258" name ="c2_ddr4_dq37" iostandard="POD12_DCI"        loc="BE37" />
    <pin index="259" name ="c2_ddr4_dq38" iostandard="POD12_DCI"        loc="BF36" />
    <pin index="260" name ="c2_ddr4_dq39" iostandard="POD12_DCI"        loc="BF37" />
    <pin index="261" name ="c2_ddr4_dq40" iostandard="POD12_DCI"        loc="BD37" />
    <pin index="262" name ="c2_ddr4_dq41" iostandard="POD12_DCI"        loc="BE38" />
    <pin index="263" name ="c2_ddr4_dq42" iostandard="POD12_DCI"        loc="BC39" />
    <pin index="264" name ="c2_ddr4_dq43" iostandard="POD12_DCI"        loc="BD40" />
    <pin index="265" name ="c2_ddr4_dq44" iostandard="POD12_DCI"        loc="BB38" />
    <pin index="266" name ="c2_ddr4_dq45" iostandard="POD12_DCI"        loc="BB39" />
    <pin index="267" name ="c2_ddr4_dq46" iostandard="POD12_DCI"        loc="BC38" />
    <pin index="268" name ="c2_ddr4_dq47" iostandard="POD12_DCI"        loc="BD38" />
    <pin index="269" name ="c2_ddr4_dq48" iostandard="POD12_DCI"        loc="BB36" />
    <pin index="270" name ="c2_ddr4_dq49" iostandard="POD12_DCI"        loc="BB37" />
    <pin index="271" name ="c2_ddr4_dq50" iostandard="POD12_DCI"        loc="BA39" />
    <pin index="272" name ="c2_ddr4_dq51" iostandard="POD12_DCI"        loc="BA40" />
    <pin index="273" name ="c2_ddr4_dq52" iostandard="POD12_DCI"        loc="AW40" />
    <pin index="274" name ="c2_ddr4_dq53" iostandard="POD12_DCI"        loc="AY40" />
    <pin index="275" name ="c2_ddr4_dq54" iostandard="POD12_DCI"        loc="AY38" />
    <pin index="276" name ="c2_ddr4_dq55" iostandard="POD12_DCI"        loc="AY39" />
    <pin index="277" name ="c2_ddr4_dq56" iostandard="POD12_DCI"        loc="AW35" />
    <pin index="278" name ="c2_ddr4_dq57" iostandard="POD12_DCI"        loc="AW36" />
    <pin index="279" name ="c2_ddr4_dq58" iostandard="POD12_DCI"        loc="AU40" />
    <pin index="280" name ="c2_ddr4_dq59" iostandard="POD12_DCI"        loc="AV40" />
    <pin index="281" name ="c2_ddr4_dq60" iostandard="POD12_DCI"        loc="AU38" />
    <pin index="282" name ="c2_ddr4_dq61" iostandard="POD12_DCI"        loc="AU39" />
    <pin index="283" name ="c2_ddr4_dq62" iostandard="POD12_DCI"        loc="AV38" />
    <pin index="284" name ="c2_ddr4_dq63" iostandard="POD12_DCI"        loc="AV39" />
    <pin index="285" name ="c2_ddr4_dqs_c0" iostandard="DIFF_POD12_DCI" loc="BF31" />
    <pin index="286" name ="c2_ddr4_dqs_c1" iostandard="DIFF_POD12_DCI" loc="BA34" />
    <pin index="287" name ="c2_ddr4_dqs_c2" iostandard="DIFF_POD12_DCI" loc="AV29" />
    <pin index="288" name ="c2_ddr4_dqs_c3" iostandard="DIFF_POD12_DCI" loc="AP32" />
    <pin index="289" name ="c2_ddr4_dqs_c4" iostandard="DIFF_POD12_DCI" loc="BF35" />
    <pin index="290" name ="c2_ddr4_dqs_c5" iostandard="DIFF_POD12_DCI" loc="BF39" />
    <pin index="291" name ="c2_ddr4_dqs_c6" iostandard="DIFF_POD12_DCI" loc="BA36" />
    <pin index="292" name ="c2_ddr4_dqs_c7" iostandard="DIFF_POD12_DCI" loc="AW38" />
    <pin index="293" name ="c2_ddr4_dqs_t0" iostandard="DIFF_POD12_DCI" loc="BF30" />
    <pin index="294" name ="c2_ddr4_dqs_t1" iostandard="DIFF_POD12_DCI" loc="AY34" />
    <pin index="295" name ="c2_ddr4_dqs_t2" iostandard="DIFF_POD12_DCI" loc="AU29" />
    <pin index="296" name ="c2_ddr4_dqs_t3" iostandard="DIFF_POD12_DCI" loc="AP31" />
    <pin index="297" name ="c2_ddr4_dqs_t4" iostandard="DIFF_POD12_DCI" loc="BE35" />
    <pin index="298" name ="c2_ddr4_dqs_t5" iostandard="DIFF_POD12_DCI" loc="BE39" />
    <pin index="299" name ="c2_ddr4_dqs_t6" iostandard="DIFF_POD12_DCI" loc="BA35" />
    <pin index="300" name ="c2_ddr4_dqs_t7" iostandard="DIFF_POD12_DCI" loc="AW37" />
    <pin index="301" name ="c2_ddr4_dm_dbi_n0" iostandard="POD12_DCI"   loc="BE32" />
    <pin index="302" name ="c2_ddr4_dm_dbi_n1" iostandard="POD12_DCI"   loc="BB31" />
    <pin index="303" name ="c2_ddr4_dm_dbi_n2" iostandard="POD12_DCI"   loc="AV33" />
    <pin index="304" name ="c2_ddr4_dm_dbi_n3" iostandard="POD12_DCI"   loc="AR32" />
    <pin index="305" name ="c2_ddr4_dm_dbi_n4" iostandard="POD12_DCI"   loc="BC34" />
    <pin index="306" name ="c2_ddr4_dm_dbi_n5" iostandard="POD12_DCI"   loc="BE40" />
    <pin index="307" name ="c2_ddr4_dm_dbi_n6" iostandard="POD12_DCI"   loc="AY37" />
    <pin index="308" name ="c2_ddr4_dm_dbi_n7" iostandard="POD12_DCI"   loc="AV35" />
    <pin index="309" name ="c2_ddr4_odt" iostandard="SSTL12_DCI"        loc="BB29" />
    <pin index="310" name ="c2_ddr4_reset_n" iostandard="LVCMOS12"      loc="BD35" drive="8"/>
	
	
    <pin index="311" name ="pcie_rx0_n"    loc="AA3"/>
    <pin index="312" name ="pcie_rx1_n"    loc="AB1"/>
    <pin index="313" name ="pcie_rx2_n"    loc="AC3"/>
    <pin index="314" name ="pcie_rx3_n"    loc="AD1"/>
    <pin index="315" name ="pcie_rx4_n"    loc="AE3"/>
    <pin index="316" name ="pcie_rx5_n"    loc="AF1"/>
    <pin index="317" name ="pcie_rx6_n"    loc="AG3"/>
    <pin index="318" name ="pcie_rx7_n"    loc="AH1"/>
    <pin index="319" name ="pcie_rx0_p"    loc="AA4"/>
    <pin index="320" name ="pcie_rx1_p"    loc="AB2"/>
    <pin index="321" name ="pcie_rx2_p"    loc="AC4"/>
    <pin index="322" name ="pcie_rx3_p"    loc="AD2"/>
    <pin index="323" name ="pcie_rx4_p"    loc="AE4"/>
    <pin index="324" name ="pcie_rx5_p"    loc="AF2"/>
    <pin index="325" name ="pcie_rx6_p"    loc="AG4"/>
    <pin index="326" name ="pcie_rx7_p"    loc="AH2"/>
    <pin index="327" name ="pcie_tx0_n"    loc="Y6"/>
    <pin index="328" name ="pcie_tx1_n"    loc="AB6"/>
    <pin index="329" name ="pcie_tx2_n"    loc="AD6"/>
    <pin index="330" name ="pcie_tx3_n"    loc="AF6"/>
    <pin index="331" name ="pcie_tx4_n"    loc="AH6"/>
    <pin index="332" name ="pcie_tx5_n"    loc="AK6"/>
    <pin index="333" name ="pcie_tx6_n"    loc="AM6"/>
    <pin index="334" name ="pcie_tx7_n"    loc="AN4"/>
    <pin index="335" name ="pcie_tx0_p"    loc="Y7"/>
    <pin index="336" name ="pcie_tx1_p"    loc="AB7"/>
    <pin index="337" name ="pcie_tx2_p"    loc="AD7"/>
    <pin index="338" name ="pcie_tx3_p"    loc="AF7"/>
    <pin index="339" name ="pcie_tx4_p"    loc="AH7"/>
    <pin index="340" name ="pcie_tx5_p"    loc="AK7"/>
    <pin index="341" name ="pcie_tx6_p"    loc="AM7"/>
    <pin index="342" name ="pcie_tx7_p"    loc="AN5"/>
    <pin index="343" name ="pcie_rx8_n"     loc="AJ3"/>
    <pin index="344" name ="pcie_rx9_n"     loc="AK1"/>
    <pin index="345" name ="pcie_rx10_n"    loc="AM1"/>
    <pin index="346" name ="pcie_rx11_n"    loc="AP1"/>
    <pin index="347" name ="pcie_rx12_n"    loc="AT1"/>
    <pin index="348" name ="pcie_rx13_n"    loc="AV1"/>
    <pin index="349" name ="pcie_rx14_n"    loc="AY1"/>
    <pin index="350" name ="pcie_rx15_n"    loc="BB1"/>
    <pin index="351" name ="pcie_rx8_p"     loc="AJ4"/>
    <pin index="352" name ="pcie_rx9_p"     loc="AK2"/>
    <pin index="353" name ="pcie_rx10_p"    loc="AM2"/>
    <pin index="354" name ="pcie_rx11_p"    loc="AP2"/>
    <pin index="355" name ="pcie_rx12_p"    loc="AT2"/>
    <pin index="356" name ="pcie_rx13_p"    loc="AV2"/>
    <pin index="357" name ="pcie_rx14_p"    loc="AY2"/>
    <pin index="358" name ="pcie_rx15_p"    loc="BB2"/>
    <pin index="359" name ="pcie_tx8_n"     loc="AP6"/>
    <pin index="360" name ="pcie_tx9_n"     loc="AR4"/>
    <pin index="361" name ="pcie_tx10_n"    loc="AT6"/>
    <pin index="362" name ="pcie_tx11_n"    loc="AU4"/>
    <pin index="363" name ="pcie_tx12_n"    loc="AW4"/>
    <pin index="364" name ="pcie_tx13_n"    loc="BA4"/>
    <pin index="365" name ="pcie_tx14_n"    loc="BC4"/>
    <pin index="366" name ="pcie_tx15_n"    loc="BE4"/>
    <pin index="367" name ="pcie_tx8_p"     loc="AP7"/>
    <pin index="368" name ="pcie_tx9_p"     loc="AR5"/>
    <pin index="369" name ="pcie_tx10_p"    loc="AT7"/>
    <pin index="370" name ="pcie_tx11_p"    loc="AU5"/>
    <pin index="371" name ="pcie_tx12_p"    loc="AW5"/>
    <pin index="372" name ="pcie_tx13_p"    loc="BA5"/>
    <pin index="373" name ="pcie_tx14_p"    loc="BC5"/>
    <pin index="374" name ="pcie_tx15_p"    loc="BE5"/>	
	
	
    <pin index="375" name ="qsfp1_TX_N0" loc="V6"/>
    <pin index="376" name ="qsfp1_TX_P0" loc="V7"/>
    <pin index="377" name ="qsfp1_RX_N0" loc="Y1"/>
    <pin index="378" name ="qsfp1_RX_P0" loc="Y2"/>
    <pin index="379" name ="qsfp1_TX_N1" loc="T6"/>
    <pin index="380" name ="qsfp1_TX_P1" loc="T7"/>
    <pin index="381" name ="qsfp1_RX_N1" loc="W3"/>
    <pin index="382" name ="qsfp1_RX_P1" loc="W4"/>
    <pin index="383" name ="qsfp1_TX_N2" loc="P6"/>
    <pin index="384" name ="qsfp1_TX_P2" loc="P7"/>
    <pin index="385" name ="qsfp1_RX_N2" loc="V1"/>
    <pin index="386" name ="qsfp1_RX_P2" loc="V2"/>
    <pin index="387" name ="qsfp1_TX_N3" loc="M6"/>
    <pin index="388" name ="qsfp1_TX_P3" loc="M7"/>
    <pin index="389" name ="qsfp1_RX_N3" loc="U3"/>
    <pin index="390" name ="qsfp1_RX_P3" loc="U4"/>
    <pin index="391" name ="qsfp1_si570_clock_n" loc="W8"/>
    <pin index="392" name ="qsfp1_si570_clock_p" loc="W9"/>
    <pin index="393" name ="qsfp1_si5328_clock1_n" loc="U8"/>
    <pin index="394" name ="qsfp1_si5328_clock1_p" loc="U9"/>	
	
	<pin index="395" name ="qsfp2_TX_N0" loc="L4"/>
    <pin index="396" name ="qsfp2_TX_P0" loc="L5"/>
    <pin index="397" name ="qsfp2_RX_N0" loc="T1"/>
    <pin index="398" name ="qsfp2_RX_P0" loc="T2"/>
    <pin index="399" name ="qsfp2_TX_N1" loc="K6"/>
    <pin index="400" name ="qsfp2_TX_P1" loc="K7"/>
    <pin index="401" name ="qsfp2_RX_N1" loc="R3"/>
    <pin index="402" name ="qsfp2_RX_P1" loc="R4"/>
    <pin index="403" name ="qsfp2_TX_N2" loc="J4"/>
    <pin index="404" name ="qsfp2_TX_P2" loc="J5"/>
    <pin index="405" name ="qsfp2_RX_N2" loc="P1"/>
    <pin index="406" name ="qsfp2_RX_P2" loc="P2"/>
    <pin index="407" name ="qsfp2_TX_N3" loc="H6"/>
    <pin index="408" name ="qsfp2_TX_P3" loc="H7"/>
    <pin index="409" name ="qsfp2_RX_N3" loc="M1"/>
    <pin index="410" name ="qsfp2_RX_P3" loc="M2"/>
    <pin index="411" name ="qsfp2_mgt_si570_clock2_n" loc="R8"/>
    <pin index="412" name ="qsfp2_mgt_si570_clock2_p" loc="R9"/>
    <pin index="413" name ="qsfp2_si5328_clock2_n" loc="N8"/>
    <pin index="414" name ="qsfp2_si5328_clock2_p" loc="N9"/>
	
	<pin index="450" name ="FLASH_D3" iostandard="LVCMOS18" loc="AP20"/>	
	<pin index="451" name ="FLASH_D2" iostandard="LVCMOS18" loc="AN20"/>	
	<pin index="452" name ="FLASH_D1" iostandard="LVCMOS18" loc="AM18"/>	
	<pin index="453" name ="FLASH_D0" iostandard="LVCMOS18" loc="AM19"/>	
	<pin index="454" name ="FPGA_FCS" iostandard="LVCMOS18" loc="BF16"/>	
	
    <!-- ################################END OF FILE ###############################################-->
  </pins>       
</part_info>    
                

