--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6010.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X31Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.477ns (Levels of Logic = 0)
  Clock Path Skew:      -0.436ns (0.337 - 0.773)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y9.AQ       Tcko                  0.430   host/rst1
                                                       host/flop1
    SLICE_X31Y9.AX       net (fanout=1)        0.933   host/rst1
    SLICE_X31Y9.CLK      Tdick                 0.114   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.477ns (0.544ns logic, 0.933ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X29Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.836ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y13.AQ      Tcko                  0.430   host/rst4
                                                       host/flop3
    SLICE_X29Y13.BX      net (fanout=2)        1.292   host/rst3
    SLICE_X29Y13.CLK     Tdick                 0.114   host/rst4
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.544ns logic, 1.292ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X29Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.668ns (Levels of Logic = 0)
  Clock Path Skew:      1.027ns (1.384 - 0.357)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y9.AQ       Tcko                  0.430   host/rst2
                                                       host/flop2
    SLICE_X29Y13.AX      net (fanout=2)        1.124   host/rst2
    SLICE_X29Y13.CLK     Tdick                 0.114   host/rst4
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.668ns (0.544ns logic, 1.124ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X29Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.705ns (0.853 - 0.148)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y9.AQ       Tcko                  0.198   host/rst2
                                                       host/flop2
    SLICE_X29Y13.AX      net (fanout=2)        0.629   host/rst2
    SLICE_X29Y13.CLK     Tckdi       (-Th)    -0.059   host/rst4
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.257ns logic, 0.629ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X29Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y13.AQ      Tcko                  0.198   host/rst4
                                                       host/flop3
    SLICE_X29Y13.BX      net (fanout=2)        0.646   host/rst3
    SLICE_X29Y13.CLK     Tckdi       (-Th)    -0.059   host/rst4
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.257ns logic, 0.646ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X31Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.914ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (0.157 - 0.372)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y9.AQ       Tcko                  0.198   host/rst1
                                                       host/flop1
    SLICE_X31Y9.AX       net (fanout=1)        0.442   host/rst1
    SLICE_X31Y9.CLK      Tckdi       (-Th)    -0.059   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.257ns logic, 0.442ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CustomClk = PERIOD TIMEGRP "CustomClk" 9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CustomClk = PERIOD TIMEGRP "CustomClk" 9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44044 paths analyzed, 8152 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (5 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.063ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[0].fdreout0 (OLOGIC_X13Y0.D1), 101 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_6 (FF)
  Destination:          host/delays[0].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      23.484ns (Levels of Logic = 5)
  Clock Path Skew:      0.556ns (1.194 - 0.638)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_6 to host/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.BQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_6
    SLICE_X23Y85.C1      net (fanout=59)       9.033   ok1<22>
    SLICE_X23Y85.C       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X23Y85.A2      net (fanout=1)        0.542   wo26/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X23Y85.A       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X23Y85.B6      net (fanout=4)        0.153   wo26/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X23Y85.B       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/Mmux_ok2<15:0>11
    SLICE_X14Y66.D1      net (fanout=1)        3.057   ok2x<102>
    SLICE_X14Y66.DMUX    Topdd                 0.524   wo3f/wirehold<0>
                                                       wireOR/ok2<85>_wg_lut<7>
                                                       wireOR/ok2<85>_wg_cy<7>
    SLICE_X25Y32.A5      net (fanout=1)        3.963   ok2<0>
    SLICE_X25Y32.A       Tilo                  0.259   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1611
    OLOGIC_X13Y0.D1      net (fanout=1)        3.568   host/okCH<3>
    OLOGIC_X13Y0.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<0>
                                                       host/delays[0].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     23.484ns (3.168ns logic, 20.316ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_7 (FF)
  Destination:          host/delays[0].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.757ns (Levels of Logic = 4)
  Clock Path Skew:      0.556ns (1.194 - 0.638)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_7 to host/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.CQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_7
    SLICE_X23Y85.A5      net (fanout=58)       9.107   ok1<23>
    SLICE_X23Y85.A       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X23Y85.B6      net (fanout=4)        0.153   wo26/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X23Y85.B       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/Mmux_ok2<15:0>11
    SLICE_X14Y66.D1      net (fanout=1)        3.057   ok2x<102>
    SLICE_X14Y66.DMUX    Topdd                 0.524   wo3f/wirehold<0>
                                                       wireOR/ok2<85>_wg_lut<7>
                                                       wireOR/ok2<85>_wg_cy<7>
    SLICE_X25Y32.A5      net (fanout=1)        3.963   ok2<0>
    SLICE_X25Y32.A       Tilo                  0.259   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1611
    OLOGIC_X13Y0.D1      net (fanout=1)        3.568   host/okCH<3>
    OLOGIC_X13Y0.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<0>
                                                       host/delays[0].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     22.757ns (2.909ns logic, 19.848ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_5 (FF)
  Destination:          host/delays[0].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.259ns (Levels of Logic = 5)
  Clock Path Skew:      0.556ns (1.194 - 0.638)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_5 to host/delays[0].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.AQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_5
    SLICE_X23Y85.C3      net (fanout=60)       7.808   ok1<21>
    SLICE_X23Y85.C       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X23Y85.A2      net (fanout=1)        0.542   wo26/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X23Y85.A       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X23Y85.B6      net (fanout=4)        0.153   wo26/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X23Y85.B       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/Mmux_ok2<15:0>11
    SLICE_X14Y66.D1      net (fanout=1)        3.057   ok2x<102>
    SLICE_X14Y66.DMUX    Topdd                 0.524   wo3f/wirehold<0>
                                                       wireOR/ok2<85>_wg_lut<7>
                                                       wireOR/ok2<85>_wg_cy<7>
    SLICE_X25Y32.A5      net (fanout=1)        3.963   ok2<0>
    SLICE_X25Y32.A       Tilo                  0.259   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1611
    OLOGIC_X13Y0.D1      net (fanout=1)        3.568   host/okCH<3>
    OLOGIC_X13Y0.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<0>
                                                       host/delays[0].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     22.259ns (3.168ns logic, 19.091ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point host/delays[3].fdreout0 (OLOGIC_X20Y2.D1), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_6 (FF)
  Destination:          host/delays[3].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      23.310ns (Levels of Logic = 4)
  Clock Path Skew:      0.532ns (1.170 - 0.638)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_6 to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.BQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_6
    SLICE_X23Y85.C1      net (fanout=59)       9.033   ok1<22>
    SLICE_X23Y85.C       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X23Y85.A2      net (fanout=1)        0.542   wo26/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X23Y85.A       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y68.D2      net (fanout=4)        2.646   wo26/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y68.DMUX    Topdd                 0.466   ok2<3>
                                                       wireOR/ok2<88>_wg_lut<7>
                                                       wireOR/ok2<88>_wg_cy<7>
    SLICE_X27Y31.A1      net (fanout=1)        4.035   ok2<3>
    SLICE_X27Y31.A       Tilo                  0.259   host/okCH<6>
                                                       host/core0/core0/Mmux_hi_dataout1311
    OLOGIC_X20Y2.D1      net (fanout=1)        4.203   host/okCH<6>
    OLOGIC_X20Y2.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     23.310ns (2.851ns logic, 20.459ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_7 (FF)
  Destination:          host/delays[3].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.583ns (Levels of Logic = 3)
  Clock Path Skew:      0.532ns (1.170 - 0.638)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_7 to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.CQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_7
    SLICE_X23Y85.A5      net (fanout=58)       9.107   ok1<23>
    SLICE_X23Y85.A       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y68.D2      net (fanout=4)        2.646   wo26/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y68.DMUX    Topdd                 0.466   ok2<3>
                                                       wireOR/ok2<88>_wg_lut<7>
                                                       wireOR/ok2<88>_wg_cy<7>
    SLICE_X27Y31.A1      net (fanout=1)        4.035   ok2<3>
    SLICE_X27Y31.A       Tilo                  0.259   host/okCH<6>
                                                       host/core0/core0/Mmux_hi_dataout1311
    OLOGIC_X20Y2.D1      net (fanout=1)        4.203   host/okCH<6>
    OLOGIC_X20Y2.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     22.583ns (2.592ns logic, 19.991ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_5 (FF)
  Destination:          host/delays[3].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.085ns (Levels of Logic = 4)
  Clock Path Skew:      0.532ns (1.170 - 0.638)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_5 to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.AQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_5
    SLICE_X23Y85.C3      net (fanout=60)       7.808   ok1<21>
    SLICE_X23Y85.C       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X23Y85.A2      net (fanout=1)        0.542   wo26/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X23Y85.A       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y68.D2      net (fanout=4)        2.646   wo26/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y68.DMUX    Topdd                 0.466   ok2<3>
                                                       wireOR/ok2<88>_wg_lut<7>
                                                       wireOR/ok2<88>_wg_cy<7>
    SLICE_X27Y31.A1      net (fanout=1)        4.035   ok2<3>
    SLICE_X27Y31.A       Tilo                  0.259   host/okCH<6>
                                                       host/core0/core0/Mmux_hi_dataout1311
    OLOGIC_X20Y2.D1      net (fanout=1)        4.203   host/okCH<6>
    OLOGIC_X20Y2.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     22.085ns (2.851ns logic, 19.234ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point host/delays[2].fdreout0 (OLOGIC_X14Y3.D1), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_6 (FF)
  Destination:          host/delays[2].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      22.418ns (Levels of Logic = 4)
  Clock Path Skew:      0.534ns (1.172 - 0.638)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_6 to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.BQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_6
    SLICE_X23Y85.C1      net (fanout=59)       9.033   ok1<22>
    SLICE_X23Y85.C       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X23Y85.A2      net (fanout=1)        0.542   wo26/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X23Y85.A       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y70.D2      net (fanout=4)        2.433   wo26/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y70.DMUX    Topdd                 0.466   ok2<2>
                                                       wireOR/ok2<87>_wg_lut<7>
                                                       wireOR/ok2<87>_wg_cy<7>
    SLICE_X25Y32.A2      net (fanout=1)        4.327   ok2<2>
    SLICE_X25Y32.AMUX    Tilo                  0.337   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1411
    OLOGIC_X14Y3.D1      net (fanout=1)        3.154   host/okCH<5>
    OLOGIC_X14Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     22.418ns (2.929ns logic, 19.489ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_7 (FF)
  Destination:          host/delays[2].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      21.691ns (Levels of Logic = 3)
  Clock Path Skew:      0.534ns (1.172 - 0.638)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_7 to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.CQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_7
    SLICE_X23Y85.A5      net (fanout=58)       9.107   ok1<23>
    SLICE_X23Y85.A       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y70.D2      net (fanout=4)        2.433   wo26/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y70.DMUX    Topdd                 0.466   ok2<2>
                                                       wireOR/ok2<87>_wg_lut<7>
                                                       wireOR/ok2<87>_wg_cy<7>
    SLICE_X25Y32.A2      net (fanout=1)        4.327   ok2<2>
    SLICE_X25Y32.AMUX    Tilo                  0.337   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1411
    OLOGIC_X14Y3.D1      net (fanout=1)        3.154   host/okCH<5>
    OLOGIC_X14Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     21.691ns (2.670ns logic, 19.021ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_5 (FF)
  Destination:          host/delays[2].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      21.193ns (Levels of Logic = 4)
  Clock Path Skew:      0.534ns (1.172 - 0.638)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_5 to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.AQ      Tcko                  0.430   ok1<23>
                                                       host/core0/core0/ti_addr_5
    SLICE_X23Y85.C3      net (fanout=60)       7.808   ok1<21>
    SLICE_X23Y85.C       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X23Y85.A2      net (fanout=1)        0.542   wo26/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X23Y85.A       Tilo                  0.259   wo26/wirehold<3>
                                                       wo26/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y70.D2      net (fanout=4)        2.433   wo26/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y70.DMUX    Topdd                 0.466   ok2<2>
                                                       wireOR/ok2<87>_wg_lut<7>
                                                       wireOR/ok2<87>_wg_cy<7>
    SLICE_X25Y32.A2      net (fanout=1)        4.327   ok2<2>
    SLICE_X25Y32.AMUX    Tilo                  0.337   host/okCH<3>
                                                       host/core0/core0/Mmux_hi_dataout1411
    OLOGIC_X14Y3.D1      net (fanout=1)        3.154   host/okCH<5>
    OLOGIC_X14Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     21.193ns (2.929ns logic, 18.264ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[9].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[9].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.BQ       Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC2
                                                       host/core0/core0/a0/pc0/address_loop[9].pc_flop
    RAMB16_X1Y2.ADDRA13  net (fanout=3)        0.137   host/core0/core0/a0/pico_addr<9>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.134ns logic, 0.137ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst (RAMB16_X2Y34.DIA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pi85/ep_dataout_11 (FF)
  Destination:          RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.071 - 0.069)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pi85/ep_dataout_11 to RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y68.DQ      Tcko                  0.200   pipe_in_data_3_LSW<11>
                                                       pi85/ep_dataout_11
    RAMB16_X2Y34.DIA11   net (fanout=8)        0.134   pipe_in_data_3_LSW<11>
    RAMB16_X2Y34.CLKA    Trckd_DIA   (-Th)     0.053   RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst
                                                       RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.147ns logic, 0.134ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[8].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[8].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.AQ       Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC2
                                                       host/core0/core0/a0/pc0/address_loop[8].pc_flop
    RAMB16_X1Y2.ADDRA12  net (fanout=3)        0.167   host/core0/core0/a0/pico_addr<8>
    RAMB16_X1Y2.CLKA     Trckc_ADDRA (-Th)     0.066   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.134ns logic, 0.167ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.840ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_okSysClk / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13345 paths analyzed, 1302 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.998ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (SLICE_X7Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.790ns (Levels of Logic = 1)
  Clock Path Skew:      -0.446ns (2.011 - 2.457)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X4Y60.B6       net (fanout=1)        0.562   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X4Y60.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X7Y85.SR       net (fanout=55)       3.296   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X7Y85.CLK      Trck                  0.267   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (0.932ns logic, 3.858ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.979ns (Levels of Logic = 1)
  Clock Path Skew:      -0.068ns (0.696 - 0.764)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.DQ       Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X4Y60.B3       net (fanout=4)        0.656   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X4Y60.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X7Y85.SR       net (fanout=55)       3.296   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X7Y85.CLK      Trck                  0.267   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train
    -------------------------------------------------  ---------------------------
    Total                                      4.979ns (1.027ns logic, 3.952ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (SLICE_X12Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      3.916ns (Levels of Logic = 1)
  Clock Path Skew:      -0.417ns (2.040 - 2.457)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.AQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X4Y60.B6       net (fanout=1)        0.562   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X4Y60.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X12Y68.SR      net (fanout=55)       2.456   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X12Y68.CLK     Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      3.916ns (0.898ns logic, 3.018ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.105ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.725 - 0.764)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.DQ       Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X4Y60.B3       net (fanout=4)        0.656   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X4Y60.B        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X12Y68.SR      net (fanout=55)       2.456   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X12Y68.CLK     Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (0.993ns logic, 3.112ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1 (SLICE_X4Y58.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1 (FF)
  Requirement:          6.400ns
  Data Path Delay:      3.909ns (Levels of Logic = 2)
  Clock Path Skew:      -0.418ns (2.039 - 2.457)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.BQ       Tcko                  0.430   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2
    SLICE_X5Y55.B2       net (fanout=2)        1.441   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2
    SLICE_X5Y55.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1_1
    SLICE_X5Y55.A5       net (fanout=1)        0.230   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst_0
    SLICE_X5Y55.A        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0
    SLICE_X4Y58.CE       net (fanout=5)        0.999   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN
    SLICE_X4Y58.CLK      Tceck                 0.291   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
    -------------------------------------------------  ---------------------------
    Total                                      3.909ns (1.239ns logic, 2.670ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1 (FF)
  Requirement:          12.800ns
  Data Path Delay:      3.636ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.290 - 0.309)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.DQ       Tcko                  0.525   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y55.B3       net (fanout=4)        1.073   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y55.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1_1
    SLICE_X5Y55.A5       net (fanout=1)        0.230   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst_0
    SLICE_X5Y55.A        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0
    SLICE_X4Y58.CE       net (fanout=5)        0.999   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN
    SLICE_X4Y58.CLK      Tceck                 0.291   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (1.334ns logic, 2.302ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X4Y72.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y72.CQ       Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    SLICE_X4Y72.C5       net (fanout=3)        0.074   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<3>
    SLICE_X4Y72.CLK      Tah         (-Th)    -0.121   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (SLICE_X4Y72.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y72.DQ       Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    SLICE_X4Y72.D6       net (fanout=2)        0.026   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
    SLICE_X4Y72.CLK      Tah         (-Th)    -0.190   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<5>1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase (SLICE_X0Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.AQ       Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase
    SLICE_X0Y52.A6       net (fanout=3)        0.031   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase
    SLICE_X0Y52.CLK      Tah         (-Th)    -0.190   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Mmux_state[2]_AddressPhase_MUX_76_o11
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X2Y63.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_okSysClk /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_okSysClk /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4332 paths analyzed, 2055 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 4108.160ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4 (SLICE_X3Y91.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.744ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.695ns (4.499 - 15.194)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y92.BMUX     Tshcko                0.518   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4
    SLICE_X3Y91.CX       net (fanout=1)        1.112   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4>
    SLICE_X3Y91.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.744ns (0.632ns logic, 1.112ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X3Y97.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.679ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.692ns (4.491 - 15.183)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y97.AQ       Tcko                  0.525   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10
    SLICE_X3Y97.AX       net (fanout=1)        1.040   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
    SLICE_X3Y97.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.679ns (0.639ns logic, 1.040ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X2Y93.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.290ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.691ns (4.503 - 15.194)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y92.DMUX     Tshcko                0.518   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8
    SLICE_X2Y93.CX       net (fanout=1)        0.687   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8>
    SLICE_X2Y93.CLK      Tdick                 0.085   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (0.603ns logic, 0.687ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y36.DIA26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_11 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_11 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y74.AQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_14
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_11
    RAMB16_X0Y36.DIA26   net (fanout=2)        0.132   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_11
    RAMB16_X0Y36.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.145ns logic, 0.132ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y36.DIA27), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_12 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_12 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y74.BQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_14
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_12
    RAMB16_X0Y36.DIA27   net (fanout=2)        0.132   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_12
    RAMB16_X0Y36.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.145ns logic, 0.132ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y36.DIA24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_9 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.068 - 0.065)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_9 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y73.CQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_10
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_9
    RAMB16_X0Y36.DIA24   net (fanout=2)        0.158   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_9
    RAMB16_X0Y36.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.145ns logic, 0.158ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y36.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y38.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y40.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8635517773054 paths analyzed, 23978 endpoints analyzed, 4988 failing endpoints
 4988 timing errors detected. (4979 setup errors, 9 hold errors, 0 component switching limit errors)
 Minimum period is  32.880ns.
--------------------------------------------------------------------------------

Paths for end point _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8 (SLICE_X50Y102.AX), 18985276030 paths
--------------------------------------------------------------------------------
Slack (setup path):     -20.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 (FF)
  Destination:          _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8 (FF)
  Requirement:          11.904ns
  Data Path Delay:      32.780ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.065ns (0.584 - 0.649)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 to _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.BQ      Tcko                  0.476   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<6>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4
    SLICE_X57Y87.B5      net (fanout=155)      1.881   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<4>
    SLICE_X57Y87.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641
    SLICE_X59Y95.D4      net (fanout=15)       2.793   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064
    SLICE_X59Y95.D       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C5      net (fanout=1)        1.012   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1<27>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126
    SLICE_X53Y91.A2      net (fanout=5)        0.745   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311
    SLICE_X53Y91.A       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op11<14>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_14910
    DSP48_X1Y18.B16      net (fanout=1)        1.939   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1<16>
    DSP48_X1Y18.P30      Tdspdo_B_P            4.384   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
    DSP48_X1Y19.C13      net (fanout=1)        1.506   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01
    DSP48_X1Y19.P1       Tdspdo_C_P            3.141   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
    SLICE_X52Y72.B4      net (fanout=1)        1.488   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_18
    SLICE_X52Y72.COUT    Topcyb                0.483   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut<18>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
    SLICE_X52Y73.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
    SLICE_X52Y73.BMUX    Tcinb                 0.310   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<24>
    SLICE_X48Y76.C1      net (fanout=2)        1.281   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>
    SLICE_X48Y76.DMUX    Topcd                 0.536   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>_rt
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy<23>
    SLICE_X54Y83.D5      net (fanout=6)        1.920   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942<23>
    SLICE_X54Y83.COUT    Topcyd                0.290   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut<15>_INV_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.AMUX    Tcina                 0.210   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
    SLICE_X52Y83.A3      net (fanout=5)        1.137   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT<16>
    SLICE_X52Y83.BMUX    Topab                 0.532   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<2>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut<16>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy<19>
    SLICE_X53Y86.B5      net (fanout=3)        1.472   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp<17>
    SLICE_X53Y86.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1<10>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91
    SLICE_X50Y86.BX      net (fanout=1)        0.974   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out<17>
    SLICE_X50Y86.COUT    Tbxcy                 0.197   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<1>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<5>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.CIN     net (fanout=1)        0.082   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.CMUX    Tcinc                 0.289   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<9>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<27>
    SLICE_X50Y102.AX     net (fanout=17)       2.193   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955<26>
    SLICE_X50Y102.CLK    Tdick                 0.114   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10<11>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8
    -------------------------------------------------  ---------------------------
    Total                                     32.780ns (12.348ns logic, 20.432ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -20.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 (FF)
  Destination:          _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8 (FF)
  Requirement:          11.904ns
  Data Path Delay:      32.755ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.065ns (0.584 - 0.649)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 to _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.BQ      Tcko                  0.476   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<6>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4
    SLICE_X57Y87.B5      net (fanout=155)      1.881   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<4>
    SLICE_X57Y87.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641
    SLICE_X59Y95.D4      net (fanout=15)       2.793   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064
    SLICE_X59Y95.D       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C5      net (fanout=1)        1.012   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1<27>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126
    SLICE_X55Y90.D2      net (fanout=5)        0.751   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311
    SLICE_X55Y90.D       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op17<11>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13310
    DSP48_X1Y18.B15      net (fanout=1)        1.908   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1<15>
    DSP48_X1Y18.P30      Tdspdo_B_P            4.384   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
    DSP48_X1Y19.C13      net (fanout=1)        1.506   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01
    DSP48_X1Y19.P1       Tdspdo_C_P            3.141   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
    SLICE_X52Y72.B4      net (fanout=1)        1.488   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_18
    SLICE_X52Y72.COUT    Topcyb                0.483   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut<18>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
    SLICE_X52Y73.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
    SLICE_X52Y73.BMUX    Tcinb                 0.310   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<24>
    SLICE_X48Y76.C1      net (fanout=2)        1.281   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>
    SLICE_X48Y76.DMUX    Topcd                 0.536   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>_rt
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy<23>
    SLICE_X54Y83.D5      net (fanout=6)        1.920   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942<23>
    SLICE_X54Y83.COUT    Topcyd                0.290   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut<15>_INV_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.AMUX    Tcina                 0.210   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
    SLICE_X52Y83.A3      net (fanout=5)        1.137   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT<16>
    SLICE_X52Y83.BMUX    Topab                 0.532   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<2>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut<16>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy<19>
    SLICE_X53Y86.B5      net (fanout=3)        1.472   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp<17>
    SLICE_X53Y86.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1<10>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91
    SLICE_X50Y86.BX      net (fanout=1)        0.974   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out<17>
    SLICE_X50Y86.COUT    Tbxcy                 0.197   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<1>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<5>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.CIN     net (fanout=1)        0.082   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.CMUX    Tcinc                 0.289   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<9>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<27>
    SLICE_X50Y102.AX     net (fanout=17)       2.193   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955<26>
    SLICE_X50Y102.CLK    Tdick                 0.114   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10<11>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8
    -------------------------------------------------  ---------------------------
    Total                                     32.755ns (12.348ns logic, 20.407ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -20.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 (FF)
  Destination:          _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8 (FF)
  Requirement:          11.904ns
  Data Path Delay:      32.696ns (Levels of Logic = 15)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.065ns (0.584 - 0.649)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 to _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.BQ      Tcko                  0.476   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<6>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4
    SLICE_X57Y87.B5      net (fanout=155)      1.881   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<4>
    SLICE_X57Y87.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641
    SLICE_X59Y95.D4      net (fanout=15)       2.793   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064
    SLICE_X59Y95.D       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C5      net (fanout=1)        1.012   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1<27>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126
    SLICE_X53Y91.A2      net (fanout=5)        0.745   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311
    SLICE_X53Y91.A       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op11<14>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_14910
    DSP48_X1Y18.B16      net (fanout=1)        1.939   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1<16>
    DSP48_X1Y18.P30      Tdspdo_B_P            4.384   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
    DSP48_X1Y19.C13      net (fanout=1)        1.506   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01
    DSP48_X1Y19.P5       Tdspdo_C_P            3.141   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
    SLICE_X52Y73.B2      net (fanout=1)        1.736   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_22
    SLICE_X52Y73.BMUX    Topbb                 0.464   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut<22>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<24>
    SLICE_X48Y76.C1      net (fanout=2)        1.281   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>
    SLICE_X48Y76.DMUX    Topcd                 0.536   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>_rt
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy<23>
    SLICE_X54Y83.D5      net (fanout=6)        1.920   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942<23>
    SLICE_X54Y83.COUT    Topcyd                0.290   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut<15>_INV_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.AMUX    Tcina                 0.210   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
    SLICE_X52Y83.A3      net (fanout=5)        1.137   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT<16>
    SLICE_X52Y83.BMUX    Topab                 0.532   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<2>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut<16>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy<19>
    SLICE_X53Y86.B5      net (fanout=3)        1.472   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp<17>
    SLICE_X53Y86.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1<10>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91
    SLICE_X50Y86.BX      net (fanout=1)        0.974   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out<17>
    SLICE_X50Y86.COUT    Tbxcy                 0.197   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<1>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<5>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.CIN     net (fanout=1)        0.082   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.CMUX    Tcinc                 0.289   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<9>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<27>
    SLICE_X50Y102.AX     net (fanout=17)       2.193   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955<26>
    SLICE_X50Y102.CLK    Tdick                 0.114   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10<11>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op10_8
    -------------------------------------------------  ---------------------------
    Total                                     32.696ns (12.019ns logic, 20.677ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9 (SLICE_X57Y94.BX), 21667407603 paths
--------------------------------------------------------------------------------
Slack (setup path):     -20.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 (FF)
  Destination:          _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9 (FF)
  Requirement:          11.904ns
  Data Path Delay:      32.721ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.055ns (0.594 - 0.649)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 to _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.BQ      Tcko                  0.476   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<6>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4
    SLICE_X57Y87.B5      net (fanout=155)      1.881   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<4>
    SLICE_X57Y87.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641
    SLICE_X59Y95.D4      net (fanout=15)       2.793   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064
    SLICE_X59Y95.D       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C5      net (fanout=1)        1.012   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1<27>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126
    SLICE_X53Y91.A2      net (fanout=5)        0.745   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311
    SLICE_X53Y91.A       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op11<14>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_14910
    DSP48_X1Y18.B16      net (fanout=1)        1.939   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1<16>
    DSP48_X1Y18.P30      Tdspdo_B_P            4.384   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
    DSP48_X1Y19.C13      net (fanout=1)        1.506   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01
    DSP48_X1Y19.P1       Tdspdo_C_P            3.141   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
    SLICE_X52Y72.B4      net (fanout=1)        1.488   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_18
    SLICE_X52Y72.COUT    Topcyb                0.483   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut<18>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
    SLICE_X52Y73.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
    SLICE_X52Y73.BMUX    Tcinb                 0.310   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<24>
    SLICE_X48Y76.C1      net (fanout=2)        1.281   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>
    SLICE_X48Y76.DMUX    Topcd                 0.536   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>_rt
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy<23>
    SLICE_X54Y83.D5      net (fanout=6)        1.920   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942<23>
    SLICE_X54Y83.COUT    Topcyd                0.290   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut<15>_INV_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.AMUX    Tcina                 0.210   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
    SLICE_X52Y83.A3      net (fanout=5)        1.137   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT<16>
    SLICE_X52Y83.BMUX    Topab                 0.532   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<2>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut<16>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy<19>
    SLICE_X53Y86.B5      net (fanout=3)        1.472   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp<17>
    SLICE_X53Y86.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1<10>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91
    SLICE_X50Y86.BX      net (fanout=1)        0.974   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out<17>
    SLICE_X50Y86.COUT    Tbxcy                 0.197   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<1>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<5>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.CIN     net (fanout=1)        0.082   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.DMUX    Tcind                 0.289   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<9>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<27>
    SLICE_X57Y94.BX      net (fanout=17)       2.134   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955<27>
    SLICE_X57Y94.CLK     Tdick                 0.114   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6<11>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9
    -------------------------------------------------  ---------------------------
    Total                                     32.721ns (12.348ns logic, 20.373ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -20.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 (FF)
  Destination:          _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9 (FF)
  Requirement:          11.904ns
  Data Path Delay:      32.696ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.055ns (0.594 - 0.649)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 to _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.BQ      Tcko                  0.476   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<6>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4
    SLICE_X57Y87.B5      net (fanout=155)      1.881   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<4>
    SLICE_X57Y87.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641
    SLICE_X59Y95.D4      net (fanout=15)       2.793   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064
    SLICE_X59Y95.D       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C5      net (fanout=1)        1.012   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1<27>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126
    SLICE_X55Y90.D2      net (fanout=5)        0.751   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311
    SLICE_X55Y90.D       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op17<11>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13310
    DSP48_X1Y18.B15      net (fanout=1)        1.908   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1<15>
    DSP48_X1Y18.P30      Tdspdo_B_P            4.384   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
    DSP48_X1Y19.C13      net (fanout=1)        1.506   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01
    DSP48_X1Y19.P1       Tdspdo_C_P            3.141   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
    SLICE_X52Y72.B4      net (fanout=1)        1.488   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_18
    SLICE_X52Y72.COUT    Topcyb                0.483   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut<18>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
    SLICE_X52Y73.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
    SLICE_X52Y73.BMUX    Tcinb                 0.310   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<24>
    SLICE_X48Y76.C1      net (fanout=2)        1.281   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>
    SLICE_X48Y76.DMUX    Topcd                 0.536   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>_rt
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy<23>
    SLICE_X54Y83.D5      net (fanout=6)        1.920   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942<23>
    SLICE_X54Y83.COUT    Topcyd                0.290   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut<15>_INV_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.AMUX    Tcina                 0.210   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
    SLICE_X52Y83.A3      net (fanout=5)        1.137   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT<16>
    SLICE_X52Y83.BMUX    Topab                 0.532   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<2>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut<16>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy<19>
    SLICE_X53Y86.B5      net (fanout=3)        1.472   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp<17>
    SLICE_X53Y86.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1<10>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91
    SLICE_X50Y86.BX      net (fanout=1)        0.974   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out<17>
    SLICE_X50Y86.COUT    Tbxcy                 0.197   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<1>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<5>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.CIN     net (fanout=1)        0.082   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.DMUX    Tcind                 0.289   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<9>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<27>
    SLICE_X57Y94.BX      net (fanout=17)       2.134   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955<27>
    SLICE_X57Y94.CLK     Tdick                 0.114   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6<11>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9
    -------------------------------------------------  ---------------------------
    Total                                     32.696ns (12.348ns logic, 20.348ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -20.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 (FF)
  Destination:          _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9 (FF)
  Requirement:          11.904ns
  Data Path Delay:      32.637ns (Levels of Logic = 15)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.055ns (0.594 - 0.649)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 to _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.BQ      Tcko                  0.476   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<6>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4
    SLICE_X57Y87.B5      net (fanout=155)      1.881   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<4>
    SLICE_X57Y87.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641
    SLICE_X59Y95.D4      net (fanout=15)       2.793   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064
    SLICE_X59Y95.D       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C5      net (fanout=1)        1.012   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1<27>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126
    SLICE_X53Y91.A2      net (fanout=5)        0.745   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311
    SLICE_X53Y91.A       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op11<14>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_14910
    DSP48_X1Y18.B16      net (fanout=1)        1.939   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1<16>
    DSP48_X1Y18.P30      Tdspdo_B_P            4.384   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
    DSP48_X1Y19.C13      net (fanout=1)        1.506   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01
    DSP48_X1Y19.P5       Tdspdo_C_P            3.141   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
    SLICE_X52Y73.B2      net (fanout=1)        1.736   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_22
    SLICE_X52Y73.BMUX    Topbb                 0.464   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut<22>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<24>
    SLICE_X48Y76.C1      net (fanout=2)        1.281   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>
    SLICE_X48Y76.DMUX    Topcd                 0.536   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>_rt
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy<23>
    SLICE_X54Y83.D5      net (fanout=6)        1.920   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942<23>
    SLICE_X54Y83.COUT    Topcyd                0.290   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut<15>_INV_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.AMUX    Tcina                 0.210   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
    SLICE_X52Y83.A3      net (fanout=5)        1.137   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT<16>
    SLICE_X52Y83.BMUX    Topab                 0.532   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<2>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut<16>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy<19>
    SLICE_X53Y86.B5      net (fanout=3)        1.472   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp<17>
    SLICE_X53Y86.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1<10>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91
    SLICE_X50Y86.BX      net (fanout=1)        0.974   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out<17>
    SLICE_X50Y86.COUT    Tbxcy                 0.197   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<1>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<5>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.CIN     net (fanout=1)        0.082   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.DMUX    Tcind                 0.289   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<9>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<27>
    SLICE_X57Y94.BX      net (fanout=17)       2.134   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955<27>
    SLICE_X57Y94.CLK     Tdick                 0.114   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6<11>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_9
    -------------------------------------------------  ---------------------------
    Total                                     32.637ns (12.019ns logic, 20.618ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15 (SLICE_X49Y95.BX), 51406120075 paths
--------------------------------------------------------------------------------
Slack (setup path):     -20.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 (FF)
  Destination:          _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15 (FF)
  Requirement:          11.904ns
  Data Path Delay:      32.705ns (Levels of Logic = 18)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.055ns (0.594 - 0.649)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 to _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.BQ      Tcko                  0.476   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<6>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4
    SLICE_X57Y87.B5      net (fanout=155)      1.881   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<4>
    SLICE_X57Y87.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641
    SLICE_X59Y95.D4      net (fanout=15)       2.793   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064
    SLICE_X59Y95.D       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C5      net (fanout=1)        1.012   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1<27>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126
    SLICE_X53Y91.A2      net (fanout=5)        0.745   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311
    SLICE_X53Y91.A       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op11<14>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_14910
    DSP48_X1Y18.B16      net (fanout=1)        1.939   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1<16>
    DSP48_X1Y18.P30      Tdspdo_B_P            4.384   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
    DSP48_X1Y19.C13      net (fanout=1)        1.506   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01
    DSP48_X1Y19.P1       Tdspdo_C_P            3.141   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
    SLICE_X52Y72.B4      net (fanout=1)        1.488   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_18
    SLICE_X52Y72.COUT    Topcyb                0.483   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut<18>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
    SLICE_X52Y73.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
    SLICE_X52Y73.BMUX    Tcinb                 0.310   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<24>
    SLICE_X48Y76.C1      net (fanout=2)        1.281   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>
    SLICE_X48Y76.DMUX    Topcd                 0.536   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>_rt
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy<23>
    SLICE_X54Y83.D5      net (fanout=6)        1.920   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942<23>
    SLICE_X54Y83.COUT    Topcyd                0.290   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut<15>_INV_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.AMUX    Tcina                 0.210   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
    SLICE_X52Y83.A3      net (fanout=5)        1.137   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT<16>
    SLICE_X52Y83.BMUX    Topab                 0.532   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<2>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut<16>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy<19>
    SLICE_X53Y86.B5      net (fanout=3)        1.472   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp<17>
    SLICE_X53Y86.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1<10>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91
    SLICE_X50Y86.BX      net (fanout=1)        0.974   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out<17>
    SLICE_X50Y86.COUT    Tbxcy                 0.197   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<1>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<5>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.CIN     net (fanout=1)        0.082   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<9>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<27>
    SLICE_X50Y89.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<27>
    SLICE_X50Y89.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<11>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<31>
    SLICE_X50Y90.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<31>
    SLICE_X50Y90.BMUX    Tcinb                 0.277   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op1<13>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_xor<33>
    SLICE_X49Y95.BX      net (fanout=16)       1.942   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955<33>
    SLICE_X49Y95.CLK     Tdick                 0.114   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15
    -------------------------------------------------  ---------------------------
    Total                                     32.705ns (12.518ns logic, 20.187ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -20.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 (FF)
  Destination:          _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15 (FF)
  Requirement:          11.904ns
  Data Path Delay:      32.680ns (Levels of Logic = 18)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.055ns (0.594 - 0.649)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 to _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.BQ      Tcko                  0.476   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<6>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4
    SLICE_X57Y87.B5      net (fanout=155)      1.881   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<4>
    SLICE_X57Y87.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641
    SLICE_X59Y95.D4      net (fanout=15)       2.793   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064
    SLICE_X59Y95.D       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C5      net (fanout=1)        1.012   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1<27>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126
    SLICE_X55Y90.D2      net (fanout=5)        0.751   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311
    SLICE_X55Y90.D       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op17<11>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13310
    DSP48_X1Y18.B15      net (fanout=1)        1.908   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1<15>
    DSP48_X1Y18.P30      Tdspdo_B_P            4.384   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
    DSP48_X1Y19.C13      net (fanout=1)        1.506   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01
    DSP48_X1Y19.P1       Tdspdo_C_P            3.141   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
    SLICE_X52Y72.B4      net (fanout=1)        1.488   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_18
    SLICE_X52Y72.COUT    Topcyb                0.483   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut<18>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
    SLICE_X52Y73.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<20>
    SLICE_X52Y73.BMUX    Tcinb                 0.310   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<24>
    SLICE_X48Y76.C1      net (fanout=2)        1.281   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>
    SLICE_X48Y76.DMUX    Topcd                 0.536   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>_rt
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy<23>
    SLICE_X54Y83.D5      net (fanout=6)        1.920   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942<23>
    SLICE_X54Y83.COUT    Topcyd                0.290   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut<15>_INV_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.AMUX    Tcina                 0.210   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
    SLICE_X52Y83.A3      net (fanout=5)        1.137   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT<16>
    SLICE_X52Y83.BMUX    Topab                 0.532   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<2>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut<16>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy<19>
    SLICE_X53Y86.B5      net (fanout=3)        1.472   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp<17>
    SLICE_X53Y86.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1<10>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91
    SLICE_X50Y86.BX      net (fanout=1)        0.974   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out<17>
    SLICE_X50Y86.COUT    Tbxcy                 0.197   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<1>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<5>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.CIN     net (fanout=1)        0.082   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<9>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<27>
    SLICE_X50Y89.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<27>
    SLICE_X50Y89.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<11>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<31>
    SLICE_X50Y90.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<31>
    SLICE_X50Y90.BMUX    Tcinb                 0.277   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op1<13>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_xor<33>
    SLICE_X49Y95.BX      net (fanout=16)       1.942   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955<33>
    SLICE_X49Y95.CLK     Tdick                 0.114   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15
    -------------------------------------------------  ---------------------------
    Total                                     32.680ns (12.518ns logic, 20.162ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -20.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 (FF)
  Destination:          _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15 (FF)
  Requirement:          11.904ns
  Data Path Delay:      32.621ns (Levels of Logic = 17)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.055ns (0.594 - 0.649)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4 to _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.BQ      Tcko                  0.476   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<6>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count_4
    SLICE_X57Y87.B5      net (fanout=155)      1.881   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<4>
    SLICE_X57Y87.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in14<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_110641
    SLICE_X59Y95.D4      net (fanout=15)       2.793   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_11064
    SLICE_X59Y95.D       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in6<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C5      net (fanout=1)        1.012   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_133113
    SLICE_X53Y90.C       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section17_1<27>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_1331126
    SLICE_X53Y91.A2      net (fanout=5)        0.745   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_13311
    SLICE_X53Y91.A       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op11<14>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_inputmux_section_14910
    DSP48_X1Y18.B16      net (fanout=1)        1.939   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/inputmux_section_1<16>
    DSP48_X1Y18.P30      Tdspdo_B_P            4.384   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0
    DSP48_X1Y19.C13      net (fanout=1)        1.506   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_P30_to_Mmult_prod_submult_01
    DSP48_X1Y19.P5       Tdspdo_C_P            3.141   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_01
    SLICE_X52Y73.B2      net (fanout=1)        1.736   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod_submult_0_22
    SLICE_X52Y73.BMUX    Topbb                 0.464   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section18_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_lut<22>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmult_prod0_Madd_cy<24>
    SLICE_X48Y76.C1      net (fanout=2)        1.281   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>
    SLICE_X48Y76.DMUX    Topcd                 0.536   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/delay_section3_1<7>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod<22>_rt
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0942_cy<23>
    SLICE_X54Y83.D5      net (fanout=6)        1.920   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0942<23>
    SLICE_X54Y83.COUT    Topcyd                0.290   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_lut<15>_INV_0
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<15>
    SLICE_X54Y84.AMUX    Tcina                 0.210   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Msub_prod_den_cast[39]_unary_minus_801_OUT_cy<19>
    SLICE_X52Y83.A3      net (fanout=5)        1.137   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prod_den_cast[39]_unary_minus_801_OUT<16>
    SLICE_X52Y83.BMUX    Topab                 0.532   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/cur_count<2>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_lut<16>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_add_temp_Madd_cy<19>
    SLICE_X53Y86.B5      net (fanout=3)        1.472   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/add_temp<17>
    SLICE_X53Y86.B       Tilo                  0.259   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/storage_state_in1<10>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Mmux_accum_mux_out91
    SLICE_X50Y86.BX      net (fanout=1)        0.974   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/accum_mux_out<17>
    SLICE_X50Y86.COUT    Tbxcy                 0.197   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<1>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<19>
    SLICE_X50Y87.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<5>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.CIN     net (fanout=1)        0.082   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<23>
    SLICE_X50Y88.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<9>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<27>
    SLICE_X50Y89.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<27>
    SLICE_X50Y89.COUT    Tbyp                  0.091   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/output_register<11>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<31>
    SLICE_X50Y90.CIN     net (fanout=1)        0.003   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_cy<31>
    SLICE_X50Y90.BMUX    Tcinb                 0.277   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op1<13>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/Madd_n0955_xor<33>
    SLICE_X49Y95.BX      net (fanout=16)       1.942   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/n0955<33>
    SLICE_X49Y95.CLK     Tdick                 0.114   _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6<15>
                                                       _i000127/u_process_and_retrieve/u_80_120Hz_IIR/u_Filter/u_filter/u_filter_block/prev_stg_op6_15
    -------------------------------------------------  ---------------------------
    Total                                     32.621ns (12.189ns logic, 20.432ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7 (SLICE_X2Y88.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.872ns (Levels of Logic = 0)
  Clock Path Skew:      10.690ns (15.184 - 4.494)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y89.DQ       Tcko                  0.405   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7
    SLICE_X2Y88.DX       net (fanout=1)        0.457   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
    SLICE_X2Y88.CLK      Tckdi       (-Th)    -0.010   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (0.415ns logic, 0.457ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X2Y89.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      10.692ns (15.186 - 4.494)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y89.AQ       Tcko                  0.405   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1
    SLICE_X2Y89.BX       net (fanout=1)        0.485   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>
    SLICE_X2Y89.CLK      Tckdi       (-Th)    -0.010   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.415ns logic, 0.485ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4 (SLICE_X2Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4 (FF)
  Requirement:          6.381ns
  Data Path Delay:      0.956ns (Levels of Logic = 0)
  Clock Path Skew:      10.690ns (15.184 - 4.494)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 2304.000ns
  Destination Clock:    dataclk rising at 2297.619ns
  Clock Uncertainty:    0.430ns

  Clock Uncertainty:          0.430ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y89.CMUX     Tshcko                0.488   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4
    SLICE_X2Y88.AX       net (fanout=1)        0.458   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<4>
    SLICE_X2Y88.CLK      Tckdi       (-Th)    -0.010   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.498ns logic, 0.458ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X2Y40.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.488ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  3.442ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      6.602ns (Levels of Logic = 1)
  Clock Path Delay:     1.611ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X47Y14.CLK     net (fanout=587)      1.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.611ns (-5.512ns logic, 7.123ns route)

  Maximum Data Path at Slow Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y14.AQ      Tcko                  0.430   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.450   host/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.602ns (3.152ns logic, 3.450ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.141ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 1)
  Clock Path Delay:     1.100ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X47Y14.CLK     net (fanout=587)      0.707   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (-1.700ns logic, 2.800ns route)

  Minimum Data Path at Fast Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y14.AQ      Tcko                  0.198   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        1.722   host/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.594ns logic, 1.722ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.963ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_5 (SLICE_X1Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.367ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.029ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1250.IMUX.10
    SLICE_X11Y13.D3      net (fanout=15)       3.523   hi_in_7_IBUF
    SLICE_X11Y13.DMUX    Tilo                  0.337   host/core0/core0/a0/valid
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y67.SR       net (fanout=31)       5.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y67.CLK      Trck                  0.349   host/core0/core0/a0/d0/cycle<5>
                                                       host/core0/core0/a0/d0/cycle_5
    -------------------------------------------------  ---------------------------
    Total                                     11.029ns (2.243ns logic, 8.786ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X1Y67.CLK      net (fanout=587)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_2 (SLICE_X1Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.382ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.014ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1250.IMUX.10
    SLICE_X11Y13.D3      net (fanout=15)       3.523   hi_in_7_IBUF
    SLICE_X11Y13.DMUX    Tilo                  0.337   host/core0/core0/a0/valid
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y67.SR       net (fanout=31)       5.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y67.CLK      Trck                  0.334   host/core0/core0/a0/d0/cycle<5>
                                                       host/core0/core0/a0/d0/cycle_2
    -------------------------------------------------  ---------------------------
    Total                                     11.014ns (2.228ns logic, 8.786ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X1Y67.CLK      net (fanout=587)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_3 (SLICE_X1Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.392ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.004ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/cycle_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1250.IMUX.10
    SLICE_X11Y13.D3      net (fanout=15)       3.523   hi_in_7_IBUF
    SLICE_X11Y13.DMUX    Tilo                  0.337   host/core0/core0/a0/valid
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y67.SR       net (fanout=31)       5.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y67.CLK      Trck                  0.324   host/core0/core0/a0/d0/cycle<5>
                                                       host/core0/core0/a0/d0/cycle_3
    -------------------------------------------------  ---------------------------
    Total                                     11.004ns (2.218ns logic, 8.786ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X1Y67.CLK      net (fanout=587)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X19Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.603ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.541ns (Levels of Logic = 2)
  Clock Path Delay:     1.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1250.IMUX.10
    SLICE_X19Y10.A6      net (fanout=15)       1.563   hi_in_7_IBUF
    SLICE_X19Y10.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.541ns (0.978ns logic, 1.563ns route)
                                                       (38.5% logic, 61.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X19Y10.CLK     net (fanout=587)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (-1.827ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.963ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/des_running (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.902ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1250.IMUX.10
    SLICE_X11Y12.D3      net (fanout=15)       1.614   hi_in_7_IBUF
    SLICE_X11Y12.DMUX    Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y11.SR      net (fanout=18)       0.173   host/core0/core0/a0/reset_sync
    SLICE_X11Y11.CLK     Tremck      (-Th)    -0.149   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/des_running
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (1.115ns logic, 1.787ns route)
                                                       (38.4% logic, 61.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y11.CLK     net (fanout=587)      0.744   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.827ns logic, 2.991ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_12 (SLICE_X11Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.964ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/edna_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.903ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp1250.IMUX.10
    SLICE_X11Y12.D3      net (fanout=15)       1.614   hi_in_7_IBUF
    SLICE_X11Y12.DMUX    Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y11.SR      net (fanout=18)       0.173   host/core0/core0/a0/reset_sync
    SLICE_X11Y11.CLK     Tremck      (-Th)    -0.150   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_12
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (1.116ns logic, 1.787ns route)
                                                       (38.4% logic, 61.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y11.CLK     net (fanout=587)      0.744   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.827ns logic, 2.991ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.899ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_5 (SLICE_X1Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.431ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.965ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1250.IMUX.9
    SLICE_X11Y13.D5      net (fanout=14)       3.459   hi_in_6_IBUF
    SLICE_X11Y13.DMUX    Tilo                  0.337   host/core0/core0/a0/valid
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y67.SR       net (fanout=31)       5.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y67.CLK      Trck                  0.349   host/core0/core0/a0/d0/cycle<5>
                                                       host/core0/core0/a0/d0/cycle_5
    -------------------------------------------------  ---------------------------
    Total                                     10.965ns (2.243ns logic, 8.722ns route)
                                                       (20.5% logic, 79.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X1Y67.CLK      net (fanout=587)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_2 (SLICE_X1Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.446ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.950ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1250.IMUX.9
    SLICE_X11Y13.D5      net (fanout=14)       3.459   hi_in_6_IBUF
    SLICE_X11Y13.DMUX    Tilo                  0.337   host/core0/core0/a0/valid
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y67.SR       net (fanout=31)       5.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y67.CLK      Trck                  0.334   host/core0/core0/a0/d0/cycle<5>
                                                       host/core0/core0/a0/d0/cycle_2
    -------------------------------------------------  ---------------------------
    Total                                     10.950ns (2.228ns logic, 8.722ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X1Y67.CLK      net (fanout=587)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_3 (SLICE_X1Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.456ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.940ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/cycle_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1250.IMUX.9
    SLICE_X11Y13.D5      net (fanout=14)       3.459   hi_in_6_IBUF
    SLICE_X11Y13.DMUX    Tilo                  0.337   host/core0/core0/a0/valid
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y67.SR       net (fanout=31)       5.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y67.CLK      Trck                  0.324   host/core0/core0/a0/d0/cycle<5>
                                                       host/core0/core0/a0/d0/cycle_3
    -------------------------------------------------  ---------------------------
    Total                                     10.940ns (2.218ns logic, 8.722ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X1Y67.CLK      net (fanout=587)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X17Y14.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.905ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.849ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1250.IMUX.9
    SLICE_X17Y14.A3      net (fanout=14)       1.871   hi_in_6_IBUF
    SLICE_X17Y14.CLK     Tah         (-Th)    -0.215   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (0.978ns logic, 1.871ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X17Y14.CLK     net (fanout=587)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.827ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd2 (SLICE_X19Y10.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.914ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.852ns (Levels of Logic = 2)
  Clock Path Delay:     1.163ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1250.IMUX.9
    SLICE_X19Y10.A5      net (fanout=14)       1.874   hi_in_6_IBUF
    SLICE_X19Y10.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd2
                                                       host/core0/core0/state_FSM_FFd2_rstpot
                                                       host/core0/core0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (0.978ns logic, 1.874ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X19Y10.CLK     net (fanout=587)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (-1.827ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/Mshreg_async_dd (SLICE_X10Y12.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.979ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/Mshreg_async_dd (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.920ns (Levels of Logic = 2)
  Clock Path Delay:     1.166ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/a0/Mshreg_async_dd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp1250.IMUX.9
    SLICE_X11Y13.D5      net (fanout=14)       1.622   hi_in_6_IBUF
    SLICE_X11Y13.DMUX    Tilo                  0.203   host/core0/core0/a0/valid
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X10Y12.DI      net (fanout=31)       0.299   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X10Y12.CLK     Tdh         (-Th)    -0.033   host/core0/core0/a0/async_dd
                                                       host/core0/core0/a0/Mshreg_async_dd
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (0.999ns logic, 1.921ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/Mshreg_async_dd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X10Y12.CLK     net (fanout=587)      0.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (-1.827ns logic, 2.993ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.397ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_5 (SLICE_X1Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.933ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.463ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1250.IMUX.8
    SLICE_X11Y13.D1      net (fanout=14)       3.957   hi_in_5_IBUF
    SLICE_X11Y13.DMUX    Tilo                  0.337   host/core0/core0/a0/valid
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y67.SR       net (fanout=31)       5.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y67.CLK      Trck                  0.349   host/core0/core0/a0/d0/cycle<5>
                                                       host/core0/core0/a0/d0/cycle_5
    -------------------------------------------------  ---------------------------
    Total                                     11.463ns (2.243ns logic, 9.220ns route)
                                                       (19.6% logic, 80.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X1Y67.CLK      net (fanout=587)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_2 (SLICE_X1Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.948ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.448ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1250.IMUX.8
    SLICE_X11Y13.D1      net (fanout=14)       3.957   hi_in_5_IBUF
    SLICE_X11Y13.DMUX    Tilo                  0.337   host/core0/core0/a0/valid
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y67.SR       net (fanout=31)       5.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y67.CLK      Trck                  0.334   host/core0/core0/a0/d0/cycle<5>
                                                       host/core0/core0/a0/d0/cycle_2
    -------------------------------------------------  ---------------------------
    Total                                     11.448ns (2.228ns logic, 9.220ns route)
                                                       (19.5% logic, 80.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X1Y67.CLK      net (fanout=587)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_3 (SLICE_X1Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.958ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.438ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/cycle_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1250.IMUX.8
    SLICE_X11Y13.D1      net (fanout=14)       3.957   hi_in_5_IBUF
    SLICE_X11Y13.DMUX    Tilo                  0.337   host/core0/core0/a0/valid
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y67.SR       net (fanout=31)       5.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y67.CLK      Trck                  0.324   host/core0/core0/a0/d0/cycle<5>
                                                       host/core0/core0/a0/d0/cycle_3
    -------------------------------------------------  ---------------------------
    Total                                     11.438ns (2.218ns logic, 9.220ns route)
                                                       (19.4% logic, 80.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X1Y67.CLK      net (fanout=587)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X17Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.974ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.918ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1250.IMUX.8
    SLICE_X16Y14.D5      net (fanout=14)       1.927   hi_in_5_IBUF
    SLICE_X16Y14.DMUX    Tilo                  0.183   host/core0/core0/_n0201_inv
                                                       host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_01
    SLICE_X17Y14.SR      net (fanout=2)        0.176   host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_0
    SLICE_X17Y14.CLK     Tcksr       (-Th)     0.131   ok1<28>
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.815ns logic, 2.103ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X17Y14.CLK     net (fanout=587)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.827ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.996ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/des_running (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.935ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1250.IMUX.8
    SLICE_X11Y12.D5      net (fanout=14)       1.647   hi_in_5_IBUF
    SLICE_X11Y12.DMUX    Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y11.SR      net (fanout=18)       0.173   host/core0/core0/a0/reset_sync
    SLICE_X11Y11.CLK     Tremck      (-Th)    -0.149   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/des_running
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (1.115ns logic, 1.820ns route)
                                                       (38.0% logic, 62.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y11.CLK     net (fanout=587)      0.744   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.827ns logic, 2.991ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/edna_12 (SLICE_X11Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.997ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/edna_12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.936ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp1250.IMUX.8
    SLICE_X11Y12.D5      net (fanout=14)       1.647   hi_in_5_IBUF
    SLICE_X11Y12.DMUX    Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y11.SR      net (fanout=18)       0.173   host/core0/core0/a0/reset_sync
    SLICE_X11Y11.CLK     Tremck      (-Th)    -0.150   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/edna_12
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.116ns logic, 1.820ns route)
                                                       (38.0% logic, 62.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/edna_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y11.CLK     net (fanout=587)      0.744   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.827ns logic, 2.991ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.001ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_5 (SLICE_X1Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.329ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.067ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1250.IMUX.7
    SLICE_X11Y13.D4      net (fanout=14)       3.561   hi_in_4_IBUF
    SLICE_X11Y13.DMUX    Tilo                  0.337   host/core0/core0/a0/valid
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y67.SR       net (fanout=31)       5.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y67.CLK      Trck                  0.349   host/core0/core0/a0/d0/cycle<5>
                                                       host/core0/core0/a0/d0/cycle_5
    -------------------------------------------------  ---------------------------
    Total                                     11.067ns (2.243ns logic, 8.824ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X1Y67.CLK      net (fanout=587)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_2 (SLICE_X1Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.344ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.052ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1250.IMUX.7
    SLICE_X11Y13.D4      net (fanout=14)       3.561   hi_in_4_IBUF
    SLICE_X11Y13.DMUX    Tilo                  0.337   host/core0/core0/a0/valid
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y67.SR       net (fanout=31)       5.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y67.CLK      Trck                  0.334   host/core0/core0/a0/d0/cycle<5>
                                                       host/core0/core0/a0/d0/cycle_2
    -------------------------------------------------  ---------------------------
    Total                                     11.052ns (2.228ns logic, 8.824ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X1Y67.CLK      net (fanout=587)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/cycle_3 (SLICE_X1Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.354ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/cycle_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.042ns (Levels of Logic = 2)
  Clock Path Delay:     1.341ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/cycle_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1250.IMUX.7
    SLICE_X11Y13.D4      net (fanout=14)       3.561   hi_in_4_IBUF
    SLICE_X11Y13.DMUX    Tilo                  0.337   host/core0/core0/a0/valid
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X1Y67.SR       net (fanout=31)       5.263   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X1Y67.CLK      Trck                  0.324   host/core0/core0/a0/d0/cycle<5>
                                                       host/core0/core0/a0/d0/cycle_3
    -------------------------------------------------  ---------------------------
    Total                                     11.042ns (2.218ns logic, 8.824ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/cycle_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X1Y67.CLK      net (fanout=587)      1.419   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (-4.753ns logic, 6.094ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X17Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.838ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.782ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1250.IMUX.7
    SLICE_X17Y14.A6      net (fanout=14)       1.804   hi_in_4_IBUF
    SLICE_X17Y14.CLK     Tah         (-Th)    -0.215   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (0.978ns logic, 1.804ns route)
                                                       (35.2% logic, 64.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X17Y14.CLK     net (fanout=587)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.827ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X17Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.972ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.916ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1250.IMUX.7
    SLICE_X16Y14.D3      net (fanout=14)       1.925   hi_in_4_IBUF
    SLICE_X16Y14.DMUX    Tilo                  0.183   host/core0/core0/_n0201_inv
                                                       host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_01
    SLICE_X17Y14.SR      net (fanout=2)        0.176   host/core0/core0/state[31]_GND_2_o_equal_69_o_inv1_0
    SLICE_X17Y14.CLK     Tcksr       (-Th)     0.131   ok1<28>
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (0.815ns logic, 2.101ns route)
                                                       (27.9% logic, 72.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X17Y14.CLK     net (fanout=587)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.827ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/des_running (SLICE_X11Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.985ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/des_running (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.924ns (Levels of Logic = 2)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp1250.IMUX.7
    SLICE_X11Y12.D4      net (fanout=14)       1.636   hi_in_4_IBUF
    SLICE_X11Y12.DMUX    Tilo                  0.203   host/core0/core0/a0/edna_10
                                                       host/core0/core0/a0/reset_sync1
    SLICE_X11Y11.SR      net (fanout=18)       0.173   host/core0/core0/a0/reset_sync
    SLICE_X11Y11.CLK     Tremck      (-Th)    -0.149   host/core0/core0/a0/edna_12
                                                       host/core0/core0/a0/des_running
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (1.115ns logic, 1.809ns route)
                                                       (38.1% logic, 61.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/a0/des_running
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X11Y11.CLK     net (fanout=587)      0.744   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.827ns logic, 2.991ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.652ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X22Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.478ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.727ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1250.IMUX.6
    SLICE_X23Y9.A1       net (fanout=1)        3.160   hi_in_3_IBUF
    SLICE_X23Y9.AMUX     Tilo                  0.337   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X22Y15.SR      net (fanout=2)        1.203   host/core0/core0/hi_cmd<2>_0
    SLICE_X22Y15.CLK     Tsrck                 0.470   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.727ns (2.364ns logic, 4.363ns route)
                                                       (35.1% logic, 64.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y15.CLK     net (fanout=587)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.753ns logic, 6.103ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.678ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.526ns (Levels of Logic = 2)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1250.IMUX.6
    SLICE_X23Y9.A1       net (fanout=1)        3.160   hi_in_3_IBUF
    SLICE_X23Y9.A        Tilo                  0.259   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X25Y12.SR      net (fanout=2)        1.137   host/core0/core0/hi_cmd<2>_2
    SLICE_X25Y12.CLK     Tsrck                 0.413   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.526ns (2.229ns logic, 4.297ns route)
                                                       (34.2% logic, 65.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y12.CLK     net (fanout=587)      1.427   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-4.753ns logic, 6.102ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X20Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.013ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.190ns (Levels of Logic = 2)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1250.IMUX.6
    SLICE_X23Y9.A1       net (fanout=1)        3.160   hi_in_3_IBUF
    SLICE_X23Y9.AMUX     Tilo                  0.337   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X20Y12.SR      net (fanout=2)        0.755   host/core0/core0/hi_cmd<2>_0
    SLICE_X20Y12.CLK     Tsrck                 0.381   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.190ns (2.275ns logic, 3.915ns route)
                                                       (36.8% logic, 63.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y12.CLK     net (fanout=587)      1.426   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-4.753ns logic, 6.101ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X23Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.844ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.586ns (Levels of Logic = 2)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1250.IMUX.6
    SLICE_X23Y9.A1       net (fanout=1)        1.485   hi_in_3_IBUF
    SLICE_X23Y9.A        Tilo                  0.156   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X23Y12.SR      net (fanout=2)        0.313   host/core0/core0/hi_cmd<2>_2
    SLICE_X23Y12.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.586ns (0.788ns logic, 1.798ns route)
                                                       (30.5% logic, 69.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=587)      0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.827ns logic, 2.994ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X20Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.053ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.796ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1250.IMUX.6
    SLICE_X23Y9.A1       net (fanout=1)        1.485   hi_in_3_IBUF
    SLICE_X23Y9.AMUX     Tilo                  0.203   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X20Y12.SR      net (fanout=2)        0.344   host/core0/core0/hi_cmd<2>_0
    SLICE_X20Y12.CLK     Tcksr       (-Th)    -0.001   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.967ns logic, 1.829ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y12.CLK     net (fanout=587)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.827ns logic, 2.995ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.100ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.844ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp1250.IMUX.6
    SLICE_X23Y9.A1       net (fanout=1)        1.485   hi_in_3_IBUF
    SLICE_X23Y9.A        Tilo                  0.156   host/core0/core0/hi_cmd<2>_2
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X25Y12.SR      net (fanout=2)        0.568   host/core0/core0/hi_cmd<2>_2
    SLICE_X25Y12.CLK     Tcksr       (-Th)     0.128   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.844ns (0.791ns logic, 2.053ns route)
                                                       (27.8% logic, 72.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y12.CLK     net (fanout=587)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.827ns logic, 2.996ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.797ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X21Y10.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.333ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.865ns (Levels of Logic = 4)
  Clock Path Delay:     1.343ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1250.IMUX.5
    SLICE_X23Y12.A2      net (fanout=2)        3.475   hi_in_2_IBUF
    SLICE_X23Y12.AMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X21Y10.B5      net (fanout=1)        0.653   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X21Y10.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X21Y10.C4      net (fanout=1)        0.320   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X21Y10.CLK     Tas                   0.264   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.865ns (2.417ns logic, 4.448ns route)
                                                       (35.2% logic, 64.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X21Y10.CLK     net (fanout=587)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (-4.753ns logic, 6.096ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X22Y15.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.836ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.369ns (Levels of Logic = 3)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1250.IMUX.5
    SLICE_X23Y12.A2      net (fanout=2)        3.475   hi_in_2_IBUF
    SLICE_X23Y12.A       Tilo                  0.259   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X22Y15.D3      net (fanout=1)        0.759   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X22Y15.CLK     Tas                   0.319   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In1_rt
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.369ns (2.135ns logic, 4.234ns route)
                                                       (33.5% logic, 66.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y15.CLK     net (fanout=587)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.753ns logic, 6.103ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X20Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.239ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.964ns (Levels of Logic = 2)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1250.IMUX.5
    SLICE_X25Y12.B5      net (fanout=2)        3.372   hi_in_2_IBUF
    SLICE_X25Y12.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X20Y12.DX      net (fanout=1)        0.662   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X20Y12.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (1.930ns logic, 4.034ns route)
                                                       (32.4% logic, 67.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y12.CLK     net (fanout=587)      1.426   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-4.753ns logic, 6.101ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y12.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.867ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.611ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1250.IMUX.5
    SLICE_X25Y12.B5      net (fanout=2)        1.633   hi_in_2_IBUF
    SLICE_X25Y12.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.611ns (0.978ns logic, 1.633ns route)
                                                       (37.5% logic, 62.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y12.CLK     net (fanout=587)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.827ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X23Y12.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.946ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.688ns (Levels of Logic = 2)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1250.IMUX.5
    SLICE_X23Y12.A2      net (fanout=2)        1.710   hi_in_2_IBUF
    SLICE_X23Y12.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.978ns logic, 1.710ns route)
                                                       (36.4% logic, 63.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=587)      0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.827ns logic, 2.994ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X20Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.156ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.899ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp1250.IMUX.5
    SLICE_X25Y12.B5      net (fanout=2)        1.633   hi_in_2_IBUF
    SLICE_X25Y12.B       Tilo                  0.156   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X20Y12.DX      net (fanout=1)        0.299   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X20Y12.CLK     Tckdi       (-Th)    -0.048   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (0.967ns logic, 1.932ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y12.CLK     net (fanout=587)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.827ns logic, 2.995ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.256ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X21Y10.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.874ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.324ns (Levels of Logic = 4)
  Clock Path Delay:     1.343ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1250.IMUX.4
    SLICE_X23Y12.A4      net (fanout=2)        4.934   hi_in_1_IBUF
    SLICE_X23Y12.AMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X21Y10.B5      net (fanout=1)        0.653   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X21Y10.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X21Y10.C4      net (fanout=1)        0.320   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X21Y10.CLK     Tas                   0.264   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.324ns (2.417ns logic, 5.907ns route)
                                                       (29.0% logic, 71.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X21Y10.CLK     net (fanout=587)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (-4.753ns logic, 6.096ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X22Y15.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.377ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.828ns (Levels of Logic = 3)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1250.IMUX.4
    SLICE_X23Y12.A4      net (fanout=2)        4.934   hi_in_1_IBUF
    SLICE_X23Y12.A       Tilo                  0.259   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X22Y15.D3      net (fanout=1)        0.759   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X22Y15.CLK     Tas                   0.319   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16-In1_rt
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.828ns (2.135ns logic, 5.693ns route)
                                                       (27.3% logic, 72.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y15.CLK     net (fanout=587)      1.428   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.753ns logic, 6.103ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X20Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.838ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.365ns (Levels of Logic = 2)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1250.IMUX.4
    SLICE_X25Y12.B3      net (fanout=2)        4.773   hi_in_1_IBUF
    SLICE_X25Y12.B       Tilo                  0.259   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X20Y12.DX      net (fanout=1)        0.662   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X20Y12.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (1.930ns logic, 5.435ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y12.CLK     net (fanout=587)      1.426   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-4.753ns logic, 6.101ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y12.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.823ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.567ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1250.IMUX.4
    SLICE_X25Y12.B3      net (fanout=2)        2.589   hi_in_1_IBUF
    SLICE_X25Y12.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.567ns (0.978ns logic, 2.589ns route)
                                                       (27.4% logic, 72.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y12.CLK     net (fanout=587)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.827ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X23Y12.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.902ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.644ns (Levels of Logic = 2)
  Clock Path Delay:     1.167ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1250.IMUX.4
    SLICE_X23Y12.A4      net (fanout=2)        2.666   hi_in_1_IBUF
    SLICE_X23Y12.CLK     Tah         (-Th)    -0.215   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (0.978ns logic, 2.666ns route)
                                                       (26.8% logic, 73.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y12.CLK     net (fanout=587)      0.747   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (-1.827ns logic, 2.994ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X20Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.112ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.855ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp1250.IMUX.4
    SLICE_X25Y12.B3      net (fanout=2)        2.589   hi_in_1_IBUF
    SLICE_X25Y12.B       Tilo                  0.156   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X20Y12.DX      net (fanout=1)        0.299   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X20Y12.CLK     Tckdi       (-Th)    -0.048   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (0.967ns logic, 2.888ns route)
                                                       (25.1% logic, 74.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X20Y12.CLK     net (fanout=587)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.827ns logic, 2.995ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.721ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          host/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       host/delays[5].iobf0/IBUF
                                                       ProtoComp1246.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<5>
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   host/delays[5].iodelay_inst
                                                       host/delays[5].iodelay_inst
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   host/iodly0_datain<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   host/hi_datain<5>
                                                       ProtoComp1324.D2OFFBYP_SRC.5
                                                       host/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y0.CLK0    net (fanout=587)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-4.753ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          host/delays[15].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       host/delays[15].iobf0/IBUF
                                                       ProtoComp1246.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<15>
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   host/delays[15].iodelay_inst
                                                       host/delays[15].iodelay_inst
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   host/iodly0_datain<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   host/hi_datain<15>
                                                       ProtoComp1324.D2OFFBYP_SRC.15
                                                       host/delays[15].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X25Y1.CLK0    net (fanout=587)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-4.753ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.131ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<6> (PAD)
  Destination:          host/delays[6].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.907ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<6> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 1.557   hi_inout<6>
                                                       hi_inout<6>
                                                       host/delays[6].iobf0/IBUF
                                                       ProtoComp1246.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.153   host/iobf0_hi_datain<6>
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        5.082   host/delays[6].iodelay_inst
                                                       host/delays[6].iodelay_inst
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.007   host/iodly0_datain<6>
    ILOGIC_X1Y0.CLK0     Tidockd               0.532   host/hi_datain<6>
                                                       ProtoComp1324.D2OFFBYP_SRC.6
                                                       host/delays[6].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X1Y0.CLK0     net (fanout=587)      1.985   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (-4.753ns logic, 6.660ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          host/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.429ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       host/delays[8].iobf0/IBUF
                                                       ProtoComp1246.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   host/iobf0_hi_datain<8>
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   host/delays[8].iodelay_inst
                                                       host/delays[8].iodelay_inst
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   host/iodly0_datain<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   host/hi_datain<8>
                                                       ProtoComp1324.D2OFFBYP_SRC.8
                                                       host/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X8Y3.CLK0     net (fanout=587)      1.009   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (-1.827ns logic, 3.256ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          host/delays[2].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.409ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       host/delays[2].iobf0/IBUF
                                                       ProtoComp1246.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   host/iobf0_hi_datain<2>
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   host/delays[2].iodelay_inst
                                                       host/delays[2].iodelay_inst
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   host/iodly0_datain<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<2>
                                                       ProtoComp1324.D2OFFBYP_SRC.2
                                                       host/delays[2].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X14Y3.CLK0    net (fanout=587)      0.989   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (-1.827ns logic, 3.236ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          host/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.407ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       host/delays[3].iobf0/IBUF
                                                       ProtoComp1246.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   host/iobf0_hi_datain<3>
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   host/delays[3].iodelay_inst
                                                       host/delays[3].iodelay_inst
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   host/iodly0_datain<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<3>
                                                       ProtoComp1324.D2OFFBYP_SRC.3
                                                       host/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y2.CLK0    net (fanout=587)      0.987   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.407ns (-1.827ns logic, 3.234ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.778ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.852ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=587)      2.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (-5.512ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 1.080   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout0
    Y7.O                 net (fanout=1)        0.438   host/fdreout0_hi_dataout<8>
    Y7.PAD               Tioop                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.233ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.263ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=587)      2.403   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (-5.512ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.TQ       Tockq                 0.699   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout1
    Y7.T                 net (fanout=1)        0.438   host/fdreout1_hi_drive<8>
    Y7.PAD               Tiotp                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.872ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.243ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=587)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (-5.512ns logic, 7.755ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    Y13.O                net (fanout=1)        0.438   host/fdreout0_hi_dataout<2>
    Y13.PAD              Tioop                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.253ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.243ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=587)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (-5.512ns logic, 7.755ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout1
    Y13.T                net (fanout=1)        0.438   host/fdreout1_hi_drive<2>
    Y13.PAD              Tiotp                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.874ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.241ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=587)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (-5.512ns logic, 7.753ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.438   host/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.255ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.241ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=587)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (-5.512ns logic, 7.753ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.438   host/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.051ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout0 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.326ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=587)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (-1.700ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout0 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    AA20.O               net (fanout=1)        0.268   host/fdreout0_hi_dataout<15>
    AA20.PAD             Tioop                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.943ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout1 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.326ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=587)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (-1.700ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout1 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout1
    AA20.T               net (fanout=1)        0.268   host/fdreout1_hi_drive<15>
    AA20.PAD             Tiotp                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<5> (V15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.052ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout0 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=587)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.700ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout0 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    V15.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<5>
    V15.PAD              Tioop                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.944ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout1 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=587)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.700ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout1 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout1
    V15.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<5>
    V15.PAD              Tiotp                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.074ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout0 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=587)      0.956   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-1.700ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout0 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.OQ       Tockq                 0.336   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout0
    AB2.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<6>
    AB2.PAD              Tioop                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.966ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout1 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp1250.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=587)      0.956   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-1.700ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout1 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.TQ       Tockq                 0.228   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout1
    AB2.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<6>
    AB2.PAD              Tiotp                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     23.063ns|            0|            5|            3|        44044|
| TS_host_dcm_clk0              |     20.830ns|     23.063ns|          N/A|            5|            0|        44044|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |     10.000ns|      5.340ns|   6419.000ns|            0|         4997|            0|8635517790731|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|     10.998ns|          N/A|            0|            0|        13345|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   4108.160ns|          N/A|            9|            0|         4332|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     32.880ns|          N/A|         4988|            0|8635517773054|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    7.256(R)|      SLOW  |   -2.123(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.797(R)|      SLOW  |   -1.167(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.652(R)|      SLOW  |   -1.144(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |   10.001(R)|      SLOW  |   -1.338(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |   10.397(R)|      SLOW  |   -1.474(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    9.899(R)|      SLOW  |   -1.405(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    9.963(R)|      SLOW  |   -1.103(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         6.758(R)|      SLOW  |         2.996(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         6.756(R)|      SLOW  |         2.994(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         6.706(R)|      SLOW  |         2.944(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         6.778(R)|      SLOW  |         3.016(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         6.728(R)|      SLOW  |         2.966(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         6.755(R)|      SLOW  |         2.993(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         6.755(R)|      SLOW  |         2.993(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         6.705(R)|      SLOW  |         2.943(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         8.488(R)|      SLOW  |         4.141(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in        |   32.880|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   23.063|    9.019|    7.439|    1.957|
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.860; Ideal Clock Offset To Actual Clock 2.618; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    9.963(R)|      SLOW  |   -1.103(R)|      FAST  |    3.367|    8.603|       -2.618|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.963|         -  |      -1.103|         -  |    3.367|    8.603|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.494; Ideal Clock Offset To Actual Clock 2.737; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    9.899(R)|      SLOW  |   -1.405(R)|      FAST  |    3.431|    8.905|       -2.737|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.899|         -  |      -1.405|         -  |    3.431|    8.905|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.923; Ideal Clock Offset To Actual Clock 3.021; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |   10.397(R)|      SLOW  |   -1.474(R)|      FAST  |    2.933|    8.974|       -3.021|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.397|         -  |      -1.474|         -  |    2.933|    8.974|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.663; Ideal Clock Offset To Actual Clock 2.754; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |   10.001(R)|      SLOW  |   -1.338(R)|      FAST  |    3.329|    8.838|       -2.754|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.001|         -  |      -1.338|         -  |    3.329|    8.838|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.508; Ideal Clock Offset To Actual Clock -0.317; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.652(R)|      SLOW  |   -1.144(R)|      FAST  |    8.478|    7.844|        0.317|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.652|         -  |      -1.144|         -  |    8.478|    7.844|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.630; Ideal Clock Offset To Actual Clock -0.233; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.797(R)|      SLOW  |   -1.167(R)|      FAST  |    8.333|    7.867|        0.233|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.797|         -  |      -1.167|         -  |    8.333|    7.867|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.133; Ideal Clock Offset To Actual Clock 0.975; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    7.256(R)|      SLOW  |   -2.123(R)|      FAST  |    6.874|    8.823|       -0.975|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.256|         -  |      -2.123|         -  |    6.874|    8.823|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.250; Ideal Clock Offset To Actual Clock -1.819; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<1>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<2>       |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<3>       |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<4>       |    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |    4.166|    0.493|        1.837|
hi_inout<5>       |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |    4.109|    0.550|        1.780|
hi_inout<6>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<7>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<8>       |    5.642(R)|      SLOW  |   -0.471(R)|      FAST  |    4.188|    0.471|        1.859|
hi_inout<9>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<10>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<11>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<12>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<13>      |    5.662(R)|      SLOW  |   -0.491(R)|      FAST  |    4.168|    0.491|        1.839|
hi_inout<14>      |    5.664(R)|      SLOW  |   -0.493(R)|      FAST  |    4.166|    0.493|        1.837|
hi_inout<15>      |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |    4.109|    0.550|        1.780|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.721|         -  |      -0.471|         -  |    4.109|    0.471|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        8.488|      SLOW  |        4.141|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.073 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.024|
hi_inout<1>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.024|
hi_inout<2>                                    |        6.758|      SLOW  |        2.996|      FAST  |         0.053|
hi_inout<3>                                    |        6.756|      SLOW  |        2.994|      FAST  |         0.051|
hi_inout<4>                                    |        6.756|      SLOW  |        2.994|      FAST  |         0.051|
hi_inout<5>                                    |        6.706|      SLOW  |        2.944|      FAST  |         0.001|
hi_inout<6>                                    |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<7>                                    |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<8>                                    |        6.778|      SLOW  |        3.016|      FAST  |         0.073|
hi_inout<9>                                    |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<10>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<11>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<12>                                   |        6.728|      SLOW  |        2.966|      FAST  |         0.023|
hi_inout<13>                                   |        6.755|      SLOW  |        2.993|      FAST  |         0.050|
hi_inout<14>                                   |        6.755|      SLOW  |        2.993|      FAST  |         0.050|
hi_inout<15>                                   |        6.705|      SLOW  |        2.943|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 5002  Score: 30656785  (Setup/Max: 30624610, Hold: 32175)

Constraints cover 8635517835837 paths, 0 nets, and 79375 connections

Design statistics:
   Minimum period: 4108.160ns{1}   (Maximum frequency:   0.243MHz)
   Minimum input required time before clock:  10.397ns
   Minimum output required time after clock:   8.488ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 11 19:25:40 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 631 MB



