#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 26 10:22:35 2020
# Process ID: 19824
# Current directory: D:/Programming/Git/cse125/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19460 D:\Programming\Git\cse125\Lab3\Lab3.xpr
# Log file: D:/Programming/Git/cse125/Lab3/vivado.log
# Journal file: D:/Programming/Git/cse125/Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Programming/Git/cse125/Lab3/Lab3.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 26 10:23:41 2020...
itories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 994.449 ; gain = 414.801
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Sun Apr 26 12:13:25 2020] Launched synth_1...
Run output will be captured here: D:/Programming/Git/cse125/Lab3/Lab3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Apr 26 12:15:07 2020] Launched synth_1...
Run output will be captured here: D:/Programming/Git/cse125/Lab3/Lab3.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Apr 26 12:16:02 2020] Launched synth_1...
Run output will be captured here: D:/Programming/Git/cse125/Lab3/Lab3.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1284.820 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1505.313 ; gain = 462.742
launch_runs impl_1 -jobs 2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2053.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
[Sun Apr 26 12:25:48 2020] Launched impl_1...
Run output will be captured here: D:/Programming/Git/cse125/Lab3/Lab3.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2059.188 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2059.188 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2059.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: fifo
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:85]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2333.234 ; gain = 204.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:23]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_stage' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:70]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter STATE_HOLD bound to: 2'b00 
	Parameter STATE_SI bound to: 2'b10 
	Parameter STATE_SO bound to: 2'b01 
	Parameter STATE_SI_SO bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:89]
INFO: [Synth 8-6155] done synthesizing module 'fifo_stage' (1#1) [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:70]
WARNING: [Synth 8-3848] Net empty in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3848] Net data_out in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:31]
WARNING: [Synth 8-3848] Net pre_out[7] in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:33]
WARNING: [Synth 8-3848] Net select in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:36]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (2#1) [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:23]
WARNING: [Synth 8-3331] design fifo has unconnected port empty
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[63]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[62]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[61]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[60]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[59]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[58]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[57]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[56]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[55]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[54]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[53]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[52]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[51]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[50]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[49]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[48]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[47]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[46]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[45]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[44]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[43]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[42]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[41]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[40]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[39]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[38]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[37]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[36]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[35]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[34]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[33]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[32]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[31]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[30]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[29]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[28]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[27]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[26]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[25]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[24]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[23]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[22]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[21]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[20]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[19]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[18]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[17]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[16]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[15]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[14]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[13]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[12]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[11]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[10]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[9]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[8]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[7]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[6]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[5]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[4]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[3]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[2]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[1]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[0]
WARNING: [Synth 8-3331] design fifo has unconnected port res_n
WARNING: [Synth 8-3331] design fifo has unconnected port shift_in
WARNING: [Synth 8-3331] design fifo has unconnected port shift_out
WARNING: [Synth 8-3331] design fifo has unconnected port full
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2379.105 ; gain = 250.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2396.887 ; gain = 268.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2396.887 ; gain = 268.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2396.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2502.941 ; gain = 374.379
8 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2502.941 ; gain = 374.379
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:86]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2504.828 ; gain = 1.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:23]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_stage' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:71]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter STATE_HOLD bound to: 2'b00 
	Parameter STATE_SI bound to: 2'b10 
	Parameter STATE_SO bound to: 2'b01 
	Parameter STATE_SI_SO bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:90]
INFO: [Synth 8-6155] done synthesizing module 'fifo_stage' (1#1) [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:71]
WARNING: [Synth 8-3848] Net empty in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3848] Net data_out in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:31]
WARNING: [Synth 8-3848] Net pre_out[7] in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:33]
WARNING: [Synth 8-3848] Net select in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:36]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (2#1) [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:23]
WARNING: [Synth 8-3331] design fifo has unconnected port empty
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[63]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[62]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[61]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[60]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[59]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[58]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[57]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[56]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[55]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[54]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[53]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[52]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[51]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[50]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[49]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[48]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[47]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[46]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[45]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[44]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[43]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[42]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[41]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[40]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[39]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[38]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[37]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[36]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[35]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[34]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[33]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[32]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[31]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[30]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[29]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[28]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[27]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[26]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[25]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[24]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[23]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[22]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[21]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[20]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[19]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[18]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[17]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[16]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[15]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[14]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[13]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[12]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[11]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[10]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[9]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[8]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[7]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[6]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[5]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[4]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[3]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[2]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[1]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[0]
WARNING: [Synth 8-3331] design fifo has unconnected port res_n
WARNING: [Synth 8-3331] design fifo has unconnected port shift_in
WARNING: [Synth 8-3331] design fifo has unconnected port shift_out
WARNING: [Synth 8-3331] design fifo has unconnected port full
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2536.773 ; gain = 33.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2554.648 ; gain = 51.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2554.648 ; gain = 51.707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2554.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2605.586 ; gain = 102.645
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
refresh_design
WARNING: [Synth 8-1082] pre_out was previously declared with a range [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:39]
WARNING: [Synth 8-976] pre_out has already been declared [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:39]
WARNING: [Synth 8-2654] second declaration of pre_out ignored [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:39]
INFO: [Synth 8-994] pre_out is declared here [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:33]
ERROR: [Synth 8-993] assgin is an unknown type [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:39]
INFO: [Synth 8-2350] module fifo ignored due to previous errors [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:86]
INFO: [Synth 8-2350] module fifo_stage ignored due to previous errors [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:71]
Failed to read verilog 'D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:84]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:86]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2652.461 ; gain = 5.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:23]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_stage' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:71]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter STATE_HOLD bound to: 2'b00 
	Parameter STATE_SI bound to: 2'b10 
	Parameter STATE_SO bound to: 2'b01 
	Parameter STATE_SI_SO bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:90]
INFO: [Synth 8-6155] done synthesizing module 'fifo_stage' (1#1) [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:71]
WARNING: [Synth 8-3848] Net empty in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3848] Net data_out in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:31]
WARNING: [Synth 8-3848] Net select in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:36]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (2#1) [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:23]
WARNING: [Synth 8-3331] design fifo has unconnected port empty
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[63]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[62]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[61]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[60]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[59]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[58]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[57]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[56]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[55]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[54]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[53]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[52]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[51]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[50]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[49]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[48]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[47]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[46]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[45]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[44]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[43]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[42]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[41]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[40]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[39]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[38]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[37]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[36]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[35]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[34]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[33]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[32]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[31]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[30]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[29]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[28]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[27]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[26]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[25]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[24]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[23]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[22]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[21]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[20]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[19]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[18]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[17]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[16]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[15]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[14]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[13]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[12]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[11]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[10]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[9]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[8]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[7]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[6]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[5]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[4]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[3]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[2]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[1]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[0]
WARNING: [Synth 8-3331] design fifo has unconnected port res_n
WARNING: [Synth 8-3331] design fifo has unconnected port shift_in
WARNING: [Synth 8-3331] design fifo has unconnected port shift_out
WARNING: [Synth 8-3331] design fifo has unconnected port full
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2674.051 ; gain = 27.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.895 ; gain = 50.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.895 ; gain = 50.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2697.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2754.543 ; gain = 107.543
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:84]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2754.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:23]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_stage' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:69]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter STATE_HOLD bound to: 2'b00 
	Parameter STATE_SI bound to: 2'b10 
	Parameter STATE_SO bound to: 2'b01 
	Parameter STATE_SI_SO bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:88]
INFO: [Synth 8-6155] done synthesizing module 'fifo_stage' (1#1) [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:69]
WARNING: [Synth 8-3848] Net empty in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3848] Net data_out in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:31]
WARNING: [Synth 8-3848] Net select in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:36]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (2#1) [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:23]
WARNING: [Synth 8-3331] design fifo has unconnected port empty
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[63]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[62]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[61]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[60]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[59]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[58]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[57]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[56]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[55]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[54]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[53]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[52]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[51]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[50]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[49]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[48]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[47]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[46]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[45]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[44]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[43]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[42]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[41]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[40]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[39]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[38]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[37]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[36]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[35]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[34]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[33]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[32]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[31]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[30]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[29]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[28]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[27]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[26]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[25]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[24]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[23]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[22]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[21]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[20]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[19]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[18]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[17]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[16]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[15]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[14]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[13]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[12]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[11]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[10]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[9]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[8]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[7]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[6]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[5]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[4]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[3]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[2]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[1]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[0]
WARNING: [Synth 8-3331] design fifo has unconnected port res_n
WARNING: [Synth 8-3331] design fifo has unconnected port shift_in
WARNING: [Synth 8-3331] design fifo has unconnected port shift_out
WARNING: [Synth 8-3331] design fifo has unconnected port full
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2754.543 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2754.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2754.543 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2754.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2793.711 ; gain = 39.168
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in fifo_stage with formal parameter declaration list [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:84]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2793.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:23]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_stage' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:69]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter STATE_HOLD bound to: 2'b00 
	Parameter STATE_SI bound to: 2'b10 
	Parameter STATE_SO bound to: 2'b01 
	Parameter STATE_SI_SO bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:88]
INFO: [Synth 8-6155] done synthesizing module 'fifo_stage' (1#1) [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:69]
WARNING: [Synth 8-3848] Net empty in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3848] Net data_out in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:31]
WARNING: [Synth 8-3848] Net select in module/entity fifo does not have driver. [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:36]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (2#1) [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:23]
WARNING: [Synth 8-3331] design fifo has unconnected port empty
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[63]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[62]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[61]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[60]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[59]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[58]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[57]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[56]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[55]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[54]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[53]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[52]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[51]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[50]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[49]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[48]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[47]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[46]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[45]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[44]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[43]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[42]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[41]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[40]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[39]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[38]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[37]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[36]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[35]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[34]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[33]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[32]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[31]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[30]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[29]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[28]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[27]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[26]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[25]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[24]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[23]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[22]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[21]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[20]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[19]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[18]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[17]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[16]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[15]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[14]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[13]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[12]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[11]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[10]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[9]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[8]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[7]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[6]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[5]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[4]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[3]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[2]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[1]
WARNING: [Synth 8-3331] design fifo has unconnected port data_out[0]
WARNING: [Synth 8-3331] design fifo has unconnected port res_n
WARNING: [Synth 8-3331] design fifo has unconnected port shift_in
WARNING: [Synth 8-3331] design fifo has unconnected port shift_out
WARNING: [Synth 8-3331] design fifo has unconnected port full
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2793.711 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2793.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2793.711 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2793.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2812.352 ; gain = 18.641
