// Seed: 1932125195
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout reg id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_3 = 0;
  input wire id_2;
  input wire id_1;
  parameter id_11 = ~1;
  wire id_12;
  wire id_13, id_14;
  always id_5 <= 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd54
) (
    output wand  id_0,
    input  wand  id_1,
    output wor   id_2,
    output logic id_3,
    output uwire id_4,
    input  wire  id_5,
    output wor   _id_6,
    input  wor   id_7
);
  always_comb id_3 <= id_5;
  realtime id_9;
  real id_10[1 : id_6];
  assign id_2 = id_9.id_10;
  bit id_11;
  logic id_12, id_13, id_14;
  initial id_11.id_14 = id_14;
  struct packed {
    logic   id_15;
    logic   id_16;
    id_17   id_18;
    integer id_19;
  } id_20;
  ;
  assign id_20.id_15 = 1;
  logic id_21;
  ;
  assign id_4 = id_20.id_16;
  integer id_22, id_23;
  module_0 modCall_1 (
      id_20,
      id_21,
      id_19,
      id_20,
      id_11,
      id_19,
      id_20.id_15,
      id_19,
      id_19,
      id_20
  );
endmodule
