multiline_comment|/*&n; *&t;linux/arch/alpha/kernel/sys_rawhide.c&n; *&n; *&t;Copyright (C) 1995 David A Rusling&n; *&t;Copyright (C) 1996 Jay A Estabrook&n; *&t;Copyright (C) 1998, 1999 Richard Henderson&n; *&n; * Code supporting the RAWHIDE.&n; */
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/ptrace.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/dma.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/mmu_context.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/core_mcpcia.h&gt;
macro_line|#include &quot;proto.h&quot;
macro_line|#include &quot;irq_impl.h&quot;
macro_line|#include &quot;pci_impl.h&quot;
macro_line|#include &quot;machvec_impl.h&quot;
multiline_comment|/*&n; * HACK ALERT! only the boot cpu is used for interrupts.&n; */
multiline_comment|/* Note mask bit is true for ENABLED irqs.  */
DECL|variable|hose_irq_masks
r_static
r_int
r_int
id|hose_irq_masks
(braket
l_int|4
)braket
op_assign
(brace
l_int|0xff0000
comma
l_int|0xfe0000
comma
l_int|0xff0000
comma
l_int|0xff0000
)brace
suffix:semicolon
DECL|variable|cached_irq_masks
r_static
r_int
r_int
id|cached_irq_masks
(braket
l_int|4
)braket
suffix:semicolon
DECL|variable|rawhide_irq_lock
id|spinlock_t
id|rawhide_irq_lock
op_assign
id|SPIN_LOCK_UNLOCKED
suffix:semicolon
r_static
r_inline
r_void
DECL|function|rawhide_update_irq_hw
id|rawhide_update_irq_hw
c_func
(paren
r_int
id|hose
comma
r_int
id|mask
)paren
(brace
op_star
(paren
id|vuip
)paren
id|MCPCIA_INT_MASK0
c_func
(paren
id|MCPCIA_HOSE2MID
c_func
(paren
id|hose
)paren
)paren
op_assign
id|mask
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
id|vuip
)paren
id|MCPCIA_INT_MASK0
c_func
(paren
id|MCPCIA_HOSE2MID
c_func
(paren
id|hose
)paren
)paren
suffix:semicolon
)brace
r_static
r_inline
r_void
DECL|function|rawhide_enable_irq
id|rawhide_enable_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|mask
comma
id|hose
suffix:semicolon
id|irq
op_sub_assign
l_int|16
suffix:semicolon
id|hose
op_assign
id|irq
op_div
l_int|24
suffix:semicolon
id|irq
op_sub_assign
id|hose
op_star
l_int|24
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|rawhide_irq_lock
)paren
suffix:semicolon
id|mask
op_assign
id|cached_irq_masks
(braket
id|hose
)braket
op_or_assign
l_int|1
op_lshift
id|irq
suffix:semicolon
id|mask
op_or_assign
id|hose_irq_masks
(braket
id|hose
)braket
suffix:semicolon
id|rawhide_update_irq_hw
c_func
(paren
id|hose
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|rawhide_irq_lock
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|rawhide_disable_irq
id|rawhide_disable_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_int
r_int
id|mask
comma
id|hose
suffix:semicolon
id|irq
op_sub_assign
l_int|16
suffix:semicolon
id|hose
op_assign
id|irq
op_div
l_int|24
suffix:semicolon
id|irq
op_sub_assign
id|hose
op_star
l_int|24
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|rawhide_irq_lock
)paren
suffix:semicolon
id|mask
op_assign
id|cached_irq_masks
(braket
id|hose
)braket
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
id|mask
op_or_assign
id|hose_irq_masks
(braket
id|hose
)braket
suffix:semicolon
id|rawhide_update_irq_hw
c_func
(paren
id|hose
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|rawhide_irq_lock
)paren
suffix:semicolon
)brace
r_static
r_int
r_int
DECL|function|rawhide_startup_irq
id|rawhide_startup_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|rawhide_enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_void
DECL|function|rawhide_end_irq
id|rawhide_end_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
)paren
id|rawhide_enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|variable|rawhide_irq_type
r_static
r_struct
id|hw_interrupt_type
id|rawhide_irq_type
op_assign
(brace
r_typename
suffix:colon
l_string|&quot;RAWHIDE&quot;
comma
id|startup
suffix:colon
id|rawhide_startup_irq
comma
id|shutdown
suffix:colon
id|rawhide_disable_irq
comma
id|enable
suffix:colon
id|rawhide_enable_irq
comma
id|disable
suffix:colon
id|rawhide_disable_irq
comma
id|ack
suffix:colon
id|rawhide_disable_irq
comma
id|end
suffix:colon
id|rawhide_end_irq
comma
)brace
suffix:semicolon
r_static
r_void
DECL|function|rawhide_srm_device_interrupt
id|rawhide_srm_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|irq
suffix:semicolon
id|irq
op_assign
(paren
id|vector
op_minus
l_int|0x800
)paren
op_rshift
l_int|4
suffix:semicolon
multiline_comment|/*&n;         * The RAWHIDE SRM console reports PCI interrupts with a vector&n;&t; * 0x80 *higher* than one might expect, as PCI IRQ 0 (ie bit 0)&n;&t; * shows up as IRQ 24, etc, etc. We adjust it down by 8 to have&n;&t; * it line up with the actual bit numbers from the REQ registers,&n;&t; * which is how we manage the interrupts/mask. Sigh...&n;&t; *&n;&t; * Also, PCI #1 interrupts are offset some more... :-(&n;         */
r_if
c_cond
(paren
id|irq
op_eq
l_int|52
)paren
(brace
multiline_comment|/* SCSI on PCI1 is special.  */
id|irq
op_assign
l_int|72
suffix:semicolon
)brace
multiline_comment|/* Adjust by which hose it is from.  */
id|irq
op_sub_assign
(paren
(paren
id|irq
op_plus
l_int|16
)paren
op_rshift
l_int|2
)paren
op_amp
l_int|0x38
suffix:semicolon
id|handle_irq
c_func
(paren
id|irq
comma
id|regs
)paren
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|rawhide_init_irq
id|rawhide_init_irq
c_func
(paren
r_void
)paren
(brace
r_struct
id|pci_controler
op_star
id|hose
suffix:semicolon
r_int
id|i
suffix:semicolon
id|mcpcia_init_hoses
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|hose
op_assign
id|hose_head
suffix:semicolon
id|hose
suffix:semicolon
id|hose
op_assign
id|hose-&gt;next
)paren
(brace
r_int
id|h
op_assign
id|hose-&gt;index
suffix:semicolon
id|rawhide_update_irq_hw
c_func
(paren
id|h
comma
id|hose_irq_masks
(braket
id|h
)braket
)paren
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|16
suffix:semicolon
id|i
OL
l_int|128
suffix:semicolon
op_increment
id|i
)paren
(brace
id|irq_desc
(braket
id|i
)braket
dot
id|status
op_assign
id|IRQ_DISABLED
op_or
id|IRQ_LEVEL
suffix:semicolon
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|rawhide_irq_type
suffix:semicolon
)brace
id|init_i8259a_irqs
c_func
(paren
)paren
suffix:semicolon
id|common_init_isa_dma
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * PCI Fixup configuration.&n; *&n; * Summary @ MCPCIA_PCI0_INT_REQ:&n; * Bit      Meaning&n; * 0        Interrupt Line A from slot 2 PCI0&n; * 1        Interrupt Line B from slot 2 PCI0&n; * 2        Interrupt Line C from slot 2 PCI0&n; * 3        Interrupt Line D from slot 2 PCI0&n; * 4        Interrupt Line A from slot 3 PCI0&n; * 5        Interrupt Line B from slot 3 PCI0&n; * 6        Interrupt Line C from slot 3 PCI0&n; * 7        Interrupt Line D from slot 3 PCI0&n; * 8        Interrupt Line A from slot 4 PCI0&n; * 9        Interrupt Line B from slot 4 PCI0&n; * 10       Interrupt Line C from slot 4 PCI0&n; * 11       Interrupt Line D from slot 4 PCI0&n; * 12       Interrupt Line A from slot 5 PCI0&n; * 13       Interrupt Line B from slot 5 PCI0&n; * 14       Interrupt Line C from slot 5 PCI0&n; * 15       Interrupt Line D from slot 5 PCI0&n; * 16       EISA interrupt (PCI 0) or SCSI interrupt (PCI 1)&n; * 17-23    NA&n; *&n; * IdSel&t;&n; *   1&t; EISA bridge (PCI bus 0 only)&n; *   2 &t; PCI option slot 2&n; *   3&t; PCI option slot 3&n; *   4   PCI option slot 4&n; *   5   PCI option slot 5&n; * &n; */
r_static
r_int
id|__init
DECL|function|rawhide_map_irq
id|rawhide_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
id|u8
id|slot
comma
id|u8
id|pin
)paren
(brace
r_static
r_char
id|irq_tab
(braket
l_int|5
)braket
(braket
l_int|5
)braket
id|__initdata
op_assign
(brace
multiline_comment|/*INT    INTA   INTB   INTC   INTD */
(brace
l_int|16
op_plus
l_int|16
comma
l_int|16
op_plus
l_int|16
comma
l_int|16
op_plus
l_int|16
comma
l_int|16
op_plus
l_int|16
comma
l_int|16
op_plus
l_int|16
)brace
comma
multiline_comment|/* IdSel 1 SCSI PCI 1 */
(brace
l_int|16
op_plus
l_int|0
comma
l_int|16
op_plus
l_int|0
comma
l_int|16
op_plus
l_int|1
comma
l_int|16
op_plus
l_int|2
comma
l_int|16
op_plus
l_int|3
)brace
comma
multiline_comment|/* IdSel 2 slot 2 */
(brace
l_int|16
op_plus
l_int|4
comma
l_int|16
op_plus
l_int|4
comma
l_int|16
op_plus
l_int|5
comma
l_int|16
op_plus
l_int|6
comma
l_int|16
op_plus
l_int|7
)brace
comma
multiline_comment|/* IdSel 3 slot 3 */
(brace
l_int|16
op_plus
l_int|8
comma
l_int|16
op_plus
l_int|8
comma
l_int|16
op_plus
l_int|9
comma
l_int|16
op_plus
l_int|10
comma
l_int|16
op_plus
l_int|11
)brace
comma
multiline_comment|/* IdSel 4 slot 4 */
(brace
l_int|16
op_plus
l_int|12
comma
l_int|16
op_plus
l_int|12
comma
l_int|16
op_plus
l_int|13
comma
l_int|16
op_plus
l_int|14
comma
l_int|16
op_plus
l_int|15
)brace
multiline_comment|/* IdSel 5 slot 5 */
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|1
comma
id|max_idsel
op_assign
l_int|5
comma
id|irqs_per_slot
op_assign
l_int|5
suffix:semicolon
r_struct
id|pci_controler
op_star
id|hose
op_assign
id|dev-&gt;sysdata
suffix:semicolon
r_int
id|irq
op_assign
id|COMMON_TABLE_LOOKUP
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
l_int|0
)paren
id|irq
op_add_assign
l_int|24
op_star
id|hose-&gt;index
suffix:semicolon
r_return
id|irq
suffix:semicolon
)brace
multiline_comment|/*&n; * The System Vector&n; */
DECL|variable|__initmv
r_struct
id|alpha_machine_vector
id|rawhide_mv
id|__initmv
op_assign
(brace
id|vector_name
suffix:colon
l_string|&quot;Rawhide&quot;
comma
id|DO_EV5_MMU
comma
id|DO_DEFAULT_RTC
comma
id|DO_MCPCIA_IO
comma
id|DO_MCPCIA_BUS
comma
id|machine_check
suffix:colon
id|mcpcia_machine_check
comma
id|max_dma_address
suffix:colon
id|ALPHA_MAX_DMA_ADDRESS
comma
id|min_io_address
suffix:colon
id|DEFAULT_IO_BASE
comma
id|min_mem_address
suffix:colon
id|MCPCIA_DEFAULT_MEM_BASE
comma
id|nr_irqs
suffix:colon
l_int|128
comma
id|device_interrupt
suffix:colon
id|rawhide_srm_device_interrupt
comma
id|init_arch
suffix:colon
id|mcpcia_init_arch
comma
id|init_irq
suffix:colon
id|rawhide_init_irq
comma
id|init_rtc
suffix:colon
id|common_init_rtc
comma
id|init_pci
suffix:colon
id|common_init_pci
comma
id|kill_arch
suffix:colon
l_int|NULL
comma
id|pci_map_irq
suffix:colon
id|rawhide_map_irq
comma
id|pci_swizzle
suffix:colon
id|common_swizzle
comma
)brace
suffix:semicolon
id|ALIAS_MV
c_func
(paren
id|rawhide
)paren
eof
