ARM GAS  /tmp/cc2qWkDp.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_UART_RxCpltCallback
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_UART_RxCpltCallback:
  27              	.LVL0:
  28              	.LFB132:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usart.h"
  22:Core/Src/main.c **** #include "gpio.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** #include "shell.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/cc2qWkDp.s 			page 2


  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** extern char charbuffer;
  47:Core/Src/main.c **** char s;
  48:Core/Src/main.c **** extern int isEnable;
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Configure the system clock */
  82:Core/Src/main.c ****   SystemClock_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END SysInit */
ARM GAS  /tmp/cc2qWkDp.s 			page 3


  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Initialize all configured peripherals */
  89:Core/Src/main.c ****   MX_GPIO_Init();
  90:Core/Src/main.c ****   MX_USART1_UART_Init();
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  92:Core/Src/main.c ****   HAL_UART_Receive_IT(&UART, (uint8_t *)&charbuffer, 1);
  93:Core/Src/main.c ****   DebugSend("\x1B[2J\x1B[H"); //清屏
  94:Core/Src/main.c ****   DebugSend("Hyc ->");
  95:Core/Src/main.c ****   /* USER CODE END 2 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Infinite loop */
  98:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  99:Core/Src/main.c ****   while (1)
 100:Core/Src/main.c ****   {
 101:Core/Src/main.c ****     /* USER CODE END WHILE */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 104:Core/Src/main.c ****     if(isEnable == 1)
 105:Core/Src/main.c ****     {
 106:Core/Src/main.c ****       shellexe();
 107:Core/Src/main.c ****       isEnable = 0;
 108:Core/Src/main.c ****     }
 109:Core/Src/main.c ****   }
 110:Core/Src/main.c ****   /* USER CODE END 3 */
 111:Core/Src/main.c **** }
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** /**
 114:Core/Src/main.c ****   * @brief System Clock Configuration
 115:Core/Src/main.c ****   * @retval None
 116:Core/Src/main.c ****   */
 117:Core/Src/main.c **** void SystemClock_Config(void)
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 127:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 138:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 139:Core/Src/main.c ****   {
 140:Core/Src/main.c ****     Error_Handler();
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 143:Core/Src/main.c ****   */
ARM GAS  /tmp/cc2qWkDp.s 			page 4


 144:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 145:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 146:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 147:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c ****     Error_Handler();
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 158:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 159:Core/Src/main.c **** {
  30              		.loc 1 159 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 160:Core/Src/main.c ****     isEnable = 1;
  35              		.loc 1 160 5 view .LVU1
  36              		.loc 1 160 14 is_stmt 0 view .LVU2
  37 0000 014B     		ldr	r3, .L2
  38 0002 0122     		movs	r2, #1
  39 0004 1A60     		str	r2, [r3]
 161:Core/Src/main.c **** }
  40              		.loc 1 161 1 view .LVU3
  41 0006 7047     		bx	lr
  42              	.L3:
  43              		.align	2
  44              	.L2:
  45 0008 00000000 		.word	isEnable
  46              		.cfi_endproc
  47              	.LFE132:
  49              		.section	.text.Error_Handler,"ax",%progbits
  50              		.align	1
  51              		.global	Error_Handler
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  56              	Error_Handler:
  57              	.LFB133:
 162:Core/Src/main.c **** /* USER CODE END 4 */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** /**
 165:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 166:Core/Src/main.c ****   * @retval None
 167:Core/Src/main.c ****   */
 168:Core/Src/main.c **** void Error_Handler(void)
 169:Core/Src/main.c **** {
  58              		.loc 1 169 1 is_stmt 1 view -0
  59              		.cfi_startproc
  60              		@ Volatile: function does not return.
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc2qWkDp.s 			page 5


  63              		@ link register save eliminated.
 170:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 171:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 172:Core/Src/main.c ****   __disable_irq();
  64              		.loc 1 172 3 view .LVU5
  65              	.LBB4:
  66              	.LBI4:
  67              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
ARM GAS  /tmp/cc2qWkDp.s 			page 6


  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  /tmp/cc2qWkDp.s 			page 7


 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  68              		.loc 2 140 27 view .LVU6
  69              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  70              		.loc 2 142 3 view .LVU7
  71              		.syntax unified
  72              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  73 0000 72B6     		cpsid i
  74              	@ 0 "" 2
  75              		.thumb
  76              		.syntax unified
  77              	.L5:
  78              	.LBE5:
  79              	.LBE4:
 173:Core/Src/main.c ****   while (1)
  80              		.loc 1 173 3 discriminator 1 view .LVU8
 174:Core/Src/main.c ****   {
 175:Core/Src/main.c ****   }
  81              		.loc 1 175 3 discriminator 1 view .LVU9
 173:Core/Src/main.c ****   while (1)
  82              		.loc 1 173 9 discriminator 1 view .LVU10
  83 0002 FEE7     		b	.L5
  84              		.cfi_endproc
ARM GAS  /tmp/cc2qWkDp.s 			page 8


  85              	.LFE133:
  87              		.section	.text.SystemClock_Config,"ax",%progbits
  88              		.align	1
  89              		.global	SystemClock_Config
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	SystemClock_Config:
  95              	.LFB131:
 118:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  96              		.loc 1 118 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 80
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100 0000 00B5     		push	{lr}
 101              	.LCFI0:
 102              		.cfi_def_cfa_offset 4
 103              		.cfi_offset 14, -4
 104 0002 95B0     		sub	sp, sp, #84
 105              	.LCFI1:
 106              		.cfi_def_cfa_offset 88
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 107              		.loc 1 119 3 view .LVU12
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 108              		.loc 1 119 22 is_stmt 0 view .LVU13
 109 0004 3022     		movs	r2, #48
 110 0006 0021     		movs	r1, #0
 111 0008 08A8     		add	r0, sp, #32
 112 000a FFF7FEFF 		bl	memset
 113              	.LVL1:
 120:Core/Src/main.c **** 
 114              		.loc 1 120 3 is_stmt 1 view .LVU14
 120:Core/Src/main.c **** 
 115              		.loc 1 120 22 is_stmt 0 view .LVU15
 116 000e 0023     		movs	r3, #0
 117 0010 0393     		str	r3, [sp, #12]
 118 0012 0493     		str	r3, [sp, #16]
 119 0014 0593     		str	r3, [sp, #20]
 120 0016 0693     		str	r3, [sp, #24]
 121 0018 0793     		str	r3, [sp, #28]
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 122              		.loc 1 124 3 is_stmt 1 view .LVU16
 123              	.LBB6:
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 124              		.loc 1 124 3 view .LVU17
 125 001a 0193     		str	r3, [sp, #4]
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 126              		.loc 1 124 3 view .LVU18
 127 001c 1E4A     		ldr	r2, .L12
 128 001e 116C     		ldr	r1, [r2, #64]
 129 0020 41F08051 		orr	r1, r1, #268435456
 130 0024 1164     		str	r1, [r2, #64]
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 131              		.loc 1 124 3 view .LVU19
 132 0026 126C     		ldr	r2, [r2, #64]
 133 0028 02F08052 		and	r2, r2, #268435456
 134 002c 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/cc2qWkDp.s 			page 9


 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 135              		.loc 1 124 3 view .LVU20
 136 002e 019A     		ldr	r2, [sp, #4]
 137              	.LBE6:
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 138              		.loc 1 124 3 view .LVU21
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 139              		.loc 1 125 3 view .LVU22
 140              	.LBB7:
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 141              		.loc 1 125 3 view .LVU23
 142 0030 0293     		str	r3, [sp, #8]
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 143              		.loc 1 125 3 view .LVU24
 144 0032 1A4A     		ldr	r2, .L12+4
 145 0034 1168     		ldr	r1, [r2]
 146 0036 41F44041 		orr	r1, r1, #49152
 147 003a 1160     		str	r1, [r2]
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 148              		.loc 1 125 3 view .LVU25
 149 003c 1268     		ldr	r2, [r2]
 150 003e 02F44042 		and	r2, r2, #49152
 151 0042 0292     		str	r2, [sp, #8]
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 152              		.loc 1 125 3 view .LVU26
 153 0044 029A     		ldr	r2, [sp, #8]
 154              	.LBE7:
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 155              		.loc 1 125 3 view .LVU27
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 156              		.loc 1 129 3 view .LVU28
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 157              		.loc 1 129 36 is_stmt 0 view .LVU29
 158 0046 0222     		movs	r2, #2
 159 0048 0892     		str	r2, [sp, #32]
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 160              		.loc 1 130 3 is_stmt 1 view .LVU30
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 161              		.loc 1 130 30 is_stmt 0 view .LVU31
 162 004a 0121     		movs	r1, #1
 163 004c 0B91     		str	r1, [sp, #44]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 164              		.loc 1 131 3 is_stmt 1 view .LVU32
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 165              		.loc 1 131 41 is_stmt 0 view .LVU33
 166 004e 1021     		movs	r1, #16
 167 0050 0C91     		str	r1, [sp, #48]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 168              		.loc 1 132 3 is_stmt 1 view .LVU34
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 169              		.loc 1 132 34 is_stmt 0 view .LVU35
 170 0052 0E92     		str	r2, [sp, #56]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 171              		.loc 1 133 3 is_stmt 1 view .LVU36
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 172              		.loc 1 133 35 is_stmt 0 view .LVU37
 173 0054 0F93     		str	r3, [sp, #60]
ARM GAS  /tmp/cc2qWkDp.s 			page 10


 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 174              		.loc 1 134 3 is_stmt 1 view .LVU38
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 175              		.loc 1 134 30 is_stmt 0 view .LVU39
 176 0056 0823     		movs	r3, #8
 177 0058 1093     		str	r3, [sp, #64]
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 178              		.loc 1 135 3 is_stmt 1 view .LVU40
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 179              		.loc 1 135 30 is_stmt 0 view .LVU41
 180 005a 6423     		movs	r3, #100
 181 005c 1193     		str	r3, [sp, #68]
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 182              		.loc 1 136 3 is_stmt 1 view .LVU42
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 183              		.loc 1 136 30 is_stmt 0 view .LVU43
 184 005e 1292     		str	r2, [sp, #72]
 137:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 185              		.loc 1 137 3 is_stmt 1 view .LVU44
 137:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 186              		.loc 1 137 30 is_stmt 0 view .LVU45
 187 0060 0423     		movs	r3, #4
 188 0062 1393     		str	r3, [sp, #76]
 138:Core/Src/main.c ****   {
 189              		.loc 1 138 3 is_stmt 1 view .LVU46
 138:Core/Src/main.c ****   {
 190              		.loc 1 138 7 is_stmt 0 view .LVU47
 191 0064 08A8     		add	r0, sp, #32
 192 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 193              	.LVL2:
 138:Core/Src/main.c ****   {
 194              		.loc 1 138 6 view .LVU48
 195 006a 88B9     		cbnz	r0, .L10
 144:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 196              		.loc 1 144 3 is_stmt 1 view .LVU49
 144:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 197              		.loc 1 144 31 is_stmt 0 view .LVU50
 198 006c 0F23     		movs	r3, #15
 199 006e 0393     		str	r3, [sp, #12]
 146:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 200              		.loc 1 146 3 is_stmt 1 view .LVU51
 146:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 201              		.loc 1 146 34 is_stmt 0 view .LVU52
 202 0070 0223     		movs	r3, #2
 203 0072 0493     		str	r3, [sp, #16]
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 204              		.loc 1 147 3 is_stmt 1 view .LVU53
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 205              		.loc 1 147 35 is_stmt 0 view .LVU54
 206 0074 0023     		movs	r3, #0
 207 0076 0593     		str	r3, [sp, #20]
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 208              		.loc 1 148 3 is_stmt 1 view .LVU55
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 209              		.loc 1 148 36 is_stmt 0 view .LVU56
 210 0078 4FF48052 		mov	r2, #4096
 211 007c 0692     		str	r2, [sp, #24]
ARM GAS  /tmp/cc2qWkDp.s 			page 11


 149:Core/Src/main.c **** 
 212              		.loc 1 149 3 is_stmt 1 view .LVU57
 149:Core/Src/main.c **** 
 213              		.loc 1 149 36 is_stmt 0 view .LVU58
 214 007e 0793     		str	r3, [sp, #28]
 151:Core/Src/main.c ****   {
 215              		.loc 1 151 3 is_stmt 1 view .LVU59
 151:Core/Src/main.c ****   {
 216              		.loc 1 151 7 is_stmt 0 view .LVU60
 217 0080 0321     		movs	r1, #3
 218 0082 03A8     		add	r0, sp, #12
 219 0084 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 220              	.LVL3:
 151:Core/Src/main.c ****   {
 221              		.loc 1 151 6 view .LVU61
 222 0088 20B9     		cbnz	r0, .L11
 155:Core/Src/main.c **** 
 223              		.loc 1 155 1 view .LVU62
 224 008a 15B0     		add	sp, sp, #84
 225              	.LCFI2:
 226              		.cfi_remember_state
 227              		.cfi_def_cfa_offset 4
 228              		@ sp needed
 229 008c 5DF804FB 		ldr	pc, [sp], #4
 230              	.L10:
 231              	.LCFI3:
 232              		.cfi_restore_state
 140:Core/Src/main.c ****   }
 233              		.loc 1 140 5 is_stmt 1 view .LVU63
 234 0090 FFF7FEFF 		bl	Error_Handler
 235              	.LVL4:
 236              	.L11:
 153:Core/Src/main.c ****   }
 237              		.loc 1 153 5 view .LVU64
 238 0094 FFF7FEFF 		bl	Error_Handler
 239              	.LVL5:
 240              	.L13:
 241              		.align	2
 242              	.L12:
 243 0098 00380240 		.word	1073887232
 244 009c 00700040 		.word	1073770496
 245              		.cfi_endproc
 246              	.LFE131:
 248              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 249              		.align	2
 250              	.LC0:
 251 0000 1B5B324A 		.ascii	"\033[2J\033[H\000"
 251      1B5B4800 
 252              		.align	2
 253              	.LC1:
 254 0008 48796320 		.ascii	"Hyc ->\000"
 254      2D3E00
 255              		.section	.text.main,"ax",%progbits
 256              		.align	1
 257              		.global	main
 258              		.syntax unified
 259              		.thumb
ARM GAS  /tmp/cc2qWkDp.s 			page 12


 260              		.thumb_func
 262              	main:
 263              	.LFB130:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 264              		.loc 1 67 1 view -0
 265              		.cfi_startproc
 266              		@ Volatile: function does not return.
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269 0000 08B5     		push	{r3, lr}
 270              	.LCFI4:
 271              		.cfi_def_cfa_offset 8
 272              		.cfi_offset 3, -8
 273              		.cfi_offset 14, -4
  75:Core/Src/main.c **** 
 274              		.loc 1 75 3 view .LVU66
 275 0002 FFF7FEFF 		bl	HAL_Init
 276              	.LVL6:
  82:Core/Src/main.c **** 
 277              		.loc 1 82 3 view .LVU67
 278 0006 FFF7FEFF 		bl	SystemClock_Config
 279              	.LVL7:
  89:Core/Src/main.c ****   MX_USART1_UART_Init();
 280              		.loc 1 89 3 view .LVU68
 281 000a FFF7FEFF 		bl	MX_GPIO_Init
 282              	.LVL8:
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 283              		.loc 1 90 3 view .LVU69
 284 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 285              	.LVL9:
  92:Core/Src/main.c ****   DebugSend("\x1B[2J\x1B[H"); //清屏
 286              		.loc 1 92 3 view .LVU70
 287 0012 0122     		movs	r2, #1
 288 0014 0949     		ldr	r1, .L18
 289 0016 0A48     		ldr	r0, .L18+4
 290 0018 FFF7FEFF 		bl	HAL_UART_Receive_IT
 291              	.LVL10:
  93:Core/Src/main.c ****   DebugSend("Hyc ->");
 292              		.loc 1 93 3 view .LVU71
 293 001c 0948     		ldr	r0, .L18+8
 294 001e FFF7FEFF 		bl	DebugSend
 295              	.LVL11:
  94:Core/Src/main.c ****   /* USER CODE END 2 */
 296              		.loc 1 94 3 view .LVU72
 297 0022 0948     		ldr	r0, .L18+12
 298 0024 FFF7FEFF 		bl	DebugSend
 299              	.LVL12:
 300              	.L15:
  99:Core/Src/main.c ****   {
 301              		.loc 1 99 3 view .LVU73
 104:Core/Src/main.c ****     {
 302              		.loc 1 104 5 view .LVU74
 104:Core/Src/main.c ****     {
 303              		.loc 1 104 17 is_stmt 0 view .LVU75
 304 0028 084B     		ldr	r3, .L18+16
 305 002a 1B68     		ldr	r3, [r3]
 104:Core/Src/main.c ****     {
ARM GAS  /tmp/cc2qWkDp.s 			page 13


 306              		.loc 1 104 7 view .LVU76
 307 002c 012B     		cmp	r3, #1
 308 002e FBD1     		bne	.L15
 106:Core/Src/main.c ****       isEnable = 0;
 309              		.loc 1 106 7 is_stmt 1 view .LVU77
 310 0030 FFF7FEFF 		bl	shellexe
 311              	.LVL13:
 107:Core/Src/main.c ****     }
 312              		.loc 1 107 7 view .LVU78
 107:Core/Src/main.c ****     }
 313              		.loc 1 107 16 is_stmt 0 view .LVU79
 314 0034 054B     		ldr	r3, .L18+16
 315 0036 0022     		movs	r2, #0
 316 0038 1A60     		str	r2, [r3]
 317 003a F5E7     		b	.L15
 318              	.L19:
 319              		.align	2
 320              	.L18:
 321 003c 00000000 		.word	charbuffer
 322 0040 00000000 		.word	huart1
 323 0044 00000000 		.word	.LC0
 324 0048 08000000 		.word	.LC1
 325 004c 00000000 		.word	isEnable
 326              		.cfi_endproc
 327              	.LFE130:
 329              		.global	s
 330              		.section	.bss.s,"aw",%nobits
 333              	s:
 334 0000 00       		.space	1
 335              		.text
 336              	.Letext0:
 337              		.file 3 "/home/hyc/.gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 338              		.file 4 "/home/hyc/.gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 339              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 340              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 341              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 342              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 343              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 344              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 345              		.file 11 "Core/Inc/usart.h"
 346              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 347              		.file 13 "Core/Inc/gpio.h"
 348              		.file 14 "Core/Inc/shell.h"
 349              		.file 15 "<built-in>"
ARM GAS  /tmp/cc2qWkDp.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc2qWkDp.s:20     .text.HAL_UART_RxCpltCallback:0000000000000000 $t
     /tmp/cc2qWkDp.s:26     .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
     /tmp/cc2qWkDp.s:45     .text.HAL_UART_RxCpltCallback:0000000000000008 $d
     /tmp/cc2qWkDp.s:50     .text.Error_Handler:0000000000000000 $t
     /tmp/cc2qWkDp.s:56     .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc2qWkDp.s:88     .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc2qWkDp.s:94     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc2qWkDp.s:243    .text.SystemClock_Config:0000000000000098 $d
     /tmp/cc2qWkDp.s:249    .rodata.main.str1.4:0000000000000000 $d
     /tmp/cc2qWkDp.s:256    .text.main:0000000000000000 $t
     /tmp/cc2qWkDp.s:262    .text.main:0000000000000000 main
     /tmp/cc2qWkDp.s:321    .text.main:000000000000003c $d
     /tmp/cc2qWkDp.s:333    .bss.s:0000000000000000 s
     /tmp/cc2qWkDp.s:334    .bss.s:0000000000000000 $d

UNDEFINED SYMBOLS
isEnable
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
HAL_UART_Receive_IT
DebugSend
shellexe
charbuffer
huart1
