module top_module(
    input a,
    input b,
    output out
);
    // Use assignment statement to implement AND gate logic
    assign out = a & b;
endmodule
