{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1555491925107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1555491925108 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Controller EP4SGX230KF40C2 " "Selected device EP4SGX230KF40C2 for design \"Controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555491925366 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555491925430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555491925430 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10452 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925698 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925698 ""}  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10452 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555491925698 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925700 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925700 ""}  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555491925700 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19712 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925702 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19725 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925702 ""}  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19712 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555491925702 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 3831 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925704 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 3844 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925704 ""}  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 3831 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555491925704 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10617 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925705 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10630 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925705 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10617 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555491925705 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4003 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925707 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4016 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925707 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4003 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555491925707 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925708 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15376 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925708 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555491925708 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19877 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925710 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19890 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491925710 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19877 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555491925710 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component\|altsyncram_ba34:auto_generated\|ram_block1a0 " "Atom \"ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component\|altsyncram_ba34:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1555491925721 "|Controller|ethlink:ethlink_inst|ramdataCHOD:dataRAMCHOD|altramdataCHOD:altramdataCHOD_inst|altsyncram:altsyncram_component|altsyncram_ba34:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1555491925721 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Fitter" 0 -1 1555491926495 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Fitter" 0 -1 1555491926500 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Fitter" 0 -1 1555491926536 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Fitter" 0 -1 1555491926539 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555491926799 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555491928255 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555491928255 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555491928255 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Device EP4SGX530KH40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555491928255 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1555491928255 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 124697 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1555491928325 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1555491928325 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555491928338 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555491931431 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "9 " "Following 9 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "SMA_clkout_p SMA_clkout_p(n) " "Pin \"SMA_clkout_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"SMA_clkout_p(n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { SMA_clkout_p } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_clkout_p" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2613 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124699 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { SMA_clkout_p(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1555491933574 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[3\] ETH_TX_p\[3\](n) " "Pin \"ETH_TX_p\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[3\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[3] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[3\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2589 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124701 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1555491933574 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[2\] ETH_TX_p\[2\](n) " "Pin \"ETH_TX_p\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[2\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[2] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[2\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2590 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124703 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1555491933574 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[1\] ETH_TX_p\[1\](n) " "Pin \"ETH_TX_p\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[1\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[1] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[1\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2591 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124705 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1555491933574 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[0\] ETH_TX_p\[0\](n) " "Pin \"ETH_TX_p\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[0\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[0] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[0\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2592 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124707 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1555491933574 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[3\] ETH_RX_p\[3\](n) " "Pin \"ETH_RX_p\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[3\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[3] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[3\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2585 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124709 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1555491933574 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[0\] ETH_RX_p\[0\](n) " "Pin \"ETH_RX_p\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[0\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[0] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[0\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2588 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124710 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1555491933574 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[2\] ETH_RX_p\[2\](n) " "Pin \"ETH_RX_p\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[2\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[2] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[2\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2586 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124711 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1555491933574 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[1\] ETH_RX_p\[1\](n) " "Pin \"ETH_RX_p\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[1\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[1] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[1\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2587 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124712 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1555491933574 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1555491933574 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1555491935240 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19712 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1555491935241 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 3831 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1555491935241 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10617 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1555491935242 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4003 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1555491935242 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1555491935243 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19877 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1555491935243 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input ports of the PLL ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 and the PLL pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 ARESET " "PLL ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 and PLL pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8905 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10268 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 93 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1555491935247 ""}  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8905 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10268 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 93 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1555491935247 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19877 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491937684 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19890 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491937684 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19877 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555491937684 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10268 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491937818 ""}  } { { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10268 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555491937818 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8905 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1555491937962 ""}  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8905 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1555491937962 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3gt1 " "Entity dcfifo_3gt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5lt1 " "Entity dcfifo_5lt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lot1 " "Entity dcfifo_lot1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nkt1 " "Entity dcfifo_nkt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_slt1 " "Entity dcfifo_slt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vit1 " "Entity dcfifo_vit1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555491940215 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1555491940215 ""}
{ "Info" "ISTA_SDC_FOUND" "Controller.out.sdc " "Reading SDC File: 'Controller.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1555491940695 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1555491940695 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_INST\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_INST\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555491940879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555491940879 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1555491940879 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1555491940879 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1555491941221 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1555491941221 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1555491941267 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1555491941267 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1555491941267 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1555491941267 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup OSCILL_50 (Rise) OSCILL_50 (Rise) 0.020 0.050 " "Setup clock transfer from OSCILL_50 (Rise) to OSCILL_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555491941268 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold OSCILL_50 (Rise) OSCILL_50 (Rise) 0.020 0.050 " "Hold clock transfer from OSCILL_50 (Rise) to OSCILL_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555491941268 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup OSCILL_50 (Fall) OSCILL_50 (Rise) 0.020 0.050 " "Setup clock transfer from OSCILL_50 (Fall) to OSCILL_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555491941268 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold OSCILL_50 (Fall) OSCILL_50 (Rise) 0.020 0.050 " "Hold clock transfer from OSCILL_50 (Fall) to OSCILL_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555491941268 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup OSCILL_50 (Rise) OSCILL_50 (Fall) 0.020 0.050 " "Setup clock transfer from OSCILL_50 (Rise) to OSCILL_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555491941268 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold OSCILL_50 (Rise) OSCILL_50 (Fall) 0.020 0.050 " "Hold clock transfer from OSCILL_50 (Rise) to OSCILL_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1555491941268 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1555491941268 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1555491941269 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555491941270 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555491941270 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555491941270 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    OSCILL_50 " "  20.000    OSCILL_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555491941270 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555491941270 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1555491941270 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y60_N125) " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y60_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y60_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y60_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1555491945666 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945666 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 3923 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y65_N125) " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y65_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y65_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y65_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1555491945666 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945666 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19861 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y67_N125) " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y67_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y67_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y67_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1555491945667 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945667 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y68_N125) " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y68_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y68_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y68_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1555491945667 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945667 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10601 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_R3) " "Automatically promoted node ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945667 ""}  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8905 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSCILL_50~input (placed in PIN AC35 (CLK3n)) " "Automatically promoted node OSCILL_50~input (placed in PIN AC35 (CLK3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945667 ""}  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 124560 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_L3) " "Automatically promoted node pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_L3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945667 ""}  } { { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10268 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945667 ""}  } { { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 87359 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 103675 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 88681 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 88677 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 104460 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945667 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1555491945667 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 95647 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|syncrst1:SyncRST\|allregs.dout.clk\[2\].rst  " "Automatically promoted node ethlink:ethlink_inst\|syncrst1:SyncRST\|allregs.dout.clk\[2\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945667 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8934 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4533 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 40344 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 44392 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 3923 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945667 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1555491945667 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 25795 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 20492 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 47916 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 50247 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19861 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945667 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1555491945667 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 24691 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 11234 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 39718 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 44187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10601 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1555491945668 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15978 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 47506 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 49756 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1555491945668 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19706 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|syncrst1:SyncRST\|allregs.dout.clk\[3\].rst  " "Automatically promoted node ethlink:ethlink_inst\|syncrst1:SyncRST\|allregs.dout.clk\[3\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945668 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8936 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4533 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4534 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1555491945668 ""}  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 208 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4535 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 20492 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 20493 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1555491945668 ""}  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 208 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 20496 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15978 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15979 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1555491945668 ""}  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 208 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15982 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 11234 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945669 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 11235 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555491945669 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1555491945669 ""}  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 208 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 11238 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|syncrst1:syncrst\|allregs.dout.clk\[3\].rst  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|syncrst1:syncrst\|allregs.dout.clk\[3\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555491945669 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 25797 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555491945669 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555491950094 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555491950171 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555491950175 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555491950265 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555491950452 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555491950602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555491950603 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555491950671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555491953598 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1555491953675 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555491953675 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 " "PLL \"pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 driven by OSCILL_50~inputclkctrl which is OUTCLK output port of Clock enable block type node OSCILL_50~inputclkctrl " "Input port INCLK\[0\] of node \"pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is driven by OSCILL_50~inputclkctrl which is OUTCLK output port of Clock enable block type node OSCILL_50~inputclkctrl" {  } { { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll.vhd" 142 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 138 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 10 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1555491957210 ""}  } { { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll.vhd" 142 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 138 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1555491957210 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] SMA_clkout_p~output " "PLL \"pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"SMA_clkout_p~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll.vhd" 142 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 138 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 33 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1555491957211 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 0 " "PLL \"ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 driven by OSCILL_50~inputclkctrl which is OUTCLK output port of Clock enable block type node OSCILL_50~inputclkctrl " "Input port INCLK\[0\] of node \"ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1\" is driven by OSCILL_50~inputclkctrl which is OUTCLK output port of Clock enable block type node OSCILL_50~inputclkctrl" {  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "altpll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd" 142 0 0 } } { "pll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll_refclk2.vhd" 143 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 261 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 10 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1555491957352 ""}  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "altpll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd" 142 0 0 } } { "pll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll_refclk2.vhd" 143 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 261 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1555491957352 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 0 " "PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll driven by ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock enable block type node ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" is driven by ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock enable block type node ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } } { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "altpll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd" 142 0 0 } } { "pll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll_refclk2.vhd" 143 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 261 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1555491957574 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1555491957574 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_GTX_CLK\[0\] " "Node \"ENET_GTX_CLK\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_GTX_CLK\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_GTX_CLK\[1\] " "Node \"ENET_GTX_CLK\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_GTX_CLK\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_GTX_CLK\[2\] " "Node \"ENET_GTX_CLK\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_GTX_CLK\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_GTX_CLK\[3\] " "Node \"ENET_GTX_CLK\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_GTX_CLK\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDC\[0\] " "Node \"ENET_MDC\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDC\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDC\[1\] " "Node \"ENET_MDC\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDC\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDC\[2\] " "Node \"ENET_MDC\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDC\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDC\[3\] " "Node \"ENET_MDC\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDC\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDIO\[0\] " "Node \"ENET_MDIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDIO\[1\] " "Node \"ENET_MDIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDIO\[2\] " "Node \"ENET_MDIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDIO\[3\] " "Node \"ENET_MDIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_n\[0\] " "Node \"ENET_RST_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RST_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_n\[1\] " "Node \"ENET_RST_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RST_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_n\[2\] " "Node \"ENET_RST_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RST_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_n\[3\] " "Node \"ENET_RST_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RST_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CLK\[0\] " "Node \"ENET_RX_CLK\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CLK\[1\] " "Node \"ENET_RX_CLK\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CLK\[2\] " "Node \"ENET_RX_CLK\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CLK\[3\] " "Node \"ENET_RX_CLK\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DV\[0\] " "Node \"ENET_RX_DV\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DV\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DV\[1\] " "Node \"ENET_RX_DV\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DV\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DV\[2\] " "Node \"ENET_RX_DV\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DV\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DV\[3\] " "Node \"ENET_RX_DV\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DV\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[0\] " "Node \"ENET_RX_D\[0\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[1\] " "Node \"ENET_RX_D\[0\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[2\] " "Node \"ENET_RX_D\[0\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[3\] " "Node \"ENET_RX_D\[0\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[4\] " "Node \"ENET_RX_D\[0\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[5\] " "Node \"ENET_RX_D\[0\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[6\] " "Node \"ENET_RX_D\[0\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[7\] " "Node \"ENET_RX_D\[0\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[0\] " "Node \"ENET_RX_D\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[1\] " "Node \"ENET_RX_D\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[2\] " "Node \"ENET_RX_D\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[3\] " "Node \"ENET_RX_D\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[4\] " "Node \"ENET_RX_D\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[5\] " "Node \"ENET_RX_D\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[6\] " "Node \"ENET_RX_D\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[7\] " "Node \"ENET_RX_D\[1\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[0\] " "Node \"ENET_RX_D\[2\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[1\] " "Node \"ENET_RX_D\[2\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[2\] " "Node \"ENET_RX_D\[2\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[3\] " "Node \"ENET_RX_D\[2\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[4\] " "Node \"ENET_RX_D\[2\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[5\] " "Node \"ENET_RX_D\[2\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[6\] " "Node \"ENET_RX_D\[2\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[7\] " "Node \"ENET_RX_D\[2\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[0\] " "Node \"ENET_RX_D\[3\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[1\] " "Node \"ENET_RX_D\[3\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[2\] " "Node \"ENET_RX_D\[3\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[3\] " "Node \"ENET_RX_D\[3\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[4\] " "Node \"ENET_RX_D\[3\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[5\] " "Node \"ENET_RX_D\[3\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[6\] " "Node \"ENET_RX_D\[3\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[7\] " "Node \"ENET_RX_D\[3\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_ER\[0\] " "Node \"ENET_RX_ER\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_ER\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_ER\[1\] " "Node \"ENET_RX_ER\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_ER\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_ER\[2\] " "Node \"ENET_RX_ER\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_ER\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_ER\[3\] " "Node \"ENET_RX_ER\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_ER\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[0\] " "Node \"ENET_TX_D\[0\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[1\] " "Node \"ENET_TX_D\[0\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[2\] " "Node \"ENET_TX_D\[0\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[3\] " "Node \"ENET_TX_D\[0\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[4\] " "Node \"ENET_TX_D\[0\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[5\] " "Node \"ENET_TX_D\[0\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[6\] " "Node \"ENET_TX_D\[0\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[7\] " "Node \"ENET_TX_D\[0\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[0\] " "Node \"ENET_TX_D\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[1\] " "Node \"ENET_TX_D\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[2\] " "Node \"ENET_TX_D\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[3\] " "Node \"ENET_TX_D\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[4\] " "Node \"ENET_TX_D\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[5\] " "Node \"ENET_TX_D\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[6\] " "Node \"ENET_TX_D\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[7\] " "Node \"ENET_TX_D\[1\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[0\] " "Node \"ENET_TX_D\[2\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[1\] " "Node \"ENET_TX_D\[2\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[2\] " "Node \"ENET_TX_D\[2\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[3\] " "Node \"ENET_TX_D\[2\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[4\] " "Node \"ENET_TX_D\[2\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[5\] " "Node \"ENET_TX_D\[2\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[6\] " "Node \"ENET_TX_D\[2\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[7\] " "Node \"ENET_TX_D\[2\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[0\] " "Node \"ENET_TX_D\[3\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[1\] " "Node \"ENET_TX_D\[3\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[2\] " "Node \"ENET_TX_D\[3\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[3\] " "Node \"ENET_TX_D\[3\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[4\] " "Node \"ENET_TX_D\[3\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[5\] " "Node \"ENET_TX_D\[3\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[6\] " "Node \"ENET_TX_D\[3\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[7\] " "Node \"ENET_TX_D\[3\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_EN\[0\] " "Node \"ENET_TX_EN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_EN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_EN\[1\] " "Node \"ENET_TX_EN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_EN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_EN\[2\] " "Node \"ENET_TX_EN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_EN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_EN\[3\] " "Node \"ENET_TX_EN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_EN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_ER\[0\] " "Node \"ENET_TX_ER\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_ER\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_ER\[1\] " "Node \"ENET_TX_ER\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_ER\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_ER\[2\] " "Node \"ENET_TX_ER\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_ER\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_ER\[3\] " "Node \"ENET_TX_ER\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_ER\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[0\] " "Node \"ETH_INT_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[1\] " "Node \"ETH_INT_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[2\] " "Node \"ETH_INT_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[3\] " "Node \"ETH_INT_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RX_n\[0\] " "Node \"ETH_RX_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RX_n\[1\] " "Node \"ETH_RX_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RX_n\[2\] " "Node \"ETH_RX_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RX_n\[3\] " "Node \"ETH_RX_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TX_n\[0\] " "Node \"ETH_TX_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TX_n\[1\] " "Node \"ETH_TX_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TX_n\[2\] " "Node \"ETH_TX_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TX_n\[3\] " "Node \"ETH_TX_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_clkout_n " "Node \"SMA_clkout_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_clkout_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1555491958912 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1555491958912 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555491958916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555491965868 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "32 " "Fitter has implemented the following 32 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1555491986842 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1555491986842 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "32 " "Fitter has implemented the following 32 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1555491986842 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1555491986842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555491986842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555491987484 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555492063791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:17 " "Fitter placement operations ending: elapsed time is 00:01:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555492063792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555492069485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X72_Y36 X83_Y47 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X72_Y36 to location X83_Y47" {  } { { "loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X72_Y36 to location X83_Y47"} { { 12 { 0 ""} 72 36 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1555492118508 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555492118508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1555492141661 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1555492141661 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555492141661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:03 " "Fitter routing operations ending: elapsed time is 00:01:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555492141667 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 62.78 " "Total time spent on timing analysis during the Fitter is 62.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1555492154188 ""}
{ "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION" "" "The following delay chain settings have been changed for package skew compensation." { { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 SMA_clkout_p " "D5 Delay Chain setting has changed from 0 to 1 on SMA_clkout_p." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1555492154209 ""}  } {  } 0 176713 "The following delay chain settings have been changed for package skew compensation." 0 0 "Fitter" 0 -1 1555492154209 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555492154521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555492157634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555492157744 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555492160648 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555492167545 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1555492174412 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON0 3.0-V PCI AH5 " "Pin BUTTON0 uses I/O standard 3.0-V PCI at AH5" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { BUTTON0 } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON0" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2618 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1555492174739 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1555492174739 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ETH_MDIO\[3\] a permanently disabled " "Pin ETH_MDIO\[3\] has a permanently disabled output enable" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_MDIO[3] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[3\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2597 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555492174739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ETH_MDIO\[2\] a permanently disabled " "Pin ETH_MDIO\[2\] has a permanently disabled output enable" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_MDIO[2] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[2\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2598 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555492174739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ETH_MDIO\[1\] a permanently disabled " "Pin ETH_MDIO\[1\] has a permanently disabled output enable" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_MDIO[1] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[1\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2599 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555492174739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ETH_MDIO\[0\] a permanently disabled " "Pin ETH_MDIO\[0\] has a permanently disabled output enable" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_MDIO[0] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[0\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2600 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1555492174739 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1555492174739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/na62torino/Data/ControlFPGA/output_files/Controller.fit.smsg " "Generated suppressed messages file /home/na62torino/Data/ControlFPGA/output_files/Controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555492178271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 146 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2386 " "Peak virtual memory: 2386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555492186175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 11:09:46 2019 " "Processing ended: Wed Apr 17 11:09:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555492186175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:22 " "Elapsed time: 00:04:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555492186175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:29 " "Total CPU time (on all processors): 00:07:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555492186175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555492186175 ""}
