# I2C master receiver transfer sequences and diagrams

**Source**: Page 95, Chunk 704  
**Category**: I2C master receiver transfer sequences and diagrams  
**Chunk Index**: 704

---

Figure 559. Transfer sequence flow for I2C master receiver for N â‰¤ 255 bytes . . . . . . . . . . . . . . . . 1980
Figure 560. Transfer sequence flow for I2C master receiver for N > 255 bytes . . . . . . . . . . . . . . . . 1981
Figure 561. Transfer bus diagrams for I2C master receiver
(mandatory events only). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1982

---

**AI Reasoning**: The content focuses on the transfer sequences and bus diagrams for the I2C master receiver, which are operational features of the microcontroller. Placing it under 'features' makes it easily discoverable for those looking for functional aspects of the I2C interface.
