/* bench 15319.1.0 0e23aa66f612 */
/* bench 15319.1.1 37d9def96e47 */
/* bench 15319.1.2 94bb4ebc83cd */
/* bench 15319.1.3 b73dd8c4e676 */
/* bench 15319.1.4 748bba71e456 */
/* bench 7549.0.0 9c7d00607a85 */
/* bench 7549.0.1 dbe76f372294 */
/* bench 7549.0.2 f10d07e6b4f3 */
/* bench 7549.0.3 117fc7cfb756 */
/* bench 7549.0.4 ae5d112cd254 */
/* bench 7549.0.5 aafd0f874ef4 */
/* bench 7549.0.6 48079b65b56b */
/* bench 7549.0.7 3e59f02a7137 */
/* bench 7549.0.8 94e0c1f57c28 */
/* bench 7549.0.9 d8408fa10496 */
/* bench 7549.0.10 742872d83421 */
FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Core functions for Marvell System On Chip
 *
 * Copyright (C) 2012 Marvell
 *
 * Lior Amsalem <alior@marvell.com>
 * Gregory CLEMENT <gregory.clement@free-electrons.com>
 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

#ifndef __ARCH_MVEBU_COMMON_H
#define __ARCH_MVEBU_COMMON_H

#include <linux/reboot.h>

void mvebu_restart(enum reboot_mode mode, const char *cmd);
int mvebu_cpu_reset_deassert(int cpu);
void mvebu_pmsu_set_cpu_boot_addr(int hw_cpu, void *boot_addr);
void mvebu_system_controller_set_cpu_boot_addr(void *boot_addr);
int mvebu_system_controller_get_soc_id(u32 *dev, u32 *rev);

void __iomem *mvebu_get_scu_base(void);

int mvebu_pm_suspend_init(void (*board_pm_enter)(void __iomem *sdram_reg,
							u32 srcmd));
#endif
