

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ByteXor_label294'
================================================================
* Date:           Mon Dec 12 09:00:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |       17|       17|         3|          1|          1|    16|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     48|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      4|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      34|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      42|     88|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |skey_U  |clefia_Pipeline_ByteCpy_label157_skey_ROM_AUTO_1R  |        0|  8|   4|    0|    32|    8|     1|          256|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                   |        0|  8|   4|    0|    32|    8|     1|          256|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln121_fu_95_p2      |         +|   0|  0|  15|           8|           7|
    |add_ln124_fu_80_p2      |         +|   0|  0|  13|           5|           1|
    |icmp_ln123_fu_74_p2     |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln124_96_fu_111_p2  |       xor|   0|  0|   8|           8|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  48|          27|          24|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_i3355_load  |   9|          2|    5|         10|
    |idx_i3355_fu_32                  |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  36|          8|   12|         24|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |idx_i3355_fu_32                   |  5|   0|    5|          0|
    |rk_addr_reg_133                   |  8|   0|    8|          0|
    |rk_addr_reg_133_pp0_iter1_reg     |  8|   0|    8|          0|
    |xor_ln124_96_reg_139              |  8|   0|    8|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 34|   0|   34|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label294|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label294|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label294|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label294|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label294|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ByteXor_label294|  return value|
|rk_address0  |  out|    8|   ap_memory|                                rk|         array|
|rk_ce0       |  out|    1|   ap_memory|                                rk|         array|
|rk_we0       |  out|    1|   ap_memory|                                rk|         array|
|rk_d0        |  out|    8|   ap_memory|                                rk|         array|
|rk_address1  |  out|    8|   ap_memory|                                rk|         array|
|rk_ce1       |  out|    1|   ap_memory|                                rk|         array|
|rk_q1        |   in|    8|   ap_memory|                                rk|         array|
+-------------+-----+-----+------------+----------------------------------+--------------+

