

================================================================
== Vivado HLS Report for 'DCT_Loop_1_proc'
================================================================
* Date:           Thu Oct 29 08:49:31 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|   81|   81|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   80|   80|        10|          -|          -|     8|    no    |
        | + Loop 1.1  |    8|    8|         1|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4_i_i)
3 --> 
	2  / (exitcond)
	3  / (!exitcond)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: stg_5 [1/1] 1.57ns
newFuncRoot:1  br label %.loopexit


 <State 2>: 1.88ns
ST_2: rowrcv_0_i_i [1/1] 0.00ns
.loopexit:0  %rowrcv_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %rowrcv, %0 ]

ST_2: p_01_i_idx_i [1/1] 0.00ns
.loopexit:1  %p_01_i_idx_i = phi i7 [ 0, %newFuncRoot ], [ %count, %0 ]

ST_2: exitcond4_i_i [1/1] 1.88ns
.loopexit:2  %exitcond4_i_i = icmp eq i4 %rowrcv_0_i_i, -8

ST_2: empty [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: rowrcv [1/1] 0.80ns
.loopexit:4  %rowrcv = add i4 %rowrcv_0_i_i, 1

ST_2: stg_11 [1/1] 0.00ns
.loopexit:5  br i1 %exitcond4_i_i, label %DCT_.exit2.exitStub, label %1

ST_2: count [1/1] 1.72ns
:0  %count = add i7 %p_01_i_idx_i, 8

ST_2: stg_13 [1/1] 1.57ns
:1  br label %0

ST_2: stg_14 [1/1] 0.00ns
DCT_.exit2.exitStub:0  ret void


 <State 3>: 6.09ns
ST_3: p_12_rec_i_i [1/1] 0.00ns
:0  %p_12_rec_i_i = phi i4 [ 0, %1 ], [ %p_rec_i_i, %2 ]

ST_3: count_1_i_i [1/1] 0.00ns
:1  %count_1_i_i = phi i7 [ %p_01_i_idx_i, %1 ], [ %tmp_i, %2 ]

ST_3: empty_3 [1/1] 0.00ns
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_3: exitcond [1/1] 1.88ns
:3  %exitcond = icmp eq i4 %p_12_rec_i_i, -8

ST_3: p_rec_i_i [1/1] 0.80ns
:4  %p_rec_i_i = add i4 %p_12_rec_i_i, 1

ST_3: stg_20 [1/1] 0.00ns
:5  br i1 %exitcond, label %.loopexit, label %2

ST_3: tmp_i [1/1] 1.72ns
:0  %tmp_i = add i7 %count_1_i_i, 1

ST_3: tmp_i_cast [1/1] 0.00ns
:1  %tmp_i_cast = zext i7 %tmp_i to i32

ST_3: stg_23 [1/1] 4.38ns
:2  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %Y, i32 %tmp_i_cast) nounwind

ST_3: stg_24 [1/1] 0.00ns
:3  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x6fb3f50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4         (specinterface    ) [ 0000]
stg_5         (br               ) [ 0111]
rowrcv_0_i_i  (phi              ) [ 0010]
p_01_i_idx_i  (phi              ) [ 0011]
exitcond4_i_i (icmp             ) [ 0011]
empty         (speclooptripcount) [ 0000]
rowrcv        (add              ) [ 0111]
stg_11        (br               ) [ 0000]
count         (add              ) [ 0111]
stg_13        (br               ) [ 0011]
stg_14        (ret              ) [ 0000]
p_12_rec_i_i  (phi              ) [ 0001]
count_1_i_i   (phi              ) [ 0001]
empty_3       (speclooptripcount) [ 0000]
exitcond      (icmp             ) [ 0011]
p_rec_i_i     (add              ) [ 0011]
stg_20        (br               ) [ 0111]
tmp_i         (add              ) [ 0011]
tmp_i_cast    (zext             ) [ 0000]
stg_23        (write            ) [ 0000]
stg_24        (br               ) [ 0011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="stg_23_write_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="7" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_23/3 "/>
</bind>
</comp>

<comp id="35" class="1005" name="rowrcv_0_i_i_reg_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="4" slack="1"/>
<pin id="37" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rowrcv_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="39" class="1004" name="rowrcv_0_i_i_phi_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="1" slack="1"/>
<pin id="41" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="42" dir="0" index="2" bw="4" slack="0"/>
<pin id="43" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="44" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rowrcv_0_i_i/2 "/>
</bind>
</comp>

<comp id="46" class="1005" name="p_01_i_idx_i_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="7" slack="1"/>
<pin id="48" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_01_i_idx_i (phireg) "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_01_i_idx_i_phi_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="1"/>
<pin id="52" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01_i_idx_i/2 "/>
</bind>
</comp>

<comp id="58" class="1005" name="p_12_rec_i_i_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="1"/>
<pin id="60" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_12_rec_i_i (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_12_rec_i_i_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_12_rec_i_i/3 "/>
</bind>
</comp>

<comp id="69" class="1005" name="count_1_i_i_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="71" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="count_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="count_1_i_i_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="7" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_1_i_i/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="exitcond4_i_i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i_i/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="rowrcv_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowrcv/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="count_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="0"/>
<pin id="95" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="exitcond_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_rec_i_i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec_i_i/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_i_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="rowrcv_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="rowrcv "/>
</bind>
</comp>

<comp id="129" class="1005" name="count_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="137" class="1005" name="p_rec_i_i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p_rec_i_i "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp_i_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="26" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="10" pin="0"/><net_sink comp="35" pin=0"/></net>

<net id="45"><net_src comp="35" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="50" pin="4"/><net_sink comp="46" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="78"><net_src comp="46" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="39" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="39" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="50" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="62" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="62" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="72" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="127"><net_src comp="86" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="132"><net_src comp="92" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="140"><net_src comp="104" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="145"><net_src comp="110" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="72" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {3 }
  - Chain level:
	State 1
	State 2
		exitcond4_i_i : 1
		rowrcv : 1
		stg_11 : 2
		count : 1
	State 3
		exitcond : 1
		p_rec_i_i : 1
		stg_20 : 2
		tmp_i : 1
		tmp_i_cast : 2
		stg_23 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |     rowrcv_fu_86    |    0    |    4    |
|    add   |     count_fu_92     |    0    |    7    |
|          |   p_rec_i_i_fu_104  |    0    |    4    |
|          |     tmp_i_fu_110    |    0    |    7    |
|----------|---------------------|---------|---------|
|   icmp   | exitcond4_i_i_fu_80 |    0    |    2    |
|          |    exitcond_fu_98   |    0    |    2    |
|----------|---------------------|---------|---------|
|   write  |  stg_23_write_fu_28 |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  tmp_i_cast_fu_116  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    26   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| count_1_i_i_reg_69|    7   |
|   count_reg_129   |    7   |
|p_01_i_idx_i_reg_46|    7   |
|p_12_rec_i_i_reg_58|    4   |
| p_rec_i_i_reg_137 |    4   |
|rowrcv_0_i_i_reg_35|    4   |
|   rowrcv_reg_124  |    4   |
|   tmp_i_reg_142   |    7   |
+-------------------+--------+
|       Total       |   44   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| p_01_i_idx_i_reg_46 |  p0  |   2  |   7  |   14   ||    7    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   14   ||  1.571  ||    7    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    7   |
|  Register |    -   |   44   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   44   |   33   |
+-----------+--------+--------+--------+
