Root:
  Fpga[:]:
    SsiPrbsTx:
      PacketLength: 519 # 8320
      TrigDly: 156250 # 1 kHz
      AxiEn: True
      TxEn: False # Disabled TX means 0 kHz
      FwCnt: False
