Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Oct 27 18:39:21 2021
| Host         : LAPTOP-1AC7T8FO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Counter_with_Debouncer_timing_summary_routed.rpt -pb Counter_with_Debouncer_timing_summary_routed.pb -rpx Counter_with_Debouncer_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter_with_Debouncer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.242        0.000                      0                   55        0.179        0.000                      0                   55        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.242        0.000                      0                   55        0.179        0.000                      0                   55        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.376%)  route 2.589ns (78.624%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.124     6.891    counter_reg[5]
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     7.015 f  counter[0]_i_5/O
                         net (fo=1, routed)           0.635     7.650    counter[0]_i_5_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  counter[0]_i_1/O
                         net (fo=21, routed)          0.831     8.605    counter[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.847    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.376%)  route 2.589ns (78.624%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.124     6.891    counter_reg[5]
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     7.015 f  counter[0]_i_5/O
                         net (fo=1, routed)           0.635     7.650    counter[0]_i_5_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  counter[0]_i_1/O
                         net (fo=21, routed)          0.831     8.605    counter[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.847    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.376%)  route 2.589ns (78.624%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.124     6.891    counter_reg[5]
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     7.015 f  counter[0]_i_5/O
                         net (fo=1, routed)           0.635     7.650    counter[0]_i_5_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  counter[0]_i_1/O
                         net (fo=21, routed)          0.831     8.605    counter[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.847    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.376%)  route 2.589ns (78.624%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.124     6.891    counter_reg[5]
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     7.015 f  counter[0]_i_5/O
                         net (fo=1, routed)           0.635     7.650    counter[0]_i_5_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  counter[0]_i_1/O
                         net (fo=21, routed)          0.831     8.605    counter[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.847    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.704ns (22.410%)  route 2.438ns (77.590%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.124     6.891    counter_reg[5]
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     7.015 f  counter[0]_i_5/O
                         net (fo=1, routed)           0.635     7.650    counter[0]_i_5_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  counter[0]_i_1/O
                         net (fo=21, routed)          0.679     8.453    counter[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588    15.010    clock_100MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429    14.821    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.704ns (22.410%)  route 2.438ns (77.590%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.124     6.891    counter_reg[5]
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     7.015 f  counter[0]_i_5/O
                         net (fo=1, routed)           0.635     7.650    counter[0]_i_5_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  counter[0]_i_1/O
                         net (fo=21, routed)          0.679     8.453    counter[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588    15.010    clock_100MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429    14.821    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.704ns (22.410%)  route 2.438ns (77.590%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.124     6.891    counter_reg[5]
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     7.015 f  counter[0]_i_5/O
                         net (fo=1, routed)           0.635     7.650    counter[0]_i_5_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  counter[0]_i_1/O
                         net (fo=21, routed)          0.679     8.453    counter[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588    15.010    clock_100MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429    14.821    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.704ns (22.410%)  route 2.438ns (77.590%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.124     6.891    counter_reg[5]
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     7.015 f  counter[0]_i_5/O
                         net (fo=1, routed)           0.635     7.650    counter[0]_i_5_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  counter[0]_i_1/O
                         net (fo=21, routed)          0.679     8.453    counter[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.588    15.010    clock_100MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429    14.821    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.704ns (22.574%)  route 2.415ns (77.426%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.124     6.891    counter_reg[5]
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     7.015 f  counter[0]_i_5/O
                         net (fo=1, routed)           0.635     7.650    counter[0]_i_5_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  counter[0]_i_1/O
                         net (fo=21, routed)          0.656     8.430    counter[0]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    clock_100MHz_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.822    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.704ns (22.574%)  route 2.415ns (77.426%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.709     5.311    clock_100MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  counter_reg[5]/Q
                         net (fo=2, routed)           1.124     6.891    counter_reg[5]
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     7.015 f  counter[0]_i_5/O
                         net (fo=1, routed)           0.635     7.650    counter[0]_i_5_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I3_O)        0.124     7.774 r  counter[0]_i_1/O
                         net (fo=21, routed)          0.656     8.430    counter[0]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.589    15.011    clock_100MHz_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.429    14.822    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_buf_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.599     1.518    clock_100MHz_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  temp1_reg[0]/Q
                         net (fo=2, routed)           0.097     1.756    temp1_reg_n_0_[0]
    SLICE_X1Y102         LUT4 (Prop_lut4_I1_O)        0.045     1.801 r  button_buf_1_i_1/O
                         net (fo=1, routed)           0.000     1.801    debouncer_output
    SLICE_X1Y102         FDRE                                         r  button_buf_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.872     2.037    clock_100MHz_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  button_buf_1_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.091     1.622    button_buf_1_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 temp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.599     1.518    clock_100MHz_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  temp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  temp1_reg[0]/Q
                         net (fo=2, routed)           0.098     1.757    temp1_reg_n_0_[0]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.045     1.802 r  temp1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    temp1[1]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.872     2.037    clock_100MHz_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  temp1_reg[1]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.092     1.623    temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 button_buf_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_buf_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.599     1.518    clock_100MHz_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  button_buf_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  button_buf_1_reg/Q
                         net (fo=2, routed)           0.125     1.785    button_buf_1
    SLICE_X1Y104         FDRE                                         r  button_buf_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    clock_100MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  button_buf_2_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.070     1.603    button_buf_2_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 temp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.599     1.518    clock_100MHz_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  temp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  temp1_reg[2]/Q
                         net (fo=3, routed)           0.115     1.761    p_1_in
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.098     1.859 r  temp1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.859    temp1[3]_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  temp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.872     2.037    clock_100MHz_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  temp1_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.092     1.610    temp1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    clock_100MHz_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  temp2_reg[0]/Q
                         net (fo=5, routed)           0.179     1.838    pulse_output_OBUF[0]
    SLICE_X1Y106         LUT2 (Prop_lut2_I0_O)        0.042     1.880 r  temp2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    plusOp[1]
    SLICE_X1Y106         FDRE                                         r  temp2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    clock_100MHz_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  temp2_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.107     1.624    temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    clock_100MHz_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  temp2_reg[0]/Q
                         net (fo=5, routed)           0.181     1.840    pulse_output_OBUF[0]
    SLICE_X1Y106         LUT4 (Prop_lut4_I1_O)        0.043     1.883 r  temp2[3]_i_2/O
                         net (fo=1, routed)           0.000     1.883    plusOp[3]
    SLICE_X1Y106         FDRE                                         r  temp2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    clock_100MHz_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  temp2_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.107     1.624    temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    clock_100MHz_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  temp2_reg[0]/Q
                         net (fo=5, routed)           0.179     1.838    pulse_output_OBUF[0]
    SLICE_X1Y106         LUT1 (Prop_lut1_I0_O)        0.045     1.883 r  temp2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    plusOp[0]
    SLICE_X1Y106         FDRE                                         r  temp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    clock_100MHz_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  temp2_reg[0]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.091     1.608    temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    clock_100MHz_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  temp2_reg[0]/Q
                         net (fo=5, routed)           0.181     1.840    pulse_output_OBUF[0]
    SLICE_X1Y106         LUT3 (Prop_lut3_I0_O)        0.045     1.885 r  temp2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.885    plusOp[2]
    SLICE_X1Y106         FDRE                                         r  temp2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    clock_100MHz_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  temp2_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.092     1.609    temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    clock_100MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.790    counter_reg[18]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    counter_reg[16]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.870     2.035    clock_100MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  counter_reg[18]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105     1.621    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    clock_100MHz_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.791    counter_reg[10]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    counter_reg[8]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    clock_100MHz_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105     1.622    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102    button_buf_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104    button_buf_2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y103    clock_100Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    button_buf_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    button_buf_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    button_buf_2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    button_buf_2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    clock_100Hz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    clock_100Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    button_buf_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    button_buf_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    button_buf_2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    button_buf_2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    clock_100Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    clock_100Hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    counter_reg[10]/C



