# ARM Cortex-A9 HDL ä»¿çœŸå®éªŒå­¦ä¹ ç¬”è®°

## ğŸ“š ç¬¬ä¸€ç« ï¼šARM Cortex-A9 æ¶æ„æ·±åº¦è§£æ

### 1.1 å¤„ç†å™¨æ ¸å¿ƒç‰¹æ€§

ARM Cortex-A9 æ˜¯ä¸€æ¬¾é«˜æ€§èƒ½ã€ä½åŠŸè€—çš„åº”ç”¨å¤„ç†å™¨æ ¸å¿ƒï¼Œé‡‡ç”¨ ARMv7-A æ¶æ„ã€‚

#### æ ¸å¿ƒæ¶æ„ç‰¹ç‚¹

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ARM Cortex-A9 Core                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚  Fetch   â”‚â”€â”€â”€â–¶â”‚  Decode  â”‚â”€â”€â”€â–¶â”‚ Execute  â”‚â”€â”€â”€â–¶â”‚ Memory   â”‚  â”‚
â”‚  â”‚  Unit    â”‚    â”‚  Unit    â”‚    â”‚  Unit    â”‚    â”‚  Access  â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚       â”‚               â”‚               â”‚               â”‚         â”‚
â”‚       â–¼               â–¼               â–¼               â–¼         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚                    Pipeline Registers                    â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚       â”‚                                                         â”‚
â”‚       â–¼                                                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                                   â”‚
â”‚  â”‚Writeback â”‚                                                   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 1.2 æµæ°´çº¿æ¶æ„

Cortex-A9 é‡‡ç”¨å¯å˜é•¿åº¦æµæ°´çº¿ï¼ˆ8-11çº§ï¼‰ï¼Œæœ¬å®éªŒç®€åŒ–ä¸º **5 çº§æµæ°´çº¿**ï¼š

| é˜¶æ®µ | åç§° | åŠŸèƒ½ |
|------|------|------|
| IF | Instruction Fetch | ä» I-Cache å–æŒ‡ä»¤ |
| ID | Instruction Decode | æŒ‡ä»¤è¯‘ç ï¼Œè¯»å¯„å­˜å™¨ |
| EX | Execute | æ‰§è¡Œ ALU/ç§»ä½æ“ä½œ |
| MEM | Memory Access | è®¿é—® D-Cache |
| WB | Write Back | å†™å›å¯„å­˜å™¨æ–‡ä»¶ |

### 1.3 å…³é”®æµæ°´çº¿å…¬å¼

#### æµæ°´çº¿ååé‡

$$
\text{Throughput} = \frac{n}{(k + n - 1) \times T_c}
$$

å…¶ä¸­ï¼š
- $n$ = æŒ‡ä»¤æ•°é‡
- $k$ = æµæ°´çº¿çº§æ•°
- $T_c$ = æ—¶é’Ÿå‘¨æœŸ

#### CPI (Cycles Per Instruction)

$$
\text{CPI} = \text{CPI}_{\text{ideal}} + \text{Stall}_{\text{structural}} + \text{Stall}_{\text{data}} + \text{Stall}_{\text{control}}
$$

---

## ğŸ“ ç¬¬äºŒç« ï¼šæ‰§è¡Œå•å…ƒ (EXU) è®¾è®¡

### 2.1 ALU è®¾è®¡

#### æ”¯æŒçš„æ“ä½œ

| æ“ä½œç  | æ“ä½œ | æè¿° |
|--------|------|------|
| 4'b0000 | AND | æŒ‰ä½ä¸ |
| 4'b0001 | EOR | æŒ‰ä½å¼‚æˆ– |
| 4'b0010 | SUB | å‡æ³• |
| 4'b0011 | RSB | åå‘å‡æ³• |
| 4'b0100 | ADD | åŠ æ³• |
| 4'b0101 | ADC | å¸¦è¿›ä½åŠ æ³• |
| 4'b0110 | SBC | å¸¦å€Ÿä½å‡æ³• |
| 4'b0111 | RSC | å¸¦å€Ÿä½åå‘å‡æ³• |
| 4'b1100 | ORR | æŒ‰ä½æˆ– |
| 4'b1101 | MOV | ä¼ é€ |
| 4'b1110 | BIC | ä½æ¸…é™¤ |
| 4'b1111 | MVN | å–åä¼ é€ |

#### æ¡ä»¶æ ‡å¿—ä½

```verilog
// NZCV æ ‡å¿—ä½å®šä¹‰
// N (Negative) : ç»“æœä¸ºè´Ÿ
// Z (Zero)     : ç»“æœä¸ºé›¶
// C (Carry)    : è¿›ä½/å€Ÿä½
// V (Overflow) : æº¢å‡º
```

$$
\text{Overflow} = (A_{31} \oplus \text{Result}_{31}) \land (B_{31} \oplus \text{Result}_{31})
$$

### 2.2 Barrel Shifter è®¾è®¡

ARM æŒ‡ä»¤é›†çš„å¼ºå¤§ç‰¹æ€§ä¹‹ä¸€æ˜¯æ¯æ¡æ•°æ®å¤„ç†æŒ‡ä»¤éƒ½å¯ä»¥åŒ…å«ç§»ä½æ“ä½œã€‚

#### ç§»ä½ç±»å‹

| ç±»å‹ | ç¼©å†™ | æè¿° |
|------|------|------|
| Logical Shift Left | LSL | é€»è¾‘å·¦ç§» |
| Logical Shift Right | LSR | é€»è¾‘å³ç§» |
| Arithmetic Shift Right | ASR | ç®—æœ¯å³ç§» |
| Rotate Right | ROR | å¾ªç¯å³ç§» |
| Rotate Right with Extend | RRX | æ‰©å±•å¾ªç¯å³ç§» |

#### ç§»ä½å™¨å®ç°åŸç†

```
        Input[31:0]
            â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  Shift Type   â”‚
    â”‚  & Amount     â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   Mux Level   â”‚ â”€â”€â”€ 16-bit shift
    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   Mux Level   â”‚ â”€â”€â”€ 8-bit shift
    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   Mux Level   â”‚ â”€â”€â”€ 4-bit shift
    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   Mux Level   â”‚ â”€â”€â”€ 2-bit shift
    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   Mux Level   â”‚ â”€â”€â”€ 1-bit shift
    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
        Output[31:0]
```

---

## ğŸ“ ç¬¬ä¸‰ç« ï¼šæ§åˆ¶å•å…ƒ (CU) è®¾è®¡

### 3.1 æŒ‡ä»¤è¯‘ç 

ARM æŒ‡ä»¤æ ¼å¼ï¼ˆ32ä½ï¼‰ï¼š

```
31  28 27 26 25 24       21 20 19    16 15    12 11           0
â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Cond â”‚ Op  â”‚I â”‚  Opcode   â”‚S â”‚   Rn   â”‚   Rd   â”‚  Operand2   â”‚
â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### æ¡ä»¶ç 

| ç¼–ç  | åŠ©è®°ç¬¦ | æ¡ä»¶ | æ ‡å¿—ä½ |
|------|--------|------|--------|
| 0000 | EQ | Equal | Z=1 |
| 0001 | NE | Not Equal | Z=0 |
| 0010 | CS/HS | Carry Set / Higher or Same | C=1 |
| 0011 | CC/LO | Carry Clear / Lower | C=0 |
| 0100 | MI | Minus (Negative) | N=1 |
| 0101 | PL | Plus (Positive or Zero) | N=0 |
| 0110 | VS | Overflow Set | V=1 |
| 0111 | VC | Overflow Clear | V=0 |
| 1000 | HI | Higher (unsigned) | C=1 and Z=0 |
| 1001 | LS | Lower or Same (unsigned) | C=0 or Z=1 |
| 1010 | GE | Greater or Equal (signed) | N=V |
| 1011 | LT | Less Than (signed) | Nâ‰ V |
| 1100 | GT | Greater Than (signed) | Z=0 and N=V |
| 1101 | LE | Less or Equal (signed) | Z=1 or Nâ‰ V |
| 1110 | AL | Always | - |

### 3.2 æµæ°´çº¿å†’é™©å¤„ç†

#### æ•°æ®å†’é™©ç±»å‹

1. **RAW (Read After Write)** - æœ€å¸¸è§
   ```
   ADD R1, R2, R3    ; å†™ R1
   SUB R4, R1, R5    ; è¯» R1 (éœ€è¦å‰é€’)
   ```

2. **WAR (Write After Read)** - é¡ºåºæµæ°´çº¿ä¸­ä¸å­˜åœ¨

3. **WAW (Write After Write)** - é¡ºåºæµæ°´çº¿ä¸­ä¸å­˜åœ¨

#### å‰é€’è·¯å¾„

```
EX/MEM.Rd â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                        â–¼
                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
MEM/WB.Rd â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚   MUX   â”‚â”€â”€â–¶ ALU è¾“å…¥
                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â–²
ID/EX.Rs â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ ç¬¬å››ç« ï¼šç¼“å­˜ç³»ç»Ÿè®¾è®¡

### 4.1 Cache åŸºæœ¬å‚æ•°

æœ¬å®éªŒé‡‡ç”¨ç®€åŒ–çš„ Direct-Mapped Cacheï¼š

| å‚æ•° | å€¼ |
|------|-----|
| Cache å¤§å° | 4KB |
| å—å¤§å° | 16 bytes |
| å—æ•° | 256 |
| å…³è”åº¦ | 1 (Direct-Mapped) |

#### åœ°å€åˆ†è§£

```
31                    12 11        4 3      0
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         Tag            â”‚  Index   â”‚ Offset â”‚
â”‚       (20 bits)        â”‚ (8 bits) â”‚(4 bits)â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 4.2 Cache æ€§èƒ½å…¬å¼

#### å¹³å‡è®¿å­˜æ—¶é—´ (AMAT)

$$
\text{AMAT} = \text{Hit Time} + \text{Miss Rate} \times \text{Miss Penalty}
$$

#### Cache Miss åˆ†ç±» (3C Model)

1. **Compulsory Miss** - é¦–æ¬¡è®¿é—®
2. **Capacity Miss** - å®¹é‡ä¸è¶³
3. **Conflict Miss** - æ˜ å°„å†²çª

---

## ğŸ“ ç¬¬äº”ç« ï¼šå­˜å‚¨æ¥å£è®¾è®¡

### 5.1 AXI-Lite æ¥å£ç®€ä»‹

æœ¬å®éªŒé‡‡ç”¨ç®€åŒ–çš„ AXI-Lite åè®®ï¼š

#### å†™é€šé“

| ä¿¡å· | æ–¹å‘ | æè¿° |
|------|------|------|
| AWADDR | Masterâ†’Slave | å†™åœ°å€ |
| AWVALID | Masterâ†’Slave | å†™åœ°å€æœ‰æ•ˆ |
| AWREADY | Slaveâ†’Master | å†™åœ°å€å°±ç»ª |
| WDATA | Masterâ†’Slave | å†™æ•°æ® |
| WVALID | Masterâ†’Slave | å†™æ•°æ®æœ‰æ•ˆ |
| WREADY | Slaveâ†’Master | å†™æ•°æ®å°±ç»ª |
| BRESP | Slaveâ†’Master | å†™å“åº” |
| BVALID | Slaveâ†’Master | å†™å“åº”æœ‰æ•ˆ |
| BREADY | Masterâ†’Slave | å†™å“åº”å°±ç»ª |

#### è¯»é€šé“

| ä¿¡å· | æ–¹å‘ | æè¿° |
|------|------|------|
| ARADDR | Masterâ†’Slave | è¯»åœ°å€ |
| ARVALID | Masterâ†’Slave | è¯»åœ°å€æœ‰æ•ˆ |
| ARREADY | Slaveâ†’Master | è¯»åœ°å€å°±ç»ª |
| RDATA | Slaveâ†’Master | è¯»æ•°æ® |
| RRESP | Slaveâ†’Master | è¯»å“åº” |
| RVALID | Slaveâ†’Master | è¯»æ•°æ®æœ‰æ•ˆ |
| RREADY | Masterâ†’Slave | è¯»æ•°æ®å°±ç»ª |

### 5.2 æ¡æ‰‹åè®®

AXI é‡‡ç”¨ Valid-Ready æ¡æ‰‹æœºåˆ¶ï¼š

```
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚                 â”‚
VALID â”€â”€â”¤                 â”œâ”€â”€ æ•°æ®ä¼ è¾“
        â”‚                 â”‚   (VALID & READY)
READY â”€â”€â”¤                 â”‚
        â”‚                 â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

ä¼ è¾“å‘ç”Ÿæ¡ä»¶ï¼š`VALID && READY` åœ¨åŒä¸€æ—¶é’Ÿä¸Šå‡æ²¿

---

## ğŸ“ ç¬¬å…­ç« ï¼šåŒæ­¥å•å…ƒè®¾è®¡

### 6.1 æ—¶é’ŸåŸŸåŒæ­¥

#### ä¸¤çº§åŒæ­¥å™¨

```verilog
// å¼‚æ­¥ä¿¡å·åŒæ­¥åˆ°ç›®æ ‡æ—¶é’ŸåŸŸ
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        sync_reg1 <= 1'b0;
        sync_reg2 <= 1'b0;
    end else begin
        sync_reg1 <= async_in;
        sync_reg2 <= sync_reg1;
    end
end

assign sync_out = sync_reg2;
```

#### MTBF è®¡ç®—

$$
\text{MTBF} = \frac{e^{t_r/\tau}}{f_c \cdot f_d \cdot T_0}
$$

å…¶ä¸­ï¼š
- $t_r$ = åŒæ­¥å™¨åˆ†è¾¨æ—¶é—´
- $\tau$ = äºšç¨³æ€æ—¶é—´å¸¸æ•°
- $f_c$ = æ—¶é’Ÿé¢‘ç‡
- $f_d$ = æ•°æ®å˜åŒ–é¢‘ç‡

### 6.2 å¼‚æ­¥ FIFO è®¾è®¡è¦ç‚¹

1. ä½¿ç”¨æ ¼é›·ç è¿›è¡ŒæŒ‡é’ˆåŒæ­¥
2. è¯»å†™æŒ‡é’ˆéœ€è¦è·¨æ—¶é’ŸåŸŸåŒæ­¥
3. ç©º/æ»¡æ ‡å¿—éœ€è¦ä¿å®ˆåˆ¤æ–­

---

## ğŸ’¡ å…³é”®è®¾è®¡æŠ€å·§

### Tip 1: æµæ°´çº¿å¯„å­˜å™¨å‘½åè§„èŒƒ

```verilog
// ä½¿ç”¨é˜¶æ®µå‰ç¼€å‘½å
wire [31:0] id_instruction;  // ID é˜¶æ®µæŒ‡ä»¤
reg  [31:0] ex_instruction;  // EX é˜¶æ®µæŒ‡ä»¤ (æµæ°´çº¿å¯„å­˜å™¨)
wire [31:0] mem_alu_result;  // MEM é˜¶æ®µ ALU ç»“æœ
```

### Tip 2: å‚æ•°åŒ–è®¾è®¡

```verilog
module cache #(
    parameter CACHE_SIZE = 4096,      // Cache æ€»å¤§å° (bytes)
    parameter BLOCK_SIZE = 16,        // å—å¤§å° (bytes)
    parameter ADDR_WIDTH = 32         // åœ°å€å®½åº¦
) (
    // ç«¯å£å®šä¹‰
);

localparam NUM_BLOCKS = CACHE_SIZE / BLOCK_SIZE;
localparam INDEX_WIDTH = $clog2(NUM_BLOCKS);
localparam OFFSET_WIDTH = $clog2(BLOCK_SIZE);
localparam TAG_WIDTH = ADDR_WIDTH - INDEX_WIDTH - OFFSET_WIDTH;
```

### Tip 3: ä½¿ç”¨ generate è¯­å¥ç®€åŒ–é‡å¤é€»è¾‘

```verilog
genvar i;
generate
    for (i = 0; i < 32; i = i + 1) begin : reg_gen
        always @(posedge clk) begin
            if (we && (wd_addr == i) && (i != 0))
                registers[i] <= wd;
        end
    end
endgenerate
```

---

## ğŸ“Š è°ƒè¯•æŠ€å·§

### Vivado æ³¢å½¢è°ƒè¯•

1. æ·»åŠ å…³é”®ä¿¡å·åˆ°æ³¢å½¢çª—å£
2. è®¾ç½®åˆé€‚çš„æ—¶é—´åˆ»åº¦
3. ä½¿ç”¨æ ‡è®°ç‚¹è·Ÿè¸ªå…³é”®äº‹ä»¶
4. åˆ©ç”¨è§¦å‘æ¡ä»¶æ•è·ç‰¹å®šçŠ¶æ€

### å¸¸è§é”™è¯¯æ’æŸ¥

| ç—‡çŠ¶ | å¯èƒ½åŸå›  | è§£å†³æ–¹æ³• |
|------|----------|----------|
| å…¨ X çŠ¶æ€ | æœªåˆå§‹åŒ– | æ£€æŸ¥å¤ä½é€»è¾‘ |
| æ—¶åºè¿ä¾‹ | ç»„åˆé€»è¾‘è¿‡é•¿ | æ’å…¥æµæ°´çº¿å¯„å­˜å™¨ |
| åŠŸèƒ½é”™è¯¯ | å‰é€’ç¼ºå¤± | æ£€æŸ¥å†’é™©å•å…ƒ |

---

*æœ¬ç¬”è®°åŸºäº ARM Cortex-A9 Technical Reference Manual å’Œé¡¶çº§ EE é™¢æ ¡æ•™æç¼–å†™ã€‚*
