
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124577                       # Number of seconds simulated
sim_ticks                                124576859316                       # Number of ticks simulated
final_tick                               1266212194947                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91875                       # Simulator instruction rate (inst/s)
host_op_rate                                   117646                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2448608                       # Simulator tick rate (ticks/s)
host_mem_usage                               16944076                       # Number of bytes of host memory used
host_seconds                                 50876.60                       # Real time elapsed on the host
sim_insts                                  4674299711                       # Number of instructions simulated
sim_ops                                    5985441923                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       913024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       354176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       344960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       475264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2094976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1654400                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1654400                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7133                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2767                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2695                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3713                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16367                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12925                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12925                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13357                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7329002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2843032                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        20550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      2769054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3815026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16816735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13357                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        20550                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12330                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              60621                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13280155                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13280155                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13280155                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13357                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7329002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2843032                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        20550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      2769054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3815026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               30096890                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               149552053                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22295038                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19535933                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740696                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11024347                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10761408                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553510                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54352                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117550553                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123922458                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22295038                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12314918                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25218695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5685885                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1691144                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13398170                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1094301                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148395423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.950080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.319415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123176728     83.01%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270314      0.86%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329656      1.57%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1944848      1.31%     86.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3561447      2.40%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3856304      2.60%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844677      0.57%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663592      0.45%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10747857      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148395423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.149079                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.828624                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116709974                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2724653                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25005662                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25274                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3929852                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399954                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139889432                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3929852                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117174639                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1167747                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       775014                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24554747                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       793417                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138920716                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89841                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       455979                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184517406                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630347598                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630347598                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35621195                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19847                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9926                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2606099                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23106671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81986                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001924                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137298199                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128976481                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103216                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22738576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48977583                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148395423                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.869141                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.479355                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94728234     63.84%     63.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21849557     14.72%     78.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10955952      7.38%     85.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7214911      4.86%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7512115      5.06%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3883207      2.62%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1736585      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       432614      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82248      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148395423                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         319942     59.86%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        133898     25.05%     84.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80674     15.09%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101830875     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081997      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21593939     16.74%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459749      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128976481                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.862419                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             534514                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004144                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    406986111                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160056929                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126051710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129510995                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241730                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4176600                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138502                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3929852                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         753201                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        50469                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137318047                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49143                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23106671                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491857                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9926                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34361                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          169                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037961                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875774                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127590495                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21259598                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385982                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25719155                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19648770                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459557                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.853151                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126165101                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126051710                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72813783                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172951246                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.842862                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421008                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23707270                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745446                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144465571                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.786427                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.661669                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102249516     70.78%     70.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16390670     11.35%     82.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11843968      8.20%     90.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647940      1.83%     92.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3011867      2.08%     94.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068176      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4462615      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901427      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1889392      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144465571                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1889392                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           279895038                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278567664                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1156630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.495520                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.495520                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.668664                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.668664                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590195519                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165623172                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146672624                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               149552053                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25196645                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20431731                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2153468                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9950204                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9658533                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2705511                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98425                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109860103                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137838346                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25196645                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12364044                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30315711                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7045759                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2714218                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12836962                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1690957                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147754946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.141977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.546257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117439235     79.48%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2125022      1.44%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3893220      2.63%     83.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3546742      2.40%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2271987      1.54%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1825323      1.24%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1068898      0.72%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1123093      0.76%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14461426      9.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147754946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168481                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.921675                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108753077                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4169447                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29922572                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51011                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4858838                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4357511                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6061                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     166768689                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47995                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4858838                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109635837                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1126354                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1800336                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29070448                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1263131                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164892961                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        237704                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       546372                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    233198897                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    767873323                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    767873323                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184230993                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48967893                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36279                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18140                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4541626                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15657404                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7747764                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88126                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1739268                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161758850                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36280                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150141731                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       168824                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28640073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63154322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    147754946                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.016154                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.561241                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84905125     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25835851     17.49%     74.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13588111      9.20%     84.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7886203      5.34%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8712478      5.90%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3236266      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2869634      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       548221      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       173057      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147754946                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         599418     68.49%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        127950     14.62%     83.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       147846     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126441083     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2122793      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18139      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13849267      9.22%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7710449      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150141731                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.003943                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             875214                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005829                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    449082446                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190435424                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146854804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151016945                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       288937                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3647547                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          221                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       139803                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4858838                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         731147                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       110871                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161795131                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64303                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15657404                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7747764                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18140                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         95923                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          221                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1192401                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1210789                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2403190                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147675457                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13299233                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2466274                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21009291                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21006573                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7710058                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.987452                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146987701                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146854804                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85673954                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240773887                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.981964                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355827                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107296087                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132112837                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29682720                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2174619                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142896108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924538                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694596                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88552035     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25179679     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12503349      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4244675      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5245998      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1830091      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1297096      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1070068      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2973117      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142896108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107296087                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132112837                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19617818                       # Number of memory references committed
system.switch_cpus1.commit.loads             12009857                       # Number of loads committed
system.switch_cpus1.commit.membars              18140                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19069280                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119023318                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2724874                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2973117                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           301718548                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          328450129                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1797107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107296087                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132112837                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107296087                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.393826                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.393826                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.717450                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.717450                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664913055                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205534598                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155389273                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36280                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               149552053                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25227630                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20667439                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2141752                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10352580                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9985399                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2583174                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98767                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    112085577                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             135472511                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25227630                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12568573                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29349682                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6390970                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3342556                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13110959                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1672882                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    149008510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.112140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.536413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       119658828     80.30%     80.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2366479      1.59%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4031573      2.71%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2336100      1.57%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1835154      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1612525      1.08%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          989931      0.66%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2485726      1.67%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13692194      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    149008510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168688                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.905855                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       111379940                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4593458                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28727697                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        77134                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4230269                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4133088                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          429                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     163240390                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2398                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4230269                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       111942716                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         644895                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2986143                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28223628                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       980848                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     162131552                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        100384                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       567119                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    228882002                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    754293931                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    754293931                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    183461016                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45420974                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36462                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18258                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2854074                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15042789                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7709483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        80840                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1806727                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156816365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36462                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147304046                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        92707                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23172823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51292549                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    149008510                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.988561                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.547838                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88878517     59.65%     59.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23065206     15.48%     75.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12480275      8.38%     83.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9220301      6.19%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8979669      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3328687      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2525858      1.70%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       339848      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       190149      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    149008510                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         131710     28.11%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        175120     37.37%     65.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161741     34.52%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124313440     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1998677      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18204      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13292689      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7681036      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147304046                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.984968                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             468579                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003181                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    444177888                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180026021                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144174646                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147772625                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       303881                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3105982                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          373                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       124628                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4230269                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         430849                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58062                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    156852827                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       818905                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15042789                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7709483                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18258                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47084                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          373                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1235139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1133220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2368359                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145015734                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12962033                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2288312                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20642789                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20518949                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7680756                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.969667                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144174777                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144174646                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85242680                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        236019300                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.964043                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361168                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    106695938                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    131514382                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25338762                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2159584                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144778241                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.908385                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.716429                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     91608837     63.28%     63.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25611735     17.69%     80.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10022827      6.92%     87.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5278138      3.65%     91.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4485024      3.10%     94.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2164455      1.50%     96.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1012326      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1572940      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3021959      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144778241                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    106695938                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     131514382                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19521658                       # Number of memory references committed
system.switch_cpus2.commit.loads             11936803                       # Number of loads committed
system.switch_cpus2.commit.membars              18204                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19075208                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118397358                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2717681                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3021959                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           298609426                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          317938411                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 543543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          106695938                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            131514382                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    106695938                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.401666                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.401666                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.713437                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.713437                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       652210958                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      201249916                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      152483961                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36408                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               149552053                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23399996                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19292684                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2079522                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9397185                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8961305                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2449594                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91216                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113764181                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             128581933                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23399996                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11410899                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26857464                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6186868                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2931894                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13198741                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1721104                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    147626175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.069153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.489453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       120768711     81.81%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1395641      0.95%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1981625      1.34%     84.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2586445      1.75%     85.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2904703      1.97%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2164484      1.47%     89.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1249638      0.85%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1821681      1.23%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12753247      8.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    147626175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.156467                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.859780                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112507379                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4609223                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26375140                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        62026                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4072406                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3735541                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     155101363                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4072406                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113291106                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1100259                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2106285                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25656505                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1399613                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     154077637                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          488                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        281066                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       579390                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          341                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    214855772                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    719834427                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    719834427                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175350391                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39505377                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40589                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23471                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4230875                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14625805                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7604062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       125674                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1661008                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149781344                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40569                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        140042429                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27012                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21750390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51481361                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6333                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    147626175                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.948629                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.507358                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     88388837     59.87%     59.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23847784     16.15%     76.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13205149      8.94%     84.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8531473      5.78%     90.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7835080      5.31%     96.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3121388      2.11%     98.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1894123      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       540798      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       261543      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    147626175                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67428     22.79%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98697     33.35%     56.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129801     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    117571338     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2143118      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17118      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12764938      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7545917      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     140042429                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.936413                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             295926                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    428033971                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    171572657                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137387563                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     140338355                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       342991                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3054469                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       187842                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4072406                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         828829                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       113546                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149821913                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1428564                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14625805                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7604062                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23451                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         86392                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1219088                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1180550                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2399638                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138167865                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12591278                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1874564                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20135690                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19354844                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7544412                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.923878                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137387823                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137387563                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80482472                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        218667304                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.918660                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368059                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102696429                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126217616                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23612461                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34236                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2113616                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    143553769                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.879236                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.685523                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     92393078     64.36%     64.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24598875     17.14%     81.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9659442      6.73%     88.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4973225      3.46%     91.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4336240      3.02%     94.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2083380      1.45%     96.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1804208      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       849494      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2855827      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    143553769                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102696429                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126217616                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18987556                       # Number of memory references committed
system.switch_cpus3.commit.loads             11571336                       # Number of loads committed
system.switch_cpus3.commit.membars              17118                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18103307                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113767274                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2575402                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2855827                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           290528019                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          303732608                       # The number of ROB writes
system.switch_cpus3.timesIdled                  47555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1925878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102696429                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126217616                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102696429                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.456254                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.456254                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.686694                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.686694                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       622583539                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190613045                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      145323244                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34236                       # number of misc regfile writes
system.l2.replacements                          16367                       # number of replacements
system.l2.tagsinuse                      131071.877716                       # Cycle average of tags in use
system.l2.total_refs                          1806603                       # Total number of references to valid blocks.
system.l2.sampled_refs                         147439                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.253223                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         37977.735539                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.991292                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3522.240772                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.997217                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1380.002441                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     17.454753                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1324.670530                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     11.997348                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1833.240886                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             83.482301                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          23781.708257                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18887.273787                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          17032.296093                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          25191.786500                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.289747                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.026873                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.010529                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000133                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.010106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000092                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.013987                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000637                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.181440                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.144098                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.129946                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.192198                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        42427                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38898                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        32669                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        49907                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  163902                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            65323                       # number of Writeback hits
system.l2.Writeback_hits::total                 65323                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        42427                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38898                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32669                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        49907                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163902                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        42427                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38898                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32669                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        49907                       # number of overall hits
system.l2.overall_hits::total                  163902                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7133                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2767                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2674                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3711                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 16344                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  23                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7133                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2767                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2695                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3713                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16367                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7133                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2767                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2695                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3713                       # number of overall misses
system.l2.overall_misses::total                 16367                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2409033                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1476052220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2908707                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    589199355                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3797379                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    574878766                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2011408                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    780624557                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3431881425                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      4265799                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       357557                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4623356                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2409033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1476052220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2908707                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    589199355                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3797379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    579144565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2011408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    780982114                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3436504781                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2409033                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1476052220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2908707                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    589199355                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3797379                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    579144565                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2011408                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    780982114                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3436504781                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49560                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        35343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        53618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              180246                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        65323                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             65323                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                23                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49560                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41665                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        35364                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        53620                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               180269                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49560                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41665                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        35364                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        53620                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              180269                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.143927                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.066411                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.075659                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.069212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.090676                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.143927                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.066411                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.076207                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.069247                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090792                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.143927                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.066411                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.076207                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.069247                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090792                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 185310.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206932.878172                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 207764.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 212937.967112                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 189868.950000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 214988.319372                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 167617.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 210354.232552                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 209978.060756                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 203133.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 178778.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 201015.478261                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 185310.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206932.878172                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 207764.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 212937.967112                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 189868.950000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 214895.942486                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 167617.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 210337.224347                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 209965.465938                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 185310.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206932.878172                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 207764.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 212937.967112                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 189868.950000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 214895.942486                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 167617.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 210337.224347                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 209965.465938                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12925                       # number of writebacks
system.l2.writebacks::total                     12925                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7133                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2767                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2674                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3711                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            16344                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           21                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             23                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16367                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1653211                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1060373895                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2093393                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    428098523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2631838                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    419151419                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1312771                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    564361733                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2479676783                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      3042117                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       240799                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3282916                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1653211                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1060373895                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2093393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    428098523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2631838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    422193536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1312771                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    564602532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2482959699                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1653211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1060373895                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2093393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    428098523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2631838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    422193536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1312771                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    564602532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2482959699                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.143927                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.066411                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.075659                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.069212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.090676                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.143927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.066411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.076207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.069247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090792                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.143927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.066411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.076207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.069247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090792                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127170.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148657.492640                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 149528.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154715.765450                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 131591.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 156750.717651                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 109397.583333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 152078.074104                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 151717.864843                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 144862.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 120399.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 142735.478261                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 127170.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148657.492640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 149528.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 154715.765450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 131591.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 156658.083859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 109397.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 152061.010504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 151705.242195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 127170.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148657.492640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 149528.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 154715.765450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 131591.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 156658.083859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 109397.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 152061.010504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 151705.242195                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990907                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013430268                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873253.730129                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990907                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022421                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866973                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13398154                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13398154                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13398154                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13398154                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13398154                       # number of overall hits
system.cpu0.icache.overall_hits::total       13398154                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2886383                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2886383                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2886383                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2886383                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2886383                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2886383                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13398170                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13398170                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13398170                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13398170                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13398170                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13398170                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180398.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180398.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180398.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180398.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180398.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180398.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2581433                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2581433                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2581433                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2581433                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2581433                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2581433                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 184388.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 184388.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 184388.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 184388.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 184388.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 184388.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49560                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245027795                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49816                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4918.656556                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.376115                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.623885                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825688                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174312                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19245038                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19245038                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9927                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9927                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23578530                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23578530                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23578530                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23578530                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       169725                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       169725                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       169725                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        169725                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       169725                       # number of overall misses
system.cpu0.dcache.overall_misses::total       169725                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17089685635                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17089685635                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17089685635                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17089685635                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17089685635                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17089685635                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19414763                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19414763                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23748255                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23748255                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23748255                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23748255                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008742                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008742                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007147                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007147                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007147                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007147                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 100690.444160                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100690.444160                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 100690.444160                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100690.444160                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 100690.444160                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100690.444160                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18301                       # number of writebacks
system.cpu0.dcache.writebacks::total            18301                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       120165                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       120165                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       120165                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       120165                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       120165                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       120165                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49560                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49560                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49560                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49560                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49560                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49560                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4311720743                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4311720743                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4311720743                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4311720743                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4311720743                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4311720743                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002087                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002087                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002087                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002087                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87000.014992                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87000.014992                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87000.014992                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87000.014992                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87000.014992                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87000.014992                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997211                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097476631                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370359.894168                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997211                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12836947                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12836947                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12836947                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12836947                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12836947                       # number of overall hits
system.cpu1.icache.overall_hits::total       12836947                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3403848                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3403848                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3403848                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3403848                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3403848                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3403848                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12836962                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12836962                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12836962                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12836962                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12836962                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12836962                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 226923.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 226923.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 226923.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 226923.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 226923.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 226923.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3035773                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3035773                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3035773                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3035773                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3035773                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3035773                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 216840.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 216840.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 216840.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 216840.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 216840.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 216840.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41665                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182170101                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41921                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4345.557143                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.641161                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.358839                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908755                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091245                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10005125                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10005125                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7572254                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7572254                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18140                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18140                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18140                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18140                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17577379                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17577379                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17577379                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17577379                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       126286                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       126286                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       126286                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        126286                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       126286                       # number of overall misses
system.cpu1.dcache.overall_misses::total       126286                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12316183471                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12316183471                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12316183471                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12316183471                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12316183471                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12316183471                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10131411                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10131411                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7572254                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7572254                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17703665                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17703665                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17703665                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17703665                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012465                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007133                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007133                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97526.119055                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97526.119055                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97526.119055                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97526.119055                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97526.119055                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97526.119055                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10557                       # number of writebacks
system.cpu1.dcache.writebacks::total            10557                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84621                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84621                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84621                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84621                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84621                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84621                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41665                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41665                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41665                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41665                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41665                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41665                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3154818978                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3154818978                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3154818978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3154818978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3154818978                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3154818978                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004112                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004112                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002353                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002353                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002353                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002353                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75718.684219                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75718.684219                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 75718.684219                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75718.684219                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 75718.684219                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75718.684219                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.454744                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101052225                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2362773.015021                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.454744                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.027972                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742716                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13110938                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13110938                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13110938                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13110938                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13110938                       # number of overall hits
system.cpu2.icache.overall_hits::total       13110938                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4285095                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4285095                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4285095                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4285095                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4285095                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4285095                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13110959                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13110959                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13110959                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13110959                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13110959                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13110959                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 204052.142857                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 204052.142857                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 204052.142857                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 204052.142857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 204052.142857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 204052.142857                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3963779                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3963779                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3963779                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3963779                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3963779                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3963779                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 198188.950000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 198188.950000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 198188.950000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 198188.950000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 198188.950000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 198188.950000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35364                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176838181                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35620                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4964.575547                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.156201                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.843799                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902954                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097046                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9668062                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9668062                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7548010                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7548010                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18236                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18236                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18204                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17216072                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17216072                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17216072                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17216072                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        90432                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        90432                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          167                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        90599                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         90599                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        90599                       # number of overall misses
system.cpu2.dcache.overall_misses::total        90599                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7956256757                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7956256757                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     36354050                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     36354050                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7992610807                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7992610807                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7992610807                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7992610807                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9758494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9758494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7548177                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7548177                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18204                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18204                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17306671                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17306671                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17306671                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17306671                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009267                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009267                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005235                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005235                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005235                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005235                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 87980.546234                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87980.546234                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 217688.922156                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 217688.922156                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 88219.636056                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 88219.636056                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 88219.636056                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 88219.636056                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       379273                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       379273                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9552                       # number of writebacks
system.cpu2.dcache.writebacks::total             9552                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55089                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55089                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          146                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          146                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        55235                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        55235                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        55235                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        55235                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35343                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35343                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35364                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35364                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35364                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35364                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2736240398                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2736240398                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4443594                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4443594                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2740683992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2740683992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2740683992                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2740683992                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 77419.585151                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 77419.585151                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 211599.714286                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 211599.714286                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 77499.264563                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 77499.264563                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 77499.264563                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 77499.264563                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997342                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098251921                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218690.749495                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997342                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019227                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13198726                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13198726                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13198726                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13198726                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13198726                       # number of overall hits
system.cpu3.icache.overall_hits::total       13198726                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2487436                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2487436                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2487436                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2487436                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2487436                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2487436                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13198741                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13198741                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13198741                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13198741                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13198741                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13198741                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 165829.066667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 165829.066667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 165829.066667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 165829.066667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 165829.066667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 165829.066667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2111608                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2111608                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2111608                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2111608                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2111608                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2111608                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 175967.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 175967.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 175967.333333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 175967.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 175967.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 175967.333333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53620                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185870402                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53876                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3449.966627                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.718760                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.281240                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912964                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087036                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9375938                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9375938                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7378048                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7378048                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18119                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18119                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17118                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17118                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16753986                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16753986                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16753986                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16753986                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       154736                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       154736                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2954                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2954                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       157690                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        157690                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       157690                       # number of overall misses
system.cpu3.dcache.overall_misses::total       157690                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14062095011                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14062095011                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    458333831                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    458333831                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  14520428842                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14520428842                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  14520428842                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14520428842                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9530674                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9530674                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7381002                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7381002                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17118                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17118                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16911676                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16911676                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16911676                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16911676                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016236                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016236                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000400                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000400                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009324                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009324                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009324                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009324                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 90877.979339                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 90877.979339                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 155157.017942                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 155157.017942                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 92082.115809                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92082.115809                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 92082.115809                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92082.115809                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1484075                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 114159.615385                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26913                       # number of writebacks
system.cpu3.dcache.writebacks::total            26913                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       101118                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       101118                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2952                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2952                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       104070                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       104070                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       104070                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       104070                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53618                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53618                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53620                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53620                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53620                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53620                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4085505501                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4085505501                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       374157                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       374157                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4085879658                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4085879658                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4085879658                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4085879658                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003171                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003171                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003171                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003171                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 76196.529169                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76196.529169                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 187078.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 187078.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 76200.665013                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 76200.665013                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 76200.665013                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 76200.665013                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
