INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/Simple_Controller/Simple_Controller.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/Simple_Controller/Simple_Controller.srcs/sources_1/new/ctrl_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/Simple_Controller/Simple_Controller.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/Simple_Controller/Simple_Controller.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD2025/DSD_practice_for_git/advanced_practice3/Simple_Controller/Simple_Controller.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
