Pipelined priority interrupt controller matrix