

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Sun Jun 25 13:43:46 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 8.483 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30002|    30002| 0.255 ms | 0.255 ms |  30002|  30002|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    30000|    30000|        30|         30|          1|  1000|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     342|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     21|    1505|       7|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     173|    -|
|Register         |        -|      -|     116|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     21|    1621|     522|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      3|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |loop_imperfect_mubkb_U1  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U2  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U3  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U4  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U5  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U6  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    |loop_imperfect_mubkb_U7  |loop_imperfect_mubkb  |        0|      3|  215|   1|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|     21| 1505|   7|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |A_d0                |     +    |      0|  0|  39|          32|           7|
    |grp_fu_123_p1       |     +    |      0|  0|  39|          32|           7|
    |grp_fu_135_p1       |     +    |      0|  0|  39|          32|           5|
    |grp_fu_146_p1       |     +    |      0|  0|  39|          32|           6|
    |grp_fu_157_p1       |     +    |      0|  0|  39|          32|           7|
    |grp_fu_168_p1       |     +    |      0|  0|  39|          32|           7|
    |grp_fu_179_p1       |     +    |      0|  0|  39|          32|           2|
    |grp_fu_190_p1       |     +    |      0|  0|  39|          32|           5|
    |i_fu_105_p2         |     +    |      0|  0|  17|          10|           1|
    |icmp_ln96_fu_99_p2  |   icmp   |      0|  0|  13|          10|           6|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 342|         276|          53|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+-----+-----------+-----+-----------+
    |    Name    | LUT | Input Size| Bits| Total Bits|
    +------------+-----+-----------+-----+-----------+
    |A_address0  |   15|          3|   10|         30|
    |ap_NS_fsm   |  149|         33|    1|         33|
    |i_0_reg_88  |    9|          2|   10|         20|
    +------------+-----+-----------+-----+-----------+
    |Total       |  173|         38|   21|         83|
    +------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  32|   0|   32|          0|
    |b_load_reg_240  |  32|   0|   32|          0|
    |d_reg_224       |  32|   0|   32|          0|
    |i_0_reg_88      |  10|   0|   10|          0|
    |i_reg_209       |  10|   0|   10|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 116|   0|  116|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_start    |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_done     | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_idle     | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_ready    | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|A_address0  | out |   10|  ap_memory |        A       |     array    |
|A_ce0       | out |    1|  ap_memory |        A       |     array    |
|A_we0       | out |    1|  ap_memory |        A       |     array    |
|A_d0        | out |   32|  ap_memory |        A       |     array    |
|A_q0        |  in |   32|  ap_memory |        A       |     array    |
|b_address0  | out |   10|  ap_memory |        b       |     array    |
|b_ce0       | out |    1|  ap_memory |        b       |     array    |
|b_q0        |  in |   32|  ap_memory |        b       |     array    |
+------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 30, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 30, D = 30, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 32 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 2 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %A) nounwind, !map !7"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %b) nounwind, !map !13"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.06ns)   --->   "br label %1" [loop_imperfect.c:96]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 37 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.29ns)   --->   "%icmp_ln96 = icmp eq i10 %i_0, -24" [loop_imperfect.c:96]   --->   Operation 38 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.41ns)   --->   "%i = add i10 %i_0, 1" [loop_imperfect.c:96]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %2, label %hls_label_0" [loop_imperfect.c:96]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i10 %i_0 to i64" [loop_imperfect.c:98]   --->   Operation 42 'zext' 'zext_ln98' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1000 x i32]* %A, i64 0, i64 %zext_ln98" [loop_imperfect.c:98]   --->   Operation 43 'getelementptr' 'A_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.66ns)   --->   "%d = load i32* %A_addr, align 4" [loop_imperfect.c:98]   --->   Operation 44 'load' 'd' <Predicate = (!icmp_ln96)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [1000 x i32]* %b, i64 0, i64 %zext_ln98" [loop_imperfect.c:99]   --->   Operation 45 'getelementptr' 'b_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.66ns)   --->   "%b_load = load i32* %b_addr, align 4" [loop_imperfect.c:99]   --->   Operation 46 'load' 'b_load' <Predicate = (!icmp_ln96)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 7.79>
ST_3 : Operation 47 [1/2] (2.66ns)   --->   "%d = load i32* %A_addr, align 4" [loop_imperfect.c:98]   --->   Operation 47 'load' 'd' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 48 [1/1] (1.78ns)   --->   "%add_ln99 = add nsw i32 %d, 112" [loop_imperfect.c:99]   --->   Operation 48 'add' 'add_ln99' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [5/5] (3.34ns)   --->   "%mul_ln99 = mul nsw i32 %d, %add_ln99" [loop_imperfect.c:99]   --->   Operation 49 'mul' 'mul_ln99' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/2] (2.66ns)   --->   "%b_load = load i32* %b_addr, align 4" [loop_imperfect.c:99]   --->   Operation 50 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 3.34>
ST_4 : Operation 51 [4/5] (3.34ns)   --->   "%mul_ln99 = mul nsw i32 %d, %add_ln99" [loop_imperfect.c:99]   --->   Operation 51 'mul' 'mul_ln99' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 52 [3/5] (3.34ns)   --->   "%mul_ln99 = mul nsw i32 %d, %add_ln99" [loop_imperfect.c:99]   --->   Operation 52 'mul' 'mul_ln99' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 53 [2/5] (3.34ns)   --->   "%mul_ln99 = mul nsw i32 %d, %add_ln99" [loop_imperfect.c:99]   --->   Operation 53 'mul' 'mul_ln99' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.48>
ST_7 : Operation 54 [1/5] (3.34ns)   --->   "%mul_ln99 = mul nsw i32 %d, %add_ln99" [loop_imperfect.c:99]   --->   Operation 54 'mul' 'mul_ln99' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (1.78ns)   --->   "%add_ln99_1 = add nsw i32 %mul_ln99, 23" [loop_imperfect.c:99]   --->   Operation 55 'add' 'add_ln99_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [5/5] (3.34ns)   --->   "%mul_ln99_1 = mul nsw i32 %d, %add_ln99_1" [loop_imperfect.c:99]   --->   Operation 56 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 57 [4/5] (3.34ns)   --->   "%mul_ln99_1 = mul nsw i32 %d, %add_ln99_1" [loop_imperfect.c:99]   --->   Operation 57 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 58 [3/5] (3.34ns)   --->   "%mul_ln99_1 = mul nsw i32 %d, %add_ln99_1" [loop_imperfect.c:99]   --->   Operation 58 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 59 [2/5] (3.34ns)   --->   "%mul_ln99_1 = mul nsw i32 %d, %add_ln99_1" [loop_imperfect.c:99]   --->   Operation 59 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.48>
ST_11 : Operation 60 [1/5] (3.34ns)   --->   "%mul_ln99_1 = mul nsw i32 %d, %add_ln99_1" [loop_imperfect.c:99]   --->   Operation 60 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln99_2 = add nsw i32 %mul_ln99_1, 36" [loop_imperfect.c:99]   --->   Operation 61 'add' 'add_ln99_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [5/5] (3.34ns)   --->   "%mul_ln99_2 = mul nsw i32 %d, %add_ln99_2" [loop_imperfect.c:99]   --->   Operation 62 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 63 [4/5] (3.34ns)   --->   "%mul_ln99_2 = mul nsw i32 %d, %add_ln99_2" [loop_imperfect.c:99]   --->   Operation 63 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 64 [3/5] (3.34ns)   --->   "%mul_ln99_2 = mul nsw i32 %d, %add_ln99_2" [loop_imperfect.c:99]   --->   Operation 64 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.34>
ST_14 : Operation 65 [2/5] (3.34ns)   --->   "%mul_ln99_2 = mul nsw i32 %d, %add_ln99_2" [loop_imperfect.c:99]   --->   Operation 65 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.48>
ST_15 : Operation 66 [1/5] (3.34ns)   --->   "%mul_ln99_2 = mul nsw i32 %d, %add_ln99_2" [loop_imperfect.c:99]   --->   Operation 66 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 67 [1/1] (1.78ns)   --->   "%add_ln99_3 = add nsw i32 %mul_ln99_2, 82" [loop_imperfect.c:99]   --->   Operation 67 'add' 'add_ln99_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 68 [5/5] (3.34ns)   --->   "%mul_ln99_3 = mul nsw i32 %d, %add_ln99_3" [loop_imperfect.c:99]   --->   Operation 68 'mul' 'mul_ln99_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.34>
ST_16 : Operation 69 [4/5] (3.34ns)   --->   "%mul_ln99_3 = mul nsw i32 %d, %add_ln99_3" [loop_imperfect.c:99]   --->   Operation 69 'mul' 'mul_ln99_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.34>
ST_17 : Operation 70 [3/5] (3.34ns)   --->   "%mul_ln99_3 = mul nsw i32 %d, %add_ln99_3" [loop_imperfect.c:99]   --->   Operation 70 'mul' 'mul_ln99_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.34>
ST_18 : Operation 71 [2/5] (3.34ns)   --->   "%mul_ln99_3 = mul nsw i32 %d, %add_ln99_3" [loop_imperfect.c:99]   --->   Operation 71 'mul' 'mul_ln99_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.48>
ST_19 : Operation 72 [1/5] (3.34ns)   --->   "%mul_ln99_3 = mul nsw i32 %d, %add_ln99_3" [loop_imperfect.c:99]   --->   Operation 72 'mul' 'mul_ln99_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 73 [1/1] (1.78ns)   --->   "%add_ln99_4 = add nsw i32 %mul_ln99_3, 127" [loop_imperfect.c:99]   --->   Operation 73 'add' 'add_ln99_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 74 [5/5] (3.34ns)   --->   "%mul_ln99_4 = mul nsw i32 %d, %add_ln99_4" [loop_imperfect.c:99]   --->   Operation 74 'mul' 'mul_ln99_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.34>
ST_20 : Operation 75 [4/5] (3.34ns)   --->   "%mul_ln99_4 = mul nsw i32 %d, %add_ln99_4" [loop_imperfect.c:99]   --->   Operation 75 'mul' 'mul_ln99_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.34>
ST_21 : Operation 76 [3/5] (3.34ns)   --->   "%mul_ln99_4 = mul nsw i32 %d, %add_ln99_4" [loop_imperfect.c:99]   --->   Operation 76 'mul' 'mul_ln99_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.34>
ST_22 : Operation 77 [2/5] (3.34ns)   --->   "%mul_ln99_4 = mul nsw i32 %d, %add_ln99_4" [loop_imperfect.c:99]   --->   Operation 77 'mul' 'mul_ln99_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.48>
ST_23 : Operation 78 [1/5] (3.34ns)   --->   "%mul_ln99_4 = mul nsw i32 %d, %add_ln99_4" [loop_imperfect.c:99]   --->   Operation 78 'mul' 'mul_ln99_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 79 [1/1] (1.78ns)   --->   "%add_ln99_5 = add nsw i32 %mul_ln99_4, 2" [loop_imperfect.c:99]   --->   Operation 79 'add' 'add_ln99_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 80 [5/5] (3.34ns)   --->   "%mul_ln99_5 = mul nsw i32 %d, %add_ln99_5" [loop_imperfect.c:99]   --->   Operation 80 'mul' 'mul_ln99_5' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.34>
ST_24 : Operation 81 [4/5] (3.34ns)   --->   "%mul_ln99_5 = mul nsw i32 %d, %add_ln99_5" [loop_imperfect.c:99]   --->   Operation 81 'mul' 'mul_ln99_5' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.34>
ST_25 : Operation 82 [3/5] (3.34ns)   --->   "%mul_ln99_5 = mul nsw i32 %d, %add_ln99_5" [loop_imperfect.c:99]   --->   Operation 82 'mul' 'mul_ln99_5' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.34>
ST_26 : Operation 83 [2/5] (3.34ns)   --->   "%mul_ln99_5 = mul nsw i32 %d, %add_ln99_5" [loop_imperfect.c:99]   --->   Operation 83 'mul' 'mul_ln99_5' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.48>
ST_27 : Operation 84 [1/5] (3.34ns)   --->   "%mul_ln99_5 = mul nsw i32 %d, %add_ln99_5" [loop_imperfect.c:99]   --->   Operation 84 'mul' 'mul_ln99_5' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln99_6 = add nsw i32 %mul_ln99_5, 20" [loop_imperfect.c:99]   --->   Operation 85 'add' 'add_ln99_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 86 [5/5] (3.34ns)   --->   "%mul_ln99_6 = mul nsw i32 %d, %add_ln99_6" [loop_imperfect.c:99]   --->   Operation 86 'mul' 'mul_ln99_6' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.34>
ST_28 : Operation 87 [4/5] (3.34ns)   --->   "%mul_ln99_6 = mul nsw i32 %d, %add_ln99_6" [loop_imperfect.c:99]   --->   Operation 87 'mul' 'mul_ln99_6' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.34>
ST_29 : Operation 88 [3/5] (3.34ns)   --->   "%mul_ln99_6 = mul nsw i32 %d, %add_ln99_6" [loop_imperfect.c:99]   --->   Operation 88 'mul' 'mul_ln99_6' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.34>
ST_30 : Operation 89 [2/5] (3.34ns)   --->   "%mul_ln99_6 = mul nsw i32 %d, %add_ln99_6" [loop_imperfect.c:99]   --->   Operation 89 'mul' 'mul_ln99_6' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.79>
ST_31 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [loop_imperfect.c:96]   --->   Operation 90 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [loop_imperfect.c:97]   --->   Operation 91 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 92 [1/5] (3.34ns)   --->   "%mul_ln99_6 = mul nsw i32 %d, %add_ln99_6" [loop_imperfect.c:99]   --->   Operation 92 'mul' 'mul_ln99_6' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 93 [1/1] (1.78ns)   --->   "%add_ln99_7 = add nsw i32 %mul_ln99_6, 100" [loop_imperfect.c:99]   --->   Operation 93 'add' 'add_ln99_7' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i32 %b_load to i64" [loop_imperfect.c:99]   --->   Operation 94 'sext' 'sext_ln99' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 95 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [1000 x i32]* %A, i64 0, i64 %sext_ln99" [loop_imperfect.c:99]   --->   Operation 95 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 96 [1/1] (2.66ns)   --->   "store i32 %add_ln99_7, i32* %A_addr_1, align 4" [loop_imperfect.c:99]   --->   Operation 96 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_31 : Operation 97 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [loop_imperfect.c:105]   --->   Operation 97 'specregionend' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 98 [1/1] (0.00ns)   --->   "br label %1" [loop_imperfect.c:96]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 2> <Delay = 0.00>
ST_32 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [loop_imperfect.c:106]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000000000000]
br_ln96           (br               ) [ 011111111111111111111111111111110]
i_0               (phi              ) [ 001000000000000000000000000000000]
icmp_ln96         (icmp             ) [ 001111111111111111111111111111110]
empty             (speclooptripcount) [ 000000000000000000000000000000000]
i                 (add              ) [ 011111111111111111111111111111110]
br_ln96           (br               ) [ 000000000000000000000000000000000]
zext_ln98         (zext             ) [ 000000000000000000000000000000000]
A_addr            (getelementptr    ) [ 000100000000000000000000000000000]
b_addr            (getelementptr    ) [ 000100000000000000000000000000000]
d                 (load             ) [ 000011111111111111111111111111110]
add_ln99          (add              ) [ 000011110000000000000000000000000]
b_load            (load             ) [ 000011111111111111111111111111110]
mul_ln99          (mul              ) [ 000000000000000000000000000000000]
add_ln99_1        (add              ) [ 000000001111000000000000000000000]
mul_ln99_1        (mul              ) [ 000000000000000000000000000000000]
add_ln99_2        (add              ) [ 000000000000111100000000000000000]
mul_ln99_2        (mul              ) [ 000000000000000000000000000000000]
add_ln99_3        (add              ) [ 000000000000000011110000000000000]
mul_ln99_3        (mul              ) [ 000000000000000000000000000000000]
add_ln99_4        (add              ) [ 000000000000000000001111000000000]
mul_ln99_4        (mul              ) [ 000000000000000000000000000000000]
add_ln99_5        (add              ) [ 000000000000000000000000111100000]
mul_ln99_5        (mul              ) [ 000000000000000000000000000000000]
add_ln99_6        (add              ) [ 000000000000000000000000000011110]
tmp               (specregionbegin  ) [ 000000000000000000000000000000000]
specpipeline_ln97 (specpipeline     ) [ 000000000000000000000000000000000]
mul_ln99_6        (mul              ) [ 000000000000000000000000000000000]
add_ln99_7        (add              ) [ 000000000000000000000000000000000]
sext_ln99         (sext             ) [ 000000000000000000000000000000000]
A_addr_1          (getelementptr    ) [ 000000000000000000000000000000000]
store_ln99        (store            ) [ 000000000000000000000000000000000]
empty_2           (specregionend    ) [ 000000000000000000000000000000000]
br_ln96           (br               ) [ 011111111111111111111111111111110]
ret_ln106         (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_imperfect_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="A_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="10" slack="0"/>
<pin id="58" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="10" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="d/2 store_ln99/31 "/>
</bind>
</comp>

<comp id="67" class="1004" name="b_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="10" slack="0"/>
<pin id="71" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="A_addr_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/31 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_0_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="1"/>
<pin id="90" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_0_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="10" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln96_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="10" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln98_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln99_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln99_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="6" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99_1/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="4"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_1/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln99_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99_2/11 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="8"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_2/11 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln99_3_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99_3/15 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="12"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_3/15 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln99_4_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99_4/19 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="16"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_4/19 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln99_5_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99_5/23 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="20"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_5/23 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln99_6_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99_6/27 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="24"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99_6/27 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln99_7_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99_7/31 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln99_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="28"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln99/31 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="214" class="1005" name="A_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="1"/>
<pin id="216" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="b_addr_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="1"/>
<pin id="221" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="224" class="1005" name="d_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="235" class="1005" name="add_ln99_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln99 "/>
</bind>
</comp>

<comp id="240" class="1005" name="b_load_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="28"/>
<pin id="242" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="245" class="1005" name="add_ln99_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln99_1 "/>
</bind>
</comp>

<comp id="250" class="1005" name="add_ln99_2_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln99_2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="add_ln99_3_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln99_3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="add_ln99_4_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln99_4 "/>
</bind>
</comp>

<comp id="265" class="1005" name="add_ln99_5_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln99_5 "/>
</bind>
</comp>

<comp id="270" class="1005" name="add_ln99_6_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln99_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="80" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="92" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="92" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="92" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="121"><net_src comp="61" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="61" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="117" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="129" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="146" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="157" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="168" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="205"><net_src comp="202" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="212"><net_src comp="105" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="217"><net_src comp="54" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="222"><net_src comp="67" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="227"><net_src comp="61" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="238"><net_src comp="117" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="243"><net_src comp="74" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="248"><net_src comp="129" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="253"><net_src comp="140" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="258"><net_src comp="151" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="263"><net_src comp="162" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="268"><net_src comp="173" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="273"><net_src comp="184" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="190" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {31 }
 - Input state : 
	Port: loop_imperfect : A | {2 3 }
	Port: loop_imperfect : b | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln96 : 1
		i : 1
		br_ln96 : 2
		zext_ln98 : 1
		A_addr : 2
		d : 3
		b_addr : 2
		b_load : 3
	State 3
		add_ln99 : 1
		mul_ln99 : 2
	State 4
	State 5
	State 6
	State 7
		add_ln99_1 : 1
		mul_ln99_1 : 2
	State 8
	State 9
	State 10
	State 11
		add_ln99_2 : 1
		mul_ln99_2 : 2
	State 12
	State 13
	State 14
	State 15
		add_ln99_3 : 1
		mul_ln99_3 : 2
	State 16
	State 17
	State 18
	State 19
		add_ln99_4 : 1
		mul_ln99_4 : 2
	State 20
	State 21
	State 22
	State 23
		add_ln99_5 : 1
		mul_ln99_5 : 2
	State 24
	State 25
	State 26
	State 27
		add_ln99_6 : 1
		mul_ln99_6 : 2
	State 28
	State 29
	State 30
	State 31
		add_ln99_7 : 1
		A_addr_1 : 1
		store_ln99 : 2
		empty_2 : 1
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_123    |    3    |   215   |    1    |
|          |     grp_fu_135    |    3    |   215   |    1    |
|          |     grp_fu_146    |    3    |   215   |    1    |
|    mul   |     grp_fu_157    |    3    |   215   |    1    |
|          |     grp_fu_168    |    3    |   215   |    1    |
|          |     grp_fu_179    |    3    |   215   |    1    |
|          |     grp_fu_190    |    3    |   215   |    1    |
|----------|-------------------|---------|---------|---------|
|          |      i_fu_105     |    0    |    0    |    17   |
|          |  add_ln99_fu_117  |    0    |    0    |    39   |
|          | add_ln99_1_fu_129 |    0    |    0    |    39   |
|          | add_ln99_2_fu_140 |    0    |    0    |    39   |
|    add   | add_ln99_3_fu_151 |    0    |    0    |    39   |
|          | add_ln99_4_fu_162 |    0    |    0    |    39   |
|          | add_ln99_5_fu_173 |    0    |    0    |    39   |
|          | add_ln99_6_fu_184 |    0    |    0    |    39   |
|          | add_ln99_7_fu_195 |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  icmp_ln96_fu_99  |    0    |    0    |    13   |
|----------|-------------------|---------|---------|---------|
|   zext   |  zext_ln98_fu_111 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   sext   |  sext_ln99_fu_202 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    21   |   1505  |   349   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  A_addr_reg_214  |   10   |
|add_ln99_1_reg_245|   32   |
|add_ln99_2_reg_250|   32   |
|add_ln99_3_reg_255|   32   |
|add_ln99_4_reg_260|   32   |
|add_ln99_5_reg_265|   32   |
|add_ln99_6_reg_270|   32   |
| add_ln99_reg_235 |   32   |
|  b_addr_reg_219  |   10   |
|  b_load_reg_240  |   32   |
|     d_reg_224    |   32   |
|    i_0_reg_88    |   10   |
|     i_reg_209    |   10   |
+------------------+--------+
|       Total      |   328  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_74 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_123    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_123    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_135    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_146    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_157    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_168    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_179    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_190    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   562  || 10.6785 ||    96   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   21   |    -   |  1505  |   349  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   96   |
|  Register |    -   |    -   |   328  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   21   |   10   |  1833  |   445  |
+-----------+--------+--------+--------+--------+
