# do Despl2BitsEsq_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/comnu/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/Despl2BitsEsq/Despl2BitsEsq.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:34 on Apr 21,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/Despl2BitsEsq/Despl2BitsEsq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Despl2BitsEsq
# -- Compiling architecture behavior of Despl2BitsEsq
# End time: 15:09:35 on Apr 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/Despl2BitsEsq/simulation/modelsim/Despl2BitsEsq.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:35 on Apr 21,2017
# vcom -reportprogress 300 -93 -work work /home/comnu/Documents/Q4/ArquitecturaComputadors/P3/Prac3/Components/Despl2BitsEsq/simulation/modelsim/Despl2BitsEsq.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Despl2BitsEsq_vhd_tst
# -- Compiling architecture Despl2BitsEsq_arch of Despl2BitsEsq_vhd_tst
# End time: 15:09:35 on Apr 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  Despl2BitsEsq_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" Despl2BitsEsq_vhd_tst 
# Start time: 15:09:35 on Apr 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.despl2bitsesq_vhd_tst(despl2bitsesq_arch)
# Loading work.despl2bitsesq(behavior)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 15:11:49 on Apr 21,2017, Elapsed time: 0:02:14
# Errors: 0, Warnings: 0
