TOOL:	xrun	19.09-s003: Started on Oct 21, 2021 at 13:17:15 CEST
xrun
	-F dut_lab01.f
		mtm_Alu.vp
		mtm_Alu_tb.sv
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	-xmlibdirname INCA_libs_gui
	+access+r
	+gui
	+overwrite
	-nocopyright
	-covtest lab01
	-l xrun_gui.log
	-s
Recompiling... reason: file './mtm_Alu_tb.sv' is newer than expected.
	expected: Thu Oct 21 12:58:58 2021
	actual:   Thu Oct 21 13:16:59 2021
file: ./mtm_Alu_tb.sv
			CRCin = calculate_CRCin(A_data, B_data, op_set);
			                                             |
xmvlog: *W,ENUMERR (./mtm_Alu_tb.sv,111|48): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
			expected_value = get_expected(A_data, B_data, op_set);
			                                                   |
xmvlog: *W,ENUMERR (./mtm_Alu_tb.sv,143|54): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	module worklib.mtm_Alu_tb:sv
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		mtm_Alu_tb
	Building instance overlay tables: ....
			CRCin = calculate_CRCin(A_data, B_data, op_set);
			                                             |
xmelab: *W,ENUMERR (./mtm_Alu_tb.sv,111|48): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
			expected_value = get_expected(A_data, B_data, op_set);
			                                                   |
xmelab: *W,ENUMERR (./mtm_Alu_tb.sv,143|54): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
................ Done
	Generating native compiled code:
		worklib.mtm_Alu_tb:sv <0x290cae8d>
			streams:  16, words: 29474
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 5       5
		Registers:             115     115
		Scalar wires:            8       -
		Vectored wires:          2       -
		Always blocks:          12      12
		Initial blocks:          3       3
		Final blocks:            1       1
		Pseudo assignments:      2       2
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.mtm_Alu_tb:sv
xmsim: *W,XCLGNOPTM: The SystemVerilog constraint solver Xceligen options 'seed_only_rand and process_alternate_rng and ignore_worklib_name' are not specified and will default to 0. The recommended value for each of them is 1 which will become the default in a future release.
SVSEED default: 1
xmsim: *W,RNDXCELON: Xceligen, the new SystemVerilog constraint solver is used. Disabling Xceligen and using the legacy constraint solver is possible with "xrun/xmsim -xceligen on=0 ...".
xcelium> 
xcelium> source /cad/XCELIUM1909/tools/xcelium/files/xmsimrc
xcelium> 
-------------------------------------
Relinquished control to SimVision...
# Restoring simulation environment...
xcelium> input -quiet .reinvoke.sim
xcelium> file delete .reinvoke.sim
xcelium> run
Input data A=         16 B=         15, OP_code 000, CRC: 1111
expected: 00000000000000000000000000000000
Test passed with results C:           0, expected:           0

Input data A=          0 B=          7, OP_code 101, CRC: 0010
expected: 00000000000000000000000000000111
Test passed with results C:           7, expected:           7

Input data A=          3 B=         13, OP_code 001, CRC: 0010
expected: 00000000000000000000000000001111
Test passed with results C:          15, expected:          15

Input data A=          4 B=          6, OP_code 001, CRC: 1110
expected: 00000000000000000000000000000110
Test passed with results C:           6, expected:           6

Input data A=          0 B=          1, OP_code 001, CRC: 1111
expected: 00000000000000000000000000000001
Test passed with results C:           1, expected:           1

Input data A=          0 B=          6, OP_code 100, CRC: 0110
expected: 00000000000000000000000000000110
Test passed with results C:           6, expected:           6

Input data A=         -1 B=         10, OP_code 001, CRC: 0100
expected: 11111111111111111111111111111111
Test passed with results C:          -1, expected:          -1

Input data A=          9 B=         10, OP_code 101, CRC: 1100
expected: 00000000000000000000000000000001
Test passed with results C:           1, expected:           1

Input data A=         17 B=          0, OP_code 000, CRC: 0001
expected: 00000000000000000000000000000000
Test passed with results C:           0, expected:           0

Input data A=         16 B=         16, OP_code 001, CRC: 1110
expected: 00000000000000000000000000010000
Test passed with results C:          16, expected:          16

Input data A=         11 B=          0, OP_code 101, CRC: 0101
expected: 11111111111111111111111111110101
Test passed with results C:         -11, expected:         -11

Input data A=          9 B=          3, OP_code 000, CRC: 1001
expected: 00000000000000000000000000000001
Test passed with results C:           1, expected:           1

Input data A=         -1 B=         17, OP_code 100, CRC: 0110
expected: 00000000000000000000000000010000
Test passed with results C:          16, expected:          16

Input data A=         -1 B=         18, OP_code 101, CRC: 1100
expected: 00000000000000000000000000010011
Test passed with results C:          19, expected:          19

Input data A=          3 B=         12, OP_code 100, CRC: 1010
expected: 00000000000000000000000000001111
Test passed with results C:          15, expected:          15

Input data A=         -1 B=          6, OP_code 101, CRC: 1010
expected: 00000000000000000000000000000111
Test passed with results C:           7, expected:           7

Input data A=          0 B=          8, OP_code 100, CRC: 1010
expected: 00000000000000000000000000001000
Test passed with results C:           8, expected:           8

Input data A=          9 B=          0, OP_code 100, CRC: 1100
expected: 00000000000000000000000000001001
Test passed with results C:           9, expected:           9

Input data A=         16 B=         -1, OP_code 000, CRC: 1101
expected: 00000000000000000000000000010000
Test passed with results C:          16, expected:          16

Input data A=         18 B=          3, OP_code 100, CRC: 1011
expected: 00000000000000000000000000010101
Test passed with results C:          21, expected:          21

Test PASSED.
Simulation complete via $finish(1) at time 65220 NS + 0
./mtm_Alu_tb.sv:151 		$finish;
xcelium> ^C
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  scope    :  scope
  testname :  lab01
TOOL:	xrun	19.09-s003: Exiting on Oct 21, 2021 at 13:23:35 CEST  (total: 00:06:20)
