

================================================================
== Vitis HLS Report for 'FIR_filter_2_Pipeline_VITIS_LOOP_69_2'
================================================================
* Date:           Sat Oct 18 15:37:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.527 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_2  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      31|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|      67|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_81_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln70_fu_92_p2   |         +|   0|  0|   9|           2|           2|
    |icmp_ln69_fu_66_p2  |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  31|           9|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_1_fu_28                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_fu_28                |  3|   0|    3|          0|
    |trunc_ln70_reg_117       |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  FIR_filter.2_Pipeline_VITIS_LOOP_69_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  FIR_filter.2_Pipeline_VITIS_LOOP_69_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  FIR_filter.2_Pipeline_VITIS_LOOP_69_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  FIR_filter.2_Pipeline_VITIS_LOOP_69_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  FIR_filter.2_Pipeline_VITIS_LOOP_69_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  FIR_filter.2_Pipeline_VITIS_LOOP_69_2|  return value|
|FIR_delays_address0  |  out|    3|   ap_memory|                             FIR_delays|         array|
|FIR_delays_ce0       |  out|    1|   ap_memory|                             FIR_delays|         array|
|FIR_delays_we0       |  out|    1|   ap_memory|                             FIR_delays|         array|
|FIR_delays_d0        |  out|   16|   ap_memory|                             FIR_delays|         array|
|FIR_delays_address1  |  out|    3|   ap_memory|                             FIR_delays|         array|
|FIR_delays_ce1       |  out|    1|   ap_memory|                             FIR_delays|         array|
|FIR_delays_q1        |   in|   16|   ap_memory|                             FIR_delays|         array|
+---------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [FIR_HLS.cpp:58]   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln58 = store i3 1, i3 %i_1" [FIR_HLS.cpp:58]   --->   Operation 6 'store' 'store_ln58' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [FIR_HLS.cpp:70]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.67ns)   --->   "%icmp_ln69 = icmp_eq  i3 %i, i3 5" [FIR_HLS.cpp:69]   --->   Operation 9 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc24.split, void %for.end26.exitStub" [FIR_HLS.cpp:69]   --->   Operation 11 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i3 %i" [FIR_HLS.cpp:69]   --->   Operation 12 'zext' 'zext_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%FIR_delays_addr = getelementptr i16 %FIR_delays, i64 0, i64 %zext_ln69" [FIR_HLS.cpp:70]   --->   Operation 13 'getelementptr' 'FIR_delays_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.67ns)   --->   "%FIR_delays_load = load i3 %FIR_delays_addr" [FIR_HLS.cpp:70]   --->   Operation 14 'load' 'FIR_delays_load' <Predicate = (!icmp_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i3 %i" [FIR_HLS.cpp:70]   --->   Operation 15 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%add_ln69 = add i3 %i, i3 1" [FIR_HLS.cpp:69]   --->   Operation 16 'add' 'add_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln58 = store i3 %add_ln69, i3 %i_1" [FIR_HLS.cpp:58]   --->   Operation 17 'store' 'store_ln58' <Predicate = (!icmp_ln69)> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:58]   --->   Operation 18 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [FIR_HLS.cpp:69]   --->   Operation 19 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] ( I:0.67ns O:0.67ns )   --->   "%FIR_delays_load = load i3 %FIR_delays_addr" [FIR_HLS.cpp:70]   --->   Operation 20 'load' 'FIR_delays_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_2 : Operation 21 [1/1] (0.54ns)   --->   "%add_ln70 = add i2 %trunc_ln70, i2 3" [FIR_HLS.cpp:70]   --->   Operation 21 'add' 'add_ln70' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i2 %add_ln70" [FIR_HLS.cpp:70]   --->   Operation 22 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%FIR_delays_addr_2 = getelementptr i16 %FIR_delays, i64 0, i64 %zext_ln70" [FIR_HLS.cpp:70]   --->   Operation 23 'getelementptr' 'FIR_delays_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln70 = store i16 %FIR_delays_load, i3 %FIR_delays_addr_2" [FIR_HLS.cpp:70]   --->   Operation 24 'store' 'store_ln70' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc24" [FIR_HLS.cpp:69]   --->   Operation 25 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                   (alloca           ) [ 010]
store_ln58            (store            ) [ 000]
br_ln0                (br               ) [ 000]
i                     (load             ) [ 000]
icmp_ln69             (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
br_ln69               (br               ) [ 000]
zext_ln69             (zext             ) [ 000]
FIR_delays_addr       (getelementptr    ) [ 011]
trunc_ln70            (trunc            ) [ 011]
add_ln69              (add              ) [ 000]
store_ln58            (store            ) [ 000]
specpipeline_ln58     (specpipeline     ) [ 000]
specloopname_ln69     (specloopname     ) [ 000]
FIR_delays_load       (load             ) [ 000]
add_ln70              (add              ) [ 000]
zext_ln70             (zext             ) [ 000]
FIR_delays_addr_2     (getelementptr    ) [ 000]
store_ln70            (store            ) [ 000]
br_ln69               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="i_1_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="FIR_delays_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="16" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="3" slack="0"/>
<pin id="36" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FIR_delays_addr/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="3" slack="0"/>
<pin id="41" dir="0" index="1" bw="16" slack="0"/>
<pin id="42" dir="0" index="2" bw="0" slack="0"/>
<pin id="44" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="45" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="46" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="47" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="FIR_delays_load/1 store_ln70/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="FIR_delays_addr_2_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="16" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="2" slack="0"/>
<pin id="53" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FIR_delays_addr_2/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="store_ln58_store_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="3" slack="0"/>
<pin id="61" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="i_load_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="0"/>
<pin id="65" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="icmp_ln69_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="3" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln69_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="trunc_ln70_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="0"/>
<pin id="79" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="add_ln69_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln58_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="0" index="1" bw="3" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln70_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="1"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln70_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_1_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="FIR_delays_addr_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="1"/>
<pin id="114" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_addr "/>
</bind>
</comp>

<comp id="117" class="1005" name="trunc_ln70_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="1"/>
<pin id="119" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln70 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="2" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="12" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="48"><net_src comp="32" pin="3"/><net_sink comp="39" pin=2"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="56"><net_src comp="39" pin="7"/><net_sink comp="39" pin=1"/></net>

<net id="57"><net_src comp="49" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="70"><net_src comp="63" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="63" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="80"><net_src comp="63" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="63" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="81" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="92" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="105"><net_src comp="28" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="108"><net_src comp="102" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="115"><net_src comp="32" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="120"><net_src comp="77" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="92" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_delays | {2 }
 - Input state : 
	Port: FIR_filter.2_Pipeline_VITIS_LOOP_69_2 : FIR_delays | {1 2 }
  - Chain level:
	State 1
		store_ln58 : 1
		i : 1
		icmp_ln69 : 2
		br_ln69 : 3
		zext_ln69 : 2
		FIR_delays_addr : 3
		FIR_delays_load : 4
		trunc_ln70 : 2
		add_ln69 : 2
		store_ln58 : 3
	State 2
		zext_ln70 : 1
		FIR_delays_addr_2 : 2
		store_ln70 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln69_fu_81  |    0    |    10   |
|          |  add_ln70_fu_92  |    0    |    9    |
|----------|------------------|---------|---------|
|   icmp   |  icmp_ln69_fu_66 |    0    |    10   |
|----------|------------------|---------|---------|
|   zext   |  zext_ln69_fu_72 |    0    |    0    |
|          |  zext_ln70_fu_97 |    0    |    0    |
|----------|------------------|---------|---------|
|   trunc  | trunc_ln70_fu_77 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    29   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|FIR_delays_addr_reg_112|    3   |
|      i_1_reg_102      |    3   |
|   trunc_ln70_reg_117  |    2   |
+-----------------------+--------+
|         Total         |    8   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_39 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    0   ||  0.427  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |    8   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    8   |   38   |
+-----------+--------+--------+--------+
