Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun 23 13:37:49 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/ALU_sys_HDL_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.275ns (34.538%)  route 4.312ns (65.462%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/U0/control_s_axi_U/selec[12]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0/O
                         net (fo=1, unplaced)         0.902     3.447    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0_n_9
                         LUT4 (Prop_lut4_I1_O)        0.124     3.571 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45/O
                         net (fo=19, unplaced)        0.508     4.079    bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[26]_0
                         LUT4 (Prop_lut4_I3_O)        0.116     4.195 f  bd_0_i/hls_inst/U0/control_s_axi_U/num_data_cnt[7]_i_3__0/O
                         net (fo=59, unplaced)        0.535     4.730    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_reset_fu_178/ram_reg
                         LUT4 (Prop_lut4_I3_O)        0.124     4.854 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_reset_fu_178/mem_reg_i_35__1/O
                         net (fo=6, unplaced)         0.934     5.788    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mem_reg_0
                         LUT5 (Prop_lut5_I2_O)        0.124     5.912 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry_i_5__1/O
                         net (fo=1, unplaced)         0.665     6.577    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry_i_5__1_n_9
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.214 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.223    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry_n_9
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.560 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry__0/O[1]
                         net (fo=1, unplaced)         0.000     7.560    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry__0_n_15
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mOutPtr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.283ns (34.664%)  route 4.303ns (65.336%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/U0/control_s_axi_U/selec[12]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0/O
                         net (fo=1, unplaced)         0.902     3.447    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0_n_9
                         LUT4 (Prop_lut4_I1_O)        0.124     3.571 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45/O
                         net (fo=19, unplaced)        0.508     4.079    bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[26]_0
                         LUT2 (Prop_lut2_I1_O)        0.124     4.203 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_39/O
                         net (fo=13, unplaced)        0.499     4.702    bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_36__0/O
                         net (fo=19, unplaced)        0.961     5.787    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mem_reg
                         LUT6 (Prop_lut6_I2_O)        0.124     5.911 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry_i_5__1/O
                         net (fo=1, unplaced)         0.665     6.576    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry_i_5__1_n_9
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.213 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.222    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry_n_9
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.559 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry__0/O[1]
                         net (fo=1, unplaced)         0.000     7.559    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry__0_n_15
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mOutPtr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mOutPtr_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mOutPtr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/mOutPtr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 2.267ns (34.458%)  route 4.312ns (65.542%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/U0/control_s_axi_U/selec[12]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0/O
                         net (fo=1, unplaced)         0.902     3.447    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0_n_9
                         LUT4 (Prop_lut4_I1_O)        0.124     3.571 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45/O
                         net (fo=19, unplaced)        0.508     4.079    bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[26]_0
                         LUT4 (Prop_lut4_I3_O)        0.116     4.195 r  bd_0_i/hls_inst/U0/control_s_axi_U/num_data_cnt[7]_i_3__0/O
                         net (fo=59, unplaced)        0.535     4.730    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_reset_fu_178/ram_reg
                         LUT4 (Prop_lut4_I3_O)        0.116     4.846 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_reset_fu_178/mem_reg_i_35__0/O
                         net (fo=6, unplaced)         0.934     5.780    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/mem_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry_i_5__0/O
                         net (fo=1, unplaced)         0.665     6.569    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry_i_5__0_n_9
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.206 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.215    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry_n_9
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.552 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry__0/O[1]
                         net (fo=1, unplaced)         0.000     7.552    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry__0_n_15
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/mOutPtr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/mOutPtr_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/mOutPtr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/mOutPtr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 2.267ns (34.532%)  route 4.298ns (65.468%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/U0/control_s_axi_U/selec[12]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0/O
                         net (fo=1, unplaced)         0.902     3.447    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0_n_9
                         LUT4 (Prop_lut4_I1_O)        0.124     3.571 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45/O
                         net (fo=19, unplaced)        0.508     4.079    bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[26]_0
                         LUT4 (Prop_lut4_I3_O)        0.116     4.195 r  bd_0_i/hls_inst/U0/control_s_axi_U/num_data_cnt[7]_i_3__0/O
                         net (fo=59, unplaced)        0.535     4.730    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/ram_reg
                         LUT5 (Prop_lut5_I4_O)        0.116     4.846 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry_i_6/O
                         net (fo=3, unplaced)         0.920     5.766    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry_i_6_n_9
                         LUT6 (Prop_lut6_I2_O)        0.124     5.890 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry_i_5__2/O
                         net (fo=1, unplaced)         0.665     6.555    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry_i_5__2_n_9
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.192 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.201    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry_n_9
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.538 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry__0/O[1]
                         net (fo=1, unplaced)         0.000     7.538    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry__0_n_15
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/mOutPtr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/mOutPtr_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/mOutPtr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.470ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/num_data_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 2.283ns (34.828%)  route 4.272ns (65.172%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/U0/control_s_axi_U/selec[12]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0/O
                         net (fo=1, unplaced)         0.902     3.447    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0_n_9
                         LUT4 (Prop_lut4_I1_O)        0.124     3.571 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45/O
                         net (fo=19, unplaced)        0.508     4.079    bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[26]_0
                         LUT2 (Prop_lut2_I1_O)        0.124     4.203 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_39/O
                         net (fo=13, unplaced)        0.499     4.702    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/mem_reg_4
                         LUT6 (Prop_lut6_I5_O)        0.124     4.826 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/num_data_cnt[7]_i_2__0/O
                         net (fo=5, unplaced)         0.930     5.756    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/dout_vld_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.880 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out__18_carry_i_5__2/O
                         net (fo=1, unplaced)         0.665     6.545    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out__18_carry_i_5__2_n_9
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.182 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out__18_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.191    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out__18_carry_n_9
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.528 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out__18_carry__0/O[1]
                         net (fo=1, unplaced)         0.000     7.528    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out__18_carry__0_n_15
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/num_data_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/num_data_cnt_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/num_data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 2.194ns (33.723%)  route 4.312ns (66.277%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/U0/control_s_axi_U/selec[12]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0/O
                         net (fo=1, unplaced)         0.902     3.447    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0_n_9
                         LUT4 (Prop_lut4_I1_O)        0.124     3.571 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45/O
                         net (fo=19, unplaced)        0.508     4.079    bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[26]_0
                         LUT4 (Prop_lut4_I3_O)        0.116     4.195 f  bd_0_i/hls_inst/U0/control_s_axi_U/num_data_cnt[7]_i_3__0/O
                         net (fo=59, unplaced)        0.535     4.730    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_reset_fu_178/ram_reg
                         LUT4 (Prop_lut4_I3_O)        0.124     4.854 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_reset_fu_178/mem_reg_i_35__1/O
                         net (fo=6, unplaced)         0.934     5.788    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mem_reg_0
                         LUT5 (Prop_lut5_I2_O)        0.124     5.912 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry_i_5__1/O
                         net (fo=1, unplaced)         0.665     6.577    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry_i_5__1_n_9
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.214 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.223    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry_n_9
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.479 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry__0/O[2]
                         net (fo=1, unplaced)         0.000     7.479    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry__0_n_14
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mOutPtr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.202ns (33.851%)  route 4.303ns (66.149%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/U0/control_s_axi_U/selec[12]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0/O
                         net (fo=1, unplaced)         0.902     3.447    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0_n_9
                         LUT4 (Prop_lut4_I1_O)        0.124     3.571 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45/O
                         net (fo=19, unplaced)        0.508     4.079    bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[26]_0
                         LUT2 (Prop_lut2_I1_O)        0.124     4.203 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_39/O
                         net (fo=13, unplaced)        0.499     4.702    bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.826 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_36__0/O
                         net (fo=19, unplaced)        0.961     5.787    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mem_reg
                         LUT6 (Prop_lut6_I2_O)        0.124     5.911 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry_i_5__1/O
                         net (fo=1, unplaced)         0.665     6.576    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry_i_5__1_n_9
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.213 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.222    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry_n_9
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.478 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry__0/O[2]
                         net (fo=1, unplaced)         0.000     7.478    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out_carry__0_n_14
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mOutPtr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mOutPtr_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mOutPtr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/mOutPtr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 2.186ns (33.641%)  route 4.312ns (66.359%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/U0/control_s_axi_U/selec[12]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0/O
                         net (fo=1, unplaced)         0.902     3.447    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0_n_9
                         LUT4 (Prop_lut4_I1_O)        0.124     3.571 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45/O
                         net (fo=19, unplaced)        0.508     4.079    bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[26]_0
                         LUT4 (Prop_lut4_I3_O)        0.116     4.195 r  bd_0_i/hls_inst/U0/control_s_axi_U/num_data_cnt[7]_i_3__0/O
                         net (fo=59, unplaced)        0.535     4.730    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_reset_fu_178/ram_reg
                         LUT4 (Prop_lut4_I3_O)        0.116     4.846 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_reset_fu_178/mem_reg_i_35__0/O
                         net (fo=6, unplaced)         0.934     5.780    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/mem_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.904 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry_i_5__0/O
                         net (fo=1, unplaced)         0.665     6.569    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry_i_5__0_n_9
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.206 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.215    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry_n_9
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.471 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry__0/O[2]
                         net (fo=1, unplaced)         0.000     7.471    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/p_0_out_carry__0_n_14
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/mOutPtr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/mOutPtr_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_b_fifo_U/mOutPtr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/mOutPtr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.186ns (33.714%)  route 4.298ns (66.286%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/U0/control_s_axi_U/selec[12]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0/O
                         net (fo=1, unplaced)         0.902     3.447    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0_n_9
                         LUT4 (Prop_lut4_I1_O)        0.124     3.571 r  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45/O
                         net (fo=19, unplaced)        0.508     4.079    bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[26]_0
                         LUT4 (Prop_lut4_I3_O)        0.116     4.195 r  bd_0_i/hls_inst/U0/control_s_axi_U/num_data_cnt[7]_i_3__0/O
                         net (fo=59, unplaced)        0.535     4.730    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/ram_reg
                         LUT5 (Prop_lut5_I4_O)        0.116     4.846 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry_i_6/O
                         net (fo=3, unplaced)         0.920     5.766    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry_i_6_n_9
                         LUT6 (Prop_lut6_I2_O)        0.124     5.890 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry_i_5__2/O
                         net (fo=1, unplaced)         0.665     6.555    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry_i_5__2_n_9
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.192 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.201    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry_n_9
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.457 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry__0/O[2]
                         net (fo=1, unplaced)         0.000     7.457    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/p_0_out_carry__0_n_14
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/mOutPtr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/mOutPtr_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/mOutPtr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.457    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.170ns (33.477%)  route 4.312ns (66.523%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[12]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/U0/control_s_axi_U/selec[12]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.545 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0/O
                         net (fo=1, unplaced)         0.902     3.447    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_49__0_n_9
                         LUT4 (Prop_lut4_I1_O)        0.124     3.571 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45/O
                         net (fo=19, unplaced)        0.508     4.079    bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[26]_0
                         LUT4 (Prop_lut4_I3_O)        0.116     4.195 f  bd_0_i/hls_inst/U0/control_s_axi_U/num_data_cnt[7]_i_3__0/O
                         net (fo=59, unplaced)        0.535     4.730    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_reset_fu_178/ram_reg
                         LUT4 (Prop_lut4_I3_O)        0.124     4.854 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_reset_fu_178/mem_reg_i_35__1/O
                         net (fo=6, unplaced)         0.934     5.788    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/mem_reg_0
                         LUT5 (Prop_lut5_I2_O)        0.124     5.912 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry_i_5__1/O
                         net (fo=1, unplaced)         0.665     6.577    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry_i_5__1_n_9
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.214 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.223    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry_n_9
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.455 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry__0/O[0]
                         net (fo=1, unplaced)         0.000     7.455    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/p_0_out__18_carry__0_n_16
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10633, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_a_fifo_U/num_data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  3.543    




