// Copyright (c) MOSA Project. Licensed under the New BSD License.

using Mosa.Kernel.BareMetal.Intel;
using Mosa.Runtime;
using Mosa.Runtime.x86;

namespace Mosa.Kernel.BareMetal.x86;

public static class LocalAPIC
{
	public const uint IA32_APIC_BASE_MSR = 0x1B;
	public const uint IA32_APIC_BASE_MSR_BSP = 0x100; // Processor is a BSP
	public const uint IA32_APIC_BASE_MSR_ENABLE = 0x800;

	public const uint EOI = 0xB0;

	public const uint CPUID_FEAT_EDX_APIC = 1 << 9;

	public static Pointer Pointer;

	public static bool IsInitialized;

	public static void Setup(Pointer ptr)
	{
		Pointer = ptr;

		if (!MSR.HasMSR())
			return;

		// Hardware enable the Local APIC if it wasn't enabled
		SetAPICBase(GetAPICBase());

		// Set the Spurious Interrupt Vector Register bit 8 to start receiving interrupts
		WriteRegister(0xF0, ReadRegister(0xF0) | IA32_APIC_BASE_MSR_BSP);

		IsInitialized = true;
	}

	public static void SetAPICBase(Pointer apic)
	{
		uint edx = 0;
		var eax = (uint)(((uint)apic & 0xfffff0000) | IA32_APIC_BASE_MSR_ENABLE);

		/*if (PAE)
			edx = (apic >> 32) & 0x0f;*/

		MSR.SetMSR(IA32_APIC_BASE_MSR, eax, edx);
	}

	public static Pointer GetAPICBase()
	{
		var msr = MSR.GetMSR(IA32_APIC_BASE_MSR);

		var eax = (uint)msr;
		var edx = (uint)(msr >> 32);

		/*if (PAE)
			return (eax & 0xfffff000) | ((edx & 0x0f) << 32);
		else
			*/
		return (Pointer)(eax & 0xfffff000);
	}

	public static bool CheckAPIC()
	{
		var eax = Native.CpuIdEAX(1, 0);
		var edx = Native.CpuIdEDX(1, 0);

		return (edx & CPUID_FEAT_EDX_APIC) != 0;
	}

	public static uint ReadRegister(uint reg)
	{
		return Pointer.Load32(reg);
	}

	public static void WriteRegister(uint reg, uint value)
	{
		Pointer.Store32(reg, value);
	}

	public static void SendEndOfInterrupt(uint irq)
	{
		if (!IsInitialized)
		{
			PIC.SendEndOfInterrupt(irq);
			return;
		}

		WriteRegister(EOI, 0);
	}
}
