
---------- Begin Simulation Statistics ----------
final_tick                               263859008125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2331                       # Simulator instruction rate (inst/s)
host_mem_usage                               26858332                       # Number of bytes of host memory used
host_op_rate                                     2387                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                112327.12                       # Real time elapsed on the host
host_tick_rate                                 445185                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   261818778                       # Number of instructions simulated
sim_ops                                     268122860                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050006                       # Number of seconds simulated
sim_ticks                                 50006328125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.176594                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  214635                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               293311                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4554                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17852                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            257035                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42925                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52377                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9452                       # Number of indirect misses.
system.cpu.branchPred.lookups                  483422                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   87158                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5824                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2690403                       # Number of instructions committed
system.cpu.committedOps                       3042099                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.290145                       # CPI: cycles per instruction
system.cpu.discardedOps                         55156                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1406333                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            735641                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           342740                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7599347                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.233092                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4555                       # number of quiesce instructions executed
system.cpu.numCycles                         11542218                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4555                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1674222     55.04%     55.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14231      0.47%     55.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                 819158     26.93%     82.43% # Class of committed instruction
system.cpu.op_class_0::MemWrite                534488     17.57%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3042099                       # Class of committed instruction
system.cpu.quiesceCycles                     68467907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3942871                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          317                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11505                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2097833                       # Transaction distribution
system.membus.trans_dist::ReadResp            2102096                       # Transaction distribution
system.membus.trans_dist::WriteReq            1294980                       # Transaction distribution
system.membus.trans_dist::WriteResp           1294976                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3285                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2383                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1562                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1563                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4018                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       107582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6694782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6694782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6802941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        24256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        37124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       543168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       102166                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       706714                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    214231244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    214231244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               214953638                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3403900                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000102                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010096                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3403553     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     347      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3403900                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9312560520                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            91091499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1582921                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18070249                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           81858575                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12986811915                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1231000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       458752                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       114688                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       573440                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       458752                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       573440                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3584                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       118272                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        14336                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       129024                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9173879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2293470                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11467349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2293470                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9173879                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11467349                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11467349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11467349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     22934697                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2651786                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2651772                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4365868                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4365868                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1498                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        45512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72278                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       291044                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       352484                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       172032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13283604                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13455636                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        35840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     14035294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2354                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        71521                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       102166                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4655696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5638736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2752512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    212537244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    215289756                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       573440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    223508770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23715630625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         15487247                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          762                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.24                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18965106383                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12327328000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1900544                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       440320                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19658312                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7863325                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10484433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38006070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10484433                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7863325                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18347758                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19658312                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18347758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18347758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     56353828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7863325                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18347758                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26211083                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7863325                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703658                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10566983                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7863325                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26211083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2703658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36778065                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2093192                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2093192                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1254201                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1254197                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       114802                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6555772                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6694782                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3672656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    209784412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    214231244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4214504                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4214504    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4214504                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10146350485                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11720076000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     84844376                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2293760                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     89890648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2348224                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2361936                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4710160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     21211094                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        71680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     21368790                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       587056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        73842                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       660898                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1696672785                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     45869395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     55043274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1797585453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46958537                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47232742                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     94191279                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1743631322                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93102137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     55043274                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1891776732                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    135200796                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     77336896                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    212996444                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     77856768                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    135200796                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    213057564                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     33800199                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2416778                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     36231313                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19464192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4225031                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23689223                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2703673736                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1546542186                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9173879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4259389801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1556938310                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2703673736                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4260612046                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4260612046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4250215922                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9173879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8520001847                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        24256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        39936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15680                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15680                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          245                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          379                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          624                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       313560                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       485059                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         798619                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       313560                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       313560                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       313560                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       485059                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        798619                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1378896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    132448284                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         332864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          134295244                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       210240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2293760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     77336128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       114688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        80479104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        21561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2069511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2098393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3285                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        35840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1208377                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1257486                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27574430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2648630463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6656438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2685564988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4204268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     45869395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1546526828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10484433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2293470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1609378393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4204268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73443825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4195157290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10484433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2293470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2703658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6656438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4294943381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     57401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3277888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000162779250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3643                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3758899                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1336781                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2098393                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1257486                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2098393                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1257486                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     80                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            131107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            131152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            131337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            131121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            131117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            131106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            131120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           131113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           131121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           131138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           131188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           131110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           131080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             78560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             78709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             78547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             78568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             78644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             78574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             78567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             78589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             78590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            78592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            78592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            78569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            78608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            78615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            78587                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70064732700                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10491565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            125145448950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33390.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59640.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5256                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1956853                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1169958                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2098378                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1257486                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1818446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   74042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   13453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  89182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 205014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 195421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15466                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       228980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.938475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   860.049839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.625615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5893      2.57%      2.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5360      2.34%      4.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4076      1.78%      6.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3464      1.51%      8.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3734      1.63%      9.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3463      1.51%     11.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4175      1.82%     13.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3391      1.48%     14.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       195424     85.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       228980                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     575.832327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    877.946780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2454     67.34%     67.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.16%     67.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.05%     67.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.08%     67.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            8      0.22%     67.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.05%     67.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.05%     67.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.16%     68.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          311      8.53%     76.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.11%     76.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.03%     76.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.11%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.05%     76.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.08%     77.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.08%     77.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      0.16%     77.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          808     22.17%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.05%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.05%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            6      0.16%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     345.162503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.290619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    467.813764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2273     62.39%     62.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           100      2.74%     65.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            24      0.66%     65.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      0.38%     66.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           12      0.33%     66.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           20      0.55%     67.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.14%     67.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.11%     67.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.14%     67.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.08%     67.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.05%     67.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.08%     67.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            6      0.16%     67.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     67.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.11%     67.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     67.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     68.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     68.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.05%     68.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     68.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     68.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.03%     68.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           84      2.31%     70.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1075     29.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3643                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              134292032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                80478656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               134295244                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             80479104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2685.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1609.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2685.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1609.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50006373000                       # Total gap between requests
system.mem_ctrls.avgGap                      14901.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1378896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    132448284                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       327744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       211328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2293760                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     77334592                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       114688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27574430.111189052463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2648630462.707063674927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703657.818307370413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6554050.502983216196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4226025.143692751415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 45869394.654739007354                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1546496111.585877418518                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10484433.063940344378                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2293469.732736950740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        21561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2069511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3285                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        35840                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1208377                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1670794890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122851487740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    394239985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    228926335                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13530313860                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  34314684965                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 951391410855                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5545682700                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3601403140                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     77491.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59362.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    185962.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44015.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4118817.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    957440.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    787329.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    676963.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2009711.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         112987417.049989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         78860367.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3816326775                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1747573101.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1023469934.174956                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     230230142.400008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7488153357.675235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        149.744115                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11614682665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35687470370                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9110                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4555                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9395183.671789                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2727224.716410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4555    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        38375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16413250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4555                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    221063946500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42795061625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1057481                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1057481                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1057481                       # number of overall hits
system.cpu.icache.overall_hits::total         1057481                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          245                       # number of overall misses
system.cpu.icache.overall_misses::total           245                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10656250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10656250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10656250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10656250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1057726                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1057726                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1057726                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1057726                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000232                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000232                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000232                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000232                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43494.897959                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43494.897959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43494.897959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43494.897959                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          245                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          245                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          245                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          245                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10270250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10270250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10270250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10270250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41919.387755                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41919.387755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41919.387755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41919.387755                       # average overall mshr miss latency
system.cpu.icache.replacements                     87                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1057481                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1057481                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           245                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10656250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10656250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1057726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1057726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000232                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000232                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43494.897959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43494.897959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10270250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10270250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41919.387755                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41919.387755                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.793275                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9207340                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                87                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          105831.494253                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.793275                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2115697                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2115697                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1308737                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1308737                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1308737                       # number of overall hits
system.cpu.dcache.overall_hits::total         1308737                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6937                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6937                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6937                       # number of overall misses
system.cpu.dcache.overall_misses::total          6937                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    514904375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    514904375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    514904375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    514904375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1315674                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1315674                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1315674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1315674                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005273                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005273                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005273                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005273                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74225.800058                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74225.800058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74225.800058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74225.800058                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3285                       # number of writebacks
system.cpu.dcache.writebacks::total              3285                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1357                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1357                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5580                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5580                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5580                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5580                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    416115625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    416115625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    416115625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    416115625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    100726500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    100726500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004241                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004241                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004241                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004241                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74572.692652                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74572.692652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74572.692652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74572.692652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2217.668428                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2217.668428                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5581                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       817940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          817940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4026                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4026                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    308912125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    308912125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       821966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       821966                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76729.290859                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76729.290859                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4018                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4018                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4641                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4641                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    302373625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    302373625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    100726500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    100726500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004888                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004888                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75254.759831                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75254.759831                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21703.619910                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21703.619910                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       490797                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         490797                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2911                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2911                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    205992250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    205992250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       493708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       493708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70763.397458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70763.397458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1349                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1349                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1562                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1562                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40779                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40779                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    113742000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    113742000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72818.181818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72818.181818                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              564545                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5581                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.154811                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5268277                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5268277                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263859008125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               263862426875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2331                       # Simulator instruction rate (inst/s)
host_mem_usage                               26858332                       # Number of bytes of host memory used
host_op_rate                                     2387                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                112329.35                       # Real time elapsed on the host
host_tick_rate                                 445206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   261820450                       # Number of instructions simulated
sim_ops                                     268124925                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050010                       # Number of seconds simulated
sim_ticks                                 50009746875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.162446                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  214723                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               293488                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4554                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17872                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            257079                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42925                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52377                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9452                       # Number of indirect misses.
system.cpu.branchPred.lookups                  483698                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   87243                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5824                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2692075                       # Number of instructions committed
system.cpu.committedOps                       3044164                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.289512                       # CPI: cycles per instruction
system.cpu.discardedOps                         55209                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1407400                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            736090                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           342912                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7602708                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.233127                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4555                       # number of quiesce instructions executed
system.cpu.numCycles                         11547688                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4555                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1675422     55.04%     55.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14232      0.47%     55.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                 819627     26.92%     82.43% # Class of committed instruction
system.cpu.op_class_0::MemWrite                534882     17.57%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3044164                       # Class of committed instruction
system.cpu.quiesceCycles                     68467907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3944980                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          317                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11536                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2097833                       # Transaction distribution
system.membus.trans_dist::ReadResp            2102113                       # Transaction distribution
system.membus.trans_dist::WriteReq            1295498                       # Transaction distribution
system.membus.trans_dist::WriteResp           1295495                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3294                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2387                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1562                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1563                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            249                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4031                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       107621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6695819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6695819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6804025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        24320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        37124                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       544512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       102166                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       708122                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    214264396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    214264396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               214988454                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3404443                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000103                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010124                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3404094     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     349      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3404443                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9315231270                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            91091499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1591374                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18070249                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           81933825                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12987341665                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1251000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       458752                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       114688                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       573440                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       458752                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       573440                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3584                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       118272                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        14336                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       129024                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9173252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2293313                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11466565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2293313                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9173252                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11466565                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11466565                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11466565                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     22933129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2652838                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2652837                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4365868                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4365868                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1498                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        45512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72278                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       291044                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       352484                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       172032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13285721                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13457753                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        35840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     14037411                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2354                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        71521                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       102166                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4655696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5638736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2752512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    212571324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    215323836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       573440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    223542850                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23718845500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         15490046                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          761                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.24                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18967247757                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12330523000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1900544                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       440320                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19656968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7862787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10483716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38003472                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10483716                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7862787                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18346504                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19656968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18346504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18346504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     56349975                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7862787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18346504                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26209291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7862787                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703473                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10566260                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7862787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26209291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2703473                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36775551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2093192                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2093192                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1254719                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1254715                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       114802                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6556808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6695818                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3672656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    209817564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    214264396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4215531                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4215531    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4215531                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10149462860                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11720594000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     84850632                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2293760                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     89896904                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2348576                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2361936                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4710512                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     21212658                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        71680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     21370354                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       587144                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        73842                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       660986                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1696681893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     45866259                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     55039511                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1797587663                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46962365                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47229513                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     94191878                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1743644258                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93095772                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     55039511                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1891779541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    135200796                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     77370560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    213030108                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     77856768                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    135200796                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    213057564                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     33800199                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2417830                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     36232365                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19464192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4225031                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23689223                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2703488909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1547109610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9173252                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4259771771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1556831875                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2703488909                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4260320784                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4260320784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4250598519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9173252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8520092554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        24320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        40256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          249                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          380                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          629                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       318658                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       486305                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         804963                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       318658                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       318658                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       318658                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       486305                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        804963                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1378896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    132448284                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         333632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          134296012                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       210816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2293760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     77369280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       114688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        80512832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        21561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2069511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2098405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3294                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        35840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1208895                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1258013                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27572545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2648449398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6671340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2685396755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4215498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     45866259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1547084015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10483716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2293313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1609942802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4215498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73438804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4195533413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10483716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2293313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2703473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6671340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4295339557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     57401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3278406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000162779250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3655                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3656                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3758906                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1337298                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2098405                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1258013                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2098405                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1258013                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     80                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            131107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            131155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            131337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            131124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            131117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            131109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            131120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           131113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           131121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           131138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           131188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           131110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           131080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             78592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             78742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             78579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             78600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             78676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             78607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             78599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             78621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             78622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            78625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            78626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            78603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            78627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            78647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            78619                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70065999200                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10491625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            125147030450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33391.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59641.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5263                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1956856                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1170422                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2098390                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1258013                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1818446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   74042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   13453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  89182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 205014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 195421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   7028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15488                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       229029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.885071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.926817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.711098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5903      2.58%      2.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5364      2.34%      4.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4079      1.78%      6.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3464      1.51%      8.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3734      1.63%      9.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3464      1.51%     11.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4177      1.82%     13.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3392      1.48%     14.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       195452     85.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       229029                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     573.945569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    877.120980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2466     67.45%     67.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.16%     67.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.05%     67.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.08%     67.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            8      0.22%     67.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.05%     68.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.05%     68.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.16%     68.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          311      8.51%     76.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.11%     76.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.03%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.11%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.05%     77.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.08%     77.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.08%     77.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      0.16%     77.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          808     22.10%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.05%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.05%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            6      0.16%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3656                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     344.166895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.147801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    467.369655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2279     62.35%     62.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           105      2.87%     65.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            24      0.66%     65.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           15      0.41%     66.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           12      0.33%     66.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           20      0.55%     67.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.14%     67.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.11%     67.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.14%     67.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.08%     67.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.05%     67.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.08%     67.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            6      0.16%     67.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     67.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.11%     68.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     68.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     68.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     68.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.05%     68.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     68.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     68.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.03%     68.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           84      2.30%     70.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1075     29.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3655                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              134292800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                80511040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               134296012                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             80512832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2685.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1609.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2685.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1609.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50009794625                       # Total gap between requests
system.mem_ctrls.avgGap                      14899.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1378896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    132448284                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       328512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       211840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2293760                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     77366464                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       114688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27572545.076994054019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2648449397.895497798920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703472.991733673960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6568959.463464591652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4235974.249769685790                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 45866258.946146689355                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1547027706.286505937576                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10483716.330547815189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2293312.947307334282                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        21561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2069511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3294                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        35840                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1208895                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1670794890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122851487740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    394239985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    230507835                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13532506610                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  34314684965                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 951593926355                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5545682700                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3601403140                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     77491.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59362.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    185962.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44217.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4108229.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    957440.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    787160.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    676963.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2009711.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         113012581.724989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         78877243.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3816348600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1748274925.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1023561363.149956                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     230230829.700008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7489048326.675235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        149.751774                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11614682665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35690679120                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9110                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4555                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9395183.671789                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2727224.716410                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4555    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        38375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16413250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4555                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    221067365250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42795061625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1058031                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1058031                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1058031                       # number of overall hits
system.cpu.icache.overall_hits::total         1058031                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            249                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::total           249                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10829375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10829375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10829375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10829375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1058280                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1058280                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1058280                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1058280                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000235                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000235                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43491.465863                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43491.465863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43491.465863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43491.465863                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          249                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10437000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10437000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10437000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10437000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000235                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000235                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000235                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000235                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41915.662651                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41915.662651                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41915.662651                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41915.662651                       # average overall mshr miss latency
system.cpu.icache.replacements                     87                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1058031                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1058031                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           249                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10829375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10829375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1058280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1058280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43491.465863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43491.465863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10437000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10437000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000235                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000235                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41915.662651                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41915.662651                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.793536                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            80360932                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               541                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          148541.463956                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.793536                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876550                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876550                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2116809                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2116809                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1309603                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1309603                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1309603                       # number of overall hits
system.cpu.dcache.overall_hits::total         1309603                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6950                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6950                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6950                       # number of overall misses
system.cpu.dcache.overall_misses::total          6950                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    516968125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    516968125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    516968125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    516968125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1316553                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1316553                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1316553                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1316553                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005279                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005279                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005279                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005279                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74383.902878                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74383.902878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74383.902878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74383.902878                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3294                       # number of writebacks
system.cpu.dcache.writebacks::total              3294                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1357                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1357                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5593                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5593                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5593                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5593                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    418159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    418159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    418159000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    418159000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    100726500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    100726500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004248                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004248                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004248                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004248                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74764.705882                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74764.705882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74764.705882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74764.705882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2217.668428                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2217.668428                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5594                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       818412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          818412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    310975875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    310975875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       822451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       822451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76993.284229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76993.284229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4031                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4031                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4641                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4641                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    304417000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    304417000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    100726500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    100726500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75518.977921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75518.977921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21703.619910                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21703.619910                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       491191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         491191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2911                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2911                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    205992250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    205992250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       494102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70763.397458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70763.397458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1349                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1349                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1562                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1562                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40779                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40779                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    113742000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    113742000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72818.181818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72818.181818                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1333364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6106                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            218.369473                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5271806                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5271806                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263862426875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
